ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"TransformFunctions.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.arm_rfft_32_fast_init_f64,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	arm_rfft_32_fast_init_f64:
  26              	.LVL0:
  27              	.LFB176:
  28              		.file 1 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * Title:        arm_rfft_fast_init_f64.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * Description:  Split Radix Decimation in Frequency CFFT Double Precision Floating point processin
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #include "arm_common_tables.h"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 2


  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @ingroup groupTransforms
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @addtogroup RealFFT
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /**
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @brief         Initialization function for the 32pt double precision floating-point real FFT.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f64 structure
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @return        execution status
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** static arm_status arm_rfft_32_fast_init_f64( arm_rfft_fast_instance_f64 * S ) {
  29              		.loc 1 51 79 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   arm_cfft_instance_f64 * Sint;
  34              		.loc 1 53 3 view .LVU1
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
  35              		.loc 1 55 3 view .LVU2
  36              		.loc 1 55 5 is_stmt 0 view .LVU3
  37 0000 68B1     		cbz	r0, .L3
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint = &(S->Sint);
  38              		.loc 1 57 3 is_stmt 1 view .LVU4
  39              	.LVL1:
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->fftLen = 16U;
  40              		.loc 1 58 3 view .LVU5
  41              		.loc 1 58 16 is_stmt 0 view .LVU6
  42 0002 1022     		movs	r2, #16
  43 0004 0280     		strh	r2, [r0]	@ movhi
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->fftLenRFFT = 32U;
  44              		.loc 1 59 3 is_stmt 1 view .LVU7
  45              		.loc 1 59 17 is_stmt 0 view .LVU8
  46 0006 2022     		movs	r2, #32
  47 0008 0282     		strh	r2, [r0, #16]	@ movhi
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->bitRevLength = ARMBITREVINDEXTABLEF64_16_TABLE_LENGTH;
  48              		.loc 1 61 3 is_stmt 1 view .LVU9
  49              		.loc 1 61 22 is_stmt 0 view .LVU10
  50 000a 0C22     		movs	r2, #12
  51 000c 8281     		strh	r2, [r0, #12]	@ movhi
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pBitRevTable = (uint16_t *)armBitRevIndexTableF64_16;
  52              		.loc 1 62 3 is_stmt 1 view .LVU11
  53              		.loc 1 62 22 is_stmt 0 view .LVU12
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 3


  54 000e 054A     		ldr	r2, .L4
  55 0010 8260     		str	r2, [r0, #8]
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pTwiddle     = (float64_t *) twiddleCoefF64_16;
  56              		.loc 1 63 3 is_stmt 1 view .LVU13
  57              		.loc 1 63 22 is_stmt 0 view .LVU14
  58 0012 054A     		ldr	r2, .L4+4
  59 0014 4260     		str	r2, [r0, #4]
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->pTwiddleRFFT    = (float64_t *) twiddleCoefF64_rfft_32;
  60              		.loc 1 64 3 is_stmt 1 view .LVU15
  61              		.loc 1 64 22 is_stmt 0 view .LVU16
  62 0016 054A     		ldr	r2, .L4+8
  63 0018 4261     		str	r2, [r0, #20]
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   return ARM_MATH_SUCCESS;
  64              		.loc 1 66 3 is_stmt 1 view .LVU17
  65              		.loc 1 66 10 is_stmt 0 view .LVU18
  66 001a 0020     		movs	r0, #0
  67              	.LVL2:
  68              		.loc 1 66 10 view .LVU19
  69 001c 7047     		bx	lr
  70              	.LVL3:
  71              	.L3:
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  72              		.loc 1 55 19 view .LVU20
  73 001e 4FF0FF30 		mov	r0, #-1
  74              	.LVL4:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** }
  75              		.loc 1 67 1 view .LVU21
  76 0022 7047     		bx	lr
  77              	.L5:
  78              		.align	2
  79              	.L4:
  80 0024 00000000 		.word	armBitRevIndexTableF64_16
  81 0028 00000000 		.word	twiddleCoefF64_16
  82 002c 00000000 		.word	twiddleCoefF64_rfft_32
  83              		.cfi_endproc
  84              	.LFE176:
  86              		.section	.text.arm_rfft_64_fast_init_f64,"ax",%progbits
  87              		.align	1
  88              		.syntax unified
  89              		.thumb
  90              		.thumb_func
  92              	arm_rfft_64_fast_init_f64:
  93              	.LVL5:
  94              	.LFB177:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /**
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @brief         Initialization function for the 64pt Double Precision floating-point real FFT.
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f64 structure
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @return        execution status
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 4


  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** static arm_status arm_rfft_64_fast_init_f64( arm_rfft_fast_instance_f64 * S ) {
  95              		.loc 1 80 79 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   arm_cfft_instance_f64 * Sint;
 100              		.loc 1 82 3 view .LVU23
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 101              		.loc 1 84 3 view .LVU24
 102              		.loc 1 84 5 is_stmt 0 view .LVU25
 103 0000 68B1     		cbz	r0, .L8
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint = &(S->Sint);
 104              		.loc 1 86 3 is_stmt 1 view .LVU26
 105              	.LVL6:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->fftLen = 32U;
 106              		.loc 1 87 3 view .LVU27
 107              		.loc 1 87 16 is_stmt 0 view .LVU28
 108 0002 2022     		movs	r2, #32
 109 0004 0280     		strh	r2, [r0]	@ movhi
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->fftLenRFFT = 64U;
 110              		.loc 1 88 3 is_stmt 1 view .LVU29
 111              		.loc 1 88 17 is_stmt 0 view .LVU30
 112 0006 4022     		movs	r2, #64
 113 0008 0282     		strh	r2, [r0, #16]	@ movhi
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->bitRevLength = ARMBITREVINDEXTABLEF64_32_TABLE_LENGTH;
 114              		.loc 1 90 3 is_stmt 1 view .LVU31
 115              		.loc 1 90 22 is_stmt 0 view .LVU32
 116 000a 1822     		movs	r2, #24
 117 000c 8281     		strh	r2, [r0, #12]	@ movhi
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pBitRevTable = (uint16_t *)armBitRevIndexTableF64_32;
 118              		.loc 1 91 3 is_stmt 1 view .LVU33
 119              		.loc 1 91 22 is_stmt 0 view .LVU34
 120 000e 054A     		ldr	r2, .L9
 121 0010 8260     		str	r2, [r0, #8]
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pTwiddle     = (float64_t *) twiddleCoefF64_32;
 122              		.loc 1 92 3 is_stmt 1 view .LVU35
 123              		.loc 1 92 22 is_stmt 0 view .LVU36
 124 0012 054A     		ldr	r2, .L9+4
 125 0014 4260     		str	r2, [r0, #4]
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->pTwiddleRFFT    = (float64_t *) twiddleCoefF64_rfft_64;
 126              		.loc 1 93 3 is_stmt 1 view .LVU37
 127              		.loc 1 93 22 is_stmt 0 view .LVU38
 128 0016 054A     		ldr	r2, .L9+8
 129 0018 4261     		str	r2, [r0, #20]
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   return ARM_MATH_SUCCESS;
 130              		.loc 1 95 3 is_stmt 1 view .LVU39
 131              		.loc 1 95 10 is_stmt 0 view .LVU40
 132 001a 0020     		movs	r0, #0
 133              	.LVL7:
 134              		.loc 1 95 10 view .LVU41
 135 001c 7047     		bx	lr
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 5


 136              	.LVL8:
 137              	.L8:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 138              		.loc 1 84 19 view .LVU42
 139 001e 4FF0FF30 		mov	r0, #-1
 140              	.LVL9:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** }
 141              		.loc 1 96 1 view .LVU43
 142 0022 7047     		bx	lr
 143              	.L10:
 144              		.align	2
 145              	.L9:
 146 0024 00000000 		.word	armBitRevIndexTableF64_32
 147 0028 00000000 		.word	twiddleCoefF64_32
 148 002c 00000000 		.word	twiddleCoefF64_rfft_64
 149              		.cfi_endproc
 150              	.LFE177:
 152              		.section	.text.arm_rfft_128_fast_init_f64,"ax",%progbits
 153              		.align	1
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 158              	arm_rfft_128_fast_init_f64:
 159              	.LVL10:
 160              	.LFB178:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /**
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @brief         Initialization function for the 128pt Double Precision floating-point real FFT.
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f64 structure
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @return        execution status
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** static arm_status arm_rfft_128_fast_init_f64( arm_rfft_fast_instance_f64 * S ) {
 161              		.loc 1 109 80 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   arm_cfft_instance_f64 * Sint;
 166              		.loc 1 111 3 view .LVU45
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 167              		.loc 1 113 3 view .LVU46
 168              		.loc 1 113 5 is_stmt 0 view .LVU47
 169 0000 68B1     		cbz	r0, .L13
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint = &(S->Sint);
 170              		.loc 1 115 3 is_stmt 1 view .LVU48
 171              	.LVL11:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->fftLen = 64U;
 172              		.loc 1 116 3 view .LVU49
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 6


 173              		.loc 1 116 16 is_stmt 0 view .LVU50
 174 0002 4022     		movs	r2, #64
 175 0004 0280     		strh	r2, [r0]	@ movhi
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->fftLenRFFT = 128U;
 176              		.loc 1 117 3 is_stmt 1 view .LVU51
 177              		.loc 1 117 17 is_stmt 0 view .LVU52
 178 0006 8022     		movs	r2, #128
 179 0008 0282     		strh	r2, [r0, #16]	@ movhi
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->bitRevLength = ARMBITREVINDEXTABLEF64_64_TABLE_LENGTH;
 180              		.loc 1 119 3 is_stmt 1 view .LVU53
 181              		.loc 1 119 22 is_stmt 0 view .LVU54
 182 000a 3822     		movs	r2, #56
 183 000c 8281     		strh	r2, [r0, #12]	@ movhi
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pBitRevTable = (uint16_t *)armBitRevIndexTableF64_64;
 184              		.loc 1 120 3 is_stmt 1 view .LVU55
 185              		.loc 1 120 22 is_stmt 0 view .LVU56
 186 000e 054A     		ldr	r2, .L14
 187 0010 8260     		str	r2, [r0, #8]
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pTwiddle     = (float64_t *) twiddleCoefF64_64;
 188              		.loc 1 121 3 is_stmt 1 view .LVU57
 189              		.loc 1 121 22 is_stmt 0 view .LVU58
 190 0012 054A     		ldr	r2, .L14+4
 191 0014 4260     		str	r2, [r0, #4]
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->pTwiddleRFFT    = (float64_t *) twiddleCoefF64_rfft_128;
 192              		.loc 1 122 3 is_stmt 1 view .LVU59
 193              		.loc 1 122 22 is_stmt 0 view .LVU60
 194 0016 054A     		ldr	r2, .L14+8
 195 0018 4261     		str	r2, [r0, #20]
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   return ARM_MATH_SUCCESS;
 196              		.loc 1 124 3 is_stmt 1 view .LVU61
 197              		.loc 1 124 10 is_stmt 0 view .LVU62
 198 001a 0020     		movs	r0, #0
 199              	.LVL12:
 200              		.loc 1 124 10 view .LVU63
 201 001c 7047     		bx	lr
 202              	.LVL13:
 203              	.L13:
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 204              		.loc 1 113 19 view .LVU64
 205 001e 4FF0FF30 		mov	r0, #-1
 206              	.LVL14:
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** }
 207              		.loc 1 125 1 view .LVU65
 208 0022 7047     		bx	lr
 209              	.L15:
 210              		.align	2
 211              	.L14:
 212 0024 00000000 		.word	armBitRevIndexTableF64_64
 213 0028 00000000 		.word	twiddleCoefF64_64
 214 002c 00000000 		.word	twiddleCoefF64_rfft_128
 215              		.cfi_endproc
 216              	.LFE178:
 218              		.section	.text.arm_rfft_256_fast_init_f64,"ax",%progbits
 219              		.align	1
 220              		.syntax unified
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 7


 221              		.thumb
 222              		.thumb_func
 224              	arm_rfft_256_fast_init_f64:
 225              	.LVL15:
 226              	.LFB179:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /**
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @brief         Initialization function for the 256pt Double Precision floating-point real FFT.
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f64 structure
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @return        execution status
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** */
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** static arm_status arm_rfft_256_fast_init_f64( arm_rfft_fast_instance_f64 * S ) {
 227              		.loc 1 138 80 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   arm_cfft_instance_f64 * Sint;
 232              		.loc 1 140 3 view .LVU67
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 233              		.loc 1 142 3 view .LVU68
 234              		.loc 1 142 5 is_stmt 0 view .LVU69
 235 0000 70B1     		cbz	r0, .L18
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint = &(S->Sint);
 236              		.loc 1 144 3 is_stmt 1 view .LVU70
 237              	.LVL16:
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->fftLen = 128U;
 238              		.loc 1 145 3 view .LVU71
 239              		.loc 1 145 16 is_stmt 0 view .LVU72
 240 0002 8022     		movs	r2, #128
 241 0004 0280     		strh	r2, [r0]	@ movhi
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->fftLenRFFT = 256U;
 242              		.loc 1 146 3 is_stmt 1 view .LVU73
 243              		.loc 1 146 17 is_stmt 0 view .LVU74
 244 0006 4FF48072 		mov	r2, #256
 245 000a 0282     		strh	r2, [r0, #16]	@ movhi
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->bitRevLength = ARMBITREVINDEXTABLEF64_128_TABLE_LENGTH;
 246              		.loc 1 148 3 is_stmt 1 view .LVU75
 247              		.loc 1 148 22 is_stmt 0 view .LVU76
 248 000c 7022     		movs	r2, #112
 249 000e 8281     		strh	r2, [r0, #12]	@ movhi
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pBitRevTable = (uint16_t *)armBitRevIndexTableF64_128;
 250              		.loc 1 149 3 is_stmt 1 view .LVU77
 251              		.loc 1 149 22 is_stmt 0 view .LVU78
 252 0010 054A     		ldr	r2, .L19
 253 0012 8260     		str	r2, [r0, #8]
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pTwiddle     = (float64_t *) twiddleCoefF64_128;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 8


 254              		.loc 1 150 3 is_stmt 1 view .LVU79
 255              		.loc 1 150 22 is_stmt 0 view .LVU80
 256 0014 054A     		ldr	r2, .L19+4
 257 0016 4260     		str	r2, [r0, #4]
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->pTwiddleRFFT    = (float64_t *) twiddleCoefF64_rfft_256;
 258              		.loc 1 151 3 is_stmt 1 view .LVU81
 259              		.loc 1 151 22 is_stmt 0 view .LVU82
 260 0018 054A     		ldr	r2, .L19+8
 261 001a 4261     		str	r2, [r0, #20]
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   return ARM_MATH_SUCCESS;
 262              		.loc 1 153 3 is_stmt 1 view .LVU83
 263              		.loc 1 153 10 is_stmt 0 view .LVU84
 264 001c 0020     		movs	r0, #0
 265              	.LVL17:
 266              		.loc 1 153 10 view .LVU85
 267 001e 7047     		bx	lr
 268              	.LVL18:
 269              	.L18:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 270              		.loc 1 142 19 view .LVU86
 271 0020 4FF0FF30 		mov	r0, #-1
 272              	.LVL19:
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** }
 273              		.loc 1 154 1 view .LVU87
 274 0024 7047     		bx	lr
 275              	.L20:
 276 0026 00BF     		.align	2
 277              	.L19:
 278 0028 00000000 		.word	armBitRevIndexTableF64_128
 279 002c 00000000 		.word	twiddleCoefF64_128
 280 0030 00000000 		.word	twiddleCoefF64_rfft_256
 281              		.cfi_endproc
 282              	.LFE179:
 284              		.section	.text.arm_rfft_512_fast_init_f64,"ax",%progbits
 285              		.align	1
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 290              	arm_rfft_512_fast_init_f64:
 291              	.LVL20:
 292              	.LFB180:
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /**
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @brief         Initialization function for the 512pt Double Precision floating-point real FFT.
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f64 structure
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @return        execution status
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** static arm_status arm_rfft_512_fast_init_f64( arm_rfft_fast_instance_f64 * S ) {
 293              		.loc 1 167 80 is_stmt 1 view -0
 294              		.cfi_startproc
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 9


 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297              		@ link register save eliminated.
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   arm_cfft_instance_f64 * Sint;
 298              		.loc 1 169 3 view .LVU89
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 299              		.loc 1 171 3 view .LVU90
 300              		.loc 1 171 5 is_stmt 0 view .LVU91
 301 0000 78B1     		cbz	r0, .L23
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint = &(S->Sint);
 302              		.loc 1 173 3 is_stmt 1 view .LVU92
 303              	.LVL21:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->fftLen = 256U;
 304              		.loc 1 174 3 view .LVU93
 305              		.loc 1 174 16 is_stmt 0 view .LVU94
 306 0002 4FF48072 		mov	r2, #256
 307 0006 0280     		strh	r2, [r0]	@ movhi
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->fftLenRFFT = 512U;
 308              		.loc 1 175 3 is_stmt 1 view .LVU95
 309              		.loc 1 175 17 is_stmt 0 view .LVU96
 310 0008 4FF40072 		mov	r2, #512
 311 000c 0282     		strh	r2, [r0, #16]	@ movhi
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->bitRevLength = ARMBITREVINDEXTABLEF64_256_TABLE_LENGTH;
 312              		.loc 1 177 3 is_stmt 1 view .LVU97
 313              		.loc 1 177 22 is_stmt 0 view .LVU98
 314 000e F022     		movs	r2, #240
 315 0010 8281     		strh	r2, [r0, #12]	@ movhi
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pBitRevTable = (uint16_t *)armBitRevIndexTableF64_256;
 316              		.loc 1 178 3 is_stmt 1 view .LVU99
 317              		.loc 1 178 22 is_stmt 0 view .LVU100
 318 0012 054A     		ldr	r2, .L24
 319 0014 8260     		str	r2, [r0, #8]
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pTwiddle     = (float64_t *) twiddleCoefF64_256;
 320              		.loc 1 179 3 is_stmt 1 view .LVU101
 321              		.loc 1 179 22 is_stmt 0 view .LVU102
 322 0016 054A     		ldr	r2, .L24+4
 323 0018 4260     		str	r2, [r0, #4]
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->pTwiddleRFFT    = (float64_t *) twiddleCoefF64_rfft_512;
 324              		.loc 1 180 3 is_stmt 1 view .LVU103
 325              		.loc 1 180 22 is_stmt 0 view .LVU104
 326 001a 054A     		ldr	r2, .L24+8
 327 001c 4261     		str	r2, [r0, #20]
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   return ARM_MATH_SUCCESS;
 328              		.loc 1 182 3 is_stmt 1 view .LVU105
 329              		.loc 1 182 10 is_stmt 0 view .LVU106
 330 001e 0020     		movs	r0, #0
 331              	.LVL22:
 332              		.loc 1 182 10 view .LVU107
 333 0020 7047     		bx	lr
 334              	.LVL23:
 335              	.L23:
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 10


 336              		.loc 1 171 19 view .LVU108
 337 0022 4FF0FF30 		mov	r0, #-1
 338              	.LVL24:
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** }
 339              		.loc 1 183 1 view .LVU109
 340 0026 7047     		bx	lr
 341              	.L25:
 342              		.align	2
 343              	.L24:
 344 0028 00000000 		.word	armBitRevIndexTableF64_256
 345 002c 00000000 		.word	twiddleCoefF64_256
 346 0030 00000000 		.word	twiddleCoefF64_rfft_512
 347              		.cfi_endproc
 348              	.LFE180:
 350              		.section	.text.arm_rfft_1024_fast_init_f64,"ax",%progbits
 351              		.align	1
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 356              	arm_rfft_1024_fast_init_f64:
 357              	.LVL25:
 358              	.LFB181:
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /**
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @brief         Initialization function for the 1024pt Double Precision floating-point real FFT.
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f64 structure
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @return        execution status
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  */
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** static arm_status arm_rfft_1024_fast_init_f64( arm_rfft_fast_instance_f64 * S ) {
 359              		.loc 1 195 81 is_stmt 1 view -0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 363              		@ link register save eliminated.
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   arm_cfft_instance_f64 * Sint;
 364              		.loc 1 197 3 view .LVU111
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 365              		.loc 1 199 3 view .LVU112
 366              		.loc 1 199 5 is_stmt 0 view .LVU113
 367 0000 80B1     		cbz	r0, .L28
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint = &(S->Sint);
 368              		.loc 1 201 3 is_stmt 1 view .LVU114
 369              	.LVL26:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->fftLen = 512U;
 370              		.loc 1 202 3 view .LVU115
 371              		.loc 1 202 16 is_stmt 0 view .LVU116
 372 0002 4FF40072 		mov	r2, #512
 373 0006 0280     		strh	r2, [r0]	@ movhi
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->fftLenRFFT = 1024U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 11


 374              		.loc 1 203 3 is_stmt 1 view .LVU117
 375              		.loc 1 203 17 is_stmt 0 view .LVU118
 376 0008 4FF48062 		mov	r2, #1024
 377 000c 0282     		strh	r2, [r0, #16]	@ movhi
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->bitRevLength = ARMBITREVINDEXTABLEF64_512_TABLE_LENGTH;
 378              		.loc 1 205 3 is_stmt 1 view .LVU119
 379              		.loc 1 205 22 is_stmt 0 view .LVU120
 380 000e 4FF4F072 		mov	r2, #480
 381 0012 8281     		strh	r2, [r0, #12]	@ movhi
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pBitRevTable = (uint16_t *)armBitRevIndexTableF64_512;
 382              		.loc 1 206 3 is_stmt 1 view .LVU121
 383              		.loc 1 206 22 is_stmt 0 view .LVU122
 384 0014 054A     		ldr	r2, .L29
 385 0016 8260     		str	r2, [r0, #8]
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pTwiddle     = (float64_t *) twiddleCoefF64_512;
 386              		.loc 1 207 3 is_stmt 1 view .LVU123
 387              		.loc 1 207 22 is_stmt 0 view .LVU124
 388 0018 054A     		ldr	r2, .L29+4
 389 001a 4260     		str	r2, [r0, #4]
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->pTwiddleRFFT    = (float64_t *) twiddleCoefF64_rfft_1024;
 390              		.loc 1 208 3 is_stmt 1 view .LVU125
 391              		.loc 1 208 22 is_stmt 0 view .LVU126
 392 001c 054A     		ldr	r2, .L29+8
 393 001e 4261     		str	r2, [r0, #20]
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   return ARM_MATH_SUCCESS;
 394              		.loc 1 210 3 is_stmt 1 view .LVU127
 395              		.loc 1 210 10 is_stmt 0 view .LVU128
 396 0020 0020     		movs	r0, #0
 397              	.LVL27:
 398              		.loc 1 210 10 view .LVU129
 399 0022 7047     		bx	lr
 400              	.LVL28:
 401              	.L28:
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 402              		.loc 1 199 19 view .LVU130
 403 0024 4FF0FF30 		mov	r0, #-1
 404              	.LVL29:
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** }
 405              		.loc 1 211 1 view .LVU131
 406 0028 7047     		bx	lr
 407              	.L30:
 408 002a 00BF     		.align	2
 409              	.L29:
 410 002c 00000000 		.word	armBitRevIndexTableF64_512
 411 0030 00000000 		.word	twiddleCoefF64_512
 412 0034 00000000 		.word	twiddleCoefF64_rfft_1024
 413              		.cfi_endproc
 414              	.LFE181:
 416              		.section	.text.arm_rfft_2048_fast_init_f64,"ax",%progbits
 417              		.align	1
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 422              	arm_rfft_2048_fast_init_f64:
 423              	.LVL30:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 12


 424              	.LFB182:
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /**
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @brief         Initialization function for the 2048pt Double Precision floating-point real FFT.
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f64 structure
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @return        execution status
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  */
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** static arm_status arm_rfft_2048_fast_init_f64( arm_rfft_fast_instance_f64 * S ) {
 425              		.loc 1 222 81 is_stmt 1 view -0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   arm_cfft_instance_f64 * Sint;
 430              		.loc 1 224 3 view .LVU133
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 431              		.loc 1 226 3 view .LVU134
 432              		.loc 1 226 5 is_stmt 0 view .LVU135
 433 0000 80B1     		cbz	r0, .L33
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint = &(S->Sint);
 434              		.loc 1 228 3 is_stmt 1 view .LVU136
 435              	.LVL31:
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->fftLen = 1024U;
 436              		.loc 1 229 3 view .LVU137
 437              		.loc 1 229 16 is_stmt 0 view .LVU138
 438 0002 4FF48062 		mov	r2, #1024
 439 0006 0280     		strh	r2, [r0]	@ movhi
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->fftLenRFFT = 2048U;
 440              		.loc 1 230 3 is_stmt 1 view .LVU139
 441              		.loc 1 230 17 is_stmt 0 view .LVU140
 442 0008 4FF40062 		mov	r2, #2048
 443 000c 0282     		strh	r2, [r0, #16]	@ movhi
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->bitRevLength = ARMBITREVINDEXTABLEF64_1024_TABLE_LENGTH;
 444              		.loc 1 232 3 is_stmt 1 view .LVU141
 445              		.loc 1 232 22 is_stmt 0 view .LVU142
 446 000e 4FF47872 		mov	r2, #992
 447 0012 8281     		strh	r2, [r0, #12]	@ movhi
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pBitRevTable = (uint16_t *)armBitRevIndexTableF64_1024;
 448              		.loc 1 233 3 is_stmt 1 view .LVU143
 449              		.loc 1 233 22 is_stmt 0 view .LVU144
 450 0014 054A     		ldr	r2, .L34
 451 0016 8260     		str	r2, [r0, #8]
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pTwiddle     = (float64_t *) twiddleCoefF64_1024;
 452              		.loc 1 234 3 is_stmt 1 view .LVU145
 453              		.loc 1 234 22 is_stmt 0 view .LVU146
 454 0018 054A     		ldr	r2, .L34+4
 455 001a 4260     		str	r2, [r0, #4]
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->pTwiddleRFFT    = (float64_t *) twiddleCoefF64_rfft_2048;
 456              		.loc 1 235 3 is_stmt 1 view .LVU147
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 13


 457              		.loc 1 235 22 is_stmt 0 view .LVU148
 458 001c 054A     		ldr	r2, .L34+8
 459 001e 4261     		str	r2, [r0, #20]
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   return ARM_MATH_SUCCESS;
 460              		.loc 1 237 3 is_stmt 1 view .LVU149
 461              		.loc 1 237 10 is_stmt 0 view .LVU150
 462 0020 0020     		movs	r0, #0
 463              	.LVL32:
 464              		.loc 1 237 10 view .LVU151
 465 0022 7047     		bx	lr
 466              	.LVL33:
 467              	.L33:
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 468              		.loc 1 226 19 view .LVU152
 469 0024 4FF0FF30 		mov	r0, #-1
 470              	.LVL34:
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** }
 471              		.loc 1 238 1 view .LVU153
 472 0028 7047     		bx	lr
 473              	.L35:
 474 002a 00BF     		.align	2
 475              	.L34:
 476 002c 00000000 		.word	armBitRevIndexTableF64_1024
 477 0030 00000000 		.word	twiddleCoefF64_1024
 478 0034 00000000 		.word	twiddleCoefF64_rfft_2048
 479              		.cfi_endproc
 480              	.LFE182:
 482              		.section	.text.arm_rfft_4096_fast_init_f64,"ax",%progbits
 483              		.align	1
 484              		.syntax unified
 485              		.thumb
 486              		.thumb_func
 488              	arm_rfft_4096_fast_init_f64:
 489              	.LVL35:
 490              	.LFB183:
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /**
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** * @brief         Initialization function for the 4096pt Double Precision floating-point real FFT.
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** * @param[in,out] S  points to an arm_rfft_fast_instance_f64 structure
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @return        execution status
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  */
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** static arm_status arm_rfft_4096_fast_init_f64( arm_rfft_fast_instance_f64 * S ) {
 491              		.loc 1 250 81 is_stmt 1 view -0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495              		@ link register save eliminated.
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   arm_cfft_instance_f64 * Sint;
 496              		.loc 1 252 3 view .LVU155
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 14


 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 497              		.loc 1 254 3 view .LVU156
 498              		.loc 1 254 5 is_stmt 0 view .LVU157
 499 0000 80B1     		cbz	r0, .L38
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint = &(S->Sint);
 500              		.loc 1 256 3 is_stmt 1 view .LVU158
 501              	.LVL36:
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->fftLen = 2048U;
 502              		.loc 1 257 3 view .LVU159
 503              		.loc 1 257 16 is_stmt 0 view .LVU160
 504 0002 4FF40062 		mov	r2, #2048
 505 0006 0280     		strh	r2, [r0]	@ movhi
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->fftLenRFFT = 4096U;
 506              		.loc 1 258 3 is_stmt 1 view .LVU161
 507              		.loc 1 258 17 is_stmt 0 view .LVU162
 508 0008 4FF48052 		mov	r2, #4096
 509 000c 0282     		strh	r2, [r0, #16]	@ movhi
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->bitRevLength = ARMBITREVINDEXTABLEF64_2048_TABLE_LENGTH;
 510              		.loc 1 260 3 is_stmt 1 view .LVU163
 511              		.loc 1 260 22 is_stmt 0 view .LVU164
 512 000e 4FF4F862 		mov	r2, #1984
 513 0012 8281     		strh	r2, [r0, #12]	@ movhi
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pBitRevTable = (uint16_t *)armBitRevIndexTableF64_2048;
 514              		.loc 1 261 3 is_stmt 1 view .LVU165
 515              		.loc 1 261 22 is_stmt 0 view .LVU166
 516 0014 054A     		ldr	r2, .L39
 517 0016 8260     		str	r2, [r0, #8]
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   Sint->pTwiddle     = (float64_t *) twiddleCoefF64_2048;
 518              		.loc 1 262 3 is_stmt 1 view .LVU167
 519              		.loc 1 262 22 is_stmt 0 view .LVU168
 520 0018 054A     		ldr	r2, .L39+4
 521 001a 4260     		str	r2, [r0, #4]
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   S->pTwiddleRFFT    = (float64_t *) twiddleCoefF64_rfft_4096;
 522              		.loc 1 263 3 is_stmt 1 view .LVU169
 523              		.loc 1 263 22 is_stmt 0 view .LVU170
 524 001c 054A     		ldr	r2, .L39+8
 525 001e 4261     		str	r2, [r0, #20]
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   return ARM_MATH_SUCCESS;
 526              		.loc 1 265 3 is_stmt 1 view .LVU171
 527              		.loc 1 265 10 is_stmt 0 view .LVU172
 528 0020 0020     		movs	r0, #0
 529              	.LVL37:
 530              		.loc 1 265 10 view .LVU173
 531 0022 7047     		bx	lr
 532              	.LVL38:
 533              	.L38:
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 534              		.loc 1 254 19 view .LVU174
 535 0024 4FF0FF30 		mov	r0, #-1
 536              	.LVL39:
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** }
 537              		.loc 1 266 1 view .LVU175
 538 0028 7047     		bx	lr
 539              	.L40:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 15


 540 002a 00BF     		.align	2
 541              	.L39:
 542 002c 00000000 		.word	armBitRevIndexTableF64_2048
 543 0030 00000000 		.word	twiddleCoefF64_2048
 544 0034 00000000 		.word	twiddleCoefF64_rfft_4096
 545              		.cfi_endproc
 546              	.LFE183:
 548              		.section	.text.arm_bitreversal_f32,"ax",%progbits
 549              		.align	1
 550              		.global	arm_bitreversal_f32
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 555              	arm_bitreversal_f32:
 556              	.LVL40:
 557              	.LFB120:
 558              		.file 2 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * Title:        arm_bitreversal.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * Description:  Bitreversal functions
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** /**
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @brief         In-place floating-point bit reversal function.
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @param[in,out] pSrc         points to in-place floating-point data buffer
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @param[in]     fftSize      length of FFT
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @param[in]     bitRevFactor bit reversal modifier that supports different size FFTs with the same
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @param[in]     pBitRevTab   points to bit reversal table
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @return        none
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 16


  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** void arm_bitreversal_f32(
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****         float32_t * pSrc,
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****         uint16_t fftSize,
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****         uint16_t bitRevFactor,
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   const uint16_t * pBitRevTab)
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** {
 559              		.loc 2 47 1 is_stmt 1 view -0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563              		.loc 2 47 1 is_stmt 0 view .LVU177
 564 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 565              	.LCFI0:
 566              		.cfi_def_cfa_offset 28
 567              		.cfi_offset 4, -28
 568              		.cfi_offset 5, -24
 569              		.cfi_offset 6, -20
 570              		.cfi_offset 7, -16
 571              		.cfi_offset 8, -12
 572              		.cfi_offset 9, -8
 573              		.cfi_offset 14, -4
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    uint16_t fftLenBy2, fftLenBy2p1;
 574              		.loc 2 48 4 is_stmt 1 view .LVU178
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    uint16_t i, j;
 575              		.loc 2 49 4 view .LVU179
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    float32_t in;
 576              		.loc 2 50 4 view .LVU180
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    /*  Initializations */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    j = 0U;
 577              		.loc 2 53 4 view .LVU181
 578              	.LVL41:
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    fftLenBy2 = fftSize >> 1U;
 579              		.loc 2 54 4 view .LVU182
 580              		.loc 2 54 14 is_stmt 0 view .LVU183
 581 0004 4C08     		lsrs	r4, r1, #1
 582              	.LVL42:
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    fftLenBy2p1 = (fftSize >> 1U) + 1U;
 583              		.loc 2 55 4 is_stmt 1 view .LVU184
 584              		.loc 2 55 16 is_stmt 0 view .LVU185
 585 0006 651C     		adds	r5, r4, #1
 586              	.LVL43:
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    /* Bit Reversal Implementation */
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    for (i = 0U; i <= (fftLenBy2 - 2U); i += 2U)
 587              		.loc 2 58 4 is_stmt 1 view .LVU186
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    fftLenBy2 = fftSize >> 1U;
 588              		.loc 2 53 6 is_stmt 0 view .LVU187
 589 0008 4FF0000C 		mov	ip, #0
 590              		.loc 2 58 11 view .LVU188
 591 000c 6146     		mov	r1, ip
 592              	.LVL44:
 593              		.loc 2 58 4 view .LVU189
 594 000e 27E0     		b	.L42
 595              	.LVL45:
 596              	.L43:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 17


  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       if (i < j)
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       {
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          /*  pSrc[i] <-> pSrc[j]; */
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          in = pSrc[2U * i];
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * i] = pSrc[2U * j];
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * j] = in;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          /*  pSrc[i+1U] <-> pSrc[j+1U] */
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          in = pSrc[(2U * i) + 1U];
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * i) + 1U] = pSrc[(2U * j) + 1U];
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * j) + 1U] = in;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          in = pSrc[2U * (i + fftLenBy2p1)];
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (i + fftLenBy2p1)] = pSrc[2U * (j + fftLenBy2p1)];
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (j + fftLenBy2p1)] = in;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          /*  pSrc[i+fftLenBy2p1+1U] <-> pSrc[j+fftLenBy2p1+1U] */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          in = pSrc[(2U * (i + fftLenBy2p1)) + 1U];
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (i + fftLenBy2p1)) + 1U] =
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (j + fftLenBy2p1)) + 1U];
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (j + fftLenBy2p1)) + 1U] = in;
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       }
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       /*  pSrc[i+1U] <-> pSrc[j+1U] */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       in = pSrc[2U * (i + 1U)];
 597              		.loc 2 86 7 is_stmt 1 discriminator 2 view .LVU190
 598              		.loc 2 86 25 is_stmt 0 discriminator 2 view .LVU191
 599 0010 0EF10107 		add	r7, lr, #1
 600              		.loc 2 86 16 discriminator 2 view .LVU192
 601 0014 4FEAC70E 		lsl	lr, r7, #3
 602 0018 00EBC707 		add	r7, r0, r7, lsl #3
 603              		.loc 2 86 10 discriminator 2 view .LVU193
 604 001c D7F80080 		ldr	r8, [r7]	@ float
 605              	.LVL46:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pSrc[2U * (i + 1U)] = pSrc[2U * (j + fftLenBy2)];
 606              		.loc 2 87 7 is_stmt 1 discriminator 2 view .LVU194
 607              		.loc 2 87 42 is_stmt 0 discriminator 2 view .LVU195
 608 0020 0CEB0406 		add	r6, ip, r4
 609              		.loc 2 87 33 discriminator 2 view .LVU196
 610 0024 4FEAC60C 		lsl	ip, r6, #3
 611              	.LVL47:
 612              		.loc 2 87 33 discriminator 2 view .LVU197
 613 0028 00EBC606 		add	r6, r0, r6, lsl #3
 614 002c D6F80090 		ldr	r9, [r6]	@ float
 615              		.loc 2 87 27 discriminator 2 view .LVU198
 616 0030 C7F80090 		str	r9, [r7]	@ float
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pSrc[2U * (j + fftLenBy2)] = in;
 617              		.loc 2 88 7 is_stmt 1 discriminator 2 view .LVU199
 618              		.loc 2 88 34 is_stmt 0 discriminator 2 view .LVU200
 619 0034 C6F80080 		str	r8, [r6]	@ float
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       /*  pSrc[i+2U] <-> pSrc[j+2U] */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       in = pSrc[(2U * (i + 1U)) + 1U];
 620              		.loc 2 91 7 is_stmt 1 discriminator 2 view .LVU201
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 18


 621              		.loc 2 91 16 is_stmt 0 discriminator 2 view .LVU202
 622 0038 0EF1040E 		add	lr, lr, #4
 623 003c 8644     		add	lr, lr, r0
 624              		.loc 2 91 10 discriminator 2 view .LVU203
 625 003e DEF80060 		ldr	r6, [lr]	@ float
 626              	.LVL48:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pSrc[(2U * (i + 1U)) + 1U] = pSrc[(2U * (j + fftLenBy2)) + 1U];
 627              		.loc 2 92 7 is_stmt 1 discriminator 2 view .LVU204
 628              		.loc 2 92 40 is_stmt 0 discriminator 2 view .LVU205
 629 0042 0CF1040C 		add	ip, ip, #4
 630 0046 8444     		add	ip, ip, r0
 631 0048 DCF80070 		ldr	r7, [ip]	@ float
 632              		.loc 2 92 34 discriminator 2 view .LVU206
 633 004c CEF80070 		str	r7, [lr]	@ float
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pSrc[(2U * (j + fftLenBy2)) + 1U] = in;
 634              		.loc 2 93 7 is_stmt 1 discriminator 2 view .LVU207
 635              		.loc 2 93 41 is_stmt 0 discriminator 2 view .LVU208
 636 0050 CCF80060 		str	r6, [ip]	@ float
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       /*  Reading the index for the bit reversal */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       j = *pBitRevTab;
 637              		.loc 2 96 7 is_stmt 1 discriminator 2 view .LVU209
 638              		.loc 2 96 9 is_stmt 0 discriminator 2 view .LVU210
 639 0054 B3F800C0 		ldrh	ip, [r3]
 640              	.LVL49:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       /*  Updating the bit reversal index depending on the fft length  */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pBitRevTab += bitRevFactor;
 641              		.loc 2 99 7 is_stmt 1 discriminator 2 view .LVU211
 642              		.loc 2 99 18 is_stmt 0 discriminator 2 view .LVU212
 643 0058 03EB4203 		add	r3, r3, r2, lsl #1
 644              	.LVL50:
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 645              		.loc 2 58 40 is_stmt 1 discriminator 2 view .LVU213
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 646              		.loc 2 58 42 is_stmt 0 discriminator 2 view .LVU214
 647 005c 0231     		adds	r1, r1, #2
 648              	.LVL51:
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 649              		.loc 2 58 42 discriminator 2 view .LVU215
 650 005e 89B2     		uxth	r1, r1
 651              	.LVL52:
 652              	.L42:
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 653              		.loc 2 58 17 is_stmt 1 discriminator 1 view .LVU216
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 654              		.loc 2 58 19 is_stmt 0 discriminator 1 view .LVU217
 655 0060 8E46     		mov	lr, r1
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 656              		.loc 2 58 33 discriminator 1 view .LVU218
 657 0062 A61E     		subs	r6, r4, #2
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 658              		.loc 2 58 4 discriminator 1 view .LVU219
 659 0064 B142     		cmp	r1, r6
 660 0066 3ED8     		bhi	.L46
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       {
 661              		.loc 2 60 7 is_stmt 1 view .LVU220
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 19


  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       {
 662              		.loc 2 60 10 is_stmt 0 view .LVU221
 663 0068 6145     		cmp	r1, ip
 664 006a D1D2     		bcs	.L43
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * i] = pSrc[2U * j];
 665              		.loc 2 63 10 is_stmt 1 view .LVU222
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * i] = pSrc[2U * j];
 666              		.loc 2 63 19 is_stmt 0 view .LVU223
 667 006c 4FEACE07 		lsl	r7, lr, #3
 668 0070 00EBCE09 		add	r9, r0, lr, lsl #3
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * i] = pSrc[2U * j];
 669              		.loc 2 63 13 view .LVU224
 670 0074 D9ED007A 		vldr.32	s15, [r9]
 671              	.LVL53:
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * j] = in;
 672              		.loc 2 64 10 is_stmt 1 view .LVU225
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * j] = in;
 673              		.loc 2 64 29 is_stmt 0 view .LVU226
 674 0078 4FEACC06 		lsl	r6, ip, #3
 675 007c 00EBCC08 		add	r8, r0, ip, lsl #3
 676 0080 98ED007A 		vldr.32	s14, [r8]
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * j] = in;
 677              		.loc 2 64 23 view .LVU227
 678 0084 89ED007A 		vstr.32	s14, [r9]
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 679              		.loc 2 65 10 is_stmt 1 view .LVU228
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 680              		.loc 2 65 23 is_stmt 0 view .LVU229
 681 0088 C8ED007A 		vstr.32	s15, [r8]
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * i) + 1U] = pSrc[(2U * j) + 1U];
 682              		.loc 2 68 10 is_stmt 1 view .LVU230
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * i) + 1U] = pSrc[(2U * j) + 1U];
 683              		.loc 2 68 19 is_stmt 0 view .LVU231
 684 008c 0437     		adds	r7, r7, #4
 685 008e 0744     		add	r7, r7, r0
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * i) + 1U] = pSrc[(2U * j) + 1U];
 686              		.loc 2 68 13 view .LVU232
 687 0090 D7F80080 		ldr	r8, [r7]	@ float
 688              	.LVL54:
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * j) + 1U] = in;
 689              		.loc 2 69 10 is_stmt 1 view .LVU233
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * j) + 1U] = in;
 690              		.loc 2 69 36 is_stmt 0 view .LVU234
 691 0094 0436     		adds	r6, r6, #4
 692 0096 0644     		add	r6, r6, r0
 693 0098 D6F80090 		ldr	r9, [r6]	@ float
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * j) + 1U] = in;
 694              		.loc 2 69 30 view .LVU235
 695 009c C7F80090 		str	r9, [r7]	@ float
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 696              		.loc 2 70 10 is_stmt 1 view .LVU236
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 697              		.loc 2 70 30 is_stmt 0 view .LVU237
 698 00a0 C6F80080 		str	r8, [r6]	@ float
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (i + fftLenBy2p1)] = pSrc[2U * (j + fftLenBy2p1)];
 699              		.loc 2 73 10 is_stmt 1 view .LVU238
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (i + fftLenBy2p1)] = pSrc[2U * (j + fftLenBy2p1)];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 20


 700              		.loc 2 73 28 is_stmt 0 view .LVU239
 701 00a4 01EB0509 		add	r9, r1, r5
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (i + fftLenBy2p1)] = pSrc[2U * (j + fftLenBy2p1)];
 702              		.loc 2 73 19 view .LVU240
 703 00a8 4FEAC907 		lsl	r7, r9, #3
 704 00ac 00EBC909 		add	r9, r0, r9, lsl #3
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (i + fftLenBy2p1)] = pSrc[2U * (j + fftLenBy2p1)];
 705              		.loc 2 73 13 view .LVU241
 706 00b0 D9ED007A 		vldr.32	s15, [r9]
 707              	.LVL55:
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (j + fftLenBy2p1)] = in;
 708              		.loc 2 74 10 is_stmt 1 view .LVU242
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (j + fftLenBy2p1)] = in;
 709              		.loc 2 74 54 is_stmt 0 view .LVU243
 710 00b4 0CEB0508 		add	r8, ip, r5
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (j + fftLenBy2p1)] = in;
 711              		.loc 2 74 45 view .LVU244
 712 00b8 4FEAC806 		lsl	r6, r8, #3
 713 00bc 00EBC808 		add	r8, r0, r8, lsl #3
 714 00c0 98ED007A 		vldr.32	s14, [r8]
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (j + fftLenBy2p1)] = in;
 715              		.loc 2 74 39 view .LVU245
 716 00c4 89ED007A 		vstr.32	s14, [r9]
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 717              		.loc 2 75 10 is_stmt 1 view .LVU246
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 718              		.loc 2 75 39 is_stmt 0 view .LVU247
 719 00c8 C8ED007A 		vstr.32	s15, [r8]
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (i + fftLenBy2p1)) + 1U] =
 720              		.loc 2 78 10 is_stmt 1 view .LVU248
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (i + fftLenBy2p1)) + 1U] =
 721              		.loc 2 78 19 is_stmt 0 view .LVU249
 722 00cc 0437     		adds	r7, r7, #4
 723 00ce 0744     		add	r7, r7, r0
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (i + fftLenBy2p1)) + 1U] =
 724              		.loc 2 78 13 view .LVU250
 725 00d0 D7F80080 		ldr	r8, [r7]	@ float
 726              	.LVL56:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (j + fftLenBy2p1)) + 1U];
 727              		.loc 2 79 10 is_stmt 1 view .LVU251
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (j + fftLenBy2p1)) + 1U] = in;
 728              		.loc 2 80 14 is_stmt 0 view .LVU252
 729 00d4 0436     		adds	r6, r6, #4
 730 00d6 0644     		add	r6, r6, r0
 731 00d8 D6F80090 		ldr	r9, [r6]	@ float
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (j + fftLenBy2p1)) + 1U];
 732              		.loc 2 79 46 view .LVU253
 733 00dc C7F80090 		str	r9, [r7]	@ float
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 734              		.loc 2 81 10 is_stmt 1 view .LVU254
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 735              		.loc 2 81 46 is_stmt 0 view .LVU255
 736 00e0 C6F80080 		str	r8, [r6]	@ float
 737 00e4 94E7     		b	.L43
 738              	.LVL57:
 739              	.L46:
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 21


 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** }
 740              		.loc 2 101 1 view .LVU256
 741 00e6 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 742              		.loc 2 101 1 view .LVU257
 743              		.cfi_endproc
 744              	.LFE120:
 746              		.section	.text.arm_bitreversal_q31,"ax",%progbits
 747              		.align	1
 748              		.global	arm_bitreversal_q31
 749              		.syntax unified
 750              		.thumb
 751              		.thumb_func
 753              	arm_bitreversal_q31:
 754              	.LVL58:
 755              	.LFB121:
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** /**
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @brief         In-place Q31 bit reversal function.
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @param[in,out] pSrc         points to in-place Q31 data buffer.
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @param[in]     fftLen       length of FFT.
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @param[in]     bitRevFactor bit reversal modifier that supports different size FFTs with the same
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @param[in]     pBitRevTab   points to bit reversal table
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @return        none
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** void arm_bitreversal_q31(
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****         q31_t * pSrc,
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****         uint32_t fftLen,
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****         uint16_t bitRevFactor,
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   const uint16_t * pBitRevTab)
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** {
 756              		.loc 2 118 1 is_stmt 1 view -0
 757              		.cfi_startproc
 758              		@ args = 0, pretend = 0, frame = 0
 759              		@ frame_needed = 0, uses_anonymous_args = 0
 760              		.loc 2 118 1 is_stmt 0 view .LVU259
 761 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 762              	.LCFI1:
 763              		.cfi_def_cfa_offset 32
 764              		.cfi_offset 4, -32
 765              		.cfi_offset 5, -28
 766              		.cfi_offset 6, -24
 767              		.cfi_offset 7, -20
 768              		.cfi_offset 8, -16
 769              		.cfi_offset 9, -12
 770              		.cfi_offset 10, -8
 771              		.cfi_offset 14, -4
 772 0004 9246     		mov	r10, r2
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    uint32_t fftLenBy2, fftLenBy2p1, i, j;
 773              		.loc 2 119 4 is_stmt 1 view .LVU260
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    q31_t in;
 774              		.loc 2 120 4 view .LVU261
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    /*  Initializations      */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    j = 0U;
 775              		.loc 2 123 4 view .LVU262
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 22


 776              	.LVL59:
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    fftLenBy2 = fftLen / 2U;
 777              		.loc 2 124 4 view .LVU263
 778              		.loc 2 124 14 is_stmt 0 view .LVU264
 779 0006 4D08     		lsrs	r5, r1, #1
 780              	.LVL60:
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    fftLenBy2p1 = (fftLen / 2U) + 1U;
 781              		.loc 2 125 4 is_stmt 1 view .LVU265
 782              		.loc 2 125 16 is_stmt 0 view .LVU266
 783 0008 6E1C     		adds	r6, r5, #1
 784              	.LVL61:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    /* Bit Reversal Implementation */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    for (i = 0U; i <= (fftLenBy2 - 2U); i += 2U)
 785              		.loc 2 128 4 is_stmt 1 view .LVU267
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    fftLenBy2 = fftLen / 2U;
 786              		.loc 2 123 6 is_stmt 0 view .LVU268
 787 000a 4FF0000C 		mov	ip, #0
 788              		.loc 2 128 11 view .LVU269
 789 000e 6446     		mov	r4, ip
 790              		.loc 2 128 4 view .LVU270
 791 0010 1FE0     		b	.L48
 792              	.LVL62:
 793              	.L49:
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       if (i < j)
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       {
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          /*  pSrc[i] <-> pSrc[j]; */
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          in = pSrc[2U * i];
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * i] = pSrc[2U * j];
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * j] = in;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          /*  pSrc[i+1U] <-> pSrc[j+1U] */
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          in = pSrc[(2U * i) + 1U];
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * i) + 1U] = pSrc[(2U * j) + 1U];
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * j) + 1U] = in;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          in = pSrc[2U * (i + fftLenBy2p1)];
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (i + fftLenBy2p1)] = pSrc[2U * (j + fftLenBy2p1)];
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (j + fftLenBy2p1)] = in;
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          /*  pSrc[i+fftLenBy2p1+1U] <-> pSrc[j+fftLenBy2p1+1U] */
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          in = pSrc[(2U * (i + fftLenBy2p1)) + 1U];
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (i + fftLenBy2p1)) + 1U] =
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (j + fftLenBy2p1)) + 1U];
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (j + fftLenBy2p1)) + 1U] = in;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       }
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       /*  pSrc[i+1U] <-> pSrc[j+1U] */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       in = pSrc[2U * (i + 1U)];
 794              		.loc 2 156 7 is_stmt 1 discriminator 2 view .LVU271
 795              		.loc 2 156 25 is_stmt 0 discriminator 2 view .LVU272
 796 0012 671C     		adds	r7, r4, #1
 797              		.loc 2 156 16 discriminator 2 view .LVU273
 798 0014 4FEAC70E 		lsl	lr, r7, #3
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 23


 799              		.loc 2 156 10 discriminator 2 view .LVU274
 800 0018 50F83780 		ldr	r8, [r0, r7, lsl #3]
 801              	.LVL63:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pSrc[2U * (i + 1U)] = pSrc[2U * (j + fftLenBy2)];
 802              		.loc 2 157 7 is_stmt 1 discriminator 2 view .LVU275
 803              		.loc 2 157 42 is_stmt 0 discriminator 2 view .LVU276
 804 001c 0CEB0501 		add	r1, ip, r5
 805              		.loc 2 157 33 discriminator 2 view .LVU277
 806 0020 4FEAC10C 		lsl	ip, r1, #3
 807              	.LVL64:
 808              		.loc 2 157 27 discriminator 2 view .LVU278
 809 0024 50F83120 		ldr	r2, [r0, r1, lsl #3]
 810 0028 40F83720 		str	r2, [r0, r7, lsl #3]
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pSrc[2U * (j + fftLenBy2)] = in;
 811              		.loc 2 158 7 is_stmt 1 discriminator 2 view .LVU279
 812              		.loc 2 158 34 is_stmt 0 discriminator 2 view .LVU280
 813 002c 40F83180 		str	r8, [r0, r1, lsl #3]
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       /*  pSrc[i+2U] <-> pSrc[j+2U] */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       in = pSrc[(2U * (i + 1U)) + 1U];
 814              		.loc 2 161 7 is_stmt 1 discriminator 2 view .LVU281
 815              		.loc 2 161 16 is_stmt 0 discriminator 2 view .LVU282
 816 0030 0EF1040E 		add	lr, lr, #4
 817              		.loc 2 161 10 discriminator 2 view .LVU283
 818 0034 50F80E70 		ldr	r7, [r0, lr]
 819              	.LVL65:
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pSrc[(2U * (i + 1U)) + 1U] = pSrc[(2U * (j + fftLenBy2)) + 1U];
 820              		.loc 2 162 7 is_stmt 1 discriminator 2 view .LVU284
 821              		.loc 2 162 40 is_stmt 0 discriminator 2 view .LVU285
 822 0038 0CF1040C 		add	ip, ip, #4
 823 003c 50F80C10 		ldr	r1, [r0, ip]
 824              		.loc 2 162 34 discriminator 2 view .LVU286
 825 0040 40F80E10 		str	r1, [r0, lr]
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pSrc[(2U * (j + fftLenBy2)) + 1U] = in;
 826              		.loc 2 163 7 is_stmt 1 discriminator 2 view .LVU287
 827              		.loc 2 163 41 is_stmt 0 discriminator 2 view .LVU288
 828 0044 40F80C70 		str	r7, [r0, ip]
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       /*  Reading the index for the bit reversal */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       j = *pBitRevTab;
 829              		.loc 2 166 7 is_stmt 1 discriminator 2 view .LVU289
 830              		.loc 2 166 11 is_stmt 0 discriminator 2 view .LVU290
 831 0048 B3F800C0 		ldrh	ip, [r3]
 832              	.LVL66:
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       /*  Updating the bit reversal index depending on the fft length */
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pBitRevTab += bitRevFactor;
 833              		.loc 2 169 7 is_stmt 1 discriminator 2 view .LVU291
 834              		.loc 2 169 18 is_stmt 0 discriminator 2 view .LVU292
 835 004c 03EB4A03 		add	r3, r3, r10, lsl #1
 836              	.LVL67:
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 837              		.loc 2 128 40 is_stmt 1 discriminator 2 view .LVU293
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 838              		.loc 2 128 42 is_stmt 0 discriminator 2 view .LVU294
 839 0050 0234     		adds	r4, r4, #2
 840              	.LVL68:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 24


 841              	.L48:
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 842              		.loc 2 128 17 is_stmt 1 discriminator 1 view .LVU295
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 843              		.loc 2 128 33 is_stmt 0 discriminator 1 view .LVU296
 844 0052 A91E     		subs	r1, r5, #2
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 845              		.loc 2 128 4 discriminator 1 view .LVU297
 846 0054 A142     		cmp	r1, r4
 847 0056 30D3     		bcc	.L52
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       {
 848              		.loc 2 130 7 is_stmt 1 view .LVU298
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       {
 849              		.loc 2 130 10 is_stmt 0 view .LVU299
 850 0058 6445     		cmp	r4, ip
 851 005a DAD2     		bcs	.L49
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * i] = pSrc[2U * j];
 852              		.loc 2 133 10 is_stmt 1 view .LVU300
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * i] = pSrc[2U * j];
 853              		.loc 2 133 19 is_stmt 0 view .LVU301
 854 005c 4FEAC40E 		lsl	lr, r4, #3
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * i] = pSrc[2U * j];
 855              		.loc 2 133 13 view .LVU302
 856 0060 50F83410 		ldr	r1, [r0, r4, lsl #3]
 857              	.LVL69:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * j] = in;
 858              		.loc 2 134 10 is_stmt 1 view .LVU303
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * j] = in;
 859              		.loc 2 134 29 is_stmt 0 view .LVU304
 860 0064 4FEACC07 		lsl	r7, ip, #3
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * j] = in;
 861              		.loc 2 134 23 view .LVU305
 862 0068 50F83C20 		ldr	r2, [r0, ip, lsl #3]
 863 006c 40F83420 		str	r2, [r0, r4, lsl #3]
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 864              		.loc 2 135 10 is_stmt 1 view .LVU306
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 865              		.loc 2 135 23 is_stmt 0 view .LVU307
 866 0070 40F83C10 		str	r1, [r0, ip, lsl #3]
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * i) + 1U] = pSrc[(2U * j) + 1U];
 867              		.loc 2 138 10 is_stmt 1 view .LVU308
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * i) + 1U] = pSrc[(2U * j) + 1U];
 868              		.loc 2 138 19 is_stmt 0 view .LVU309
 869 0074 0EF1040E 		add	lr, lr, #4
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * i) + 1U] = pSrc[(2U * j) + 1U];
 870              		.loc 2 138 13 view .LVU310
 871 0078 50F80E10 		ldr	r1, [r0, lr]
 872              	.LVL70:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * j) + 1U] = in;
 873              		.loc 2 139 10 is_stmt 1 view .LVU311
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * j) + 1U] = in;
 874              		.loc 2 139 36 is_stmt 0 view .LVU312
 875 007c 0437     		adds	r7, r7, #4
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * j) + 1U] = in;
 876              		.loc 2 139 30 view .LVU313
 877 007e C259     		ldr	r2, [r0, r7]
 878 0080 40F80E20 		str	r2, [r0, lr]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 25


 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 879              		.loc 2 140 10 is_stmt 1 view .LVU314
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 880              		.loc 2 140 30 is_stmt 0 view .LVU315
 881 0084 C151     		str	r1, [r0, r7]
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (i + fftLenBy2p1)] = pSrc[2U * (j + fftLenBy2p1)];
 882              		.loc 2 143 10 is_stmt 1 view .LVU316
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (i + fftLenBy2p1)] = pSrc[2U * (j + fftLenBy2p1)];
 883              		.loc 2 143 28 is_stmt 0 view .LVU317
 884 0086 04EB0609 		add	r9, r4, r6
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (i + fftLenBy2p1)] = pSrc[2U * (j + fftLenBy2p1)];
 885              		.loc 2 143 19 view .LVU318
 886 008a 4FEAC90E 		lsl	lr, r9, #3
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (i + fftLenBy2p1)] = pSrc[2U * (j + fftLenBy2p1)];
 887              		.loc 2 143 13 view .LVU319
 888 008e 50F83910 		ldr	r1, [r0, r9, lsl #3]
 889              	.LVL71:
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (j + fftLenBy2p1)] = in;
 890              		.loc 2 144 10 is_stmt 1 view .LVU320
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (j + fftLenBy2p1)] = in;
 891              		.loc 2 144 54 is_stmt 0 view .LVU321
 892 0092 0CEB0608 		add	r8, ip, r6
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (j + fftLenBy2p1)] = in;
 893              		.loc 2 144 45 view .LVU322
 894 0096 4FEAC807 		lsl	r7, r8, #3
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[2U * (j + fftLenBy2p1)] = in;
 895              		.loc 2 144 39 view .LVU323
 896 009a 50F83820 		ldr	r2, [r0, r8, lsl #3]
 897 009e 40F83920 		str	r2, [r0, r9, lsl #3]
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 898              		.loc 2 145 10 is_stmt 1 view .LVU324
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 899              		.loc 2 145 39 is_stmt 0 view .LVU325
 900 00a2 40F83810 		str	r1, [r0, r8, lsl #3]
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (i + fftLenBy2p1)) + 1U] =
 901              		.loc 2 148 10 is_stmt 1 view .LVU326
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (i + fftLenBy2p1)) + 1U] =
 902              		.loc 2 148 19 is_stmt 0 view .LVU327
 903 00a6 0EF1040E 		add	lr, lr, #4
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (i + fftLenBy2p1)) + 1U] =
 904              		.loc 2 148 13 view .LVU328
 905 00aa 50F80E10 		ldr	r1, [r0, lr]
 906              	.LVL72:
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (j + fftLenBy2p1)) + 1U];
 907              		.loc 2 149 10 is_stmt 1 view .LVU329
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (j + fftLenBy2p1)) + 1U] = in;
 908              		.loc 2 150 14 is_stmt 0 view .LVU330
 909 00ae 0437     		adds	r7, r7, #4
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[(2U * (j + fftLenBy2p1)) + 1U];
 910              		.loc 2 149 46 view .LVU331
 911 00b0 C259     		ldr	r2, [r0, r7]
 912 00b2 40F80E20 		str	r2, [r0, lr]
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 913              		.loc 2 151 10 is_stmt 1 view .LVU332
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 914              		.loc 2 151 46 is_stmt 0 view .LVU333
 915 00b6 C151     		str	r1, [r0, r7]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 26


 916 00b8 ABE7     		b	.L49
 917              	.LVL73:
 918              	.L52:
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    }
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** }
 919              		.loc 2 171 1 view .LVU334
 920 00ba BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 921              		.loc 2 171 1 view .LVU335
 922              		.cfi_endproc
 923              	.LFE121:
 925              		.section	.text.arm_bitreversal_q15,"ax",%progbits
 926              		.align	1
 927              		.global	arm_bitreversal_q15
 928              		.syntax unified
 929              		.thumb
 930              		.thumb_func
 932              	arm_bitreversal_q15:
 933              	.LVL74:
 934              	.LFB122:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** /**
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @brief         In-place Q15 bit reversal function.
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @param[in,out] pSrc16       points to in-place Q15 data buffer
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @param[in]     fftLen       length of FFT
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @param[in]     bitRevFactor bit reversal modifier that supports different size FFTs with the same
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @param[in]     pBitRevTab   points to bit reversal table
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   @return        none
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** */
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** void arm_bitreversal_q15(
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****         q15_t * pSrc16,
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****         uint32_t fftLen,
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****         uint16_t bitRevFactor,
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****   const uint16_t * pBitRevTab)
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** {
 935              		.loc 2 189 1 is_stmt 1 view -0
 936              		.cfi_startproc
 937              		@ args = 0, pretend = 0, frame = 0
 938              		@ frame_needed = 0, uses_anonymous_args = 0
 939              		.loc 2 189 1 is_stmt 0 view .LVU337
 940 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 941              	.LCFI2:
 942              		.cfi_def_cfa_offset 24
 943              		.cfi_offset 4, -24
 944              		.cfi_offset 5, -20
 945              		.cfi_offset 6, -16
 946              		.cfi_offset 7, -12
 947              		.cfi_offset 8, -8
 948              		.cfi_offset 14, -4
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    q31_t *pSrc = (q31_t *) pSrc16;
 949              		.loc 2 190 4 is_stmt 1 view .LVU338
 950              	.LVL75:
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    q31_t in;
 951              		.loc 2 191 4 view .LVU339
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    uint32_t fftLenBy2, fftLenBy2p1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 27


 952              		.loc 2 192 4 view .LVU340
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    uint32_t i, j;
 953              		.loc 2 193 4 view .LVU341
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    /*  Initializations */
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    j = 0U;
 954              		.loc 2 196 4 view .LVU342
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    fftLenBy2 = fftLen / 2U;
 955              		.loc 2 197 4 view .LVU343
 956              		.loc 2 197 14 is_stmt 0 view .LVU344
 957 0004 4C08     		lsrs	r4, r1, #1
 958              	.LVL76:
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    fftLenBy2p1 = (fftLen / 2U) + 1U;
 959              		.loc 2 198 4 is_stmt 1 view .LVU345
 960              		.loc 2 198 16 is_stmt 0 view .LVU346
 961 0006 661C     		adds	r6, r4, #1
 962              	.LVL77:
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    /* Bit Reversal Implementation */
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    for (i = 0U; i <= (fftLenBy2 - 2U); i += 2U)
 963              		.loc 2 201 4 is_stmt 1 view .LVU347
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    fftLenBy2 = fftLen / 2U;
 964              		.loc 2 196 6 is_stmt 0 view .LVU348
 965 0008 4FF0000C 		mov	ip, #0
 966              		.loc 2 201 11 view .LVU349
 967 000c E646     		mov	lr, ip
 968              		.loc 2 201 4 view .LVU350
 969 000e 10E0     		b	.L54
 970              	.LVL78:
 971              	.L55:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       if (i < j)
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       {
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          /*  pSrc[i] <-> pSrc[j]; */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          /*  pSrc[i+1U] <-> pSrc[j+1U] */
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          in = pSrc[i];
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[i] = pSrc[j];
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[j] = in;
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          /*  pSrc[i + fftLenBy2p1+1U] <-> pSrc[j + fftLenBy2p1+1U] */
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          in = pSrc[i + fftLenBy2p1];
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[j + fftLenBy2p1] = in;
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       }
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       /*  pSrc[i+1U] <-> pSrc[j+fftLenBy2];         */
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1U]  */
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       in = pSrc[i + 1U];
 972              		.loc 2 220 7 is_stmt 1 discriminator 2 view .LVU351
 973              		.loc 2 220 16 is_stmt 0 discriminator 2 view .LVU352
 974 0010 0EF10101 		add	r1, lr, #1
 975              		.loc 2 220 10 discriminator 2 view .LVU353
 976 0014 50F82150 		ldr	r5, [r0, r1, lsl #2]
 977              	.LVL79:
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pSrc[i + 1U] = pSrc[j + fftLenBy2];
 978              		.loc 2 221 7 is_stmt 1 discriminator 2 view .LVU354
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 28


 979              		.loc 2 221 29 is_stmt 0 discriminator 2 view .LVU355
 980 0018 A444     		add	ip, ip, r4
 981              	.LVL80:
 982              		.loc 2 221 20 discriminator 2 view .LVU356
 983 001a 50F82C70 		ldr	r7, [r0, ip, lsl #2]
 984 001e 40F82170 		str	r7, [r0, r1, lsl #2]
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pSrc[j + fftLenBy2] = in;
 985              		.loc 2 222 7 is_stmt 1 discriminator 2 view .LVU357
 986              		.loc 2 222 27 is_stmt 0 discriminator 2 view .LVU358
 987 0022 40F82C50 		str	r5, [r0, ip, lsl #2]
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       /*  Reading the index for the bit reversal */
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       j = *pBitRevTab;
 988              		.loc 2 225 7 is_stmt 1 discriminator 2 view .LVU359
 989              		.loc 2 225 11 is_stmt 0 discriminator 2 view .LVU360
 990 0026 B3F800C0 		ldrh	ip, [r3]
 991              	.LVL81:
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       /*  Updating the bit reversal index depending on the fft length  */
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       pBitRevTab += bitRevFactor;
 992              		.loc 2 228 7 is_stmt 1 discriminator 2 view .LVU361
 993              		.loc 2 228 18 is_stmt 0 discriminator 2 view .LVU362
 994 002a 03EB4203 		add	r3, r3, r2, lsl #1
 995              	.LVL82:
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 996              		.loc 2 201 40 is_stmt 1 discriminator 2 view .LVU363
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 997              		.loc 2 201 42 is_stmt 0 discriminator 2 view .LVU364
 998 002e 0EF1020E 		add	lr, lr, #2
 999              	.LVL83:
 1000              	.L54:
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 1001              		.loc 2 201 17 is_stmt 1 discriminator 1 view .LVU365
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 1002              		.loc 2 201 33 is_stmt 0 discriminator 1 view .LVU366
 1003 0032 A11E     		subs	r1, r4, #2
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    {
 1004              		.loc 2 201 4 discriminator 1 view .LVU367
 1005 0034 7145     		cmp	r1, lr
 1006 0036 16D3     		bcc	.L58
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       {
 1007              		.loc 2 203 7 is_stmt 1 view .LVU368
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       {
 1008              		.loc 2 203 10 is_stmt 0 view .LVU369
 1009 0038 E645     		cmp	lr, ip
 1010 003a E9D2     		bcs	.L55
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[i] = pSrc[j];
 1011              		.loc 2 207 10 is_stmt 1 view .LVU370
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[i] = pSrc[j];
 1012              		.loc 2 207 13 is_stmt 0 view .LVU371
 1013 003c 50F82E50 		ldr	r5, [r0, lr, lsl #2]
 1014              	.LVL84:
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[j] = in;
 1015              		.loc 2 208 10 is_stmt 1 view .LVU372
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[j] = in;
 1016              		.loc 2 208 24 is_stmt 0 view .LVU373
 1017 0040 50F82C10 		ldr	r1, [r0, ip, lsl #2]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 29


 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[j] = in;
 1018              		.loc 2 208 18 view .LVU374
 1019 0044 40F82E10 		str	r1, [r0, lr, lsl #2]
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 1020              		.loc 2 209 10 is_stmt 1 view .LVU375
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** 
 1021              		.loc 2 209 18 is_stmt 0 view .LVU376
 1022 0048 40F82C50 		str	r5, [r0, ip, lsl #2]
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 1023              		.loc 2 213 10 is_stmt 1 view .LVU377
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 1024              		.loc 2 213 22 is_stmt 0 view .LVU378
 1025 004c 0EEB0607 		add	r7, lr, r6
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 1026              		.loc 2 213 13 view .LVU379
 1027 0050 50F82780 		ldr	r8, [r0, r7, lsl #2]
 1028              	.LVL85:
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[j + fftLenBy2p1] = in;
 1029              		.loc 2 214 10 is_stmt 1 view .LVU380
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[j + fftLenBy2p1] = in;
 1030              		.loc 2 214 41 is_stmt 0 view .LVU381
 1031 0054 0CEB0601 		add	r1, ip, r6
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****          pSrc[j + fftLenBy2p1] = in;
 1032              		.loc 2 214 32 view .LVU382
 1033 0058 50F82150 		ldr	r5, [r0, r1, lsl #2]
 1034 005c 40F82750 		str	r5, [r0, r7, lsl #2]
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       }
 1035              		.loc 2 215 10 is_stmt 1 view .LVU383
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****       }
 1036              		.loc 2 215 32 is_stmt 0 view .LVU384
 1037 0060 40F82180 		str	r8, [r0, r1, lsl #2]
 1038 0064 D4E7     		b	.L55
 1039              	.LVL86:
 1040              	.L58:
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c ****    }
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal.c **** }
 1041              		.loc 2 230 1 view .LVU385
 1042 0066 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1043              		.loc 2 230 1 view .LVU386
 1044              		.cfi_endproc
 1045              	.LFE122:
 1047              		.section	.text.arm_bitreversal_64,"ax",%progbits
 1048              		.align	1
 1049              		.global	arm_bitreversal_64
 1050              		.syntax unified
 1051              		.thumb
 1052              		.thumb_func
 1054              	arm_bitreversal_64:
 1055              	.LVL87:
 1056              	.LFB123:
 1057              		.file 3 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * Title:        arm_bitreversal2.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * Description:  Bitreversal functions
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * $Date:        23 April 2021
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 30


   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * Copyright (C) 2019 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** /**
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @brief         In-place 64 bit reversal function.
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @param[in,out] pSrc        points to in-place buffer of unknown 64-bit data type
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @param[in]     bitRevLen   bit reversal table length
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @param[in]     pBitRevTab  points to bit reversal table
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @return        none
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** void arm_bitreversal_64(
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****         uint64_t *pSrc,
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   const uint16_t bitRevLen,
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   const uint16_t *pBitRevTab)
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** {
 1058              		.loc 3 45 1 is_stmt 1 view -0
 1059              		.cfi_startproc
 1060              		@ args = 0, pretend = 0, frame = 0
 1061              		@ frame_needed = 0, uses_anonymous_args = 0
 1062              		.loc 3 45 1 is_stmt 0 view .LVU388
 1063 0000 70B5     		push	{r4, r5, r6, lr}
 1064              	.LCFI3:
 1065              		.cfi_def_cfa_offset 16
 1066              		.cfi_offset 4, -16
 1067              		.cfi_offset 5, -12
 1068              		.cfi_offset 6, -8
 1069              		.cfi_offset 14, -4
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   uint64_t a, b, i, tmp;
 1070              		.loc 3 46 3 is_stmt 1 view .LVU389
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   for (i = 0; i < bitRevLen; )
 1071              		.loc 3 48 3 view .LVU390
 1072              	.LVL88:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 31


 1073              		.loc 3 48 10 is_stmt 0 view .LVU391
 1074 0002 4FF0000E 		mov	lr, #0
 1075 0006 7646     		mov	r6, lr
 1076              		.loc 3 48 3 view .LVU392
 1077 0008 27E0     		b	.L60
 1078              	.LVL89:
 1079              	.L61:
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   {
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      a = pBitRevTab[i    ] >> 2;
 1080              		.loc 3 50 6 is_stmt 1 view .LVU393
 1081              		.loc 3 50 20 is_stmt 0 view .LVU394
 1082 000a 32F81EC0 		ldrh	ip, [r2, lr, lsl #1]
 1083              		.loc 3 50 28 view .LVU395
 1084 000e 4FEA9C0C 		lsr	ip, ip, #2
 1085              	.LVL90:
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      b = pBitRevTab[i + 1] >> 2;
 1086              		.loc 3 51 6 is_stmt 1 view .LVU396
 1087              		.loc 3 51 23 is_stmt 0 view .LVU397
 1088 0012 0EF10103 		add	r3, lr, #1
 1089              		.loc 3 51 20 view .LVU398
 1090 0016 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 1091              		.loc 3 51 28 view .LVU399
 1092 001a 9B08     		lsrs	r3, r3, #2
 1093              	.LVL91:
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      //real
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      tmp = pSrc[a];
 1094              		.loc 3 54 6 is_stmt 1 view .LVU400
 1095              		.loc 3 54 16 is_stmt 0 view .LVU401
 1096 001c 00EBCC05 		add	r5, r0, ip, lsl #3
 1097              		.loc 3 54 10 view .LVU402
 1098 0020 95ED007B 		vldr.64	d7, [r5]	@ int
 1099              	.LVL92:
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      pSrc[a] = pSrc[b];
 1100              		.loc 3 55 6 is_stmt 1 view .LVU403
 1101              		.loc 3 55 20 is_stmt 0 view .LVU404
 1102 0024 00EBC304 		add	r4, r0, r3, lsl #3
 1103 0028 94ED006B 		vldr.64	d6, [r4]	@ int
 1104              		.loc 3 55 14 view .LVU405
 1105 002c 85ED006B 		vstr.64	d6, [r5]	@ int
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      pSrc[b] = tmp;
 1106              		.loc 3 56 6 is_stmt 1 view .LVU406
 1107              		.loc 3 56 14 is_stmt 0 view .LVU407
 1108 0030 84ED007B 		vstr.64	d7, [r4]	@ int
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      //complex
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      tmp = pSrc[a+1];
 1109              		.loc 3 59 6 is_stmt 1 view .LVU408
 1110              		.loc 3 59 18 is_stmt 0 view .LVU409
 1111 0034 0CF1010C 		add	ip, ip, #1
 1112              	.LVL93:
 1113              		.loc 3 59 16 view .LVU410
 1114 0038 00EBCC0C 		add	ip, r0, ip, lsl #3
 1115              	.LVL94:
 1116              		.loc 3 59 10 view .LVU411
 1117 003c DCE90045 		ldrd	r4, [ip]
 1118              	.LVL95:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 32


  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      pSrc[a+1] = pSrc[b+1];
 1119              		.loc 3 60 6 is_stmt 1 view .LVU412
 1120              		.loc 3 60 24 is_stmt 0 view .LVU413
 1121 0040 0133     		adds	r3, r3, #1
 1122              	.LVL96:
 1123              		.loc 3 60 22 view .LVU414
 1124 0042 00EBC303 		add	r3, r0, r3, lsl #3
 1125              	.LVL97:
 1126              		.loc 3 60 22 view .LVU415
 1127 0046 93ED007B 		vldr.64	d7, [r3]	@ int
 1128              		.loc 3 60 16 view .LVU416
 1129 004a 8CED007B 		vstr.64	d7, [ip]	@ int
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      pSrc[b+1] = tmp;
 1130              		.loc 3 61 6 is_stmt 1 view .LVU417
 1131              		.loc 3 61 16 is_stmt 0 view .LVU418
 1132 004e C3E90045 		strd	r4, [r3]
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****     i += 2;
 1133              		.loc 3 63 5 is_stmt 1 view .LVU419
 1134              		.loc 3 63 7 is_stmt 0 view .LVU420
 1135 0052 1EF1020E 		adds	lr, lr, #2
 1136              	.LVL98:
 1137              		.loc 3 63 7 view .LVU421
 1138 0056 46F10006 		adc	r6, r6, #0
 1139              	.LVL99:
 1140              	.L60:
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   {
 1141              		.loc 3 48 15 is_stmt 1 discriminator 1 view .LVU422
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   {
 1142              		.loc 3 48 3 is_stmt 0 discriminator 1 view .LVU423
 1143 005a 8E45     		cmp	lr, r1
 1144 005c 76F10003 		sbcs	r3, r6, #0
 1145 0060 D3D3     		bcc	.L61
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   }
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** }
 1146              		.loc 3 65 1 view .LVU424
 1147 0062 70BD     		pop	{r4, r5, r6, pc}
 1148              		.loc 3 65 1 view .LVU425
 1149              		.cfi_endproc
 1150              	.LFE123:
 1152              		.section	.text.arm_bitreversal_32,"ax",%progbits
 1153              		.align	1
 1154              		.global	arm_bitreversal_32
 1155              		.syntax unified
 1156              		.thumb
 1157              		.thumb_func
 1159              	arm_bitreversal_32:
 1160              	.LVL100:
 1161              	.LFB124:
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** /**
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @brief         In-place 32 bit reversal function.
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @param[in,out] pSrc        points to in-place buffer of unknown 32-bit data type
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @param[in]     bitRevLen   bit reversal table length
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @param[in]     pBitRevTab  points to bit reversal table
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @return        none
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 33


  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** void arm_bitreversal_32(
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****         uint32_t *pSrc,
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   const uint16_t bitRevLen,
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   const uint16_t *pBitRevTab)
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** {
 1162              		.loc 3 79 1 is_stmt 1 view -0
 1163              		.cfi_startproc
 1164              		@ args = 0, pretend = 0, frame = 0
 1165              		@ frame_needed = 0, uses_anonymous_args = 0
 1166              		.loc 3 79 1 is_stmt 0 view .LVU427
 1167 0000 30B5     		push	{r4, r5, lr}
 1168              	.LCFI4:
 1169              		.cfi_def_cfa_offset 12
 1170              		.cfi_offset 4, -12
 1171              		.cfi_offset 5, -8
 1172              		.cfi_offset 14, -4
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   uint32_t a, b, i, tmp;
 1173              		.loc 3 80 3 is_stmt 1 view .LVU428
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   for (i = 0; i < bitRevLen; )
 1174              		.loc 3 82 3 view .LVU429
 1175              	.LVL101:
 1176              		.loc 3 82 10 is_stmt 0 view .LVU430
 1177 0002 4FF0000E 		mov	lr, #0
 1178              		.loc 3 82 3 view .LVU431
 1179 0006 1DE0     		b	.L64
 1180              	.LVL102:
 1181              	.L65:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   {
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      a = pBitRevTab[i    ] >> 2;
 1182              		.loc 3 84 6 is_stmt 1 view .LVU432
 1183              		.loc 3 84 20 is_stmt 0 view .LVU433
 1184 0008 32F81EC0 		ldrh	ip, [r2, lr, lsl #1]
 1185              		.loc 3 84 28 view .LVU434
 1186 000c 4FEA9C0C 		lsr	ip, ip, #2
 1187              	.LVL103:
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      b = pBitRevTab[i + 1] >> 2;
 1188              		.loc 3 85 6 is_stmt 1 view .LVU435
 1189              		.loc 3 85 20 is_stmt 0 view .LVU436
 1190 0010 0EF10103 		add	r3, lr, #1
 1191 0014 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 1192              		.loc 3 85 28 view .LVU437
 1193 0018 9B08     		lsrs	r3, r3, #2
 1194              	.LVL104:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      //real
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      tmp = pSrc[a];
 1195              		.loc 3 88 6 is_stmt 1 view .LVU438
 1196              		.loc 3 88 10 is_stmt 0 view .LVU439
 1197 001a 50F82C40 		ldr	r4, [r0, ip, lsl #2]
 1198              	.LVL105:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      pSrc[a] = pSrc[b];
 1199              		.loc 3 89 6 is_stmt 1 view .LVU440
 1200              		.loc 3 89 14 is_stmt 0 view .LVU441
 1201 001e 50F82350 		ldr	r5, [r0, r3, lsl #2]
 1202 0022 40F82C50 		str	r5, [r0, ip, lsl #2]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 34


  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      pSrc[b] = tmp;
 1203              		.loc 3 90 6 is_stmt 1 view .LVU442
 1204              		.loc 3 90 14 is_stmt 0 view .LVU443
 1205 0026 40F82340 		str	r4, [r0, r3, lsl #2]
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      //complex
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      tmp = pSrc[a+1];
 1206              		.loc 3 93 6 is_stmt 1 view .LVU444
 1207              		.loc 3 93 16 is_stmt 0 view .LVU445
 1208 002a 0CF1010C 		add	ip, ip, #1
 1209              	.LVL106:
 1210              		.loc 3 93 10 view .LVU446
 1211 002e 50F82C40 		ldr	r4, [r0, ip, lsl #2]
 1212              	.LVL107:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      pSrc[a+1] = pSrc[b+1];
 1213              		.loc 3 94 6 is_stmt 1 view .LVU447
 1214              		.loc 3 94 22 is_stmt 0 view .LVU448
 1215 0032 0133     		adds	r3, r3, #1
 1216              	.LVL108:
 1217              		.loc 3 94 16 view .LVU449
 1218 0034 50F82350 		ldr	r5, [r0, r3, lsl #2]
 1219 0038 40F82C50 		str	r5, [r0, ip, lsl #2]
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      pSrc[b+1] = tmp;
 1220              		.loc 3 95 6 is_stmt 1 view .LVU450
 1221              		.loc 3 95 16 is_stmt 0 view .LVU451
 1222 003c 40F82340 		str	r4, [r0, r3, lsl #2]
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****     i += 2;
 1223              		.loc 3 97 5 is_stmt 1 view .LVU452
 1224              		.loc 3 97 7 is_stmt 0 view .LVU453
 1225 0040 0EF1020E 		add	lr, lr, #2
 1226              	.LVL109:
 1227              	.L64:
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   {
 1228              		.loc 3 82 15 is_stmt 1 discriminator 1 view .LVU454
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   {
 1229              		.loc 3 82 3 is_stmt 0 discriminator 1 view .LVU455
 1230 0044 7145     		cmp	r1, lr
 1231 0046 DFD8     		bhi	.L65
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   }
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** }
 1232              		.loc 3 99 1 view .LVU456
 1233 0048 30BD     		pop	{r4, r5, pc}
 1234              		.cfi_endproc
 1235              	.LFE124:
 1237              		.section	.text.arm_bitreversal_16,"ax",%progbits
 1238              		.align	1
 1239              		.global	arm_bitreversal_16
 1240              		.syntax unified
 1241              		.thumb
 1242              		.thumb_func
 1244              	arm_bitreversal_16:
 1245              	.LVL110:
 1246              	.LFB125:
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** /**
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 35


 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @brief         In-place 16 bit reversal function.
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @param[in,out] pSrc        points to in-place buffer of unknown 16-bit data type
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @param[in]     bitRevLen   bit reversal table length
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @param[in]     pBitRevTab  points to bit reversal table
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   @return        none
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** */
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** void arm_bitreversal_16(
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****         uint16_t *pSrc,
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   const uint16_t bitRevLen,
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   const uint16_t *pBitRevTab)
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** {
 1247              		.loc 3 114 1 is_stmt 1 view -0
 1248              		.cfi_startproc
 1249              		@ args = 0, pretend = 0, frame = 0
 1250              		@ frame_needed = 0, uses_anonymous_args = 0
 1251              		.loc 3 114 1 is_stmt 0 view .LVU458
 1252 0000 30B5     		push	{r4, r5, lr}
 1253              	.LCFI5:
 1254              		.cfi_def_cfa_offset 12
 1255              		.cfi_offset 4, -12
 1256              		.cfi_offset 5, -8
 1257              		.cfi_offset 14, -4
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   uint16_t a, b, i, tmp;
 1258              		.loc 3 115 3 is_stmt 1 view .LVU459
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   for (i = 0; i < bitRevLen; )
 1259              		.loc 3 117 3 view .LVU460
 1260              	.LVL111:
 1261              		.loc 3 117 10 is_stmt 0 view .LVU461
 1262 0002 4FF0000E 		mov	lr, #0
 1263              		.loc 3 117 3 view .LVU462
 1264 0006 1FE0     		b	.L68
 1265              	.LVL112:
 1266              	.L69:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   {
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      a = pBitRevTab[i    ] >> 2;
 1267              		.loc 3 119 6 is_stmt 1 view .LVU463
 1268              		.loc 3 119 20 is_stmt 0 view .LVU464
 1269 0008 32F81EC0 		ldrh	ip, [r2, lr, lsl #1]
 1270              		.loc 3 119 8 view .LVU465
 1271 000c 4FEA9C0C 		lsr	ip, ip, #2
 1272              	.LVL113:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      b = pBitRevTab[i + 1] >> 2;
 1273              		.loc 3 120 6 is_stmt 1 view .LVU466
 1274              		.loc 3 120 20 is_stmt 0 view .LVU467
 1275 0010 0EF10103 		add	r3, lr, #1
 1276 0014 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 1277              		.loc 3 120 8 view .LVU468
 1278 0018 9B08     		lsrs	r3, r3, #2
 1279              	.LVL114:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      //real
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      tmp = pSrc[a];
 1280              		.loc 3 123 6 is_stmt 1 view .LVU469
 1281              		.loc 3 123 10 is_stmt 0 view .LVU470
 1282 001a 30F81C40 		ldrh	r4, [r0, ip, lsl #1]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 36


 1283              	.LVL115:
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      pSrc[a] = pSrc[b];
 1284              		.loc 3 124 6 is_stmt 1 view .LVU471
 1285              		.loc 3 124 20 is_stmt 0 view .LVU472
 1286 001e 30F81350 		ldrh	r5, [r0, r3, lsl #1]
 1287              		.loc 3 124 14 view .LVU473
 1288 0022 20F81C50 		strh	r5, [r0, ip, lsl #1]	@ movhi
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      pSrc[b] = tmp;
 1289              		.loc 3 125 6 is_stmt 1 view .LVU474
 1290              		.loc 3 125 14 is_stmt 0 view .LVU475
 1291 0026 20F81340 		strh	r4, [r0, r3, lsl #1]	@ movhi
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      //complex
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      tmp = pSrc[a+1];
 1292              		.loc 3 128 6 is_stmt 1 view .LVU476
 1293              		.loc 3 128 16 is_stmt 0 view .LVU477
 1294 002a 0CF1010C 		add	ip, ip, #1
 1295              	.LVL116:
 1296              		.loc 3 128 10 view .LVU478
 1297 002e 30F81C40 		ldrh	r4, [r0, ip, lsl #1]
 1298              	.LVL117:
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      pSrc[a+1] = pSrc[b+1];
 1299              		.loc 3 129 6 is_stmt 1 view .LVU479
 1300              		.loc 3 129 22 is_stmt 0 view .LVU480
 1301 0032 0133     		adds	r3, r3, #1
 1302              	.LVL118:
 1303              		.loc 3 129 22 view .LVU481
 1304 0034 30F81350 		ldrh	r5, [r0, r3, lsl #1]
 1305              		.loc 3 129 16 view .LVU482
 1306 0038 20F81C50 		strh	r5, [r0, ip, lsl #1]	@ movhi
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****      pSrc[b+1] = tmp;
 1307              		.loc 3 130 6 is_stmt 1 view .LVU483
 1308              		.loc 3 130 16 is_stmt 0 view .LVU484
 1309 003c 20F81340 		strh	r4, [r0, r3, lsl #1]	@ movhi
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****     i += 2;
 1310              		.loc 3 132 5 is_stmt 1 view .LVU485
 1311              		.loc 3 132 7 is_stmt 0 view .LVU486
 1312 0040 0EF1020E 		add	lr, lr, #2
 1313              	.LVL119:
 1314              		.loc 3 132 7 view .LVU487
 1315 0044 1FFA8EFE 		uxth	lr, lr
 1316              	.LVL120:
 1317              	.L68:
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   {
 1318              		.loc 3 117 15 is_stmt 1 discriminator 1 view .LVU488
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   {
 1319              		.loc 3 117 3 is_stmt 0 discriminator 1 view .LVU489
 1320 0048 8E45     		cmp	lr, r1
 1321 004a DDD3     		bcc	.L69
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c ****   }
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_bitreversal2.c **** }
 1322              		.loc 3 134 1 view .LVU490
 1323 004c 30BD     		pop	{r4, r5, pc}
 1324              		.cfi_endproc
 1325              	.LFE125:
 1327              		.global	__aeabi_dadd
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 37


 1328              		.global	__aeabi_dsub
 1329              		.global	__aeabi_dmul
 1330              		.section	.text.arm_radix4_butterfly_f64,"ax",%progbits
 1331              		.align	1
 1332              		.global	arm_radix4_butterfly_f64
 1333              		.syntax unified
 1334              		.thumb
 1335              		.thumb_func
 1337              	arm_radix4_butterfly_f64:
 1338              	.LVL121:
 1339              	.LFB129:
 1340              		.file 4 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * Title:        arm_cfft_f64.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * Description:  Combined Radix Decimation in Frequency CFFT Double Precision Floating point proces
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** extern void arm_radix4_butterfly_f64(
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         float64_t * pSrc,
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         uint16_t fftLen,
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   const float64_t * pCoef,
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         uint16_t twidCoefModifier);
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** extern void arm_bitreversal_64(
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         uint64_t * pSrc,
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   const uint16_t   bitRevLen,
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   const uint16_t * pBitRevTable);
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** /**
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @} end of ComplexFFT group
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 38


  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** */
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** /* ----------------------------------------------------------------------
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * Internal helper function used by the FFTs
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  * ---------------------------------------------------------------------- */
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** /*
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @brief  Core function for the Double Precision floating-point CFFT butterfly process.
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @param[in, out] *pSrc            points to the in-place buffer of F64 data type.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @param[in]      fftLen           length of the FFT.
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @param[in]      *pCoef           points to the twiddle coefficient buffer.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs w
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @return none.
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** void arm_radix4_butterfly_f64(
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         float64_t * pSrc,
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         uint16_t fftLen,
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   const float64_t * pCoef,
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         uint16_t twidCoefModifier)
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** {
 1341              		.loc 4 66 1 is_stmt 1 view -0
 1342              		.cfi_startproc
 1343              		@ args = 0, pretend = 0, frame = 136
 1344              		@ frame_needed = 0, uses_anonymous_args = 0
 1345              		.loc 4 66 1 is_stmt 0 view .LVU492
 1346 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1347              	.LCFI6:
 1348              		.cfi_def_cfa_offset 36
 1349              		.cfi_offset 4, -36
 1350              		.cfi_offset 5, -32
 1351              		.cfi_offset 6, -28
 1352              		.cfi_offset 7, -24
 1353              		.cfi_offset 8, -20
 1354              		.cfi_offset 9, -16
 1355              		.cfi_offset 10, -12
 1356              		.cfi_offset 11, -8
 1357              		.cfi_offset 14, -4
 1358 0004 2DED028B 		vpush.64	{d8}
 1359              	.LCFI7:
 1360              		.cfi_def_cfa_offset 44
 1361              		.cfi_offset 80, -44
 1362              		.cfi_offset 81, -40
 1363 0008 A3B0     		sub	sp, sp, #140
 1364              	.LCFI8:
 1365              		.cfi_def_cfa_offset 184
 1366 000a 1C91     		str	r1, [sp, #112]
 1367 000c 2092     		str	r2, [sp, #128]
 1368 000e 1F93     		str	r3, [sp, #124]
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    float64_t co1, co2, co3, si1, si2, si3;
 1369              		.loc 4 68 4 is_stmt 1 view .LVU493
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    uint32_t ia1, ia2, ia3;
 1370              		.loc 4 69 4 view .LVU494
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    uint32_t i0, i1, i2, i3;
 1371              		.loc 4 70 4 view .LVU495
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    uint32_t n1, n2, j, k;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 39


 1372              		.loc 4 71 4 view .LVU496
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    float64_t t1, t2, r1, r2, s1, s2;
 1373              		.loc 4 73 4 view .LVU497
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    /*  Initializations for the fft calculation */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    n2 = fftLen;
 1374              		.loc 4 77 4 view .LVU498
 1375              	.LVL122:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    n1 = n2;
 1376              		.loc 4 78 4 view .LVU499
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    for (k = fftLen; k > 1U; k >>= 2U)
 1377              		.loc 4 79 4 view .LVU500
 1378              		.loc 4 79 11 is_stmt 0 view .LVU501
 1379 0010 2191     		str	r1, [sp, #132]
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    n1 = n2;
 1380              		.loc 4 77 7 view .LVU502
 1381 0012 1B91     		str	r1, [sp, #108]
 1382 0014 0446     		mov	r4, r0
 1383              		.loc 4 79 4 view .LVU503
 1384 0016 92E1     		b	.L72
 1385              	.LVL123:
 1386              	.L75:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    {
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       /*  Initializations for the fft calculation */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       n1 = n2;
 1387              		.loc 4 82 7 is_stmt 1 view .LVU504
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       n2 >>= 2U;
 1388              		.loc 4 83 7 view .LVU505
 1389              		.loc 4 83 10 is_stmt 0 view .LVU506
 1390 0018 1B9B     		ldr	r3, [sp, #108]
 1391              	.LVL124:
 1392              		.loc 4 83 10 view .LVU507
 1393 001a 9B08     		lsrs	r3, r3, #2
 1394 001c 1A93     		str	r3, [sp, #104]
 1395              	.LVL125:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       ia1 = 0U;
 1396              		.loc 4 84 7 is_stmt 1 view .LVU508
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       /*  FFT Calculation */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       j = 0;
 1397              		.loc 4 87 7 view .LVU509
 1398              		.loc 4 87 9 is_stmt 0 view .LVU510
 1399 001e 0023     		movs	r3, #0
 1400              	.LVL126:
 1401              		.loc 4 87 9 view .LVU511
 1402 0020 1D93     		str	r3, [sp, #116]
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       ia1 = 0U;
 1403              		.loc 4 84 11 view .LVU512
 1404 0022 1E93     		str	r3, [sp, #120]
 1405 0024 A346     		mov	fp, r4
 1406              	.LVL127:
 1407              	.L74:
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       do
 1408              		.loc 4 88 7 is_stmt 1 view .LVU513
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 40


  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          /*  index calculation for the coefficients */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          ia2 = ia1 + ia1;
 1409              		.loc 4 91 10 view .LVU514
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          ia3 = ia2 + ia1;
 1410              		.loc 4 92 10 view .LVU515
 1411              		.loc 4 92 14 is_stmt 0 view .LVU516
 1412 0026 1E98     		ldr	r0, [sp, #120]
 1413 0028 00EB4002 		add	r2, r0, r0, lsl #1
 1414              	.LVL128:
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          co1 = pCoef[ia1 * 2U];
 1415              		.loc 4 93 10 is_stmt 1 view .LVU517
 1416              		.loc 4 93 21 is_stmt 0 view .LVU518
 1417 002c 0301     		lsls	r3, r0, #4
 1418 002e 209C     		ldr	r4, [sp, #128]
 1419 0030 04EB0011 		add	r1, r4, r0, lsl #4
 1420              		.loc 4 93 14 view .LVU519
 1421 0034 91ED007B 		vldr.64	d7, [r1]
 1422 0038 8DED087B 		vstr.64	d7, [sp, #32]
 1423              	.LVL129:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          si1 = pCoef[(ia1 * 2U) + 1U];
 1424              		.loc 4 94 10 is_stmt 1 view .LVU520
 1425              		.loc 4 94 21 is_stmt 0 view .LVU521
 1426 003c 0833     		adds	r3, r3, #8
 1427 003e 2344     		add	r3, r3, r4
 1428              		.loc 4 94 14 view .LVU522
 1429 0040 93ED007B 		vldr.64	d7, [r3]
 1430              	.LVL130:
 1431              		.loc 4 94 14 view .LVU523
 1432 0044 8DED0A7B 		vstr.64	d7, [sp, #40]
 1433              	.LVL131:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          co2 = pCoef[ia2 * 2U];
 1434              		.loc 4 95 10 is_stmt 1 view .LVU524
 1435              		.loc 4 95 21 is_stmt 0 view .LVU525
 1436 0048 4301     		lsls	r3, r0, #5
 1437 004a 04EB4011 		add	r1, r4, r0, lsl #5
 1438              	.LVL132:
 1439              		.loc 4 95 14 view .LVU526
 1440 004e 91ED007B 		vldr.64	d7, [r1]
 1441              	.LVL133:
 1442              		.loc 4 95 14 view .LVU527
 1443 0052 8DED0C7B 		vstr.64	d7, [sp, #48]
 1444              	.LVL134:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          si2 = pCoef[(ia2 * 2U) + 1U];
 1445              		.loc 4 96 10 is_stmt 1 view .LVU528
 1446              		.loc 4 96 21 is_stmt 0 view .LVU529
 1447 0056 0833     		adds	r3, r3, #8
 1448 0058 2344     		add	r3, r3, r4
 1449              		.loc 4 96 14 view .LVU530
 1450 005a 93ED007B 		vldr.64	d7, [r3]
 1451              	.LVL135:
 1452              		.loc 4 96 14 view .LVU531
 1453 005e 8DED0E7B 		vstr.64	d7, [sp, #56]
 1454              	.LVL136:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          co3 = pCoef[ia3 * 2U];
 1455              		.loc 4 97 10 is_stmt 1 view .LVU532
 1456              		.loc 4 97 21 is_stmt 0 view .LVU533
 1457 0062 1301     		lsls	r3, r2, #4
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 41


 1458 0064 04EB0212 		add	r2, r4, r2, lsl #4
 1459              	.LVL137:
 1460              		.loc 4 97 14 view .LVU534
 1461 0068 92ED007B 		vldr.64	d7, [r2]
 1462              	.LVL138:
 1463              		.loc 4 97 14 view .LVU535
 1464 006c 8DED107B 		vstr.64	d7, [sp, #64]
 1465              	.LVL139:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          si3 = pCoef[(ia3 * 2U) + 1U];
 1466              		.loc 4 98 10 is_stmt 1 view .LVU536
 1467              		.loc 4 98 21 is_stmt 0 view .LVU537
 1468 0070 0833     		adds	r3, r3, #8
 1469 0072 2344     		add	r3, r3, r4
 1470              		.loc 4 98 14 view .LVU538
 1471 0074 93ED007B 		vldr.64	d7, [r3]
 1472              	.LVL140:
 1473              		.loc 4 98 14 view .LVU539
 1474 0078 8DED187B 		vstr.64	d7, [sp, #96]
 1475              	.LVL141:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          /*  Twiddle coefficients index modifier */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          ia1 = ia1 + twidCoefModifier;
 1476              		.loc 4 101 10 is_stmt 1 view .LVU540
 1477              		.loc 4 101 14 is_stmt 0 view .LVU541
 1478 007c 1F9B     		ldr	r3, [sp, #124]
 1479 007e C318     		adds	r3, r0, r3
 1480 0080 1E93     		str	r3, [sp, #120]
 1481              	.LVL142:
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          i0 = j;
 1482              		.loc 4 103 10 is_stmt 1 view .LVU542
 1483              		.loc 4 103 13 is_stmt 0 view .LVU543
 1484 0082 1D9B     		ldr	r3, [sp, #116]
 1485              	.LVL143:
 1486              		.loc 4 103 13 view .LVU544
 1487 0084 9A46     		mov	r10, r3
 1488              	.LVL144:
 1489              	.L73:
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          do
 1490              		.loc 4 104 10 is_stmt 1 discriminator 1 view .LVU545
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          {
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /*  index calculation for the input as, */
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             i1 = i0 + n2;
 1491              		.loc 4 108 13 discriminator 1 view .LVU546
 1492              		.loc 4 108 16 is_stmt 0 discriminator 1 view .LVU547
 1493 0086 1A9A     		ldr	r2, [sp, #104]
 1494 0088 0AEB0205 		add	r5, r10, r2
 1495              	.LVL145:
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             i2 = i1 + n2;
 1496              		.loc 4 109 13 is_stmt 1 discriminator 1 view .LVU548
 1497              		.loc 4 109 16 is_stmt 0 discriminator 1 view .LVU549
 1498 008c 0AEB4203 		add	r3, r10, r2, lsl #1
 1499              	.LVL146:
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             i3 = i2 + n2;
 1500              		.loc 4 110 13 is_stmt 1 discriminator 1 view .LVU550
 1501              		.loc 4 110 16 is_stmt 0 discriminator 1 view .LVU551
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 42


 1502 0090 D618     		adds	r6, r2, r3
 1503              	.LVL147:
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* xa + xc */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             r1 = pSrc[(2U * i0)] + pSrc[(2U * i2)];
 1504              		.loc 4 113 13 is_stmt 1 discriminator 1 view .LVU552
 1505              		.loc 4 113 22 is_stmt 0 discriminator 1 view .LVU553
 1506 0092 4FEA0A12 		lsl	r2, r10, #4
 1507 0096 0292     		str	r2, [sp, #8]
 1508 0098 0BEB0A17 		add	r7, fp, r10, lsl #4
 1509 009c D7E90089 		ldrd	r8, [r7]
 1510              		.loc 4 113 40 discriminator 1 view .LVU554
 1511 00a0 1C01     		lsls	r4, r3, #4
 1512 00a2 0BEB0313 		add	r3, fp, r3, lsl #4
 1513              	.LVL148:
 1514              		.loc 4 113 40 discriminator 1 view .LVU555
 1515 00a6 1293     		str	r3, [sp, #72]
 1516 00a8 93ED007B 		vldr.64	d7, [r3]
 1517 00ac B0EE478A 		vmov.f32	s16, s14
 1518 00b0 F0EE678A 		vmov.f32	s17, s15
 1519              		.loc 4 113 16 discriminator 1 view .LVU556
 1520 00b4 53EC172B 		vmov	r2, r3, d7
 1521 00b8 4046     		mov	r0, r8
 1522 00ba 4946     		mov	r1, r9
 1523 00bc FFF7FEFF 		bl	__aeabi_dadd
 1524              	.LVL149:
 1525 00c0 CDE90001 		strd	r0, [sp]
 1526              	.LVL150:
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* xa - xc */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             r2 = pSrc[(2U * i0)] - pSrc[(2U * i2)];
 1527              		.loc 4 116 13 is_stmt 1 discriminator 1 view .LVU557
 1528              		.loc 4 116 16 is_stmt 0 discriminator 1 view .LVU558
 1529 00c4 53EC182B 		vmov	r2, r3, d8
 1530 00c8 4046     		mov	r0, r8
 1531              	.LVL151:
 1532              		.loc 4 116 16 discriminator 1 view .LVU559
 1533 00ca 4946     		mov	r1, r9
 1534 00cc FFF7FEFF 		bl	__aeabi_dsub
 1535              	.LVL152:
 1536 00d0 CDE91401 		strd	r0, [sp, #80]
 1537              	.LVL153:
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* ya + yc */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
 1538              		.loc 4 119 13 is_stmt 1 discriminator 1 view .LVU560
 1539              		.loc 4 119 22 is_stmt 0 discriminator 1 view .LVU561
 1540 00d4 029A     		ldr	r2, [sp, #8]
 1541 00d6 02F10808 		add	r8, r2, #8
 1542 00da 0BEB0802 		add	r2, fp, r8
 1543 00de 0692     		str	r2, [sp, #24]
 1544 00e0 D2E90089 		ldrd	r8, [r2]
 1545              		.loc 4 119 45 discriminator 1 view .LVU562
 1546 00e4 0834     		adds	r4, r4, #8
 1547 00e6 0BEB0401 		add	r1, fp, r4
 1548 00ea 1391     		str	r1, [sp, #76]
 1549 00ec 91ED007B 		vldr.64	d7, [r1]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 43


 1550 00f0 B0EE478A 		vmov.f32	s16, s14
 1551 00f4 F0EE678A 		vmov.f32	s17, s15
 1552              		.loc 4 119 16 discriminator 1 view .LVU563
 1553 00f8 53EC172B 		vmov	r2, r3, d7
 1554 00fc 4046     		mov	r0, r8
 1555              	.LVL154:
 1556              		.loc 4 119 16 discriminator 1 view .LVU564
 1557 00fe 4946     		mov	r1, r9
 1558 0100 FFF7FEFF 		bl	__aeabi_dadd
 1559              	.LVL155:
 1560 0104 CDE90201 		strd	r0, [sp, #8]
 1561              	.LVL156:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* ya - yc */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
 1562              		.loc 4 122 13 is_stmt 1 discriminator 1 view .LVU565
 1563              		.loc 4 122 16 is_stmt 0 discriminator 1 view .LVU566
 1564 0108 53EC182B 		vmov	r2, r3, d8
 1565 010c 4046     		mov	r0, r8
 1566              	.LVL157:
 1567              		.loc 4 122 16 discriminator 1 view .LVU567
 1568 010e 4946     		mov	r1, r9
 1569 0110 FFF7FEFF 		bl	__aeabi_dsub
 1570              	.LVL158:
 1571 0114 CDE90401 		strd	r0, [sp, #16]
 1572              	.LVL159:
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* xb + xd */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             t1 = pSrc[2U * i1] + pSrc[2U * i3];
 1573              		.loc 4 125 13 is_stmt 1 discriminator 1 view .LVU568
 1574              		.loc 4 125 22 is_stmt 0 discriminator 1 view .LVU569
 1575 0118 2C01     		lsls	r4, r5, #4
 1576 011a 0BEB0515 		add	r5, fp, r5, lsl #4
 1577              	.LVL160:
 1578              		.loc 4 125 38 discriminator 1 view .LVU570
 1579 011e 4FEA0619 		lsl	r9, r6, #4
 1580 0122 0BEB0618 		add	r8, fp, r6, lsl #4
 1581              		.loc 4 125 16 discriminator 1 view .LVU571
 1582 0126 D8E90023 		ldrd	r2, [r8]
 1583 012a D5E90001 		ldrd	r0, [r5]
 1584              	.LVL161:
 1585              		.loc 4 125 16 discriminator 1 view .LVU572
 1586 012e FFF7FEFF 		bl	__aeabi_dadd
 1587              	.LVL162:
 1588 0132 0A46     		mov	r2, r1
 1589 0134 0146     		mov	r1, r0
 1590              	.LVL163:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* xa' = xa + xb + xc + xd */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc[2U * i0] = r1 + t1;
 1591              		.loc 4 128 13 is_stmt 1 discriminator 1 view .LVU573
 1592              		.loc 4 128 32 is_stmt 0 discriminator 1 view .LVU574
 1593 0136 CDE91612 		strd	r1, [sp, #88]
 1594 013a 1346     		mov	r3, r2
 1595 013c 0246     		mov	r2, r0
 1596 013e DDE90001 		ldrd	r0, [sp]
 1597 0142 FFF7FEFF 		bl	__aeabi_dadd
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 44


 1598              	.LVL164:
 1599              		.loc 4 128 27 discriminator 1 view .LVU575
 1600 0146 C7E90001 		strd	r0, [r7]
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* xa + xc -(xb + xd) */
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             r1 = r1 - t1;
 1601              		.loc 4 131 13 is_stmt 1 discriminator 1 view .LVU576
 1602              		.loc 4 131 16 is_stmt 0 discriminator 1 view .LVU577
 1603 014a DDE91623 		ldrd	r2, [sp, #88]
 1604 014e DDE90001 		ldrd	r0, [sp]
 1605 0152 FFF7FEFF 		bl	__aeabi_dsub
 1606              	.LVL165:
 1607 0156 CDE90001 		strd	r0, [sp]
 1608              	.LVL166:
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* yb + yd */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
 1609              		.loc 4 134 13 is_stmt 1 discriminator 1 view .LVU578
 1610              		.loc 4 134 22 is_stmt 0 discriminator 1 view .LVU579
 1611 015a 0834     		adds	r4, r4, #8
 1612 015c 5C44     		add	r4, r4, fp
 1613              		.loc 4 134 45 discriminator 1 view .LVU580
 1614 015e 09F10809 		add	r9, r9, #8
 1615 0162 D944     		add	r9, r9, fp
 1616              		.loc 4 134 16 discriminator 1 view .LVU581
 1617 0164 D9E90023 		ldrd	r2, [r9]
 1618 0168 D4E90001 		ldrd	r0, [r4]
 1619              	.LVL167:
 1620              		.loc 4 134 16 discriminator 1 view .LVU582
 1621 016c FFF7FEFF 		bl	__aeabi_dadd
 1622              	.LVL168:
 1623 0170 0646     		mov	r6, r0
 1624              	.LVL169:
 1625              		.loc 4 134 16 discriminator 1 view .LVU583
 1626 0172 0F46     		mov	r7, r1
 1627              	.LVL170:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* ya' = ya + yb + yc + yd */
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc[(2U * i0) + 1U] = s1 + t2;
 1628              		.loc 4 137 13 is_stmt 1 discriminator 1 view .LVU584
 1629              		.loc 4 137 39 is_stmt 0 discriminator 1 view .LVU585
 1630 0174 0246     		mov	r2, r0
 1631 0176 0B46     		mov	r3, r1
 1632 0178 DDE90201 		ldrd	r0, [sp, #8]
 1633 017c FFF7FEFF 		bl	__aeabi_dadd
 1634              	.LVL171:
 1635              		.loc 4 137 34 discriminator 1 view .LVU586
 1636 0180 069A     		ldr	r2, [sp, #24]
 1637 0182 C2E90001 		strd	r0, [r2]
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* (ya + yc) - (yb + yd) */
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             s1 = s1 - t2;
 1638              		.loc 4 140 13 is_stmt 1 discriminator 1 view .LVU587
 1639              		.loc 4 140 16 is_stmt 0 discriminator 1 view .LVU588
 1640 0186 3246     		mov	r2, r6
 1641 0188 3B46     		mov	r3, r7
 1642 018a DDE90201 		ldrd	r0, [sp, #8]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 45


 1643 018e FFF7FEFF 		bl	__aeabi_dsub
 1644              	.LVL172:
 1645 0192 0646     		mov	r6, r0
 1646              	.LVL173:
 1647              		.loc 4 140 16 discriminator 1 view .LVU589
 1648 0194 0F46     		mov	r7, r1
 1649              	.LVL174:
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* (yb - yd) */
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
 1650              		.loc 4 143 13 is_stmt 1 discriminator 1 view .LVU590
 1651              		.loc 4 143 16 is_stmt 0 discriminator 1 view .LVU591
 1652 0196 D9E90023 		ldrd	r2, [r9]
 1653 019a D4E90001 		ldrd	r0, [r4]
 1654 019e FFF7FEFF 		bl	__aeabi_dsub
 1655              	.LVL175:
 1656 01a2 CDE90201 		strd	r0, [sp, #8]
 1657              	.LVL176:
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* (xb - xd) */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             t2 = pSrc[2U * i1] - pSrc[2U * i3];
 1658              		.loc 4 146 13 is_stmt 1 discriminator 1 view .LVU592
 1659              		.loc 4 146 16 is_stmt 0 discriminator 1 view .LVU593
 1660 01a6 D8E90023 		ldrd	r2, [r8]
 1661 01aa D5E90001 		ldrd	r0, [r5]
 1662              	.LVL177:
 1663              		.loc 4 146 16 discriminator 1 view .LVU594
 1664 01ae FFF7FEFF 		bl	__aeabi_dsub
 1665              	.LVL178:
 1666 01b2 CDE90601 		strd	r0, [sp, #24]
 1667              	.LVL179:
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc[2U * i1] = (r1 * co2) + (s1 * si2);
 1668              		.loc 4 149 13 is_stmt 1 discriminator 1 view .LVU595
 1669              		.loc 4 149 33 is_stmt 0 discriminator 1 view .LVU596
 1670 01b6 DDE90023 		ldrd	r2, [sp]
 1671 01ba DDE90C01 		ldrd	r0, [sp, #48]
 1672              	.LVL180:
 1673              		.loc 4 149 33 discriminator 1 view .LVU597
 1674 01be FFF7FEFF 		bl	__aeabi_dmul
 1675              	.LVL181:
 1676 01c2 CDE91601 		strd	r0, [sp, #88]
 1677              		.loc 4 149 46 discriminator 1 view .LVU598
 1678 01c6 3246     		mov	r2, r6
 1679 01c8 3B46     		mov	r3, r7
 1680 01ca DDE90E01 		ldrd	r0, [sp, #56]
 1681 01ce FFF7FEFF 		bl	__aeabi_dmul
 1682              	.LVL182:
 1683 01d2 0246     		mov	r2, r0
 1684 01d4 0B46     		mov	r3, r1
 1685              		.loc 4 149 40 discriminator 1 view .LVU599
 1686 01d6 DDE91601 		ldrd	r0, [sp, #88]
 1687 01da FFF7FEFF 		bl	__aeabi_dadd
 1688              	.LVL183:
 1689              		.loc 4 149 27 discriminator 1 view .LVU600
 1690 01de C5E90001 		strd	r0, [r5]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 46


 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc[(2U * i1) + 1U] = (s1 * co2) - (r1 * si2);
 1691              		.loc 4 152 13 is_stmt 1 discriminator 1 view .LVU601
 1692              		.loc 4 152 40 is_stmt 0 discriminator 1 view .LVU602
 1693 01e2 3246     		mov	r2, r6
 1694 01e4 3B46     		mov	r3, r7
 1695 01e6 DDE90C01 		ldrd	r0, [sp, #48]
 1696 01ea FFF7FEFF 		bl	__aeabi_dmul
 1697              	.LVL184:
 1698 01ee 0646     		mov	r6, r0
 1699              	.LVL185:
 1700              		.loc 4 152 40 discriminator 1 view .LVU603
 1701 01f0 0F46     		mov	r7, r1
 1702              		.loc 4 152 53 discriminator 1 view .LVU604
 1703 01f2 DDE90023 		ldrd	r2, [sp]
 1704 01f6 DDE90E01 		ldrd	r0, [sp, #56]
 1705 01fa FFF7FEFF 		bl	__aeabi_dmul
 1706              	.LVL186:
 1707 01fe 0246     		mov	r2, r0
 1708 0200 0B46     		mov	r3, r1
 1709              		.loc 4 152 47 discriminator 1 view .LVU605
 1710 0202 3046     		mov	r0, r6
 1711 0204 3946     		mov	r1, r7
 1712 0206 FFF7FEFF 		bl	__aeabi_dsub
 1713              	.LVL187:
 1714              		.loc 4 152 34 discriminator 1 view .LVU606
 1715 020a C4E90001 		strd	r0, [r4]
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* (xa - xc) + (yb - yd) */
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             r1 = r2 + t1;
 1716              		.loc 4 155 13 is_stmt 1 discriminator 1 view .LVU607
 1717              		.loc 4 155 16 is_stmt 0 discriminator 1 view .LVU608
 1718 020e DDE90223 		ldrd	r2, [sp, #8]
 1719 0212 DDE91467 		ldrd	r6, [sp, #80]
 1720 0216 3046     		mov	r0, r6
 1721 0218 3946     		mov	r1, r7
 1722 021a FFF7FEFF 		bl	__aeabi_dadd
 1723              	.LVL188:
 1724 021e 0446     		mov	r4, r0
 1725 0220 0D46     		mov	r5, r1
 1726              	.LVL189:
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* (xa - xc) - (yb - yd) */
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             r2 = r2 - t1;
 1727              		.loc 4 158 13 is_stmt 1 discriminator 1 view .LVU609
 1728              		.loc 4 158 16 is_stmt 0 discriminator 1 view .LVU610
 1729 0222 DDE90223 		ldrd	r2, [sp, #8]
 1730 0226 3046     		mov	r0, r6
 1731 0228 3946     		mov	r1, r7
 1732 022a FFF7FEFF 		bl	__aeabi_dsub
 1733              	.LVL190:
 1734 022e CDE90001 		strd	r0, [sp]
 1735              	.LVL191:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* (ya - yc) -  (xb - xd) */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             s1 = s2 - t2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 47


 1736              		.loc 4 161 13 is_stmt 1 discriminator 1 view .LVU611
 1737              		.loc 4 161 16 is_stmt 0 discriminator 1 view .LVU612
 1738 0232 DDE90623 		ldrd	r2, [sp, #24]
 1739 0236 DDE90401 		ldrd	r0, [sp, #16]
 1740              	.LVL192:
 1741              		.loc 4 161 16 discriminator 1 view .LVU613
 1742 023a FFF7FEFF 		bl	__aeabi_dsub
 1743              	.LVL193:
 1744 023e 0646     		mov	r6, r0
 1745 0240 0F46     		mov	r7, r1
 1746              	.LVL194:
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* (ya - yc) +  (xb - xd) */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             s2 = s2 + t2;
 1747              		.loc 4 164 13 is_stmt 1 discriminator 1 view .LVU614
 1748              		.loc 4 164 16 is_stmt 0 discriminator 1 view .LVU615
 1749 0242 DDE90623 		ldrd	r2, [sp, #24]
 1750 0246 DDE90401 		ldrd	r0, [sp, #16]
 1751 024a FFF7FEFF 		bl	__aeabi_dadd
 1752              	.LVL195:
 1753 024e CDE90201 		strd	r0, [sp, #8]
 1754              	.LVL196:
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc[2U * i2] = (r1 * co1) + (s1 * si1);
 1755              		.loc 4 167 13 is_stmt 1 discriminator 1 view .LVU616
 1756              		.loc 4 167 33 is_stmt 0 discriminator 1 view .LVU617
 1757 0252 CDE90445 		strd	r4, [sp, #16]
 1758 0256 2246     		mov	r2, r4
 1759 0258 2B46     		mov	r3, r5
 1760 025a DDE90801 		ldrd	r0, [sp, #32]
 1761              	.LVL197:
 1762              		.loc 4 167 33 discriminator 1 view .LVU618
 1763 025e FFF7FEFF 		bl	__aeabi_dmul
 1764              	.LVL198:
 1765 0262 0446     		mov	r4, r0
 1766              	.LVL199:
 1767              		.loc 4 167 33 discriminator 1 view .LVU619
 1768 0264 0D46     		mov	r5, r1
 1769              		.loc 4 167 46 discriminator 1 view .LVU620
 1770 0266 3246     		mov	r2, r6
 1771 0268 3B46     		mov	r3, r7
 1772 026a DDE90A01 		ldrd	r0, [sp, #40]
 1773 026e FFF7FEFF 		bl	__aeabi_dmul
 1774              	.LVL200:
 1775 0272 0246     		mov	r2, r0
 1776 0274 0B46     		mov	r3, r1
 1777              		.loc 4 167 40 discriminator 1 view .LVU621
 1778 0276 2046     		mov	r0, r4
 1779 0278 2946     		mov	r1, r5
 1780 027a FFF7FEFF 		bl	__aeabi_dadd
 1781              	.LVL201:
 1782              		.loc 4 167 27 discriminator 1 view .LVU622
 1783 027e 129B     		ldr	r3, [sp, #72]
 1784 0280 C3E90001 		strd	r0, [r3]
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 48


 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc[(2U * i2) + 1U] = (s1 * co1) - (r1 * si1);
 1785              		.loc 4 170 13 is_stmt 1 discriminator 1 view .LVU623
 1786              		.loc 4 170 40 is_stmt 0 discriminator 1 view .LVU624
 1787 0284 3246     		mov	r2, r6
 1788 0286 3B46     		mov	r3, r7
 1789 0288 DDE90801 		ldrd	r0, [sp, #32]
 1790 028c FFF7FEFF 		bl	__aeabi_dmul
 1791              	.LVL202:
 1792 0290 0446     		mov	r4, r0
 1793 0292 0D46     		mov	r5, r1
 1794              		.loc 4 170 53 discriminator 1 view .LVU625
 1795 0294 DDE90423 		ldrd	r2, [sp, #16]
 1796 0298 DDE90A01 		ldrd	r0, [sp, #40]
 1797 029c FFF7FEFF 		bl	__aeabi_dmul
 1798              	.LVL203:
 1799 02a0 0246     		mov	r2, r0
 1800 02a2 0B46     		mov	r3, r1
 1801              		.loc 4 170 47 discriminator 1 view .LVU626
 1802 02a4 2046     		mov	r0, r4
 1803 02a6 2946     		mov	r1, r5
 1804 02a8 FFF7FEFF 		bl	__aeabi_dsub
 1805              	.LVL204:
 1806              		.loc 4 170 34 discriminator 1 view .LVU627
 1807 02ac 139B     		ldr	r3, [sp, #76]
 1808 02ae C3E90001 		strd	r0, [r3]
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc[2U * i3] = (r2 * co3) + (s2 * si3);
 1809              		.loc 4 173 13 is_stmt 1 discriminator 1 view .LVU628
 1810              		.loc 4 173 33 is_stmt 0 discriminator 1 view .LVU629
 1811 02b2 DDE90023 		ldrd	r2, [sp]
 1812 02b6 DDE91001 		ldrd	r0, [sp, #64]
 1813 02ba FFF7FEFF 		bl	__aeabi_dmul
 1814              	.LVL205:
 1815 02be 0446     		mov	r4, r0
 1816 02c0 0D46     		mov	r5, r1
 1817              		.loc 4 173 46 discriminator 1 view .LVU630
 1818 02c2 DDE90223 		ldrd	r2, [sp, #8]
 1819 02c6 DDE91867 		ldrd	r6, [sp, #96]
 1820              	.LVL206:
 1821              		.loc 4 173 46 discriminator 1 view .LVU631
 1822 02ca 3046     		mov	r0, r6
 1823 02cc 3946     		mov	r1, r7
 1824 02ce FFF7FEFF 		bl	__aeabi_dmul
 1825              	.LVL207:
 1826 02d2 0246     		mov	r2, r0
 1827 02d4 0B46     		mov	r3, r1
 1828              		.loc 4 173 40 discriminator 1 view .LVU632
 1829 02d6 2046     		mov	r0, r4
 1830 02d8 2946     		mov	r1, r5
 1831 02da FFF7FEFF 		bl	__aeabi_dadd
 1832              	.LVL208:
 1833              		.loc 4 173 27 discriminator 1 view .LVU633
 1834 02de C8E90001 		strd	r0, [r8]
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc[(2U * i3) + 1U] = (s2 * co3) - (r2 * si3);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 49


 1835              		.loc 4 176 13 is_stmt 1 discriminator 1 view .LVU634
 1836              		.loc 4 176 40 is_stmt 0 discriminator 1 view .LVU635
 1837 02e2 DDE90223 		ldrd	r2, [sp, #8]
 1838 02e6 DDE91001 		ldrd	r0, [sp, #64]
 1839 02ea FFF7FEFF 		bl	__aeabi_dmul
 1840              	.LVL209:
 1841 02ee 0446     		mov	r4, r0
 1842 02f0 0D46     		mov	r5, r1
 1843              		.loc 4 176 53 discriminator 1 view .LVU636
 1844 02f2 DDE90023 		ldrd	r2, [sp]
 1845 02f6 3046     		mov	r0, r6
 1846 02f8 3946     		mov	r1, r7
 1847 02fa FFF7FEFF 		bl	__aeabi_dmul
 1848              	.LVL210:
 1849 02fe 0246     		mov	r2, r0
 1850 0300 0B46     		mov	r3, r1
 1851              		.loc 4 176 47 discriminator 1 view .LVU637
 1852 0302 2046     		mov	r0, r4
 1853 0304 2946     		mov	r1, r5
 1854 0306 FFF7FEFF 		bl	__aeabi_dsub
 1855              	.LVL211:
 1856              		.loc 4 176 34 discriminator 1 view .LVU638
 1857 030a C9E90001 		strd	r0, [r9]
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             i0 += n1;
 1858              		.loc 4 178 13 is_stmt 1 discriminator 1 view .LVU639
 1859              		.loc 4 178 16 is_stmt 0 discriminator 1 view .LVU640
 1860 030e 1B9B     		ldr	r3, [sp, #108]
 1861 0310 9A44     		add	r10, r10, r3
 1862              	.LVL212:
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          } while ( i0 < fftLen);
 1863              		.loc 4 179 18 is_stmt 1 discriminator 1 view .LVU641
 1864              		.loc 4 179 10 is_stmt 0 discriminator 1 view .LVU642
 1865 0312 1C9B     		ldr	r3, [sp, #112]
 1866 0314 5345     		cmp	r3, r10
 1867 0316 3FF6B6AE 		bhi	.L73
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****          j++;
 1868              		.loc 4 180 10 is_stmt 1 view .LVU643
 1869              		.loc 4 180 11 is_stmt 0 view .LVU644
 1870 031a 1D9A     		ldr	r2, [sp, #116]
 1871 031c 0132     		adds	r2, r2, #1
 1872 031e 1D92     		str	r2, [sp, #116]
 1873              	.LVL213:
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       } while (j <= (n2 - 1U));
 1874              		.loc 4 181 15 is_stmt 1 view .LVU645
 1875              		.loc 4 181 25 is_stmt 0 view .LVU646
 1876 0320 1A9B     		ldr	r3, [sp, #104]
 1877 0322 013B     		subs	r3, r3, #1
 1878              		.loc 4 181 7 view .LVU647
 1879 0324 9342     		cmp	r3, r2
 1880 0326 BFF47EAE 		bcs	.L74
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       twidCoefModifier <<= 2U;
 1881              		.loc 4 182 24 discriminator 2 view .LVU648
 1882 032a 5C46     		mov	r4, fp
 1883              		.loc 4 182 7 is_stmt 1 discriminator 2 view .LVU649
 1884              		.loc 4 182 24 is_stmt 0 discriminator 2 view .LVU650
 1885 032c 1F9B     		ldr	r3, [sp, #124]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 50


 1886 032e 9B00     		lsls	r3, r3, #2
 1887 0330 9BB2     		uxth	r3, r3
 1888 0332 1F93     		str	r3, [sp, #124]
 1889              	.LVL214:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    {
 1890              		.loc 4 79 29 is_stmt 1 discriminator 2 view .LVU651
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    {
 1891              		.loc 4 79 31 is_stmt 0 discriminator 2 view .LVU652
 1892 0334 219B     		ldr	r3, [sp, #132]
 1893 0336 9B08     		lsrs	r3, r3, #2
 1894 0338 2193     		str	r3, [sp, #132]
 1895              	.LVL215:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       ia1 = 0U;
 1896              		.loc 4 83 10 discriminator 2 view .LVU653
 1897 033a 1A9B     		ldr	r3, [sp, #104]
 1898              	.LVL216:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****       ia1 = 0U;
 1899              		.loc 4 83 10 discriminator 2 view .LVU654
 1900 033c 1B93     		str	r3, [sp, #108]
 1901              	.LVL217:
 1902              	.L72:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    {
 1903              		.loc 4 79 21 is_stmt 1 discriminator 1 view .LVU655
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    {
 1904              		.loc 4 79 4 is_stmt 0 discriminator 1 view .LVU656
 1905 033e 219B     		ldr	r3, [sp, #132]
 1906 0340 012B     		cmp	r3, #1
 1907 0342 3FF669AE 		bhi	.L75
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****    }
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** }
 1908              		.loc 4 184 1 view .LVU657
 1909 0346 23B0     		add	sp, sp, #140
 1910              	.LCFI9:
 1911              		.cfi_def_cfa_offset 44
 1912              		@ sp needed
 1913 0348 BDEC028B 		vldm	sp!, {d8}
 1914              	.LCFI10:
 1915              		.cfi_restore 80
 1916              		.cfi_restore 81
 1917              		.cfi_def_cfa_offset 36
 1918 034c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1919              		.loc 4 184 1 view .LVU658
 1920              		.cfi_endproc
 1921              	.LFE129:
 1923              		.section	.text.arm_cfft_radix4by2_f64,"ax",%progbits
 1924              		.align	1
 1925              		.global	arm_cfft_radix4by2_f64
 1926              		.syntax unified
 1927              		.thumb
 1928              		.thumb_func
 1930              	arm_cfft_radix4by2_f64:
 1931              	.LVL218:
 1932              	.LFB130:
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** /*
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @brief  Core function for the Double Precision floating-point CFFT butterfly process.
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @param[in, out] *pSrc            points to the in-place buffer of F64 data type.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 51


 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @param[in]      fftLen           length of the FFT.
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @param[in]      *pCoef           points to the twiddle coefficient buffer.
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs w
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** * @return none.
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** */
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** void arm_cfft_radix4by2_f64(
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     float64_t * pSrc,
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     uint32_t fftLen,
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     const float64_t * pCoef)
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** {
 1933              		.loc 4 199 1 is_stmt 1 view -0
 1934              		.cfi_startproc
 1935              		@ args = 0, pretend = 0, frame = 48
 1936              		@ frame_needed = 0, uses_anonymous_args = 0
 1937              		.loc 4 199 1 is_stmt 0 view .LVU660
 1938 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1939              	.LCFI11:
 1940              		.cfi_def_cfa_offset 36
 1941              		.cfi_offset 4, -36
 1942              		.cfi_offset 5, -32
 1943              		.cfi_offset 6, -28
 1944              		.cfi_offset 7, -24
 1945              		.cfi_offset 8, -20
 1946              		.cfi_offset 9, -16
 1947              		.cfi_offset 10, -12
 1948              		.cfi_offset 11, -8
 1949              		.cfi_offset 14, -4
 1950 0004 2DED088B 		vpush.64	{d8, d9, d10, d11}
 1951              	.LCFI12:
 1952              		.cfi_def_cfa_offset 68
 1953              		.cfi_offset 80, -68
 1954              		.cfi_offset 81, -64
 1955              		.cfi_offset 82, -60
 1956              		.cfi_offset 83, -56
 1957              		.cfi_offset 84, -52
 1958              		.cfi_offset 85, -48
 1959              		.cfi_offset 86, -44
 1960              		.cfi_offset 87, -40
 1961 0008 8DB0     		sub	sp, sp, #52
 1962              	.LCFI13:
 1963              		.cfi_def_cfa_offset 120
 1964 000a 0546     		mov	r5, r0
 1965 000c 0B91     		str	r1, [sp, #44]
 1966 000e 0A92     		str	r2, [sp, #40]
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     uint32_t i, l;
 1967              		.loc 4 200 5 is_stmt 1 view .LVU661
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     uint32_t n2, ia;
 1968              		.loc 4 201 5 view .LVU662
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     float64_t xt, yt, cosVal, sinVal;
 1969              		.loc 4 202 5 view .LVU663
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     float64_t p0, p1,p2,p3,a0,a1;
 1970              		.loc 4 203 5 view .LVU664
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     n2 = fftLen >> 1;
 1971              		.loc 4 205 5 view .LVU665
 1972              		.loc 4 205 8 is_stmt 0 view .LVU666
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 52


 1973 0010 4B08     		lsrs	r3, r1, #1
 1974 0012 0493     		str	r3, [sp, #16]
 1975              	.LVL219:
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     ia = 0;
 1976              		.loc 4 206 5 is_stmt 1 view .LVU667
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     for (i = 0; i < n2; i++)
 1977              		.loc 4 207 5 view .LVU668
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     ia = 0;
 1978              		.loc 4 206 8 is_stmt 0 view .LVU669
 1979 0014 0027     		movs	r7, #0
 1980              		.loc 4 207 12 view .LVU670
 1981 0016 3E46     		mov	r6, r7
 1982              		.loc 4 207 5 view .LVU671
 1983 0018 77E0     		b	.L78
 1984              	.LVL220:
 1985              	.L79:
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     {
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         cosVal = pCoef[2*ia];
 1986              		.loc 4 209 9 is_stmt 1 discriminator 3 view .LVU672
 1987              		.loc 4 209 23 is_stmt 0 discriminator 3 view .LVU673
 1988 001a 3B01     		lsls	r3, r7, #4
 1989 001c 0A99     		ldr	r1, [sp, #40]
 1990 001e 01EB0712 		add	r2, r1, r7, lsl #4
 1991              		.loc 4 209 16 discriminator 3 view .LVU674
 1992 0022 D2E900AB 		ldrd	r10, [r2]
 1993              	.LVL221:
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         sinVal = pCoef[2*ia + 1];
 1994              		.loc 4 210 9 is_stmt 1 discriminator 3 view .LVU675
 1995              		.loc 4 210 23 is_stmt 0 discriminator 3 view .LVU676
 1996 0026 0833     		adds	r3, r3, #8
 1997 0028 0B44     		add	r3, r3, r1
 1998              		.loc 4 210 16 discriminator 3 view .LVU677
 1999 002a 93ED00BB 		vldr.64	d11, [r3]
 2000              	.LVL222:
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         ia++;
 2001              		.loc 4 211 9 is_stmt 1 discriminator 3 view .LVU678
 2002              		.loc 4 211 11 is_stmt 0 discriminator 3 view .LVU679
 2003 002e 0137     		adds	r7, r7, #1
 2004              	.LVL223:
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         l = i + n2;
 2005              		.loc 4 213 9 is_stmt 1 discriminator 3 view .LVU680
 2006              		.loc 4 213 11 is_stmt 0 discriminator 3 view .LVU681
 2007 0030 049B     		ldr	r3, [sp, #16]
 2008 0032 F318     		adds	r3, r6, r3
 2009              	.LVL224:
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         /*  Butterfly implementation */
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         a0 = pSrc[2 * i] + pSrc[2 * l];
 2010              		.loc 4 216 9 is_stmt 1 discriminator 3 view .LVU682
 2011              		.loc 4 216 18 is_stmt 0 discriminator 3 view .LVU683
 2012 0034 4FEA0618 		lsl	r8, r6, #4
 2013 0038 05EB0619 		add	r9, r5, r6, lsl #4
 2014 003c 99ED008B 		vldr.64	d8, [r9]
 2015              		.loc 4 216 32 discriminator 3 view .LVU684
 2016 0040 1C01     		lsls	r4, r3, #4
 2017 0042 05EB0313 		add	r3, r5, r3, lsl #4
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 53


 2018              	.LVL225:
 2019              		.loc 4 216 32 discriminator 3 view .LVU685
 2020 0046 0593     		str	r3, [sp, #20]
 2021 0048 93ED009B 		vldr.64	d9, [r3]
 2022              		.loc 4 216 12 discriminator 3 view .LVU686
 2023 004c 53EC192B 		vmov	r2, r3, d9
 2024 0050 51EC180B 		vmov	r0, r1, d8
 2025 0054 FFF7FEFF 		bl	__aeabi_dadd
 2026              	.LVL226:
 2027 0058 41EC1A0B 		vmov	d10, r0, r1
 2028              	.LVL227:
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         xt = pSrc[2 * i] - pSrc[2 * l];
 2029              		.loc 4 217 9 is_stmt 1 discriminator 3 view .LVU687
 2030              		.loc 4 217 12 is_stmt 0 discriminator 3 view .LVU688
 2031 005c 53EC192B 		vmov	r2, r3, d9
 2032 0060 51EC180B 		vmov	r0, r1, d8
 2033              	.LVL228:
 2034              		.loc 4 217 12 discriminator 3 view .LVU689
 2035 0064 FFF7FEFF 		bl	__aeabi_dsub
 2036              	.LVL229:
 2037 0068 CDE90001 		strd	r0, [sp]
 2038              	.LVL230:
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 2039              		.loc 4 219 9 is_stmt 1 discriminator 3 view .LVU690
 2040              		.loc 4 219 18 is_stmt 0 discriminator 3 view .LVU691
 2041 006c 08F10808 		add	r8, r8, #8
 2042 0070 A844     		add	r8, r8, r5
 2043 0072 98ED008B 		vldr.64	d8, [r8]
 2044              		.loc 4 219 36 discriminator 3 view .LVU692
 2045 0076 0834     		adds	r4, r4, #8
 2046 0078 2C44     		add	r4, r4, r5
 2047 007a 94ED009B 		vldr.64	d9, [r4]
 2048              		.loc 4 219 12 discriminator 3 view .LVU693
 2049 007e 53EC192B 		vmov	r2, r3, d9
 2050 0082 51EC180B 		vmov	r0, r1, d8
 2051              	.LVL231:
 2052              		.loc 4 219 12 discriminator 3 view .LVU694
 2053 0086 FFF7FEFF 		bl	__aeabi_dsub
 2054              	.LVL232:
 2055 008a CDE90201 		strd	r0, [sp, #8]
 2056              	.LVL233:
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
 2057              		.loc 4 220 9 is_stmt 1 discriminator 3 view .LVU695
 2058              		.loc 4 220 12 is_stmt 0 discriminator 3 view .LVU696
 2059 008e 53EC192B 		vmov	r2, r3, d9
 2060 0092 51EC180B 		vmov	r0, r1, d8
 2061              	.LVL234:
 2062              		.loc 4 220 12 discriminator 3 view .LVU697
 2063 0096 FFF7FEFF 		bl	__aeabi_dadd
 2064              	.LVL235:
 2065 009a 41EC180B 		vmov	d8, r0, r1
 2066              	.LVL236:
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         p0 = xt * cosVal;
 2067              		.loc 4 222 9 is_stmt 1 discriminator 3 view .LVU698
 2068              		.loc 4 222 12 is_stmt 0 discriminator 3 view .LVU699
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 54


 2069 009e DDE90023 		ldrd	r2, [sp]
 2070 00a2 5046     		mov	r0, r10
 2071              	.LVL237:
 2072              		.loc 4 222 12 discriminator 3 view .LVU700
 2073 00a4 5946     		mov	r1, fp
 2074 00a6 FFF7FEFF 		bl	__aeabi_dmul
 2075              	.LVL238:
 2076 00aa CDE90601 		strd	r0, [sp, #24]
 2077              	.LVL239:
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         p1 = yt * sinVal;
 2078              		.loc 4 223 9 is_stmt 1 discriminator 3 view .LVU701
 2079              		.loc 4 223 12 is_stmt 0 discriminator 3 view .LVU702
 2080 00ae DDE90223 		ldrd	r2, [sp, #8]
 2081 00b2 51EC1B0B 		vmov	r0, r1, d11
 2082              	.LVL240:
 2083              		.loc 4 223 12 discriminator 3 view .LVU703
 2084 00b6 FFF7FEFF 		bl	__aeabi_dmul
 2085              	.LVL241:
 2086 00ba CDE90801 		strd	r0, [sp, #32]
 2087              	.LVL242:
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         p2 = yt * cosVal;
 2088              		.loc 4 224 9 is_stmt 1 discriminator 3 view .LVU704
 2089              		.loc 4 224 12 is_stmt 0 discriminator 3 view .LVU705
 2090 00be DDE90223 		ldrd	r2, [sp, #8]
 2091 00c2 5046     		mov	r0, r10
 2092              	.LVL243:
 2093              		.loc 4 224 12 discriminator 3 view .LVU706
 2094 00c4 5946     		mov	r1, fp
 2095 00c6 FFF7FEFF 		bl	__aeabi_dmul
 2096              	.LVL244:
 2097 00ca CDE90201 		strd	r0, [sp, #8]
 2098              	.LVL245:
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         p3 = xt * sinVal;
 2099              		.loc 4 225 9 is_stmt 1 discriminator 3 view .LVU707
 2100              		.loc 4 225 12 is_stmt 0 discriminator 3 view .LVU708
 2101 00ce DDE90023 		ldrd	r2, [sp]
 2102 00d2 51EC1B0B 		vmov	r0, r1, d11
 2103              	.LVL246:
 2104              		.loc 4 225 12 discriminator 3 view .LVU709
 2105 00d6 FFF7FEFF 		bl	__aeabi_dmul
 2106              	.LVL247:
 2107 00da 8246     		mov	r10, r0
 2108              	.LVL248:
 2109              		.loc 4 225 12 discriminator 3 view .LVU710
 2110 00dc 8B46     		mov	fp, r1
 2111              	.LVL249:
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         pSrc[2 * i]     = a0;
 2112              		.loc 4 227 9 is_stmt 1 discriminator 3 view .LVU711
 2113              		.loc 4 227 25 is_stmt 0 discriminator 3 view .LVU712
 2114 00de 89ED00AB 		vstr.64	d10, [r9]
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         pSrc[2 * i + 1] = a1;
 2115              		.loc 4 228 9 is_stmt 1 discriminator 3 view .LVU713
 2116              		.loc 4 228 25 is_stmt 0 discriminator 3 view .LVU714
 2117 00e2 88ED008B 		vstr.64	d8, [r8]
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         pSrc[2 * l]     = p0 + p1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 55


 2118              		.loc 4 230 9 is_stmt 1 discriminator 3 view .LVU715
 2119              		.loc 4 230 30 is_stmt 0 discriminator 3 view .LVU716
 2120 00e6 DDE90823 		ldrd	r2, [sp, #32]
 2121 00ea DDE90601 		ldrd	r0, [sp, #24]
 2122 00ee FFF7FEFF 		bl	__aeabi_dadd
 2123              	.LVL250:
 2124              		.loc 4 230 25 discriminator 3 view .LVU717
 2125 00f2 059B     		ldr	r3, [sp, #20]
 2126 00f4 C3E90001 		strd	r0, [r3]
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         pSrc[2 * l + 1] = p2 - p3;
 2127              		.loc 4 231 9 is_stmt 1 discriminator 3 view .LVU718
 2128              		.loc 4 231 30 is_stmt 0 discriminator 3 view .LVU719
 2129 00f8 5246     		mov	r2, r10
 2130 00fa 5B46     		mov	r3, fp
 2131 00fc DDE90201 		ldrd	r0, [sp, #8]
 2132 0100 FFF7FEFF 		bl	__aeabi_dsub
 2133              	.LVL251:
 2134              		.loc 4 231 25 discriminator 3 view .LVU720
 2135 0104 C4E90001 		strd	r0, [r4]
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     {
 2136              		.loc 4 207 25 is_stmt 1 discriminator 3 view .LVU721
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     {
 2137              		.loc 4 207 26 is_stmt 0 discriminator 3 view .LVU722
 2138 0108 0136     		adds	r6, r6, #1
 2139              	.LVL252:
 2140              	.L78:
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     {
 2141              		.loc 4 207 17 is_stmt 1 discriminator 1 view .LVU723
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     {
 2142              		.loc 4 207 5 is_stmt 0 discriminator 1 view .LVU724
 2143 010a 049B     		ldr	r3, [sp, #16]
 2144 010c 9E42     		cmp	r6, r3
 2145 010e 84D3     		bcc	.L79
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     }
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     // first col
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     arm_radix4_butterfly_f64( pSrc, n2, (float64_t*)pCoef, 2U);
 2146              		.loc 4 236 5 is_stmt 1 view .LVU725
 2147 0110 BDF81040 		ldrh	r4, [sp, #16]
 2148 0114 0223     		movs	r3, #2
 2149 0116 0A9E     		ldr	r6, [sp, #40]
 2150              	.LVL253:
 2151              		.loc 4 236 5 is_stmt 0 view .LVU726
 2152 0118 3246     		mov	r2, r6
 2153 011a 2146     		mov	r1, r4
 2154 011c 2846     		mov	r0, r5
 2155 011e FFF7FEFF 		bl	arm_radix4_butterfly_f64
 2156              	.LVL254:
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     // second col
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     arm_radix4_butterfly_f64( pSrc + fftLen, n2, (float64_t*)pCoef, 2U);
 2157              		.loc 4 238 5 is_stmt 1 view .LVU727
 2158 0122 0223     		movs	r3, #2
 2159 0124 3246     		mov	r2, r6
 2160 0126 2146     		mov	r1, r4
 2161 0128 0B98     		ldr	r0, [sp, #44]
 2162 012a 05EBC000 		add	r0, r5, r0, lsl #3
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 56


 2163 012e FFF7FEFF 		bl	arm_radix4_butterfly_f64
 2164              	.LVL255:
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** }
 2165              		.loc 4 240 1 is_stmt 0 view .LVU728
 2166 0132 0DB0     		add	sp, sp, #52
 2167              	.LCFI14:
 2168              		.cfi_def_cfa_offset 68
 2169              		@ sp needed
 2170 0134 BDEC088B 		vldm	sp!, {d8-d11}
 2171              	.LCFI15:
 2172              		.cfi_restore 86
 2173              		.cfi_restore 87
 2174              		.cfi_restore 84
 2175              		.cfi_restore 85
 2176              		.cfi_restore 82
 2177              		.cfi_restore 83
 2178              		.cfi_restore 80
 2179              		.cfi_restore 81
 2180              		.cfi_def_cfa_offset 36
 2181 0138 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2182              		.loc 4 240 1 view .LVU729
 2183              		.cfi_endproc
 2184              	.LFE130:
 2186              		.global	__aeabi_ui2d
 2187              		.global	__aeabi_ddiv
 2188              		.section	.text.arm_cfft_f64,"ax",%progbits
 2189              		.align	1
 2190              		.global	arm_cfft_f64
 2191              		.syntax unified
 2192              		.thumb
 2193              		.thumb_func
 2195              	arm_cfft_f64:
 2196              	.LVL256:
 2197              	.LFB131:
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** /**
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   @addtogroup ComplexFFT
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   @{
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  */
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** /**
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   @brief         Processing function for the Double Precision floating-point complex FFT.
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   @param[in]     S              points to an instance of the Double Precision floating-point CFFT s
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   @param[in,out] p1             points to the complex data buffer of size <code>2*fftLen</code>. Pr
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   @param[in]     ifftFlag       flag that selects transform direction
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****                    - value = 0: forward transform
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****                    - value = 1: inverse transform
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****                    - value = 0: disables bit reversal of output
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****                    - value = 1: enables bit reversal of output
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   @return        none
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****  */
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** void arm_cfft_f64(
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****   const arm_cfft_instance_f64 * S,
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         float64_t * p1,
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 57


 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         uint8_t ifftFlag,
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         uint8_t bitReverseFlag)
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** {
 2198              		.loc 4 265 1 is_stmt 1 view -0
 2199              		.cfi_startproc
 2200              		@ args = 0, pretend = 0, frame = 8
 2201              		@ frame_needed = 0, uses_anonymous_args = 0
 2202              		.loc 4 265 1 is_stmt 0 view .LVU731
 2203 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2204              	.LCFI16:
 2205              		.cfi_def_cfa_offset 36
 2206              		.cfi_offset 4, -36
 2207              		.cfi_offset 5, -32
 2208              		.cfi_offset 6, -28
 2209              		.cfi_offset 7, -24
 2210              		.cfi_offset 8, -20
 2211              		.cfi_offset 9, -16
 2212              		.cfi_offset 10, -12
 2213              		.cfi_offset 11, -8
 2214              		.cfi_offset 14, -4
 2215 0004 83B0     		sub	sp, sp, #12
 2216              	.LCFI17:
 2217              		.cfi_def_cfa_offset 48
 2218 0006 8246     		mov	r10, r0
 2219 0008 0C46     		mov	r4, r1
 2220 000a 9346     		mov	fp, r2
 2221 000c 0193     		str	r3, [sp, #4]
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     uint32_t  L = S->fftLen, l;
 2222              		.loc 4 266 5 is_stmt 1 view .LVU732
 2223              		.loc 4 266 20 is_stmt 0 view .LVU733
 2224 000e 0588     		ldrh	r5, [r0]
 2225              	.LVL257:
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     float64_t invL, * pSrc;
 2226              		.loc 4 267 5 is_stmt 1 view .LVU734
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     if (ifftFlag == 1U)
 2227              		.loc 4 269 5 view .LVU735
 2228              		.loc 4 269 8 is_stmt 0 view .LVU736
 2229 0010 012A     		cmp	r2, #1
 2230 0012 12D0     		beq	.L96
 2231              	.LVL258:
 2232              	.L82:
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     {
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         /*  Conjugate input data  */
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         pSrc = p1 + 1;
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         for(l=0; l<L; l++)
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             *pSrc = -*pSrc;
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc += 2;
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         }
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     }
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     switch (L)
 2233              		.loc 4 280 5 is_stmt 1 view .LVU737
 2234 0014 B5F5807F 		cmp	r5, #256
 2235 0018 34D0     		beq	.L85
 2236 001a 1CD9     		bls	.L97
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 58


 2237 001c B5F5006F 		cmp	r5, #2048
 2238 0020 23D0     		beq	.L88
 2239 0022 29D9     		bls	.L98
 2240 0024 B5F5805F 		cmp	r5, #4096
 2241 0028 2CD0     		beq	.L85
 2242              	.LVL259:
 2243              	.L89:
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     {
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         case 16:
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         case 64:
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         case 256:
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         case 1024:
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         case 4096:
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         arm_radix4_butterfly_f64  (p1, L, (float64_t*)S->pTwiddle, 1U);
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         break;
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         case 32:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         case 128:
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         case 512:
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         case 2048:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         arm_cfft_radix4by2_f64  ( p1, L, (float64_t*)S->pTwiddle);
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         break;
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     }
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     if ( bitReverseFlag )
 2244              		.loc 4 299 5 view .LVU738
 2245              		.loc 4 299 8 is_stmt 0 view .LVU739
 2246 002a 019B     		ldr	r3, [sp, #4]
 2247 002c 93BB     		cbnz	r3, .L99
 2248              	.L91:
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         arm_bitreversal_64((uint64_t*)p1, S->bitRevLength,S->pBitRevTable);
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     if (ifftFlag == 1U)
 2249              		.loc 4 302 5 is_stmt 1 view .LVU740
 2250              		.loc 4 302 8 is_stmt 0 view .LVU741
 2251 002e BBF1010F 		cmp	fp, #1
 2252 0032 37D0     		beq	.L100
 2253              	.LVL260:
 2254              	.L81:
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     {
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         invL = 1.0 / (float64_t)L;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         /*  Conjugate and scale output data */
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         pSrc = p1;
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         for(l=0; l<L; l++)
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             *pSrc++ *=   invL ;
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             *pSrc  = -(*pSrc) * invL;
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc++;
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         }
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     }
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** }
 2255              		.loc 4 314 1 view .LVU742
 2256 0034 03B0     		add	sp, sp, #12
 2257              	.LCFI18:
 2258              		.cfi_remember_state
 2259              		.cfi_def_cfa_offset 36
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 59


 2260              		@ sp needed
 2261 0036 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2262              	.LVL261:
 2263              	.L96:
 2264              	.LCFI19:
 2265              		.cfi_restore_state
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         for(l=0; l<L; l++)
 2266              		.loc 4 272 9 is_stmt 1 view .LVU743
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         for(l=0; l<L; l++)
 2267              		.loc 4 272 14 is_stmt 0 view .LVU744
 2268 003a 01F10800 		add	r0, r1, #8
 2269              	.LVL262:
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2270              		.loc 4 273 9 is_stmt 1 view .LVU745
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2271              		.loc 4 273 14 is_stmt 0 view .LVU746
 2272 003e 0021     		movs	r1, #0
 2273              	.LVL263:
 2274              	.L83:
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2275              		.loc 4 273 18 is_stmt 1 discriminator 1 view .LVU747
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2276              		.loc 4 273 9 is_stmt 0 discriminator 1 view .LVU748
 2277 0040 A942     		cmp	r1, r5
 2278 0042 E7D2     		bcs	.L82
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc += 2;
 2279              		.loc 4 275 13 is_stmt 1 discriminator 3 view .LVU749
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc += 2;
 2280              		.loc 4 275 22 is_stmt 0 discriminator 3 view .LVU750
 2281 0044 D0E90023 		ldrd	r2, [r0]
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc += 2;
 2282              		.loc 4 275 21 discriminator 3 view .LVU751
 2283 0048 9046     		mov	r8, r2
 2284 004a 03F10049 		add	r9, r3, #-2147483648
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc += 2;
 2285              		.loc 4 275 19 discriminator 3 view .LVU752
 2286 004e E0E80489 		strd	r8, [r0], #16
 2287              	.LVL264:
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         }
 2288              		.loc 4 276 13 is_stmt 1 discriminator 3 view .LVU753
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2289              		.loc 4 273 23 discriminator 3 view .LVU754
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2290              		.loc 4 273 24 is_stmt 0 discriminator 3 view .LVU755
 2291 0052 0131     		adds	r1, r1, #1
 2292              	.LVL265:
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2293              		.loc 4 273 24 discriminator 3 view .LVU756
 2294 0054 F4E7     		b	.L83
 2295              	.LVL266:
 2296              	.L97:
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     {
 2297              		.loc 4 280 5 view .LVU757
 2298 0056 402D     		cmp	r5, #64
 2299 0058 14D0     		beq	.L85
 2300 005a 02D9     		bls	.L101
 2301 005c 802D     		cmp	r5, #128
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 60


 2302 005e 04D0     		beq	.L88
 2303 0060 E3E7     		b	.L89
 2304              	.L101:
 2305 0062 102D     		cmp	r5, #16
 2306 0064 0ED0     		beq	.L85
 2307 0066 202D     		cmp	r5, #32
 2308 0068 DFD1     		bne	.L89
 2309              	.L88:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         break;
 2310              		.loc 4 294 9 is_stmt 1 view .LVU758
 2311 006a DAF80420 		ldr	r2, [r10, #4]
 2312 006e 2946     		mov	r1, r5
 2313 0070 2046     		mov	r0, r4
 2314 0072 FFF7FEFF 		bl	arm_cfft_radix4by2_f64
 2315              	.LVL267:
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 2316              		.loc 4 295 9 view .LVU759
 2317 0076 D8E7     		b	.L89
 2318              	.LVL268:
 2319              	.L98:
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****     {
 2320              		.loc 4 280 5 is_stmt 0 view .LVU760
 2321 0078 B5F5007F 		cmp	r5, #512
 2322 007c F5D0     		beq	.L88
 2323 007e B5F5806F 		cmp	r5, #1024
 2324 0082 D2D1     		bne	.L89
 2325              	.L85:
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         break;
 2326              		.loc 4 287 9 is_stmt 1 view .LVU761
 2327 0084 0123     		movs	r3, #1
 2328              	.LVL269:
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         break;
 2329              		.loc 4 287 9 is_stmt 0 view .LVU762
 2330 0086 DAF80420 		ldr	r2, [r10, #4]
 2331 008a 2946     		mov	r1, r5
 2332 008c 2046     		mov	r0, r4
 2333 008e FFF7FEFF 		bl	arm_radix4_butterfly_f64
 2334              	.LVL270:
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 2335              		.loc 4 288 9 is_stmt 1 view .LVU763
 2336 0092 CAE7     		b	.L89
 2337              	.L99:
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c **** 
 2338              		.loc 4 300 9 view .LVU764
 2339 0094 DAF80820 		ldr	r2, [r10, #8]
 2340 0098 BAF80C10 		ldrh	r1, [r10, #12]
 2341 009c 2046     		mov	r0, r4
 2342 009e FFF7FEFF 		bl	arm_bitreversal_64
 2343              	.LVL271:
 2344 00a2 C4E7     		b	.L91
 2345              	.L100:
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         /*  Conjugate and scale output data */
 2346              		.loc 4 304 9 view .LVU765
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         /*  Conjugate and scale output data */
 2347              		.loc 4 304 22 is_stmt 0 view .LVU766
 2348 00a4 2846     		mov	r0, r5
 2349 00a6 FFF7FEFF 		bl	__aeabi_ui2d
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 61


 2350              	.LVL272:
 2351 00aa 0246     		mov	r2, r0
 2352 00ac 0B46     		mov	r3, r1
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         /*  Conjugate and scale output data */
 2353              		.loc 4 304 14 view .LVU767
 2354 00ae 0020     		movs	r0, #0
 2355 00b0 1149     		ldr	r1, .L102
 2356 00b2 FFF7FEFF 		bl	__aeabi_ddiv
 2357              	.LVL273:
 2358 00b6 8046     		mov	r8, r0
 2359 00b8 8946     		mov	r9, r1
 2360              	.LVL274:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         for(l=0; l<L; l++)
 2361              		.loc 4 306 9 is_stmt 1 view .LVU768
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2362              		.loc 4 307 9 view .LVU769
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2363              		.loc 4 307 14 is_stmt 0 view .LVU770
 2364 00ba 4FF0000A 		mov	r10, #0
 2365              	.LVL275:
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2366              		.loc 4 307 9 view .LVU771
 2367 00be 17E0     		b	.L93
 2368              	.LVL276:
 2369              	.L94:
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             *pSrc  = -(*pSrc) * invL;
 2370              		.loc 4 309 13 is_stmt 1 discriminator 3 view .LVU772
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             *pSrc  = -(*pSrc) * invL;
 2371              		.loc 4 309 21 is_stmt 0 discriminator 3 view .LVU773
 2372 00c0 4246     		mov	r2, r8
 2373 00c2 4B46     		mov	r3, r9
 2374 00c4 D4E90001 		ldrd	r0, [r4]
 2375 00c8 FFF7FEFF 		bl	__aeabi_dmul
 2376              	.LVL277:
 2377 00cc C4E90001 		strd	r0, [r4]
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc++;
 2378              		.loc 4 310 13 is_stmt 1 discriminator 3 view .LVU774
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc++;
 2379              		.loc 4 310 24 is_stmt 0 discriminator 3 view .LVU775
 2380 00d0 D4E90223 		ldrd	r2, [r4, #8]
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc++;
 2381              		.loc 4 310 22 discriminator 3 view .LVU776
 2382 00d4 1646     		mov	r6, r2
 2383 00d6 03F10047 		add	r7, r3, #-2147483648
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc++;
 2384              		.loc 4 310 31 discriminator 3 view .LVU777
 2385 00da 4246     		mov	r2, r8
 2386 00dc 4B46     		mov	r3, r9
 2387 00de 3046     		mov	r0, r6
 2388 00e0 3946     		mov	r1, r7
 2389 00e2 FFF7FEFF 		bl	__aeabi_dmul
 2390              	.LVL278:
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****             pSrc++;
 2391              		.loc 4 310 20 discriminator 3 view .LVU778
 2392 00e6 C4E90201 		strd	r0, [r4, #8]
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         }
 2393              		.loc 4 311 13 is_stmt 1 discriminator 3 view .LVU779
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 62


 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         }
 2394              		.loc 4 311 17 is_stmt 0 discriminator 3 view .LVU780
 2395 00ea 1034     		adds	r4, r4, #16
 2396              	.LVL279:
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2397              		.loc 4 307 23 is_stmt 1 discriminator 3 view .LVU781
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2398              		.loc 4 307 24 is_stmt 0 discriminator 3 view .LVU782
 2399 00ec 0AF1010A 		add	r10, r10, #1
 2400              	.LVL280:
 2401              	.L93:
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2402              		.loc 4 307 18 is_stmt 1 discriminator 1 view .LVU783
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2403              		.loc 4 307 9 is_stmt 0 discriminator 1 view .LVU784
 2404 00f0 AA45     		cmp	r10, r5
 2405 00f2 E5D3     		bcc	.L94
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f64.c ****         {
 2406              		.loc 4 307 9 discriminator 1 view .LVU785
 2407 00f4 9EE7     		b	.L81
 2408              	.L103:
 2409 00f6 00BF     		.align	2
 2410              	.L102:
 2411 00f8 0000F03F 		.word	1072693248
 2412              		.cfi_endproc
 2413              	.LFE131:
 2415              		.section	.text.arm_cfft_init_f32,"ax",%progbits
 2416              		.align	1
 2417              		.global	arm_cfft_init_f32
 2418              		.syntax unified
 2419              		.thumb
 2420              		.thumb_func
 2422              	arm_cfft_init_f32:
 2423              	.LVL281:
 2424              	.LFB138:
 2425              		.file 5 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * Title:        arm_cfft_init_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * Description:  Initialization function for cfft f32 instance
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 63


  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #define FFTINIT(EXT,SIZE)                                           \
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   S->bitRevLength = arm_cfft_sR_##EXT##_len##SIZE.bitRevLength;        \
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   S->pBitRevTable = arm_cfft_sR_##EXT##_len##SIZE.pBitRevTable;         \
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   S->pTwiddle = arm_cfft_sR_##EXT##_len##SIZE.pTwiddle;
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** /**
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   @addtogroup ComplexFFT
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   @{
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  */
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** /**
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   @brief         Initialization function for the cfft f32 function
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   @param[in,out] S              points to an instance of the floating-point CFFT structure
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   @param[in]     fftLen         fft length (number of complex samples)
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   @return        execution status
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   @par          Use of this function is mandatory only for the MVE version of the FFT.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                 Other versions can still initialize directly the data structure using 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                 variables declared in arm_const_structs.h
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  */
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #include "dsp/transform_functions.h"
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #include "arm_common_tables.h"
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #include "arm_const_structs.h"
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #include "arm_vec_fft.h"
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #include "arm_mve_tables.h"
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** arm_status arm_cfft_radix4by2_rearrange_twiddles_f32(arm_cfft_instance_f32 *S, int twidCoefModifier
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** {
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                                                                   
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         switch (S->fftLen >> (twidCoefModifier - 1)) {  
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) \
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             || defined(ARM_TABLE_TWIDDLECOEF_F32_4096)                                             
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 4096U:                                                                                
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_4096_f32;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_4096_f32;     
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_4096_f32;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_4096_f32;    
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_4096_f32;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_4096_f32;                 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break; 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif                                  
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 64


  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) \
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             || defined(ARM_TABLE_TWIDDLECOEF_F32_1024) || defined(ARM_TABLE_TWIDDLECOEF_F32_2048)  
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 1024U:                                                                                
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_1024_f32;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_1024_f32;     
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_1024_f32;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_1024_f32;    
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_1024_f32;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_1024_f32;                 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;                                                                                 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  #endif 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) \
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             || defined(ARM_TABLE_TWIDDLECOEF_F32_256) || defined(ARM_TABLE_TWIDDLECOEF_F32_512)    
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 256U:                                                                                 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_256_f32;
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_256_f32;     
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_256_f32;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_256_f32;    
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_256_f32;
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_256_f32;    
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;                     
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) \
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             || defined(ARM_TABLE_TWIDDLECOEF_F32_64) || defined(ARM_TABLE_TWIDDLECOEF_F32_128)
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 64U:                                                                                  
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_64_f32;
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_64_f32;     
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_64_f32;
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_64_f32;    
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_64_f32;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_64_f32;                   
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;  
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif                                                                               
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****               
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) \
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             || defined(ARM_TABLE_TWIDDLECOEF_F32_16) || defined(ARM_TABLE_TWIDDLECOEF_F32_32)      
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 16U:                                                                                  
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_16_f32;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_16_f32;     
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_16_f32;
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_16_f32;    
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_16_f32;
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_16_f32;                   
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;  
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif                                                                               
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 65


 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                                                                                                    
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         default:  
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             return(ARM_MATH_ARGUMENT_ERROR);                                                       
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;                                                                                 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /* invalid sizes already filtered */                                                   
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         }                                                                                          
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         return(ARM_MATH_SUCCESS);
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** }
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** arm_status arm_cfft_init_f32(
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   arm_cfft_instance_f32 * S,
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   uint16_t fftLen)
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** {
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         /*  Initialise the default arm status */                                
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         arm_status status = ARM_MATH_SUCCESS;                                   
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                                                                                 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         /*  Initialise the FFT length */                                        
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         S->fftLen = fftLen;                                                     
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                                                                                 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         /*  Initialise the Twiddle coefficient pointer */                       
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         S->pTwiddle = NULL;                         
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                                                                                 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                                                                                 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         /*  Initializations of Instance structure depending on the FFT length */
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         switch (S->fftLen) {                                                    
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initializations of structure parameters for 4096 point FFT */   
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 4096U:  
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initialise the bit reversal table modifier */                   
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH;      
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_4096;   
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pTwiddle = (float32_t *)twiddleCoef_4096;       
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_f32(S, 1);               
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;                                                              
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initializations of structure parameters for 2048 point FFT */   
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 2048U:                                                             
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initialise the bit reversal table modifier */                   
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH;      
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_2048;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pTwiddle = (float32_t *)twiddleCoef_2048;          
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_f32(S, 2);           
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;     
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initializations of structure parameters for 1024 point FFT */   
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 1024U:                                                             
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initialise the bit reversal table modifier */                   
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH;      
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_1024; 
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pTwiddle = (float32_t *)twiddleCoef_1024;         
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 66


 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_f32(S, 1);           
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;                                                              
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initializations of structure parameters for 512 point FFT */    
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 512U:                                                              
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initialise the bit reversal table modifier */                   
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH;       
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_512;  
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pTwiddle = (float32_t *)twiddleCoef_512;         
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_f32(S, 2);           
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;                                                              
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 256U:                                                              
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH;       
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_256; 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pTwiddle = (float32_t *)twiddleCoef_256;          
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_f32(S, 1);           
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;  
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif                                                            
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                  
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 128U:                                                              
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH;       
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_128; 
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pTwiddle = (float32_t *)twiddleCoef_128;          
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_f32(S, 2);           
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;                                                              
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif 
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 64U:                                                               
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH;        
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_64;  
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pTwiddle = (float32_t *)twiddleCoef_64;          
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_f32(S, 1);           
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;                                                              
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif 
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 32U:                                                               
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH;        
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_32;  
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pTwiddle = (float32_t *)twiddleCoef_32;          
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_f32(S, 2);           
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;                                                              
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 16U:                                                               
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initializations of structure parameters for 16 point FFT */     
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH;        
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_16; 
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             S->pTwiddle = (float32_t *)twiddleCoef_16;           
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 67


 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_f32(S, 1);           
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;                                                              
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif                                                                             
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                                                                                 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         default:                                                                
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Reporting argument error if fftSize is not valid value */       
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             status = ARM_MATH_ARGUMENT_ERROR;                                   
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;                                                              
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         }                                                                       
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                                                                                 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****                                                                                 
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         return (status);     
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** }
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #else
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** arm_status arm_cfft_init_f32(
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   arm_cfft_instance_f32 * S,
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****   uint16_t fftLen)
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** {
 2426              		.loc 5 267 1 is_stmt 1 view -0
 2427              		.cfi_startproc
 2428              		@ args = 0, pretend = 0, frame = 0
 2429              		@ frame_needed = 0, uses_anonymous_args = 0
 2430              		@ link register save eliminated.
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         /*  Initialise the default arm status */
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         arm_status status = ARM_MATH_SUCCESS;
 2431              		.loc 5 269 9 view .LVU787
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         /*  Initialise the FFT length */
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         S->fftLen = fftLen;
 2432              		.loc 5 272 9 view .LVU788
 2433              		.loc 5 272 19 is_stmt 0 view .LVU789
 2434 0000 0180     		strh	r1, [r0]	@ movhi
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         /*  Initialise the Twiddle coefficient pointer */
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         S->pTwiddle = NULL;
 2435              		.loc 5 275 9 is_stmt 1 view .LVU790
 2436              		.loc 5 275 21 is_stmt 0 view .LVU791
 2437 0002 0023     		movs	r3, #0
 2438 0004 4360     		str	r3, [r0, #4]
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         /*  Initializations of Instance structure depending on the FFT length */
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         switch (S->fftLen) {
 2439              		.loc 5 279 9 is_stmt 1 view .LVU792
 2440 0006 B1F5807F 		cmp	r1, #256
 2441 000a 55D0     		beq	.L105
 2442 000c 0FD9     		bls	.L118
 2443 000e B1F5006F 		cmp	r1, #2048
 2444 0012 3FD0     		beq	.L113
 2445 0014 2CD9     		bls	.L119
 2446 0016 B1F5805F 		cmp	r1, #4096
 2447 001a 68D1     		bne	.L117
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initializations of structure parameters for 4096 point FFT */
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 4096U:
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initialise the bit reversal table modifier */
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             FFTINIT(f32,4096);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 68


 2448              		.loc 5 284 13 view .LVU793
 2449 001c 354B     		ldr	r3, .L124
 2450 001e 9A89     		ldrh	r2, [r3, #12]
 2451 0020 8281     		strh	r2, [r0, #12]	@ movhi
 2452              		.loc 5 284 13 view .LVU794
 2453 0022 9A68     		ldr	r2, [r3, #8]
 2454 0024 8260     		str	r2, [r0, #8]
 2455              		.loc 5 284 13 view .LVU795
 2456 0026 5B68     		ldr	r3, [r3, #4]
 2457 0028 4360     		str	r3, [r0, #4]
 2458              		.loc 5 284 30 view .LVU796
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2459              		.loc 5 285 13 view .LVU797
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2460              		.loc 5 269 20 is_stmt 0 view .LVU798
 2461 002a 0020     		movs	r0, #0
 2462              	.LVL282:
 2463              		.loc 5 285 13 view .LVU799
 2464 002c 7047     		bx	lr
 2465              	.LVL283:
 2466              	.L118:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 2467              		.loc 5 279 9 view .LVU800
 2468 002e 4029     		cmp	r1, #64
 2469 0030 4BD0     		beq	.L107
 2470 0032 0AD9     		bls	.L120
 2471 0034 8029     		cmp	r1, #128
 2472 0036 18D1     		bne	.L121
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initializations of structure parameters for 2048 point FFT */
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 2048U:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initialise the bit reversal table modifier */
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             FFTINIT(f32,2048);
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initializations of structure parameters for 1024 point FFT */
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 1024U:
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initialise the bit reversal table modifier */
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             FFTINIT(f32,1024);
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initializations of structure parameters for 512 point FFT */
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 512U:
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initialise the bit reversal table modifier */
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             FFTINIT(f32,512);
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 69


 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 256U:
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             FFTINIT(f32,256);
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 128U:
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             FFTINIT(f32,128);
 2473              		.loc 5 322 13 is_stmt 1 view .LVU801
 2474 0038 2F4B     		ldr	r3, .L124+4
 2475 003a 9A89     		ldrh	r2, [r3, #12]
 2476 003c 8281     		strh	r2, [r0, #12]	@ movhi
 2477              		.loc 5 322 13 view .LVU802
 2478 003e 9A68     		ldr	r2, [r3, #8]
 2479 0040 8260     		str	r2, [r0, #8]
 2480              		.loc 5 322 13 view .LVU803
 2481 0042 5B68     		ldr	r3, [r3, #4]
 2482 0044 4360     		str	r3, [r0, #4]
 2483              		.loc 5 322 29 view .LVU804
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2484              		.loc 5 323 13 view .LVU805
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2485              		.loc 5 269 20 is_stmt 0 view .LVU806
 2486 0046 0020     		movs	r0, #0
 2487              	.LVL284:
 2488              		.loc 5 323 13 view .LVU807
 2489 0048 7047     		bx	lr
 2490              	.LVL285:
 2491              	.L120:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 2492              		.loc 5 279 9 view .LVU808
 2493 004a 1029     		cmp	r1, #16
 2494 004c 46D0     		beq	.L109
 2495 004e 2029     		cmp	r1, #32
 2496 0050 08D1     		bne	.L122
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif 
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 64U:
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             FFTINIT(f32,64);
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif 
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 32U:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             FFTINIT(f32,32);
 2497              		.loc 5 334 13 is_stmt 1 view .LVU809
 2498 0052 2A4B     		ldr	r3, .L124+8
 2499 0054 9A89     		ldrh	r2, [r3, #12]
 2500 0056 8281     		strh	r2, [r0, #12]	@ movhi
 2501              		.loc 5 334 13 view .LVU810
 2502 0058 9A68     		ldr	r2, [r3, #8]
 2503 005a 8260     		str	r2, [r0, #8]
 2504              		.loc 5 334 13 view .LVU811
 2505 005c 5B68     		ldr	r3, [r3, #4]
 2506 005e 4360     		str	r3, [r0, #4]
 2507              		.loc 5 334 28 view .LVU812
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 70


 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2508              		.loc 5 335 13 view .LVU813
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2509              		.loc 5 269 20 is_stmt 0 view .LVU814
 2510 0060 0020     		movs	r0, #0
 2511              	.LVL286:
 2512              		.loc 5 335 13 view .LVU815
 2513 0062 7047     		bx	lr
 2514              	.LVL287:
 2515              	.L122:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 2516              		.loc 5 279 9 view .LVU816
 2517 0064 4FF0FF30 		mov	r0, #-1
 2518              	.LVL288:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 2519              		.loc 5 279 9 view .LVU817
 2520 0068 7047     		bx	lr
 2521              	.LVL289:
 2522              	.L121:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 2523              		.loc 5 279 9 view .LVU818
 2524 006a 4FF0FF30 		mov	r0, #-1
 2525              	.LVL290:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 2526              		.loc 5 279 9 view .LVU819
 2527 006e 7047     		bx	lr
 2528              	.LVL291:
 2529              	.L119:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 2530              		.loc 5 279 9 view .LVU820
 2531 0070 B1F5007F 		cmp	r1, #512
 2532 0074 17D0     		beq	.L115
 2533 0076 B1F5806F 		cmp	r1, #1024
 2534 007a 08D1     		bne	.L123
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2535              		.loc 5 301 13 is_stmt 1 view .LVU821
 2536 007c 204B     		ldr	r3, .L124+12
 2537 007e 9A89     		ldrh	r2, [r3, #12]
 2538 0080 8281     		strh	r2, [r0, #12]	@ movhi
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2539              		.loc 5 301 13 view .LVU822
 2540 0082 9A68     		ldr	r2, [r3, #8]
 2541 0084 8260     		str	r2, [r0, #8]
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2542              		.loc 5 301 13 view .LVU823
 2543 0086 5B68     		ldr	r3, [r3, #4]
 2544 0088 4360     		str	r3, [r0, #4]
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2545              		.loc 5 301 30 view .LVU824
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 2546              		.loc 5 303 13 view .LVU825
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2547              		.loc 5 269 20 is_stmt 0 view .LVU826
 2548 008a 0020     		movs	r0, #0
 2549              	.LVL292:
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 2550              		.loc 5 303 13 view .LVU827
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 71


 2551 008c 7047     		bx	lr
 2552              	.LVL293:
 2553              	.L123:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 2554              		.loc 5 279 9 view .LVU828
 2555 008e 4FF0FF30 		mov	r0, #-1
 2556              	.LVL294:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 2557              		.loc 5 279 9 view .LVU829
 2558 0092 7047     		bx	lr
 2559              	.LVL295:
 2560              	.L113:
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2561              		.loc 5 292 13 is_stmt 1 view .LVU830
 2562 0094 1B4B     		ldr	r3, .L124+16
 2563 0096 9A89     		ldrh	r2, [r3, #12]
 2564 0098 8281     		strh	r2, [r0, #12]	@ movhi
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2565              		.loc 5 292 13 view .LVU831
 2566 009a 9A68     		ldr	r2, [r3, #8]
 2567 009c 8260     		str	r2, [r0, #8]
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2568              		.loc 5 292 13 view .LVU832
 2569 009e 5B68     		ldr	r3, [r3, #4]
 2570 00a0 4360     		str	r3, [r0, #4]
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2571              		.loc 5 292 30 view .LVU833
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 2572              		.loc 5 294 13 view .LVU834
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2573              		.loc 5 269 20 is_stmt 0 view .LVU835
 2574 00a2 0020     		movs	r0, #0
 2575              	.LVL296:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 2576              		.loc 5 294 13 view .LVU836
 2577 00a4 7047     		bx	lr
 2578              	.LVL297:
 2579              	.L115:
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2580              		.loc 5 310 13 is_stmt 1 view .LVU837
 2581 00a6 184B     		ldr	r3, .L124+20
 2582 00a8 9A89     		ldrh	r2, [r3, #12]
 2583 00aa 8281     		strh	r2, [r0, #12]	@ movhi
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2584              		.loc 5 310 13 view .LVU838
 2585 00ac 9A68     		ldr	r2, [r3, #8]
 2586 00ae 8260     		str	r2, [r0, #8]
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2587              		.loc 5 310 13 view .LVU839
 2588 00b0 5B68     		ldr	r3, [r3, #4]
 2589 00b2 4360     		str	r3, [r0, #4]
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2590              		.loc 5 310 29 view .LVU840
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 2591              		.loc 5 311 13 view .LVU841
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2592              		.loc 5 269 20 is_stmt 0 view .LVU842
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 72


 2593 00b4 0020     		movs	r0, #0
 2594              	.LVL298:
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 2595              		.loc 5 311 13 view .LVU843
 2596 00b6 7047     		bx	lr
 2597              	.LVL299:
 2598              	.L105:
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2599              		.loc 5 316 13 is_stmt 1 view .LVU844
 2600 00b8 144B     		ldr	r3, .L124+24
 2601 00ba 9A89     		ldrh	r2, [r3, #12]
 2602 00bc 8281     		strh	r2, [r0, #12]	@ movhi
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2603              		.loc 5 316 13 view .LVU845
 2604 00be 9A68     		ldr	r2, [r3, #8]
 2605 00c0 8260     		str	r2, [r0, #8]
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2606              		.loc 5 316 13 view .LVU846
 2607 00c2 5B68     		ldr	r3, [r3, #4]
 2608 00c4 4360     		str	r3, [r0, #4]
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2609              		.loc 5 316 29 view .LVU847
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 2610              		.loc 5 317 13 view .LVU848
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2611              		.loc 5 269 20 is_stmt 0 view .LVU849
 2612 00c6 0020     		movs	r0, #0
 2613              	.LVL300:
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 2614              		.loc 5 317 13 view .LVU850
 2615 00c8 7047     		bx	lr
 2616              	.LVL301:
 2617              	.L107:
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2618              		.loc 5 328 13 is_stmt 1 view .LVU851
 2619 00ca 114B     		ldr	r3, .L124+28
 2620 00cc 9A89     		ldrh	r2, [r3, #12]
 2621 00ce 8281     		strh	r2, [r0, #12]	@ movhi
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2622              		.loc 5 328 13 view .LVU852
 2623 00d0 9A68     		ldr	r2, [r3, #8]
 2624 00d2 8260     		str	r2, [r0, #8]
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2625              		.loc 5 328 13 view .LVU853
 2626 00d4 5B68     		ldr	r3, [r3, #4]
 2627 00d6 4360     		str	r3, [r0, #4]
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2628              		.loc 5 328 28 view .LVU854
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif 
 2629              		.loc 5 329 13 view .LVU855
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2630              		.loc 5 269 20 is_stmt 0 view .LVU856
 2631 00d8 0020     		movs	r0, #0
 2632              	.LVL302:
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif 
 2633              		.loc 5 329 13 view .LVU857
 2634 00da 7047     		bx	lr
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 73


 2635              	.LVL303:
 2636              	.L109:
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif 
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         case 16U:
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Initializations of structure parameters for 16 point FFT */
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             FFTINIT(f32,16);
 2637              		.loc 5 341 13 is_stmt 1 view .LVU858
 2638 00dc 0D4B     		ldr	r3, .L124+32
 2639 00de 9A89     		ldrh	r2, [r3, #12]
 2640 00e0 8281     		strh	r2, [r0, #12]	@ movhi
 2641              		.loc 5 341 13 view .LVU859
 2642 00e2 9A68     		ldr	r2, [r3, #8]
 2643 00e4 8260     		str	r2, [r0, #8]
 2644              		.loc 5 341 13 view .LVU860
 2645 00e6 5B68     		ldr	r3, [r3, #4]
 2646 00e8 4360     		str	r3, [r0, #4]
 2647              		.loc 5 341 28 view .LVU861
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 2648              		.loc 5 342 13 view .LVU862
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 2649              		.loc 5 269 20 is_stmt 0 view .LVU863
 2650 00ea 0020     		movs	r0, #0
 2651              	.LVL304:
 2652              		.loc 5 342 13 view .LVU864
 2653 00ec 7047     		bx	lr
 2654              	.LVL305:
 2655              	.L117:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 2656              		.loc 5 279 9 view .LVU865
 2657 00ee 4FF0FF30 		mov	r0, #-1
 2658              	.LVL306:
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** #endif
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         default:
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             /*  Reporting argument error if fftSize is not valid value */
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             status = ARM_MATH_ARGUMENT_ERROR;
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****             break;
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         }
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** 
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c ****         return (status);
 2659              		.loc 5 352 9 is_stmt 1 view .LVU866
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f32.c **** }
 2660              		.loc 5 353 1 is_stmt 0 view .LVU867
 2661 00f2 7047     		bx	lr
 2662              	.L125:
 2663              		.align	2
 2664              	.L124:
 2665 00f4 00000000 		.word	arm_cfft_sR_f32_len4096
 2666 00f8 00000000 		.word	arm_cfft_sR_f32_len128
 2667 00fc 00000000 		.word	arm_cfft_sR_f32_len32
 2668 0100 00000000 		.word	arm_cfft_sR_f32_len1024
 2669 0104 00000000 		.word	arm_cfft_sR_f32_len2048
 2670 0108 00000000 		.word	arm_cfft_sR_f32_len512
 2671 010c 00000000 		.word	arm_cfft_sR_f32_len256
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 74


 2672 0110 00000000 		.word	arm_cfft_sR_f32_len64
 2673 0114 00000000 		.word	arm_cfft_sR_f32_len16
 2674              		.cfi_endproc
 2675              	.LFE138:
 2677              		.section	.text.arm_rfft_32_fast_init_f32,"ax",%progbits
 2678              		.align	1
 2679              		.syntax unified
 2680              		.thumb
 2681              		.thumb_func
 2683              	arm_rfft_32_fast_init_f32:
 2684              	.LVL307:
 2685              	.LFB167:
 2686              		.file 6 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * Title:        arm_rfft_fast_init_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * Description:  Split Radix Decimation in Frequency CFFT Floating point processing function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @ingroup groupTransforms
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @addtogroup RealFFT
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /**
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @private
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 75


  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @brief         Initialization function for the 32pt floating-point real FFT.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @return        execution status
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  */
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** static arm_status arm_rfft_32_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 2687              		.loc 6 52 79 is_stmt 1 view -0
 2688              		.cfi_startproc
 2689              		@ args = 0, pretend = 0, frame = 0
 2690              		@ frame_needed = 0, uses_anonymous_args = 0
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   arm_status status;
 2691              		.loc 6 54 3 view .LVU869
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 2692              		.loc 6 56 3 view .LVU870
 2693              		.loc 6 56 5 is_stmt 0 view .LVU871
 2694 0000 50B1     		cbz	r0, .L128
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 2695              		.loc 6 52 79 view .LVU872
 2696 0002 10B5     		push	{r4, lr}
 2697              	.LCFI20:
 2698              		.cfi_def_cfa_offset 8
 2699              		.cfi_offset 4, -8
 2700              		.cfi_offset 14, -4
 2701 0004 0446     		mov	r4, r0
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   status=arm_cfft_init_f32(&(S->Sint),16);
 2702              		.loc 6 58 3 is_stmt 1 view .LVU873
 2703              		.loc 6 58 10 is_stmt 0 view .LVU874
 2704 0006 1021     		movs	r1, #16
 2705 0008 FFF7FEFF 		bl	arm_cfft_init_f32
 2706              	.LVL308:
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if (status != ARM_MATH_SUCCESS)
 2707              		.loc 6 59 3 is_stmt 1 view .LVU875
 2708              		.loc 6 59 6 is_stmt 0 view .LVU876
 2709 000c 18B9     		cbnz	r0, .L127
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     return(status);
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   }
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->fftLenRFFT = 32U;
 2710              		.loc 6 64 3 is_stmt 1 view .LVU877
 2711              		.loc 6 64 17 is_stmt 0 view .LVU878
 2712 000e 2023     		movs	r3, #32
 2713 0010 2382     		strh	r3, [r4, #16]	@ movhi
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
 2714              		.loc 6 65 3 is_stmt 1 view .LVU879
 2715              		.loc 6 65 22 is_stmt 0 view .LVU880
 2716 0012 034B     		ldr	r3, .L133
 2717 0014 6361     		str	r3, [r4, #20]
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   return ARM_MATH_SUCCESS;
 2718              		.loc 6 67 3 is_stmt 1 view .LVU881
 2719              	.L127:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 76


  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** }
 2720              		.loc 6 68 1 is_stmt 0 view .LVU882
 2721 0016 10BD     		pop	{r4, pc}
 2722              	.LVL309:
 2723              	.L128:
 2724              	.LCFI21:
 2725              		.cfi_def_cfa_offset 0
 2726              		.cfi_restore 4
 2727              		.cfi_restore 14
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 2728              		.loc 6 56 19 view .LVU883
 2729 0018 4FF0FF30 		mov	r0, #-1
 2730              	.LVL310:
 2731              		.loc 6 68 1 view .LVU884
 2732 001c 7047     		bx	lr
 2733              	.L134:
 2734 001e 00BF     		.align	2
 2735              	.L133:
 2736 0020 00000000 		.word	twiddleCoef_rfft_32
 2737              		.cfi_endproc
 2738              	.LFE167:
 2740              		.section	.text.arm_rfft_64_fast_init_f32,"ax",%progbits
 2741              		.align	1
 2742              		.syntax unified
 2743              		.thumb
 2744              		.thumb_func
 2746              	arm_rfft_64_fast_init_f32:
 2747              	.LVL311:
 2748              	.LFB168:
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /**
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @private
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @brief         Initialization function for the 64pt floating-point real FFT.
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @return        execution status
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** static arm_status arm_rfft_64_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 2749              		.loc 6 82 79 is_stmt 1 view -0
 2750              		.cfi_startproc
 2751              		@ args = 0, pretend = 0, frame = 0
 2752              		@ frame_needed = 0, uses_anonymous_args = 0
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   arm_status status;
 2753              		.loc 6 84 3 view .LVU886
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 2754              		.loc 6 86 3 view .LVU887
 2755              		.loc 6 86 5 is_stmt 0 view .LVU888
 2756 0000 50B1     		cbz	r0, .L137
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 2757              		.loc 6 82 79 view .LVU889
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 77


 2758 0002 10B5     		push	{r4, lr}
 2759              	.LCFI22:
 2760              		.cfi_def_cfa_offset 8
 2761              		.cfi_offset 4, -8
 2762              		.cfi_offset 14, -4
 2763 0004 0446     		mov	r4, r0
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   status=arm_cfft_init_f32(&(S->Sint),32);
 2764              		.loc 6 88 3 is_stmt 1 view .LVU890
 2765              		.loc 6 88 10 is_stmt 0 view .LVU891
 2766 0006 2021     		movs	r1, #32
 2767 0008 FFF7FEFF 		bl	arm_cfft_init_f32
 2768              	.LVL312:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if (status != ARM_MATH_SUCCESS)
 2769              		.loc 6 89 3 is_stmt 1 view .LVU892
 2770              		.loc 6 89 6 is_stmt 0 view .LVU893
 2771 000c 18B9     		cbnz	r0, .L136
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     return(status);
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   }
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->fftLenRFFT = 64U;
 2772              		.loc 6 93 3 is_stmt 1 view .LVU894
 2773              		.loc 6 93 17 is_stmt 0 view .LVU895
 2774 000e 4023     		movs	r3, #64
 2775 0010 2382     		strh	r3, [r4, #16]	@ movhi
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
 2776              		.loc 6 95 3 is_stmt 1 view .LVU896
 2777              		.loc 6 95 22 is_stmt 0 view .LVU897
 2778 0012 034B     		ldr	r3, .L142
 2779 0014 6361     		str	r3, [r4, #20]
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   return ARM_MATH_SUCCESS;
 2780              		.loc 6 97 3 is_stmt 1 view .LVU898
 2781              	.L136:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** }
 2782              		.loc 6 98 1 is_stmt 0 view .LVU899
 2783 0016 10BD     		pop	{r4, pc}
 2784              	.LVL313:
 2785              	.L137:
 2786              	.LCFI23:
 2787              		.cfi_def_cfa_offset 0
 2788              		.cfi_restore 4
 2789              		.cfi_restore 14
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 2790              		.loc 6 86 19 view .LVU900
 2791 0018 4FF0FF30 		mov	r0, #-1
 2792              	.LVL314:
 2793              		.loc 6 98 1 view .LVU901
 2794 001c 7047     		bx	lr
 2795              	.L143:
 2796 001e 00BF     		.align	2
 2797              	.L142:
 2798 0020 00000000 		.word	twiddleCoef_rfft_64
 2799              		.cfi_endproc
 2800              	.LFE168:
 2802              		.section	.text.arm_rfft_128_fast_init_f32,"ax",%progbits
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 78


 2803              		.align	1
 2804              		.syntax unified
 2805              		.thumb
 2806              		.thumb_func
 2808              	arm_rfft_128_fast_init_f32:
 2809              	.LVL315:
 2810              	.LFB169:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /**
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @private
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @brief         Initialization function for the 128pt floating-point real FFT.
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @return        execution status
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** static arm_status arm_rfft_128_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 2811              		.loc 6 112 80 is_stmt 1 view -0
 2812              		.cfi_startproc
 2813              		@ args = 0, pretend = 0, frame = 0
 2814              		@ frame_needed = 0, uses_anonymous_args = 0
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   arm_status status;
 2815              		.loc 6 114 3 view .LVU903
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 2816              		.loc 6 116 3 view .LVU904
 2817              		.loc 6 116 5 is_stmt 0 view .LVU905
 2818 0000 50B1     		cbz	r0, .L146
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 2819              		.loc 6 112 80 view .LVU906
 2820 0002 10B5     		push	{r4, lr}
 2821              	.LCFI24:
 2822              		.cfi_def_cfa_offset 8
 2823              		.cfi_offset 4, -8
 2824              		.cfi_offset 14, -4
 2825 0004 0446     		mov	r4, r0
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   status=arm_cfft_init_f32(&(S->Sint),64);
 2826              		.loc 6 118 3 is_stmt 1 view .LVU907
 2827              		.loc 6 118 10 is_stmt 0 view .LVU908
 2828 0006 4021     		movs	r1, #64
 2829 0008 FFF7FEFF 		bl	arm_cfft_init_f32
 2830              	.LVL316:
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if (status != ARM_MATH_SUCCESS)
 2831              		.loc 6 119 3 is_stmt 1 view .LVU909
 2832              		.loc 6 119 6 is_stmt 0 view .LVU910
 2833 000c 18B9     		cbnz	r0, .L145
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     return(status);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   }
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->fftLenRFFT = 128;
 2834              		.loc 6 123 3 is_stmt 1 view .LVU911
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 79


 2835              		.loc 6 123 17 is_stmt 0 view .LVU912
 2836 000e 8023     		movs	r3, #128
 2837 0010 2382     		strh	r3, [r4, #16]	@ movhi
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
 2838              		.loc 6 125 3 is_stmt 1 view .LVU913
 2839              		.loc 6 125 22 is_stmt 0 view .LVU914
 2840 0012 034B     		ldr	r3, .L151
 2841 0014 6361     		str	r3, [r4, #20]
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   return ARM_MATH_SUCCESS;
 2842              		.loc 6 127 3 is_stmt 1 view .LVU915
 2843              	.L145:
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** }
 2844              		.loc 6 128 1 is_stmt 0 view .LVU916
 2845 0016 10BD     		pop	{r4, pc}
 2846              	.LVL317:
 2847              	.L146:
 2848              	.LCFI25:
 2849              		.cfi_def_cfa_offset 0
 2850              		.cfi_restore 4
 2851              		.cfi_restore 14
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 2852              		.loc 6 116 19 view .LVU917
 2853 0018 4FF0FF30 		mov	r0, #-1
 2854              	.LVL318:
 2855              		.loc 6 128 1 view .LVU918
 2856 001c 7047     		bx	lr
 2857              	.L152:
 2858 001e 00BF     		.align	2
 2859              	.L151:
 2860 0020 00000000 		.word	twiddleCoef_rfft_128
 2861              		.cfi_endproc
 2862              	.LFE169:
 2864              		.section	.text.arm_rfft_256_fast_init_f32,"ax",%progbits
 2865              		.align	1
 2866              		.syntax unified
 2867              		.thumb
 2868              		.thumb_func
 2870              	arm_rfft_256_fast_init_f32:
 2871              	.LVL319:
 2872              	.LFB170:
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /**
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @private
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @brief         Initialization function for the 256pt floating-point real FFT.
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @return        execution status
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** static arm_status arm_rfft_256_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 2873              		.loc 6 142 80 is_stmt 1 view -0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 80


 2874              		.cfi_startproc
 2875              		@ args = 0, pretend = 0, frame = 0
 2876              		@ frame_needed = 0, uses_anonymous_args = 0
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   arm_status status;
 2877              		.loc 6 144 3 view .LVU920
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 2878              		.loc 6 146 3 view .LVU921
 2879              		.loc 6 146 5 is_stmt 0 view .LVU922
 2880 0000 58B1     		cbz	r0, .L155
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 2881              		.loc 6 142 80 view .LVU923
 2882 0002 10B5     		push	{r4, lr}
 2883              	.LCFI26:
 2884              		.cfi_def_cfa_offset 8
 2885              		.cfi_offset 4, -8
 2886              		.cfi_offset 14, -4
 2887 0004 0446     		mov	r4, r0
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   status=arm_cfft_init_f32(&(S->Sint),128);
 2888              		.loc 6 148 3 is_stmt 1 view .LVU924
 2889              		.loc 6 148 10 is_stmt 0 view .LVU925
 2890 0006 8021     		movs	r1, #128
 2891 0008 FFF7FEFF 		bl	arm_cfft_init_f32
 2892              	.LVL320:
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if (status != ARM_MATH_SUCCESS)
 2893              		.loc 6 149 3 is_stmt 1 view .LVU926
 2894              		.loc 6 149 6 is_stmt 0 view .LVU927
 2895 000c 20B9     		cbnz	r0, .L154
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     return(status);
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   }
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->fftLenRFFT = 256U;
 2896              		.loc 6 153 3 is_stmt 1 view .LVU928
 2897              		.loc 6 153 17 is_stmt 0 view .LVU929
 2898 000e 4FF48073 		mov	r3, #256
 2899 0012 2382     		strh	r3, [r4, #16]	@ movhi
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
 2900              		.loc 6 155 3 is_stmt 1 view .LVU930
 2901              		.loc 6 155 22 is_stmt 0 view .LVU931
 2902 0014 024B     		ldr	r3, .L160
 2903 0016 6361     		str	r3, [r4, #20]
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   return ARM_MATH_SUCCESS;
 2904              		.loc 6 157 3 is_stmt 1 view .LVU932
 2905              	.L154:
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** }
 2906              		.loc 6 158 1 is_stmt 0 view .LVU933
 2907 0018 10BD     		pop	{r4, pc}
 2908              	.LVL321:
 2909              	.L155:
 2910              	.LCFI27:
 2911              		.cfi_def_cfa_offset 0
 2912              		.cfi_restore 4
 2913              		.cfi_restore 14
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 81


 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 2914              		.loc 6 146 19 view .LVU934
 2915 001a 4FF0FF30 		mov	r0, #-1
 2916              	.LVL322:
 2917              		.loc 6 158 1 view .LVU935
 2918 001e 7047     		bx	lr
 2919              	.L161:
 2920              		.align	2
 2921              	.L160:
 2922 0020 00000000 		.word	twiddleCoef_rfft_256
 2923              		.cfi_endproc
 2924              	.LFE170:
 2926              		.section	.text.arm_rfft_512_fast_init_f32,"ax",%progbits
 2927              		.align	1
 2928              		.syntax unified
 2929              		.thumb
 2930              		.thumb_func
 2932              	arm_rfft_512_fast_init_f32:
 2933              	.LVL323:
 2934              	.LFB171:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /**
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @private
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @brief         Initialization function for the 512pt floating-point real FFT.
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @return        execution status
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** static arm_status arm_rfft_512_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 2935              		.loc 6 172 80 is_stmt 1 view -0
 2936              		.cfi_startproc
 2937              		@ args = 0, pretend = 0, frame = 0
 2938              		@ frame_needed = 0, uses_anonymous_args = 0
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   arm_status status;
 2939              		.loc 6 174 3 view .LVU937
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 2940              		.loc 6 176 3 view .LVU938
 2941              		.loc 6 176 5 is_stmt 0 view .LVU939
 2942 0000 60B1     		cbz	r0, .L164
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 2943              		.loc 6 172 80 view .LVU940
 2944 0002 10B5     		push	{r4, lr}
 2945              	.LCFI28:
 2946              		.cfi_def_cfa_offset 8
 2947              		.cfi_offset 4, -8
 2948              		.cfi_offset 14, -4
 2949 0004 0446     		mov	r4, r0
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   status=arm_cfft_init_f32(&(S->Sint),256);
 2950              		.loc 6 178 3 is_stmt 1 view .LVU941
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 82


 2951              		.loc 6 178 10 is_stmt 0 view .LVU942
 2952 0006 4FF48071 		mov	r1, #256
 2953 000a FFF7FEFF 		bl	arm_cfft_init_f32
 2954              	.LVL324:
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if (status != ARM_MATH_SUCCESS)
 2955              		.loc 6 179 3 is_stmt 1 view .LVU943
 2956              		.loc 6 179 6 is_stmt 0 view .LVU944
 2957 000e 20B9     		cbnz	r0, .L163
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     return(status);
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   }
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->fftLenRFFT = 512U;
 2958              		.loc 6 183 3 is_stmt 1 view .LVU945
 2959              		.loc 6 183 17 is_stmt 0 view .LVU946
 2960 0010 4FF40073 		mov	r3, #512
 2961 0014 2382     		strh	r3, [r4, #16]	@ movhi
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
 2962              		.loc 6 185 3 is_stmt 1 view .LVU947
 2963              		.loc 6 185 22 is_stmt 0 view .LVU948
 2964 0016 034B     		ldr	r3, .L169
 2965 0018 6361     		str	r3, [r4, #20]
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   return ARM_MATH_SUCCESS;
 2966              		.loc 6 187 3 is_stmt 1 view .LVU949
 2967              	.L163:
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** }
 2968              		.loc 6 188 1 is_stmt 0 view .LVU950
 2969 001a 10BD     		pop	{r4, pc}
 2970              	.LVL325:
 2971              	.L164:
 2972              	.LCFI29:
 2973              		.cfi_def_cfa_offset 0
 2974              		.cfi_restore 4
 2975              		.cfi_restore 14
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 2976              		.loc 6 176 19 view .LVU951
 2977 001c 4FF0FF30 		mov	r0, #-1
 2978              	.LVL326:
 2979              		.loc 6 188 1 view .LVU952
 2980 0020 7047     		bx	lr
 2981              	.L170:
 2982 0022 00BF     		.align	2
 2983              	.L169:
 2984 0024 00000000 		.word	twiddleCoef_rfft_512
 2985              		.cfi_endproc
 2986              	.LFE171:
 2988              		.section	.text.arm_rfft_1024_fast_init_f32,"ax",%progbits
 2989              		.align	1
 2990              		.syntax unified
 2991              		.thumb
 2992              		.thumb_func
 2994              	arm_rfft_1024_fast_init_f32:
 2995              	.LVL327:
 2996              	.LFB172:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 83


 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /**
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @private
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @brief         Initialization function for the 1024pt floating-point real FFT.
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @return        execution status
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  */
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** static arm_status arm_rfft_1024_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 2997              		.loc 6 201 81 is_stmt 1 view -0
 2998              		.cfi_startproc
 2999              		@ args = 0, pretend = 0, frame = 0
 3000              		@ frame_needed = 0, uses_anonymous_args = 0
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   arm_status status;
 3001              		.loc 6 203 3 view .LVU954
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 3002              		.loc 6 205 3 view .LVU955
 3003              		.loc 6 205 5 is_stmt 0 view .LVU956
 3004 0000 60B1     		cbz	r0, .L173
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 3005              		.loc 6 201 81 view .LVU957
 3006 0002 10B5     		push	{r4, lr}
 3007              	.LCFI30:
 3008              		.cfi_def_cfa_offset 8
 3009              		.cfi_offset 4, -8
 3010              		.cfi_offset 14, -4
 3011 0004 0446     		mov	r4, r0
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   status=arm_cfft_init_f32(&(S->Sint),512);
 3012              		.loc 6 207 3 is_stmt 1 view .LVU958
 3013              		.loc 6 207 10 is_stmt 0 view .LVU959
 3014 0006 4FF40071 		mov	r1, #512
 3015 000a FFF7FEFF 		bl	arm_cfft_init_f32
 3016              	.LVL328:
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if (status != ARM_MATH_SUCCESS)
 3017              		.loc 6 208 3 is_stmt 1 view .LVU960
 3018              		.loc 6 208 6 is_stmt 0 view .LVU961
 3019 000e 20B9     		cbnz	r0, .L172
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     return(status);
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   }
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->fftLenRFFT = 1024U;
 3020              		.loc 6 212 3 is_stmt 1 view .LVU962
 3021              		.loc 6 212 17 is_stmt 0 view .LVU963
 3022 0010 4FF48063 		mov	r3, #1024
 3023 0014 2382     		strh	r3, [r4, #16]	@ movhi
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
 3024              		.loc 6 214 3 is_stmt 1 view .LVU964
 3025              		.loc 6 214 22 is_stmt 0 view .LVU965
 3026 0016 034B     		ldr	r3, .L178
 3027 0018 6361     		str	r3, [r4, #20]
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 84


 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   return ARM_MATH_SUCCESS;
 3028              		.loc 6 216 3 is_stmt 1 view .LVU966
 3029              	.L172:
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** }
 3030              		.loc 6 217 1 is_stmt 0 view .LVU967
 3031 001a 10BD     		pop	{r4, pc}
 3032              	.LVL329:
 3033              	.L173:
 3034              	.LCFI31:
 3035              		.cfi_def_cfa_offset 0
 3036              		.cfi_restore 4
 3037              		.cfi_restore 14
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 3038              		.loc 6 205 19 view .LVU968
 3039 001c 4FF0FF30 		mov	r0, #-1
 3040              	.LVL330:
 3041              		.loc 6 217 1 view .LVU969
 3042 0020 7047     		bx	lr
 3043              	.L179:
 3044 0022 00BF     		.align	2
 3045              	.L178:
 3046 0024 00000000 		.word	twiddleCoef_rfft_1024
 3047              		.cfi_endproc
 3048              	.LFE172:
 3050              		.section	.text.arm_rfft_2048_fast_init_f32,"ax",%progbits
 3051              		.align	1
 3052              		.syntax unified
 3053              		.thumb
 3054              		.thumb_func
 3056              	arm_rfft_2048_fast_init_f32:
 3057              	.LVL331:
 3058              	.LFB173:
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /**
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @private
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @brief         Initialization function for the 2048pt floating-point real FFT.
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @return        execution status
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  */
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** static arm_status arm_rfft_2048_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 3059              		.loc 6 229 81 is_stmt 1 view -0
 3060              		.cfi_startproc
 3061              		@ args = 0, pretend = 0, frame = 0
 3062              		@ frame_needed = 0, uses_anonymous_args = 0
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   arm_status status;
 3063              		.loc 6 231 3 view .LVU971
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 3064              		.loc 6 233 3 view .LVU972
 3065              		.loc 6 233 5 is_stmt 0 view .LVU973
 3066 0000 60B1     		cbz	r0, .L182
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 85


 3067              		.loc 6 229 81 view .LVU974
 3068 0002 10B5     		push	{r4, lr}
 3069              	.LCFI32:
 3070              		.cfi_def_cfa_offset 8
 3071              		.cfi_offset 4, -8
 3072              		.cfi_offset 14, -4
 3073 0004 0446     		mov	r4, r0
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   status=arm_cfft_init_f32(&(S->Sint),1024);
 3074              		.loc 6 235 3 is_stmt 1 view .LVU975
 3075              		.loc 6 235 10 is_stmt 0 view .LVU976
 3076 0006 4FF48061 		mov	r1, #1024
 3077 000a FFF7FEFF 		bl	arm_cfft_init_f32
 3078              	.LVL332:
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if (status != ARM_MATH_SUCCESS)
 3079              		.loc 6 236 3 is_stmt 1 view .LVU977
 3080              		.loc 6 236 6 is_stmt 0 view .LVU978
 3081 000e 20B9     		cbnz	r0, .L181
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     return(status);
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   }
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->fftLenRFFT = 2048U;
 3082              		.loc 6 240 3 is_stmt 1 view .LVU979
 3083              		.loc 6 240 17 is_stmt 0 view .LVU980
 3084 0010 4FF40063 		mov	r3, #2048
 3085 0014 2382     		strh	r3, [r4, #16]	@ movhi
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
 3086              		.loc 6 242 3 is_stmt 1 view .LVU981
 3087              		.loc 6 242 22 is_stmt 0 view .LVU982
 3088 0016 034B     		ldr	r3, .L187
 3089 0018 6361     		str	r3, [r4, #20]
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   return ARM_MATH_SUCCESS;
 3090              		.loc 6 244 3 is_stmt 1 view .LVU983
 3091              	.L181:
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** }
 3092              		.loc 6 245 1 is_stmt 0 view .LVU984
 3093 001a 10BD     		pop	{r4, pc}
 3094              	.LVL333:
 3095              	.L182:
 3096              	.LCFI33:
 3097              		.cfi_def_cfa_offset 0
 3098              		.cfi_restore 4
 3099              		.cfi_restore 14
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 3100              		.loc 6 233 19 view .LVU985
 3101 001c 4FF0FF30 		mov	r0, #-1
 3102              	.LVL334:
 3103              		.loc 6 245 1 view .LVU986
 3104 0020 7047     		bx	lr
 3105              	.L188:
 3106 0022 00BF     		.align	2
 3107              	.L187:
 3108 0024 00000000 		.word	twiddleCoef_rfft_2048
 3109              		.cfi_endproc
 3110              	.LFE173:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 86


 3112              		.section	.text.arm_rfft_4096_fast_init_f32,"ax",%progbits
 3113              		.align	1
 3114              		.syntax unified
 3115              		.thumb
 3116              		.thumb_func
 3118              	arm_rfft_4096_fast_init_f32:
 3119              	.LVL335:
 3120              	.LFB174:
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /**
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @private
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** * @brief         Initialization function for the 4096pt floating-point real FFT.
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** * @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @return        execution status
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  */
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** static arm_status arm_rfft_4096_fast_init_f32( arm_rfft_fast_instance_f32 * S ) {
 3121              		.loc 6 258 81 is_stmt 1 view -0
 3122              		.cfi_startproc
 3123              		@ args = 0, pretend = 0, frame = 0
 3124              		@ frame_needed = 0, uses_anonymous_args = 0
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   arm_status status;
 3125              		.loc 6 260 3 view .LVU988
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 3126              		.loc 6 262 3 view .LVU989
 3127              		.loc 6 262 5 is_stmt 0 view .LVU990
 3128 0000 60B1     		cbz	r0, .L191
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 3129              		.loc 6 258 81 view .LVU991
 3130 0002 10B5     		push	{r4, lr}
 3131              	.LCFI34:
 3132              		.cfi_def_cfa_offset 8
 3133              		.cfi_offset 4, -8
 3134              		.cfi_offset 14, -4
 3135 0004 0446     		mov	r4, r0
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   status=arm_cfft_init_f32(&(S->Sint),2048);
 3136              		.loc 6 264 3 is_stmt 1 view .LVU992
 3137              		.loc 6 264 10 is_stmt 0 view .LVU993
 3138 0006 4FF40061 		mov	r1, #2048
 3139 000a FFF7FEFF 		bl	arm_cfft_init_f32
 3140              	.LVL336:
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if (status != ARM_MATH_SUCCESS)
 3141              		.loc 6 265 3 is_stmt 1 view .LVU994
 3142              		.loc 6 265 6 is_stmt 0 view .LVU995
 3143 000e 20B9     		cbnz	r0, .L190
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     return(status);
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   }
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->fftLenRFFT = 4096U;
 3144              		.loc 6 269 3 is_stmt 1 view .LVU996
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 87


 3145              		.loc 6 269 17 is_stmt 0 view .LVU997
 3146 0010 4FF48053 		mov	r3, #4096
 3147 0014 2382     		strh	r3, [r4, #16]	@ movhi
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
 3148              		.loc 6 271 3 is_stmt 1 view .LVU998
 3149              		.loc 6 271 22 is_stmt 0 view .LVU999
 3150 0016 034B     		ldr	r3, .L196
 3151 0018 6361     		str	r3, [r4, #20]
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   return ARM_MATH_SUCCESS;
 3152              		.loc 6 273 3 is_stmt 1 view .LVU1000
 3153              	.L190:
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** }
 3154              		.loc 6 274 1 is_stmt 0 view .LVU1001
 3155 001a 10BD     		pop	{r4, pc}
 3156              	.LVL337:
 3157              	.L191:
 3158              	.LCFI35:
 3159              		.cfi_def_cfa_offset 0
 3160              		.cfi_restore 4
 3161              		.cfi_restore 14
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 3162              		.loc 6 262 19 view .LVU1002
 3163 001c 4FF0FF30 		mov	r0, #-1
 3164              	.LVL338:
 3165              		.loc 6 274 1 view .LVU1003
 3166 0020 7047     		bx	lr
 3167              	.L197:
 3168 0022 00BF     		.align	2
 3169              	.L196:
 3170 0024 00000000 		.word	twiddleCoef_rfft_4096
 3171              		.cfi_endproc
 3172              	.LFE174:
 3174              		.section	.text.arm_cfft_init_f64,"ax",%progbits
 3175              		.align	1
 3176              		.global	arm_cfft_init_f64
 3177              		.syntax unified
 3178              		.thumb
 3179              		.thumb_func
 3181              	arm_cfft_init_f64:
 3182              	.LVL339:
 3183              	.LFB139:
 3184              		.file 7 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * Title:        arm_cfft_init_f64.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * Description:  Initialization function for cfft f64 instance
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 88


  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #define FFTINIT(EXT,SIZE)                                           \
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****   S->bitRevLength = arm_cfft_sR_##EXT##_len##SIZE.bitRevLength;        \
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****   S->pBitRevTable = arm_cfft_sR_##EXT##_len##SIZE.pBitRevTable;         \
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****   S->pTwiddle = arm_cfft_sR_##EXT##_len##SIZE.pTwiddle;
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** /**
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****   @addtogroup ComplexFFT
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****   @{
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  */
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** /**
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****   @brief         Initialization function for the cfft f64 function
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****   @param[in,out] S              points to an instance of the floating-point CFFT structure
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****   @param[in]     fftLen         fft length (number of complex samples)
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****   @return        execution status
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****   @par          Use of this function is mandatory only for the MVE version of the FFT.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****                 Other versions can still initialize directly the data structure using 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****                 variables declared in arm_const_structs.h
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****  */
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #include "dsp/transform_functions.h"
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #include "arm_common_tables.h"
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #include "arm_const_structs.h"
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** arm_status arm_cfft_init_f64(
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****   arm_cfft_instance_f64 * S,
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****   uint16_t fftLen)
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** {
 3185              		.loc 7 60 1 is_stmt 1 view -0
 3186              		.cfi_startproc
 3187              		@ args = 0, pretend = 0, frame = 0
 3188              		@ frame_needed = 0, uses_anonymous_args = 0
 3189              		@ link register save eliminated.
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         /*  Initialise the default arm status */
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         arm_status status = ARM_MATH_SUCCESS;
 3190              		.loc 7 62 9 view .LVU1005
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         /*  Initialise the FFT length */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 89


  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         S->fftLen = fftLen;
 3191              		.loc 7 65 9 view .LVU1006
 3192              		.loc 7 65 19 is_stmt 0 view .LVU1007
 3193 0000 0180     		strh	r1, [r0]	@ movhi
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         /*  Initialise the Twiddle coefficient pointer */
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         S->pTwiddle = NULL;
 3194              		.loc 7 68 9 is_stmt 1 view .LVU1008
 3195              		.loc 7 68 21 is_stmt 0 view .LVU1009
 3196 0002 0023     		movs	r3, #0
 3197 0004 4360     		str	r3, [r0, #4]
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         /*  Initializations of Instance structure depending on the FFT length */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         switch (S->fftLen) {
 3198              		.loc 7 72 9 is_stmt 1 view .LVU1010
 3199 0006 B1F5807F 		cmp	r1, #256
 3200 000a 55D0     		beq	.L199
 3201 000c 0FD9     		bls	.L212
 3202 000e B1F5006F 		cmp	r1, #2048
 3203 0012 3FD0     		beq	.L207
 3204 0014 2CD9     		bls	.L213
 3205 0016 B1F5805F 		cmp	r1, #4096
 3206 001a 68D1     		bne	.L211
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             /*  Initializations of structure parameters for 4096 point FFT */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         case 4096U:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             /*  Initialise the bit reversal table modifier */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             FFTINIT(f64,4096);
 3207              		.loc 7 77 13 view .LVU1011
 3208 001c 354B     		ldr	r3, .L218
 3209 001e 9A89     		ldrh	r2, [r3, #12]
 3210 0020 8281     		strh	r2, [r0, #12]	@ movhi
 3211              		.loc 7 77 13 view .LVU1012
 3212 0022 9A68     		ldr	r2, [r3, #8]
 3213 0024 8260     		str	r2, [r0, #8]
 3214              		.loc 7 77 13 view .LVU1013
 3215 0026 5B68     		ldr	r3, [r3, #4]
 3216 0028 4360     		str	r3, [r0, #4]
 3217              		.loc 7 77 30 view .LVU1014
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3218              		.loc 7 78 13 view .LVU1015
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3219              		.loc 7 62 20 is_stmt 0 view .LVU1016
 3220 002a 0020     		movs	r0, #0
 3221              	.LVL340:
 3222              		.loc 7 78 13 view .LVU1017
 3223 002c 7047     		bx	lr
 3224              	.LVL341:
 3225              	.L212:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3226              		.loc 7 72 9 view .LVU1018
 3227 002e 4029     		cmp	r1, #64
 3228 0030 4BD0     		beq	.L201
 3229 0032 0AD9     		bls	.L214
 3230 0034 8029     		cmp	r1, #128
 3231 0036 18D1     		bne	.L215
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 90


  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             /*  Initializations of structure parameters for 2048 point FFT */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         case 2048U:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             /*  Initialise the bit reversal table modifier */
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             FFTINIT(f64,2048);
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             /*  Initializations of structure parameters for 1024 point FFT */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         case 1024U:
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             /*  Initialise the bit reversal table modifier */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             FFTINIT(f64,1024);
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             /*  Initializations of structure parameters for 512 point FFT */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         case 512U:
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             /*  Initialise the bit reversal table modifier */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             FFTINIT(f64,512);
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         case 256U:
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             FFTINIT(f64,256);
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         case 128U:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             FFTINIT(f64,128);
 3232              		.loc 7 115 13 is_stmt 1 view .LVU1019
 3233 0038 2F4B     		ldr	r3, .L218+4
 3234 003a 9A89     		ldrh	r2, [r3, #12]
 3235 003c 8281     		strh	r2, [r0, #12]	@ movhi
 3236              		.loc 7 115 13 view .LVU1020
 3237 003e 9A68     		ldr	r2, [r3, #8]
 3238 0040 8260     		str	r2, [r0, #8]
 3239              		.loc 7 115 13 view .LVU1021
 3240 0042 5B68     		ldr	r3, [r3, #4]
 3241 0044 4360     		str	r3, [r0, #4]
 3242              		.loc 7 115 29 view .LVU1022
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3243              		.loc 7 116 13 view .LVU1023
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3244              		.loc 7 62 20 is_stmt 0 view .LVU1024
 3245 0046 0020     		movs	r0, #0
 3246              	.LVL342:
 3247              		.loc 7 116 13 view .LVU1025
 3248 0048 7047     		bx	lr
 3249              	.LVL343:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 91


 3250              	.L214:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3251              		.loc 7 72 9 view .LVU1026
 3252 004a 1029     		cmp	r1, #16
 3253 004c 46D0     		beq	.L203
 3254 004e 2029     		cmp	r1, #32
 3255 0050 08D1     		bne	.L216
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         case 64U:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             FFTINIT(f64,64);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         case 32U:
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             FFTINIT(f64,32);
 3256              		.loc 7 127 13 is_stmt 1 view .LVU1027
 3257 0052 2A4B     		ldr	r3, .L218+8
 3258 0054 9A89     		ldrh	r2, [r3, #12]
 3259 0056 8281     		strh	r2, [r0, #12]	@ movhi
 3260              		.loc 7 127 13 view .LVU1028
 3261 0058 9A68     		ldr	r2, [r3, #8]
 3262 005a 8260     		str	r2, [r0, #8]
 3263              		.loc 7 127 13 view .LVU1029
 3264 005c 5B68     		ldr	r3, [r3, #4]
 3265 005e 4360     		str	r3, [r0, #4]
 3266              		.loc 7 127 28 view .LVU1030
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3267              		.loc 7 128 13 view .LVU1031
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3268              		.loc 7 62 20 is_stmt 0 view .LVU1032
 3269 0060 0020     		movs	r0, #0
 3270              	.LVL344:
 3271              		.loc 7 128 13 view .LVU1033
 3272 0062 7047     		bx	lr
 3273              	.LVL345:
 3274              	.L216:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3275              		.loc 7 72 9 view .LVU1034
 3276 0064 4FF0FF30 		mov	r0, #-1
 3277              	.LVL346:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3278              		.loc 7 72 9 view .LVU1035
 3279 0068 7047     		bx	lr
 3280              	.LVL347:
 3281              	.L215:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3282              		.loc 7 72 9 view .LVU1036
 3283 006a 4FF0FF30 		mov	r0, #-1
 3284              	.LVL348:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3285              		.loc 7 72 9 view .LVU1037
 3286 006e 7047     		bx	lr
 3287              	.LVL349:
 3288              	.L213:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 92


  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3289              		.loc 7 72 9 view .LVU1038
 3290 0070 B1F5007F 		cmp	r1, #512
 3291 0074 17D0     		beq	.L209
 3292 0076 B1F5806F 		cmp	r1, #1024
 3293 007a 08D1     		bne	.L217
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3294              		.loc 7 94 13 is_stmt 1 view .LVU1039
 3295 007c 204B     		ldr	r3, .L218+12
 3296 007e 9A89     		ldrh	r2, [r3, #12]
 3297 0080 8281     		strh	r2, [r0, #12]	@ movhi
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3298              		.loc 7 94 13 view .LVU1040
 3299 0082 9A68     		ldr	r2, [r3, #8]
 3300 0084 8260     		str	r2, [r0, #8]
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3301              		.loc 7 94 13 view .LVU1041
 3302 0086 5B68     		ldr	r3, [r3, #4]
 3303 0088 4360     		str	r3, [r0, #4]
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3304              		.loc 7 94 30 view .LVU1042
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
 3305              		.loc 7 96 13 view .LVU1043
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3306              		.loc 7 62 20 is_stmt 0 view .LVU1044
 3307 008a 0020     		movs	r0, #0
 3308              	.LVL350:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
 3309              		.loc 7 96 13 view .LVU1045
 3310 008c 7047     		bx	lr
 3311              	.LVL351:
 3312              	.L217:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3313              		.loc 7 72 9 view .LVU1046
 3314 008e 4FF0FF30 		mov	r0, #-1
 3315              	.LVL352:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3316              		.loc 7 72 9 view .LVU1047
 3317 0092 7047     		bx	lr
 3318              	.LVL353:
 3319              	.L207:
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3320              		.loc 7 85 13 is_stmt 1 view .LVU1048
 3321 0094 1B4B     		ldr	r3, .L218+16
 3322 0096 9A89     		ldrh	r2, [r3, #12]
 3323 0098 8281     		strh	r2, [r0, #12]	@ movhi
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3324              		.loc 7 85 13 view .LVU1049
 3325 009a 9A68     		ldr	r2, [r3, #8]
 3326 009c 8260     		str	r2, [r0, #8]
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3327              		.loc 7 85 13 view .LVU1050
 3328 009e 5B68     		ldr	r3, [r3, #4]
 3329 00a0 4360     		str	r3, [r0, #4]
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3330              		.loc 7 85 30 view .LVU1051
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 93


 3331              		.loc 7 87 13 view .LVU1052
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3332              		.loc 7 62 20 is_stmt 0 view .LVU1053
 3333 00a2 0020     		movs	r0, #0
 3334              	.LVL354:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
 3335              		.loc 7 87 13 view .LVU1054
 3336 00a4 7047     		bx	lr
 3337              	.LVL355:
 3338              	.L209:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3339              		.loc 7 103 13 is_stmt 1 view .LVU1055
 3340 00a6 184B     		ldr	r3, .L218+20
 3341 00a8 9A89     		ldrh	r2, [r3, #12]
 3342 00aa 8281     		strh	r2, [r0, #12]	@ movhi
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3343              		.loc 7 103 13 view .LVU1056
 3344 00ac 9A68     		ldr	r2, [r3, #8]
 3345 00ae 8260     		str	r2, [r0, #8]
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3346              		.loc 7 103 13 view .LVU1057
 3347 00b0 5B68     		ldr	r3, [r3, #4]
 3348 00b2 4360     		str	r3, [r0, #4]
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3349              		.loc 7 103 29 view .LVU1058
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
 3350              		.loc 7 104 13 view .LVU1059
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3351              		.loc 7 62 20 is_stmt 0 view .LVU1060
 3352 00b4 0020     		movs	r0, #0
 3353              	.LVL356:
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
 3354              		.loc 7 104 13 view .LVU1061
 3355 00b6 7047     		bx	lr
 3356              	.LVL357:
 3357              	.L199:
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3358              		.loc 7 109 13 is_stmt 1 view .LVU1062
 3359 00b8 144B     		ldr	r3, .L218+24
 3360 00ba 9A89     		ldrh	r2, [r3, #12]
 3361 00bc 8281     		strh	r2, [r0, #12]	@ movhi
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3362              		.loc 7 109 13 view .LVU1063
 3363 00be 9A68     		ldr	r2, [r3, #8]
 3364 00c0 8260     		str	r2, [r0, #8]
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3365              		.loc 7 109 13 view .LVU1064
 3366 00c2 5B68     		ldr	r3, [r3, #4]
 3367 00c4 4360     		str	r3, [r0, #4]
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3368              		.loc 7 109 29 view .LVU1065
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
 3369              		.loc 7 110 13 view .LVU1066
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3370              		.loc 7 62 20 is_stmt 0 view .LVU1067
 3371 00c6 0020     		movs	r0, #0
 3372              	.LVL358:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 94


 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
 3373              		.loc 7 110 13 view .LVU1068
 3374 00c8 7047     		bx	lr
 3375              	.LVL359:
 3376              	.L201:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3377              		.loc 7 121 13 is_stmt 1 view .LVU1069
 3378 00ca 114B     		ldr	r3, .L218+28
 3379 00cc 9A89     		ldrh	r2, [r3, #12]
 3380 00ce 8281     		strh	r2, [r0, #12]	@ movhi
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3381              		.loc 7 121 13 view .LVU1070
 3382 00d0 9A68     		ldr	r2, [r3, #8]
 3383 00d2 8260     		str	r2, [r0, #8]
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3384              		.loc 7 121 13 view .LVU1071
 3385 00d4 5B68     		ldr	r3, [r3, #4]
 3386 00d6 4360     		str	r3, [r0, #4]
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3387              		.loc 7 121 28 view .LVU1072
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif 
 3388              		.loc 7 122 13 view .LVU1073
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3389              		.loc 7 62 20 is_stmt 0 view .LVU1074
 3390 00d8 0020     		movs	r0, #0
 3391              	.LVL360:
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif 
 3392              		.loc 7 122 13 view .LVU1075
 3393 00da 7047     		bx	lr
 3394              	.LVL361:
 3395              	.L203:
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         case 16U:
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             /*  Initializations of structure parameters for 16 point FFT */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             FFTINIT(f64,16);
 3396              		.loc 7 134 13 is_stmt 1 view .LVU1076
 3397 00dc 0D4B     		ldr	r3, .L218+32
 3398 00de 9A89     		ldrh	r2, [r3, #12]
 3399 00e0 8281     		strh	r2, [r0, #12]	@ movhi
 3400              		.loc 7 134 13 view .LVU1077
 3401 00e2 9A68     		ldr	r2, [r3, #8]
 3402 00e4 8260     		str	r2, [r0, #8]
 3403              		.loc 7 134 13 view .LVU1078
 3404 00e6 5B68     		ldr	r3, [r3, #4]
 3405 00e8 4360     		str	r3, [r0, #4]
 3406              		.loc 7 134 28 view .LVU1079
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 3407              		.loc 7 135 13 view .LVU1080
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 3408              		.loc 7 62 20 is_stmt 0 view .LVU1081
 3409 00ea 0020     		movs	r0, #0
 3410              	.LVL362:
 3411              		.loc 7 135 13 view .LVU1082
 3412 00ec 7047     		bx	lr
 3413              	.LVL363:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 95


 3414              	.L211:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3415              		.loc 7 72 9 view .LVU1083
 3416 00ee 4FF0FF30 		mov	r0, #-1
 3417              	.LVL364:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** #endif
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         default:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             /*  Reporting argument error if fftSize is not valid value */
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             status = ARM_MATH_ARGUMENT_ERROR;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****             break;
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         }
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c ****         return (status);
 3418              		.loc 7 145 9 is_stmt 1 view .LVU1084
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_f64.c **** }
 3419              		.loc 7 146 1 is_stmt 0 view .LVU1085
 3420 00f2 7047     		bx	lr
 3421              	.L219:
 3422              		.align	2
 3423              	.L218:
 3424 00f4 00000000 		.word	arm_cfft_sR_f64_len4096
 3425 00f8 00000000 		.word	arm_cfft_sR_f64_len128
 3426 00fc 00000000 		.word	arm_cfft_sR_f64_len32
 3427 0100 00000000 		.word	arm_cfft_sR_f64_len1024
 3428 0104 00000000 		.word	arm_cfft_sR_f64_len2048
 3429 0108 00000000 		.word	arm_cfft_sR_f64_len512
 3430 010c 00000000 		.word	arm_cfft_sR_f64_len256
 3431 0110 00000000 		.word	arm_cfft_sR_f64_len64
 3432 0114 00000000 		.word	arm_cfft_sR_f64_len16
 3433              		.cfi_endproc
 3434              	.LFE139:
 3436              		.section	.text.arm_cfft_init_q15,"ax",%progbits
 3437              		.align	1
 3438              		.global	arm_cfft_init_q15
 3439              		.syntax unified
 3440              		.thumb
 3441              		.thumb_func
 3443              	arm_cfft_init_q15:
 3444              	.LVL365:
 3445              	.LFB140:
 3446              		.file 8 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * Title:        arm_cfft_init_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * Description:  Initialization function for cfft q15 instance
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 96


  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #define FFTINIT(EXT,SIZE)                                           \
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   S->bitRevLength = arm_cfft_sR_##EXT##_len##SIZE.bitRevLength;        \
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   S->pBitRevTable = arm_cfft_sR_##EXT##_len##SIZE.pBitRevTable;         \
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   S->pTwiddle = arm_cfft_sR_##EXT##_len##SIZE.pTwiddle;
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** /**
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   @addtogroup ComplexFFT
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   @{
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  */
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** /**
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   @brief         Initialization function for the cfft q15 function
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   @param[in,out] S              points to an instance of the floating-point CFFT structure
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   @param[in]     fftLen         fft length (number of complex samples)
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   @return        execution status
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   @par          Use of this function is mandatory only for the MVE version of the FFT.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                 Other versions can still initialize directly the data structure using 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                 variables declared in arm_const_structs.h
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  */
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #include "dsp/transform_functions.h"
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #include "arm_common_tables.h"
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #include "arm_const_structs.h"
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if defined(ARM_MATH_MVEI)  && !defined(ARM_MATH_AUTOVECTORIZE)
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #include "arm_vec_fft.h"
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #include "arm_mve_tables.h"
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** arm_status arm_cfft_radix4by2_rearrange_twiddles_q15(arm_cfft_instance_q15 *S, int twidCoefModifier
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** {
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                                                                   
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         switch (S->fftLen >> (twidCoefModifier - 1)) {  
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 4096U:                                                                                
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_4096_q15;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_4096_q15;     
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 97


  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_4096_q15;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_4096_q15;    
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_4096_q15;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_4096_q15;                 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break; 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif                                  
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 1024U:                                                                                
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_1024_q15;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_1024_q15;     
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_1024_q15;
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_1024_q15;    
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_1024_q15;
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_1024_q15;                 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;                                                                                 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  #endif 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 256U:                                                                                 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_256_q15;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_256_q15;     
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_256_q15;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_256_q15;    
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_256_q15;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_256_q15;    
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;                     
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 64U:                                                                                  
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_64_q15;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_64_q15;     
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_64_q15;
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_64_q15;    
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_64_q15;
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_64_q15;                   
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;  
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif                                                                               
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****               
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 16U:                                                                                  
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_16_q15;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_16_q15;     
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_16_q15;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_16_q15;    
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_16_q15;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 98


 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_16_q15;                   
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;  
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif                                                                               
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                                                                                                    
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         default:  
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             return(ARM_MATH_ARGUMENT_ERROR);                                                       
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;                                                                                 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /* invalid sizes already filtered */                                                   
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         }                                                                                          
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         return(ARM_MATH_SUCCESS);
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** }
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** arm_status arm_cfft_init_q15(
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   arm_cfft_instance_q15 * S,
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   uint16_t fftLen)
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** {
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         /*  Initialise the default arm status */                                
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         arm_status status = ARM_MATH_SUCCESS;                                   
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                                                                                 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         /*  Initialise the FFT length */                                        
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         S->fftLen = fftLen;                                                     
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                                                                                 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         /*  Initialise the Twiddle coefficient pointer */                       
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         S->pTwiddle = NULL;                         
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                                                                                 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                                                                                 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         /*  Initializations of Instance structure depending on the FFT length */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         switch (S->fftLen) {                                                    
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initializations of structure parameters for 4096 point FFT */   
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 4096U:  
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initialise the bit reversal table modifier */                   
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH;      
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_4096;   
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pTwiddle = (q15_t *)twiddleCoef_4096_q15;       
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q15(S, 1);               
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;                                                              
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initializations of structure parameters for 2048 point FFT */   
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 2048U:                                                             
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initialise the bit reversal table modifier */                   
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH;      
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_2048;
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pTwiddle = (q15_t *)twiddleCoef_2048_q15;          
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q15(S, 2);           
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;     
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initializations of structure parameters for 1024 point FFT */   
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 99


 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 1024U:                                                             
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initialise the bit reversal table modifier */                   
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH;      
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_1024; 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pTwiddle = (q15_t *)twiddleCoef_1024_q15;         
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q15(S, 1);           
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;                                                              
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initializations of structure parameters for 512 point FFT */    
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 512U:                                                              
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initialise the bit reversal table modifier */                   
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH;       
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_512;  
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pTwiddle = (q15_t *)twiddleCoef_512_q15;         
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q15(S, 2);           
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;                                                              
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 256U:                                                              
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH;       
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_256; 
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pTwiddle = (q15_t *)twiddleCoef_256_q15;          
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q15(S, 1);           
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;  
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif                                                            
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                  
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 128U:                                                              
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH;       
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_128; 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pTwiddle = (q15_t *)twiddleCoef_128_q15;          
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q15(S, 2);           
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;                                                              
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif 
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 64U:                                                               
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH;        
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_64;  
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pTwiddle = (q15_t *)twiddleCoef_64_q15;          
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q15(S, 1);           
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;                                                              
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif 
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 32U:                                                               
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH;        
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_32;  
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pTwiddle = (q15_t *)twiddleCoef_32_q15;          
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q15(S, 2);           
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;                                                              
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 100


 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 16U:                                                               
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initializations of structure parameters for 16 point FFT */     
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH;        
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_16; 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             S->pTwiddle = (q15_t *)twiddleCoef_16_q15;           
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q15(S, 1);           
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;                                                              
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif                                                                             
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                                                                          
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         default:                                                                
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Reporting argument error if fftSize is not valid value */       
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             status = ARM_MATH_ARGUMENT_ERROR;                                   
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;                                                              
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         }                                                                       
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                                                                                 
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****                                                                                 
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         return (status);     
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** }
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #else
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** arm_status arm_cfft_init_q15(
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   arm_cfft_instance_q15 * S,
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****   uint16_t fftLen)
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** {
 3447              		.loc 8 265 1 is_stmt 1 view -0
 3448              		.cfi_startproc
 3449              		@ args = 0, pretend = 0, frame = 0
 3450              		@ frame_needed = 0, uses_anonymous_args = 0
 3451              		@ link register save eliminated.
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         /*  Initialise the default arm status */
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         arm_status status = ARM_MATH_SUCCESS;
 3452              		.loc 8 267 9 view .LVU1087
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         /*  Initialise the FFT length */
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         S->fftLen = fftLen;
 3453              		.loc 8 270 9 view .LVU1088
 3454              		.loc 8 270 19 is_stmt 0 view .LVU1089
 3455 0000 0180     		strh	r1, [r0]	@ movhi
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         /*  Initialise the Twiddle coefficient pointer */
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         S->pTwiddle = NULL;
 3456              		.loc 8 273 9 is_stmt 1 view .LVU1090
 3457              		.loc 8 273 21 is_stmt 0 view .LVU1091
 3458 0002 0023     		movs	r3, #0
 3459 0004 4360     		str	r3, [r0, #4]
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         /*  Initializations of Instance structure depending on the FFT length */
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         switch (S->fftLen) {
 3460              		.loc 8 277 9 is_stmt 1 view .LVU1092
 3461 0006 B1F5807F 		cmp	r1, #256
 3462 000a 55D0     		beq	.L221
 3463 000c 0FD9     		bls	.L234
 3464 000e B1F5006F 		cmp	r1, #2048
 3465 0012 3FD0     		beq	.L229
 3466 0014 2CD9     		bls	.L235
 3467 0016 B1F5805F 		cmp	r1, #4096
 3468 001a 68D1     		bne	.L233
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 101


 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initializations of structure parameters for 4096 point FFT */
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 4096U:
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initialise the bit reversal table modifier */
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             FFTINIT(q15,4096);
 3469              		.loc 8 282 13 view .LVU1093
 3470 001c 354B     		ldr	r3, .L240
 3471 001e 9A89     		ldrh	r2, [r3, #12]
 3472 0020 8281     		strh	r2, [r0, #12]	@ movhi
 3473              		.loc 8 282 13 view .LVU1094
 3474 0022 9A68     		ldr	r2, [r3, #8]
 3475 0024 8260     		str	r2, [r0, #8]
 3476              		.loc 8 282 13 view .LVU1095
 3477 0026 5B68     		ldr	r3, [r3, #4]
 3478 0028 4360     		str	r3, [r0, #4]
 3479              		.loc 8 282 30 view .LVU1096
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3480              		.loc 8 283 13 view .LVU1097
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3481              		.loc 8 267 20 is_stmt 0 view .LVU1098
 3482 002a 0020     		movs	r0, #0
 3483              	.LVL366:
 3484              		.loc 8 283 13 view .LVU1099
 3485 002c 7047     		bx	lr
 3486              	.LVL367:
 3487              	.L234:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3488              		.loc 8 277 9 view .LVU1100
 3489 002e 4029     		cmp	r1, #64
 3490 0030 4BD0     		beq	.L223
 3491 0032 0AD9     		bls	.L236
 3492 0034 8029     		cmp	r1, #128
 3493 0036 18D1     		bne	.L237
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initializations of structure parameters for 2048 point FFT */
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 2048U:
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initialise the bit reversal table modifier */
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             FFTINIT(q15,2048);
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initializations of structure parameters for 1024 point FFT */
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 1024U:
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initialise the bit reversal table modifier */
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             FFTINIT(q15,1024);
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initializations of structure parameters for 512 point FFT */
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 512U:
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initialise the bit reversal table modifier */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 102


 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             FFTINIT(q15,512);
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 256U:
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             FFTINIT(q15,256);
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 128U:
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             FFTINIT(q15,128);
 3494              		.loc 8 320 13 is_stmt 1 view .LVU1101
 3495 0038 2F4B     		ldr	r3, .L240+4
 3496 003a 9A89     		ldrh	r2, [r3, #12]
 3497 003c 8281     		strh	r2, [r0, #12]	@ movhi
 3498              		.loc 8 320 13 view .LVU1102
 3499 003e 9A68     		ldr	r2, [r3, #8]
 3500 0040 8260     		str	r2, [r0, #8]
 3501              		.loc 8 320 13 view .LVU1103
 3502 0042 5B68     		ldr	r3, [r3, #4]
 3503 0044 4360     		str	r3, [r0, #4]
 3504              		.loc 8 320 29 view .LVU1104
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3505              		.loc 8 321 13 view .LVU1105
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3506              		.loc 8 267 20 is_stmt 0 view .LVU1106
 3507 0046 0020     		movs	r0, #0
 3508              	.LVL368:
 3509              		.loc 8 321 13 view .LVU1107
 3510 0048 7047     		bx	lr
 3511              	.LVL369:
 3512              	.L236:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3513              		.loc 8 277 9 view .LVU1108
 3514 004a 1029     		cmp	r1, #16
 3515 004c 46D0     		beq	.L225
 3516 004e 2029     		cmp	r1, #32
 3517 0050 08D1     		bne	.L238
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif 
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 64U:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             FFTINIT(q15,64);
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif 
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 32U:
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             FFTINIT(q15,32);
 3518              		.loc 8 332 13 is_stmt 1 view .LVU1109
 3519 0052 2A4B     		ldr	r3, .L240+8
 3520 0054 9A89     		ldrh	r2, [r3, #12]
 3521 0056 8281     		strh	r2, [r0, #12]	@ movhi
 3522              		.loc 8 332 13 view .LVU1110
 3523 0058 9A68     		ldr	r2, [r3, #8]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 103


 3524 005a 8260     		str	r2, [r0, #8]
 3525              		.loc 8 332 13 view .LVU1111
 3526 005c 5B68     		ldr	r3, [r3, #4]
 3527 005e 4360     		str	r3, [r0, #4]
 3528              		.loc 8 332 28 view .LVU1112
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3529              		.loc 8 333 13 view .LVU1113
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3530              		.loc 8 267 20 is_stmt 0 view .LVU1114
 3531 0060 0020     		movs	r0, #0
 3532              	.LVL370:
 3533              		.loc 8 333 13 view .LVU1115
 3534 0062 7047     		bx	lr
 3535              	.LVL371:
 3536              	.L238:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3537              		.loc 8 277 9 view .LVU1116
 3538 0064 4FF0FF30 		mov	r0, #-1
 3539              	.LVL372:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3540              		.loc 8 277 9 view .LVU1117
 3541 0068 7047     		bx	lr
 3542              	.LVL373:
 3543              	.L237:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3544              		.loc 8 277 9 view .LVU1118
 3545 006a 4FF0FF30 		mov	r0, #-1
 3546              	.LVL374:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3547              		.loc 8 277 9 view .LVU1119
 3548 006e 7047     		bx	lr
 3549              	.LVL375:
 3550              	.L235:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3551              		.loc 8 277 9 view .LVU1120
 3552 0070 B1F5007F 		cmp	r1, #512
 3553 0074 17D0     		beq	.L231
 3554 0076 B1F5806F 		cmp	r1, #1024
 3555 007a 08D1     		bne	.L239
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3556              		.loc 8 299 13 is_stmt 1 view .LVU1121
 3557 007c 204B     		ldr	r3, .L240+12
 3558 007e 9A89     		ldrh	r2, [r3, #12]
 3559 0080 8281     		strh	r2, [r0, #12]	@ movhi
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3560              		.loc 8 299 13 view .LVU1122
 3561 0082 9A68     		ldr	r2, [r3, #8]
 3562 0084 8260     		str	r2, [r0, #8]
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3563              		.loc 8 299 13 view .LVU1123
 3564 0086 5B68     		ldr	r3, [r3, #4]
 3565 0088 4360     		str	r3, [r0, #4]
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3566              		.loc 8 299 30 view .LVU1124
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 3567              		.loc 8 301 13 view .LVU1125
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 104


 3568              		.loc 8 267 20 is_stmt 0 view .LVU1126
 3569 008a 0020     		movs	r0, #0
 3570              	.LVL376:
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 3571              		.loc 8 301 13 view .LVU1127
 3572 008c 7047     		bx	lr
 3573              	.LVL377:
 3574              	.L239:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3575              		.loc 8 277 9 view .LVU1128
 3576 008e 4FF0FF30 		mov	r0, #-1
 3577              	.LVL378:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3578              		.loc 8 277 9 view .LVU1129
 3579 0092 7047     		bx	lr
 3580              	.LVL379:
 3581              	.L229:
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3582              		.loc 8 290 13 is_stmt 1 view .LVU1130
 3583 0094 1B4B     		ldr	r3, .L240+16
 3584 0096 9A89     		ldrh	r2, [r3, #12]
 3585 0098 8281     		strh	r2, [r0, #12]	@ movhi
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3586              		.loc 8 290 13 view .LVU1131
 3587 009a 9A68     		ldr	r2, [r3, #8]
 3588 009c 8260     		str	r2, [r0, #8]
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3589              		.loc 8 290 13 view .LVU1132
 3590 009e 5B68     		ldr	r3, [r3, #4]
 3591 00a0 4360     		str	r3, [r0, #4]
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3592              		.loc 8 290 30 view .LVU1133
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 3593              		.loc 8 292 13 view .LVU1134
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3594              		.loc 8 267 20 is_stmt 0 view .LVU1135
 3595 00a2 0020     		movs	r0, #0
 3596              	.LVL380:
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 3597              		.loc 8 292 13 view .LVU1136
 3598 00a4 7047     		bx	lr
 3599              	.LVL381:
 3600              	.L231:
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3601              		.loc 8 308 13 is_stmt 1 view .LVU1137
 3602 00a6 184B     		ldr	r3, .L240+20
 3603 00a8 9A89     		ldrh	r2, [r3, #12]
 3604 00aa 8281     		strh	r2, [r0, #12]	@ movhi
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3605              		.loc 8 308 13 view .LVU1138
 3606 00ac 9A68     		ldr	r2, [r3, #8]
 3607 00ae 8260     		str	r2, [r0, #8]
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3608              		.loc 8 308 13 view .LVU1139
 3609 00b0 5B68     		ldr	r3, [r3, #4]
 3610 00b2 4360     		str	r3, [r0, #4]
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 105


 3611              		.loc 8 308 29 view .LVU1140
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 3612              		.loc 8 309 13 view .LVU1141
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3613              		.loc 8 267 20 is_stmt 0 view .LVU1142
 3614 00b4 0020     		movs	r0, #0
 3615              	.LVL382:
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 3616              		.loc 8 309 13 view .LVU1143
 3617 00b6 7047     		bx	lr
 3618              	.LVL383:
 3619              	.L221:
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3620              		.loc 8 314 13 is_stmt 1 view .LVU1144
 3621 00b8 144B     		ldr	r3, .L240+24
 3622 00ba 9A89     		ldrh	r2, [r3, #12]
 3623 00bc 8281     		strh	r2, [r0, #12]	@ movhi
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3624              		.loc 8 314 13 view .LVU1145
 3625 00be 9A68     		ldr	r2, [r3, #8]
 3626 00c0 8260     		str	r2, [r0, #8]
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3627              		.loc 8 314 13 view .LVU1146
 3628 00c2 5B68     		ldr	r3, [r3, #4]
 3629 00c4 4360     		str	r3, [r0, #4]
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3630              		.loc 8 314 29 view .LVU1147
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 3631              		.loc 8 315 13 view .LVU1148
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3632              		.loc 8 267 20 is_stmt 0 view .LVU1149
 3633 00c6 0020     		movs	r0, #0
 3634              	.LVL384:
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 3635              		.loc 8 315 13 view .LVU1150
 3636 00c8 7047     		bx	lr
 3637              	.LVL385:
 3638              	.L223:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3639              		.loc 8 326 13 is_stmt 1 view .LVU1151
 3640 00ca 114B     		ldr	r3, .L240+28
 3641 00cc 9A89     		ldrh	r2, [r3, #12]
 3642 00ce 8281     		strh	r2, [r0, #12]	@ movhi
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3643              		.loc 8 326 13 view .LVU1152
 3644 00d0 9A68     		ldr	r2, [r3, #8]
 3645 00d2 8260     		str	r2, [r0, #8]
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3646              		.loc 8 326 13 view .LVU1153
 3647 00d4 5B68     		ldr	r3, [r3, #4]
 3648 00d6 4360     		str	r3, [r0, #4]
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3649              		.loc 8 326 28 view .LVU1154
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif 
 3650              		.loc 8 327 13 view .LVU1155
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3651              		.loc 8 267 20 is_stmt 0 view .LVU1156
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 106


 3652 00d8 0020     		movs	r0, #0
 3653              	.LVL386:
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif 
 3654              		.loc 8 327 13 view .LVU1157
 3655 00da 7047     		bx	lr
 3656              	.LVL387:
 3657              	.L225:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif 
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         case 16U:
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Initializations of structure parameters for 16 point FFT */
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             FFTINIT(q15,16);
 3658              		.loc 8 339 13 is_stmt 1 view .LVU1158
 3659 00dc 0D4B     		ldr	r3, .L240+32
 3660 00de 9A89     		ldrh	r2, [r3, #12]
 3661 00e0 8281     		strh	r2, [r0, #12]	@ movhi
 3662              		.loc 8 339 13 view .LVU1159
 3663 00e2 9A68     		ldr	r2, [r3, #8]
 3664 00e4 8260     		str	r2, [r0, #8]
 3665              		.loc 8 339 13 view .LVU1160
 3666 00e6 5B68     		ldr	r3, [r3, #4]
 3667 00e8 4360     		str	r3, [r0, #4]
 3668              		.loc 8 339 28 view .LVU1161
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 3669              		.loc 8 340 13 view .LVU1162
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 3670              		.loc 8 267 20 is_stmt 0 view .LVU1163
 3671 00ea 0020     		movs	r0, #0
 3672              	.LVL388:
 3673              		.loc 8 340 13 view .LVU1164
 3674 00ec 7047     		bx	lr
 3675              	.LVL389:
 3676              	.L233:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3677              		.loc 8 277 9 view .LVU1165
 3678 00ee 4FF0FF30 		mov	r0, #-1
 3679              	.LVL390:
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** #endif
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         default:
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             /*  Reporting argument error if fftSize is not valid value */
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             status = ARM_MATH_ARGUMENT_ERROR;
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****             break;
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         }
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** 
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c ****         return (status);
 3680              		.loc 8 350 9 is_stmt 1 view .LVU1166
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q15.c **** }
 3681              		.loc 8 351 1 is_stmt 0 view .LVU1167
 3682 00f2 7047     		bx	lr
 3683              	.L241:
 3684              		.align	2
 3685              	.L240:
 3686 00f4 00000000 		.word	arm_cfft_sR_q15_len4096
 3687 00f8 00000000 		.word	arm_cfft_sR_q15_len128
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 107


 3688 00fc 00000000 		.word	arm_cfft_sR_q15_len32
 3689 0100 00000000 		.word	arm_cfft_sR_q15_len1024
 3690 0104 00000000 		.word	arm_cfft_sR_q15_len2048
 3691 0108 00000000 		.word	arm_cfft_sR_q15_len512
 3692 010c 00000000 		.word	arm_cfft_sR_q15_len256
 3693 0110 00000000 		.word	arm_cfft_sR_q15_len64
 3694 0114 00000000 		.word	arm_cfft_sR_q15_len16
 3695              		.cfi_endproc
 3696              	.LFE140:
 3698              		.section	.text.arm_cfft_init_q31,"ax",%progbits
 3699              		.align	1
 3700              		.global	arm_cfft_init_q31
 3701              		.syntax unified
 3702              		.thumb
 3703              		.thumb_func
 3705              	arm_cfft_init_q31:
 3706              	.LVL391:
 3707              	.LFB141:
 3708              		.file 9 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * Title:        arm_cfft_init_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * Description:  Initialization function for cfft q31 instance
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #define FFTINIT(EXT,SIZE)                                           \
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   S->bitRevLength = arm_cfft_sR_##EXT##_len##SIZE.bitRevLength;        \
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   S->pBitRevTable = arm_cfft_sR_##EXT##_len##SIZE.pBitRevTable;         \
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   S->pTwiddle = arm_cfft_sR_##EXT##_len##SIZE.pTwiddle;
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** /**
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   @addtogroup ComplexFFT
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   @{
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  */
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 108


  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** /**
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   @brief         Initialization function for the cfft q31 function
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   @param[in,out] S              points to an instance of the floating-point CFFT structure
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   @param[in]     fftLen         fft length (number of complex samples)
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   @return        execution status
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   @par          Use of this function is mandatory only for the MVE version of the FFT.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                 Other versions can still initialize directly the data structure using 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                 variables declared in arm_const_structs.h
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  */
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #include "dsp/transform_functions.h"
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #include "arm_common_tables.h"
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #include "arm_const_structs.h"
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if defined(ARM_MATH_MVEI)  && !defined(ARM_MATH_AUTOVECTORIZE)
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #include "arm_vec_fft.h"
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #include "arm_mve_tables.h"
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** arm_status arm_cfft_radix4by2_rearrange_twiddles_q31(arm_cfft_instance_q31 *S, int twidCoefModifier
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** {
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                                                                   
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         switch (S->fftLen >> (twidCoefModifier - 1)) {  
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 4096U:                                                                                
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_4096_q31;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_4096_q31;     
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_4096_q31;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_4096_q31;    
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_4096_q31;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_4096_q31;                 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break; 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif                                  
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 1024U:                                                                                
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_1024_q31;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_1024_q31;     
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_1024_q31;
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_1024_q31;    
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_1024_q31;
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_1024_q31;                 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;                                                                                 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  #endif 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****  #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 256U:                                                                                 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_256_q31;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 109


  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_256_q31;     
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_256_q31;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_256_q31;    
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_256_q31;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_256_q31;    
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;                     
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 64U:                                                                                  
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_64_q31;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_64_q31;     
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_64_q31;
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_64_q31;    
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_64_q31;
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_64_q31;                   
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;  
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif                                                                               
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****               
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 16U:                                                                                  
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride1_arr = rearranged_twiddle_tab_stride1_arr_16_q31;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride1  =  rearranged_twiddle_stride1_16_q31;     
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride2_arr = rearranged_twiddle_tab_stride2_arr_16_q31;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride2  =  rearranged_twiddle_stride2_16_q31;    
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_tab_stride3_arr = rearranged_twiddle_tab_stride3_arr_16_q31;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->rearranged_twiddle_stride3  =  rearranged_twiddle_stride3_16_q31;                   
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;  
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif                                                                               
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                                                                                                    
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         default:  
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             return(ARM_MATH_ARGUMENT_ERROR);                                                       
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;                                                                                 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /* invalid sizes already filtered */                                                   
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         }                                                                                          
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         return(ARM_MATH_SUCCESS);
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** }
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** arm_status arm_cfft_init_q31(
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   arm_cfft_instance_q31 * S,
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   uint16_t fftLen)
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** {
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         /*  Initialise the default arm status */                                
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         arm_status status = ARM_MATH_SUCCESS;                                   
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                                                                                 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 110


 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         /*  Initialise the FFT length */                                        
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         S->fftLen = fftLen;                                                     
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                                                                                 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         /*  Initialise the Twiddle coefficient pointer */                       
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         S->pTwiddle = NULL;                         
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                                                                                 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                                                                                 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         /*  Initializations of Instance structure depending on the FFT length */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         switch (S->fftLen) {                                                    
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initializations of structure parameters for 4096 point FFT */   
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 4096U:  
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initialise the bit reversal table modifier */                   
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH;      
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_4096;   
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pTwiddle = (q31_t *)twiddleCoef_4096_q31;       
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q31(S, 1);               
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;                                                              
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initializations of structure parameters for 2048 point FFT */   
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 2048U:                                                             
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initialise the bit reversal table modifier */                   
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH;      
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_2048;
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pTwiddle = (q31_t *)twiddleCoef_2048_q31;          
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q31(S, 2);           
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;     
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initializations of structure parameters for 1024 point FFT */   
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 1024U:                                                             
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initialise the bit reversal table modifier */                   
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH;      
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_1024; 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pTwiddle = (q31_t *)twiddleCoef_1024_q31;         
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q31(S, 1);           
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;                                                              
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initializations of structure parameters for 512 point FFT */    
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 512U:                                                              
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initialise the bit reversal table modifier */                   
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_512_TABLE_LENGTH;       
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_512;  
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pTwiddle = (q31_t *)twiddleCoef_512_q31;         
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q31(S, 2);           
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;                                                              
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 256U:                                                              
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_256_TABLE_LENGTH;       
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_256; 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 111


 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pTwiddle = (q31_t *)twiddleCoef_256_q31;          
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q31(S, 1);           
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;  
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif                                                            
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                  
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 128U:                                                              
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_128_TABLE_LENGTH;       
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_128; 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pTwiddle = (q31_t *)twiddleCoef_128_q31;          
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q31(S, 2);           
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;                                                              
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif 
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 64U:                                                               
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_64_TABLE_LENGTH;        
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_64;  
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pTwiddle = (q31_t *)twiddleCoef_64_q31;          
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q31(S, 1);           
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;                                                              
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif 
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 32U:                                                               
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_32_TABLE_LENGTH;        
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_32;  
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pTwiddle = (q31_t *)twiddleCoef_32_q31;          
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q31(S, 2);           
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;                                                              
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_BITREVIDX_
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 16U:                                                               
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initializations of structure parameters for 16 point FFT */     
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->bitRevLength = ARMBITREVINDEXTABLE_FIXED_16_TABLE_LENGTH;        
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pBitRevTable = (uint16_t *)armBitRevIndexTable_fixed_16; 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             S->pTwiddle = (q31_t *)twiddleCoef_16_q31;           
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             status=arm_cfft_radix4by2_rearrange_twiddles_q31(S, 1);           
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;                                                              
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif                                                                             
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                                                                          
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         default:                                                                
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Reporting argument error if fftSize is not valid value */       
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             status = ARM_MATH_ARGUMENT_ERROR;                                   
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;                                                              
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         }                                                                       
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                                                                                 
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****                                                                                 
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         return (status);     
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** }
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #else
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** arm_status arm_cfft_init_q31(
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   arm_cfft_instance_q31 * S,
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****   uint16_t fftLen)
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** {
 3709              		.loc 9 265 1 is_stmt 1 view -0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 112


 3710              		.cfi_startproc
 3711              		@ args = 0, pretend = 0, frame = 0
 3712              		@ frame_needed = 0, uses_anonymous_args = 0
 3713              		@ link register save eliminated.
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         /*  Initialise the default arm status */
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         arm_status status = ARM_MATH_SUCCESS;
 3714              		.loc 9 267 9 view .LVU1169
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         /*  Initialise the FFT length */
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         S->fftLen = fftLen;
 3715              		.loc 9 270 9 view .LVU1170
 3716              		.loc 9 270 19 is_stmt 0 view .LVU1171
 3717 0000 0180     		strh	r1, [r0]	@ movhi
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         /*  Initialise the Twiddle coefficient pointer */
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         S->pTwiddle = NULL;
 3718              		.loc 9 273 9 is_stmt 1 view .LVU1172
 3719              		.loc 9 273 21 is_stmt 0 view .LVU1173
 3720 0002 0023     		movs	r3, #0
 3721 0004 4360     		str	r3, [r0, #4]
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         /*  Initializations of Instance structure depending on the FFT length */
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         switch (S->fftLen) {
 3722              		.loc 9 277 9 is_stmt 1 view .LVU1174
 3723 0006 B1F5807F 		cmp	r1, #256
 3724 000a 55D0     		beq	.L243
 3725 000c 0FD9     		bls	.L256
 3726 000e B1F5006F 		cmp	r1, #2048
 3727 0012 3FD0     		beq	.L251
 3728 0014 2CD9     		bls	.L257
 3729 0016 B1F5805F 		cmp	r1, #4096
 3730 001a 68D1     		bne	.L255
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initializations of structure parameters for 4096 point FFT */
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 4096U:
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initialise the bit reversal table modifier */
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             FFTINIT(q31,4096);
 3731              		.loc 9 282 13 view .LVU1175
 3732 001c 354B     		ldr	r3, .L262
 3733 001e 9A89     		ldrh	r2, [r3, #12]
 3734 0020 8281     		strh	r2, [r0, #12]	@ movhi
 3735              		.loc 9 282 13 view .LVU1176
 3736 0022 9A68     		ldr	r2, [r3, #8]
 3737 0024 8260     		str	r2, [r0, #8]
 3738              		.loc 9 282 13 view .LVU1177
 3739 0026 5B68     		ldr	r3, [r3, #4]
 3740 0028 4360     		str	r3, [r0, #4]
 3741              		.loc 9 282 30 view .LVU1178
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3742              		.loc 9 283 13 view .LVU1179
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3743              		.loc 9 267 20 is_stmt 0 view .LVU1180
 3744 002a 0020     		movs	r0, #0
 3745              	.LVL392:
 3746              		.loc 9 283 13 view .LVU1181
 3747 002c 7047     		bx	lr
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 113


 3748              	.LVL393:
 3749              	.L256:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3750              		.loc 9 277 9 view .LVU1182
 3751 002e 4029     		cmp	r1, #64
 3752 0030 4BD0     		beq	.L245
 3753 0032 0AD9     		bls	.L258
 3754 0034 8029     		cmp	r1, #128
 3755 0036 18D1     		bne	.L259
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initializations of structure parameters for 2048 point FFT */
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 2048U:
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initialise the bit reversal table modifier */
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             FFTINIT(q31,2048);
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initializations of structure parameters for 1024 point FFT */
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 1024U:
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initialise the bit reversal table modifier */
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             FFTINIT(q31,1024);
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initializations of structure parameters for 512 point FFT */
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 512U:
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initialise the bit reversal table modifier */
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             FFTINIT(q31,512);
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 256U:
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             FFTINIT(q31,256);
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 128U:
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             FFTINIT(q31,128);
 3756              		.loc 9 320 13 is_stmt 1 view .LVU1183
 3757 0038 2F4B     		ldr	r3, .L262+4
 3758 003a 9A89     		ldrh	r2, [r3, #12]
 3759 003c 8281     		strh	r2, [r0, #12]	@ movhi
 3760              		.loc 9 320 13 view .LVU1184
 3761 003e 9A68     		ldr	r2, [r3, #8]
 3762 0040 8260     		str	r2, [r0, #8]
 3763              		.loc 9 320 13 view .LVU1185
 3764 0042 5B68     		ldr	r3, [r3, #4]
 3765 0044 4360     		str	r3, [r0, #4]
 3766              		.loc 9 320 29 view .LVU1186
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 114


 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3767              		.loc 9 321 13 view .LVU1187
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3768              		.loc 9 267 20 is_stmt 0 view .LVU1188
 3769 0046 0020     		movs	r0, #0
 3770              	.LVL394:
 3771              		.loc 9 321 13 view .LVU1189
 3772 0048 7047     		bx	lr
 3773              	.LVL395:
 3774              	.L258:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3775              		.loc 9 277 9 view .LVU1190
 3776 004a 1029     		cmp	r1, #16
 3777 004c 46D0     		beq	.L247
 3778 004e 2029     		cmp	r1, #32
 3779 0050 08D1     		bne	.L260
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif 
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 64U:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             FFTINIT(q31,64);
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif 
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 32U:
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             FFTINIT(q31,32);
 3780              		.loc 9 332 13 is_stmt 1 view .LVU1191
 3781 0052 2A4B     		ldr	r3, .L262+8
 3782 0054 9A89     		ldrh	r2, [r3, #12]
 3783 0056 8281     		strh	r2, [r0, #12]	@ movhi
 3784              		.loc 9 332 13 view .LVU1192
 3785 0058 9A68     		ldr	r2, [r3, #8]
 3786 005a 8260     		str	r2, [r0, #8]
 3787              		.loc 9 332 13 view .LVU1193
 3788 005c 5B68     		ldr	r3, [r3, #4]
 3789 005e 4360     		str	r3, [r0, #4]
 3790              		.loc 9 332 28 view .LVU1194
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3791              		.loc 9 333 13 view .LVU1195
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3792              		.loc 9 267 20 is_stmt 0 view .LVU1196
 3793 0060 0020     		movs	r0, #0
 3794              	.LVL396:
 3795              		.loc 9 333 13 view .LVU1197
 3796 0062 7047     		bx	lr
 3797              	.LVL397:
 3798              	.L260:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3799              		.loc 9 277 9 view .LVU1198
 3800 0064 4FF0FF30 		mov	r0, #-1
 3801              	.LVL398:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3802              		.loc 9 277 9 view .LVU1199
 3803 0068 7047     		bx	lr
 3804              	.LVL399:
 3805              	.L259:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 115


 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3806              		.loc 9 277 9 view .LVU1200
 3807 006a 4FF0FF30 		mov	r0, #-1
 3808              	.LVL400:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3809              		.loc 9 277 9 view .LVU1201
 3810 006e 7047     		bx	lr
 3811              	.LVL401:
 3812              	.L257:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3813              		.loc 9 277 9 view .LVU1202
 3814 0070 B1F5007F 		cmp	r1, #512
 3815 0074 17D0     		beq	.L253
 3816 0076 B1F5806F 		cmp	r1, #1024
 3817 007a 08D1     		bne	.L261
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3818              		.loc 9 299 13 is_stmt 1 view .LVU1203
 3819 007c 204B     		ldr	r3, .L262+12
 3820 007e 9A89     		ldrh	r2, [r3, #12]
 3821 0080 8281     		strh	r2, [r0, #12]	@ movhi
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3822              		.loc 9 299 13 view .LVU1204
 3823 0082 9A68     		ldr	r2, [r3, #8]
 3824 0084 8260     		str	r2, [r0, #8]
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3825              		.loc 9 299 13 view .LVU1205
 3826 0086 5B68     		ldr	r3, [r3, #4]
 3827 0088 4360     		str	r3, [r0, #4]
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3828              		.loc 9 299 30 view .LVU1206
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 3829              		.loc 9 301 13 view .LVU1207
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3830              		.loc 9 267 20 is_stmt 0 view .LVU1208
 3831 008a 0020     		movs	r0, #0
 3832              	.LVL402:
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 3833              		.loc 9 301 13 view .LVU1209
 3834 008c 7047     		bx	lr
 3835              	.LVL403:
 3836              	.L261:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3837              		.loc 9 277 9 view .LVU1210
 3838 008e 4FF0FF30 		mov	r0, #-1
 3839              	.LVL404:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3840              		.loc 9 277 9 view .LVU1211
 3841 0092 7047     		bx	lr
 3842              	.LVL405:
 3843              	.L251:
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3844              		.loc 9 290 13 is_stmt 1 view .LVU1212
 3845 0094 1B4B     		ldr	r3, .L262+16
 3846 0096 9A89     		ldrh	r2, [r3, #12]
 3847 0098 8281     		strh	r2, [r0, #12]	@ movhi
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3848              		.loc 9 290 13 view .LVU1213
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 116


 3849 009a 9A68     		ldr	r2, [r3, #8]
 3850 009c 8260     		str	r2, [r0, #8]
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3851              		.loc 9 290 13 view .LVU1214
 3852 009e 5B68     		ldr	r3, [r3, #4]
 3853 00a0 4360     		str	r3, [r0, #4]
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3854              		.loc 9 290 30 view .LVU1215
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 3855              		.loc 9 292 13 view .LVU1216
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3856              		.loc 9 267 20 is_stmt 0 view .LVU1217
 3857 00a2 0020     		movs	r0, #0
 3858              	.LVL406:
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 3859              		.loc 9 292 13 view .LVU1218
 3860 00a4 7047     		bx	lr
 3861              	.LVL407:
 3862              	.L253:
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3863              		.loc 9 308 13 is_stmt 1 view .LVU1219
 3864 00a6 184B     		ldr	r3, .L262+20
 3865 00a8 9A89     		ldrh	r2, [r3, #12]
 3866 00aa 8281     		strh	r2, [r0, #12]	@ movhi
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3867              		.loc 9 308 13 view .LVU1220
 3868 00ac 9A68     		ldr	r2, [r3, #8]
 3869 00ae 8260     		str	r2, [r0, #8]
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3870              		.loc 9 308 13 view .LVU1221
 3871 00b0 5B68     		ldr	r3, [r3, #4]
 3872 00b2 4360     		str	r3, [r0, #4]
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3873              		.loc 9 308 29 view .LVU1222
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 3874              		.loc 9 309 13 view .LVU1223
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3875              		.loc 9 267 20 is_stmt 0 view .LVU1224
 3876 00b4 0020     		movs	r0, #0
 3877              	.LVL408:
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 3878              		.loc 9 309 13 view .LVU1225
 3879 00b6 7047     		bx	lr
 3880              	.LVL409:
 3881              	.L243:
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3882              		.loc 9 314 13 is_stmt 1 view .LVU1226
 3883 00b8 144B     		ldr	r3, .L262+24
 3884 00ba 9A89     		ldrh	r2, [r3, #12]
 3885 00bc 8281     		strh	r2, [r0, #12]	@ movhi
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3886              		.loc 9 314 13 view .LVU1227
 3887 00be 9A68     		ldr	r2, [r3, #8]
 3888 00c0 8260     		str	r2, [r0, #8]
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3889              		.loc 9 314 13 view .LVU1228
 3890 00c2 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 117


 3891 00c4 4360     		str	r3, [r0, #4]
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3892              		.loc 9 314 29 view .LVU1229
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 3893              		.loc 9 315 13 view .LVU1230
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3894              		.loc 9 267 20 is_stmt 0 view .LVU1231
 3895 00c6 0020     		movs	r0, #0
 3896              	.LVL410:
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 3897              		.loc 9 315 13 view .LVU1232
 3898 00c8 7047     		bx	lr
 3899              	.LVL411:
 3900              	.L245:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3901              		.loc 9 326 13 is_stmt 1 view .LVU1233
 3902 00ca 114B     		ldr	r3, .L262+28
 3903 00cc 9A89     		ldrh	r2, [r3, #12]
 3904 00ce 8281     		strh	r2, [r0, #12]	@ movhi
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3905              		.loc 9 326 13 view .LVU1234
 3906 00d0 9A68     		ldr	r2, [r3, #8]
 3907 00d2 8260     		str	r2, [r0, #8]
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3908              		.loc 9 326 13 view .LVU1235
 3909 00d4 5B68     		ldr	r3, [r3, #4]
 3910 00d6 4360     		str	r3, [r0, #4]
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3911              		.loc 9 326 28 view .LVU1236
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif 
 3912              		.loc 9 327 13 view .LVU1237
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3913              		.loc 9 267 20 is_stmt 0 view .LVU1238
 3914 00d8 0020     		movs	r0, #0
 3915              	.LVL412:
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif 
 3916              		.loc 9 327 13 view .LVU1239
 3917 00da 7047     		bx	lr
 3918              	.LVL413:
 3919              	.L247:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif 
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         case 16U:
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Initializations of structure parameters for 16 point FFT */
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             FFTINIT(q31,16);
 3920              		.loc 9 339 13 is_stmt 1 view .LVU1240
 3921 00dc 0D4B     		ldr	r3, .L262+32
 3922 00de 9A89     		ldrh	r2, [r3, #12]
 3923 00e0 8281     		strh	r2, [r0, #12]	@ movhi
 3924              		.loc 9 339 13 view .LVU1241
 3925 00e2 9A68     		ldr	r2, [r3, #8]
 3926 00e4 8260     		str	r2, [r0, #8]
 3927              		.loc 9 339 13 view .LVU1242
 3928 00e6 5B68     		ldr	r3, [r3, #4]
 3929 00e8 4360     		str	r3, [r0, #4]
 3930              		.loc 9 339 28 view .LVU1243
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 118


 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 3931              		.loc 9 340 13 view .LVU1244
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 3932              		.loc 9 267 20 is_stmt 0 view .LVU1245
 3933 00ea 0020     		movs	r0, #0
 3934              	.LVL414:
 3935              		.loc 9 340 13 view .LVU1246
 3936 00ec 7047     		bx	lr
 3937              	.LVL415:
 3938              	.L255:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 3939              		.loc 9 277 9 view .LVU1247
 3940 00ee 4FF0FF30 		mov	r0, #-1
 3941              	.LVL416:
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** #endif
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         default:
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             /*  Reporting argument error if fftSize is not valid value */
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             status = ARM_MATH_ARGUMENT_ERROR;
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****             break;
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         }
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** 
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c ****         return (status);
 3942              		.loc 9 350 9 is_stmt 1 view .LVU1248
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_init_q31.c **** }
 3943              		.loc 9 351 1 is_stmt 0 view .LVU1249
 3944 00f2 7047     		bx	lr
 3945              	.L263:
 3946              		.align	2
 3947              	.L262:
 3948 00f4 00000000 		.word	arm_cfft_sR_q31_len4096
 3949 00f8 00000000 		.word	arm_cfft_sR_q31_len128
 3950 00fc 00000000 		.word	arm_cfft_sR_q31_len32
 3951 0100 00000000 		.word	arm_cfft_sR_q31_len1024
 3952 0104 00000000 		.word	arm_cfft_sR_q31_len2048
 3953 0108 00000000 		.word	arm_cfft_sR_q31_len512
 3954 010c 00000000 		.word	arm_cfft_sR_q31_len256
 3955 0110 00000000 		.word	arm_cfft_sR_q31_len64
 3956 0114 00000000 		.word	arm_cfft_sR_q31_len16
 3957              		.cfi_endproc
 3958              	.LFE141:
 3960              		.section	.text.arm_radix2_butterfly_f32,"ax",%progbits
 3961              		.align	1
 3962              		.global	arm_radix2_butterfly_f32
 3963              		.syntax unified
 3964              		.thumb
 3965              		.thumb_func
 3967              	arm_radix2_butterfly_f32:
 3968              	.LVL417:
 3969              	.LFB143:
 3970              		.file 10 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f3
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * Title:        arm_cfft_radix2_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * Description:  Radix-2 Decimation in Frequency CFFT & CIFFT Floating point processing function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 119


   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** void arm_radix2_butterfly_f32(
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t * pSrc,
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint32_t fftLen,
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   const float32_t * pCoef,
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint16_t twidCoefModifier);
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** void arm_radix2_butterfly_inverse_f32(
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t * pSrc,
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint32_t fftLen,
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   const float32_t * pCoef,
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint16_t twidCoefModifier,
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t onebyfftLen);
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** extern void arm_bitreversal_f32(
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t * pSrc,
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint16_t fftSize,
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint16_t bitRevFactor,
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   const uint16_t * pBitRevTab);
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** /**
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   @ingroup groupTransforms
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** /**
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   @addtogroup ComplexFFT
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   @{
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  */
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** /**
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   @brief         Radix-2 CFFT/CIFFT.
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_f32 and will be 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   @param[in]     S    points to an instance of the floating-point Radix-2 CFFT/CIFFT structure
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 120


  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   @param[in,out] pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing o
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   @return        none
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** void arm_cfft_radix2_f32(
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** const arm_cfft_radix2_instance_f32 * S,
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       float32_t * pSrc)
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** {
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    if (S->ifftFlag == 1U)
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       /* Complex IFFT radix-2 */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       arm_radix2_butterfly_inverse_f32(pSrc, S->fftLen, S->pTwiddle,
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       S->twidCoefModifier, S->onebyfftLen);
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    else
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       /* Complex FFT radix-2 */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       arm_radix2_butterfly_f32(pSrc, S->fftLen, S->pTwiddle,
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       S->twidCoefModifier);
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    if (S->bitReverseFlag == 1U)
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       /* Bit Reversal */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       arm_bitreversal_f32(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** }
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** /**
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   @} end of ComplexFFT group
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** /* ----------------------------------------------------------------------
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  ** Internal helper function used by the FFTs
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  ** ------------------------------------------------------------------- */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** /**
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   brief  Core function for the floating-point CFFT butterfly process.
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   param[in,out] pSrc             points to in-place buffer of floating-point data type
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   param[in]     fftLen           length of the FFT
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   param[in]     pCoef            points to twiddle coefficient buffer
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs wit
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   return        none
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****  */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** void arm_radix2_butterfly_f32(
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t * pSrc,
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint32_t fftLen,
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   const float32_t * pCoef,
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint16_t twidCoefModifier)
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** {
 3971              		.loc 10 118 1 is_stmt 1 view -0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 121


 3972              		.cfi_startproc
 3973              		@ args = 0, pretend = 0, frame = 8
 3974              		@ frame_needed = 0, uses_anonymous_args = 0
 3975              		.loc 10 118 1 is_stmt 0 view .LVU1251
 3976 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3977              	.LCFI36:
 3978              		.cfi_def_cfa_offset 36
 3979              		.cfi_offset 4, -36
 3980              		.cfi_offset 5, -32
 3981              		.cfi_offset 6, -28
 3982              		.cfi_offset 7, -24
 3983              		.cfi_offset 8, -20
 3984              		.cfi_offset 9, -16
 3985              		.cfi_offset 10, -12
 3986              		.cfi_offset 11, -8
 3987              		.cfi_offset 14, -4
 3988 0004 83B0     		sub	sp, sp, #12
 3989              	.LCFI37:
 3990              		.cfi_def_cfa_offset 48
 3991 0006 8446     		mov	ip, r0
 3992 0008 0E46     		mov	r6, r1
 3993 000a 9146     		mov	r9, r2
 3994 000c 1F46     		mov	r7, r3
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint32_t i, j, k, l;
 3995              		.loc 10 120 9 is_stmt 1 view .LVU1252
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint32_t n1, n2, ia;
 3996              		.loc 10 121 9 view .LVU1253
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t xt, yt, cosVal, sinVal;
 3997              		.loc 10 122 9 view .LVU1254
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t p0, p1, p2, p3;
 3998              		.loc 10 123 9 view .LVU1255
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t a0, a1;
 3999              		.loc 10 124 9 view .LVU1256
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** #if defined (ARM_MATH_DSP)
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    /*  Initializations for the first stage */
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    n2 = fftLen >> 1;
 4000              		.loc 10 129 4 view .LVU1257
 4001              		.loc 10 129 7 is_stmt 0 view .LVU1258
 4002 000e 4B08     		lsrs	r3, r1, #1
 4003              	.LVL418:
 4004              		.loc 10 129 7 view .LVU1259
 4005 0010 0193     		str	r3, [sp, #4]
 4006              	.LVL419:
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    ia = 0;
 4007              		.loc 10 130 4 is_stmt 1 view .LVU1260
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    i = 0;
 4008              		.loc 10 131 4 view .LVU1261
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    // loop for groups
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    for (k = n2; k > 0; k--)
 4009              		.loc 10 134 4 view .LVU1262
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    i = 0;
 4010              		.loc 10 130 7 is_stmt 0 view .LVU1263
 4011 0012 0024     		movs	r4, #0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 122


 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    i = 0;
 4012              		.loc 10 131 6 view .LVU1264
 4013 0014 2046     		mov	r0, r4
 4014              	.LVL420:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    i = 0;
 4015              		.loc 10 131 6 view .LVU1265
 4016 0016 1D46     		mov	r5, r3
 4017 0018 9846     		mov	r8, r3
 4018              		.loc 10 134 4 view .LVU1266
 4019 001a 3BE0     		b	.L265
 4020              	.LVL421:
 4021              	.L266:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       cosVal = pCoef[ia * 2];
 4022              		.loc 10 136 7 is_stmt 1 discriminator 3 view .LVU1267
 4023              		.loc 10 136 21 is_stmt 0 discriminator 3 view .LVU1268
 4024 001c E300     		lsls	r3, r4, #3
 4025 001e 09EBC402 		add	r2, r9, r4, lsl #3
 4026              		.loc 10 136 14 discriminator 3 view .LVU1269
 4027 0022 D2ED007A 		vldr.32	s15, [r2]
 4028              	.LVL422:
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       sinVal = pCoef[(ia * 2) + 1];
 4029              		.loc 10 137 7 is_stmt 1 discriminator 3 view .LVU1270
 4030              		.loc 10 137 21 is_stmt 0 discriminator 3 view .LVU1271
 4031 0026 0433     		adds	r3, r3, #4
 4032 0028 4B44     		add	r3, r3, r9
 4033              		.loc 10 137 14 discriminator 3 view .LVU1272
 4034 002a D3ED006A 		vldr.32	s13, [r3]
 4035              	.LVL423:
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       /*  Twiddle coefficients index modifier */
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       ia += twidCoefModifier;
 4036              		.loc 10 140 7 is_stmt 1 discriminator 3 view .LVU1273
 4037              		.loc 10 140 10 is_stmt 0 discriminator 3 view .LVU1274
 4038 002e 3C44     		add	r4, r4, r7
 4039              	.LVL424:
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       /*  index calculation for the input as, */
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       /*  pSrc[i + 0], pSrc[i + fftLen/1] */
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       l = i + n2;
 4040              		.loc 10 144 7 is_stmt 1 discriminator 3 view .LVU1275
 4041              		.loc 10 144 9 is_stmt 0 discriminator 3 view .LVU1276
 4042 0030 00EB0801 		add	r1, r0, r8
 4043              	.LVL425:
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       /*  Butterfly implementation */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       a0 = pSrc[2 * i] + pSrc[2 * l];
 4044              		.loc 10 147 7 is_stmt 1 discriminator 3 view .LVU1277
 4045              		.loc 10 147 16 is_stmt 0 discriminator 3 view .LVU1278
 4046 0034 C200     		lsls	r2, r0, #3
 4047 0036 0CEBC00E 		add	lr, ip, r0, lsl #3
 4048 003a 9EED007A 		vldr.32	s14, [lr]
 4049              		.loc 10 147 30 discriminator 3 view .LVU1279
 4050 003e CB00     		lsls	r3, r1, #3
 4051 0040 0CEBC101 		add	r1, ip, r1, lsl #3
 4052              	.LVL426:
 4053              		.loc 10 147 30 discriminator 3 view .LVU1280
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 123


 4054 0044 91ED006A 		vldr.32	s12, [r1]
 4055              		.loc 10 147 10 discriminator 3 view .LVU1281
 4056 0048 37EE064A 		vadd.f32	s8, s14, s12
 4057              	.LVL427:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       xt = pSrc[2 * i] - pSrc[2 * l];
 4058              		.loc 10 148 7 is_stmt 1 discriminator 3 view .LVU1282
 4059              		.loc 10 148 10 is_stmt 0 discriminator 3 view .LVU1283
 4060 004c 37EE467A 		vsub.f32	s14, s14, s12
 4061              	.LVL428:
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 4062              		.loc 10 150 7 is_stmt 1 discriminator 3 view .LVU1284
 4063              		.loc 10 150 16 is_stmt 0 discriminator 3 view .LVU1285
 4064 0050 0432     		adds	r2, r2, #4
 4065 0052 6244     		add	r2, r2, ip
 4066 0054 92ED006A 		vldr.32	s12, [r2]
 4067              		.loc 10 150 34 discriminator 3 view .LVU1286
 4068 0058 0433     		adds	r3, r3, #4
 4069 005a 6344     		add	r3, r3, ip
 4070 005c D3ED005A 		vldr.32	s11, [r3]
 4071              		.loc 10 150 10 discriminator 3 view .LVU1287
 4072 0060 36EE655A 		vsub.f32	s10, s12, s11
 4073              	.LVL429:
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
 4074              		.loc 10 151 7 is_stmt 1 discriminator 3 view .LVU1288
 4075              		.loc 10 151 10 is_stmt 0 discriminator 3 view .LVU1289
 4076 0064 36EE256A 		vadd.f32	s12, s12, s11
 4077              	.LVL430:
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p0 = xt * cosVal;
 4078              		.loc 10 153 7 is_stmt 1 discriminator 3 view .LVU1290
 4079              		.loc 10 153 10 is_stmt 0 discriminator 3 view .LVU1291
 4080 0068 67EE875A 		vmul.f32	s11, s15, s14
 4081              	.LVL431:
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p1 = yt * sinVal;
 4082              		.loc 10 154 7 is_stmt 1 discriminator 3 view .LVU1292
 4083              		.loc 10 154 10 is_stmt 0 discriminator 3 view .LVU1293
 4084 006c 66EE854A 		vmul.f32	s9, s13, s10
 4085              	.LVL432:
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p2 = yt * cosVal;
 4086              		.loc 10 155 7 is_stmt 1 discriminator 3 view .LVU1294
 4087              		.loc 10 155 10 is_stmt 0 discriminator 3 view .LVU1295
 4088 0070 67EE857A 		vmul.f32	s15, s15, s10
 4089              	.LVL433:
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p3 = xt * sinVal;
 4090              		.loc 10 156 7 is_stmt 1 discriminator 3 view .LVU1296
 4091              		.loc 10 156 10 is_stmt 0 discriminator 3 view .LVU1297
 4092 0074 26EE877A 		vmul.f32	s14, s13, s14
 4093              	.LVL434:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i]     = a0;
 4094              		.loc 10 158 7 is_stmt 1 discriminator 3 view .LVU1298
 4095              		.loc 10 158 23 is_stmt 0 discriminator 3 view .LVU1299
 4096 0078 8EED004A 		vstr.32	s8, [lr]
 4097              	.LVL435:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i + 1] = a1;
 4098              		.loc 10 159 7 is_stmt 1 discriminator 3 view .LVU1300
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 124


 4099              		.loc 10 159 23 is_stmt 0 discriminator 3 view .LVU1301
 4100 007c 82ED006A 		vstr.32	s12, [r2]
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * l]     = p0 + p1;
 4101              		.loc 10 161 7 is_stmt 1 discriminator 3 view .LVU1302
 4102              		.loc 10 161 28 is_stmt 0 discriminator 3 view .LVU1303
 4103 0080 75EEA46A 		vadd.f32	s13, s11, s9
 4104              	.LVL436:
 4105              		.loc 10 161 23 discriminator 3 view .LVU1304
 4106 0084 C1ED006A 		vstr.32	s13, [r1]
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * l + 1] = p2 - p3;
 4107              		.loc 10 162 7 is_stmt 1 discriminator 3 view .LVU1305
 4108              		.loc 10 162 28 is_stmt 0 discriminator 3 view .LVU1306
 4109 0088 77EEC77A 		vsub.f32	s15, s15, s14
 4110              	.LVL437:
 4111              		.loc 10 162 23 discriminator 3 view .LVU1307
 4112 008c C3ED007A 		vstr.32	s15, [r3]
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       i++;
 4113              		.loc 10 164 7 is_stmt 1 discriminator 3 view .LVU1308
 4114              		.loc 10 164 8 is_stmt 0 discriminator 3 view .LVU1309
 4115 0090 0130     		adds	r0, r0, #1
 4116              	.LVL438:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4117              		.loc 10 134 24 is_stmt 1 discriminator 3 view .LVU1310
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4118              		.loc 10 134 25 is_stmt 0 discriminator 3 view .LVU1311
 4119 0092 013D     		subs	r5, r5, #1
 4120              	.LVL439:
 4121              	.L265:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4122              		.loc 10 134 17 is_stmt 1 discriminator 1 view .LVU1312
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4123              		.loc 10 134 4 is_stmt 0 discriminator 1 view .LVU1313
 4124 0094 002D     		cmp	r5, #0
 4125 0096 C1D1     		bne	.L266
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }                             // groups loop end
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    twidCoefModifier <<= 1U;
 4126              		.loc 10 167 21 view .LVU1314
 4127 0098 AB46     		mov	fp, r5
 4128              		.loc 10 167 4 is_stmt 1 view .LVU1315
 4129              		.loc 10 167 21 is_stmt 0 view .LVU1316
 4130 009a 7F00     		lsls	r7, r7, #1
 4131 009c 1FFA87FA 		uxth	r10, r7
 4132              	.LVL440:
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    // loop for stage
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    for (k = n2; k > 2; k = k >> 1)
 4133              		.loc 10 170 4 is_stmt 1 view .LVU1317
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    ia = 0;
 4134              		.loc 10 129 7 is_stmt 0 view .LVU1318
 4135 00a0 019B     		ldr	r3, [sp, #4]
 4136 00a2 1D46     		mov	r5, r3
 4137 00a4 CDF804B0 		str	fp, [sp, #4]
 4138              	.LVL441:
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    ia = 0;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 125


 4139              		.loc 10 129 7 view .LVU1319
 4140 00a8 9B46     		mov	fp, r3
 4141              		.loc 10 170 4 view .LVU1320
 4142 00aa 4CE0     		b	.L267
 4143              	.LVL442:
 4144              	.L270:
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       n1 = n2;
 4145              		.loc 10 172 7 is_stmt 1 view .LVU1321
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       n2 = n2 >> 1;
 4146              		.loc 10 173 7 view .LVU1322
 4147              		.loc 10 173 10 is_stmt 0 view .LVU1323
 4148 00ac 6F08     		lsrs	r7, r5, #1
 4149              	.LVL443:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       ia = 0;
 4150              		.loc 10 174 7 is_stmt 1 view .LVU1324
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       // loop for groups
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       j = 0;
 4151              		.loc 10 177 7 view .LVU1325
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       ia = 0;
 4152              		.loc 10 174 10 is_stmt 0 view .LVU1326
 4153 00ae DDF804E0 		ldr	lr, [sp, #4]
 4154 00b2 F046     		mov	r8, lr
 4155              	.LVL444:
 4156              	.L269:
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       do
 4157              		.loc 10 178 7 is_stmt 1 view .LVU1327
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       {
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          cosVal = pCoef[ia * 2];
 4158              		.loc 10 180 10 view .LVU1328
 4159              		.loc 10 180 24 is_stmt 0 view .LVU1329
 4160 00b4 4FEAC803 		lsl	r3, r8, #3
 4161 00b8 09EBC802 		add	r2, r9, r8, lsl #3
 4162              		.loc 10 180 17 view .LVU1330
 4163 00bc 92ED005A 		vldr.32	s10, [r2]
 4164              	.LVL445:
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          sinVal = pCoef[(ia * 2) + 1];
 4165              		.loc 10 181 10 is_stmt 1 view .LVU1331
 4166              		.loc 10 181 24 is_stmt 0 view .LVU1332
 4167 00c0 0433     		adds	r3, r3, #4
 4168 00c2 4B44     		add	r3, r3, r9
 4169              		.loc 10 181 17 view .LVU1333
 4170 00c4 D3ED005A 		vldr.32	s11, [r3]
 4171              	.LVL446:
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          ia += twidCoefModifier;
 4172              		.loc 10 182 10 is_stmt 1 view .LVU1334
 4173              		.loc 10 182 13 is_stmt 0 view .LVU1335
 4174 00c8 D044     		add	r8, r8, r10
 4175              	.LVL447:
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          // loop for butterfly
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          i = j;
 4176              		.loc 10 185 10 is_stmt 1 view .LVU1336
 4177              		.loc 10 185 12 is_stmt 0 view .LVU1337
 4178 00ca 7146     		mov	r1, lr
 4179              	.LVL448:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 126


 4180              	.L268:
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          do
 4181              		.loc 10 186 10 is_stmt 1 discriminator 1 view .LVU1338
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          {
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             l = i + n2;
 4182              		.loc 10 188 13 discriminator 1 view .LVU1339
 4183              		.loc 10 188 15 is_stmt 0 discriminator 1 view .LVU1340
 4184 00cc C819     		adds	r0, r1, r7
 4185              	.LVL449:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             a0 = pSrc[2 * i] + pSrc[2 * l];
 4186              		.loc 10 189 13 is_stmt 1 discriminator 1 view .LVU1341
 4187              		.loc 10 189 22 is_stmt 0 discriminator 1 view .LVU1342
 4188 00ce CA00     		lsls	r2, r1, #3
 4189 00d0 0CEBC104 		add	r4, ip, r1, lsl #3
 4190 00d4 D4ED007A 		vldr.32	s15, [r4]
 4191              		.loc 10 189 36 discriminator 1 view .LVU1343
 4192 00d8 C300     		lsls	r3, r0, #3
 4193 00da 0CEBC000 		add	r0, ip, r0, lsl #3
 4194              	.LVL450:
 4195              		.loc 10 189 36 discriminator 1 view .LVU1344
 4196 00de 90ED007A 		vldr.32	s14, [r0]
 4197              		.loc 10 189 16 discriminator 1 view .LVU1345
 4198 00e2 37EE874A 		vadd.f32	s8, s15, s14
 4199              	.LVL451:
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             xt = pSrc[2 * i] - pSrc[2 * l];
 4200              		.loc 10 190 13 is_stmt 1 discriminator 1 view .LVU1346
 4201              		.loc 10 190 16 is_stmt 0 discriminator 1 view .LVU1347
 4202 00e6 77EEC77A 		vsub.f32	s15, s15, s14
 4203              	.LVL452:
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 4204              		.loc 10 192 13 is_stmt 1 discriminator 1 view .LVU1348
 4205              		.loc 10 192 22 is_stmt 0 discriminator 1 view .LVU1349
 4206 00ea 0432     		adds	r2, r2, #4
 4207 00ec 6244     		add	r2, r2, ip
 4208 00ee D2ED006A 		vldr.32	s13, [r2]
 4209              		.loc 10 192 40 discriminator 1 view .LVU1350
 4210 00f2 0433     		adds	r3, r3, #4
 4211 00f4 6344     		add	r3, r3, ip
 4212 00f6 93ED006A 		vldr.32	s12, [r3]
 4213              		.loc 10 192 16 discriminator 1 view .LVU1351
 4214 00fa 36EEC67A 		vsub.f32	s14, s13, s12
 4215              	.LVL453:
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
 4216              		.loc 10 193 13 is_stmt 1 discriminator 1 view .LVU1352
 4217              		.loc 10 193 16 is_stmt 0 discriminator 1 view .LVU1353
 4218 00fe 76EE866A 		vadd.f32	s13, s13, s12
 4219              	.LVL454:
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p0 = xt * cosVal;
 4220              		.loc 10 195 13 is_stmt 1 discriminator 1 view .LVU1354
 4221              		.loc 10 195 16 is_stmt 0 discriminator 1 view .LVU1355
 4222 0102 25EE276A 		vmul.f32	s12, s10, s15
 4223              	.LVL455:
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p1 = yt * sinVal;
 4224              		.loc 10 196 13 is_stmt 1 discriminator 1 view .LVU1356
 4225              		.loc 10 196 16 is_stmt 0 discriminator 1 view .LVU1357
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 127


 4226 0106 65EE874A 		vmul.f32	s9, s11, s14
 4227              	.LVL456:
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p2 = yt * cosVal;
 4228              		.loc 10 197 13 is_stmt 1 discriminator 1 view .LVU1358
 4229              		.loc 10 197 16 is_stmt 0 discriminator 1 view .LVU1359
 4230 010a 25EE077A 		vmul.f32	s14, s10, s14
 4231              	.LVL457:
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p3 = xt * sinVal;
 4232              		.loc 10 198 13 is_stmt 1 discriminator 1 view .LVU1360
 4233              		.loc 10 198 16 is_stmt 0 discriminator 1 view .LVU1361
 4234 010e 65EEA77A 		vmul.f32	s15, s11, s15
 4235              	.LVL458:
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * i] = a0;
 4236              		.loc 10 200 13 is_stmt 1 discriminator 1 view .LVU1362
 4237              		.loc 10 200 25 is_stmt 0 discriminator 1 view .LVU1363
 4238 0112 84ED004A 		vstr.32	s8, [r4]
 4239              	.LVL459:
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * i + 1] = a1;
 4240              		.loc 10 201 13 is_stmt 1 discriminator 1 view .LVU1364
 4241              		.loc 10 201 29 is_stmt 0 discriminator 1 view .LVU1365
 4242 0116 C2ED006A 		vstr.32	s13, [r2]
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * l]     = p0 + p1;
 4243              		.loc 10 203 13 is_stmt 1 discriminator 1 view .LVU1366
 4244              		.loc 10 203 34 is_stmt 0 discriminator 1 view .LVU1367
 4245 011a 76EE246A 		vadd.f32	s13, s12, s9
 4246              	.LVL460:
 4247              		.loc 10 203 29 discriminator 1 view .LVU1368
 4248 011e C0ED006A 		vstr.32	s13, [r0]
 4249              	.LVL461:
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * l + 1] = p2 - p3;
 4250              		.loc 10 204 13 is_stmt 1 discriminator 1 view .LVU1369
 4251              		.loc 10 204 34 is_stmt 0 discriminator 1 view .LVU1370
 4252 0122 77EE677A 		vsub.f32	s15, s14, s15
 4253              	.LVL462:
 4254              		.loc 10 204 29 discriminator 1 view .LVU1371
 4255 0126 C3ED007A 		vstr.32	s15, [r3]
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             i += n1;
 4256              		.loc 10 206 13 is_stmt 1 discriminator 1 view .LVU1372
 4257              		.loc 10 206 15 is_stmt 0 discriminator 1 view .LVU1373
 4258 012a 2944     		add	r1, r1, r5
 4259              	.LVL463:
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          } while ( i < fftLen );                        // butterfly loop end
 4260              		.loc 10 207 18 is_stmt 1 discriminator 1 view .LVU1374
 4261              		.loc 10 207 10 is_stmt 0 discriminator 1 view .LVU1375
 4262 012c 8E42     		cmp	r6, r1
 4263 012e CDD8     		bhi	.L268
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          j++;
 4264              		.loc 10 208 10 is_stmt 1 view .LVU1376
 4265              		.loc 10 208 11 is_stmt 0 view .LVU1377
 4266 0130 0EF1010E 		add	lr, lr, #1
 4267              	.LVL464:
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       } while ( j < n2);                          // groups loop end
 4268              		.loc 10 209 15 is_stmt 1 view .LVU1378
 4269              		.loc 10 209 7 is_stmt 0 view .LVU1379
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 128


 4270 0134 7745     		cmp	r7, lr
 4271 0136 BDD8     		bhi	.L269
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       twidCoefModifier <<= 1U;
 4272              		.loc 10 210 7 is_stmt 1 discriminator 2 view .LVU1380
 4273              		.loc 10 210 24 is_stmt 0 discriminator 2 view .LVU1381
 4274 0138 4FEA4A0A 		lsl	r10, r10, #1
 4275              	.LVL465:
 4276              		.loc 10 210 24 discriminator 2 view .LVU1382
 4277 013c 1FFA8AFA 		uxth	r10, r10
 4278              	.LVL466:
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4279              		.loc 10 170 24 is_stmt 1 discriminator 2 view .LVU1383
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4280              		.loc 10 170 26 is_stmt 0 discriminator 2 view .LVU1384
 4281 0140 4FEA5B0B 		lsr	fp, fp, #1
 4282              	.LVL467:
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       ia = 0;
 4283              		.loc 10 173 10 discriminator 2 view .LVU1385
 4284 0144 3D46     		mov	r5, r7
 4285              	.LVL468:
 4286              	.L267:
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4287              		.loc 10 170 17 is_stmt 1 discriminator 1 view .LVU1386
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4288              		.loc 10 170 4 is_stmt 0 discriminator 1 view .LVU1387
 4289 0146 BBF1020F 		cmp	fp, #2
 4290 014a AFD8     		bhi	.L270
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4291              		.loc 10 170 4 discriminator 1 view .LVU1388
 4292 014c DDF804B0 		ldr	fp, [sp, #4]
 4293              	.LVL469:
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4294              		.loc 10 170 4 discriminator 1 view .LVU1389
 4295 0150 25E0     		b	.L271
 4296              	.LVL470:
 4297              	.L272:
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }                             // stages loop end
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    // loop for butterfly
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    for (i = 0; i < fftLen; i += 2)
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       a0 = pSrc[2 * i] + pSrc[2 * i + 2];
 4298              		.loc 10 216 7 is_stmt 1 discriminator 3 view .LVU1390
 4299              		.loc 10 216 16 is_stmt 0 discriminator 3 view .LVU1391
 4300 0152 4FEACB03 		lsl	r3, fp, #3
 4301 0156 0CEBCB00 		add	r0, ip, fp, lsl #3
 4302 015a D0ED007A 		vldr.32	s15, [r0]
 4303              		.loc 10 216 30 discriminator 3 view .LVU1392
 4304 015e 0BF10102 		add	r2, fp, #1
 4305 0162 0CEBC202 		add	r2, ip, r2, lsl #3
 4306 0166 92ED007A 		vldr.32	s14, [r2]
 4307              		.loc 10 216 10 discriminator 3 view .LVU1393
 4308 016a 77EE875A 		vadd.f32	s11, s15, s14
 4309              	.LVL471:
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       xt = pSrc[2 * i] - pSrc[2 * i + 2];
 4310              		.loc 10 217 7 is_stmt 1 discriminator 3 view .LVU1394
 4311              		.loc 10 217 10 is_stmt 0 discriminator 3 view .LVU1395
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 129


 4312 016e 77EEC77A 		vsub.f32	s15, s15, s14
 4313              	.LVL472:
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * i + 3];
 4314              		.loc 10 219 7 is_stmt 1 discriminator 3 view .LVU1396
 4315              		.loc 10 219 16 is_stmt 0 discriminator 3 view .LVU1397
 4316 0172 191D     		adds	r1, r3, #4
 4317 0174 6144     		add	r1, r1, ip
 4318 0176 91ED007A 		vldr.32	s14, [r1]
 4319              		.loc 10 219 34 discriminator 3 view .LVU1398
 4320 017a 0C33     		adds	r3, r3, #12
 4321 017c 6344     		add	r3, r3, ip
 4322 017e D3ED006A 		vldr.32	s13, [r3]
 4323              		.loc 10 219 10 discriminator 3 view .LVU1399
 4324 0182 37EE666A 		vsub.f32	s12, s14, s13
 4325              	.LVL473:
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       a1 = pSrc[2 * i + 3] + pSrc[2 * i + 1];
 4326              		.loc 10 220 7 is_stmt 1 discriminator 3 view .LVU1400
 4327              		.loc 10 220 10 is_stmt 0 discriminator 3 view .LVU1401
 4328 0186 37EE267A 		vadd.f32	s14, s14, s13
 4329              	.LVL474:
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i] = a0;
 4330              		.loc 10 222 7 is_stmt 1 discriminator 3 view .LVU1402
 4331              		.loc 10 222 19 is_stmt 0 discriminator 3 view .LVU1403
 4332 018a C0ED005A 		vstr.32	s11, [r0]
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i + 1] = a1;
 4333              		.loc 10 223 7 is_stmt 1 discriminator 3 view .LVU1404
 4334              		.loc 10 223 23 is_stmt 0 discriminator 3 view .LVU1405
 4335 018e 81ED007A 		vstr.32	s14, [r1]
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i + 2] = xt;
 4336              		.loc 10 224 7 is_stmt 1 discriminator 3 view .LVU1406
 4337              		.loc 10 224 23 is_stmt 0 discriminator 3 view .LVU1407
 4338 0192 C2ED007A 		vstr.32	s15, [r2]
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i + 3] = yt;
 4339              		.loc 10 225 7 is_stmt 1 discriminator 3 view .LVU1408
 4340              		.loc 10 225 23 is_stmt 0 discriminator 3 view .LVU1409
 4341 0196 83ED006A 		vstr.32	s12, [r3]
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4342              		.loc 10 214 28 is_stmt 1 discriminator 3 view .LVU1410
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4343              		.loc 10 214 30 is_stmt 0 discriminator 3 view .LVU1411
 4344 019a 0BF1020B 		add	fp, fp, #2
 4345              	.LVL475:
 4346              	.L271:
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4347              		.loc 10 214 16 is_stmt 1 discriminator 1 view .LVU1412
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4348              		.loc 10 214 4 is_stmt 0 discriminator 1 view .LVU1413
 4349 019e B345     		cmp	fp, r6
 4350 01a0 D7D3     		bcc	.L272
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }                             // groups loop end
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** #else /* #if defined (ARM_MATH_DSP) */
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    n2 = fftLen;
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 130


 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    // loop for stage
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    for (k = fftLen; k > 1; k = k >> 1)
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       n1 = n2;
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       n2 = n2 >> 1;
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       ia = 0;
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       // loop for groups
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       j = 0;
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       do
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       {
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          cosVal = pCoef[ia * 2];
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          sinVal = pCoef[(ia * 2) + 1];
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          ia += twidCoefModifier;
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          // loop for butterfly
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          i = j;
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          do
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          {
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             l = i + n2;
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             a0 = pSrc[2 * i] + pSrc[2 * l];
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             xt = pSrc[2 * i] - pSrc[2 * l];
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p0 = xt * cosVal;
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p1 = yt * sinVal;
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p2 = yt * cosVal;
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p3 = xt * sinVal;
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * i] = a0;
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * i + 1] = a1;
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * l]     = p0 + p1;
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * l + 1] = p2 - p3;
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             i += n1;
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          } while (i < fftLen);
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          j++;
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       } while (j < n2);
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       twidCoefModifier <<= 1U;
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** #endif /* #if defined (ARM_MATH_DSP) */
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** }
 4351              		.loc 10 278 1 view .LVU1414
 4352 01a2 03B0     		add	sp, sp, #12
 4353              	.LCFI38:
 4354              		.cfi_def_cfa_offset 36
 4355              		@ sp needed
 4356 01a4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 4357              		.loc 10 278 1 view .LVU1415
 4358              		.cfi_endproc
 4359              	.LFE143:
 4361              		.section	.text.arm_radix2_butterfly_inverse_f32,"ax",%progbits
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 131


 4362              		.align	1
 4363              		.global	arm_radix2_butterfly_inverse_f32
 4364              		.syntax unified
 4365              		.thumb
 4366              		.thumb_func
 4368              	arm_radix2_butterfly_inverse_f32:
 4369              	.LVL476:
 4370              	.LFB144:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** void arm_radix2_butterfly_inverse_f32(
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t * pSrc,
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint32_t fftLen,
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****   const float32_t * pCoef,
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint16_t twidCoefModifier,
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t onebyfftLen)
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** {
 4371              		.loc 10 287 1 is_stmt 1 view -0
 4372              		.cfi_startproc
 4373              		@ args = 0, pretend = 0, frame = 0
 4374              		@ frame_needed = 0, uses_anonymous_args = 0
 4375              		.loc 10 287 1 is_stmt 0 view .LVU1417
 4376 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 4377              	.LCFI39:
 4378              		.cfi_def_cfa_offset 36
 4379              		.cfi_offset 4, -36
 4380              		.cfi_offset 5, -32
 4381              		.cfi_offset 6, -28
 4382              		.cfi_offset 7, -24
 4383              		.cfi_offset 8, -20
 4384              		.cfi_offset 9, -16
 4385              		.cfi_offset 10, -12
 4386              		.cfi_offset 11, -8
 4387              		.cfi_offset 14, -4
 4388 0004 8446     		mov	ip, r0
 4389 0006 0E46     		mov	r6, r1
 4390 0008 9146     		mov	r9, r2
 4391 000a 9E46     		mov	lr, r3
 4392 000c F0EE403A 		vmov.f32	s7, s0
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint32_t i, j, k, l;
 4393              		.loc 10 289 9 is_stmt 1 view .LVU1418
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         uint32_t n1, n2, ia;
 4394              		.loc 10 290 9 view .LVU1419
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t xt, yt, cosVal, sinVal;
 4395              		.loc 10 291 9 view .LVU1420
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t p0, p1, p2, p3;
 4396              		.loc 10 292 9 view .LVU1421
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****         float32_t a0, a1;
 4397              		.loc 10 293 9 view .LVU1422
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** #if defined (ARM_MATH_DSP)
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    n2 = fftLen >> 1;
 4398              		.loc 10 297 4 view .LVU1423
 4399              		.loc 10 297 7 is_stmt 0 view .LVU1424
 4400 0010 4D08     		lsrs	r5, r1, #1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 132


 4401              	.LVL477:
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    ia = 0;
 4402              		.loc 10 298 4 is_stmt 1 view .LVU1425
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    // loop for groups
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    for (i = 0; i < n2; i++)
 4403              		.loc 10 301 4 view .LVU1426
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    ia = 0;
 4404              		.loc 10 298 7 is_stmt 0 view .LVU1427
 4405 0012 0024     		movs	r4, #0
 4406              		.loc 10 301 11 view .LVU1428
 4407 0014 2146     		mov	r1, r4
 4408              	.LVL478:
 4409              		.loc 10 301 4 view .LVU1429
 4410 0016 39E0     		b	.L275
 4411              	.LVL479:
 4412              	.L276:
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       cosVal = pCoef[ia * 2];
 4413              		.loc 10 303 7 is_stmt 1 discriminator 3 view .LVU1430
 4414              		.loc 10 303 21 is_stmt 0 discriminator 3 view .LVU1431
 4415 0018 E300     		lsls	r3, r4, #3
 4416 001a 09EBC402 		add	r2, r9, r4, lsl #3
 4417              		.loc 10 303 14 discriminator 3 view .LVU1432
 4418 001e D2ED007A 		vldr.32	s15, [r2]
 4419              	.LVL480:
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       sinVal = pCoef[(ia * 2) + 1];
 4420              		.loc 10 304 7 is_stmt 1 discriminator 3 view .LVU1433
 4421              		.loc 10 304 21 is_stmt 0 discriminator 3 view .LVU1434
 4422 0022 0433     		adds	r3, r3, #4
 4423 0024 4B44     		add	r3, r3, r9
 4424              		.loc 10 304 14 discriminator 3 view .LVU1435
 4425 0026 D3ED006A 		vldr.32	s13, [r3]
 4426              	.LVL481:
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       ia += twidCoefModifier;
 4427              		.loc 10 305 7 is_stmt 1 discriminator 3 view .LVU1436
 4428              		.loc 10 305 10 is_stmt 0 discriminator 3 view .LVU1437
 4429 002a 7444     		add	r4, r4, lr
 4430              	.LVL482:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       l = i + n2;
 4431              		.loc 10 307 7 is_stmt 1 discriminator 3 view .LVU1438
 4432              		.loc 10 307 9 is_stmt 0 discriminator 3 view .LVU1439
 4433 002c 4819     		adds	r0, r1, r5
 4434              	.LVL483:
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       a0 = pSrc[2 * i] + pSrc[2 * l];
 4435              		.loc 10 308 7 is_stmt 1 discriminator 3 view .LVU1440
 4436              		.loc 10 308 16 is_stmt 0 discriminator 3 view .LVU1441
 4437 002e CA00     		lsls	r2, r1, #3
 4438 0030 0CEBC107 		add	r7, ip, r1, lsl #3
 4439 0034 97ED007A 		vldr.32	s14, [r7]
 4440              		.loc 10 308 30 discriminator 3 view .LVU1442
 4441 0038 C300     		lsls	r3, r0, #3
 4442 003a 0CEBC000 		add	r0, ip, r0, lsl #3
 4443              	.LVL484:
 4444              		.loc 10 308 30 discriminator 3 view .LVU1443
 4445 003e 90ED006A 		vldr.32	s12, [r0]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 133


 4446              		.loc 10 308 10 discriminator 3 view .LVU1444
 4447 0042 37EE064A 		vadd.f32	s8, s14, s12
 4448              	.LVL485:
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       xt = pSrc[2 * i] - pSrc[2 * l];
 4449              		.loc 10 309 7 is_stmt 1 discriminator 3 view .LVU1445
 4450              		.loc 10 309 10 is_stmt 0 discriminator 3 view .LVU1446
 4451 0046 37EE467A 		vsub.f32	s14, s14, s12
 4452              	.LVL486:
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 4453              		.loc 10 311 7 is_stmt 1 discriminator 3 view .LVU1447
 4454              		.loc 10 311 16 is_stmt 0 discriminator 3 view .LVU1448
 4455 004a 0432     		adds	r2, r2, #4
 4456 004c 6244     		add	r2, r2, ip
 4457 004e 92ED006A 		vldr.32	s12, [r2]
 4458              		.loc 10 311 34 discriminator 3 view .LVU1449
 4459 0052 0433     		adds	r3, r3, #4
 4460 0054 6344     		add	r3, r3, ip
 4461 0056 D3ED005A 		vldr.32	s11, [r3]
 4462              		.loc 10 311 10 discriminator 3 view .LVU1450
 4463 005a 36EE655A 		vsub.f32	s10, s12, s11
 4464              	.LVL487:
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
 4465              		.loc 10 312 7 is_stmt 1 discriminator 3 view .LVU1451
 4466              		.loc 10 312 10 is_stmt 0 discriminator 3 view .LVU1452
 4467 005e 36EE256A 		vadd.f32	s12, s12, s11
 4468              	.LVL488:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p0 = xt * cosVal;
 4469              		.loc 10 314 7 is_stmt 1 discriminator 3 view .LVU1453
 4470              		.loc 10 314 10 is_stmt 0 discriminator 3 view .LVU1454
 4471 0062 67EE875A 		vmul.f32	s11, s15, s14
 4472              	.LVL489:
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p1 = yt * sinVal;
 4473              		.loc 10 315 7 is_stmt 1 discriminator 3 view .LVU1455
 4474              		.loc 10 315 10 is_stmt 0 discriminator 3 view .LVU1456
 4475 0066 66EE854A 		vmul.f32	s9, s13, s10
 4476              	.LVL490:
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p2 = yt * cosVal;
 4477              		.loc 10 316 7 is_stmt 1 discriminator 3 view .LVU1457
 4478              		.loc 10 316 10 is_stmt 0 discriminator 3 view .LVU1458
 4479 006a 67EE857A 		vmul.f32	s15, s15, s10
 4480              	.LVL491:
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p3 = xt * sinVal;
 4481              		.loc 10 317 7 is_stmt 1 discriminator 3 view .LVU1459
 4482              		.loc 10 317 10 is_stmt 0 discriminator 3 view .LVU1460
 4483 006e 26EE877A 		vmul.f32	s14, s13, s14
 4484              	.LVL492:
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i] = a0;
 4485              		.loc 10 319 7 is_stmt 1 discriminator 3 view .LVU1461
 4486              		.loc 10 319 19 is_stmt 0 discriminator 3 view .LVU1462
 4487 0072 87ED004A 		vstr.32	s8, [r7]
 4488              	.LVL493:
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i + 1] = a1;
 4489              		.loc 10 320 7 is_stmt 1 discriminator 3 view .LVU1463
 4490              		.loc 10 320 23 is_stmt 0 discriminator 3 view .LVU1464
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 134


 4491 0076 82ED006A 		vstr.32	s12, [r2]
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * l]     = p0 - p1;
 4492              		.loc 10 322 7 is_stmt 1 discriminator 3 view .LVU1465
 4493              		.loc 10 322 28 is_stmt 0 discriminator 3 view .LVU1466
 4494 007a 75EEE46A 		vsub.f32	s13, s11, s9
 4495              	.LVL494:
 4496              		.loc 10 322 23 discriminator 3 view .LVU1467
 4497 007e C0ED006A 		vstr.32	s13, [r0]
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * l + 1] = p2 + p3;
 4498              		.loc 10 323 7 is_stmt 1 discriminator 3 view .LVU1468
 4499              		.loc 10 323 28 is_stmt 0 discriminator 3 view .LVU1469
 4500 0082 77EE877A 		vadd.f32	s15, s15, s14
 4501              	.LVL495:
 4502              		.loc 10 323 23 discriminator 3 view .LVU1470
 4503 0086 C3ED007A 		vstr.32	s15, [r3]
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4504              		.loc 10 301 24 is_stmt 1 discriminator 3 view .LVU1471
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4505              		.loc 10 301 25 is_stmt 0 discriminator 3 view .LVU1472
 4506 008a 0131     		adds	r1, r1, #1
 4507              	.LVL496:
 4508              	.L275:
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4509              		.loc 10 301 16 is_stmt 1 discriminator 1 view .LVU1473
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4510              		.loc 10 301 4 is_stmt 0 discriminator 1 view .LVU1474
 4511 008c A942     		cmp	r1, r5
 4512 008e C3D3     		bcc	.L276
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }                             // groups loop end
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    twidCoefModifier <<= 1U;
 4513              		.loc 10 326 4 is_stmt 1 view .LVU1475
 4514              		.loc 10 326 21 is_stmt 0 view .LVU1476
 4515 0090 4FEA4E0E 		lsl	lr, lr, #1
 4516 0094 1FFA8EFA 		uxth	r10, lr
 4517              	.LVL497:
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    // loop for stage
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    for (k = fftLen / 2; k > 2; k = k >> 1)
 4518              		.loc 10 329 4 is_stmt 1 view .LVU1477
 4519              		.loc 10 329 11 is_stmt 0 view .LVU1478
 4520 0098 4FEA560B 		lsr	fp, r6, #1
 4521              	.LVL498:
 4522              		.loc 10 329 4 view .LVU1479
 4523 009c 4AE0     		b	.L277
 4524              	.LVL499:
 4525              	.L280:
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       n1 = n2;
 4526              		.loc 10 331 7 is_stmt 1 view .LVU1480
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       n2 = n2 >> 1;
 4527              		.loc 10 332 7 view .LVU1481
 4528              		.loc 10 332 10 is_stmt 0 view .LVU1482
 4529 009e 6C08     		lsrs	r4, r5, #1
 4530              	.LVL500:
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       ia = 0;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 135


 4531              		.loc 10 333 7 is_stmt 1 view .LVU1483
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       // loop for groups
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       j = 0;
 4532              		.loc 10 336 7 view .LVU1484
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       ia = 0;
 4533              		.loc 10 333 10 is_stmt 0 view .LVU1485
 4534 00a0 0027     		movs	r7, #0
 4535              		.loc 10 336 9 view .LVU1486
 4536 00a2 B846     		mov	r8, r7
 4537              	.LVL501:
 4538              	.L279:
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       do
 4539              		.loc 10 337 7 is_stmt 1 view .LVU1487
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       {
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          cosVal = pCoef[ia * 2];
 4540              		.loc 10 339 10 view .LVU1488
 4541              		.loc 10 339 24 is_stmt 0 view .LVU1489
 4542 00a4 FB00     		lsls	r3, r7, #3
 4543 00a6 09EBC702 		add	r2, r9, r7, lsl #3
 4544              		.loc 10 339 17 view .LVU1490
 4545 00aa 92ED005A 		vldr.32	s10, [r2]
 4546              	.LVL502:
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          sinVal = pCoef[(ia * 2) + 1];
 4547              		.loc 10 340 10 is_stmt 1 view .LVU1491
 4548              		.loc 10 340 24 is_stmt 0 view .LVU1492
 4549 00ae 0433     		adds	r3, r3, #4
 4550 00b0 4B44     		add	r3, r3, r9
 4551              		.loc 10 340 17 view .LVU1493
 4552 00b2 D3ED005A 		vldr.32	s11, [r3]
 4553              	.LVL503:
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          ia += twidCoefModifier;
 4554              		.loc 10 341 10 is_stmt 1 view .LVU1494
 4555              		.loc 10 341 13 is_stmt 0 view .LVU1495
 4556 00b6 5744     		add	r7, r7, r10
 4557              	.LVL504:
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          // loop for butterfly
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          i = j;
 4558              		.loc 10 344 10 is_stmt 1 view .LVU1496
 4559              		.loc 10 344 12 is_stmt 0 view .LVU1497
 4560 00b8 4146     		mov	r1, r8
 4561              	.LVL505:
 4562              	.L278:
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          do
 4563              		.loc 10 345 10 is_stmt 1 discriminator 1 view .LVU1498
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          {
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             l = i + n2;
 4564              		.loc 10 347 13 discriminator 1 view .LVU1499
 4565              		.loc 10 347 15 is_stmt 0 discriminator 1 view .LVU1500
 4566 00ba 0819     		adds	r0, r1, r4
 4567              	.LVL506:
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             a0 = pSrc[2 * i] + pSrc[2 * l];
 4568              		.loc 10 348 13 is_stmt 1 discriminator 1 view .LVU1501
 4569              		.loc 10 348 22 is_stmt 0 discriminator 1 view .LVU1502
 4570 00bc CA00     		lsls	r2, r1, #3
 4571 00be 0CEBC10E 		add	lr, ip, r1, lsl #3
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 136


 4572 00c2 DEED007A 		vldr.32	s15, [lr]
 4573              		.loc 10 348 36 discriminator 1 view .LVU1503
 4574 00c6 C300     		lsls	r3, r0, #3
 4575 00c8 0CEBC000 		add	r0, ip, r0, lsl #3
 4576              	.LVL507:
 4577              		.loc 10 348 36 discriminator 1 view .LVU1504
 4578 00cc 90ED007A 		vldr.32	s14, [r0]
 4579              		.loc 10 348 16 discriminator 1 view .LVU1505
 4580 00d0 37EE874A 		vadd.f32	s8, s15, s14
 4581              	.LVL508:
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             xt = pSrc[2 * i] - pSrc[2 * l];
 4582              		.loc 10 349 13 is_stmt 1 discriminator 1 view .LVU1506
 4583              		.loc 10 349 16 is_stmt 0 discriminator 1 view .LVU1507
 4584 00d4 77EEC77A 		vsub.f32	s15, s15, s14
 4585              	.LVL509:
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 4586              		.loc 10 351 13 is_stmt 1 discriminator 1 view .LVU1508
 4587              		.loc 10 351 22 is_stmt 0 discriminator 1 view .LVU1509
 4588 00d8 0432     		adds	r2, r2, #4
 4589 00da 6244     		add	r2, r2, ip
 4590 00dc D2ED006A 		vldr.32	s13, [r2]
 4591              		.loc 10 351 40 discriminator 1 view .LVU1510
 4592 00e0 0433     		adds	r3, r3, #4
 4593 00e2 6344     		add	r3, r3, ip
 4594 00e4 93ED006A 		vldr.32	s12, [r3]
 4595              		.loc 10 351 16 discriminator 1 view .LVU1511
 4596 00e8 36EEC67A 		vsub.f32	s14, s13, s12
 4597              	.LVL510:
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
 4598              		.loc 10 352 13 is_stmt 1 discriminator 1 view .LVU1512
 4599              		.loc 10 352 16 is_stmt 0 discriminator 1 view .LVU1513
 4600 00ec 76EE866A 		vadd.f32	s13, s13, s12
 4601              	.LVL511:
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p0 = xt * cosVal;
 4602              		.loc 10 354 13 is_stmt 1 discriminator 1 view .LVU1514
 4603              		.loc 10 354 16 is_stmt 0 discriminator 1 view .LVU1515
 4604 00f0 25EE276A 		vmul.f32	s12, s10, s15
 4605              	.LVL512:
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p1 = yt * sinVal;
 4606              		.loc 10 355 13 is_stmt 1 discriminator 1 view .LVU1516
 4607              		.loc 10 355 16 is_stmt 0 discriminator 1 view .LVU1517
 4608 00f4 65EE874A 		vmul.f32	s9, s11, s14
 4609              	.LVL513:
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p2 = yt * cosVal;
 4610              		.loc 10 356 13 is_stmt 1 discriminator 1 view .LVU1518
 4611              		.loc 10 356 16 is_stmt 0 discriminator 1 view .LVU1519
 4612 00f8 25EE077A 		vmul.f32	s14, s10, s14
 4613              	.LVL514:
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p3 = xt * sinVal;
 4614              		.loc 10 357 13 is_stmt 1 discriminator 1 view .LVU1520
 4615              		.loc 10 357 16 is_stmt 0 discriminator 1 view .LVU1521
 4616 00fc 65EEA77A 		vmul.f32	s15, s11, s15
 4617              	.LVL515:
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * i] = a0;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 137


 4618              		.loc 10 359 13 is_stmt 1 discriminator 1 view .LVU1522
 4619              		.loc 10 359 25 is_stmt 0 discriminator 1 view .LVU1523
 4620 0100 8EED004A 		vstr.32	s8, [lr]
 4621              	.LVL516:
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * i + 1] = a1;
 4622              		.loc 10 360 13 is_stmt 1 discriminator 1 view .LVU1524
 4623              		.loc 10 360 29 is_stmt 0 discriminator 1 view .LVU1525
 4624 0104 C2ED006A 		vstr.32	s13, [r2]
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * l]     = p0 - p1;
 4625              		.loc 10 362 13 is_stmt 1 discriminator 1 view .LVU1526
 4626              		.loc 10 362 34 is_stmt 0 discriminator 1 view .LVU1527
 4627 0108 76EE646A 		vsub.f32	s13, s12, s9
 4628              	.LVL517:
 4629              		.loc 10 362 29 discriminator 1 view .LVU1528
 4630 010c C0ED006A 		vstr.32	s13, [r0]
 4631              	.LVL518:
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * l + 1] = p2 + p3;
 4632              		.loc 10 363 13 is_stmt 1 discriminator 1 view .LVU1529
 4633              		.loc 10 363 34 is_stmt 0 discriminator 1 view .LVU1530
 4634 0110 77EE277A 		vadd.f32	s15, s14, s15
 4635              	.LVL519:
 4636              		.loc 10 363 29 discriminator 1 view .LVU1531
 4637 0114 C3ED007A 		vstr.32	s15, [r3]
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             i += n1;
 4638              		.loc 10 365 13 is_stmt 1 discriminator 1 view .LVU1532
 4639              		.loc 10 365 15 is_stmt 0 discriminator 1 view .LVU1533
 4640 0118 2944     		add	r1, r1, r5
 4641              	.LVL520:
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          } while ( i < fftLen );                 // butterfly loop end
 4642              		.loc 10 366 18 is_stmt 1 discriminator 1 view .LVU1534
 4643              		.loc 10 366 10 is_stmt 0 discriminator 1 view .LVU1535
 4644 011a 8E42     		cmp	r6, r1
 4645 011c CDD8     		bhi	.L278
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          j++;
 4646              		.loc 10 367 10 is_stmt 1 view .LVU1536
 4647              		.loc 10 367 11 is_stmt 0 view .LVU1537
 4648 011e 08F10108 		add	r8, r8, #1
 4649              	.LVL521:
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       } while (j < n2);                      // groups loop end
 4650              		.loc 10 368 15 is_stmt 1 view .LVU1538
 4651              		.loc 10 368 7 is_stmt 0 view .LVU1539
 4652 0122 4445     		cmp	r4, r8
 4653 0124 BED8     		bhi	.L279
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       twidCoefModifier <<= 1U;
 4654              		.loc 10 370 7 is_stmt 1 discriminator 2 view .LVU1540
 4655              		.loc 10 370 24 is_stmt 0 discriminator 2 view .LVU1541
 4656 0126 4FEA4A0A 		lsl	r10, r10, #1
 4657              	.LVL522:
 4658              		.loc 10 370 24 discriminator 2 view .LVU1542
 4659 012a 1FFA8AFA 		uxth	r10, r10
 4660              	.LVL523:
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4661              		.loc 10 329 32 is_stmt 1 discriminator 2 view .LVU1543
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 138


 4662              		.loc 10 329 34 is_stmt 0 discriminator 2 view .LVU1544
 4663 012e 4FEA5B0B 		lsr	fp, fp, #1
 4664              	.LVL524:
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       ia = 0;
 4665              		.loc 10 332 10 discriminator 2 view .LVU1545
 4666 0132 2546     		mov	r5, r4
 4667              	.LVL525:
 4668              	.L277:
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4669              		.loc 10 329 25 is_stmt 1 discriminator 1 view .LVU1546
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4670              		.loc 10 329 4 is_stmt 0 discriminator 1 view .LVU1547
 4671 0134 BBF1020F 		cmp	fp, #2
 4672 0138 B1D8     		bhi	.L280
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }                             // stages loop end
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    // loop for butterfly
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    for (i = 0; i < fftLen; i += 2)
 4673              		.loc 10 374 11 view .LVU1548
 4674 013a 0022     		movs	r2, #0
 4675 013c 2BE0     		b	.L281
 4676              	.LVL526:
 4677              	.L282:
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       a0 = pSrc[2 * i] + pSrc[2 * i + 2];
 4678              		.loc 10 376 7 is_stmt 1 discriminator 3 view .LVU1549
 4679              		.loc 10 376 16 is_stmt 0 discriminator 3 view .LVU1550
 4680 013e D300     		lsls	r3, r2, #3
 4681 0140 0CEBC204 		add	r4, ip, r2, lsl #3
 4682 0144 D4ED007A 		vldr.32	s15, [r4]
 4683              		.loc 10 376 30 discriminator 3 view .LVU1551
 4684 0148 501C     		adds	r0, r2, #1
 4685 014a 0CEBC000 		add	r0, ip, r0, lsl #3
 4686 014e 90ED007A 		vldr.32	s14, [r0]
 4687              		.loc 10 376 10 discriminator 3 view .LVU1552
 4688 0152 37EE876A 		vadd.f32	s12, s15, s14
 4689              	.LVL527:
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       xt = pSrc[2 * i] - pSrc[2 * i + 2];
 4690              		.loc 10 377 7 is_stmt 1 discriminator 3 view .LVU1553
 4691              		.loc 10 377 10 is_stmt 0 discriminator 3 view .LVU1554
 4692 0156 37EEC77A 		vsub.f32	s14, s15, s14
 4693              	.LVL528:
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       a1 = pSrc[2 * i + 3] + pSrc[2 * i + 1];
 4694              		.loc 10 379 7 is_stmt 1 discriminator 3 view .LVU1555
 4695              		.loc 10 379 16 is_stmt 0 discriminator 3 view .LVU1556
 4696 015a 03F10C01 		add	r1, r3, #12
 4697 015e 6144     		add	r1, r1, ip
 4698 0160 D1ED005A 		vldr.32	s11, [r1]
 4699              		.loc 10 379 34 discriminator 3 view .LVU1557
 4700 0164 0433     		adds	r3, r3, #4
 4701 0166 6344     		add	r3, r3, ip
 4702 0168 D3ED007A 		vldr.32	s15, [r3]
 4703              		.loc 10 379 10 discriminator 3 view .LVU1558
 4704 016c 75EEA76A 		vadd.f32	s13, s11, s15
 4705              	.LVL529:
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * i + 3];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 139


 4706              		.loc 10 380 7 is_stmt 1 discriminator 3 view .LVU1559
 4707              		.loc 10 380 10 is_stmt 0 discriminator 3 view .LVU1560
 4708 0170 77EEE57A 		vsub.f32	s15, s15, s11
 4709              	.LVL530:
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p0 = a0 * onebyfftLen;
 4710              		.loc 10 382 7 is_stmt 1 discriminator 3 view .LVU1561
 4711              		.loc 10 382 10 is_stmt 0 discriminator 3 view .LVU1562
 4712 0174 26EE236A 		vmul.f32	s12, s12, s7
 4713              	.LVL531:
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p2 = xt * onebyfftLen;
 4714              		.loc 10 383 7 is_stmt 1 discriminator 3 view .LVU1563
 4715              		.loc 10 383 10 is_stmt 0 discriminator 3 view .LVU1564
 4716 0178 27EE237A 		vmul.f32	s14, s14, s7
 4717              	.LVL532:
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p1 = a1 * onebyfftLen;
 4718              		.loc 10 384 7 is_stmt 1 discriminator 3 view .LVU1565
 4719              		.loc 10 384 10 is_stmt 0 discriminator 3 view .LVU1566
 4720 017c 66EEA36A 		vmul.f32	s13, s13, s7
 4721              	.LVL533:
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p3 = yt * onebyfftLen;
 4722              		.loc 10 385 7 is_stmt 1 discriminator 3 view .LVU1567
 4723              		.loc 10 385 10 is_stmt 0 discriminator 3 view .LVU1568
 4724 0180 67EEA37A 		vmul.f32	s15, s15, s7
 4725              	.LVL534:
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i] = p0;
 4726              		.loc 10 387 7 is_stmt 1 discriminator 3 view .LVU1569
 4727              		.loc 10 387 19 is_stmt 0 discriminator 3 view .LVU1570
 4728 0184 84ED006A 		vstr.32	s12, [r4]
 4729              	.LVL535:
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i + 1] = p1;
 4730              		.loc 10 388 7 is_stmt 1 discriminator 3 view .LVU1571
 4731              		.loc 10 388 23 is_stmt 0 discriminator 3 view .LVU1572
 4732 0188 C3ED006A 		vstr.32	s13, [r3]
 4733              	.LVL536:
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i + 2] = p2;
 4734              		.loc 10 389 7 is_stmt 1 discriminator 3 view .LVU1573
 4735              		.loc 10 389 23 is_stmt 0 discriminator 3 view .LVU1574
 4736 018c 80ED007A 		vstr.32	s14, [r0]
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i + 3] = p3;
 4737              		.loc 10 390 7 is_stmt 1 discriminator 3 view .LVU1575
 4738              		.loc 10 390 23 is_stmt 0 discriminator 3 view .LVU1576
 4739 0190 C1ED007A 		vstr.32	s15, [r1]
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4740              		.loc 10 374 28 is_stmt 1 discriminator 3 view .LVU1577
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4741              		.loc 10 374 30 is_stmt 0 discriminator 3 view .LVU1578
 4742 0194 0232     		adds	r2, r2, #2
 4743              	.LVL537:
 4744              	.L281:
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4745              		.loc 10 374 16 is_stmt 1 discriminator 1 view .LVU1579
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4746              		.loc 10 374 4 is_stmt 0 discriminator 1 view .LVU1580
 4747 0196 B242     		cmp	r2, r6
 4748 0198 D1D3     		bcc	.L282
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 140


 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }                             // butterfly loop end
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** #else /* #if defined (ARM_MATH_DSP) */
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    n2 = fftLen;
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    // loop for stage
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    for (k = fftLen; k > 2; k = k >> 1)
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       n1 = n2;
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       n2 = n2 >> 1;
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       ia = 0;
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       // loop for groups
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       j = 0;
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       do
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       {
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          cosVal = pCoef[ia * 2];
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          sinVal = pCoef[(ia * 2) + 1];
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          ia = ia + twidCoefModifier;
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          // loop for butterfly
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          i = j;
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          do
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          {
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             l = i + n2;
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             a0 = pSrc[2 * i] + pSrc[2 * l];
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             xt = pSrc[2 * i] - pSrc[2 * l];
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p0 = xt * cosVal;
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p1 = yt * sinVal;
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p2 = yt * cosVal;
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             p3 = xt * sinVal;
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * i] = a0;
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * i + 1] = a1;
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * l]     = p0 - p1;
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             pSrc[2 * l + 1] = p2 + p3;
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****             i += n1;
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          } while ( i < fftLen );                    // butterfly loop end
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****          j++;
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       } while ( j < n2 );                      // groups loop end
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       twidCoefModifier = twidCoefModifier << 1U;
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }                             // stages loop end
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    n1 = n2;
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    n2 = n2 >> 1;
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    // loop for butterfly
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    for (i = 0; i < fftLen; i += n1)
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 141


 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       l = i + n2;
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       a0 = pSrc[2 * i] + pSrc[2 * l];
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       xt = pSrc[2 * i] - pSrc[2 * l];
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       a1 = pSrc[2 * l + 1] + pSrc[2 * i + 1];
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p0 = a0 * onebyfftLen;
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p2 = xt * onebyfftLen;
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p1 = a1 * onebyfftLen;
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       p3 = yt * onebyfftLen;
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i] = p0;
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * l] = p2;
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * i + 1] = p1;
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       pSrc[2 * l + 1] = p3;
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }                             // butterfly loop end
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** #endif /* #if defined (ARM_MATH_DSP) */
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** }
 4749              		.loc 10 470 1 view .LVU1581
 4750 019a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 4751              		.loc 10 470 1 view .LVU1582
 4752              		.cfi_endproc
 4753              	.LFE144:
 4755              		.section	.text.arm_cfft_radix2_f32,"ax",%progbits
 4756              		.align	1
 4757              		.global	arm_cfft_radix2_f32
 4758              		.syntax unified
 4759              		.thumb
 4760              		.thumb_func
 4762              	arm_cfft_radix2_f32:
 4763              	.LVL538:
 4764              	.LFB142:
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 4765              		.loc 10 70 1 is_stmt 1 view -0
 4766              		.cfi_startproc
 4767              		@ args = 0, pretend = 0, frame = 0
 4768              		@ frame_needed = 0, uses_anonymous_args = 0
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 4769              		.loc 10 70 1 is_stmt 0 view .LVU1584
 4770 0000 38B5     		push	{r3, r4, r5, lr}
 4771              	.LCFI40:
 4772              		.cfi_def_cfa_offset 16
 4773              		.cfi_offset 3, -16
 4774              		.cfi_offset 4, -12
 4775              		.cfi_offset 5, -8
 4776              		.cfi_offset 14, -4
 4777 0002 0446     		mov	r4, r0
 4778 0004 0D46     		mov	r5, r1
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4779              		.loc 10 72 4 is_stmt 1 view .LVU1585
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4780              		.loc 10 72 9 is_stmt 0 view .LVU1586
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 142


 4781 0006 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4782              		.loc 10 72 7 view .LVU1587
 4783 0008 012B     		cmp	r3, #1
 4784 000a 09D0     		beq	.L289
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       S->twidCoefModifier);
 4785              		.loc 10 81 7 is_stmt 1 view .LVU1588
 4786 000c 8389     		ldrh	r3, [r0, #12]
 4787 000e 4268     		ldr	r2, [r0, #4]
 4788 0010 0188     		ldrh	r1, [r0]
 4789              	.LVL539:
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       S->twidCoefModifier);
 4790              		.loc 10 81 7 is_stmt 0 view .LVU1589
 4791 0012 2846     		mov	r0, r5
 4792              	.LVL540:
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       S->twidCoefModifier);
 4793              		.loc 10 81 7 view .LVU1590
 4794 0014 FFF7FEFF 		bl	arm_radix2_butterfly_f32
 4795              	.LVL541:
 4796              	.L286:
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4797              		.loc 10 85 4 is_stmt 1 view .LVU1591
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4798              		.loc 10 85 9 is_stmt 0 view .LVU1592
 4799 0018 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    {
 4800              		.loc 10 85 7 view .LVU1593
 4801 001a 012B     		cmp	r3, #1
 4802 001c 09D0     		beq	.L290
 4803              	.L284:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 4804              		.loc 10 91 1 view .LVU1594
 4805 001e 38BD     		pop	{r3, r4, r5, pc}
 4806              	.LVL542:
 4807              	.L289:
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       S->twidCoefModifier, S->onebyfftLen);
 4808              		.loc 10 75 7 is_stmt 1 view .LVU1595
 4809 0020 90ED040A 		vldr.32	s0, [r0, #16]
 4810 0024 8389     		ldrh	r3, [r0, #12]
 4811 0026 4268     		ldr	r2, [r0, #4]
 4812 0028 0188     		ldrh	r1, [r0]
 4813              	.LVL543:
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       S->twidCoefModifier, S->onebyfftLen);
 4814              		.loc 10 75 7 is_stmt 0 view .LVU1596
 4815 002a 2846     		mov	r0, r5
 4816              	.LVL544:
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****       S->twidCoefModifier, S->onebyfftLen);
 4817              		.loc 10 75 7 view .LVU1597
 4818 002c FFF7FEFF 		bl	arm_radix2_butterfly_inverse_f32
 4819              	.LVL545:
 4820 0030 F2E7     		b	.L286
 4821              	.L290:
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c ****    }
 4822              		.loc 10 88 7 is_stmt 1 view .LVU1598
 4823 0032 A368     		ldr	r3, [r4, #8]
 4824 0034 E289     		ldrh	r2, [r4, #14]
 4825 0036 2188     		ldrh	r1, [r4]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 143


 4826 0038 2846     		mov	r0, r5
 4827 003a FFF7FEFF 		bl	arm_bitreversal_f32
 4828              	.LVL546:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_f32.c **** 
 4829              		.loc 10 91 1 is_stmt 0 view .LVU1599
 4830 003e EEE7     		b	.L284
 4831              		.cfi_endproc
 4832              	.LFE142:
 4834              		.section	.text.arm_radix2_butterfly_q15,"ax",%progbits
 4835              		.align	1
 4836              		.global	arm_radix2_butterfly_q15
 4837              		.syntax unified
 4838              		.thumb
 4839              		.thumb_func
 4841              	arm_radix2_butterfly_q15:
 4842              	.LVL547:
 4843              	.LFB146:
 4844              		.file 11 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q1
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Title:        arm_cfft_radix2_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Description:  Radix-2 Decimation in Frequency CFFT & CIFFT Fixed point processing function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_q15(
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const q15_t * pCoef,
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t twidCoefModifier);
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_inverse_q15(
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 144


  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const q15_t * pCoef,
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t twidCoefModifier);
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_bitreversal_q15(
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t bitRevFactor,
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const uint16_t * pBitRevTab);
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @ingroup groupTransforms
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @addtogroup ComplexFFT
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @{
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @brief         Processing function for the fixed-point CFFT/CIFFT.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_q15 and will be 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @param[in]     S    points to an instance of the fixed-point CFFT/CIFFT structure
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @param[in,out] pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing o
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @return        none
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_cfft_radix2_q15(
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const arm_cfft_radix2_instance_q15 * S,
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc)
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** {
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   if (S->ifftFlag == 1U)
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     arm_radix2_butterfly_inverse_q15 (pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   else
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     arm_radix2_butterfly_q15 (pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   arm_bitreversal_q15(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @} end of ComplexFFT group
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_q15(
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const q15_t * pCoef,
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t twidCoefModifier)
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** {
 4845              		.loc 11 92 1 is_stmt 1 view -0
 4846              		.cfi_startproc
 4847              		@ args = 0, pretend = 0, frame = 8
 4848              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 145


 4849              		.loc 11 92 1 is_stmt 0 view .LVU1601
 4850 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 4851              	.LCFI41:
 4852              		.cfi_def_cfa_offset 36
 4853              		.cfi_offset 4, -36
 4854              		.cfi_offset 5, -32
 4855              		.cfi_offset 6, -28
 4856              		.cfi_offset 7, -24
 4857              		.cfi_offset 8, -20
 4858              		.cfi_offset 9, -16
 4859              		.cfi_offset 10, -12
 4860              		.cfi_offset 11, -8
 4861              		.cfi_offset 14, -4
 4862 0004 83B0     		sub	sp, sp, #12
 4863              	.LCFI42:
 4864              		.cfi_def_cfa_offset 48
 4865 0006 0D46     		mov	r5, r1
 4866 0008 9046     		mov	r8, r2
 4867 000a 9946     		mov	r9, r3
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t i, j, k, l;
 4868              		.loc 11 95 3 is_stmt 1 view .LVU1602
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t n1, n2, ia;
 4869              		.loc 11 96 3 view .LVU1603
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t in;
 4870              		.loc 11 97 3 view .LVU1604
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t T, S, R;
 4871              		.loc 11 98 3 view .LVU1605
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t coeff, out1, out2;
 4872              		.loc 11 99 3 view .LVU1606
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   //N = fftLen;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 4873              		.loc 11 102 3 view .LVU1607
 4874              	.LVL548:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 4875              		.loc 11 104 3 view .LVU1608
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 4876              		.loc 11 105 3 view .LVU1609
 4877              		.loc 11 105 6 is_stmt 0 view .LVU1610
 4878 000c 4C08     		lsrs	r4, r1, #1
 4879              	.LVL549:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 4880              		.loc 11 106 3 is_stmt 1 view .LVU1611
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < n2; i++)
 4881              		.loc 11 109 3 view .LVU1612
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 4882              		.loc 11 106 6 is_stmt 0 view .LVU1613
 4883 000e 4FF0000C 		mov	ip, #0
 4884              		.loc 11 109 10 view .LVU1614
 4885 0012 6646     		mov	r6, ip
 4886              		.loc 11 109 3 view .LVU1615
 4887 0014 52E0     		b	.L292
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 146


 4888              	.LVL550:
 4889              	.L293:
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 4890              		.loc 11 111 5 is_stmt 1 discriminator 3 view .LVU1616
 4891              		.file 12 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /******************************************************************************
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * @file     arm_math_memory.h
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * @brief    Public header file for CMSIS DSP Library
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * @version  V1.9.0
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * @date     23 April 2021
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * Target Processor: Cortex-M and Cortex-A cores
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  ******************************************************************************/
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /*
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * Copyright (c) 2010-2021 Arm Limited or its affiliates. All rights reserved.
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  *
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * SPDX-License-Identifier: Apache-2.0
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  *
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * not use this file except in compliance with the License.
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * You may obtain a copy of the License at
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  *
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * www.apache.org/licenses/LICENSE-2.0
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  *
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * Unless required by applicable law or agreed to in writing, software
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * See the License for the specific language governing permissions and
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * limitations under the License.
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifndef _ARM_MATH_MEMORY_H_
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #define _ARM_MATH_MEMORY_H_
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #include "arm_math_types.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef   __cplusplus
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** extern "C"
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief definition to read/write two 16 bit values.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @deprecated
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #if   defined ( __CC_ARM )
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t __packed
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined ( __GNUC__ )
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined ( __ICCARM__ )
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t __packed
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined ( __TI_ARM__ )
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 147


  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined ( __CSMC__ )
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined ( __TASKING__ )
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined(_MSC_VER )
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #error Unknown compiler
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /* SIMD replacement */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief         Read 2 Q15 from Q15 pointer.
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     pQ15      points to input value
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @return        Q31 value
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15)
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t val;
 4892              		.loc 12 79 3 discriminator 3 view .LVU1617
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   memcpy (&val, pQ15, 4);
 4893              		.loc 12 82 3 discriminator 3 view .LVU1618
 4894 0016 58F82C20 		ldr	r2, [r8, ip, lsl #2]	@ unaligned
 4895              	.LVL551:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   val = (pQ15[1] << 16) | (pQ15[0] & 0x0FFFF) ;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   return (val);
 4896              		.loc 12 87 3 discriminator 3 view .LVU1619
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 4897              		.loc 11 113 5 discriminator 3 view .LVU1620
 4898              		.loc 11 113 8 is_stmt 0 discriminator 3 view .LVU1621
 4899 001a CC44     		add	ip, ip, r9
 4900              	.LVL552:
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 4901              		.loc 11 115 5 is_stmt 1 discriminator 3 view .LVU1622
 4902              		.loc 11 115 7 is_stmt 0 discriminator 3 view .LVU1623
 4903 001c 3719     		adds	r7, r6, r4
 4904              	.LVL553:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 4905              		.loc 11 117 5 is_stmt 1 discriminator 3 view .LVU1624
 4906              	.LBB612:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 148


 4907              	.LBI612:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15)
 4908              		.loc 12 76 28 discriminator 3 view .LVU1625
 4909              	.LBB613:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 4910              		.loc 12 79 3 discriminator 3 view .LVU1626
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 4911              		.loc 12 82 3 discriminator 3 view .LVU1627
 4912 001e 50F82630 		ldr	r3, [r0, r6, lsl #2]	@ unaligned
 4913              	.LVL554:
 4914              		.loc 12 87 3 discriminator 3 view .LVU1628
 4915              		.loc 12 87 3 is_stmt 0 discriminator 3 view .LVU1629
 4916              	.LBE613:
 4917              	.LBE612:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 4918              		.loc 11 118 5 is_stmt 1 discriminator 3 view .LVU1630
 4919              		.loc 11 118 8 is_stmt 0 discriminator 3 view .LVU1631
 4920 0022 43F34E01 		sbfx	r1, r3, #1, #15
 4921              	.LVL555:
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 4922              		.loc 11 119 5 is_stmt 1 discriminator 3 view .LVU1632
 4923              		.loc 11 119 13 is_stmt 0 discriminator 3 view .LVU1633
 4924 0026 5B10     		asrs	r3, r3, #1
 4925              	.LVL556:
 4926              		.loc 11 119 19 discriminator 3 view .LVU1634
 4927 0028 1B0C     		lsrs	r3, r3, #16
 4928 002a 1B04     		lsls	r3, r3, #16
 4929              		.loc 11 119 39 discriminator 3 view .LVU1635
 4930 002c 89B2     		uxth	r1, r1
 4931              		.loc 11 119 33 discriminator 3 view .LVU1636
 4932 002e 1943     		orrs	r1, r1, r3
 4933              	.LVL557:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 4934              		.loc 11 121 5 is_stmt 1 discriminator 3 view .LVU1637
 4935              	.LBB614:
 4936              	.LBI614:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15)
 4937              		.loc 12 76 28 discriminator 3 view .LVU1638
 4938              	.LBB615:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 4939              		.loc 12 79 3 discriminator 3 view .LVU1639
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 4940              		.loc 12 82 3 discriminator 3 view .LVU1640
 4941 0030 50F82730 		ldr	r3, [r0, r7, lsl #2]	@ unaligned
 4942              	.LVL558:
 4943              		.loc 12 87 3 discriminator 3 view .LVU1641
 4944              		.loc 12 87 3 is_stmt 0 discriminator 3 view .LVU1642
 4945              	.LBE615:
 4946              	.LBE614:
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 4947              		.loc 11 122 5 is_stmt 1 discriminator 3 view .LVU1643
 4948              		.loc 11 122 8 is_stmt 0 discriminator 3 view .LVU1644
 4949 0034 43F34E0E 		sbfx	lr, r3, #1, #15
 4950              	.LVL559:
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 4951              		.loc 11 123 5 is_stmt 1 discriminator 3 view .LVU1645
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 149


 4952              		.loc 11 123 13 is_stmt 0 discriminator 3 view .LVU1646
 4953 0038 5B10     		asrs	r3, r3, #1
 4954              	.LVL560:
 4955              		.loc 11 123 19 discriminator 3 view .LVU1647
 4956 003a 1B0C     		lsrs	r3, r3, #16
 4957 003c 1B04     		lsls	r3, r3, #16
 4958              		.loc 11 123 39 discriminator 3 view .LVU1648
 4959 003e 1FFA8EFE 		uxth	lr, lr
 4960              		.loc 11 123 33 discriminator 3 view .LVU1649
 4961 0042 43EA0E03 		orr	r3, r3, lr
 4962              	.LVL561:
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 4963              		.loc 11 125 5 is_stmt 1 discriminator 3 view .LVU1650
 4964              	.LBB616:
 4965              	.LBI616:
 4966              		.file 13 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 150


  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 151


  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 152


 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 153


 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 154


 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 155


 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 156


 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 157


 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 158


 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 159


 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 160


 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 161


 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 162


 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 163


 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 164


 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 165


 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 166


 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1004:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1006:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1007:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1008:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1009:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 167


1010:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1011:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CLZ             (uint8_t)__builtin_clz
1012:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1013:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1015:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1019:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1020:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1021:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1022:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1024:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1025:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1028:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1032:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1033:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1034:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1036:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1037:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1040:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1041:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1042:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1044:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1046:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1048:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1052:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1055:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1056:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1057:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1058:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1059:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1060:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1063:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1064:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 168


1067:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1068:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1070:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1071:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1072:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1074:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1078:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1079:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1084:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1085:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1086:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1087:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1088:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1090:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1099:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1100:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1104:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1105:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1106:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1107:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1108:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1109:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1110:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1112:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1114:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1119:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1123:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 169


1124:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1131:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1135:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1136:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1137:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1138:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1139:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1140:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1143:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1144:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1145:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1151:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
1152:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1153:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1155:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1156:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1157:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1158:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1159:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1161:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1162:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1165:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1166:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1167:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
1168:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1170:Drivers/CMSIS/Include/cmsis_gcc.h ****  __extension__ \
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1172:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1173:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1174:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1175:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1177:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1178:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 170


1181:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
1184:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1187:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1188:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1198:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1199:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1200:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1201:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1202:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1204:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1205:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1206:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1207:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1208:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1209:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1210:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1211:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1212:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1213:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1214:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1215:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1216:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1218:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1219:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1220:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1221:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1222:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1223:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1224:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1226:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1227:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1228:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1229:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1230:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1231:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1232:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1233:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1234:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1235:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1237:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 171


1238:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1240:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1241:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1242:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1243:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1244:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1245:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1246:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1247:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1248:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1249:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1250:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1253:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1255:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1258:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1259:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1260:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1261:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1262:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1264:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1265:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1267:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1270:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1271:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1272:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1273:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1274:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1276:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1277:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1278:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1279:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1280:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1282:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1283:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1284:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1285:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1286:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1287:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1288:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1289:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1290:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1291:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1292:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1293:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1294:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 172


1295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
1298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1299:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1301:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1302:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1303:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1304:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1305:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
1306:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
1307:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
1308:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
1309:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
1310:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
1311:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
1312:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
1313:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1314:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
1315:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1316:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1317:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1318:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1319:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1320:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
1323:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1324:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1325:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1326:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
1327:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1328:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1329:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1330:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
1331:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
1332:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
1333:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
1334:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
1335:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
1336:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
1337:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1338:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
1339:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1340:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1341:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1342:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1343:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1345:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1346:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1347:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1348:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1349:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1350:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1351:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 173


1352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1353:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1354:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1355:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1356:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1358:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1359:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1360:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1368:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1369:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1370:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1371:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1372:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1373:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1374:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1375:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1382:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1383:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1384:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1385:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1386:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1388:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1389:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1390:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1397:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1398:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1399:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1400:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1401:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1402:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1404:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 174


1409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1410:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1411:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1412:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1413:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1414:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1417:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1418:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1425:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1426:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1427:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1428:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1429:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1431:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1432:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1434:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1435:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1436:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1437:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1438:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1439:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1440:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1452:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1453:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1454:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1455:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1456:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1458:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1463:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1464:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1465:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 175


1466:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1467:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1469:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1470:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1471:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1478:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1481:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1482:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1483:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1484:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1486:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1487:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1488:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1489:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1491:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1492:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1493:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1494:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1495:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1496:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1497:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1498:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1499:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1500:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1501:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1502:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1503:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1504:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1505:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1506:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1507:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1508:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1509:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1510:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1518:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1520:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1521:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1522:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 176


1523:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1524:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1525:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1526:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1527:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1530:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1531:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1532:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1533:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
1534:Drivers/CMSIS/Include/cmsis_gcc.h **** */
1535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1537:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1538:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1539:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1540:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1541:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1543:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1544:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1546:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1547:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1548:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1550:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1551:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1552:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1553:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1554:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1555:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1556:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1557:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1558:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1559:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1562:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1563:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1564:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1565:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1567:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1568:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1572:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1573:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1574:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1575:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1576:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1577:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1578:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1579:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 177


1580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1581:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1583:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1584:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1586:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1587:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1588:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1589:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1590:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1591:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1592:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1593:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1594:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1595:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1596:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1597:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1598:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1599:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1600:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1601:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1603:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1604:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1605:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1606:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1607:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1608:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1609:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1611:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1612:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1613:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1614:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1615:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1616:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1617:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1619:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1620:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1621:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1623:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1624:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1625:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1627:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1628:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1629:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1630:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1631:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1632:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1633:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1634:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1635:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 178


1637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1638:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1639:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1640:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1641:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1642:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1643:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1645:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1646:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1649:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1650:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1651:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1654:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1657:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1660:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1661:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1662:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1663:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1665:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1667:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1668:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1669:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1670:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1672:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1673:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1674:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1676:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1677:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1678:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1679:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1680:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1681:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1684:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1685:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1687:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
 4967              		.loc 13 1692 31 discriminator 3 view .LVU1651
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 179


 4968              	.LBB617:
1693:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1694:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 4969              		.loc 13 1694 3 discriminator 3 view .LVU1652
1695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 4970              		.loc 13 1696 3 discriminator 3 view .LVU1653
 4971              		.syntax unified
 4972              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4973 0046 D1FA13FE 		qsub16 lr, r1, r3
 4974              	@ 0 "" 2
 4975              	.LVL562:
1697:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 4976              		.loc 13 1697 3 discriminator 3 view .LVU1654
 4977              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU1655
 4978              		.thumb
 4979              		.syntax unified
 4980              	.LBE617:
 4981              	.LBE616:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 4982              		.loc 11 127 5 is_stmt 1 discriminator 3 view .LVU1656
 4983              	.LBB618:
 4984              	.LBI618:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4985              		.loc 13 1652 31 discriminator 3 view .LVU1657
 4986              	.LBB619:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4987              		.loc 13 1654 3 discriminator 3 view .LVU1658
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 4988              		.loc 13 1656 3 discriminator 3 view .LVU1659
 4989              		.syntax unified
 4990              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4991 004a 91FA23F3 		shadd16 r3, r1, r3
 4992              	@ 0 "" 2
 4993              	.LVL563:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4994              		.loc 13 1657 3 discriminator 3 view .LVU1660
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4995              		.loc 13 1657 3 is_stmt 0 discriminator 3 view .LVU1661
 4996              		.thumb
 4997              		.syntax unified
 4998              	.LBE619:
 4999              	.LBE618:
 5000              	.LBB620:
 5001              	.LBI620:
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     pQ15      points to input value
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @return        Q31 value
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t val;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 180


  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   memcpy (&val, *pQ15, 4);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   val = ((*pQ15)[1] << 16) | ((*pQ15)[0] & 0x0FFFF);
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  *pQ15 += 2;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     pQ15      points to input value
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @return        Q31 value
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** __STATIC_FORCEINLINE q31_t read_q15x2_da (
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t val;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   memcpy (&val, *pQ15, 4);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   val = ((*pQ15)[1] << 16) | ((*pQ15)[0] & 0x0FFFF);
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   *pQ15 -= 2;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   return (val);
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     pQ15      points to input value
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     value     Q31 value
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @return        none
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** __STATIC_FORCEINLINE void write_q15x2_ia (
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t    value)
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t val = value;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   memcpy (*pQ15, &val, 4);
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   (*pQ15)[0] = (val & 0x0FFFF);
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   (*pQ15)[1] = (val >> 16) & 0x0FFFF;
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  *pQ15 += 2;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief         Write 2 Q15 to Q15 pointer.
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     pQ15      points to input value
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     value     Q31 value
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @return        none
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 181


 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** __STATIC_FORCEINLINE void write_q15x2 (
 5002              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU1662
 5003              	.LBB621:
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t   value)
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t val = value;
 5004              		.loc 12 161 3 discriminator 3 view .LVU1663
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   memcpy (pQ15, &val, 4);
 5005              		.loc 12 164 3 discriminator 3 view .LVU1664
 5006 004e 40F82630 		str	r3, [r0, r6, lsl #2]	@ unaligned
 5007              	.LVL564:
 5008              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU1665
 5009              	.LBE621:
 5010              	.LBE620:
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUAD(coeff, R) >> 16;
 5011              		.loc 11 130 5 is_stmt 1 discriminator 3 view .LVU1666
 5012              	.LBB622:
 5013              	.LBI622:
1698:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1701:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1702:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1703:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1705:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1706:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1707:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1708:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1709:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1710:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1711:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1712:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1713:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1714:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1716:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1717:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1718:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1719:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1720:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1721:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1722:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1723:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1724:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1725:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1726:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1727:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1728:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1729:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1730:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 182


1731:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1734:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1736:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1737:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1738:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1739:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1741:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1742:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1743:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1744:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1745:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1746:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1747:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1750:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1751:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1755:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1756:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1758:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1760:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1763:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1764:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1765:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1766:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1767:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1768:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1769:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1770:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1771:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1772:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1773:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1774:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1775:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1778:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1779:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1780:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1781:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1782:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1783:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1784:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1785:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1786:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1787:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 183


1788:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1789:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1790:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1791:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1792:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1793:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1794:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1798:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1804:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1805:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1806:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1807:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1808:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1809:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1812:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1813:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1814:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1815:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1816:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1817:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1818:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1819:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1820:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1821:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1822:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1824:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1825:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1826:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1828:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1829:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1830:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1832:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1833:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1836:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1837:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1838:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1839:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1840:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1842:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1844:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 184


1845:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1846:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1847:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1848:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1849:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1851:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1852:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1853:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1854:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1855:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1856:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1857:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1860:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1862:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1863:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1868:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1869:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1870:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1871:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1872:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1873:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1875:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1876:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1877:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1879:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1882:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1883:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1884:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1886:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1887:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1888:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1889:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
 5014              		.loc 13 1890 31 discriminator 3 view .LVU1667
 5015              	.LBB623:
1891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1892:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 5016              		.loc 13 1892 3 discriminator 3 view .LVU1668
1893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 5017              		.loc 13 1894 3 discriminator 3 view .LVU1669
 5018              		.syntax unified
 5019              	@ 1894 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5020 0052 22FB0EF3 		smuad r3, r2, lr
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 185


 5021              	@ 0 "" 2
 5022              	.LVL565:
1895:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5023              		.loc 13 1895 3 discriminator 3 view .LVU1670
 5024              		.loc 13 1895 3 is_stmt 0 discriminator 3 view .LVU1671
 5025              		.thumb
 5026              		.syntax unified
 5027              	.LBE623:
 5028              	.LBE622:
 5029              		.loc 11 130 30 discriminator 3 view .LVU1672
 5030 0056 190C     		lsrs	r1, r3, #16
 5031              	.LVL566:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSDX(coeff, R);
 5032              		.loc 11 131 5 is_stmt 1 discriminator 3 view .LVU1673
 5033              	.LBB624:
 5034              	.LBI624:
1896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1899:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1900:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1901:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1904:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1905:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1907:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1908:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1909:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1911:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1912:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1913:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1914:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1915:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1916:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1917:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1918:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1919:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1920:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1921:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1922:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
1923:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1924:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
1925:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
1926:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
1927:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
1928:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
1929:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1930:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1931:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
1932:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
1933:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
1934:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1935:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1936:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 186


1937:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1939:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
1940:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1941:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
1942:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
1943:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
1944:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
1945:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
1946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1947:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1948:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
1949:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
1950:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
1951:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1952:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1953:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
1954:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1955:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
1957:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1958:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1959:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
 5035              		.loc 13 1964 31 discriminator 3 view .LVU1674
 5036              	.LBB625:
1965:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1966:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 5037              		.loc 13 1966 3 discriminator 3 view .LVU1675
1967:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 5038              		.loc 13 1968 3 discriminator 3 view .LVU1676
 5039              		.syntax unified
 5040              	@ 1968 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5041 0058 42FB1EF3 		smusdx r3, r2, lr
 5042              	@ 0 "" 2
 5043              	.LVL567:
1969:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5044              		.loc 13 1969 3 discriminator 3 view .LVU1677
 5045              		.loc 13 1969 3 is_stmt 0 discriminator 3 view .LVU1678
 5046              		.thumb
 5047              		.syntax unified
 5048              	.LBE625:
 5049              	.LBE624:
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSDX(R, coeff) >> 16U;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUAD(coeff, R);
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 5050              		.loc 11 137 5 is_stmt 1 discriminator 3 view .LVU1679
 5051              		.loc 11 137 35 is_stmt 0 discriminator 3 view .LVU1680
 5052 005c 1B0C     		lsrs	r3, r3, #16
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 187


 5053              	.LVL568:
 5054              		.loc 11 137 35 discriminator 3 view .LVU1681
 5055 005e 1B04     		lsls	r3, r3, #16
 5056              		.loc 11 137 5 discriminator 3 view .LVU1682
 5057 0060 0B43     		orrs	r3, r3, r1
 5058              	.LVL569:
 5059              	.LBB626:
 5060              	.LBI626:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 5061              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU1683
 5062              	.LBB627:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5063              		.loc 12 161 3 discriminator 3 view .LVU1684
 5064              		.loc 12 164 3 discriminator 3 view .LVU1685
 5065 0062 40F82730 		str	r3, [r0, r7, lsl #2]	@ unaligned
 5066              	.LVL570:
 5067              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU1686
 5068              	.LBE627:
 5069              	.LBE626:
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 5070              		.loc 11 139 5 is_stmt 1 discriminator 3 view .LVU1687
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5071              		.loc 12 79 3 discriminator 3 view .LVU1688
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5072              		.loc 12 82 3 discriminator 3 view .LVU1689
 5073 0066 58F82C10 		ldr	r1, [r8, ip, lsl #2]	@ unaligned
 5074              	.LVL571:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5075              		.loc 12 87 3 discriminator 3 view .LVU1690
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 5076              		.loc 11 141 5 discriminator 3 view .LVU1691
 5077              		.loc 11 141 8 is_stmt 0 discriminator 3 view .LVU1692
 5078 006a CC44     		add	ip, ip, r9
 5079              	.LVL572:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     i++;
 5080              		.loc 11 144 5 is_stmt 1 discriminator 3 view .LVU1693
 5081              		.loc 11 144 6 is_stmt 0 discriminator 3 view .LVU1694
 5082 006c 06F1010E 		add	lr, r6, #1
 5083              	.LVL573:
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l++;
 5084              		.loc 11 145 5 is_stmt 1 discriminator 3 view .LVU1695
 5085              		.loc 11 145 6 is_stmt 0 discriminator 3 view .LVU1696
 5086 0070 0137     		adds	r7, r7, #1
 5087              	.LVL574:
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 5088              		.loc 11 147 5 is_stmt 1 discriminator 3 view .LVU1697
 5089              	.LBB628:
 5090              	.LBI628:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15)
 5091              		.loc 12 76 28 discriminator 3 view .LVU1698
 5092              	.LBB629:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 188


 5093              		.loc 12 79 3 discriminator 3 view .LVU1699
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5094              		.loc 12 82 3 discriminator 3 view .LVU1700
 5095 0072 50F82E30 		ldr	r3, [r0, lr, lsl #2]	@ unaligned
 5096              	.LVL575:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5097              		.loc 12 87 3 discriminator 3 view .LVU1701
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5098              		.loc 12 87 3 is_stmt 0 discriminator 3 view .LVU1702
 5099              	.LBE629:
 5100              	.LBE628:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 5101              		.loc 11 148 5 is_stmt 1 discriminator 3 view .LVU1703
 5102              		.loc 11 148 8 is_stmt 0 discriminator 3 view .LVU1704
 5103 0076 43F34E02 		sbfx	r2, r3, #1, #15
 5104              	.LVL576:
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 5105              		.loc 11 149 5 is_stmt 1 discriminator 3 view .LVU1705
 5106              		.loc 11 149 13 is_stmt 0 discriminator 3 view .LVU1706
 5107 007a 5B10     		asrs	r3, r3, #1
 5108              	.LVL577:
 5109              		.loc 11 149 19 discriminator 3 view .LVU1707
 5110 007c 1B0C     		lsrs	r3, r3, #16
 5111 007e 1B04     		lsls	r3, r3, #16
 5112              		.loc 11 149 39 discriminator 3 view .LVU1708
 5113 0080 92B2     		uxth	r2, r2
 5114              		.loc 11 149 33 discriminator 3 view .LVU1709
 5115 0082 1343     		orrs	r3, r3, r2
 5116              	.LVL578:
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 5117              		.loc 11 151 5 is_stmt 1 discriminator 3 view .LVU1710
 5118              	.LBB630:
 5119              	.LBI630:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15)
 5120              		.loc 12 76 28 discriminator 3 view .LVU1711
 5121              	.LBB631:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5122              		.loc 12 79 3 discriminator 3 view .LVU1712
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5123              		.loc 12 82 3 discriminator 3 view .LVU1713
 5124 0084 50F82720 		ldr	r2, [r0, r7, lsl #2]	@ unaligned
 5125              	.LVL579:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5126              		.loc 12 87 3 discriminator 3 view .LVU1714
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5127              		.loc 12 87 3 is_stmt 0 discriminator 3 view .LVU1715
 5128              	.LBE631:
 5129              	.LBE630:
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 5130              		.loc 11 152 5 is_stmt 1 discriminator 3 view .LVU1716
 5131              		.loc 11 152 8 is_stmt 0 discriminator 3 view .LVU1717
 5132 0088 42F34E0A 		sbfx	r10, r2, #1, #15
 5133              	.LVL580:
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 5134              		.loc 11 153 5 is_stmt 1 discriminator 3 view .LVU1718
 5135              		.loc 11 153 13 is_stmt 0 discriminator 3 view .LVU1719
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 189


 5136 008c 5210     		asrs	r2, r2, #1
 5137              	.LVL581:
 5138              		.loc 11 153 19 discriminator 3 view .LVU1720
 5139 008e 120C     		lsrs	r2, r2, #16
 5140 0090 1204     		lsls	r2, r2, #16
 5141              		.loc 11 153 39 discriminator 3 view .LVU1721
 5142 0092 1FFA8AFA 		uxth	r10, r10
 5143              		.loc 11 153 33 discriminator 3 view .LVU1722
 5144 0096 42EA0A02 		orr	r2, r2, r10
 5145              	.LVL582:
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 5146              		.loc 11 155 5 is_stmt 1 discriminator 3 view .LVU1723
 5147              	.LBB632:
 5148              	.LBI632:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5149              		.loc 13 1692 31 discriminator 3 view .LVU1724
 5150              	.LBB633:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5151              		.loc 13 1694 3 discriminator 3 view .LVU1725
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5152              		.loc 13 1696 3 discriminator 3 view .LVU1726
 5153              		.syntax unified
 5154              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5155 009a D3FA12FA 		qsub16 r10, r3, r2
 5156              	@ 0 "" 2
 5157              	.LVL583:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5158              		.loc 13 1697 3 discriminator 3 view .LVU1727
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5159              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU1728
 5160              		.thumb
 5161              		.syntax unified
 5162              	.LBE633:
 5163              	.LBE632:
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 5164              		.loc 11 157 5 is_stmt 1 discriminator 3 view .LVU1729
 5165              	.LBB634:
 5166              	.LBI634:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5167              		.loc 13 1652 31 discriminator 3 view .LVU1730
 5168              	.LBB635:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5169              		.loc 13 1654 3 discriminator 3 view .LVU1731
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5170              		.loc 13 1656 3 discriminator 3 view .LVU1732
 5171              		.syntax unified
 5172              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5173 009e 93FA22F2 		shadd16 r2, r3, r2
 5174              	@ 0 "" 2
 5175              	.LVL584:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5176              		.loc 13 1657 3 discriminator 3 view .LVU1733
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5177              		.loc 13 1657 3 is_stmt 0 discriminator 3 view .LVU1734
 5178              		.thumb
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 190


 5179              		.syntax unified
 5180              	.LBE635:
 5181              	.LBE634:
 5182              	.LBB636:
 5183              	.LBI636:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 5184              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU1735
 5185              	.LBB637:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5186              		.loc 12 161 3 discriminator 3 view .LVU1736
 5187              		.loc 12 164 3 discriminator 3 view .LVU1737
 5188 00a2 40F82E20 		str	r2, [r0, lr, lsl #2]	@ unaligned
 5189              	.LVL585:
 5190              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU1738
 5191              	.LBE637:
 5192              	.LBE636:
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUAD(coeff, R) >> 16;
 5193              		.loc 11 160 5 is_stmt 1 discriminator 3 view .LVU1739
 5194              	.LBB638:
 5195              	.LBI638:
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5196              		.loc 13 1890 31 discriminator 3 view .LVU1740
 5197              	.LBB639:
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5198              		.loc 13 1892 3 discriminator 3 view .LVU1741
1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5199              		.loc 13 1894 3 discriminator 3 view .LVU1742
 5200              		.syntax unified
 5201              	@ 1894 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5202 00a6 21FB0AF3 		smuad r3, r1, r10
 5203              	@ 0 "" 2
 5204              	.LVL586:
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5205              		.loc 13 1895 3 discriminator 3 view .LVU1743
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5206              		.loc 13 1895 3 is_stmt 0 discriminator 3 view .LVU1744
 5207              		.thumb
 5208              		.syntax unified
 5209              	.LBE639:
 5210              	.LBE638:
 5211              		.loc 11 160 30 discriminator 3 view .LVU1745
 5212 00aa 1A0C     		lsrs	r2, r3, #16
 5213              	.LVL587:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSDX(coeff, R);
 5214              		.loc 11 161 5 is_stmt 1 discriminator 3 view .LVU1746
 5215              	.LBB640:
 5216              	.LBI640:
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5217              		.loc 13 1964 31 discriminator 3 view .LVU1747
 5218              	.LBB641:
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5219              		.loc 13 1966 3 discriminator 3 view .LVU1748
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5220              		.loc 13 1968 3 discriminator 3 view .LVU1749
 5221              		.syntax unified
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 191


 5222              	@ 1968 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5223 00ac 41FB1AF3 		smusdx r3, r1, r10
 5224              	@ 0 "" 2
 5225              	.LVL588:
 5226              		.loc 13 1969 3 discriminator 3 view .LVU1750
 5227              		.loc 13 1969 3 is_stmt 0 discriminator 3 view .LVU1751
 5228              		.thumb
 5229              		.syntax unified
 5230              	.LBE641:
 5231              	.LBE640:
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSDX(R, coeff) >> 16U;
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUAD(coeff, R);
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 5232              		.loc 11 168 5 is_stmt 1 discriminator 3 view .LVU1752
 5233              		.loc 11 168 35 is_stmt 0 discriminator 3 view .LVU1753
 5234 00b0 1B0C     		lsrs	r3, r3, #16
 5235              	.LVL589:
 5236              		.loc 11 168 35 discriminator 3 view .LVU1754
 5237 00b2 1B04     		lsls	r3, r3, #16
 5238              		.loc 11 168 5 discriminator 3 view .LVU1755
 5239 00b4 1343     		orrs	r3, r3, r2
 5240              	.LVL590:
 5241              	.LBB642:
 5242              	.LBI642:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 5243              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU1756
 5244              	.LBB643:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5245              		.loc 12 161 3 discriminator 3 view .LVU1757
 5246              		.loc 12 164 3 discriminator 3 view .LVU1758
 5247 00b6 40F82730 		str	r3, [r0, r7, lsl #2]	@ unaligned
 5248              	.LVL591:
 5249              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU1759
 5250              	.LBE643:
 5251              	.LBE642:
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 5252              		.loc 11 109 23 is_stmt 1 discriminator 3 view .LVU1760
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 5253              		.loc 11 109 24 is_stmt 0 discriminator 3 view .LVU1761
 5254 00ba 0236     		adds	r6, r6, #2
 5255              	.LVL592:
 5256              	.L292:
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 5257              		.loc 11 109 15 is_stmt 1 discriminator 1 view .LVU1762
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 5258              		.loc 11 109 3 is_stmt 0 discriminator 1 view .LVU1763
 5259 00bc A642     		cmp	r6, r4
 5260 00be AAD3     		bcc	.L293
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 5261              		.loc 11 172 3 is_stmt 1 view .LVU1764
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 192


 5262              		.loc 11 172 20 is_stmt 0 view .LVU1765
 5263 00c0 4FEA4909 		lsl	r9, r9, #1
 5264 00c4 1FFA89F9 		uxth	r9, r9
 5265              	.LVL593:
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for stage */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 5266              		.loc 11 175 3 is_stmt 1 view .LVU1766
 5267              		.loc 11 175 10 is_stmt 0 view .LVU1767
 5268 00c8 6B08     		lsrs	r3, r5, #1
 5269 00ca 0193     		str	r3, [sp, #4]
 5270              	.LVL594:
 5271              		.loc 11 175 3 view .LVU1768
 5272 00cc 42E0     		b	.L294
 5273              	.LVL595:
 5274              	.L297:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for groups */
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       /* loop for butterfly */
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 5275              		.loc 11 191 9 is_stmt 1 discriminator 3 view .LVU1769
 5276              		.loc 11 191 11 is_stmt 0 discriminator 3 view .LVU1770
 5277 00ce DE19     		adds	r6, r3, r7
 5278              	.LVL596:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = read_q15x2 (pSrc + (2 * i));
 5279              		.loc 11 193 9 is_stmt 1 discriminator 3 view .LVU1771
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5280              		.loc 12 79 3 discriminator 3 view .LVU1772
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5281              		.loc 12 82 3 discriminator 3 view .LVU1773
 5282 00d0 50F823A0 		ldr	r10, [r0, r3, lsl #2]	@ unaligned
 5283              	.LVL597:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5284              		.loc 12 87 3 discriminator 3 view .LVU1774
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = read_q15x2 (pSrc + (2 * l));
 5285              		.loc 11 195 9 discriminator 3 view .LVU1775
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5286              		.loc 12 79 3 discriminator 3 view .LVU1776
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5287              		.loc 12 82 3 discriminator 3 view .LVU1777
 5288 00d4 50F826B0 		ldr	fp, [r0, r6, lsl #2]	@ unaligned
 5289              	.LVL598:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 193


 5290              		.loc 12 87 3 discriminator 3 view .LVU1778
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 5291              		.loc 11 197 9 discriminator 3 view .LVU1779
 5292              	.LBB644:
 5293              	.LBI644:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5294              		.loc 13 1692 31 discriminator 3 view .LVU1780
 5295              	.LBB645:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5296              		.loc 13 1694 3 discriminator 3 view .LVU1781
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5297              		.loc 13 1696 3 discriminator 3 view .LVU1782
 5298              		.syntax unified
 5299              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5300 00d8 DAFA1BF2 		qsub16 r2, r10, fp
 5301              	@ 0 "" 2
 5302              	.LVL599:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5303              		.loc 13 1697 3 discriminator 3 view .LVU1783
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5304              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU1784
 5305              		.thumb
 5306              		.syntax unified
 5307              	.LBE645:
 5308              	.LBE644:
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 5309              		.loc 11 199 9 is_stmt 1 discriminator 3 view .LVU1785
 5310              	.LBB646:
 5311              	.LBI646:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5312              		.loc 13 1652 31 discriminator 3 view .LVU1786
 5313              	.LBB647:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5314              		.loc 13 1654 3 discriminator 3 view .LVU1787
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5315              		.loc 13 1656 3 discriminator 3 view .LVU1788
 5316              		.syntax unified
 5317              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5318 00dc 9AFA2BFA 		shadd16 r10, r10, fp
 5319              	@ 0 "" 2
 5320              	.LVL600:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5321              		.loc 13 1657 3 discriminator 3 view .LVU1789
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5322              		.loc 13 1657 3 is_stmt 0 discriminator 3 view .LVU1790
 5323              		.thumb
 5324              		.syntax unified
 5325              	.LBE647:
 5326              	.LBE646:
 5327              	.LBB648:
 5328              	.LBI648:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 5329              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU1791
 5330              	.LBB649:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 194


 5331              		.loc 12 161 3 discriminator 3 view .LVU1792
 5332              		.loc 12 164 3 discriminator 3 view .LVU1793
 5333 00e0 40F823A0 		str	r10, [r0, r3, lsl #2]	@ unaligned
 5334              	.LVL601:
 5335              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU1794
 5336              	.LBE649:
 5337              	.LBE648:
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUAD(coeff, R) >> 16;
 5338              		.loc 11 202 9 is_stmt 1 discriminator 3 view .LVU1795
 5339              	.LBB650:
 5340              	.LBI650:
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5341              		.loc 13 1890 31 discriminator 3 view .LVU1796
 5342              	.LBB651:
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5343              		.loc 13 1892 3 discriminator 3 view .LVU1797
1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5344              		.loc 13 1894 3 discriminator 3 view .LVU1798
 5345              		.syntax unified
 5346              	@ 1894 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5347 00e4 21FB02FA 		smuad r10, r1, r2
 5348              	@ 0 "" 2
 5349              	.LVL602:
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5350              		.loc 13 1895 3 discriminator 3 view .LVU1799
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5351              		.loc 13 1895 3 is_stmt 0 discriminator 3 view .LVU1800
 5352              		.thumb
 5353              		.syntax unified
 5354              	.LBE651:
 5355              	.LBE650:
 5356              		.loc 11 202 34 discriminator 3 view .LVU1801
 5357 00e8 4FEA1A4A 		lsr	r10, r10, #16
 5358              	.LVL603:
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSDX(coeff, R);
 5359              		.loc 11 203 9 is_stmt 1 discriminator 3 view .LVU1802
 5360              	.LBB652:
 5361              	.LBI652:
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5362              		.loc 13 1964 31 discriminator 3 view .LVU1803
 5363              	.LBB653:
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5364              		.loc 13 1966 3 discriminator 3 view .LVU1804
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5365              		.loc 13 1968 3 discriminator 3 view .LVU1805
 5366              		.syntax unified
 5367              	@ 1968 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5368 00ec 41FB12F2 		smusdx r2, r1, r2
 5369              	@ 0 "" 2
 5370              	.LVL604:
 5371              		.loc 13 1969 3 discriminator 3 view .LVU1806
 5372              		.loc 13 1969 3 is_stmt 0 discriminator 3 view .LVU1807
 5373              		.thumb
 5374              		.syntax unified
 5375              	.LBE653:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 195


 5376              	.LBE652:
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSDX(R, coeff) >> 16U;
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUAD(coeff, R);
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 5377              		.loc 11 209 9 is_stmt 1 discriminator 3 view .LVU1808
 5378              		.loc 11 209 39 is_stmt 0 discriminator 3 view .LVU1809
 5379 00f0 120C     		lsrs	r2, r2, #16
 5380              	.LVL605:
 5381              		.loc 11 209 39 discriminator 3 view .LVU1810
 5382 00f2 1204     		lsls	r2, r2, #16
 5383              		.loc 11 209 9 discriminator 3 view .LVU1811
 5384 00f4 42EA0A02 		orr	r2, r2, r10
 5385              	.LVL606:
 5386              	.LBB654:
 5387              	.LBI654:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 5388              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU1812
 5389              	.LBB655:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5390              		.loc 12 161 3 discriminator 3 view .LVU1813
 5391              		.loc 12 164 3 discriminator 3 view .LVU1814
 5392 00f8 40F82620 		str	r2, [r0, r6, lsl #2]	@ unaligned
 5393              	.LVL607:
 5394              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU1815
 5395              	.LBE655:
 5396              	.LBE654:
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         i += n1;
 5397              		.loc 11 211 9 is_stmt 1 discriminator 3 view .LVU1816
 5398              		.loc 11 211 11 is_stmt 0 discriminator 3 view .LVU1817
 5399 00fc 2344     		add	r3, r3, r4
 5400              	.LVL608:
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 5401              		.loc 11 213 9 is_stmt 1 discriminator 3 view .LVU1818
 5402              		.loc 11 213 11 is_stmt 0 discriminator 3 view .LVU1819
 5403 00fe FE18     		adds	r6, r7, r3
 5404              	.LVL609:
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = read_q15x2 (pSrc + (2 * i));
 5405              		.loc 11 215 9 is_stmt 1 discriminator 3 view .LVU1820
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5406              		.loc 12 79 3 discriminator 3 view .LVU1821
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5407              		.loc 12 82 3 discriminator 3 view .LVU1822
 5408 0100 50F823A0 		ldr	r10, [r0, r3, lsl #2]	@ unaligned
 5409              	.LVL610:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5410              		.loc 12 87 3 discriminator 3 view .LVU1823
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = read_q15x2 (pSrc + (2 * l));
 5411              		.loc 11 217 9 discriminator 3 view .LVU1824
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5412              		.loc 12 79 3 discriminator 3 view .LVU1825
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 196


  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5413              		.loc 12 82 3 discriminator 3 view .LVU1826
 5414 0104 50F826B0 		ldr	fp, [r0, r6, lsl #2]	@ unaligned
 5415              	.LVL611:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5416              		.loc 12 87 3 discriminator 3 view .LVU1827
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 5417              		.loc 11 219 9 discriminator 3 view .LVU1828
 5418              	.LBB656:
 5419              	.LBI656:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5420              		.loc 13 1692 31 discriminator 3 view .LVU1829
 5421              	.LBB657:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5422              		.loc 13 1694 3 discriminator 3 view .LVU1830
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5423              		.loc 13 1696 3 discriminator 3 view .LVU1831
 5424              		.syntax unified
 5425              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5426 0108 DAFA1BF2 		qsub16 r2, r10, fp
 5427              	@ 0 "" 2
 5428              	.LVL612:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5429              		.loc 13 1697 3 discriminator 3 view .LVU1832
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5430              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU1833
 5431              		.thumb
 5432              		.syntax unified
 5433              	.LBE657:
 5434              	.LBE656:
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 5435              		.loc 11 221 9 is_stmt 1 discriminator 3 view .LVU1834
 5436              	.LBB658:
 5437              	.LBI658:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5438              		.loc 13 1652 31 discriminator 3 view .LVU1835
 5439              	.LBB659:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5440              		.loc 13 1654 3 discriminator 3 view .LVU1836
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5441              		.loc 13 1656 3 discriminator 3 view .LVU1837
 5442              		.syntax unified
 5443              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5444 010c 9AFA2BFA 		shadd16 r10, r10, fp
 5445              	@ 0 "" 2
 5446              	.LVL613:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5447              		.loc 13 1657 3 discriminator 3 view .LVU1838
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5448              		.loc 13 1657 3 is_stmt 0 discriminator 3 view .LVU1839
 5449              		.thumb
 5450              		.syntax unified
 5451              	.LBE659:
 5452              	.LBE658:
 5453              	.LBB660:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 197


 5454              	.LBI660:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 5455              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU1840
 5456              	.LBB661:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5457              		.loc 12 161 3 discriminator 3 view .LVU1841
 5458              		.loc 12 164 3 discriminator 3 view .LVU1842
 5459 0110 40F823A0 		str	r10, [r0, r3, lsl #2]	@ unaligned
 5460              	.LVL614:
 5461              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU1843
 5462              	.LBE661:
 5463              	.LBE660:
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUAD(coeff, R) >> 16;
 5464              		.loc 11 224 9 is_stmt 1 discriminator 3 view .LVU1844
 5465              	.LBB662:
 5466              	.LBI662:
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5467              		.loc 13 1890 31 discriminator 3 view .LVU1845
 5468              	.LBB663:
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5469              		.loc 13 1892 3 discriminator 3 view .LVU1846
1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5470              		.loc 13 1894 3 discriminator 3 view .LVU1847
 5471              		.syntax unified
 5472              	@ 1894 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5473 0114 21FB02FA 		smuad r10, r1, r2
 5474              	@ 0 "" 2
 5475              	.LVL615:
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5476              		.loc 13 1895 3 discriminator 3 view .LVU1848
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5477              		.loc 13 1895 3 is_stmt 0 discriminator 3 view .LVU1849
 5478              		.thumb
 5479              		.syntax unified
 5480              	.LBE663:
 5481              	.LBE662:
 5482              		.loc 11 224 34 discriminator 3 view .LVU1850
 5483 0118 4FEA1A4A 		lsr	r10, r10, #16
 5484              	.LVL616:
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSDX(coeff, R);
 5485              		.loc 11 225 9 is_stmt 1 discriminator 3 view .LVU1851
 5486              	.LBB664:
 5487              	.LBI664:
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5488              		.loc 13 1964 31 discriminator 3 view .LVU1852
 5489              	.LBB665:
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5490              		.loc 13 1966 3 discriminator 3 view .LVU1853
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5491              		.loc 13 1968 3 discriminator 3 view .LVU1854
 5492              		.syntax unified
 5493              	@ 1968 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5494 011c 41FB12F2 		smusdx r2, r1, r2
 5495              	@ 0 "" 2
 5496              	.LVL617:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 198


 5497              		.loc 13 1969 3 discriminator 3 view .LVU1855
 5498              		.loc 13 1969 3 is_stmt 0 discriminator 3 view .LVU1856
 5499              		.thumb
 5500              		.syntax unified
 5501              	.LBE665:
 5502              	.LBE664:
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSDX(R, coeff) >> 16U;
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUAD(coeff, R);
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 5503              		.loc 11 231 9 is_stmt 1 discriminator 3 view .LVU1857
 5504              		.loc 11 231 39 is_stmt 0 discriminator 3 view .LVU1858
 5505 0120 120C     		lsrs	r2, r2, #16
 5506              	.LVL618:
 5507              		.loc 11 231 39 discriminator 3 view .LVU1859
 5508 0122 1204     		lsls	r2, r2, #16
 5509              		.loc 11 231 9 discriminator 3 view .LVU1860
 5510 0124 42EA0A02 		orr	r2, r2, r10
 5511              	.LVL619:
 5512              	.LBB666:
 5513              	.LBI666:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 5514              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU1861
 5515              	.LBB667:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5516              		.loc 12 161 3 discriminator 3 view .LVU1862
 5517              		.loc 12 164 3 discriminator 3 view .LVU1863
 5518 0128 40F82620 		str	r2, [r0, r6, lsl #2]	@ unaligned
 5519              	.LVL620:
 5520              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU1864
 5521              	.LBE667:
 5522              	.LBE666:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 5523              		.loc 11 189 31 is_stmt 1 discriminator 3 view .LVU1865
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 5524              		.loc 11 189 33 is_stmt 0 discriminator 3 view .LVU1866
 5525 012c 2344     		add	r3, r3, r4
 5526              	.LVL621:
 5527              	.L296:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 5528              		.loc 11 189 19 is_stmt 1 discriminator 1 view .LVU1867
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 5529              		.loc 11 189 7 is_stmt 0 discriminator 1 view .LVU1868
 5530 012e AB42     		cmp	r3, r5
 5531 0130 CDD3     		bcc	.L297
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 5532              		.loc 11 182 25 is_stmt 1 discriminator 2 view .LVU1869
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 5533              		.loc 11 182 26 is_stmt 0 discriminator 2 view .LVU1870
 5534 0132 0CF1010C 		add	ip, ip, #1
 5535              	.LVL622:
 5536              	.L295:
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 5537              		.loc 11 182 17 is_stmt 1 discriminator 1 view .LVU1871
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 199


 5538              		.loc 11 182 5 is_stmt 0 discriminator 1 view .LVU1872
 5539 0136 BC45     		cmp	ip, r7
 5540 0138 04D2     		bcs	.L303
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 5541              		.loc 11 184 7 is_stmt 1 view .LVU1873
 5542              	.LVL623:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5543              		.loc 12 79 3 view .LVU1874
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5544              		.loc 12 82 3 view .LVU1875
 5545 013a 58F82E10 		ldr	r1, [r8, lr, lsl #2]	@ unaligned
 5546              	.LVL624:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5547              		.loc 12 87 3 view .LVU1876
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 5548              		.loc 11 186 7 view .LVU1877
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 5549              		.loc 11 186 10 is_stmt 0 view .LVU1878
 5550 013e CE44     		add	lr, lr, r9
 5551              	.LVL625:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 5552              		.loc 11 189 7 is_stmt 1 view .LVU1879
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 5553              		.loc 11 189 14 is_stmt 0 view .LVU1880
 5554 0140 6346     		mov	r3, ip
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 5555              		.loc 11 189 7 view .LVU1881
 5556 0142 F4E7     		b	.L296
 5557              	.LVL626:
 5558              	.L303:
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       } /* butterfly loop end */
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* groups loop end */
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 5559              		.loc 11 237 5 is_stmt 1 discriminator 2 view .LVU1882
 5560              		.loc 11 237 22 is_stmt 0 discriminator 2 view .LVU1883
 5561 0144 4FEA4909 		lsl	r9, r9, #1
 5562              	.LVL627:
 5563              		.loc 11 237 22 discriminator 2 view .LVU1884
 5564 0148 1FFA89F9 		uxth	r9, r9
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 5565              		.loc 11 175 31 is_stmt 1 discriminator 2 view .LVU1885
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 5566              		.loc 11 175 33 is_stmt 0 discriminator 2 view .LVU1886
 5567 014c 019B     		ldr	r3, [sp, #4]
 5568 014e 5B08     		lsrs	r3, r3, #1
 5569 0150 0193     		str	r3, [sp, #4]
 5570              	.LVL628:
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 5571              		.loc 11 178 8 discriminator 2 view .LVU1887
 5572 0152 3C46     		mov	r4, r7
 5573              	.LVL629:
 5574              	.L294:
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 5575              		.loc 11 175 24 is_stmt 1 discriminator 1 view .LVU1888
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 200


 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 5576              		.loc 11 175 3 is_stmt 0 discriminator 1 view .LVU1889
 5577 0154 019B     		ldr	r3, [sp, #4]
 5578 0156 022B     		cmp	r3, #2
 5579 0158 04D9     		bls	.L304
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 5580              		.loc 11 177 5 is_stmt 1 view .LVU1890
 5581              	.LVL630:
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 5582              		.loc 11 178 5 view .LVU1891
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 5583              		.loc 11 178 8 is_stmt 0 view .LVU1892
 5584 015a 6708     		lsrs	r7, r4, #1
 5585              	.LVL631:
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 5586              		.loc 11 179 5 is_stmt 1 view .LVU1893
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 5587              		.loc 11 182 5 view .LVU1894
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 5588              		.loc 11 179 8 is_stmt 0 view .LVU1895
 5589 015c 4FF0000E 		mov	lr, #0
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 5590              		.loc 11 182 12 view .LVU1896
 5591 0160 F446     		mov	ip, lr
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 5592              		.loc 11 182 5 view .LVU1897
 5593 0162 E8E7     		b	.L295
 5594              	.LVL632:
 5595              	.L304:
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* stages loop end */
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 5596              		.loc 11 240 3 is_stmt 1 view .LVU1898
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 5597              		.loc 11 241 3 view .LVU1899
 5598              		.loc 11 241 6 is_stmt 0 view .LVU1900
 5599 0164 6708     		lsrs	r7, r4, #1
 5600              	.LVL633:
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 5601              		.loc 11 242 3 is_stmt 1 view .LVU1901
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 5602              		.loc 11 244 3 view .LVU1902
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5603              		.loc 12 79 3 view .LVU1903
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5604              		.loc 12 82 3 view .LVU1904
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5605              		.loc 12 87 3 view .LVU1905
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = ia + twidCoefModifier;
 5606              		.loc 11 246 3 view .LVU1906
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for butterfly */
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < fftLen; i += n1)
 5607              		.loc 11 249 3 view .LVU1907
 5608              		.loc 11 249 10 is_stmt 0 view .LVU1908
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 201


 5609 0166 0023     		movs	r3, #0
 5610              		.loc 11 249 3 view .LVU1909
 5611 0168 1BE0     		b	.L300
 5612              	.LVL634:
 5613              	.L301:
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 5614              		.loc 11 251 5 is_stmt 1 discriminator 3 view .LVU1910
 5615              		.loc 11 251 7 is_stmt 0 discriminator 3 view .LVU1911
 5616 016a D919     		adds	r1, r3, r7
 5617              	.LVL635:
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 5618              		.loc 11 253 5 is_stmt 1 discriminator 3 view .LVU1912
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5619              		.loc 12 79 3 discriminator 3 view .LVU1913
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5620              		.loc 12 82 3 discriminator 3 view .LVU1914
 5621 016c 50F82320 		ldr	r2, [r0, r3, lsl #2]	@ unaligned
 5622              	.LVL636:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5623              		.loc 12 87 3 discriminator 3 view .LVU1915
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 5624              		.loc 11 255 5 discriminator 3 view .LVU1916
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5625              		.loc 12 79 3 discriminator 3 view .LVU1917
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5626              		.loc 12 82 3 discriminator 3 view .LVU1918
 5627 0170 50F82160 		ldr	r6, [r0, r1, lsl #2]	@ unaligned
 5628              	.LVL637:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5629              		.loc 12 87 3 discriminator 3 view .LVU1919
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 5630              		.loc 11 257 5 discriminator 3 view .LVU1920
 5631              	.LBB668:
 5632              	.LBI668:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5633              		.loc 13 1692 31 discriminator 3 view .LVU1921
 5634              	.LBB669:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5635              		.loc 13 1694 3 discriminator 3 view .LVU1922
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5636              		.loc 13 1696 3 discriminator 3 view .LVU1923
 5637              		.syntax unified
 5638              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5639 0174 D2FA16FC 		qsub16 ip, r2, r6
 5640              	@ 0 "" 2
 5641              	.LVL638:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5642              		.loc 13 1697 3 discriminator 3 view .LVU1924
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5643              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU1925
 5644              		.thumb
 5645              		.syntax unified
 5646              	.LBE669:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 202


 5647              	.LBE668:
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __QADD16(T, S));
 5648              		.loc 11 259 5 is_stmt 1 discriminator 3 view .LVU1926
 5649              	.LBB670:
 5650              	.LBI670:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5651              		.loc 13 1644 31 discriminator 3 view .LVU1927
 5652              	.LBB671:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5653              		.loc 13 1646 3 discriminator 3 view .LVU1928
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5654              		.loc 13 1648 3 discriminator 3 view .LVU1929
 5655              		.syntax unified
 5656              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5657 0178 92FA16F2 		qadd16 r2, r2, r6
 5658              	@ 0 "" 2
 5659              	.LVL639:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5660              		.loc 13 1649 3 discriminator 3 view .LVU1930
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5661              		.loc 13 1649 3 is_stmt 0 discriminator 3 view .LVU1931
 5662              		.thumb
 5663              		.syntax unified
 5664              	.LBE671:
 5665              	.LBE670:
 5666              	.LBB672:
 5667              	.LBI672:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 5668              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU1932
 5669              	.LBB673:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5670              		.loc 12 161 3 discriminator 3 view .LVU1933
 5671              		.loc 12 164 3 discriminator 3 view .LVU1934
 5672 017c 40F82320 		str	r2, [r0, r3, lsl #2]	@ unaligned
 5673              	.LVL640:
 5674              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU1935
 5675              	.LBE673:
 5676              	.LBE672:
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * l), R);
 5677              		.loc 11 261 5 is_stmt 1 discriminator 3 view .LVU1936
 5678              	.LBB674:
 5679              	.LBI674:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 5680              		.loc 12 157 27 discriminator 3 view .LVU1937
 5681              	.LBB675:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5682              		.loc 12 161 3 discriminator 3 view .LVU1938
 5683              		.loc 12 164 3 discriminator 3 view .LVU1939
 5684 0180 40F821C0 		str	ip, [r0, r1, lsl #2]	@ unaligned
 5685              	.LVL641:
 5686              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU1940
 5687              	.LBE675:
 5688              	.LBE674:
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     i += n1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 203


 5689              		.loc 11 263 5 is_stmt 1 discriminator 3 view .LVU1941
 5690              		.loc 11 263 7 is_stmt 0 discriminator 3 view .LVU1942
 5691 0184 2344     		add	r3, r3, r4
 5692              	.LVL642:
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 5693              		.loc 11 264 5 is_stmt 1 discriminator 3 view .LVU1943
 5694              		.loc 11 264 7 is_stmt 0 discriminator 3 view .LVU1944
 5695 0186 F918     		adds	r1, r7, r3
 5696              	.LVL643:
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 5697              		.loc 11 266 5 is_stmt 1 discriminator 3 view .LVU1945
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5698              		.loc 12 79 3 discriminator 3 view .LVU1946
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5699              		.loc 12 82 3 discriminator 3 view .LVU1947
 5700 0188 50F82320 		ldr	r2, [r0, r3, lsl #2]	@ unaligned
 5701              	.LVL644:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5702              		.loc 12 87 3 discriminator 3 view .LVU1948
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 5703              		.loc 11 268 5 discriminator 3 view .LVU1949
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5704              		.loc 12 79 3 discriminator 3 view .LVU1950
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5705              		.loc 12 82 3 discriminator 3 view .LVU1951
 5706 018c 50F82160 		ldr	r6, [r0, r1, lsl #2]	@ unaligned
 5707              	.LVL645:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5708              		.loc 12 87 3 discriminator 3 view .LVU1952
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 5709              		.loc 11 270 5 discriminator 3 view .LVU1953
 5710              	.LBB676:
 5711              	.LBI676:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5712              		.loc 13 1692 31 discriminator 3 view .LVU1954
 5713              	.LBB677:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5714              		.loc 13 1694 3 discriminator 3 view .LVU1955
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5715              		.loc 13 1696 3 discriminator 3 view .LVU1956
 5716              		.syntax unified
 5717              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5718 0190 D2FA16FC 		qsub16 ip, r2, r6
 5719              	@ 0 "" 2
 5720              	.LVL646:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5721              		.loc 13 1697 3 discriminator 3 view .LVU1957
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5722              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU1958
 5723              		.thumb
 5724              		.syntax unified
 5725              	.LBE677:
 5726              	.LBE676:
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 204


 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __QADD16(T, S));
 5727              		.loc 11 272 5 is_stmt 1 discriminator 3 view .LVU1959
 5728              	.LBB678:
 5729              	.LBI678:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5730              		.loc 13 1644 31 discriminator 3 view .LVU1960
 5731              	.LBB679:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5732              		.loc 13 1646 3 discriminator 3 view .LVU1961
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5733              		.loc 13 1648 3 discriminator 3 view .LVU1962
 5734              		.syntax unified
 5735              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5736 0194 92FA16F2 		qadd16 r2, r2, r6
 5737              	@ 0 "" 2
 5738              	.LVL647:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5739              		.loc 13 1649 3 discriminator 3 view .LVU1963
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5740              		.loc 13 1649 3 is_stmt 0 discriminator 3 view .LVU1964
 5741              		.thumb
 5742              		.syntax unified
 5743              	.LBE679:
 5744              	.LBE678:
 5745              	.LBB680:
 5746              	.LBI680:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 5747              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU1965
 5748              	.LBB681:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5749              		.loc 12 161 3 discriminator 3 view .LVU1966
 5750              		.loc 12 164 3 discriminator 3 view .LVU1967
 5751 0198 40F82320 		str	r2, [r0, r3, lsl #2]	@ unaligned
 5752              	.LVL648:
 5753              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU1968
 5754              	.LBE681:
 5755              	.LBE680:
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * l), R);
 5756              		.loc 11 274 5 is_stmt 1 discriminator 3 view .LVU1969
 5757              	.LBB682:
 5758              	.LBI682:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 5759              		.loc 12 157 27 discriminator 3 view .LVU1970
 5760              	.LBB683:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5761              		.loc 12 161 3 discriminator 3 view .LVU1971
 5762              		.loc 12 164 3 discriminator 3 view .LVU1972
 5763 019c 40F821C0 		str	ip, [r0, r1, lsl #2]	@ unaligned
 5764              	.LVL649:
 5765              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU1973
 5766              	.LBE683:
 5767              	.LBE682:
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 5768              		.loc 11 249 27 is_stmt 1 discriminator 3 view .LVU1974
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 5769              		.loc 11 249 29 is_stmt 0 discriminator 3 view .LVU1975
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 205


 5770 01a0 2344     		add	r3, r3, r4
 5771              	.LVL650:
 5772              	.L300:
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 5773              		.loc 11 249 15 is_stmt 1 discriminator 1 view .LVU1976
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 5774              		.loc 11 249 3 is_stmt 0 discriminator 1 view .LVU1977
 5775 01a2 AB42     		cmp	r3, r5
 5776 01a4 E1D3     		bcc	.L301
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t i, j, k, l;
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t n1, n2, ia;
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t xt, yt, cosVal, sinVal;
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // N = fftLen;
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[(ia * 2)];
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] = ((pSrc[2 * l + 1] >> 1U) +
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                          (pSrc[2 * i + 1] >> 1U)  ) >> 1U;
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) +
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                      ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2U * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) -
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                           ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* butterfly loop end */
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 206


 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for stage */
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for groups */
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       cosVal = pCoef[ia * 2];
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       sinVal = pCoef[(ia * 2) + 1];
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       /* loop for butterfly */
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         xt = pSrc[2 * i] - pSrc[2 * l];
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) +
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                        ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2U * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) -
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                             ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       } /* butterfly loop end */
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* groups loop end */
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* stages loop end */
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[ia * 2];
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = pSrc[2 * i] - pSrc[2 * l];
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 207


 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l] = xt;
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l + 1] = yt;
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* butterfly loop end */
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
 5777              		.loc 11 394 1 view .LVU1978
 5778 01a6 03B0     		add	sp, sp, #12
 5779              	.LCFI43:
 5780              		.cfi_def_cfa_offset 36
 5781              		@ sp needed
 5782 01a8 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5783              		.loc 11 394 1 view .LVU1979
 5784              		.cfi_endproc
 5785              	.LFE146:
 5787              		.section	.text.arm_radix2_butterfly_inverse_q15,"ax",%progbits
 5788              		.align	1
 5789              		.global	arm_radix2_butterfly_inverse_q15
 5790              		.syntax unified
 5791              		.thumb
 5792              		.thumb_func
 5794              	arm_radix2_butterfly_inverse_q15:
 5795              	.LVL651:
 5796              	.LFB147:
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_inverse_q15(
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const q15_t * pCoef,
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t twidCoefModifier)
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** {
 5797              		.loc 11 402 1 is_stmt 1 view -0
 5798              		.cfi_startproc
 5799              		@ args = 0, pretend = 0, frame = 8
 5800              		@ frame_needed = 0, uses_anonymous_args = 0
 5801              		.loc 11 402 1 is_stmt 0 view .LVU1981
 5802 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 5803              	.LCFI44:
 5804              		.cfi_def_cfa_offset 36
 5805              		.cfi_offset 4, -36
 5806              		.cfi_offset 5, -32
 5807              		.cfi_offset 6, -28
 5808              		.cfi_offset 7, -24
 5809              		.cfi_offset 8, -20
 5810              		.cfi_offset 9, -16
 5811              		.cfi_offset 10, -12
 5812              		.cfi_offset 11, -8
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 208


 5813              		.cfi_offset 14, -4
 5814 0004 83B0     		sub	sp, sp, #12
 5815              	.LCFI45:
 5816              		.cfi_def_cfa_offset 48
 5817 0006 0D46     		mov	r5, r1
 5818 0008 9046     		mov	r8, r2
 5819 000a 9946     		mov	r9, r3
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t i, j, k, l;
 5820              		.loc 11 405 9 is_stmt 1 view .LVU1982
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t n1, n2, ia;
 5821              		.loc 11 406 9 view .LVU1983
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t in;
 5822              		.loc 11 407 9 view .LVU1984
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q31_t T, S, R;
 5823              		.loc 11 408 9 view .LVU1985
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q31_t coeff, out1, out2;
 5824              		.loc 11 409 9 view .LVU1986
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // N = fftLen;
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 5825              		.loc 11 412 3 view .LVU1987
 5826              	.LVL652:
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 5827              		.loc 11 414 3 view .LVU1988
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 5828              		.loc 11 415 3 view .LVU1989
 5829              		.loc 11 415 6 is_stmt 0 view .LVU1990
 5830 000c 4FEA510E 		lsr	lr, r1, #1
 5831              	.LVL653:
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 5832              		.loc 11 416 3 is_stmt 1 view .LVU1991
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < n2; i++)
 5833              		.loc 11 419 3 view .LVU1992
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 5834              		.loc 11 416 6 is_stmt 0 view .LVU1993
 5835 0010 0027     		movs	r7, #0
 5836              		.loc 11 419 10 view .LVU1994
 5837 0012 3C46     		mov	r4, r7
 5838              		.loc 11 419 3 view .LVU1995
 5839 0014 53E0     		b	.L306
 5840              	.LVL654:
 5841              	.L307:
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 5842              		.loc 11 421 5 is_stmt 1 discriminator 3 view .LVU1996
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5843              		.loc 12 79 3 discriminator 3 view .LVU1997
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5844              		.loc 12 82 3 discriminator 3 view .LVU1998
 5845 0016 58F82720 		ldr	r2, [r8, r7, lsl #2]	@ unaligned
 5846              	.LVL655:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 209


 5847              		.loc 12 87 3 discriminator 3 view .LVU1999
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 5848              		.loc 11 423 5 discriminator 3 view .LVU2000
 5849              		.loc 11 423 8 is_stmt 0 discriminator 3 view .LVU2001
 5850 001a 4F44     		add	r7, r7, r9
 5851              	.LVL656:
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 5852              		.loc 11 425 5 is_stmt 1 discriminator 3 view .LVU2002
 5853              		.loc 11 425 7 is_stmt 0 discriminator 3 view .LVU2003
 5854 001c 04EB0E06 		add	r6, r4, lr
 5855              	.LVL657:
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 5856              		.loc 11 427 5 is_stmt 1 discriminator 3 view .LVU2004
 5857              	.LBB684:
 5858              	.LBI684:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15)
 5859              		.loc 12 76 28 discriminator 3 view .LVU2005
 5860              	.LBB685:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5861              		.loc 12 79 3 discriminator 3 view .LVU2006
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5862              		.loc 12 82 3 discriminator 3 view .LVU2007
 5863 0020 50F82430 		ldr	r3, [r0, r4, lsl #2]	@ unaligned
 5864              	.LVL658:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5865              		.loc 12 87 3 discriminator 3 view .LVU2008
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5866              		.loc 12 87 3 is_stmt 0 discriminator 3 view .LVU2009
 5867              	.LBE685:
 5868              	.LBE684:
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 5869              		.loc 11 428 5 is_stmt 1 discriminator 3 view .LVU2010
 5870              		.loc 11 428 8 is_stmt 0 discriminator 3 view .LVU2011
 5871 0024 43F34E01 		sbfx	r1, r3, #1, #15
 5872              	.LVL659:
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 5873              		.loc 11 429 5 is_stmt 1 discriminator 3 view .LVU2012
 5874              		.loc 11 429 13 is_stmt 0 discriminator 3 view .LVU2013
 5875 0028 5B10     		asrs	r3, r3, #1
 5876              	.LVL660:
 5877              		.loc 11 429 19 discriminator 3 view .LVU2014
 5878 002a 1B0C     		lsrs	r3, r3, #16
 5879 002c 1B04     		lsls	r3, r3, #16
 5880              		.loc 11 429 39 discriminator 3 view .LVU2015
 5881 002e 89B2     		uxth	r1, r1
 5882              		.loc 11 429 33 discriminator 3 view .LVU2016
 5883 0030 1943     		orrs	r1, r1, r3
 5884              	.LVL661:
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 5885              		.loc 11 431 5 is_stmt 1 discriminator 3 view .LVU2017
 5886              	.LBB686:
 5887              	.LBI686:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 210


 5888              		.loc 12 76 28 discriminator 3 view .LVU2018
 5889              	.LBB687:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5890              		.loc 12 79 3 discriminator 3 view .LVU2019
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5891              		.loc 12 82 3 discriminator 3 view .LVU2020
 5892 0032 50F82630 		ldr	r3, [r0, r6, lsl #2]	@ unaligned
 5893              	.LVL662:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5894              		.loc 12 87 3 discriminator 3 view .LVU2021
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5895              		.loc 12 87 3 is_stmt 0 discriminator 3 view .LVU2022
 5896              	.LBE687:
 5897              	.LBE686:
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 5898              		.loc 11 432 5 is_stmt 1 discriminator 3 view .LVU2023
 5899              		.loc 11 432 8 is_stmt 0 discriminator 3 view .LVU2024
 5900 0036 43F34E0C 		sbfx	ip, r3, #1, #15
 5901              	.LVL663:
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 5902              		.loc 11 433 5 is_stmt 1 discriminator 3 view .LVU2025
 5903              		.loc 11 433 13 is_stmt 0 discriminator 3 view .LVU2026
 5904 003a 5B10     		asrs	r3, r3, #1
 5905              	.LVL664:
 5906              		.loc 11 433 19 discriminator 3 view .LVU2027
 5907 003c 1B0C     		lsrs	r3, r3, #16
 5908 003e 1B04     		lsls	r3, r3, #16
 5909              		.loc 11 433 39 discriminator 3 view .LVU2028
 5910 0040 1FFA8CFC 		uxth	ip, ip
 5911              		.loc 11 433 33 discriminator 3 view .LVU2029
 5912 0044 43EA0C03 		orr	r3, r3, ip
 5913              	.LVL665:
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 5914              		.loc 11 435 5 is_stmt 1 discriminator 3 view .LVU2030
 5915              	.LBB688:
 5916              	.LBI688:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5917              		.loc 13 1692 31 discriminator 3 view .LVU2031
 5918              	.LBB689:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5919              		.loc 13 1694 3 discriminator 3 view .LVU2032
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5920              		.loc 13 1696 3 discriminator 3 view .LVU2033
 5921              		.syntax unified
 5922              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5923 0048 D1FA13FC 		qsub16 ip, r1, r3
 5924              	@ 0 "" 2
 5925              	.LVL666:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5926              		.loc 13 1697 3 discriminator 3 view .LVU2034
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5927              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU2035
 5928              		.thumb
 5929              		.syntax unified
 5930              	.LBE689:
 5931              	.LBE688:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 211


 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 5932              		.loc 11 437 5 is_stmt 1 discriminator 3 view .LVU2036
 5933              	.LBB690:
 5934              	.LBI690:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5935              		.loc 13 1652 31 discriminator 3 view .LVU2037
 5936              	.LBB691:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5937              		.loc 13 1654 3 discriminator 3 view .LVU2038
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5938              		.loc 13 1656 3 discriminator 3 view .LVU2039
 5939              		.syntax unified
 5940              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5941 004c 91FA23F3 		shadd16 r3, r1, r3
 5942              	@ 0 "" 2
 5943              	.LVL667:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5944              		.loc 13 1657 3 discriminator 3 view .LVU2040
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5945              		.loc 13 1657 3 is_stmt 0 discriminator 3 view .LVU2041
 5946              		.thumb
 5947              		.syntax unified
 5948              	.LBE691:
 5949              	.LBE690:
 5950              	.LBB692:
 5951              	.LBI692:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 5952              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU2042
 5953              	.LBB693:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5954              		.loc 12 161 3 discriminator 3 view .LVU2043
 5955              		.loc 12 164 3 discriminator 3 view .LVU2044
 5956 0050 40F82430 		str	r3, [r0, r4, lsl #2]	@ unaligned
 5957              	.LVL668:
 5958              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU2045
 5959              	.LBE693:
 5960              	.LBE692:
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSD(coeff, R) >> 16;
 5961              		.loc 11 440 5 is_stmt 1 discriminator 3 view .LVU2046
 5962              	.LBB694:
 5963              	.LBI694:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5964              		.loc 13 1956 31 discriminator 3 view .LVU2047
 5965              	.LBB695:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5966              		.loc 13 1958 3 discriminator 3 view .LVU2048
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5967              		.loc 13 1960 3 discriminator 3 view .LVU2049
 5968              		.syntax unified
 5969              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5970 0054 42FB0CF3 		smusd r3, r2, ip
 5971              	@ 0 "" 2
 5972              	.LVL669:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 212


 5973              		.loc 13 1961 3 discriminator 3 view .LVU2050
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5974              		.loc 13 1961 3 is_stmt 0 discriminator 3 view .LVU2051
 5975              		.thumb
 5976              		.syntax unified
 5977              	.LBE695:
 5978              	.LBE694:
 5979              		.loc 11 440 30 discriminator 3 view .LVU2052
 5980 0058 190C     		lsrs	r1, r3, #16
 5981              	.LVL670:
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUADX(coeff, R);
 5982              		.loc 11 441 5 is_stmt 1 discriminator 3 view .LVU2053
 5983              	.LBB696:
 5984              	.LBI696:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5985              		.loc 13 1898 31 discriminator 3 view .LVU2054
 5986              	.LBB697:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5987              		.loc 13 1900 3 discriminator 3 view .LVU2055
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 5988              		.loc 13 1902 3 discriminator 3 view .LVU2056
 5989              		.syntax unified
 5990              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5991 005a 22FB1CF3 		smuadx r3, r2, ip
 5992              	@ 0 "" 2
 5993              	.LVL671:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5994              		.loc 13 1903 3 discriminator 3 view .LVU2057
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5995              		.loc 13 1903 3 is_stmt 0 discriminator 3 view .LVU2058
 5996              		.thumb
 5997              		.syntax unified
 5998              	.LBE697:
 5999              	.LBE696:
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUADX(R, coeff) >> 16U;
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSD(__QSUB(0, coeff), R);
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 6000              		.loc 11 447 5 is_stmt 1 discriminator 3 view .LVU2059
 6001              		.loc 11 447 34 is_stmt 0 discriminator 3 view .LVU2060
 6002 005e 1B0C     		lsrs	r3, r3, #16
 6003              	.LVL672:
 6004              		.loc 11 447 34 discriminator 3 view .LVU2061
 6005 0060 1B04     		lsls	r3, r3, #16
 6006              		.loc 11 447 5 discriminator 3 view .LVU2062
 6007 0062 0B43     		orrs	r3, r3, r1
 6008              	.LVL673:
 6009              	.LBB698:
 6010              	.LBI698:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 6011              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU2063
 6012              	.LBB699:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6013              		.loc 12 161 3 discriminator 3 view .LVU2064
 6014              		.loc 12 164 3 discriminator 3 view .LVU2065
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 213


 6015 0064 40F82630 		str	r3, [r0, r6, lsl #2]	@ unaligned
 6016              	.LVL674:
 6017              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU2066
 6018              	.LBE699:
 6019              	.LBE698:
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 6020              		.loc 11 449 5 is_stmt 1 discriminator 3 view .LVU2067
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6021              		.loc 12 79 3 discriminator 3 view .LVU2068
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 6022              		.loc 12 82 3 discriminator 3 view .LVU2069
 6023 0068 58F82710 		ldr	r1, [r8, r7, lsl #2]	@ unaligned
 6024              	.LVL675:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 6025              		.loc 12 87 3 discriminator 3 view .LVU2070
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 6026              		.loc 11 451 5 discriminator 3 view .LVU2071
 6027              		.loc 11 451 8 is_stmt 0 discriminator 3 view .LVU2072
 6028 006c 4F44     		add	r7, r7, r9
 6029              	.LVL676:
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     i++;
 6030              		.loc 11 454 5 is_stmt 1 discriminator 3 view .LVU2073
 6031              		.loc 11 454 6 is_stmt 0 discriminator 3 view .LVU2074
 6032 006e 04F1010C 		add	ip, r4, #1
 6033              	.LVL677:
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l++;
 6034              		.loc 11 455 5 is_stmt 1 discriminator 3 view .LVU2075
 6035              		.loc 11 455 6 is_stmt 0 discriminator 3 view .LVU2076
 6036 0072 0136     		adds	r6, r6, #1
 6037              	.LVL678:
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 6038              		.loc 11 457 5 is_stmt 1 discriminator 3 view .LVU2077
 6039              	.LBB700:
 6040              	.LBI700:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15)
 6041              		.loc 12 76 28 discriminator 3 view .LVU2078
 6042              	.LBB701:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6043              		.loc 12 79 3 discriminator 3 view .LVU2079
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 6044              		.loc 12 82 3 discriminator 3 view .LVU2080
 6045 0074 50F82C30 		ldr	r3, [r0, ip, lsl #2]	@ unaligned
 6046              	.LVL679:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 6047              		.loc 12 87 3 discriminator 3 view .LVU2081
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 6048              		.loc 12 87 3 is_stmt 0 discriminator 3 view .LVU2082
 6049              	.LBE701:
 6050              	.LBE700:
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 6051              		.loc 11 458 5 is_stmt 1 discriminator 3 view .LVU2083
 6052              		.loc 11 458 8 is_stmt 0 discriminator 3 view .LVU2084
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 214


 6053 0078 43F34E02 		sbfx	r2, r3, #1, #15
 6054              	.LVL680:
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 6055              		.loc 11 459 5 is_stmt 1 discriminator 3 view .LVU2085
 6056              		.loc 11 459 13 is_stmt 0 discriminator 3 view .LVU2086
 6057 007c 5B10     		asrs	r3, r3, #1
 6058              	.LVL681:
 6059              		.loc 11 459 19 discriminator 3 view .LVU2087
 6060 007e 1B0C     		lsrs	r3, r3, #16
 6061 0080 1B04     		lsls	r3, r3, #16
 6062              		.loc 11 459 39 discriminator 3 view .LVU2088
 6063 0082 92B2     		uxth	r2, r2
 6064              		.loc 11 459 33 discriminator 3 view .LVU2089
 6065 0084 1343     		orrs	r3, r3, r2
 6066              	.LVL682:
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 6067              		.loc 11 461 5 is_stmt 1 discriminator 3 view .LVU2090
 6068              	.LBB702:
 6069              	.LBI702:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15)
 6070              		.loc 12 76 28 discriminator 3 view .LVU2091
 6071              	.LBB703:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6072              		.loc 12 79 3 discriminator 3 view .LVU2092
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 6073              		.loc 12 82 3 discriminator 3 view .LVU2093
 6074 0086 50F82620 		ldr	r2, [r0, r6, lsl #2]	@ unaligned
 6075              	.LVL683:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 6076              		.loc 12 87 3 discriminator 3 view .LVU2094
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 6077              		.loc 12 87 3 is_stmt 0 discriminator 3 view .LVU2095
 6078              	.LBE703:
 6079              	.LBE702:
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 6080              		.loc 11 462 5 is_stmt 1 discriminator 3 view .LVU2096
 6081              		.loc 11 462 8 is_stmt 0 discriminator 3 view .LVU2097
 6082 008a 42F34E0A 		sbfx	r10, r2, #1, #15
 6083              	.LVL684:
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 6084              		.loc 11 463 5 is_stmt 1 discriminator 3 view .LVU2098
 6085              		.loc 11 463 13 is_stmt 0 discriminator 3 view .LVU2099
 6086 008e 5210     		asrs	r2, r2, #1
 6087              	.LVL685:
 6088              		.loc 11 463 19 discriminator 3 view .LVU2100
 6089 0090 120C     		lsrs	r2, r2, #16
 6090 0092 1204     		lsls	r2, r2, #16
 6091              		.loc 11 463 39 discriminator 3 view .LVU2101
 6092 0094 1FFA8AFA 		uxth	r10, r10
 6093              		.loc 11 463 33 discriminator 3 view .LVU2102
 6094 0098 42EA0A02 		orr	r2, r2, r10
 6095              	.LVL686:
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 6096              		.loc 11 465 5 is_stmt 1 discriminator 3 view .LVU2103
 6097              	.LBB704:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 215


 6098              	.LBI704:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6099              		.loc 13 1692 31 discriminator 3 view .LVU2104
 6100              	.LBB705:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6101              		.loc 13 1694 3 discriminator 3 view .LVU2105
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6102              		.loc 13 1696 3 discriminator 3 view .LVU2106
 6103              		.syntax unified
 6104              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6105 009c D3FA12FA 		qsub16 r10, r3, r2
 6106              	@ 0 "" 2
 6107              	.LVL687:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6108              		.loc 13 1697 3 discriminator 3 view .LVU2107
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6109              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU2108
 6110              		.thumb
 6111              		.syntax unified
 6112              	.LBE705:
 6113              	.LBE704:
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 6114              		.loc 11 467 5 is_stmt 1 discriminator 3 view .LVU2109
 6115              	.LBB706:
 6116              	.LBI706:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6117              		.loc 13 1652 31 discriminator 3 view .LVU2110
 6118              	.LBB707:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6119              		.loc 13 1654 3 discriminator 3 view .LVU2111
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6120              		.loc 13 1656 3 discriminator 3 view .LVU2112
 6121              		.syntax unified
 6122              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6123 00a0 93FA22F2 		shadd16 r2, r3, r2
 6124              	@ 0 "" 2
 6125              	.LVL688:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6126              		.loc 13 1657 3 discriminator 3 view .LVU2113
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6127              		.loc 13 1657 3 is_stmt 0 discriminator 3 view .LVU2114
 6128              		.thumb
 6129              		.syntax unified
 6130              	.LBE707:
 6131              	.LBE706:
 6132              	.LBB708:
 6133              	.LBI708:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 6134              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU2115
 6135              	.LBB709:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6136              		.loc 12 161 3 discriminator 3 view .LVU2116
 6137              		.loc 12 164 3 discriminator 3 view .LVU2117
 6138 00a4 40F82C20 		str	r2, [r0, ip, lsl #2]	@ unaligned
 6139              	.LVL689:
 6140              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU2118
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 216


 6141              	.LBE709:
 6142              	.LBE708:
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSD(coeff, R) >> 16;
 6143              		.loc 11 470 5 is_stmt 1 discriminator 3 view .LVU2119
 6144              	.LBB710:
 6145              	.LBI710:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6146              		.loc 13 1956 31 discriminator 3 view .LVU2120
 6147              	.LBB711:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6148              		.loc 13 1958 3 discriminator 3 view .LVU2121
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6149              		.loc 13 1960 3 discriminator 3 view .LVU2122
 6150              		.syntax unified
 6151              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6152 00a8 41FB0AF3 		smusd r3, r1, r10
 6153              	@ 0 "" 2
 6154              	.LVL690:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6155              		.loc 13 1961 3 discriminator 3 view .LVU2123
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6156              		.loc 13 1961 3 is_stmt 0 discriminator 3 view .LVU2124
 6157              		.thumb
 6158              		.syntax unified
 6159              	.LBE711:
 6160              	.LBE710:
 6161              		.loc 11 470 30 discriminator 3 view .LVU2125
 6162 00ac 1A0C     		lsrs	r2, r3, #16
 6163              	.LVL691:
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUADX(coeff, R);
 6164              		.loc 11 471 5 is_stmt 1 discriminator 3 view .LVU2126
 6165              	.LBB712:
 6166              	.LBI712:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6167              		.loc 13 1898 31 discriminator 3 view .LVU2127
 6168              	.LBB713:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6169              		.loc 13 1900 3 discriminator 3 view .LVU2128
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6170              		.loc 13 1902 3 discriminator 3 view .LVU2129
 6171              		.syntax unified
 6172              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6173 00ae 21FB1AF3 		smuadx r3, r1, r10
 6174              	@ 0 "" 2
 6175              	.LVL692:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6176              		.loc 13 1903 3 discriminator 3 view .LVU2130
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6177              		.loc 13 1903 3 is_stmt 0 discriminator 3 view .LVU2131
 6178              		.thumb
 6179              		.syntax unified
 6180              	.LBE713:
 6181              	.LBE712:
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUADX(R, coeff) >> 16U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 217


 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSD(__QSUB(0, coeff), R);
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 6182              		.loc 11 477 5 is_stmt 1 discriminator 3 view .LVU2132
 6183              		.loc 11 477 34 is_stmt 0 discriminator 3 view .LVU2133
 6184 00b2 1B0C     		lsrs	r3, r3, #16
 6185              	.LVL693:
 6186              		.loc 11 477 34 discriminator 3 view .LVU2134
 6187 00b4 1B04     		lsls	r3, r3, #16
 6188              		.loc 11 477 5 discriminator 3 view .LVU2135
 6189 00b6 1343     		orrs	r3, r3, r2
 6190              	.LVL694:
 6191              	.LBB714:
 6192              	.LBI714:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 6193              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU2136
 6194              	.LBB715:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6195              		.loc 12 161 3 discriminator 3 view .LVU2137
 6196              		.loc 12 164 3 discriminator 3 view .LVU2138
 6197 00b8 40F82630 		str	r3, [r0, r6, lsl #2]	@ unaligned
 6198              	.LVL695:
 6199              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU2139
 6200              	.LBE715:
 6201              	.LBE714:
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6202              		.loc 11 419 23 is_stmt 1 discriminator 3 view .LVU2140
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6203              		.loc 11 419 24 is_stmt 0 discriminator 3 view .LVU2141
 6204 00bc 0234     		adds	r4, r4, #2
 6205              	.LVL696:
 6206              	.L306:
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6207              		.loc 11 419 15 is_stmt 1 discriminator 1 view .LVU2142
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6208              		.loc 11 419 3 is_stmt 0 discriminator 1 view .LVU2143
 6209 00be 7445     		cmp	r4, lr
 6210 00c0 A9D3     		bcc	.L307
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 6211              		.loc 11 481 3 is_stmt 1 view .LVU2144
 6212              		.loc 11 481 20 is_stmt 0 view .LVU2145
 6213 00c2 4FEA4909 		lsl	r9, r9, #1
 6214 00c6 1FFA89F9 		uxth	r9, r9
 6215              	.LVL697:
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for stage */
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 6216              		.loc 11 484 3 is_stmt 1 view .LVU2146
 6217              		.loc 11 484 10 is_stmt 0 view .LVU2147
 6218 00ca 6B08     		lsrs	r3, r5, #1
 6219 00cc 0193     		str	r3, [sp, #4]
 6220              	.LVL698:
 6221              		.loc 11 484 3 view .LVU2148
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 218


 6222 00ce 41E0     		b	.L308
 6223              	.LVL699:
 6224              	.L311:
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for groups */
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       /* loop for butterfly */
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 6225              		.loc 11 500 9 is_stmt 1 discriminator 3 view .LVU2149
 6226              		.loc 11 500 11 is_stmt 0 discriminator 3 view .LVU2150
 6227 00d0 9C19     		adds	r4, r3, r6
 6228              	.LVL700:
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = read_q15x2 (pSrc + (2 * i));
 6229              		.loc 11 502 9 is_stmt 1 discriminator 3 view .LVU2151
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6230              		.loc 12 79 3 discriminator 3 view .LVU2152
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 6231              		.loc 12 82 3 discriminator 3 view .LVU2153
 6232 00d2 50F823A0 		ldr	r10, [r0, r3, lsl #2]	@ unaligned
 6233              	.LVL701:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 6234              		.loc 12 87 3 discriminator 3 view .LVU2154
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = read_q15x2 (pSrc + (2 * l));
 6235              		.loc 11 504 9 discriminator 3 view .LVU2155
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6236              		.loc 12 79 3 discriminator 3 view .LVU2156
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 6237              		.loc 12 82 3 discriminator 3 view .LVU2157
 6238 00d6 50F824B0 		ldr	fp, [r0, r4, lsl #2]	@ unaligned
 6239              	.LVL702:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 6240              		.loc 12 87 3 discriminator 3 view .LVU2158
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 6241              		.loc 11 506 9 discriminator 3 view .LVU2159
 6242              	.LBB716:
 6243              	.LBI716:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6244              		.loc 13 1692 31 discriminator 3 view .LVU2160
 6245              	.LBB717:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6246              		.loc 13 1694 3 discriminator 3 view .LVU2161
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6247              		.loc 13 1696 3 discriminator 3 view .LVU2162
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 219


 6248              		.syntax unified
 6249              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6250 00da DAFA1BF2 		qsub16 r2, r10, fp
 6251              	@ 0 "" 2
 6252              	.LVL703:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6253              		.loc 13 1697 3 discriminator 3 view .LVU2163
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6254              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU2164
 6255              		.thumb
 6256              		.syntax unified
 6257              	.LBE717:
 6258              	.LBE716:
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 6259              		.loc 11 508 9 is_stmt 1 discriminator 3 view .LVU2165
 6260              	.LBB718:
 6261              	.LBI718:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6262              		.loc 13 1652 31 discriminator 3 view .LVU2166
 6263              	.LBB719:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6264              		.loc 13 1654 3 discriminator 3 view .LVU2167
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6265              		.loc 13 1656 3 discriminator 3 view .LVU2168
 6266              		.syntax unified
 6267              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6268 00de 9AFA2BFA 		shadd16 r10, r10, fp
 6269              	@ 0 "" 2
 6270              	.LVL704:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6271              		.loc 13 1657 3 discriminator 3 view .LVU2169
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6272              		.loc 13 1657 3 is_stmt 0 discriminator 3 view .LVU2170
 6273              		.thumb
 6274              		.syntax unified
 6275              	.LBE719:
 6276              	.LBE718:
 6277              	.LBB720:
 6278              	.LBI720:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 6279              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU2171
 6280              	.LBB721:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6281              		.loc 12 161 3 discriminator 3 view .LVU2172
 6282              		.loc 12 164 3 discriminator 3 view .LVU2173
 6283 00e2 40F823A0 		str	r10, [r0, r3, lsl #2]	@ unaligned
 6284              	.LVL705:
 6285              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU2174
 6286              	.LBE721:
 6287              	.LBE720:
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSD(coeff, R) >> 16;
 6288              		.loc 11 511 9 is_stmt 1 discriminator 3 view .LVU2175
 6289              	.LBB722:
 6290              	.LBI722:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 220


1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6291              		.loc 13 1956 31 discriminator 3 view .LVU2176
 6292              	.LBB723:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6293              		.loc 13 1958 3 discriminator 3 view .LVU2177
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6294              		.loc 13 1960 3 discriminator 3 view .LVU2178
 6295              		.syntax unified
 6296              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6297 00e6 41FB02FA 		smusd r10, r1, r2
 6298              	@ 0 "" 2
 6299              	.LVL706:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6300              		.loc 13 1961 3 discriminator 3 view .LVU2179
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6301              		.loc 13 1961 3 is_stmt 0 discriminator 3 view .LVU2180
 6302              		.thumb
 6303              		.syntax unified
 6304              	.LBE723:
 6305              	.LBE722:
 6306              		.loc 11 511 34 discriminator 3 view .LVU2181
 6307 00ea 4FEA1A4A 		lsr	r10, r10, #16
 6308              	.LVL707:
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUADX(coeff, R);
 6309              		.loc 11 512 9 is_stmt 1 discriminator 3 view .LVU2182
 6310              	.LBB724:
 6311              	.LBI724:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6312              		.loc 13 1898 31 discriminator 3 view .LVU2183
 6313              	.LBB725:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6314              		.loc 13 1900 3 discriminator 3 view .LVU2184
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6315              		.loc 13 1902 3 discriminator 3 view .LVU2185
 6316              		.syntax unified
 6317              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6318 00ee 21FB12F2 		smuadx r2, r1, r2
 6319              	@ 0 "" 2
 6320              	.LVL708:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6321              		.loc 13 1903 3 discriminator 3 view .LVU2186
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6322              		.loc 13 1903 3 is_stmt 0 discriminator 3 view .LVU2187
 6323              		.thumb
 6324              		.syntax unified
 6325              	.LBE725:
 6326              	.LBE724:
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUADX(R, coeff) >> 16U;
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSD(__QSUB(0, coeff), R);
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 6327              		.loc 11 518 9 is_stmt 1 discriminator 3 view .LVU2188
 6328              		.loc 11 518 38 is_stmt 0 discriminator 3 view .LVU2189
 6329 00f2 120C     		lsrs	r2, r2, #16
 6330              	.LVL709:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 221


 6331              		.loc 11 518 38 discriminator 3 view .LVU2190
 6332 00f4 1204     		lsls	r2, r2, #16
 6333              		.loc 11 518 9 discriminator 3 view .LVU2191
 6334 00f6 42EA0A02 		orr	r2, r2, r10
 6335              	.LVL710:
 6336              	.LBB726:
 6337              	.LBI726:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 6338              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU2192
 6339              	.LBB727:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6340              		.loc 12 161 3 discriminator 3 view .LVU2193
 6341              		.loc 12 164 3 discriminator 3 view .LVU2194
 6342 00fa 40F82420 		str	r2, [r0, r4, lsl #2]	@ unaligned
 6343              	.LVL711:
 6344              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU2195
 6345              	.LBE727:
 6346              	.LBE726:
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         i += n1;
 6347              		.loc 11 520 9 is_stmt 1 discriminator 3 view .LVU2196
 6348              		.loc 11 520 11 is_stmt 0 discriminator 3 view .LVU2197
 6349 00fe 7344     		add	r3, r3, lr
 6350              	.LVL712:
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 6351              		.loc 11 522 9 is_stmt 1 discriminator 3 view .LVU2198
 6352              		.loc 11 522 11 is_stmt 0 discriminator 3 view .LVU2199
 6353 0100 F418     		adds	r4, r6, r3
 6354              	.LVL713:
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = read_q15x2 (pSrc + (2 * i));
 6355              		.loc 11 524 9 is_stmt 1 discriminator 3 view .LVU2200
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6356              		.loc 12 79 3 discriminator 3 view .LVU2201
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 6357              		.loc 12 82 3 discriminator 3 view .LVU2202
 6358 0102 50F823A0 		ldr	r10, [r0, r3, lsl #2]	@ unaligned
 6359              	.LVL714:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 6360              		.loc 12 87 3 discriminator 3 view .LVU2203
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = read_q15x2 (pSrc + (2 * l));
 6361              		.loc 11 526 9 discriminator 3 view .LVU2204
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6362              		.loc 12 79 3 discriminator 3 view .LVU2205
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 6363              		.loc 12 82 3 discriminator 3 view .LVU2206
 6364 0106 50F824B0 		ldr	fp, [r0, r4, lsl #2]	@ unaligned
 6365              	.LVL715:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 6366              		.loc 12 87 3 discriminator 3 view .LVU2207
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 6367              		.loc 11 528 9 discriminator 3 view .LVU2208
 6368              	.LBB728:
 6369              	.LBI728:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 222


1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6370              		.loc 13 1692 31 discriminator 3 view .LVU2209
 6371              	.LBB729:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6372              		.loc 13 1694 3 discriminator 3 view .LVU2210
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6373              		.loc 13 1696 3 discriminator 3 view .LVU2211
 6374              		.syntax unified
 6375              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6376 010a DAFA1BF2 		qsub16 r2, r10, fp
 6377              	@ 0 "" 2
 6378              	.LVL716:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6379              		.loc 13 1697 3 discriminator 3 view .LVU2212
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6380              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU2213
 6381              		.thumb
 6382              		.syntax unified
 6383              	.LBE729:
 6384              	.LBE728:
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 6385              		.loc 11 530 9 is_stmt 1 discriminator 3 view .LVU2214
 6386              	.LBB730:
 6387              	.LBI730:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6388              		.loc 13 1652 31 discriminator 3 view .LVU2215
 6389              	.LBB731:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6390              		.loc 13 1654 3 discriminator 3 view .LVU2216
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6391              		.loc 13 1656 3 discriminator 3 view .LVU2217
 6392              		.syntax unified
 6393              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6394 010e 9AFA2BFA 		shadd16 r10, r10, fp
 6395              	@ 0 "" 2
 6396              	.LVL717:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6397              		.loc 13 1657 3 discriminator 3 view .LVU2218
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6398              		.loc 13 1657 3 is_stmt 0 discriminator 3 view .LVU2219
 6399              		.thumb
 6400              		.syntax unified
 6401              	.LBE731:
 6402              	.LBE730:
 6403              	.LBB732:
 6404              	.LBI732:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 6405              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU2220
 6406              	.LBB733:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6407              		.loc 12 161 3 discriminator 3 view .LVU2221
 6408              		.loc 12 164 3 discriminator 3 view .LVU2222
 6409 0112 40F823A0 		str	r10, [r0, r3, lsl #2]	@ unaligned
 6410              	.LVL718:
 6411              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU2223
 6412              	.LBE733:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 223


 6413              	.LBE732:
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSD(coeff, R) >> 16;
 6414              		.loc 11 533 9 is_stmt 1 discriminator 3 view .LVU2224
 6415              	.LBB734:
 6416              	.LBI734:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6417              		.loc 13 1956 31 discriminator 3 view .LVU2225
 6418              	.LBB735:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6419              		.loc 13 1958 3 discriminator 3 view .LVU2226
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6420              		.loc 13 1960 3 discriminator 3 view .LVU2227
 6421              		.syntax unified
 6422              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6423 0116 41FB02FA 		smusd r10, r1, r2
 6424              	@ 0 "" 2
 6425              	.LVL719:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6426              		.loc 13 1961 3 discriminator 3 view .LVU2228
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6427              		.loc 13 1961 3 is_stmt 0 discriminator 3 view .LVU2229
 6428              		.thumb
 6429              		.syntax unified
 6430              	.LBE735:
 6431              	.LBE734:
 6432              		.loc 11 533 34 discriminator 3 view .LVU2230
 6433 011a 4FEA1A4A 		lsr	r10, r10, #16
 6434              	.LVL720:
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUADX(coeff, R);
 6435              		.loc 11 534 9 is_stmt 1 discriminator 3 view .LVU2231
 6436              	.LBB736:
 6437              	.LBI736:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6438              		.loc 13 1898 31 discriminator 3 view .LVU2232
 6439              	.LBB737:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6440              		.loc 13 1900 3 discriminator 3 view .LVU2233
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6441              		.loc 13 1902 3 discriminator 3 view .LVU2234
 6442              		.syntax unified
 6443              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6444 011e 21FB12F2 		smuadx r2, r1, r2
 6445              	@ 0 "" 2
 6446              	.LVL721:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6447              		.loc 13 1903 3 discriminator 3 view .LVU2235
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6448              		.loc 13 1903 3 is_stmt 0 discriminator 3 view .LVU2236
 6449              		.thumb
 6450              		.syntax unified
 6451              	.LBE737:
 6452              	.LBE736:
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUADX(R, coeff) >> 16U;
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSD(__QSUB(0, coeff), R);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 224


 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 6453              		.loc 11 540 9 is_stmt 1 discriminator 3 view .LVU2237
 6454              		.loc 11 540 38 is_stmt 0 discriminator 3 view .LVU2238
 6455 0122 120C     		lsrs	r2, r2, #16
 6456              	.LVL722:
 6457              		.loc 11 540 38 discriminator 3 view .LVU2239
 6458 0124 1204     		lsls	r2, r2, #16
 6459              		.loc 11 540 9 discriminator 3 view .LVU2240
 6460 0126 42EA0A02 		orr	r2, r2, r10
 6461              	.LVL723:
 6462              	.LBB738:
 6463              	.LBI738:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 6464              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU2241
 6465              	.LBB739:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6466              		.loc 12 161 3 discriminator 3 view .LVU2242
 6467              		.loc 12 164 3 discriminator 3 view .LVU2243
 6468 012a 40F82420 		str	r2, [r0, r4, lsl #2]	@ unaligned
 6469              	.LVL724:
 6470              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU2244
 6471              	.LBE739:
 6472              	.LBE738:
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 6473              		.loc 11 498 31 is_stmt 1 discriminator 3 view .LVU2245
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 6474              		.loc 11 498 33 is_stmt 0 discriminator 3 view .LVU2246
 6475 012e 7344     		add	r3, r3, lr
 6476              	.LVL725:
 6477              	.L310:
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 6478              		.loc 11 498 19 is_stmt 1 discriminator 1 view .LVU2247
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 6479              		.loc 11 498 7 is_stmt 0 discriminator 1 view .LVU2248
 6480 0130 AB42     		cmp	r3, r5
 6481 0132 CDD3     		bcc	.L311
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 6482              		.loc 11 491 25 is_stmt 1 discriminator 2 view .LVU2249
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 6483              		.loc 11 491 26 is_stmt 0 discriminator 2 view .LVU2250
 6484 0134 0137     		adds	r7, r7, #1
 6485              	.LVL726:
 6486              	.L309:
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 6487              		.loc 11 491 17 is_stmt 1 discriminator 1 view .LVU2251
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 6488              		.loc 11 491 5 is_stmt 0 discriminator 1 view .LVU2252
 6489 0136 B742     		cmp	r7, r6
 6490 0138 04D2     		bcs	.L319
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 6491              		.loc 11 493 7 is_stmt 1 view .LVU2253
 6492              	.LVL727:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6493              		.loc 12 79 3 view .LVU2254
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 225


 6494              		.loc 12 82 3 view .LVU2255
 6495 013a 58F82C10 		ldr	r1, [r8, ip, lsl #2]	@ unaligned
 6496              	.LVL728:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 6497              		.loc 12 87 3 view .LVU2256
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 6498              		.loc 11 495 7 view .LVU2257
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 6499              		.loc 11 495 10 is_stmt 0 view .LVU2258
 6500 013e CC44     		add	ip, ip, r9
 6501              	.LVL729:
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 6502              		.loc 11 498 7 is_stmt 1 view .LVU2259
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 6503              		.loc 11 498 14 is_stmt 0 view .LVU2260
 6504 0140 3B46     		mov	r3, r7
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 6505              		.loc 11 498 7 view .LVU2261
 6506 0142 F5E7     		b	.L310
 6507              	.LVL730:
 6508              	.L319:
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       } /* butterfly loop end */
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* groups loop end */
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 6509              		.loc 11 546 5 is_stmt 1 discriminator 2 view .LVU2262
 6510              		.loc 11 546 22 is_stmt 0 discriminator 2 view .LVU2263
 6511 0144 4FEA4909 		lsl	r9, r9, #1
 6512              	.LVL731:
 6513              		.loc 11 546 22 discriminator 2 view .LVU2264
 6514 0148 1FFA89F9 		uxth	r9, r9
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6515              		.loc 11 484 31 is_stmt 1 discriminator 2 view .LVU2265
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6516              		.loc 11 484 33 is_stmt 0 discriminator 2 view .LVU2266
 6517 014c 019B     		ldr	r3, [sp, #4]
 6518 014e 5B08     		lsrs	r3, r3, #1
 6519 0150 0193     		str	r3, [sp, #4]
 6520              	.LVL732:
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 6521              		.loc 11 487 8 discriminator 2 view .LVU2267
 6522 0152 B646     		mov	lr, r6
 6523              	.LVL733:
 6524              	.L308:
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6525              		.loc 11 484 24 is_stmt 1 discriminator 1 view .LVU2268
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6526              		.loc 11 484 3 is_stmt 0 discriminator 1 view .LVU2269
 6527 0154 019B     		ldr	r3, [sp, #4]
 6528 0156 022B     		cmp	r3, #2
 6529 0158 05D9     		bls	.L320
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 6530              		.loc 11 486 5 is_stmt 1 view .LVU2270
 6531              	.LVL734:
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 226


 6532              		.loc 11 487 5 view .LVU2271
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 6533              		.loc 11 487 8 is_stmt 0 view .LVU2272
 6534 015a 4FEA5E06 		lsr	r6, lr, #1
 6535              	.LVL735:
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 6536              		.loc 11 488 5 is_stmt 1 view .LVU2273
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 6537              		.loc 11 491 5 view .LVU2274
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 6538              		.loc 11 488 8 is_stmt 0 view .LVU2275
 6539 015e 4FF0000C 		mov	ip, #0
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 6540              		.loc 11 491 12 view .LVU2276
 6541 0162 6746     		mov	r7, ip
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 6542              		.loc 11 491 5 view .LVU2277
 6543 0164 E7E7     		b	.L309
 6544              	.LVL736:
 6545              	.L320:
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* stages loop end */
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 6546              		.loc 11 549 3 is_stmt 1 view .LVU2278
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 6547              		.loc 11 550 3 view .LVU2279
 6548              		.loc 11 550 6 is_stmt 0 view .LVU2280
 6549 0166 4FEA5E07 		lsr	r7, lr, #1
 6550              	.LVL737:
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 6551              		.loc 11 551 3 is_stmt 1 view .LVU2281
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 6552              		.loc 11 554 3 view .LVU2282
 6553              		.loc 11 554 10 is_stmt 0 view .LVU2283
 6554 016a 4FF0000C 		mov	ip, #0
 6555              		.loc 11 554 3 view .LVU2284
 6556 016e 11E0     		b	.L314
 6557              	.LVL738:
 6558              	.L315:
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 6559              		.loc 11 563 7 is_stmt 1 discriminator 3 view .LVU2285
 6560              		.loc 11 563 9 is_stmt 0 discriminator 3 view .LVU2286
 6561 0170 D919     		adds	r1, r3, r7
 6562              	.LVL739:
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       T = read_q15x2 (pSrc + (2 * i));
 6563              		.loc 11 565 7 is_stmt 1 discriminator 3 view .LVU2287
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 227


  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6564              		.loc 12 79 3 discriminator 3 view .LVU2288
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 6565              		.loc 12 82 3 discriminator 3 view .LVU2289
 6566 0172 50F82320 		ldr	r2, [r0, r3, lsl #2]	@ unaligned
 6567              	.LVL740:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 6568              		.loc 12 87 3 discriminator 3 view .LVU2290
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       S = read_q15x2 (pSrc + (2 * l));
 6569              		.loc 11 567 7 discriminator 3 view .LVU2291
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6570              		.loc 12 79 3 discriminator 3 view .LVU2292
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 6571              		.loc 12 82 3 discriminator 3 view .LVU2293
 6572 0176 50F82140 		ldr	r4, [r0, r1, lsl #2]	@ unaligned
 6573              	.LVL741:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 6574              		.loc 12 87 3 discriminator 3 view .LVU2294
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       R = __QSUB16(T, S);
 6575              		.loc 11 569 7 discriminator 3 view .LVU2295
 6576              	.LBB740:
 6577              	.LBI740:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6578              		.loc 13 1692 31 discriminator 3 view .LVU2296
 6579              	.LBB741:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6580              		.loc 13 1694 3 discriminator 3 view .LVU2297
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6581              		.loc 13 1696 3 discriminator 3 view .LVU2298
 6582              		.syntax unified
 6583              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6584 017a D2FA14F6 		qsub16 r6, r2, r4
 6585              	@ 0 "" 2
 6586              	.LVL742:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6587              		.loc 13 1697 3 discriminator 3 view .LVU2299
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6588              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU2300
 6589              		.thumb
 6590              		.syntax unified
 6591              	.LBE741:
 6592              	.LBE740:
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       write_q15x2 (pSrc + (2 * i), __QADD16(T, S));
 6593              		.loc 11 571 7 is_stmt 1 discriminator 3 view .LVU2301
 6594              	.LBB742:
 6595              	.LBI742:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6596              		.loc 13 1644 31 discriminator 3 view .LVU2302
 6597              	.LBB743:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6598              		.loc 13 1646 3 discriminator 3 view .LVU2303
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6599              		.loc 13 1648 3 discriminator 3 view .LVU2304
 6600              		.syntax unified
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 228


 6601              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6602 017e 92FA14F2 		qadd16 r2, r2, r4
 6603              	@ 0 "" 2
 6604              	.LVL743:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6605              		.loc 13 1649 3 discriminator 3 view .LVU2305
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6606              		.loc 13 1649 3 is_stmt 0 discriminator 3 view .LVU2306
 6607              		.thumb
 6608              		.syntax unified
 6609              	.LBE743:
 6610              	.LBE742:
 6611              	.LBB744:
 6612              	.LBI744:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 6613              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU2307
 6614              	.LBB745:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6615              		.loc 12 161 3 discriminator 3 view .LVU2308
 6616              		.loc 12 164 3 discriminator 3 view .LVU2309
 6617 0182 40F82320 		str	r2, [r0, r3, lsl #2]	@ unaligned
 6618              	.LVL744:
 6619              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU2310
 6620              	.LBE745:
 6621              	.LBE744:
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       write_q15x2 (pSrc + (2 * l), R);
 6622              		.loc 11 573 7 is_stmt 1 discriminator 3 view .LVU2311
 6623              	.LBB746:
 6624              	.LBI746:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 6625              		.loc 12 157 27 discriminator 3 view .LVU2312
 6626              	.LBB747:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 6627              		.loc 12 161 3 discriminator 3 view .LVU2313
 6628              		.loc 12 164 3 discriminator 3 view .LVU2314
 6629 0186 40F82160 		str	r6, [r0, r1, lsl #2]	@ unaligned
 6630              	.LVL745:
 6631              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU2315
 6632              	.LBE747:
 6633              	.LBE746:
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 6634              		.loc 11 561 29 is_stmt 1 discriminator 3 view .LVU2316
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 6635              		.loc 11 561 31 is_stmt 0 discriminator 3 view .LVU2317
 6636 018a 7344     		add	r3, r3, lr
 6637              	.LVL746:
 6638              	.L316:
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 6639              		.loc 11 561 17 is_stmt 1 discriminator 1 view .LVU2318
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 6640              		.loc 11 561 5 is_stmt 0 discriminator 1 view .LVU2319
 6641 018c AB42     		cmp	r3, r5
 6642 018e EFD3     		bcc	.L315
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6643              		.loc 11 554 23 is_stmt 1 discriminator 2 view .LVU2320
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 229


 6644              		.loc 11 554 24 is_stmt 0 discriminator 2 view .LVU2321
 6645 0190 0CF1010C 		add	ip, ip, #1
 6646              	.LVL747:
 6647              	.L314:
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6648              		.loc 11 554 15 is_stmt 1 discriminator 1 view .LVU2322
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6649              		.loc 11 554 3 is_stmt 0 discriminator 1 view .LVU2323
 6650 0194 BC45     		cmp	ip, r7
 6651 0196 01D2     		bcs	.L321
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 6652              		.loc 11 561 12 view .LVU2324
 6653 0198 6346     		mov	r3, ip
 6654 019a F7E7     		b	.L316
 6655              	.L321:
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* butterfly loop end */
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t i, j, k, l;
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t n1, n2, ia;
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t xt, yt, cosVal, sinVal;
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // N = fftLen;
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[(ia * 2)];
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] = ((pSrc[2 * l + 1] >> 1U) +
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                          (pSrc[2 * i + 1] >> 1U)  ) >> 1U;
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) -
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                      ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) +
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 230


 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                          ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* butterfly loop end */
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for stage */
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for groups */
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       cosVal = pCoef[(ia * 2)];
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       sinVal = pCoef[(ia * 2) + 1];
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       /* loop for butterfly */
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         xt = pSrc[2 * i] - pSrc[2 * l];
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) -
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                        ((int16_t) (((q31_t) yt * sinVal) >> 16))  );
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) +
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                            ((int16_t) (((q31_t) xt * sinVal) >> 16))  );
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       } /* butterfly loop end */
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* groups loop end */
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* stages loop end */
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   cosVal = pCoef[(ia * 2)];
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   sinVal = pCoef[(ia * 2) + 1];
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = ia + twidCoefModifier;
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for butterfly */
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < fftLen; i += n1)
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 231


 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     xt = pSrc[2 * i] - pSrc[2 * l];
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * l] = xt;
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * l + 1] = yt;
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
 6656              		.loc 11 689 1 view .LVU2325
 6657 019c 03B0     		add	sp, sp, #12
 6658              	.LCFI46:
 6659              		.cfi_def_cfa_offset 36
 6660              		@ sp needed
 6661 019e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 6662              		.loc 11 689 1 view .LVU2326
 6663              		.cfi_endproc
 6664              	.LFE147:
 6666              		.section	.text.arm_cfft_radix2_q15,"ax",%progbits
 6667              		.align	1
 6668              		.global	arm_cfft_radix2_q15
 6669              		.syntax unified
 6670              		.thumb
 6671              		.thumb_func
 6673              	arm_cfft_radix2_q15:
 6674              	.LVL748:
 6675              	.LFB145:
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 6676              		.loc 11 69 1 is_stmt 1 view -0
 6677              		.cfi_startproc
 6678              		@ args = 0, pretend = 0, frame = 0
 6679              		@ frame_needed = 0, uses_anonymous_args = 0
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 6680              		.loc 11 69 1 is_stmt 0 view .LVU2328
 6681 0000 38B5     		push	{r3, r4, r5, lr}
 6682              	.LCFI47:
 6683              		.cfi_def_cfa_offset 16
 6684              		.cfi_offset 3, -16
 6685              		.cfi_offset 4, -12
 6686              		.cfi_offset 5, -8
 6687              		.cfi_offset 14, -4
 6688 0002 0446     		mov	r4, r0
 6689 0004 0D46     		mov	r5, r1
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6690              		.loc 11 71 3 is_stmt 1 view .LVU2329
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 6691              		.loc 11 71 8 is_stmt 0 view .LVU2330
 6692 0006 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 232


 6693              		.loc 11 71 6 view .LVU2331
 6694 0008 012B     		cmp	r3, #1
 6695 000a 0CD0     		beq	.L326
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
 6696              		.loc 11 77 5 is_stmt 1 view .LVU2332
 6697 000c 8389     		ldrh	r3, [r0, #12]
 6698 000e 4268     		ldr	r2, [r0, #4]
 6699 0010 0188     		ldrh	r1, [r0]
 6700              	.LVL749:
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
 6701              		.loc 11 77 5 is_stmt 0 view .LVU2333
 6702 0012 2846     		mov	r0, r5
 6703              	.LVL750:
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
 6704              		.loc 11 77 5 view .LVU2334
 6705 0014 FFF7FEFF 		bl	arm_radix2_butterfly_q15
 6706              	.LVL751:
 6707              	.L324:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
 6708              		.loc 11 80 3 is_stmt 1 view .LVU2335
 6709 0018 A368     		ldr	r3, [r4, #8]
 6710 001a E289     		ldrh	r2, [r4, #14]
 6711 001c 2188     		ldrh	r1, [r4]
 6712 001e 2846     		mov	r0, r5
 6713 0020 FFF7FEFF 		bl	arm_bitreversal_q15
 6714              	.LVL752:
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 6715              		.loc 11 81 1 is_stmt 0 view .LVU2336
 6716 0024 38BD     		pop	{r3, r4, r5, pc}
 6717              	.LVL753:
 6718              	.L326:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
 6719              		.loc 11 73 5 is_stmt 1 view .LVU2337
 6720 0026 8389     		ldrh	r3, [r0, #12]
 6721 0028 4268     		ldr	r2, [r0, #4]
 6722 002a 0188     		ldrh	r1, [r0]
 6723              	.LVL754:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
 6724              		.loc 11 73 5 is_stmt 0 view .LVU2338
 6725 002c 2846     		mov	r0, r5
 6726              	.LVL755:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
 6727              		.loc 11 73 5 view .LVU2339
 6728 002e FFF7FEFF 		bl	arm_radix2_butterfly_inverse_q15
 6729              	.LVL756:
 6730 0032 F1E7     		b	.L324
 6731              		.cfi_endproc
 6732              	.LFE145:
 6734              		.section	.text.arm_radix2_butterfly_q31,"ax",%progbits
 6735              		.align	1
 6736              		.global	arm_radix2_butterfly_q31
 6737              		.syntax unified
 6738              		.thumb
 6739              		.thumb_func
 6741              	arm_radix2_butterfly_q31:
 6742              	.LVL757:
 6743              	.LFB149:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 233


 6744              		.file 14 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q3
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * Title:        arm_cfft_radix2_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * Description:  Radix-2 Decimation in Frequency CFFT & CIFFT Fixed point processing function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** void arm_radix2_butterfly_q31(
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         q31_t * pSrc,
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         uint32_t fftLen,
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   const q31_t * pCoef,
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         uint16_t twidCoefModifier);
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** void arm_radix2_butterfly_inverse_q31(
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         q31_t * pSrc,
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         uint32_t fftLen,
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   const q31_t * pCoef,
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         uint16_t twidCoefModifier);
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** void arm_bitreversal_q31(
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         q31_t * pSrc,
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         uint32_t fftLen,
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         uint16_t bitRevFactor,
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   const uint16_t * pBitRevTab);
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** /**
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   @ingroup groupTransforms
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  */
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** /**
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   @addtogroup ComplexFFT
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   @{
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 234


  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** /**
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   @brief         Processing function for the fixed-point CFFT/CIFFT.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_q31 and will be 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   @param[in]     S    points to an instance of the fixed-point CFFT/CIFFT structure
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   @param[in,out] pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing o
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   @return        none
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** void arm_cfft_radix2_q31(
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   const arm_cfft_radix2_instance_q31 * S,
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         q31_t * pSrc)
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** {
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    if (S->ifftFlag == 1U)
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       arm_radix2_butterfly_inverse_q31(pSrc, S->fftLen,
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       S->pTwiddle, S->twidCoefModifier);
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    }
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    else
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       arm_radix2_butterfly_q31(pSrc, S->fftLen,
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       S->pTwiddle, S->twidCoefModifier);
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    }
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    arm_bitreversal_q31(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** }
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** /**
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   @} end of ComplexFFT group
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****  */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** void arm_radix2_butterfly_q31(
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         q31_t * pSrc,
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         uint32_t fftLen,
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   const q31_t * pCoef,
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         uint16_t twidCoefModifier)
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** {
 6745              		.loc 14 94 1 is_stmt 1 view -0
 6746              		.cfi_startproc
 6747              		@ args = 0, pretend = 0, frame = 40
 6748              		@ frame_needed = 0, uses_anonymous_args = 0
 6749              		.loc 14 94 1 is_stmt 0 view .LVU2341
 6750 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 6751              	.LCFI48:
 6752              		.cfi_def_cfa_offset 36
 6753              		.cfi_offset 4, -36
 6754              		.cfi_offset 5, -32
 6755              		.cfi_offset 6, -28
 6756              		.cfi_offset 7, -24
 6757              		.cfi_offset 8, -20
 6758              		.cfi_offset 9, -16
 6759              		.cfi_offset 10, -12
 6760              		.cfi_offset 11, -8
 6761              		.cfi_offset 14, -4
 6762 0004 8BB0     		sub	sp, sp, #44
 6763              	.LCFI49:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 235


 6764              		.cfi_def_cfa_offset 80
 6765 0006 8146     		mov	r9, r0
 6766 0008 0891     		str	r1, [sp, #32]
 6767 000a 0792     		str	r2, [sp, #28]
 6768 000c 0193     		str	r3, [sp, #4]
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    unsigned i, j, k, l, m;
 6769              		.loc 14 96 4 is_stmt 1 view .LVU2342
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    unsigned n1, n2, ia;
 6770              		.loc 14 97 4 view .LVU2343
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    q31_t xt, yt, cosVal, sinVal;
 6771              		.loc 14 98 4 view .LVU2344
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    q31_t p0, p1;
 6772              		.loc 14 99 4 view .LVU2345
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    //N = fftLen;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    n2 = fftLen;
 6773              		.loc 14 102 4 view .LVU2346
 6774              	.LVL758:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    n1 = n2;
 6775              		.loc 14 104 4 view .LVU2347
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    n2 = n2 >> 1;
 6776              		.loc 14 105 4 view .LVU2348
 6777              		.loc 14 105 7 is_stmt 0 view .LVU2349
 6778 000e 4B08     		lsrs	r3, r1, #1
 6779              	.LVL759:
 6780              		.loc 14 105 7 view .LVU2350
 6781 0010 0293     		str	r3, [sp, #8]
 6782              	.LVL760:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    ia = 0;
 6783              		.loc 14 106 4 is_stmt 1 view .LVU2351
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    // loop for groups
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    for (i = 0; i < n2; i++)
 6784              		.loc 14 109 4 view .LVU2352
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    ia = 0;
 6785              		.loc 14 106 7 is_stmt 0 view .LVU2353
 6786 0012 4FF0000B 		mov	fp, #0
 6787              		.loc 14 109 11 view .LVU2354
 6788 0016 DA46     		mov	r10, fp
 6789              		.loc 14 109 4 view .LVU2355
 6790 0018 66E0     		b	.L328
 6791              	.LVL761:
 6792              	.L329:
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       cosVal = pCoef[ia * 2];
 6793              		.loc 14 111 7 is_stmt 1 discriminator 3 view .LVU2356
 6794              		.loc 14 111 21 is_stmt 0 discriminator 3 view .LVU2357
 6795 001a 4FEACB03 		lsl	r3, fp, #3
 6796              		.loc 14 111 14 discriminator 3 view .LVU2358
 6797 001e 0799     		ldr	r1, [sp, #28]
 6798 0020 51F83B20 		ldr	r2, [r1, fp, lsl #3]
 6799              	.LVL762:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       sinVal = pCoef[(ia * 2) + 1];
 6800              		.loc 14 112 7 is_stmt 1 discriminator 3 view .LVU2359
 6801              		.loc 14 112 21 is_stmt 0 discriminator 3 view .LVU2360
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 236


 6802 0024 0433     		adds	r3, r3, #4
 6803              		.loc 14 112 14 discriminator 3 view .LVU2361
 6804 0026 C958     		ldr	r1, [r1, r3]
 6805              	.LVL763:
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       ia = ia + twidCoefModifier;
 6806              		.loc 14 113 7 is_stmt 1 discriminator 3 view .LVU2362
 6807              		.loc 14 113 10 is_stmt 0 discriminator 3 view .LVU2363
 6808 0028 019B     		ldr	r3, [sp, #4]
 6809 002a 9B44     		add	fp, fp, r3
 6810              	.LVL764:
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       l = i + n2;
 6811              		.loc 14 115 7 is_stmt 1 discriminator 3 view .LVU2364
 6812              		.loc 14 115 9 is_stmt 0 discriminator 3 view .LVU2365
 6813 002c 029B     		ldr	r3, [sp, #8]
 6814 002e 0AEB0307 		add	r7, r10, r3
 6815              	.LVL765:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
 6816              		.loc 14 116 7 is_stmt 1 discriminator 3 view .LVU2366
 6817              		.loc 14 116 17 is_stmt 0 discriminator 3 view .LVU2367
 6818 0032 4FEACA00 		lsl	r0, r10, #3
 6819 0036 59F83A50 		ldr	r5, [r9, r10, lsl #3]
 6820              		.loc 14 116 39 discriminator 3 view .LVU2368
 6821 003a FE00     		lsls	r6, r7, #3
 6822 003c 59F83730 		ldr	r3, [r9, r7, lsl #3]
 6823              		.loc 14 116 47 discriminator 3 view .LVU2369
 6824 0040 5B10     		asrs	r3, r3, #1
 6825              		.loc 14 116 10 discriminator 3 view .LVU2370
 6826 0042 C3EB6504 		rsb	r4, r3, r5, asr #1
 6827              	.LVL766:
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
 6828              		.loc 14 117 7 is_stmt 1 discriminator 3 view .LVU2371
 6829              		.loc 14 117 42 is_stmt 0 discriminator 3 view .LVU2372
 6830 0046 03EB6503 		add	r3, r3, r5, asr #1
 6831              		.loc 14 117 65 discriminator 3 view .LVU2373
 6832 004a 5B10     		asrs	r3, r3, #1
 6833              		.loc 14 117 19 discriminator 3 view .LVU2374
 6834 004c 49F83A30 		str	r3, [r9, r10, lsl #3]
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
 6835              		.loc 14 119 7 is_stmt 1 discriminator 3 view .LVU2375
 6836              		.loc 14 119 17 is_stmt 0 discriminator 3 view .LVU2376
 6837 0050 0430     		adds	r0, r0, #4
 6838 0052 59F80050 		ldr	r5, [r9, r0]
 6839              		.loc 14 119 43 discriminator 3 view .LVU2377
 6840 0056 0436     		adds	r6, r6, #4
 6841 0058 59F80630 		ldr	r3, [r9, r6]
 6842              		.loc 14 119 55 discriminator 3 view .LVU2378
 6843 005c 4FEA630C 		asr	ip, r3, #1
 6844              		.loc 14 119 10 discriminator 3 view .LVU2379
 6845 0060 CCEB6503 		rsb	r3, ip, r5, asr #1
 6846              	.LVL767:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i + 1] =
 6847              		.loc 14 120 7 is_stmt 1 discriminator 3 view .LVU2380
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         ((pSrc[2 * l + 1] >> 1U) + (pSrc[2 * i + 1] >> 1U)) >> 1U;
 6848              		.loc 14 121 34 is_stmt 0 discriminator 3 view .LVU2381
 6849 0064 0CEB6505 		add	r5, ip, r5, asr #1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 237


 6850              		.loc 14 121 61 discriminator 3 view .LVU2382
 6851 0068 6D10     		asrs	r5, r5, #1
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i + 1] =
 6852              		.loc 14 120 23 discriminator 3 view .LVU2383
 6853 006a 49F80050 		str	r5, [r9, r0]
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       mult_32x32_keep32_R(p0, xt, cosVal);
 6854              		.loc 14 123 7 is_stmt 1 discriminator 3 view .LVU2384
 6855 006e 4FEAE47E 		asr	lr, r4, #31
 6856 0072 D517     		asrs	r5, r2, #31
 6857 0074 04FB05FC 		mul	ip, r4, r5
 6858 0078 02FB0ECC 		mla	ip, r2, lr, ip
 6859 007c A4FB0208 		umull	r0, r8, r4, r2
 6860 0080 10F10040 		adds	r0, r0, #-2147483648
 6861 0084 4CEB0800 		adc	r0, ip, r8
 6862 0088 0090     		str	r0, [sp]
 6863              	.LVL768:
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       mult_32x32_keep32_R(p1, yt, cosVal);
 6864              		.loc 14 124 7 discriminator 3 view .LVU2385
 6865 008a 4FEAE37C 		asr	ip, r3, #31
 6866 008e 02FB0CF0 		mul	r0, r2, ip
 6867 0092 03FB0500 		mla	r0, r3, r5, r0
 6868 0096 A2FB0325 		umull	r2, r5, r2, r3
 6869              	.LVL769:
 6870              		.loc 14 124 7 is_stmt 0 discriminator 3 view .LVU2386
 6871 009a 12F10042 		adds	r2, r2, #-2147483648
 6872 009e 40EB0500 		adc	r0, r0, r5
 6873              	.LVL770:
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       multAcc_32x32_keep32_R(p0, yt, sinVal);
 6874              		.loc 14 125 7 is_stmt 1 discriminator 3 view .LVU2387
 6875 00a2 0022     		movs	r2, #0
 6876 00a4 CD17     		asrs	r5, r1, #31
 6877 00a6 03FB05F8 		mul	r8, r3, r5
 6878 00aa 01FB0C8C 		mla	ip, r1, ip, r8
 6879 00ae A3FB0138 		umull	r3, r8, r3, r1
 6880              	.LVL771:
 6881              		.loc 14 125 7 is_stmt 0 discriminator 3 view .LVU2388
 6882 00b2 C444     		add	ip, ip, r8
 6883 00b4 D318     		adds	r3, r2, r3
 6884 00b6 13F10043 		adds	r3, r3, #-2147483648
 6885 00ba 009B     		ldr	r3, [sp]
 6886 00bc 4CEB0303 		adc	r3, ip, r3
 6887              	.LVL772:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       multSub_32x32_keep32_R(p1, xt, sinVal);
 6888              		.loc 14 126 7 is_stmt 1 discriminator 3 view .LVU2389
 6889 00c0 04FB05F5 		mul	r5, r4, r5
 6890 00c4 01FB0E55 		mla	r5, r1, lr, r5
 6891 00c8 A4FB0114 		umull	r1, r4, r4, r1
 6892              	.LVL773:
 6893              		.loc 14 126 7 is_stmt 0 discriminator 3 view .LVU2390
 6894 00cc 2C44     		add	r4, r4, r5
 6895 00ce 521A     		subs	r2, r2, r1
 6896 00d0 60EB0400 		sbc	r0, r0, r4
 6897 00d4 12F10042 		adds	r2, r2, #-2147483648
 6898 00d8 40F10000 		adc	r0, r0, #0
 6899              	.LVL774:
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 238


 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2U * l] = p0;
 6900              		.loc 14 128 7 is_stmt 1 discriminator 3 view .LVU2391
 6901              		.loc 14 128 20 is_stmt 0 discriminator 3 view .LVU2392
 6902 00dc 49F83730 		str	r3, [r9, r7, lsl #3]
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2U * l + 1U] = p1;
 6903              		.loc 14 129 7 is_stmt 1 discriminator 3 view .LVU2393
 6904              		.loc 14 129 25 is_stmt 0 discriminator 3 view .LVU2394
 6905 00e0 49F80600 		str	r0, [r9, r6]
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 6906              		.loc 14 109 24 is_stmt 1 discriminator 3 view .LVU2395
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 6907              		.loc 14 109 25 is_stmt 0 discriminator 3 view .LVU2396
 6908 00e4 0AF1010A 		add	r10, r10, #1
 6909              	.LVL775:
 6910              	.L328:
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 6911              		.loc 14 109 16 is_stmt 1 discriminator 1 view .LVU2397
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 6912              		.loc 14 109 4 is_stmt 0 discriminator 1 view .LVU2398
 6913 00e8 029B     		ldr	r3, [sp, #8]
 6914 00ea 9A45     		cmp	r10, r3
 6915 00ec 95D3     		bcc	.L329
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    }                             // groups loop end
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    twidCoefModifier <<= 1U;
 6916              		.loc 14 133 4 is_stmt 1 view .LVU2399
 6917              		.loc 14 133 21 is_stmt 0 view .LVU2400
 6918 00ee 019B     		ldr	r3, [sp, #4]
 6919 00f0 5B00     		lsls	r3, r3, #1
 6920 00f2 9BB2     		uxth	r3, r3
 6921 00f4 0693     		str	r3, [sp, #24]
 6922              	.LVL776:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    // loop for stage
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    for (k = fftLen / 2; k > 2; k = k >> 1)
 6923              		.loc 14 136 4 is_stmt 1 view .LVU2401
 6924              		.loc 14 136 11 is_stmt 0 view .LVU2402
 6925 00f6 089B     		ldr	r3, [sp, #32]
 6926              	.LVL777:
 6927              		.loc 14 136 11 view .LVU2403
 6928 00f8 5B08     		lsrs	r3, r3, #1
 6929 00fa 0993     		str	r3, [sp, #36]
 6930              	.LVL778:
 6931              		.loc 14 136 4 view .LVU2404
 6932 00fc 7BE0     		b	.L330
 6933              	.LVL779:
 6934              	.L333:
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       n1 = n2;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       n2 = n2 >> 1;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       ia = 0;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       // loop for groups
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       for (j = 0; j < n2; j++)
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          cosVal = pCoef[ia * 2];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 239


 6935              		.loc 14 145 10 is_stmt 1 view .LVU2405
 6936              		.loc 14 145 24 is_stmt 0 view .LVU2406
 6937 00fe 059A     		ldr	r2, [sp, #20]
 6938 0100 D300     		lsls	r3, r2, #3
 6939              	.LVL780:
 6940              		.loc 14 145 17 view .LVU2407
 6941 0102 0799     		ldr	r1, [sp, #28]
 6942 0104 51F83240 		ldr	r4, [r1, r2, lsl #3]
 6943              	.LVL781:
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          sinVal = pCoef[(ia * 2) + 1];
 6944              		.loc 14 146 10 is_stmt 1 view .LVU2408
 6945              		.loc 14 146 24 is_stmt 0 view .LVU2409
 6946 0108 0433     		adds	r3, r3, #4
 6947              		.loc 14 146 17 view .LVU2410
 6948 010a 51F803B0 		ldr	fp, [r1, r3]
 6949              	.LVL782:
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          ia = ia + twidCoefModifier;
 6950              		.loc 14 147 10 is_stmt 1 view .LVU2411
 6951              		.loc 14 147 13 is_stmt 0 view .LVU2412
 6952 010e 069B     		ldr	r3, [sp, #24]
 6953 0110 D318     		adds	r3, r2, r3
 6954 0112 0593     		str	r3, [sp, #20]
 6955              	.LVL783:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          // loop for butterfly
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          i = j;
 6956              		.loc 14 150 10 is_stmt 1 view .LVU2413
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          m = fftLen / n1;
 6957              		.loc 14 151 10 view .LVU2414
 6958              		.loc 14 151 12 is_stmt 0 view .LVU2415
 6959 0114 089B     		ldr	r3, [sp, #32]
 6960              	.LVL784:
 6961              		.loc 14 151 12 view .LVU2416
 6962 0116 029A     		ldr	r2, [sp, #8]
 6963 0118 B3FBF2F3 		udiv	r3, r3, r2
 6964 011c 0093     		str	r3, [sp]
 6965              	.LVL785:
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          m = fftLen / n1;
 6966              		.loc 14 150 12 view .LVU2417
 6967 011e 049D     		ldr	r5, [sp, #16]
 6968              	.LVL786:
 6969              	.L332:
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          do
 6970              		.loc 14 152 10 is_stmt 1 discriminator 1 view .LVU2418
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          {
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             l = i + n2;
 6971              		.loc 14 154 13 discriminator 1 view .LVU2419
 6972              		.loc 14 154 15 is_stmt 0 discriminator 1 view .LVU2420
 6973 0120 039B     		ldr	r3, [sp, #12]
 6974 0122 05EB030C 		add	ip, r5, r3
 6975              	.LVL787:
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             xt = pSrc[2 * i] - pSrc[2 * l];
 6976              		.loc 14 155 13 is_stmt 1 discriminator 1 view .LVU2421
 6977              		.loc 14 155 22 is_stmt 0 discriminator 1 view .LVU2422
 6978 0126 E800     		lsls	r0, r5, #3
 6979 0128 59F83530 		ldr	r3, [r9, r5, lsl #3]
 6980              		.loc 14 155 36 discriminator 1 view .LVU2423
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 240


 6981 012c 4FEACC06 		lsl	r6, ip, #3
 6982 0130 59F83C20 		ldr	r2, [r9, ip, lsl #3]
 6983              		.loc 14 155 16 discriminator 1 view .LVU2424
 6984 0134 991A     		subs	r1, r3, r2
 6985              	.LVL788:
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
 6986              		.loc 14 156 13 is_stmt 1 discriminator 1 view .LVU2425
 6987              		.loc 14 156 40 is_stmt 0 discriminator 1 view .LVU2426
 6988 0136 1344     		add	r3, r3, r2
 6989              		.loc 14 156 55 discriminator 1 view .LVU2427
 6990 0138 5B10     		asrs	r3, r3, #1
 6991              		.loc 14 156 25 discriminator 1 view .LVU2428
 6992 013a 49F83530 		str	r3, [r9, r5, lsl #3]
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 6993              		.loc 14 158 13 is_stmt 1 discriminator 1 view .LVU2429
 6994              		.loc 14 158 22 is_stmt 0 discriminator 1 view .LVU2430
 6995 013e 0430     		adds	r0, r0, #4
 6996 0140 59F80020 		ldr	r2, [r9, r0]
 6997              		.loc 14 158 40 discriminator 1 view .LVU2431
 6998 0144 331D     		adds	r3, r6, #4
 6999 0146 0193     		str	r3, [sp, #4]
 7000 0148 59F80360 		ldr	r6, [r9, r3]
 7001              		.loc 14 158 16 discriminator 1 view .LVU2432
 7002 014c 931B     		subs	r3, r2, r6
 7003              	.LVL789:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
 7004              		.loc 14 159 13 is_stmt 1 discriminator 1 view .LVU2433
 7005              		.loc 14 159 48 is_stmt 0 discriminator 1 view .LVU2434
 7006 014e 3244     		add	r2, r2, r6
 7007              		.loc 14 159 67 discriminator 1 view .LVU2435
 7008 0150 5210     		asrs	r2, r2, #1
 7009              		.loc 14 159 29 discriminator 1 view .LVU2436
 7010 0152 49F80020 		str	r2, [r9, r0]
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             mult_32x32_keep32_R(p0, xt, cosVal);
 7011              		.loc 14 161 13 is_stmt 1 discriminator 1 view .LVU2437
 7012 0156 4FEAE178 		asr	r8, r1, #31
 7013 015a E017     		asrs	r0, r4, #31
 7014 015c 01FB00F7 		mul	r7, r1, r0
 7015 0160 04FB0877 		mla	r7, r4, r8, r7
 7016 0164 A1FB0426 		umull	r2, r6, r1, r4
 7017 0168 12F10042 		adds	r2, r2, #-2147483648
 7018 016c 47EB0607 		adc	r7, r7, r6
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             mult_32x32_keep32_R(p1, yt, cosVal);
 7019              		.loc 14 162 13 discriminator 1 view .LVU2438
 7020 0170 4FEAE37E 		asr	lr, r3, #31
 7021 0174 04FB0EF2 		mul	r2, r4, lr
 7022 0178 03FB0020 		mla	r0, r3, r0, r2
 7023 017c A4FB0326 		umull	r2, r6, r4, r3
 7024 0180 12F10042 		adds	r2, r2, #-2147483648
 7025 0184 40EB0600 		adc	r0, r0, r6
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             multAcc_32x32_keep32_R(p0, yt, sinVal);
 7026              		.loc 14 163 13 discriminator 1 view .LVU2439
 7027 0188 0022     		movs	r2, #0
 7028 018a 4FEAEB76 		asr	r6, fp, #31
 7029 018e 03FB06FA 		mul	r10, r3, r6
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 241


 7030 0192 0BFB0EAE 		mla	lr, fp, lr, r10
 7031 0196 A3FB0B3A 		umull	r3, r10, r3, fp
 7032              	.LVL790:
 7033              		.loc 14 163 13 is_stmt 0 discriminator 1 view .LVU2440
 7034 019a D644     		add	lr, lr, r10
 7035 019c D318     		adds	r3, r2, r3
 7036 019e 13F10043 		adds	r3, r3, #-2147483648
 7037 01a2 4EEB0707 		adc	r7, lr, r7
 7038              	.LVL791:
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             multSub_32x32_keep32_R(p1, xt, sinVal);
 7039              		.loc 14 164 13 is_stmt 1 discriminator 1 view .LVU2441
 7040 01a6 01FB06F6 		mul	r6, r1, r6
 7041 01aa 0BFB0868 		mla	r8, fp, r8, r6
 7042 01ae A1FB0B16 		umull	r1, r6, r1, fp
 7043              	.LVL792:
 7044              		.loc 14 164 13 is_stmt 0 discriminator 1 view .LVU2442
 7045 01b2 B044     		add	r8, r8, r6
 7046 01b4 511A     		subs	r1, r2, r1
 7047 01b6 60EB0808 		sbc	r8, r0, r8
 7048 01ba 11F10041 		adds	r1, r1, #-2147483648
 7049 01be 48F10006 		adc	r6, r8, #0
 7050              	.LVL793:
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             pSrc[2U * l] = p0;
 7051              		.loc 14 166 13 is_stmt 1 discriminator 1 view .LVU2443
 7052              		.loc 14 166 26 is_stmt 0 discriminator 1 view .LVU2444
 7053 01c2 49F83C70 		str	r7, [r9, ip, lsl #3]
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             pSrc[2U * l + 1U] = p1;
 7054              		.loc 14 167 13 is_stmt 1 discriminator 1 view .LVU2445
 7055              		.loc 14 167 31 is_stmt 0 discriminator 1 view .LVU2446
 7056 01c6 019B     		ldr	r3, [sp, #4]
 7057 01c8 49F80360 		str	r6, [r9, r3]
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             i += n1;
 7058              		.loc 14 168 13 is_stmt 1 discriminator 1 view .LVU2447
 7059              		.loc 14 168 15 is_stmt 0 discriminator 1 view .LVU2448
 7060 01cc 029B     		ldr	r3, [sp, #8]
 7061 01ce 1D44     		add	r5, r5, r3
 7062              	.LVL794:
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             m--;
 7063              		.loc 14 169 13 is_stmt 1 discriminator 1 view .LVU2449
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          } while ( m > 0);                   // butterfly loop end
 7064              		.loc 14 170 18 discriminator 1 view .LVU2450
 7065              		.loc 14 170 10 is_stmt 0 discriminator 1 view .LVU2451
 7066 01d0 009B     		ldr	r3, [sp]
 7067 01d2 013B     		subs	r3, r3, #1
 7068              	.LVL795:
 7069              		.loc 14 170 10 discriminator 1 view .LVU2452
 7070 01d4 0093     		str	r3, [sp]
 7071 01d6 A3D1     		bne	.L332
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7072              		.loc 14 143 27 is_stmt 1 discriminator 2 view .LVU2453
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7073              		.loc 14 143 28 is_stmt 0 discriminator 2 view .LVU2454
 7074 01d8 049B     		ldr	r3, [sp, #16]
 7075              	.LVL796:
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7076              		.loc 14 143 28 discriminator 2 view .LVU2455
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 242


 7077 01da 0133     		adds	r3, r3, #1
 7078 01dc 0493     		str	r3, [sp, #16]
 7079              	.LVL797:
 7080              	.L331:
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7081              		.loc 14 143 19 is_stmt 1 discriminator 1 view .LVU2456
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7082              		.loc 14 143 7 is_stmt 0 discriminator 1 view .LVU2457
 7083 01de 049B     		ldr	r3, [sp, #16]
 7084 01e0 039A     		ldr	r2, [sp, #12]
 7085 01e2 9342     		cmp	r3, r2
 7086 01e4 8BD3     		bcc	.L333
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       }                           // groups loop end
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       twidCoefModifier <<= 1U;
 7087              		.loc 14 174 7 is_stmt 1 discriminator 2 view .LVU2458
 7088              		.loc 14 174 24 is_stmt 0 discriminator 2 view .LVU2459
 7089 01e6 069B     		ldr	r3, [sp, #24]
 7090 01e8 5B00     		lsls	r3, r3, #1
 7091              	.LVL798:
 7092              		.loc 14 174 24 discriminator 2 view .LVU2460
 7093 01ea 9BB2     		uxth	r3, r3
 7094              		.loc 14 174 24 discriminator 2 view .LVU2461
 7095 01ec 0693     		str	r3, [sp, #24]
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7096              		.loc 14 136 32 is_stmt 1 discriminator 2 view .LVU2462
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7097              		.loc 14 136 34 is_stmt 0 discriminator 2 view .LVU2463
 7098 01ee 099B     		ldr	r3, [sp, #36]
 7099              	.LVL799:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7100              		.loc 14 136 34 discriminator 2 view .LVU2464
 7101 01f0 5B08     		lsrs	r3, r3, #1
 7102 01f2 0993     		str	r3, [sp, #36]
 7103              	.LVL800:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       ia = 0;
 7104              		.loc 14 139 10 discriminator 2 view .LVU2465
 7105 01f4 0292     		str	r2, [sp, #8]
 7106              	.LVL801:
 7107              	.L330:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7108              		.loc 14 136 25 is_stmt 1 discriminator 1 view .LVU2466
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7109              		.loc 14 136 4 is_stmt 0 discriminator 1 view .LVU2467
 7110 01f6 099B     		ldr	r3, [sp, #36]
 7111 01f8 022B     		cmp	r3, #2
 7112 01fa 06D9     		bls	.L338
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       n2 = n2 >> 1;
 7113              		.loc 14 138 7 is_stmt 1 view .LVU2468
 7114              	.LVL802:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       ia = 0;
 7115              		.loc 14 139 7 view .LVU2469
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       ia = 0;
 7116              		.loc 14 139 10 is_stmt 0 view .LVU2470
 7117 01fc 029B     		ldr	r3, [sp, #8]
 7118 01fe 5B08     		lsrs	r3, r3, #1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 243


 7119 0200 0393     		str	r3, [sp, #12]
 7120              	.LVL803:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 7121              		.loc 14 140 7 is_stmt 1 view .LVU2471
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7122              		.loc 14 143 7 view .LVU2472
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 7123              		.loc 14 140 10 is_stmt 0 view .LVU2473
 7124 0202 0023     		movs	r3, #0
 7125              	.LVL804:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 7126              		.loc 14 140 10 view .LVU2474
 7127 0204 0593     		str	r3, [sp, #20]
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7128              		.loc 14 143 14 view .LVU2475
 7129 0206 0493     		str	r3, [sp, #16]
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7130              		.loc 14 143 7 view .LVU2476
 7131 0208 E9E7     		b	.L331
 7132              	.LVL805:
 7133              	.L338:
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    }                             // stages loop end
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    n1 = n2;
 7134              		.loc 14 177 4 is_stmt 1 view .LVU2477
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    n2 = n2 >> 1;
 7135              		.loc 14 178 4 view .LVU2478
 7136              		.loc 14 178 7 is_stmt 0 view .LVU2479
 7137 020a 029E     		ldr	r6, [sp, #8]
 7138 020c 7508     		lsrs	r5, r6, #1
 7139              	.LVL806:
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    ia = 0;
 7140              		.loc 14 179 4 is_stmt 1 view .LVU2480
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    cosVal = pCoef[ia * 2];
 7141              		.loc 14 181 4 view .LVU2481
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    sinVal = pCoef[(ia * 2) + 1];
 7142              		.loc 14 182 4 view .LVU2482
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    ia = ia + twidCoefModifier;
 7143              		.loc 14 183 4 view .LVU2483
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    // loop for butterfly
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    for (i = 0; i < fftLen; i += n1)
 7144              		.loc 14 186 4 view .LVU2484
 7145              		.loc 14 186 11 is_stmt 0 view .LVU2485
 7146 020e 0023     		movs	r3, #0
 7147              	.LVL807:
 7148              		.loc 14 186 11 view .LVU2486
 7149 0210 089F     		ldr	r7, [sp, #32]
 7150              		.loc 14 186 4 view .LVU2487
 7151 0212 37E0     		b	.L335
 7152              	.LVL808:
 7153              	.L336:
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       l = i + n2;
 7154              		.loc 14 188 7 is_stmt 1 discriminator 3 view .LVU2488
 7155              		.loc 14 188 9 is_stmt 0 discriminator 3 view .LVU2489
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 244


 7156 0214 5C19     		adds	r4, r3, r5
 7157              	.LVL809:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       xt = pSrc[2 * i] - pSrc[2 * l];
 7158              		.loc 14 189 7 is_stmt 1 discriminator 3 view .LVU2490
 7159              		.loc 14 189 16 is_stmt 0 discriminator 3 view .LVU2491
 7160 0216 D900     		lsls	r1, r3, #3
 7161 0218 59F83300 		ldr	r0, [r9, r3, lsl #3]
 7162              		.loc 14 189 30 discriminator 3 view .LVU2492
 7163 021c E200     		lsls	r2, r4, #3
 7164 021e 59F834E0 		ldr	lr, [r9, r4, lsl #3]
 7165              		.loc 14 189 10 discriminator 3 view .LVU2493
 7166 0222 A0EB0E0C 		sub	ip, r0, lr
 7167              	.LVL810:
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 7168              		.loc 14 190 7 is_stmt 1 discriminator 3 view .LVU2494
 7169              		.loc 14 190 34 is_stmt 0 discriminator 3 view .LVU2495
 7170 0226 7044     		add	r0, r0, lr
 7171              		.loc 14 190 19 discriminator 3 view .LVU2496
 7172 0228 49F83300 		str	r0, [r9, r3, lsl #3]
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 7173              		.loc 14 192 7 is_stmt 1 discriminator 3 view .LVU2497
 7174              		.loc 14 192 16 is_stmt 0 discriminator 3 view .LVU2498
 7175 022c 0431     		adds	r1, r1, #4
 7176 022e 59F80100 		ldr	r0, [r9, r1]
 7177              		.loc 14 192 34 discriminator 3 view .LVU2499
 7178 0232 0432     		adds	r2, r2, #4
 7179 0234 59F802E0 		ldr	lr, [r9, r2]
 7180              		.loc 14 192 10 discriminator 3 view .LVU2500
 7181 0238 A0EB0E08 		sub	r8, r0, lr
 7182              	.LVL811:
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 7183              		.loc 14 193 7 is_stmt 1 discriminator 3 view .LVU2501
 7184              		.loc 14 193 42 is_stmt 0 discriminator 3 view .LVU2502
 7185 023c 7044     		add	r0, r0, lr
 7186              		.loc 14 193 23 discriminator 3 view .LVU2503
 7187 023e 49F80100 		str	r0, [r9, r1]
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2U * l] = xt;
 7188              		.loc 14 195 7 is_stmt 1 discriminator 3 view .LVU2504
 7189              		.loc 14 195 20 is_stmt 0 discriminator 3 view .LVU2505
 7190 0242 49F834C0 		str	ip, [r9, r4, lsl #3]
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2U * l + 1U] = yt;
 7191              		.loc 14 197 7 is_stmt 1 discriminator 3 view .LVU2506
 7192              		.loc 14 197 25 is_stmt 0 discriminator 3 view .LVU2507
 7193 0246 49F80280 		str	r8, [r9, r2]
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       i += n1;
 7194              		.loc 14 199 7 is_stmt 1 discriminator 3 view .LVU2508
 7195              		.loc 14 199 9 is_stmt 0 discriminator 3 view .LVU2509
 7196 024a 3344     		add	r3, r3, r6
 7197              	.LVL812:
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       l = i + n2;
 7198              		.loc 14 200 7 is_stmt 1 discriminator 3 view .LVU2510
 7199              		.loc 14 200 9 is_stmt 0 discriminator 3 view .LVU2511
 7200 024c EC18     		adds	r4, r5, r3
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 245


 7201              	.LVL813:
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       xt = pSrc[2 * i] - pSrc[2 * l];
 7202              		.loc 14 202 7 is_stmt 1 discriminator 3 view .LVU2512
 7203              		.loc 14 202 16 is_stmt 0 discriminator 3 view .LVU2513
 7204 024e D900     		lsls	r1, r3, #3
 7205 0250 59F83300 		ldr	r0, [r9, r3, lsl #3]
 7206              		.loc 14 202 30 discriminator 3 view .LVU2514
 7207 0254 E200     		lsls	r2, r4, #3
 7208 0256 59F834E0 		ldr	lr, [r9, r4, lsl #3]
 7209              		.loc 14 202 10 discriminator 3 view .LVU2515
 7210 025a A0EB0E0C 		sub	ip, r0, lr
 7211              	.LVL814:
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 7212              		.loc 14 203 7 is_stmt 1 discriminator 3 view .LVU2516
 7213              		.loc 14 203 34 is_stmt 0 discriminator 3 view .LVU2517
 7214 025e 7044     		add	r0, r0, lr
 7215              		.loc 14 203 19 discriminator 3 view .LVU2518
 7216 0260 49F83300 		str	r0, [r9, r3, lsl #3]
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 7217              		.loc 14 205 7 is_stmt 1 discriminator 3 view .LVU2519
 7218              		.loc 14 205 16 is_stmt 0 discriminator 3 view .LVU2520
 7219 0264 0431     		adds	r1, r1, #4
 7220 0266 59F80100 		ldr	r0, [r9, r1]
 7221              		.loc 14 205 34 discriminator 3 view .LVU2521
 7222 026a 0432     		adds	r2, r2, #4
 7223 026c 59F802E0 		ldr	lr, [r9, r2]
 7224              		.loc 14 205 10 discriminator 3 view .LVU2522
 7225 0270 A0EB0E08 		sub	r8, r0, lr
 7226              	.LVL815:
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 7227              		.loc 14 206 7 is_stmt 1 discriminator 3 view .LVU2523
 7228              		.loc 14 206 42 is_stmt 0 discriminator 3 view .LVU2524
 7229 0274 7044     		add	r0, r0, lr
 7230              		.loc 14 206 23 discriminator 3 view .LVU2525
 7231 0276 49F80100 		str	r0, [r9, r1]
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2U * l] = xt;
 7232              		.loc 14 208 7 is_stmt 1 discriminator 3 view .LVU2526
 7233              		.loc 14 208 20 is_stmt 0 discriminator 3 view .LVU2527
 7234 027a 49F834C0 		str	ip, [r9, r4, lsl #3]
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2U * l + 1U] = yt;
 7235              		.loc 14 210 7 is_stmt 1 discriminator 3 view .LVU2528
 7236              		.loc 14 210 25 is_stmt 0 discriminator 3 view .LVU2529
 7237 027e 49F80280 		str	r8, [r9, r2]
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7238              		.loc 14 186 28 is_stmt 1 discriminator 3 view .LVU2530
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7239              		.loc 14 186 30 is_stmt 0 discriminator 3 view .LVU2531
 7240 0282 3344     		add	r3, r3, r6
 7241              	.LVL816:
 7242              	.L335:
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7243              		.loc 14 186 16 is_stmt 1 discriminator 1 view .LVU2532
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 246


 7244              		.loc 14 186 4 is_stmt 0 discriminator 1 view .LVU2533
 7245 0284 BB42     		cmp	r3, r7
 7246 0286 C5D3     		bcc	.L336
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    }                             // butterfly loop end
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** }
 7247              		.loc 14 214 1 view .LVU2534
 7248 0288 0BB0     		add	sp, sp, #44
 7249              	.LCFI50:
 7250              		.cfi_def_cfa_offset 36
 7251              		@ sp needed
 7252 028a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 7253              		.loc 14 214 1 view .LVU2535
 7254              		.cfi_endproc
 7255              	.LFE149:
 7257              		.section	.text.arm_radix2_butterfly_inverse_q31,"ax",%progbits
 7258              		.align	1
 7259              		.global	arm_radix2_butterfly_inverse_q31
 7260              		.syntax unified
 7261              		.thumb
 7262              		.thumb_func
 7264              	arm_radix2_butterfly_inverse_q31:
 7265              	.LVL817:
 7266              	.LFB150:
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** void arm_radix2_butterfly_inverse_q31(
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         q31_t * pSrc,
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         uint32_t fftLen,
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****   const q31_t * pCoef,
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         uint16_t twidCoefModifier)
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** {
 7267              		.loc 14 222 1 is_stmt 1 view -0
 7268              		.cfi_startproc
 7269              		@ args = 0, pretend = 0, frame = 40
 7270              		@ frame_needed = 0, uses_anonymous_args = 0
 7271              		.loc 14 222 1 is_stmt 0 view .LVU2537
 7272 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 7273              	.LCFI51:
 7274              		.cfi_def_cfa_offset 36
 7275              		.cfi_offset 4, -36
 7276              		.cfi_offset 5, -32
 7277              		.cfi_offset 6, -28
 7278              		.cfi_offset 7, -24
 7279              		.cfi_offset 8, -20
 7280              		.cfi_offset 9, -16
 7281              		.cfi_offset 10, -12
 7282              		.cfi_offset 11, -8
 7283              		.cfi_offset 14, -4
 7284 0004 8BB0     		sub	sp, sp, #44
 7285              	.LCFI52:
 7286              		.cfi_def_cfa_offset 80
 7287 0006 8346     		mov	fp, r0
 7288 0008 0391     		str	r1, [sp, #12]
 7289 000a 0892     		str	r2, [sp, #32]
 7290 000c 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 247


 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    unsigned i, j, k, l;
 7291              		.loc 14 224 4 is_stmt 1 view .LVU2538
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    unsigned n1, n2, ia;
 7292              		.loc 14 225 4 view .LVU2539
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    q31_t xt, yt, cosVal, sinVal;
 7293              		.loc 14 226 4 view .LVU2540
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    q31_t p0, p1;
 7294              		.loc 14 227 4 view .LVU2541
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    //N = fftLen;
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    n2 = fftLen;
 7295              		.loc 14 230 4 view .LVU2542
 7296              	.LVL818:
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    n1 = n2;
 7297              		.loc 14 232 4 view .LVU2543
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    n2 = n2 >> 1;
 7298              		.loc 14 233 4 view .LVU2544
 7299              		.loc 14 233 7 is_stmt 0 view .LVU2545
 7300 000e 4B08     		lsrs	r3, r1, #1
 7301              	.LVL819:
 7302              		.loc 14 233 7 view .LVU2546
 7303 0010 0493     		str	r3, [sp, #16]
 7304              	.LVL820:
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    ia = 0;
 7305              		.loc 14 234 4 is_stmt 1 view .LVU2547
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    // loop for groups
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    for (i = 0; i < n2; i++)
 7306              		.loc 14 237 4 view .LVU2548
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    ia = 0;
 7307              		.loc 14 234 7 is_stmt 0 view .LVU2549
 7308 0012 4FF00008 		mov	r8, #0
 7309              		.loc 14 237 11 view .LVU2550
 7310 0016 C246     		mov	r10, r8
 7311              		.loc 14 237 4 view .LVU2551
 7312 0018 67E0     		b	.L340
 7313              	.LVL821:
 7314              	.L341:
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       cosVal = pCoef[ia * 2];
 7315              		.loc 14 239 7 is_stmt 1 discriminator 3 view .LVU2552
 7316              		.loc 14 239 21 is_stmt 0 discriminator 3 view .LVU2553
 7317 001a 4FEAC803 		lsl	r3, r8, #3
 7318              		.loc 14 239 14 discriminator 3 view .LVU2554
 7319 001e 089A     		ldr	r2, [sp, #32]
 7320 0020 52F83810 		ldr	r1, [r2, r8, lsl #3]
 7321              	.LVL822:
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       sinVal = pCoef[(ia * 2) + 1];
 7322              		.loc 14 240 7 is_stmt 1 discriminator 3 view .LVU2555
 7323              		.loc 14 240 21 is_stmt 0 discriminator 3 view .LVU2556
 7324 0024 0433     		adds	r3, r3, #4
 7325              		.loc 14 240 14 discriminator 3 view .LVU2557
 7326 0026 D058     		ldr	r0, [r2, r3]
 7327              	.LVL823:
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       ia = ia + twidCoefModifier;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 248


 7328              		.loc 14 241 7 is_stmt 1 discriminator 3 view .LVU2558
 7329              		.loc 14 241 10 is_stmt 0 discriminator 3 view .LVU2559
 7330 0028 029B     		ldr	r3, [sp, #8]
 7331 002a 9844     		add	r8, r8, r3
 7332              	.LVL824:
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       l = i + n2;
 7333              		.loc 14 243 7 is_stmt 1 discriminator 3 view .LVU2560
 7334              		.loc 14 243 9 is_stmt 0 discriminator 3 view .LVU2561
 7335 002c 049B     		ldr	r3, [sp, #16]
 7336 002e 0AEB0307 		add	r7, r10, r3
 7337              	.LVL825:
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
 7338              		.loc 14 244 7 is_stmt 1 discriminator 3 view .LVU2562
 7339              		.loc 14 244 17 is_stmt 0 discriminator 3 view .LVU2563
 7340 0032 4FEACA04 		lsl	r4, r10, #3
 7341 0036 5BF83A50 		ldr	r5, [fp, r10, lsl #3]
 7342              		.loc 14 244 39 discriminator 3 view .LVU2564
 7343 003a FE00     		lsls	r6, r7, #3
 7344 003c 5BF83730 		ldr	r3, [fp, r7, lsl #3]
 7345              		.loc 14 244 47 discriminator 3 view .LVU2565
 7346 0040 5B10     		asrs	r3, r3, #1
 7347              		.loc 14 244 10 discriminator 3 view .LVU2566
 7348 0042 C3EB6502 		rsb	r2, r3, r5, asr #1
 7349              	.LVL826:
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
 7350              		.loc 14 245 7 is_stmt 1 discriminator 3 view .LVU2567
 7351              		.loc 14 245 42 is_stmt 0 discriminator 3 view .LVU2568
 7352 0046 03EB6503 		add	r3, r3, r5, asr #1
 7353              		.loc 14 245 65 discriminator 3 view .LVU2569
 7354 004a 5B10     		asrs	r3, r3, #1
 7355              		.loc 14 245 19 discriminator 3 view .LVU2570
 7356 004c 4BF83A30 		str	r3, [fp, r10, lsl #3]
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
 7357              		.loc 14 247 7 is_stmt 1 discriminator 3 view .LVU2571
 7358              		.loc 14 247 17 is_stmt 0 discriminator 3 view .LVU2572
 7359 0050 0434     		adds	r4, r4, #4
 7360 0052 5BF80450 		ldr	r5, [fp, r4]
 7361              		.loc 14 247 43 discriminator 3 view .LVU2573
 7362 0056 0436     		adds	r6, r6, #4
 7363 0058 5BF80630 		ldr	r3, [fp, r6]
 7364              		.loc 14 247 55 discriminator 3 view .LVU2574
 7365 005c 4FEA630C 		asr	ip, r3, #1
 7366              		.loc 14 247 10 discriminator 3 view .LVU2575
 7367 0060 CCEB6503 		rsb	r3, ip, r5, asr #1
 7368              	.LVL827:
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i + 1] =
 7369              		.loc 14 248 7 is_stmt 1 discriminator 3 view .LVU2576
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****         ((pSrc[2 * l + 1] >> 1U) + (pSrc[2 * i + 1] >> 1U)) >> 1U;
 7370              		.loc 14 249 34 is_stmt 0 discriminator 3 view .LVU2577
 7371 0064 0CEB6505 		add	r5, ip, r5, asr #1
 7372              		.loc 14 249 61 discriminator 3 view .LVU2578
 7373 0068 6D10     		asrs	r5, r5, #1
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i + 1] =
 7374              		.loc 14 248 23 discriminator 3 view .LVU2579
 7375 006a 4BF80450 		str	r5, [fp, r4]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 249


 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       mult_32x32_keep32_R(p0, xt, cosVal);
 7376              		.loc 14 251 7 is_stmt 1 discriminator 3 view .LVU2580
 7377 006e 4FEAE27E 		asr	lr, r2, #31
 7378 0072 4FEAE179 		asr	r9, r1, #31
 7379 0076 02FB09F5 		mul	r5, r2, r9
 7380 007a 01FB0E55 		mla	r5, r1, lr, r5
 7381 007e A2FB014C 		umull	r4, ip, r2, r1
 7382 0082 14F10044 		adds	r4, r4, #-2147483648
 7383 0086 45EB0C05 		adc	r5, r5, ip
 7384              	.LVL828:
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       mult_32x32_keep32_R(p1, yt, cosVal);
 7385              		.loc 14 252 7 discriminator 3 view .LVU2581
 7386 008a 4FEAE37C 		asr	ip, r3, #31
 7387 008e 01FB0CF4 		mul	r4, r1, ip
 7388 0092 03FB0944 		mla	r4, r3, r9, r4
 7389 0096 A1FB0319 		umull	r1, r9, r1, r3
 7390              	.LVL829:
 7391              		.loc 14 252 7 is_stmt 0 discriminator 3 view .LVU2582
 7392 009a 11F10041 		adds	r1, r1, #-2147483648
 7393 009e 44EB0901 		adc	r1, r4, r9
 7394 00a2 0191     		str	r1, [sp, #4]
 7395              	.LVL830:
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       multSub_32x32_keep32_R(p0, yt, sinVal);
 7396              		.loc 14 253 7 is_stmt 1 discriminator 3 view .LVU2583
 7397 00a4 0021     		movs	r1, #0
 7398 00a6 C417     		asrs	r4, r0, #31
 7399 00a8 03FB04F9 		mul	r9, r3, r4
 7400 00ac 00FB0C9C 		mla	ip, r0, ip, r9
 7401 00b0 A3FB0039 		umull	r3, r9, r3, r0
 7402              	.LVL831:
 7403              		.loc 14 253 7 is_stmt 0 discriminator 3 view .LVU2584
 7404 00b4 CC44     		add	ip, ip, r9
 7405 00b6 CB1A     		subs	r3, r1, r3
 7406 00b8 65EB0C0C 		sbc	ip, r5, ip
 7407 00bc 13F10043 		adds	r3, r3, #-2147483648
 7408 00c0 4CF10005 		adc	r5, ip, #0
 7409              	.LVL832:
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       multAcc_32x32_keep32_R(p1, xt, sinVal);
 7410              		.loc 14 254 7 is_stmt 1 discriminator 3 view .LVU2585
 7411 00c4 02FB04F4 		mul	r4, r2, r4
 7412 00c8 00FB0E44 		mla	r4, r0, lr, r4
 7413 00cc A2FB0003 		umull	r0, r3, r2, r0
 7414              	.LVL833:
 7415              		.loc 14 254 7 is_stmt 0 discriminator 3 view .LVU2586
 7416 00d0 2344     		add	r3, r3, r4
 7417 00d2 0918     		adds	r1, r1, r0
 7418 00d4 11F10041 		adds	r1, r1, #-2147483648
 7419 00d8 0199     		ldr	r1, [sp, #4]
 7420 00da 43EB0103 		adc	r3, r3, r1
 7421              	.LVL834:
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2U * l] = p0;
 7422              		.loc 14 256 7 is_stmt 1 discriminator 3 view .LVU2587
 7423              		.loc 14 256 20 is_stmt 0 discriminator 3 view .LVU2588
 7424 00de 4BF83750 		str	r5, [fp, r7, lsl #3]
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2U * l + 1U] = p1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 250


 7425              		.loc 14 257 7 is_stmt 1 discriminator 3 view .LVU2589
 7426              		.loc 14 257 25 is_stmt 0 discriminator 3 view .LVU2590
 7427 00e2 4BF80630 		str	r3, [fp, r6]
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7428              		.loc 14 237 24 is_stmt 1 discriminator 3 view .LVU2591
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7429              		.loc 14 237 25 is_stmt 0 discriminator 3 view .LVU2592
 7430 00e6 0AF1010A 		add	r10, r10, #1
 7431              	.LVL835:
 7432              	.L340:
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7433              		.loc 14 237 16 is_stmt 1 discriminator 1 view .LVU2593
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7434              		.loc 14 237 4 is_stmt 0 discriminator 1 view .LVU2594
 7435 00ea 049B     		ldr	r3, [sp, #16]
 7436 00ec 9A45     		cmp	r10, r3
 7437 00ee 94D3     		bcc	.L341
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    }                             // groups loop end
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    twidCoefModifier = twidCoefModifier << 1U;
 7438              		.loc 14 260 4 is_stmt 1 view .LVU2595
 7439              		.loc 14 260 21 is_stmt 0 view .LVU2596
 7440 00f0 029B     		ldr	r3, [sp, #8]
 7441 00f2 5B00     		lsls	r3, r3, #1
 7442 00f4 9BB2     		uxth	r3, r3
 7443 00f6 0793     		str	r3, [sp, #28]
 7444              	.LVL836:
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    // loop for stage
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    for (k = fftLen / 2; k > 2; k = k >> 1)
 7445              		.loc 14 263 4 is_stmt 1 view .LVU2597
 7446              		.loc 14 263 11 is_stmt 0 view .LVU2598
 7447 00f8 039B     		ldr	r3, [sp, #12]
 7448              	.LVL837:
 7449              		.loc 14 263 11 view .LVU2599
 7450 00fa 5B08     		lsrs	r3, r3, #1
 7451 00fc 0993     		str	r3, [sp, #36]
 7452              	.LVL838:
 7453              		.loc 14 263 4 view .LVU2600
 7454 00fe 76E0     		b	.L342
 7455              	.LVL839:
 7456              	.L345:
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       n1 = n2;
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       n2 = n2 >> 1;
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       ia = 0;
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       // loop for groups
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       for (j = 0; j < n2; j++)
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          cosVal = pCoef[ia * 2];
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          sinVal = pCoef[(ia * 2) + 1];
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          ia = ia + twidCoefModifier;
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          // loop for butterfly
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          for (i = j; i < fftLen; i += n1)
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 251


 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             l = i + n2;
 7457              		.loc 14 279 13 is_stmt 1 discriminator 3 view .LVU2601
 7458              		.loc 14 279 15 is_stmt 0 discriminator 3 view .LVU2602
 7459 0100 029B     		ldr	r3, [sp, #8]
 7460 0102 04EB030C 		add	ip, r4, r3
 7461              	.LVL840:
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             xt = pSrc[2 * i] - pSrc[2 * l];
 7462              		.loc 14 280 13 is_stmt 1 discriminator 3 view .LVU2603
 7463              		.loc 14 280 22 is_stmt 0 discriminator 3 view .LVU2604
 7464 0106 E000     		lsls	r0, r4, #3
 7465 0108 5BF83430 		ldr	r3, [fp, r4, lsl #3]
 7466              		.loc 14 280 36 discriminator 3 view .LVU2605
 7467 010c 4FEACC06 		lsl	r6, ip, #3
 7468 0110 5BF83C20 		ldr	r2, [fp, ip, lsl #3]
 7469              		.loc 14 280 16 discriminator 3 view .LVU2606
 7470 0114 991A     		subs	r1, r3, r2
 7471              	.LVL841:
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
 7472              		.loc 14 281 13 is_stmt 1 discriminator 3 view .LVU2607
 7473              		.loc 14 281 40 is_stmt 0 discriminator 3 view .LVU2608
 7474 0116 1344     		add	r3, r3, r2
 7475              		.loc 14 281 55 discriminator 3 view .LVU2609
 7476 0118 5B10     		asrs	r3, r3, #1
 7477              		.loc 14 281 25 discriminator 3 view .LVU2610
 7478 011a 4BF83430 		str	r3, [fp, r4, lsl #3]
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 7479              		.loc 14 283 13 is_stmt 1 discriminator 3 view .LVU2611
 7480              		.loc 14 283 22 is_stmt 0 discriminator 3 view .LVU2612
 7481 011e 0430     		adds	r0, r0, #4
 7482 0120 5BF80020 		ldr	r2, [fp, r0]
 7483              		.loc 14 283 40 discriminator 3 view .LVU2613
 7484 0124 331D     		adds	r3, r6, #4
 7485 0126 0193     		str	r3, [sp, #4]
 7486 0128 5BF80360 		ldr	r6, [fp, r3]
 7487              		.loc 14 283 16 discriminator 3 view .LVU2614
 7488 012c 931B     		subs	r3, r2, r6
 7489              	.LVL842:
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
 7490              		.loc 14 284 13 is_stmt 1 discriminator 3 view .LVU2615
 7491              		.loc 14 284 48 is_stmt 0 discriminator 3 view .LVU2616
 7492 012e 3244     		add	r2, r2, r6
 7493              		.loc 14 284 67 discriminator 3 view .LVU2617
 7494 0130 5210     		asrs	r2, r2, #1
 7495              		.loc 14 284 29 discriminator 3 view .LVU2618
 7496 0132 4BF80020 		str	r2, [fp, r0]
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             mult_32x32_keep32_R(p0, xt, cosVal);
 7497              		.loc 14 286 13 is_stmt 1 discriminator 3 view .LVU2619
 7498 0136 4FEAE178 		asr	r8, r1, #31
 7499 013a E817     		asrs	r0, r5, #31
 7500 013c 01FB00F7 		mul	r7, r1, r0
 7501 0140 05FB0877 		mla	r7, r5, r8, r7
 7502 0144 A1FB0526 		umull	r2, r6, r1, r5
 7503 0148 12F10042 		adds	r2, r2, #-2147483648
 7504 014c 47EB0607 		adc	r7, r7, r6
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             mult_32x32_keep32_R(p1, yt, cosVal);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 252


 7505              		.loc 14 287 13 discriminator 3 view .LVU2620
 7506 0150 4FEAE37E 		asr	lr, r3, #31
 7507 0154 05FB0EF6 		mul	r6, r5, lr
 7508 0158 03FB0066 		mla	r6, r3, r0, r6
 7509 015c A5FB0320 		umull	r2, r0, r5, r3
 7510 0160 12F10042 		adds	r2, r2, #-2147483648
 7511 0164 46EB0006 		adc	r6, r6, r0
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             multSub_32x32_keep32_R(p0, yt, sinVal);
 7512              		.loc 14 288 13 discriminator 3 view .LVU2621
 7513 0168 0022     		movs	r2, #0
 7514 016a 4FEAEA70 		asr	r0, r10, #31
 7515 016e 03FB00F9 		mul	r9, r3, r0
 7516 0172 0AFB0E9E 		mla	lr, r10, lr, r9
 7517 0176 A3FB0A39 		umull	r3, r9, r3, r10
 7518              	.LVL843:
 7519              		.loc 14 288 13 is_stmt 0 discriminator 3 view .LVU2622
 7520 017a CE44     		add	lr, lr, r9
 7521 017c D31A     		subs	r3, r2, r3
 7522 017e 67EB0E0E 		sbc	lr, r7, lr
 7523 0182 13F10043 		adds	r3, r3, #-2147483648
 7524 0186 4EF10007 		adc	r7, lr, #0
 7525              	.LVL844:
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             multAcc_32x32_keep32_R(p1, xt, sinVal);
 7526              		.loc 14 289 13 is_stmt 1 discriminator 3 view .LVU2623
 7527 018a 01FB00F0 		mul	r0, r1, r0
 7528 018e 0AFB0808 		mla	r8, r10, r8, r0
 7529 0192 A1FB0A10 		umull	r1, r0, r1, r10
 7530              	.LVL845:
 7531              		.loc 14 289 13 is_stmt 0 discriminator 3 view .LVU2624
 7532 0196 8044     		add	r8, r8, r0
 7533 0198 5118     		adds	r1, r2, r1
 7534 019a 11F10041 		adds	r1, r1, #-2147483648
 7535 019e 48EB0606 		adc	r6, r8, r6
 7536              	.LVL846:
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             pSrc[2U * l] = p0;
 7537              		.loc 14 291 13 is_stmt 1 discriminator 3 view .LVU2625
 7538              		.loc 14 291 26 is_stmt 0 discriminator 3 view .LVU2626
 7539 01a2 4BF83C70 		str	r7, [fp, ip, lsl #3]
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****             pSrc[2U * l + 1U] = p1;
 7540              		.loc 14 292 13 is_stmt 1 discriminator 3 view .LVU2627
 7541              		.loc 14 292 31 is_stmt 0 discriminator 3 view .LVU2628
 7542 01a6 019B     		ldr	r3, [sp, #4]
 7543 01a8 4BF80360 		str	r6, [fp, r3]
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          {
 7544              		.loc 14 277 34 is_stmt 1 discriminator 3 view .LVU2629
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          {
 7545              		.loc 14 277 36 is_stmt 0 discriminator 3 view .LVU2630
 7546 01ac 049B     		ldr	r3, [sp, #16]
 7547 01ae 1C44     		add	r4, r4, r3
 7548              	.LVL847:
 7549              	.L344:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          {
 7550              		.loc 14 277 22 is_stmt 1 discriminator 1 view .LVU2631
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          {
 7551              		.loc 14 277 10 is_stmt 0 discriminator 1 view .LVU2632
 7552 01b0 039B     		ldr	r3, [sp, #12]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 253


 7553 01b2 9C42     		cmp	r4, r3
 7554 01b4 A4D3     		bcc	.L345
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7555              		.loc 14 270 27 is_stmt 1 discriminator 2 view .LVU2633
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7556              		.loc 14 270 28 is_stmt 0 discriminator 2 view .LVU2634
 7557 01b6 059B     		ldr	r3, [sp, #20]
 7558 01b8 0133     		adds	r3, r3, #1
 7559 01ba 0593     		str	r3, [sp, #20]
 7560              	.LVL848:
 7561              	.L343:
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7562              		.loc 14 270 19 is_stmt 1 discriminator 1 view .LVU2635
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7563              		.loc 14 270 7 is_stmt 0 discriminator 1 view .LVU2636
 7564 01bc 059B     		ldr	r3, [sp, #20]
 7565 01be 029A     		ldr	r2, [sp, #8]
 7566 01c0 9342     		cmp	r3, r2
 7567 01c2 0CD2     		bcs	.L351
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          sinVal = pCoef[(ia * 2) + 1];
 7568              		.loc 14 272 10 is_stmt 1 view .LVU2637
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          sinVal = pCoef[(ia * 2) + 1];
 7569              		.loc 14 272 24 is_stmt 0 view .LVU2638
 7570 01c4 069A     		ldr	r2, [sp, #24]
 7571 01c6 D300     		lsls	r3, r2, #3
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          sinVal = pCoef[(ia * 2) + 1];
 7572              		.loc 14 272 17 view .LVU2639
 7573 01c8 0899     		ldr	r1, [sp, #32]
 7574 01ca 51F83250 		ldr	r5, [r1, r2, lsl #3]
 7575              	.LVL849:
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          ia = ia + twidCoefModifier;
 7576              		.loc 14 273 10 is_stmt 1 view .LVU2640
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          ia = ia + twidCoefModifier;
 7577              		.loc 14 273 24 is_stmt 0 view .LVU2641
 7578 01ce 0433     		adds	r3, r3, #4
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          ia = ia + twidCoefModifier;
 7579              		.loc 14 273 17 view .LVU2642
 7580 01d0 51F803A0 		ldr	r10, [r1, r3]
 7581              	.LVL850:
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 7582              		.loc 14 274 10 is_stmt 1 view .LVU2643
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 7583              		.loc 14 274 13 is_stmt 0 view .LVU2644
 7584 01d4 079B     		ldr	r3, [sp, #28]
 7585 01d6 D318     		adds	r3, r2, r3
 7586 01d8 0693     		str	r3, [sp, #24]
 7587              	.LVL851:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          {
 7588              		.loc 14 277 10 is_stmt 1 view .LVU2645
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          {
 7589              		.loc 14 277 17 is_stmt 0 view .LVU2646
 7590 01da 059C     		ldr	r4, [sp, #20]
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          {
 7591              		.loc 14 277 10 view .LVU2647
 7592 01dc E8E7     		b	.L344
 7593              	.LVL852:
 7594              	.L351:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 254


 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****          }                         // butterfly loop end
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       }                           // groups loop end
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       twidCoefModifier = twidCoefModifier << 1U;
 7595              		.loc 14 297 7 is_stmt 1 discriminator 2 view .LVU2648
 7596              		.loc 14 297 24 is_stmt 0 discriminator 2 view .LVU2649
 7597 01de 079B     		ldr	r3, [sp, #28]
 7598              	.LVL853:
 7599              		.loc 14 297 24 discriminator 2 view .LVU2650
 7600 01e0 5B00     		lsls	r3, r3, #1
 7601              	.LVL854:
 7602              		.loc 14 297 24 discriminator 2 view .LVU2651
 7603 01e2 9BB2     		uxth	r3, r3
 7604              		.loc 14 297 24 discriminator 2 view .LVU2652
 7605 01e4 0793     		str	r3, [sp, #28]
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7606              		.loc 14 263 32 is_stmt 1 discriminator 2 view .LVU2653
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7607              		.loc 14 263 34 is_stmt 0 discriminator 2 view .LVU2654
 7608 01e6 099B     		ldr	r3, [sp, #36]
 7609              	.LVL855:
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7610              		.loc 14 263 34 discriminator 2 view .LVU2655
 7611 01e8 5B08     		lsrs	r3, r3, #1
 7612 01ea 0993     		str	r3, [sp, #36]
 7613              	.LVL856:
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       ia = 0;
 7614              		.loc 14 266 10 discriminator 2 view .LVU2656
 7615 01ec 0492     		str	r2, [sp, #16]
 7616              	.LVL857:
 7617              	.L342:
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7618              		.loc 14 263 25 is_stmt 1 discriminator 1 view .LVU2657
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7619              		.loc 14 263 4 is_stmt 0 discriminator 1 view .LVU2658
 7620 01ee 099B     		ldr	r3, [sp, #36]
 7621 01f0 022B     		cmp	r3, #2
 7622 01f2 06D9     		bls	.L352
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       n2 = n2 >> 1;
 7623              		.loc 14 265 7 is_stmt 1 view .LVU2659
 7624              	.LVL858:
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       ia = 0;
 7625              		.loc 14 266 7 view .LVU2660
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       ia = 0;
 7626              		.loc 14 266 10 is_stmt 0 view .LVU2661
 7627 01f4 049B     		ldr	r3, [sp, #16]
 7628 01f6 5B08     		lsrs	r3, r3, #1
 7629 01f8 0293     		str	r3, [sp, #8]
 7630              	.LVL859:
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 7631              		.loc 14 267 7 is_stmt 1 view .LVU2662
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7632              		.loc 14 270 7 view .LVU2663
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 7633              		.loc 14 267 10 is_stmt 0 view .LVU2664
 7634 01fa 0023     		movs	r3, #0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 255


 7635              	.LVL860:
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 7636              		.loc 14 267 10 view .LVU2665
 7637 01fc 0693     		str	r3, [sp, #24]
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7638              		.loc 14 270 14 view .LVU2666
 7639 01fe 0593     		str	r3, [sp, #20]
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       {
 7640              		.loc 14 270 7 view .LVU2667
 7641 0200 DCE7     		b	.L343
 7642              	.LVL861:
 7643              	.L352:
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    }                             // stages loop end
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    n1 = n2;
 7644              		.loc 14 300 4 is_stmt 1 view .LVU2668
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    n2 = n2 >> 1;
 7645              		.loc 14 301 4 view .LVU2669
 7646              		.loc 14 301 7 is_stmt 0 view .LVU2670
 7647 0202 049E     		ldr	r6, [sp, #16]
 7648 0204 7508     		lsrs	r5, r6, #1
 7649              	.LVL862:
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    ia = 0;
 7650              		.loc 14 302 4 is_stmt 1 view .LVU2671
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    cosVal = pCoef[ia * 2];
 7651              		.loc 14 304 4 view .LVU2672
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    sinVal = pCoef[(ia * 2) + 1];
 7652              		.loc 14 305 4 view .LVU2673
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    ia = ia + twidCoefModifier;
 7653              		.loc 14 306 4 view .LVU2674
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    // loop for butterfly
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    for (i = 0; i < fftLen; i += n1)
 7654              		.loc 14 309 4 view .LVU2675
 7655              		.loc 14 309 11 is_stmt 0 view .LVU2676
 7656 0206 0023     		movs	r3, #0
 7657              	.LVL863:
 7658              		.loc 14 309 11 view .LVU2677
 7659 0208 039F     		ldr	r7, [sp, #12]
 7660              		.loc 14 309 4 view .LVU2678
 7661 020a 37E0     		b	.L348
 7662              	.LVL864:
 7663              	.L349:
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       l = i + n2;
 7664              		.loc 14 311 7 is_stmt 1 discriminator 3 view .LVU2679
 7665              		.loc 14 311 9 is_stmt 0 discriminator 3 view .LVU2680
 7666 020c 5C19     		adds	r4, r3, r5
 7667              	.LVL865:
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       xt = pSrc[2 * i] - pSrc[2 * l];
 7668              		.loc 14 312 7 is_stmt 1 discriminator 3 view .LVU2681
 7669              		.loc 14 312 16 is_stmt 0 discriminator 3 view .LVU2682
 7670 020e D900     		lsls	r1, r3, #3
 7671 0210 5BF83300 		ldr	r0, [fp, r3, lsl #3]
 7672              		.loc 14 312 30 discriminator 3 view .LVU2683
 7673 0214 E200     		lsls	r2, r4, #3
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 256


 7674 0216 5BF834E0 		ldr	lr, [fp, r4, lsl #3]
 7675              		.loc 14 312 10 discriminator 3 view .LVU2684
 7676 021a A0EB0E0C 		sub	ip, r0, lr
 7677              	.LVL866:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 7678              		.loc 14 313 7 is_stmt 1 discriminator 3 view .LVU2685
 7679              		.loc 14 313 34 is_stmt 0 discriminator 3 view .LVU2686
 7680 021e 7044     		add	r0, r0, lr
 7681              		.loc 14 313 19 discriminator 3 view .LVU2687
 7682 0220 4BF83300 		str	r0, [fp, r3, lsl #3]
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 7683              		.loc 14 315 7 is_stmt 1 discriminator 3 view .LVU2688
 7684              		.loc 14 315 16 is_stmt 0 discriminator 3 view .LVU2689
 7685 0224 0431     		adds	r1, r1, #4
 7686 0226 5BF80100 		ldr	r0, [fp, r1]
 7687              		.loc 14 315 34 discriminator 3 view .LVU2690
 7688 022a 0432     		adds	r2, r2, #4
 7689 022c 5BF802E0 		ldr	lr, [fp, r2]
 7690              		.loc 14 315 10 discriminator 3 view .LVU2691
 7691 0230 A0EB0E08 		sub	r8, r0, lr
 7692              	.LVL867:
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 7693              		.loc 14 316 7 is_stmt 1 discriminator 3 view .LVU2692
 7694              		.loc 14 316 42 is_stmt 0 discriminator 3 view .LVU2693
 7695 0234 7044     		add	r0, r0, lr
 7696              		.loc 14 316 23 discriminator 3 view .LVU2694
 7697 0236 4BF80100 		str	r0, [fp, r1]
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2U * l] = xt;
 7698              		.loc 14 318 7 is_stmt 1 discriminator 3 view .LVU2695
 7699              		.loc 14 318 20 is_stmt 0 discriminator 3 view .LVU2696
 7700 023a 4BF834C0 		str	ip, [fp, r4, lsl #3]
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2U * l + 1U] = yt;
 7701              		.loc 14 320 7 is_stmt 1 discriminator 3 view .LVU2697
 7702              		.loc 14 320 25 is_stmt 0 discriminator 3 view .LVU2698
 7703 023e 4BF80280 		str	r8, [fp, r2]
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       i += n1;
 7704              		.loc 14 322 7 is_stmt 1 discriminator 3 view .LVU2699
 7705              		.loc 14 322 9 is_stmt 0 discriminator 3 view .LVU2700
 7706 0242 3344     		add	r3, r3, r6
 7707              	.LVL868:
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       l = i + n2;
 7708              		.loc 14 323 7 is_stmt 1 discriminator 3 view .LVU2701
 7709              		.loc 14 323 9 is_stmt 0 discriminator 3 view .LVU2702
 7710 0244 EC18     		adds	r4, r5, r3
 7711              	.LVL869:
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       xt = pSrc[2 * i] - pSrc[2 * l];
 7712              		.loc 14 325 7 is_stmt 1 discriminator 3 view .LVU2703
 7713              		.loc 14 325 16 is_stmt 0 discriminator 3 view .LVU2704
 7714 0246 D900     		lsls	r1, r3, #3
 7715 0248 5BF83300 		ldr	r0, [fp, r3, lsl #3]
 7716              		.loc 14 325 30 discriminator 3 view .LVU2705
 7717 024c E200     		lsls	r2, r4, #3
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 257


 7718 024e 5BF834E0 		ldr	lr, [fp, r4, lsl #3]
 7719              		.loc 14 325 10 discriminator 3 view .LVU2706
 7720 0252 A0EB0E0C 		sub	ip, r0, lr
 7721              	.LVL870:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 7722              		.loc 14 326 7 is_stmt 1 discriminator 3 view .LVU2707
 7723              		.loc 14 326 34 is_stmt 0 discriminator 3 view .LVU2708
 7724 0256 7044     		add	r0, r0, lr
 7725              		.loc 14 326 19 discriminator 3 view .LVU2709
 7726 0258 4BF83300 		str	r0, [fp, r3, lsl #3]
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 7727              		.loc 14 328 7 is_stmt 1 discriminator 3 view .LVU2710
 7728              		.loc 14 328 16 is_stmt 0 discriminator 3 view .LVU2711
 7729 025c 0431     		adds	r1, r1, #4
 7730 025e 5BF80100 		ldr	r0, [fp, r1]
 7731              		.loc 14 328 34 discriminator 3 view .LVU2712
 7732 0262 0432     		adds	r2, r2, #4
 7733 0264 5BF802E0 		ldr	lr, [fp, r2]
 7734              		.loc 14 328 10 discriminator 3 view .LVU2713
 7735 0268 A0EB0E08 		sub	r8, r0, lr
 7736              	.LVL871:
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 7737              		.loc 14 329 7 is_stmt 1 discriminator 3 view .LVU2714
 7738              		.loc 14 329 42 is_stmt 0 discriminator 3 view .LVU2715
 7739 026c 7044     		add	r0, r0, lr
 7740              		.loc 14 329 23 discriminator 3 view .LVU2716
 7741 026e 4BF80100 		str	r0, [fp, r1]
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2U * l] = xt;
 7742              		.loc 14 331 7 is_stmt 1 discriminator 3 view .LVU2717
 7743              		.loc 14 331 20 is_stmt 0 discriminator 3 view .LVU2718
 7744 0272 4BF834C0 		str	ip, [fp, r4, lsl #3]
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       pSrc[2U * l + 1U] = yt;
 7745              		.loc 14 333 7 is_stmt 1 discriminator 3 view .LVU2719
 7746              		.loc 14 333 25 is_stmt 0 discriminator 3 view .LVU2720
 7747 0276 4BF80280 		str	r8, [fp, r2]
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7748              		.loc 14 309 28 is_stmt 1 discriminator 3 view .LVU2721
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7749              		.loc 14 309 30 is_stmt 0 discriminator 3 view .LVU2722
 7750 027a 3344     		add	r3, r3, r6
 7751              	.LVL872:
 7752              	.L348:
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7753              		.loc 14 309 16 is_stmt 1 discriminator 1 view .LVU2723
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7754              		.loc 14 309 4 is_stmt 0 discriminator 1 view .LVU2724
 7755 027c BB42     		cmp	r3, r7
 7756 027e C5D3     		bcc	.L349
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    }                             // butterfly loop end
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** }
 7757              		.loc 14 337 1 view .LVU2725
 7758 0280 0BB0     		add	sp, sp, #44
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 258


 7759              	.LCFI53:
 7760              		.cfi_def_cfa_offset 36
 7761              		@ sp needed
 7762 0282 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 7763              		.loc 14 337 1 view .LVU2726
 7764              		.cfi_endproc
 7765              	.LFE150:
 7767              		.section	.text.arm_cfft_radix2_q31,"ax",%progbits
 7768              		.align	1
 7769              		.global	arm_cfft_radix2_q31
 7770              		.syntax unified
 7771              		.thumb
 7772              		.thumb_func
 7774              	arm_cfft_radix2_q31:
 7775              	.LVL873:
 7776              	.LFB148:
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 7777              		.loc 14 69 1 is_stmt 1 view -0
 7778              		.cfi_startproc
 7779              		@ args = 0, pretend = 0, frame = 0
 7780              		@ frame_needed = 0, uses_anonymous_args = 0
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 7781              		.loc 14 69 1 is_stmt 0 view .LVU2728
 7782 0000 38B5     		push	{r3, r4, r5, lr}
 7783              	.LCFI54:
 7784              		.cfi_def_cfa_offset 16
 7785              		.cfi_offset 3, -16
 7786              		.cfi_offset 4, -12
 7787              		.cfi_offset 5, -8
 7788              		.cfi_offset 14, -4
 7789 0002 0446     		mov	r4, r0
 7790 0004 0D46     		mov	r5, r1
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7791              		.loc 14 71 4 is_stmt 1 view .LVU2729
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7792              		.loc 14 71 9 is_stmt 0 view .LVU2730
 7793 0006 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****    {
 7794              		.loc 14 71 7 view .LVU2731
 7795 0008 012B     		cmp	r3, #1
 7796 000a 0CD0     		beq	.L357
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       S->pTwiddle, S->twidCoefModifier);
 7797              		.loc 14 78 7 is_stmt 1 view .LVU2732
 7798 000c 8389     		ldrh	r3, [r0, #12]
 7799 000e 4268     		ldr	r2, [r0, #4]
 7800 0010 0188     		ldrh	r1, [r0]
 7801              	.LVL874:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       S->pTwiddle, S->twidCoefModifier);
 7802              		.loc 14 78 7 is_stmt 0 view .LVU2733
 7803 0012 2846     		mov	r0, r5
 7804              	.LVL875:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       S->pTwiddle, S->twidCoefModifier);
 7805              		.loc 14 78 7 view .LVU2734
 7806 0014 FFF7FEFF 		bl	arm_radix2_butterfly_q31
 7807              	.LVL876:
 7808              	.L355:
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 259


 7809              		.loc 14 82 4 is_stmt 1 view .LVU2735
 7810 0018 A368     		ldr	r3, [r4, #8]
 7811 001a E289     		ldrh	r2, [r4, #14]
 7812 001c 2188     		ldrh	r1, [r4]
 7813 001e 2846     		mov	r0, r5
 7814 0020 FFF7FEFF 		bl	arm_bitreversal_q31
 7815              	.LVL877:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c **** 
 7816              		.loc 14 83 1 is_stmt 0 view .LVU2736
 7817 0024 38BD     		pop	{r3, r4, r5, pc}
 7818              	.LVL878:
 7819              	.L357:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       S->pTwiddle, S->twidCoefModifier);
 7820              		.loc 14 73 7 is_stmt 1 view .LVU2737
 7821 0026 8389     		ldrh	r3, [r0, #12]
 7822 0028 4268     		ldr	r2, [r0, #4]
 7823 002a 0188     		ldrh	r1, [r0]
 7824              	.LVL879:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       S->pTwiddle, S->twidCoefModifier);
 7825              		.loc 14 73 7 is_stmt 0 view .LVU2738
 7826 002c 2846     		mov	r0, r5
 7827              	.LVL880:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q31.c ****       S->pTwiddle, S->twidCoefModifier);
 7828              		.loc 14 73 7 view .LVU2739
 7829 002e FFF7FEFF 		bl	arm_radix2_butterfly_inverse_q31
 7830              	.LVL881:
 7831 0032 F1E7     		b	.L355
 7832              		.cfi_endproc
 7833              	.LFE148:
 7835              		.section	.text.arm_radix4_butterfly_f32,"ax",%progbits
 7836              		.align	1
 7837              		.global	arm_radix4_butterfly_f32
 7838              		.syntax unified
 7839              		.thumb
 7840              		.thumb_func
 7842              	arm_radix4_butterfly_f32:
 7843              	.LVL882:
 7844              	.LFB152:
 7845              		.file 15 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f3
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Title:        arm_cfft_radix4_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Description:  Radix-4 Decimation in Frequency CFFT & CIFFT Floating point processing function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * You may obtain a copy of the License at
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 260


  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** extern void arm_bitreversal_f32(
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t * pSrc,
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint16_t fftSize,
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint16_t bitRevFactor,
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   const uint16_t * pBitRevTab);
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_radix4_butterfly_f32(
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t * pSrc,
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint16_t fftLen,
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   const float32_t * pCoef,
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint16_t twidCoefModifier);
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_radix4_butterfly_inverse_f32(
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t * pSrc,
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint16_t fftLen,
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   const float32_t * pCoef,
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint16_t twidCoefModifier,
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t onebyfftLen);
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /**
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   @ingroup groupTransforms
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  */
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /**
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   @addtogroup ComplexFFT
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   @{
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /**
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   @brief         Processing function for the floating-point Radix-4 CFFT/CIFFT.
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_f32 and will be 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   @param[in]     S    points to an instance of the floating-point Radix-4 CFFT/CIFFT structure
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   @param[in,out] pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing o
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   @return        none
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_cfft_radix4_f32(
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   const arm_cfft_radix4_instance_f32 * S,
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t * pSrc)
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** {
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    if (S->ifftFlag == 1U)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 261


  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Complex IFFT radix-4  */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       arm_radix4_butterfly_inverse_f32(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier, S->onebyf
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    else
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Complex FFT radix-4  */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       arm_radix4_butterfly_f32(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    if (S->bitReverseFlag == 1U)
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Bit Reversal */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       arm_bitreversal_f32(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** }
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /**
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   @} end of ComplexFFT group
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /* ----------------------------------------------------------------------
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Internal helper function used by the FFTs
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * ---------------------------------------------------------------------- */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /**
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   brief         Core function for the floating-point CFFT butterfly process.
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   param[in,out] pSrc             points to the in-place buffer of floating-point data type
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   param[in]     fftLen           length of the FFT
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   param[in]     pCoef            points to the twiddle coefficient buffer
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs wit
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   return        none
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  */
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_radix4_butterfly_f32(
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t * pSrc,
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint16_t fftLen,
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   const float32_t * pCoef,
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint16_t twidCoefModifier)
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** {
 7846              		.loc 15 116 1 is_stmt 1 view -0
 7847              		.cfi_startproc
 7848              		@ args = 0, pretend = 0, frame = 16
 7849              		@ frame_needed = 0, uses_anonymous_args = 0
 7850              		.loc 15 116 1 is_stmt 0 view .LVU2741
 7851 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 7852              	.LCFI55:
 7853              		.cfi_def_cfa_offset 36
 7854              		.cfi_offset 4, -36
 7855              		.cfi_offset 5, -32
 7856              		.cfi_offset 6, -28
 7857              		.cfi_offset 7, -24
 7858              		.cfi_offset 8, -20
 7859              		.cfi_offset 9, -16
 7860              		.cfi_offset 10, -12
 7861              		.cfi_offset 11, -8
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 262


 7862              		.cfi_offset 14, -4
 7863 0004 85B0     		sub	sp, sp, #20
 7864              	.LCFI56:
 7865              		.cfi_def_cfa_offset 56
 7866 0006 8B46     		mov	fp, r1
 7867 0008 0292     		str	r2, [sp, #8]
 7868 000a 0193     		str	r3, [sp, #4]
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t co1, co2, co3, si1, si2, si3;
 7869              		.loc 15 117 9 is_stmt 1 view .LVU2742
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint32_t ia1, ia2, ia3;
 7870              		.loc 15 118 9 view .LVU2743
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint32_t i0, i1, i2, i3;
 7871              		.loc 15 119 9 view .LVU2744
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint32_t n1, n2, j, k;
 7872              		.loc 15 120 9 view .LVU2745
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t xaIn, yaIn, xbIn, ybIn, xcIn, ycIn, xdIn, ydIn;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t Xaplusc, Xbplusd, Yaplusc, Ybplusd, Xaminusc, Xbminusd, Yaminusc,
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         Ybminusd;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t Xb12C_out, Yb12C_out, Xc12C_out, Yc12C_out, Xd12C_out, Yd12C_out;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t Xb12_out, Yb12_out, Xc12_out, Yc12_out, Xd12_out, Yd12_out;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t *ptr1;
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t p0,p1,p2,p3,p4,p5;
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t a0,a1,a2,a3,a4,a5,a6,a7;
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations for the first stage */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 = fftLen;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /* n2 = fftLen/4 */
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 >>= 2U;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    i0 = 0U;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    ia1 = 0U;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    j = n2;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of first stage */
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    do
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the input as, */
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i1 = i0 + n2;
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i2 = i1 + n2;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i3 = i2 + n2;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xaIn = pSrc[(2U * i0)];
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       yaIn = pSrc[(2U * i0) + 1U];
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xbIn = pSrc[(2U * i1)];
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ybIn = pSrc[(2U * i1) + 1U];
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xcIn = pSrc[(2U * i2)];
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ycIn = pSrc[(2U * i2) + 1U];
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xdIn = pSrc[(2U * i3)];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 263


 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ydIn = pSrc[(2U * i3) + 1U];
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaplusc = xaIn + xcIn;
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb + xd */
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbplusd = xbIn + xdIn;
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaplusc = yaIn + ycIn;
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybplusd = ybIn + ydIn;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the coefficients */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia2 = ia1 + ia1;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       co2 = pCoef[ia2 * 2U];
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaminusc = xaIn - xcIn;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb - xd */
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbminusd = xbIn - xdIn;
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaminusc = yaIn - ycIn;
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb - yd */
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybminusd = ybIn - ydIn;
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = xa + xb + xc + xd */
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i0)] = Xaplusc + Xbplusd;
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = ya + yb + yc + yd */
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i0) + 1U] = Yaplusc + Ybplusd;
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) + (yb - yd) */
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12C_out = (Xaminusc + Ybminusd);
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) + (xb - xd) */
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12C_out = (Yaminusc - Xbminusd);
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa + xc) - (xb + xd) */
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12C_out = (Xaplusc - Xbplusd);
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya + yc) - (yb + yd) */
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12C_out = (Yaplusc - Ybplusd);
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) - (yb - yd) */
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12C_out = (Xaminusc - Ybminusd);
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) + (xb - xd) */
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12C_out = (Xbminusd + Yaminusc);
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       co1 = pCoef[ia1 * 2U];
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       si1 = pCoef[(ia1 * 2U) + 1U];
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the coefficients */
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia3 = ia2 + ia1;
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       co3 = pCoef[ia3 * 2U];
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12_out = Xb12C_out * co1;
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12_out = Yb12C_out * co1;
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12_out = Xc12C_out * co2;
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12_out = Yc12C_out * co2;
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12_out = Xd12C_out * co3;
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12_out = Yd12C_out * co3;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 264


 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xb12_out -= Yb12C_out * si1;
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p0 = Yb12C_out * si1;
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yb12_out += Xb12C_out * si1;
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p1 = Xb12C_out * si1;
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xc12_out -= Yc12C_out * si2;
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p2 = Yc12C_out * si2;
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yc12_out += Xc12C_out * si2;
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p3 = Xc12C_out * si2;
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xd12_out -= Yd12C_out * si3;
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p4 = Yd12C_out * si3;
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yd12_out += Xd12C_out * si3;
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p5 = Xd12C_out * si3;
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12_out += p0;
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12_out -= p1;
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12_out += p2;
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12_out -= p3;
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12_out += p4;
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12_out -= p5;
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i1] = Xc12_out;
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i1) + 1U] = Yc12_out;
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i2] = Xb12_out;
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i2) + 1U] = Yb12_out;
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i3] = Xd12_out;
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i3) + 1U] = Yd12_out;
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Twiddle coefficients index modifier */
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 += twidCoefModifier;
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Updating input index */
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i0++;
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    while (--j);
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    twidCoefModifier <<= 2U;
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of second stage to excluding last stage */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 265


 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    for (k = fftLen >> 2U; k > 4U; k >>= 2U)
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Initializations for the first stage */
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n1 = n2;
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n2 >>= 2U;
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Calculation of first stage */
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       j = 0;
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       do
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       {
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  index calculation for the coefficients */
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia2 = ia1 + ia1;
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia3 = ia2 + ia1;
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co1 = pCoef[(ia1 * 2U)];
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si1 = pCoef[(ia1 * 2U) + 1U];
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co2 = pCoef[(ia2 * 2U)];
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si2 = pCoef[(ia2 * 2U) + 1U];
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co3 = pCoef[(ia3 * 2U)];
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si3 = pCoef[(ia3 * 2U) + 1U];
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  Twiddle coefficients index modifier */
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia1 += twidCoefModifier;
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          i0 = j;
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          do
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          {
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  index calculation for the input as, */
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i1 = i0 + n2;
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i2 = i1 + n2;
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i3 = i2 + n2;
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xaIn = pSrc[(2U * i0)];
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             yaIn = pSrc[(2U * i0) + 1U];
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xbIn = pSrc[(2U * i1)];
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             ybIn = pSrc[(2U * i1) + 1U];
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xcIn = pSrc[(2U * i2)];
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             ycIn = pSrc[(2U * i2) + 1U];
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xdIn = pSrc[(2U * i3)];
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             ydIn = pSrc[(2U * i3) + 1U];
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa - xc */
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xaminusc = xaIn - xcIn;
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xb - xd) */
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xbminusd = xbIn - xdIn;
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya - yc */
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yaminusc = yaIn - ycIn;
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (yb - yd) */
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Ybminusd = ybIn - ydIn;
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc */
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xaplusc = xaIn + xcIn;
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb + xd */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 266


 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xbplusd = xbIn + xdIn;
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya + yc */
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yaplusc = yaIn + ycIn;
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb + yd */
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Ybplusd = ybIn + ydIn;
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) + (yb - yd) */
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12C_out = (Xaminusc + Ybminusd);
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) -  (xb - xd) */
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12C_out = (Yaminusc - Xbminusd);
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc -(xb + xd) */
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12C_out = (Xaplusc - Xbplusd);
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya + yc) - (yb + yd) */
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12C_out = (Yaplusc - Ybplusd);
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) - (yb - yd) */
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12C_out = (Xaminusc - Ybminusd);
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) +  (xb - xd) */
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12C_out = (Xbminusd + Yaminusc);
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i0)] = Xaplusc + Xbplusd;
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i0) + 1U] = Yaplusc + Ybplusd;
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12_out = Xb12C_out * co1;
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12_out = Yb12C_out * co1;
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12_out = Xc12C_out * co2;
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12_out = Yc12C_out * co2;
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12_out = Xd12C_out * co3;
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12_out = Yd12C_out * co3;
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xb12_out -= Yb12C_out * si1;
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p0 = Yb12C_out * si1;
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yb12_out += Xb12C_out * si1;
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p1 = Xb12C_out * si1;
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xc12_out -= Yc12C_out * si2;
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p2 = Yc12C_out * si2;
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yc12_out += Xc12C_out * si2;
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p3 = Xc12C_out * si2;
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xd12_out -= Yd12C_out * si3;
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p4 = Yd12C_out * si3;
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yd12_out += Xd12C_out * si3;
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p5 = Xd12C_out * si3;
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12_out += p0;
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12_out -= p1;
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12_out += p2;
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12_out -= p3;
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12_out += p4;
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12_out -= p5;
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i1] = Xc12_out;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 267


 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i1) + 1U] = Yc12_out;
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i2] = Xb12_out;
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i2) + 1U] = Yb12_out;
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i3] = Xd12_out;
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i3) + 1U] = Yd12_out;
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i0 += n1;
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          } while (i0 < fftLen);
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          j++;
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       } while (j <= (n2 - 1U));
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       twidCoefModifier <<= 2U;
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    j = fftLen >> 2;
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    ptr1 = &pSrc[0];
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculations of last stage */
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    do
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xaIn = ptr1[0];
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       yaIn = ptr1[1];
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xbIn = ptr1[2];
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ybIn = ptr1[3];
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xcIn = ptr1[4];
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ycIn = ptr1[5];
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xdIn = ptr1[6];
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ydIn = ptr1[7];
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaplusc = xaIn + xcIn;
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaminusc = xaIn - xcIn;
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaplusc = yaIn + ycIn;
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaminusc = yaIn - ycIn;
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb + xd */
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbplusd = xbIn + xdIn;
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybplusd = ybIn + ydIn;
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xb-xd) */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 268


 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbminusd = xbIn - xdIn;
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (yb-yd) */
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybminusd = ybIn - ydIn;
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = xa + xb + xc + xd */
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a0 = (Xaplusc + Xbplusd);
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = ya + yb + yc + yd */
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a1 = (Yaplusc + Ybplusd);
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd) */
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a2 = (Xaplusc - Xbplusd);
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd) */
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a3 = (Yaplusc - Ybplusd);
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd) */
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a4 = (Xaminusc + Ybminusd);
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd) */
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a5 = (Yaminusc - Xbminusd);
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)) */
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a6 = (Xaminusc - Ybminusd);
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd) */
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a7 = (Xbminusd + Yaminusc);
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[0] = a0;
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[1] = a1;
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[2] = a2;
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[3] = a3;
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[4] = a4;
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[5] = a5;
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[6] = a6;
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[7] = a7;
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* increment pointer by 8 */
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1 += 8U;
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    } while (--j);
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #else
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t t1, t2, r1, r2, s1, s2;
 7873              		.loc 15 485 9 view .LVU2746
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /* Initializations for the fft calculation */
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 = fftLen;
 7874              		.loc 15 488 4 view .LVU2747
 7875              	.LVL883:
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
 7876              		.loc 15 489 4 view .LVU2748
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    for (k = fftLen; k > 1U; k >>= 2U)
 7877              		.loc 15 490 4 view .LVU2749
 7878              		.loc 15 490 11 is_stmt 0 view .LVU2750
 7879 000c 0391     		str	r1, [sp, #12]
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
 7880              		.loc 15 488 7 view .LVU2751
 7881 000e 8946     		mov	r9, r1
 7882              		.loc 15 490 4 view .LVU2752
 7883 0010 C4E0     		b	.L359
 7884              	.LVL884:
 7885              	.L362:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 269


 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Initializations for the fft calculation */
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n1 = n2;
 7886              		.loc 15 493 7 is_stmt 1 view .LVU2753
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n2 >>= 2U;
 7887              		.loc 15 494 7 view .LVU2754
 7888              		.loc 15 494 10 is_stmt 0 view .LVU2755
 7889 0012 4FEA990E 		lsr	lr, r9, #2
 7890              	.LVL885:
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 7891              		.loc 15 495 7 is_stmt 1 view .LVU2756
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  FFT Calculation */
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       j = 0;
 7892              		.loc 15 498 7 view .LVU2757
 7893              		.loc 15 498 9 is_stmt 0 view .LVU2758
 7894 0016 0023     		movs	r3, #0
 7895              	.LVL886:
 7896              		.loc 15 498 9 view .LVU2759
 7897 0018 0093     		str	r3, [sp]
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 7898              		.loc 15 495 11 view .LVU2760
 7899 001a 9A46     		mov	r10, r3
 7900              	.LVL887:
 7901              	.L361:
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       do
 7902              		.loc 15 499 7 is_stmt 1 view .LVU2761
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       {
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  index calculation for the coefficients */
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia2 = ia1 + ia1;
 7903              		.loc 15 502 10 view .LVU2762
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia3 = ia2 + ia1;
 7904              		.loc 15 503 10 view .LVU2763
 7905              		.loc 15 503 14 is_stmt 0 view .LVU2764
 7906 001c 0AEB4A02 		add	r2, r10, r10, lsl #1
 7907              	.LVL888:
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co1 = pCoef[ia1 * 2U];
 7908              		.loc 15 504 10 is_stmt 1 view .LVU2765
 7909              		.loc 15 504 21 is_stmt 0 view .LVU2766
 7910 0020 4FEACA03 		lsl	r3, r10, #3
 7911 0024 029C     		ldr	r4, [sp, #8]
 7912 0026 04EBCA01 		add	r1, r4, r10, lsl #3
 7913              		.loc 15 504 14 view .LVU2767
 7914 002a 91ED002A 		vldr.32	s4, [r1]
 7915              	.LVL889:
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si1 = pCoef[(ia1 * 2U) + 1U];
 7916              		.loc 15 505 10 is_stmt 1 view .LVU2768
 7917              		.loc 15 505 21 is_stmt 0 view .LVU2769
 7918 002e 0433     		adds	r3, r3, #4
 7919 0030 2344     		add	r3, r3, r4
 7920              		.loc 15 505 14 view .LVU2770
 7921 0032 D3ED002A 		vldr.32	s5, [r3]
 7922              	.LVL890:
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co2 = pCoef[ia2 * 2U];
 7923              		.loc 15 506 10 is_stmt 1 view .LVU2771
 7924              		.loc 15 506 21 is_stmt 0 view .LVU2772
 7925 0036 4FEA0A13 		lsl	r3, r10, #4
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 270


 7926 003a 04EB0A11 		add	r1, r4, r10, lsl #4
 7927              		.loc 15 506 14 view .LVU2773
 7928 003e 91ED003A 		vldr.32	s6, [r1]
 7929              	.LVL891:
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si2 = pCoef[(ia2 * 2U) + 1U];
 7930              		.loc 15 507 10 is_stmt 1 view .LVU2774
 7931              		.loc 15 507 21 is_stmt 0 view .LVU2775
 7932 0042 0433     		adds	r3, r3, #4
 7933 0044 2344     		add	r3, r3, r4
 7934              		.loc 15 507 14 view .LVU2776
 7935 0046 D3ED003A 		vldr.32	s7, [r3]
 7936              	.LVL892:
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co3 = pCoef[ia3 * 2U];
 7937              		.loc 15 508 10 is_stmt 1 view .LVU2777
 7938              		.loc 15 508 21 is_stmt 0 view .LVU2778
 7939 004a D300     		lsls	r3, r2, #3
 7940 004c 04EBC202 		add	r2, r4, r2, lsl #3
 7941              	.LVL893:
 7942              		.loc 15 508 14 view .LVU2779
 7943 0050 92ED004A 		vldr.32	s8, [r2]
 7944              	.LVL894:
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si3 = pCoef[(ia3 * 2U) + 1U];
 7945              		.loc 15 509 10 is_stmt 1 view .LVU2780
 7946              		.loc 15 509 21 is_stmt 0 view .LVU2781
 7947 0054 0433     		adds	r3, r3, #4
 7948 0056 2344     		add	r3, r3, r4
 7949              		.loc 15 509 14 view .LVU2782
 7950 0058 D3ED004A 		vldr.32	s9, [r3]
 7951              	.LVL895:
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  Twiddle coefficients index modifier */
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia1 = ia1 + twidCoefModifier;
 7952              		.loc 15 512 10 is_stmt 1 view .LVU2783
 7953              		.loc 15 512 14 is_stmt 0 view .LVU2784
 7954 005c 019B     		ldr	r3, [sp, #4]
 7955 005e 9A44     		add	r10, r10, r3
 7956              	.LVL896:
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          i0 = j;
 7957              		.loc 15 514 10 is_stmt 1 view .LVU2785
 7958              		.loc 15 514 13 is_stmt 0 view .LVU2786
 7959 0060 0099     		ldr	r1, [sp]
 7960              	.LVL897:
 7961              	.L360:
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          do
 7962              		.loc 15 515 10 is_stmt 1 discriminator 1 view .LVU2787
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          {
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  index calculation for the input as, */
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i1 = i0 + n2;
 7963              		.loc 15 519 13 discriminator 1 view .LVU2788
 7964              		.loc 15 519 16 is_stmt 0 discriminator 1 view .LVU2789
 7965 0062 01EB0E07 		add	r7, r1, lr
 7966              	.LVL898:
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i2 = i1 + n2;
 7967              		.loc 15 520 13 is_stmt 1 discriminator 1 view .LVU2790
 7968              		.loc 15 520 16 is_stmt 0 discriminator 1 view .LVU2791
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 271


 7969 0066 01EB4E06 		add	r6, r1, lr, lsl #1
 7970              	.LVL899:
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i3 = i2 + n2;
 7971              		.loc 15 521 13 is_stmt 1 discriminator 1 view .LVU2792
 7972              		.loc 15 521 16 is_stmt 0 discriminator 1 view .LVU2793
 7973 006a 0EEB0604 		add	r4, lr, r6
 7974              	.LVL900:
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc */
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = pSrc[(2U * i0)] + pSrc[(2U * i2)];
 7975              		.loc 15 524 13 is_stmt 1 discriminator 1 view .LVU2794
 7976              		.loc 15 524 22 is_stmt 0 discriminator 1 view .LVU2795
 7977 006e 4FEAC10C 		lsl	ip, r1, #3
 7978 0072 00EBC108 		add	r8, r0, r1, lsl #3
 7979 0076 98ED007A 		vldr.32	s14, [r8]
 7980              		.loc 15 524 40 discriminator 1 view .LVU2796
 7981 007a F500     		lsls	r5, r6, #3
 7982 007c 00EBC606 		add	r6, r0, r6, lsl #3
 7983              	.LVL901:
 7984              		.loc 15 524 40 discriminator 1 view .LVU2797
 7985 0080 D6ED007A 		vldr.32	s15, [r6]
 7986              		.loc 15 524 16 discriminator 1 view .LVU2798
 7987 0084 77EE276A 		vadd.f32	s13, s14, s15
 7988              	.LVL902:
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa - xc */
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r2 = pSrc[(2U * i0)] - pSrc[(2U * i2)];
 7989              		.loc 15 527 13 is_stmt 1 discriminator 1 view .LVU2799
 7990              		.loc 15 527 16 is_stmt 0 discriminator 1 view .LVU2800
 7991 0088 77EE671A 		vsub.f32	s3, s14, s15
 7992              	.LVL903:
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya + yc */
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
 7993              		.loc 15 530 13 is_stmt 1 discriminator 1 view .LVU2801
 7994              		.loc 15 530 22 is_stmt 0 discriminator 1 view .LVU2802
 7995 008c 0CF1040C 		add	ip, ip, #4
 7996 0090 8444     		add	ip, ip, r0
 7997 0092 DCED007A 		vldr.32	s15, [ip]
 7998              		.loc 15 530 45 discriminator 1 view .LVU2803
 7999 0096 0435     		adds	r5, r5, #4
 8000 0098 0544     		add	r5, r5, r0
 8001 009a 95ED006A 		vldr.32	s12, [r5]
 8002              		.loc 15 530 16 discriminator 1 view .LVU2804
 8003 009e 37EE867A 		vadd.f32	s14, s15, s12
 8004              	.LVL904:
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya - yc */
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
 8005              		.loc 15 533 13 is_stmt 1 discriminator 1 view .LVU2805
 8006              		.loc 15 533 16 is_stmt 0 discriminator 1 view .LVU2806
 8007 00a2 77EEC67A 		vsub.f32	s15, s15, s12
 8008              	.LVL905:
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb + xd */
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t1 = pSrc[2U * i1] + pSrc[2U * i3];
 8009              		.loc 15 536 13 is_stmt 1 discriminator 1 view .LVU2807
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 272


 8010              		.loc 15 536 22 is_stmt 0 discriminator 1 view .LVU2808
 8011 00a6 FA00     		lsls	r2, r7, #3
 8012 00a8 00EBC707 		add	r7, r0, r7, lsl #3
 8013              	.LVL906:
 8014              		.loc 15 536 22 discriminator 1 view .LVU2809
 8015 00ac 97ED006A 		vldr.32	s12, [r7]
 8016              		.loc 15 536 38 discriminator 1 view .LVU2810
 8017 00b0 E300     		lsls	r3, r4, #3
 8018 00b2 00EBC404 		add	r4, r0, r4, lsl #3
 8019              	.LVL907:
 8020              		.loc 15 536 38 discriminator 1 view .LVU2811
 8021 00b6 D4ED005A 		vldr.32	s11, [r4]
 8022              		.loc 15 536 16 discriminator 1 view .LVU2812
 8023 00ba 36EE256A 		vadd.f32	s12, s12, s11
 8024              	.LVL908:
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa' = xa + xb + xc + xd */
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i0] = r1 + t1;
 8025              		.loc 15 539 13 is_stmt 1 discriminator 1 view .LVU2813
 8026              		.loc 15 539 32 is_stmt 0 discriminator 1 view .LVU2814
 8027 00be 76EE865A 		vadd.f32	s11, s13, s12
 8028              		.loc 15 539 27 discriminator 1 view .LVU2815
 8029 00c2 C8ED005A 		vstr.32	s11, [r8]
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc -(xb + xd) */
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = r1 - t1;
 8030              		.loc 15 542 13 is_stmt 1 discriminator 1 view .LVU2816
 8031              		.loc 15 542 16 is_stmt 0 discriminator 1 view .LVU2817
 8032 00c6 76EEC66A 		vsub.f32	s13, s13, s12
 8033              	.LVL909:
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb + yd */
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
 8034              		.loc 15 545 13 is_stmt 1 discriminator 1 view .LVU2818
 8035              		.loc 15 545 22 is_stmt 0 discriminator 1 view .LVU2819
 8036 00ca 0432     		adds	r2, r2, #4
 8037 00cc 0244     		add	r2, r2, r0
 8038 00ce 92ED006A 		vldr.32	s12, [r2]
 8039              	.LVL910:
 8040              		.loc 15 545 45 discriminator 1 view .LVU2820
 8041 00d2 0433     		adds	r3, r3, #4
 8042 00d4 0344     		add	r3, r3, r0
 8043 00d6 D3ED005A 		vldr.32	s11, [r3]
 8044              		.loc 15 545 16 discriminator 1 view .LVU2821
 8045 00da 36EE256A 		vadd.f32	s12, s12, s11
 8046              	.LVL911:
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya' = ya + yb + yc + yd */
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i0) + 1U] = s1 + t2;
 8047              		.loc 15 548 13 is_stmt 1 discriminator 1 view .LVU2822
 8048              		.loc 15 548 39 is_stmt 0 discriminator 1 view .LVU2823
 8049 00de 77EE065A 		vadd.f32	s11, s14, s12
 8050              		.loc 15 548 34 discriminator 1 view .LVU2824
 8051 00e2 CCED005A 		vstr.32	s11, [ip]
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya + yc) - (yb + yd) */
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = s1 - t2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 273


 8052              		.loc 15 551 13 is_stmt 1 discriminator 1 view .LVU2825
 8053              		.loc 15 551 16 is_stmt 0 discriminator 1 view .LVU2826
 8054 00e6 37EE467A 		vsub.f32	s14, s14, s12
 8055              	.LVL912:
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (yb - yd) */
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
 8056              		.loc 15 554 13 is_stmt 1 discriminator 1 view .LVU2827
 8057              		.loc 15 554 22 is_stmt 0 discriminator 1 view .LVU2828
 8058 00ea 92ED005A 		vldr.32	s10, [r2]
 8059              		.loc 15 554 45 discriminator 1 view .LVU2829
 8060 00ee 93ED006A 		vldr.32	s12, [r3]
 8061              	.LVL913:
 8062              		.loc 15 554 16 discriminator 1 view .LVU2830
 8063 00f2 35EE465A 		vsub.f32	s10, s10, s12
 8064              	.LVL914:
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xb - xd) */
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t2 = pSrc[2U * i1] - pSrc[2U * i3];
 8065              		.loc 15 557 13 is_stmt 1 discriminator 1 view .LVU2831
 8066              		.loc 15 557 22 is_stmt 0 discriminator 1 view .LVU2832
 8067 00f6 D7ED005A 		vldr.32	s11, [r7]
 8068              		.loc 15 557 38 discriminator 1 view .LVU2833
 8069 00fa 94ED006A 		vldr.32	s12, [r4]
 8070              		.loc 15 557 16 discriminator 1 view .LVU2834
 8071 00fe 75EEC65A 		vsub.f32	s11, s11, s12
 8072              	.LVL915:
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i1] = (r1 * co2) + (s1 * si2);
 8073              		.loc 15 560 13 is_stmt 1 discriminator 1 view .LVU2835
 8074              		.loc 15 560 33 is_stmt 0 discriminator 1 view .LVU2836
 8075 0102 23EE266A 		vmul.f32	s12, s6, s13
 8076              		.loc 15 560 46 discriminator 1 view .LVU2837
 8077 0106 23EE871A 		vmul.f32	s2, s7, s14
 8078              		.loc 15 560 40 discriminator 1 view .LVU2838
 8079 010a 36EE016A 		vadd.f32	s12, s12, s2
 8080              		.loc 15 560 27 discriminator 1 view .LVU2839
 8081 010e 87ED006A 		vstr.32	s12, [r7]
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i1) + 1U] = (s1 * co2) - (r1 * si2);
 8082              		.loc 15 563 13 is_stmt 1 discriminator 1 view .LVU2840
 8083              		.loc 15 563 40 is_stmt 0 discriminator 1 view .LVU2841
 8084 0112 23EE077A 		vmul.f32	s14, s6, s14
 8085              	.LVL916:
 8086              		.loc 15 563 53 discriminator 1 view .LVU2842
 8087 0116 63EEA66A 		vmul.f32	s13, s7, s13
 8088              	.LVL917:
 8089              		.loc 15 563 47 discriminator 1 view .LVU2843
 8090 011a 37EE667A 		vsub.f32	s14, s14, s13
 8091              		.loc 15 563 34 discriminator 1 view .LVU2844
 8092 011e 82ED007A 		vstr.32	s14, [r2]
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) + (yb - yd) */
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = r2 + t1;
 8093              		.loc 15 566 13 is_stmt 1 discriminator 1 view .LVU2845
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 274


 8094              		.loc 15 566 16 is_stmt 0 discriminator 1 view .LVU2846
 8095 0122 31EE856A 		vadd.f32	s12, s3, s10
 8096              	.LVL918:
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) - (yb - yd) */
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r2 = r2 - t1;
 8097              		.loc 15 569 13 is_stmt 1 discriminator 1 view .LVU2847
 8098              		.loc 15 569 16 is_stmt 0 discriminator 1 view .LVU2848
 8099 0126 31EEC57A 		vsub.f32	s14, s3, s10
 8100              	.LVL919:
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) -  (xb - xd) */
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = s2 - t2;
 8101              		.loc 15 572 13 is_stmt 1 discriminator 1 view .LVU2849
 8102              		.loc 15 572 16 is_stmt 0 discriminator 1 view .LVU2850
 8103 012a 77EEE56A 		vsub.f32	s13, s15, s11
 8104              	.LVL920:
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) +  (xb - xd) */
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s2 = s2 + t2;
 8105              		.loc 15 575 13 is_stmt 1 discriminator 1 view .LVU2851
 8106              		.loc 15 575 16 is_stmt 0 discriminator 1 view .LVU2852
 8107 012e 77EEA57A 		vadd.f32	s15, s15, s11
 8108              	.LVL921:
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i2] = (r1 * co1) + (s1 * si1);
 8109              		.loc 15 578 13 is_stmt 1 discriminator 1 view .LVU2853
 8110              		.loc 15 578 33 is_stmt 0 discriminator 1 view .LVU2854
 8111 0132 62EE065A 		vmul.f32	s11, s4, s12
 8112              	.LVL922:
 8113              		.loc 15 578 46 discriminator 1 view .LVU2855
 8114 0136 22EEA65A 		vmul.f32	s10, s5, s13
 8115              	.LVL923:
 8116              		.loc 15 578 40 discriminator 1 view .LVU2856
 8117 013a 75EE855A 		vadd.f32	s11, s11, s10
 8118              		.loc 15 578 27 discriminator 1 view .LVU2857
 8119 013e C6ED005A 		vstr.32	s11, [r6]
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i2) + 1U] = (s1 * co1) - (r1 * si1);
 8120              		.loc 15 581 13 is_stmt 1 discriminator 1 view .LVU2858
 8121              		.loc 15 581 40 is_stmt 0 discriminator 1 view .LVU2859
 8122 0142 62EE266A 		vmul.f32	s13, s4, s13
 8123              	.LVL924:
 8124              		.loc 15 581 53 discriminator 1 view .LVU2860
 8125 0146 22EE866A 		vmul.f32	s12, s5, s12
 8126              	.LVL925:
 8127              		.loc 15 581 47 discriminator 1 view .LVU2861
 8128 014a 76EEC66A 		vsub.f32	s13, s13, s12
 8129              		.loc 15 581 34 discriminator 1 view .LVU2862
 8130 014e C5ED006A 		vstr.32	s13, [r5]
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i3] = (r2 * co3) + (s2 * si3);
 8131              		.loc 15 584 13 is_stmt 1 discriminator 1 view .LVU2863
 8132              		.loc 15 584 33 is_stmt 0 discriminator 1 view .LVU2864
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 275


 8133 0152 64EE076A 		vmul.f32	s13, s8, s14
 8134              		.loc 15 584 46 discriminator 1 view .LVU2865
 8135 0156 24EEA76A 		vmul.f32	s12, s9, s15
 8136              		.loc 15 584 40 discriminator 1 view .LVU2866
 8137 015a 76EE866A 		vadd.f32	s13, s13, s12
 8138              		.loc 15 584 27 discriminator 1 view .LVU2867
 8139 015e C4ED006A 		vstr.32	s13, [r4]
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i3) + 1U] = (s2 * co3) - (r2 * si3);
 8140              		.loc 15 587 13 is_stmt 1 discriminator 1 view .LVU2868
 8141              		.loc 15 587 40 is_stmt 0 discriminator 1 view .LVU2869
 8142 0162 64EE277A 		vmul.f32	s15, s8, s15
 8143              	.LVL926:
 8144              		.loc 15 587 53 discriminator 1 view .LVU2870
 8145 0166 24EE877A 		vmul.f32	s14, s9, s14
 8146              	.LVL927:
 8147              		.loc 15 587 47 discriminator 1 view .LVU2871
 8148 016a 77EEC77A 		vsub.f32	s15, s15, s14
 8149              		.loc 15 587 34 discriminator 1 view .LVU2872
 8150 016e C3ED007A 		vstr.32	s15, [r3]
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i0 += n1;
 8151              		.loc 15 589 13 is_stmt 1 discriminator 1 view .LVU2873
 8152              		.loc 15 589 16 is_stmt 0 discriminator 1 view .LVU2874
 8153 0172 4944     		add	r1, r1, r9
 8154              	.LVL928:
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          } while ( i0 < fftLen);
 8155              		.loc 15 590 18 is_stmt 1 discriminator 1 view .LVU2875
 8156              		.loc 15 590 10 is_stmt 0 discriminator 1 view .LVU2876
 8157 0174 8B45     		cmp	fp, r1
 8158 0176 3FF674AF 		bhi	.L360
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          j++;
 8159              		.loc 15 591 10 is_stmt 1 view .LVU2877
 8160              		.loc 15 591 11 is_stmt 0 view .LVU2878
 8161 017a 009B     		ldr	r3, [sp]
 8162 017c 0133     		adds	r3, r3, #1
 8163 017e 1A46     		mov	r2, r3
 8164 0180 0093     		str	r3, [sp]
 8165              	.LVL929:
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       } while (j <= (n2 - 1U));
 8166              		.loc 15 592 15 is_stmt 1 view .LVU2879
 8167              		.loc 15 592 25 is_stmt 0 view .LVU2880
 8168 0182 0EF1FF33 		add	r3, lr, #-1
 8169              		.loc 15 592 7 view .LVU2881
 8170 0186 9342     		cmp	r3, r2
 8171 0188 BFF448AF 		bcs	.L361
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       twidCoefModifier <<= 2U;
 8172              		.loc 15 593 7 is_stmt 1 discriminator 2 view .LVU2882
 8173              		.loc 15 593 24 is_stmt 0 discriminator 2 view .LVU2883
 8174 018c 019B     		ldr	r3, [sp, #4]
 8175 018e 9B00     		lsls	r3, r3, #2
 8176 0190 9BB2     		uxth	r3, r3
 8177 0192 0193     		str	r3, [sp, #4]
 8178              	.LVL930:
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8179              		.loc 15 490 29 is_stmt 1 discriminator 2 view .LVU2884
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 276


 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8180              		.loc 15 490 31 is_stmt 0 discriminator 2 view .LVU2885
 8181 0194 039B     		ldr	r3, [sp, #12]
 8182 0196 9B08     		lsrs	r3, r3, #2
 8183 0198 0393     		str	r3, [sp, #12]
 8184              	.LVL931:
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 8185              		.loc 15 494 10 discriminator 2 view .LVU2886
 8186 019a F146     		mov	r9, lr
 8187              	.LVL932:
 8188              	.L359:
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8189              		.loc 15 490 21 is_stmt 1 discriminator 1 view .LVU2887
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8190              		.loc 15 490 4 is_stmt 0 discriminator 1 view .LVU2888
 8191 019c 039B     		ldr	r3, [sp, #12]
 8192 019e 012B     		cmp	r3, #1
 8193 01a0 3FF637AF 		bhi	.L362
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** }
 8194              		.loc 15 598 1 view .LVU2889
 8195 01a4 05B0     		add	sp, sp, #20
 8196              	.LCFI57:
 8197              		.cfi_def_cfa_offset 36
 8198              		@ sp needed
 8199 01a6 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 8200              		.loc 15 598 1 view .LVU2890
 8201              		.cfi_endproc
 8202              	.LFE152:
 8204              		.section	.text.arm_radix4_butterfly_inverse_f32,"ax",%progbits
 8205              		.align	1
 8206              		.global	arm_radix4_butterfly_inverse_f32
 8207              		.syntax unified
 8208              		.thumb
 8209              		.thumb_func
 8211              	arm_radix4_butterfly_inverse_f32:
 8212              	.LVL933:
 8213              	.LFB153:
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /**
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   brief         Core function for the floating-point CIFFT butterfly process.
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   param[in,out] pSrc             points to the in-place buffer of floating-point data type
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   param[in]     fftLen           length of the FFT
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   param[in]     pCoef            points to twiddle coefficient buffer
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs wit
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   param[in]     onebyfftLen      value of 1/fftLen
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   return        none
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  */
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_radix4_butterfly_inverse_f32(
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t * pSrc,
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint16_t fftLen,
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   const float32_t * pCoef,
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint16_t twidCoefModifier,
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 277


 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t onebyfftLen)
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** {
 8214              		.loc 15 616 1 is_stmt 1 view -0
 8215              		.cfi_startproc
 8216              		@ args = 0, pretend = 0, frame = 16
 8217              		@ frame_needed = 0, uses_anonymous_args = 0
 8218              		.loc 15 616 1 is_stmt 0 view .LVU2892
 8219 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 8220              	.LCFI58:
 8221              		.cfi_def_cfa_offset 36
 8222              		.cfi_offset 4, -36
 8223              		.cfi_offset 5, -32
 8224              		.cfi_offset 6, -28
 8225              		.cfi_offset 7, -24
 8226              		.cfi_offset 8, -20
 8227              		.cfi_offset 9, -16
 8228              		.cfi_offset 10, -12
 8229              		.cfi_offset 11, -8
 8230              		.cfi_offset 14, -4
 8231 0004 85B0     		sub	sp, sp, #20
 8232              	.LCFI59:
 8233              		.cfi_def_cfa_offset 56
 8234 0006 8B46     		mov	fp, r1
 8235 0008 0292     		str	r2, [sp, #8]
 8236 000a 0193     		str	r3, [sp, #4]
 8237 000c F0EE401A 		vmov.f32	s3, s0
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t co1, co2, co3, si1, si2, si3;
 8238              		.loc 15 617 9 is_stmt 1 view .LVU2893
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint32_t ia1, ia2, ia3;
 8239              		.loc 15 618 9 view .LVU2894
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint32_t i0, i1, i2, i3;
 8240              		.loc 15 619 9 view .LVU2895
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         uint32_t n1, n2, j, k;
 8241              		.loc 15 620 9 view .LVU2896
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t xaIn, yaIn, xbIn, ybIn, xcIn, ycIn, xdIn, ydIn;
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t Xaplusc, Xbplusd, Yaplusc, Ybplusd, Xaminusc, Xbminusd, Yaminusc,
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         Ybminusd;
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t Xb12C_out, Yb12C_out, Xc12C_out, Yc12C_out, Xd12C_out, Yd12C_out;
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t Xb12_out, Yb12_out, Xc12_out, Yc12_out, Xd12_out, Yd12_out;
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t *ptr1;
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t p0,p1,p2,p3,p4,p5,p6,p7;
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t a0,a1,a2,a3,a4,a5,a6,a7;
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations for the first stage */
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 = fftLen;
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /* n2 = fftLen/4 */
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 >>= 2U;
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    i0 = 0U;
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    ia1 = 0U;
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    j = n2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 278


 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of first stage */
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    do
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the input as, */
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i1 = i0 + n2;
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i2 = i1 + n2;
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i3 = i2 + n2;
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Butterfly implementation */
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xaIn = pSrc[(2U * i0)];
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       yaIn = pSrc[(2U * i0) + 1U];
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xcIn = pSrc[(2U * i2)];
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ycIn = pSrc[(2U * i2) + 1U];
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xbIn = pSrc[(2U * i1)];
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ybIn = pSrc[(2U * i1) + 1U];
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xdIn = pSrc[(2U * i3)];
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ydIn = pSrc[(2U * i3) + 1U];
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaplusc = xaIn + xcIn;
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb + xd */
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbplusd = xbIn + xdIn;
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaplusc = yaIn + ycIn;
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybplusd = ybIn + ydIn;
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the coefficients */
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia2 = ia1 + ia1;
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       co2 = pCoef[ia2 * 2U];
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaminusc = xaIn - xcIn;
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb - xd */
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbminusd = xbIn - xdIn;
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaminusc = yaIn - ycIn;
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb - yd */
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybminusd = ybIn - ydIn;
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = xa + xb + xc + xd */
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i0)] = Xaplusc + Xbplusd;
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = ya + yb + yc + yd */
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i0) + 1U] = Yaplusc + Ybplusd;
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) - (yb - yd) */
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12C_out = (Xaminusc - Ybminusd);
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) + (xb - xd) */
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12C_out = (Yaminusc + Xbminusd);
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa + xc) - (xb + xd) */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 279


 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12C_out = (Xaplusc - Xbplusd);
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya + yc) - (yb + yd) */
 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12C_out = (Yaplusc - Ybplusd);
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) + (yb - yd) */
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12C_out = (Xaminusc + Ybminusd);
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) - (xb - xd) */
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12C_out = (Yaminusc - Xbminusd);
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       co1 = pCoef[ia1 * 2U];
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       si1 = pCoef[(ia1 * 2U) + 1U];
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the coefficients */
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia3 = ia2 + ia1;
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       co3 = pCoef[ia3 * 2U];
 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12_out = Xb12C_out * co1;
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12_out = Yb12C_out * co1;
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12_out = Xc12C_out * co2;
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12_out = Yc12C_out * co2;
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12_out = Xd12C_out * co3;
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12_out = Yd12C_out * co3;
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xb12_out -= Yb12C_out * si1;
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p0 = Yb12C_out * si1;
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yb12_out += Xb12C_out * si1;
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p1 = Xb12C_out * si1;
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xc12_out -= Yc12C_out * si2;
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p2 = Yc12C_out * si2;
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yc12_out += Xc12C_out * si2;
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p3 = Xc12C_out * si2;
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xd12_out -= Yd12C_out * si3;
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p4 = Yd12C_out * si3;
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yd12_out += Xd12C_out * si3;
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p5 = Xd12C_out * si3;
 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12_out -= p0;
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12_out += p1;
 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12_out -= p2;
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12_out += p3;
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12_out -= p4;
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12_out += p5;
 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i1] = Xc12_out;
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i1) + 1U] = Yc12_out;
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i2] = Xb12_out;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 280


 758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i2) + 1U] = Yb12_out;
 761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i3] = Xd12_out;
 764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i3) + 1U] = Yd12_out;
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Twiddle coefficients index modifier */
 769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = ia1 + twidCoefModifier;
 770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Updating input index */
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i0 = i0 + 1U;
 773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    } while (--j);
 775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    twidCoefModifier <<= 2U;
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of second stage to excluding last stage */
 779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    for (k = fftLen >> 2U; k > 4U; k >>= 2U)
 780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Initializations for the first stage */
 782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n1 = n2;
 783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n2 >>= 2U;
 784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Calculation of first stage */
 787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       j = 0;
 788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       do
 789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       {
 790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  index calculation for the coefficients */
 791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia2 = ia1 + ia1;
 792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia3 = ia2 + ia1;
 793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co1 = pCoef[ia1 * 2U];
 794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si1 = pCoef[(ia1 * 2U) + 1U];
 795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co2 = pCoef[ia2 * 2U];
 796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si2 = pCoef[(ia2 * 2U) + 1U];
 797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co3 = pCoef[ia3 * 2U];
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si3 = pCoef[(ia3 * 2U) + 1U];
 799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  Twiddle coefficients index modifier */
 801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia1 = ia1 + twidCoefModifier;
 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          i0 = j;
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          do
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          {
 806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  index calculation for the input as, */
 807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i1 = i0 + n2;
 809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i2 = i1 + n2;
 810:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i3 = i2 + n2;
 811:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xaIn = pSrc[(2U * i0)];
 813:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             yaIn = pSrc[(2U * i0) + 1U];
 814:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 281


 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xbIn = pSrc[(2U * i1)];
 816:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             ybIn = pSrc[(2U * i1) + 1U];
 817:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 818:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xcIn = pSrc[(2U * i2)];
 819:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             ycIn = pSrc[(2U * i2) + 1U];
 820:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 821:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xdIn = pSrc[(2U * i3)];
 822:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             ydIn = pSrc[(2U * i3) + 1U];
 823:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 824:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa - xc */
 825:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xaminusc = xaIn - xcIn;
 826:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xb - xd) */
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xbminusd = xbIn - xdIn;
 828:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya - yc */
 829:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yaminusc = yaIn - ycIn;
 830:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (yb - yd) */
 831:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Ybminusd = ybIn - ydIn;
 832:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 833:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc */
 834:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xaplusc = xaIn + xcIn;
 835:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb + xd */
 836:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xbplusd = xbIn + xdIn;
 837:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya + yc */
 838:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yaplusc = yaIn + ycIn;
 839:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb + yd */
 840:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Ybplusd = ybIn + ydIn;
 841:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 842:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) - (yb - yd) */
 843:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12C_out = (Xaminusc - Ybminusd);
 844:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) +  (xb - xd) */
 845:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12C_out = (Yaminusc + Xbminusd);
 846:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc -(xb + xd) */
 847:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12C_out = (Xaplusc - Xbplusd);
 848:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya + yc) - (yb + yd) */
 849:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12C_out = (Yaplusc - Ybplusd);
 850:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) + (yb - yd) */
 851:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12C_out = (Xaminusc + Ybminusd);
 852:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) -  (xb - xd) */
 853:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12C_out = (Yaminusc - Xbminusd);
 854:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 855:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i0)] = Xaplusc + Xbplusd;
 856:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i0) + 1U] = Yaplusc + Ybplusd;
 857:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 858:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12_out = Xb12C_out * co1;
 859:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12_out = Yb12C_out * co1;
 860:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12_out = Xc12C_out * co2;
 861:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12_out = Yc12C_out * co2;
 862:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12_out = Xd12C_out * co3;
 863:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12_out = Yd12C_out * co3;
 864:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 865:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 866:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xb12_out -= Yb12C_out * si1;
 867:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p0 = Yb12C_out * si1;
 868:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 869:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yb12_out += Xb12C_out * si1;
 870:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p1 = Xb12C_out * si1;
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 282


 872:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xc12_out -= Yc12C_out * si2;
 873:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p2 = Yc12C_out * si2;
 874:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 875:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yc12_out += Xc12C_out * si2;
 876:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p3 = Xc12C_out * si2;
 877:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 878:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xd12_out -= Yd12C_out * si3;
 879:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p4 = Yd12C_out * si3;
 880:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 881:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yd12_out += Xd12C_out * si3;
 882:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p5 = Xd12C_out * si3;
 883:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 884:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12_out -= p0;
 885:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12_out += p1;
 886:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12_out -= p2;
 887:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12_out += p3;
 888:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12_out -= p4;
 889:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12_out += p5;
 890:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 891:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 892:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i1] = Xc12_out;
 893:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 894:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 895:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i1) + 1U] = Yc12_out;
 896:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 897:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 898:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i2] = Xb12_out;
 899:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 900:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 901:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i2) + 1U] = Yb12_out;
 902:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 903:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 904:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i3] = Xd12_out;
 905:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 906:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 907:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i3) + 1U] = Yd12_out;
 908:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 909:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i0 += n1;
 910:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          } while (i0 < fftLen);
 911:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          j++;
 912:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       } while (j <= (n2 - 1U));
 913:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       twidCoefModifier <<= 2U;
 914:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 915:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations of last stage */
 916:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 917:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    j = fftLen >> 2;
 918:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    ptr1 = &pSrc[0];
 919:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 920:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculations of last stage */
 921:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    do
 922:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 923:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xaIn = ptr1[0];
 924:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       yaIn = ptr1[1];
 925:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xbIn = ptr1[2];
 926:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ybIn = ptr1[3];
 927:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xcIn = ptr1[4];
 928:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ycIn = ptr1[5];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 283


 929:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xdIn = ptr1[6];
 930:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ydIn = ptr1[7];
 931:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 932:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Butterfly implementation */
 933:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
 934:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaplusc = xaIn + xcIn;
 935:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 936:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
 937:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaminusc = xaIn - xcIn;
 938:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 939:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
 940:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaplusc = yaIn + ycIn;
 941:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 942:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
 943:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaminusc = yaIn - ycIn;
 944:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 945:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb + xd */
 946:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbplusd = xbIn + xdIn;
 947:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 948:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
 949:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybplusd = ybIn + ydIn;
 950:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 951:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xb-xd) */
 952:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbminusd = xbIn - xdIn;
 953:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 954:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (yb-yd) */
 955:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybminusd = ybIn - ydIn;
 956:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 957:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = (xa+xb+xc+xd) * onebyfftLen */
 958:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a0 = (Xaplusc + Xbplusd);
 959:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = (ya+yb+yc+yd) * onebyfftLen */
 960:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a1 = (Yaplusc + Ybplusd);
 961:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd) * onebyfftLen */
 962:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a2 = (Xaplusc - Xbplusd);
 963:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd) * onebyfftLen  */
 964:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a3 = (Yaplusc - Ybplusd);
 965:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa-yb-xc+yd) * onebyfftLen */
 966:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a4 = (Xaminusc - Ybminusd);
 967:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya+xb-yc-xd) * onebyfftLen */
 968:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a5 = (Yaminusc + Xbminusd);
 969:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd) * onebyfftLen */
 970:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a6 = (Xaminusc + Ybminusd);
 971:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya-xb-yc+xd) * onebyfftLen */
 972:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a7 = (Yaminusc - Xbminusd);
 973:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 974:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p0 = a0 * onebyfftLen;
 975:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p1 = a1 * onebyfftLen;
 976:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p2 = a2 * onebyfftLen;
 977:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p3 = a3 * onebyfftLen;
 978:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p4 = a4 * onebyfftLen;
 979:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p5 = a5 * onebyfftLen;
 980:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p6 = a6 * onebyfftLen;
 981:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p7 = a7 * onebyfftLen;
 982:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 983:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = (xa+xb+xc+xd) * onebyfftLen */
 984:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[0] = p0;
 985:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = (ya+yb+yc+yd) * onebyfftLen */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 284


 986:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[1] = p1;
 987:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd) * onebyfftLen */
 988:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[2] = p2;
 989:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd) * onebyfftLen  */
 990:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[3] = p3;
 991:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa-yb-xc+yd) * onebyfftLen */
 992:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[4] = p4;
 993:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya+xb-yc-xd) * onebyfftLen */
 994:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[5] = p5;
 995:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd) * onebyfftLen */
 996:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[6] = p6;
 997:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya-xb-yc+xd) * onebyfftLen */
 998:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[7] = p7;
 999:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1000:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* increment source pointer by 8 for next calculations */
1001:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1 = ptr1 + 8U;
1002:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1003:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    } while (--j);
1004:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1005:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #else
1006:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1007:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****         float32_t t1, t2, r1, r2, s1, s2;
 8242              		.loc 15 1007 9 view .LVU2897
1008:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1009:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations for the first stage */
1010:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 = fftLen;
 8243              		.loc 15 1010 4 view .LVU2898
 8244              	.LVL934:
1011:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
 8245              		.loc 15 1011 4 view .LVU2899
1012:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1013:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of first stage */
1014:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    for (k = fftLen; k > 4U; k >>= 2U)
 8246              		.loc 15 1014 4 view .LVU2900
 8247              		.loc 15 1014 11 is_stmt 0 view .LVU2901
 8248 0010 0391     		str	r1, [sp, #12]
1010:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
 8249              		.loc 15 1010 7 view .LVU2902
 8250 0012 8946     		mov	r9, r1
 8251              		.loc 15 1014 4 view .LVU2903
 8252 0014 C4E0     		b	.L365
 8253              	.LVL935:
 8254              	.L368:
1015:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
1016:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Initializations for the first stage */
1017:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n1 = n2;
 8255              		.loc 15 1017 7 is_stmt 1 view .LVU2904
1018:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n2 >>= 2U;
 8256              		.loc 15 1018 7 view .LVU2905
 8257              		.loc 15 1018 10 is_stmt 0 view .LVU2906
 8258 0016 4FEA990E 		lsr	lr, r9, #2
 8259              	.LVL936:
1019:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 8260              		.loc 15 1019 7 is_stmt 1 view .LVU2907
1020:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1021:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Calculation of first stage */
1022:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       j = 0;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 285


 8261              		.loc 15 1022 7 view .LVU2908
 8262              		.loc 15 1022 9 is_stmt 0 view .LVU2909
 8263 001a 0023     		movs	r3, #0
 8264              	.LVL937:
 8265              		.loc 15 1022 9 view .LVU2910
 8266 001c 0093     		str	r3, [sp]
1019:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 8267              		.loc 15 1019 11 view .LVU2911
 8268 001e 9A46     		mov	r10, r3
 8269              	.LVL938:
 8270              	.L367:
1023:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       do
 8271              		.loc 15 1023 7 is_stmt 1 view .LVU2912
1024:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       {
1025:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  index calculation for the coefficients */
1026:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia2 = ia1 + ia1;
 8272              		.loc 15 1026 10 view .LVU2913
1027:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia3 = ia2 + ia1;
 8273              		.loc 15 1027 10 view .LVU2914
 8274              		.loc 15 1027 14 is_stmt 0 view .LVU2915
 8275 0020 0AEB4A02 		add	r2, r10, r10, lsl #1
 8276              	.LVL939:
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co1 = pCoef[ia1 * 2U];
 8277              		.loc 15 1028 10 is_stmt 1 view .LVU2916
 8278              		.loc 15 1028 21 is_stmt 0 view .LVU2917
 8279 0024 4FEACA03 		lsl	r3, r10, #3
 8280 0028 029C     		ldr	r4, [sp, #8]
 8281 002a 04EBCA01 		add	r1, r4, r10, lsl #3
 8282              		.loc 15 1028 14 view .LVU2918
 8283 002e 91ED002A 		vldr.32	s4, [r1]
 8284              	.LVL940:
1029:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si1 = pCoef[(ia1 * 2U) + 1U];
 8285              		.loc 15 1029 10 is_stmt 1 view .LVU2919
 8286              		.loc 15 1029 21 is_stmt 0 view .LVU2920
 8287 0032 0433     		adds	r3, r3, #4
 8288 0034 2344     		add	r3, r3, r4
 8289              		.loc 15 1029 14 view .LVU2921
 8290 0036 D3ED002A 		vldr.32	s5, [r3]
 8291              	.LVL941:
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co2 = pCoef[ia2 * 2U];
 8292              		.loc 15 1030 10 is_stmt 1 view .LVU2922
 8293              		.loc 15 1030 21 is_stmt 0 view .LVU2923
 8294 003a 4FEA0A13 		lsl	r3, r10, #4
 8295 003e 04EB0A11 		add	r1, r4, r10, lsl #4
 8296              		.loc 15 1030 14 view .LVU2924
 8297 0042 91ED003A 		vldr.32	s6, [r1]
 8298              	.LVL942:
1031:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si2 = pCoef[(ia2 * 2U) + 1U];
 8299              		.loc 15 1031 10 is_stmt 1 view .LVU2925
 8300              		.loc 15 1031 21 is_stmt 0 view .LVU2926
 8301 0046 0433     		adds	r3, r3, #4
 8302 0048 2344     		add	r3, r3, r4
 8303              		.loc 15 1031 14 view .LVU2927
 8304 004a D3ED003A 		vldr.32	s7, [r3]
 8305              	.LVL943:
1032:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co3 = pCoef[ia3 * 2U];
 8306              		.loc 15 1032 10 is_stmt 1 view .LVU2928
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 286


 8307              		.loc 15 1032 21 is_stmt 0 view .LVU2929
 8308 004e D300     		lsls	r3, r2, #3
 8309 0050 04EBC202 		add	r2, r4, r2, lsl #3
 8310              	.LVL944:
 8311              		.loc 15 1032 14 view .LVU2930
 8312 0054 92ED004A 		vldr.32	s8, [r2]
 8313              	.LVL945:
1033:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si3 = pCoef[(ia3 * 2U) + 1U];
 8314              		.loc 15 1033 10 is_stmt 1 view .LVU2931
 8315              		.loc 15 1033 21 is_stmt 0 view .LVU2932
 8316 0058 0433     		adds	r3, r3, #4
 8317 005a 2344     		add	r3, r3, r4
 8318              		.loc 15 1033 14 view .LVU2933
 8319 005c D3ED004A 		vldr.32	s9, [r3]
 8320              	.LVL946:
1034:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1035:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  Twiddle coefficients index modifier */
1036:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia1 = ia1 + twidCoefModifier;
 8321              		.loc 15 1036 10 is_stmt 1 view .LVU2934
 8322              		.loc 15 1036 14 is_stmt 0 view .LVU2935
 8323 0060 019B     		ldr	r3, [sp, #4]
 8324 0062 9A44     		add	r10, r10, r3
 8325              	.LVL947:
1037:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1038:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          i0 = j;
 8326              		.loc 15 1038 10 is_stmt 1 view .LVU2936
 8327              		.loc 15 1038 13 is_stmt 0 view .LVU2937
 8328 0064 0099     		ldr	r1, [sp]
 8329              	.LVL948:
 8330              	.L366:
1039:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          do
 8331              		.loc 15 1039 10 is_stmt 1 discriminator 1 view .LVU2938
1040:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          {
1041:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  index calculation for the input as, */
1042:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
1043:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i1 = i0 + n2;
 8332              		.loc 15 1043 13 discriminator 1 view .LVU2939
 8333              		.loc 15 1043 16 is_stmt 0 discriminator 1 view .LVU2940
 8334 0066 01EB0E07 		add	r7, r1, lr
 8335              	.LVL949:
1044:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i2 = i1 + n2;
 8336              		.loc 15 1044 13 is_stmt 1 discriminator 1 view .LVU2941
 8337              		.loc 15 1044 16 is_stmt 0 discriminator 1 view .LVU2942
 8338 006a 01EB4E06 		add	r6, r1, lr, lsl #1
 8339              	.LVL950:
1045:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i3 = i2 + n2;
 8340              		.loc 15 1045 13 is_stmt 1 discriminator 1 view .LVU2943
 8341              		.loc 15 1045 16 is_stmt 0 discriminator 1 view .LVU2944
 8342 006e 0EEB0604 		add	r4, lr, r6
 8343              	.LVL951:
1046:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1047:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc */
1048:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = pSrc[(2U * i0)] + pSrc[(2U * i2)];
 8344              		.loc 15 1048 13 is_stmt 1 discriminator 1 view .LVU2945
 8345              		.loc 15 1048 22 is_stmt 0 discriminator 1 view .LVU2946
 8346 0072 4FEAC10C 		lsl	ip, r1, #3
 8347 0076 00EBC108 		add	r8, r0, r1, lsl #3
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 287


 8348 007a 98ED007A 		vldr.32	s14, [r8]
 8349              		.loc 15 1048 40 discriminator 1 view .LVU2947
 8350 007e F500     		lsls	r5, r6, #3
 8351 0080 00EBC606 		add	r6, r0, r6, lsl #3
 8352              	.LVL952:
 8353              		.loc 15 1048 40 discriminator 1 view .LVU2948
 8354 0084 D6ED007A 		vldr.32	s15, [r6]
 8355              		.loc 15 1048 16 discriminator 1 view .LVU2949
 8356 0088 77EE276A 		vadd.f32	s13, s14, s15
 8357              	.LVL953:
1049:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1050:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa - xc */
1051:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r2 = pSrc[(2U * i0)] - pSrc[(2U * i2)];
 8358              		.loc 15 1051 13 is_stmt 1 discriminator 1 view .LVU2950
 8359              		.loc 15 1051 16 is_stmt 0 discriminator 1 view .LVU2951
 8360 008c 37EE671A 		vsub.f32	s2, s14, s15
 8361              	.LVL954:
1052:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1053:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya + yc */
1054:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
 8362              		.loc 15 1054 13 is_stmt 1 discriminator 1 view .LVU2952
 8363              		.loc 15 1054 22 is_stmt 0 discriminator 1 view .LVU2953
 8364 0090 0CF1040C 		add	ip, ip, #4
 8365 0094 8444     		add	ip, ip, r0
 8366 0096 DCED007A 		vldr.32	s15, [ip]
 8367              		.loc 15 1054 45 discriminator 1 view .LVU2954
 8368 009a 0435     		adds	r5, r5, #4
 8369 009c 0544     		add	r5, r5, r0
 8370 009e 95ED006A 		vldr.32	s12, [r5]
 8371              		.loc 15 1054 16 discriminator 1 view .LVU2955
 8372 00a2 37EE867A 		vadd.f32	s14, s15, s12
 8373              	.LVL955:
1055:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1056:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya - yc */
1057:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
 8374              		.loc 15 1057 13 is_stmt 1 discriminator 1 view .LVU2956
 8375              		.loc 15 1057 16 is_stmt 0 discriminator 1 view .LVU2957
 8376 00a6 77EEC67A 		vsub.f32	s15, s15, s12
 8377              	.LVL956:
1058:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1059:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb + xd */
1060:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t1 = pSrc[2U * i1] + pSrc[2U * i3];
 8378              		.loc 15 1060 13 is_stmt 1 discriminator 1 view .LVU2958
 8379              		.loc 15 1060 22 is_stmt 0 discriminator 1 view .LVU2959
 8380 00aa FA00     		lsls	r2, r7, #3
 8381 00ac 00EBC707 		add	r7, r0, r7, lsl #3
 8382              	.LVL957:
 8383              		.loc 15 1060 22 discriminator 1 view .LVU2960
 8384 00b0 97ED006A 		vldr.32	s12, [r7]
 8385              		.loc 15 1060 38 discriminator 1 view .LVU2961
 8386 00b4 E300     		lsls	r3, r4, #3
 8387 00b6 00EBC404 		add	r4, r0, r4, lsl #3
 8388              	.LVL958:
 8389              		.loc 15 1060 38 discriminator 1 view .LVU2962
 8390 00ba D4ED005A 		vldr.32	s11, [r4]
 8391              		.loc 15 1060 16 discriminator 1 view .LVU2963
 8392 00be 36EE256A 		vadd.f32	s12, s12, s11
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 288


 8393              	.LVL959:
1061:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1062:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa' = xa + xb + xc + xd */
1063:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i0] = r1 + t1;
 8394              		.loc 15 1063 13 is_stmt 1 discriminator 1 view .LVU2964
 8395              		.loc 15 1063 32 is_stmt 0 discriminator 1 view .LVU2965
 8396 00c2 76EE865A 		vadd.f32	s11, s13, s12
 8397              		.loc 15 1063 27 discriminator 1 view .LVU2966
 8398 00c6 C8ED005A 		vstr.32	s11, [r8]
1064:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1065:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc -(xb + xd) */
1066:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = r1 - t1;
 8399              		.loc 15 1066 13 is_stmt 1 discriminator 1 view .LVU2967
 8400              		.loc 15 1066 16 is_stmt 0 discriminator 1 view .LVU2968
 8401 00ca 76EEC66A 		vsub.f32	s13, s13, s12
 8402              	.LVL960:
1067:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1068:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb + yd */
1069:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
 8403              		.loc 15 1069 13 is_stmt 1 discriminator 1 view .LVU2969
 8404              		.loc 15 1069 22 is_stmt 0 discriminator 1 view .LVU2970
 8405 00ce 0432     		adds	r2, r2, #4
 8406 00d0 0244     		add	r2, r2, r0
 8407 00d2 92ED006A 		vldr.32	s12, [r2]
 8408              	.LVL961:
 8409              		.loc 15 1069 45 discriminator 1 view .LVU2971
 8410 00d6 0433     		adds	r3, r3, #4
 8411 00d8 0344     		add	r3, r3, r0
 8412 00da D3ED005A 		vldr.32	s11, [r3]
 8413              		.loc 15 1069 16 discriminator 1 view .LVU2972
 8414 00de 36EE256A 		vadd.f32	s12, s12, s11
 8415              	.LVL962:
1070:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1071:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya' = ya + yb + yc + yd */
1072:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i0) + 1U] = s1 + t2;
 8416              		.loc 15 1072 13 is_stmt 1 discriminator 1 view .LVU2973
 8417              		.loc 15 1072 39 is_stmt 0 discriminator 1 view .LVU2974
 8418 00e2 77EE065A 		vadd.f32	s11, s14, s12
 8419              		.loc 15 1072 34 discriminator 1 view .LVU2975
 8420 00e6 CCED005A 		vstr.32	s11, [ip]
1073:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1074:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya + yc) - (yb + yd) */
1075:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = s1 - t2;
 8421              		.loc 15 1075 13 is_stmt 1 discriminator 1 view .LVU2976
 8422              		.loc 15 1075 16 is_stmt 0 discriminator 1 view .LVU2977
 8423 00ea 37EE467A 		vsub.f32	s14, s14, s12
 8424              	.LVL963:
1076:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1077:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (yb - yd) */
1078:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
 8425              		.loc 15 1078 13 is_stmt 1 discriminator 1 view .LVU2978
 8426              		.loc 15 1078 22 is_stmt 0 discriminator 1 view .LVU2979
 8427 00ee 92ED005A 		vldr.32	s10, [r2]
 8428              		.loc 15 1078 45 discriminator 1 view .LVU2980
 8429 00f2 93ED006A 		vldr.32	s12, [r3]
 8430              	.LVL964:
 8431              		.loc 15 1078 16 discriminator 1 view .LVU2981
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 289


 8432 00f6 35EE465A 		vsub.f32	s10, s10, s12
 8433              	.LVL965:
1079:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1080:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xb - xd) */
1081:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t2 = pSrc[2U * i1] - pSrc[2U * i3];
 8434              		.loc 15 1081 13 is_stmt 1 discriminator 1 view .LVU2982
 8435              		.loc 15 1081 22 is_stmt 0 discriminator 1 view .LVU2983
 8436 00fa D7ED005A 		vldr.32	s11, [r7]
 8437              		.loc 15 1081 38 discriminator 1 view .LVU2984
 8438 00fe 94ED006A 		vldr.32	s12, [r4]
 8439              		.loc 15 1081 16 discriminator 1 view .LVU2985
 8440 0102 75EEC65A 		vsub.f32	s11, s11, s12
 8441              	.LVL966:
1082:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1083:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
1084:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i1] = (r1 * co2) - (s1 * si2);
 8442              		.loc 15 1084 13 is_stmt 1 discriminator 1 view .LVU2986
 8443              		.loc 15 1084 33 is_stmt 0 discriminator 1 view .LVU2987
 8444 0106 23EE266A 		vmul.f32	s12, s6, s13
 8445              		.loc 15 1084 46 discriminator 1 view .LVU2988
 8446 010a 63EE870A 		vmul.f32	s1, s7, s14
 8447              		.loc 15 1084 40 discriminator 1 view .LVU2989
 8448 010e 36EE606A 		vsub.f32	s12, s12, s1
 8449              		.loc 15 1084 27 discriminator 1 view .LVU2990
 8450 0112 87ED006A 		vstr.32	s12, [r7]
1085:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1086:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
1087:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i1) + 1U] = (s1 * co2) + (r1 * si2);
 8451              		.loc 15 1087 13 is_stmt 1 discriminator 1 view .LVU2991
 8452              		.loc 15 1087 40 is_stmt 0 discriminator 1 view .LVU2992
 8453 0116 23EE077A 		vmul.f32	s14, s6, s14
 8454              	.LVL967:
 8455              		.loc 15 1087 53 discriminator 1 view .LVU2993
 8456 011a 63EEA66A 		vmul.f32	s13, s7, s13
 8457              	.LVL968:
 8458              		.loc 15 1087 47 discriminator 1 view .LVU2994
 8459 011e 37EE267A 		vadd.f32	s14, s14, s13
 8460              		.loc 15 1087 34 discriminator 1 view .LVU2995
 8461 0122 82ED007A 		vstr.32	s14, [r2]
1088:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1089:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) - (yb - yd) */
1090:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = r2 - t1;
 8462              		.loc 15 1090 13 is_stmt 1 discriminator 1 view .LVU2996
 8463              		.loc 15 1090 16 is_stmt 0 discriminator 1 view .LVU2997
 8464 0126 31EE456A 		vsub.f32	s12, s2, s10
 8465              	.LVL969:
1091:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1092:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) + (yb - yd) */
1093:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r2 = r2 + t1;
 8466              		.loc 15 1093 13 is_stmt 1 discriminator 1 view .LVU2998
 8467              		.loc 15 1093 16 is_stmt 0 discriminator 1 view .LVU2999
 8468 012a 31EE057A 		vadd.f32	s14, s2, s10
 8469              	.LVL970:
1094:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1095:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) +  (xb - xd) */
1096:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = s2 + t2;
 8470              		.loc 15 1096 13 is_stmt 1 discriminator 1 view .LVU3000
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 290


 8471              		.loc 15 1096 16 is_stmt 0 discriminator 1 view .LVU3001
 8472 012e 77EEA56A 		vadd.f32	s13, s15, s11
 8473              	.LVL971:
1097:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1098:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) -  (xb - xd) */
1099:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s2 = s2 - t2;
 8474              		.loc 15 1099 13 is_stmt 1 discriminator 1 view .LVU3002
 8475              		.loc 15 1099 16 is_stmt 0 discriminator 1 view .LVU3003
 8476 0132 77EEE57A 		vsub.f32	s15, s15, s11
 8477              	.LVL972:
1100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
1102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i2] = (r1 * co1) - (s1 * si1);
 8478              		.loc 15 1102 13 is_stmt 1 discriminator 1 view .LVU3004
 8479              		.loc 15 1102 33 is_stmt 0 discriminator 1 view .LVU3005
 8480 0136 62EE065A 		vmul.f32	s11, s4, s12
 8481              	.LVL973:
 8482              		.loc 15 1102 46 discriminator 1 view .LVU3006
 8483 013a 22EEA65A 		vmul.f32	s10, s5, s13
 8484              	.LVL974:
 8485              		.loc 15 1102 40 discriminator 1 view .LVU3007
 8486 013e 75EEC55A 		vsub.f32	s11, s11, s10
 8487              		.loc 15 1102 27 discriminator 1 view .LVU3008
 8488 0142 C6ED005A 		vstr.32	s11, [r6]
1103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
1105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i2) + 1U] = (s1 * co1) + (r1 * si1);
 8489              		.loc 15 1105 13 is_stmt 1 discriminator 1 view .LVU3009
 8490              		.loc 15 1105 40 is_stmt 0 discriminator 1 view .LVU3010
 8491 0146 62EE266A 		vmul.f32	s13, s4, s13
 8492              	.LVL975:
 8493              		.loc 15 1105 53 discriminator 1 view .LVU3011
 8494 014a 22EE866A 		vmul.f32	s12, s5, s12
 8495              	.LVL976:
 8496              		.loc 15 1105 47 discriminator 1 view .LVU3012
 8497 014e 76EE866A 		vadd.f32	s13, s13, s12
 8498              		.loc 15 1105 34 discriminator 1 view .LVU3013
 8499 0152 C5ED006A 		vstr.32	s13, [r5]
1106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
1108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i3] = (r2 * co3) - (s2 * si3);
 8500              		.loc 15 1108 13 is_stmt 1 discriminator 1 view .LVU3014
 8501              		.loc 15 1108 33 is_stmt 0 discriminator 1 view .LVU3015
 8502 0156 64EE076A 		vmul.f32	s13, s8, s14
 8503              		.loc 15 1108 46 discriminator 1 view .LVU3016
 8504 015a 24EEA76A 		vmul.f32	s12, s9, s15
 8505              		.loc 15 1108 40 discriminator 1 view .LVU3017
 8506 015e 76EEC66A 		vsub.f32	s13, s13, s12
 8507              		.loc 15 1108 27 discriminator 1 view .LVU3018
 8508 0162 C4ED006A 		vstr.32	s13, [r4]
1109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
1111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i3) + 1U] = (s2 * co3) + (r2 * si3);
 8509              		.loc 15 1111 13 is_stmt 1 discriminator 1 view .LVU3019
 8510              		.loc 15 1111 40 is_stmt 0 discriminator 1 view .LVU3020
 8511 0166 64EE277A 		vmul.f32	s15, s8, s15
 8512              	.LVL977:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 291


 8513              		.loc 15 1111 53 discriminator 1 view .LVU3021
 8514 016a 24EE877A 		vmul.f32	s14, s9, s14
 8515              	.LVL978:
 8516              		.loc 15 1111 47 discriminator 1 view .LVU3022
 8517 016e 77EE877A 		vadd.f32	s15, s15, s14
 8518              		.loc 15 1111 34 discriminator 1 view .LVU3023
 8519 0172 C3ED007A 		vstr.32	s15, [r3]
1112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i0 += n1;
 8520              		.loc 15 1113 13 is_stmt 1 discriminator 1 view .LVU3024
 8521              		.loc 15 1113 16 is_stmt 0 discriminator 1 view .LVU3025
 8522 0176 4944     		add	r1, r1, r9
 8523              	.LVL979:
1114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          } while ( i0 < fftLen);
 8524              		.loc 15 1114 18 is_stmt 1 discriminator 1 view .LVU3026
 8525              		.loc 15 1114 10 is_stmt 0 discriminator 1 view .LVU3027
 8526 0178 8B45     		cmp	fp, r1
 8527 017a 3FF674AF 		bhi	.L366
1115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          j++;
 8528              		.loc 15 1115 10 is_stmt 1 view .LVU3028
 8529              		.loc 15 1115 11 is_stmt 0 view .LVU3029
 8530 017e 009B     		ldr	r3, [sp]
 8531 0180 0133     		adds	r3, r3, #1
 8532 0182 1A46     		mov	r2, r3
 8533 0184 0093     		str	r3, [sp]
 8534              	.LVL980:
1116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       } while (j <= (n2 - 1U));
 8535              		.loc 15 1116 15 is_stmt 1 view .LVU3030
 8536              		.loc 15 1116 25 is_stmt 0 view .LVU3031
 8537 0186 0EF1FF33 		add	r3, lr, #-1
 8538              		.loc 15 1116 7 view .LVU3032
 8539 018a 9342     		cmp	r3, r2
 8540 018c BFF448AF 		bcs	.L367
1117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       twidCoefModifier <<= 2U;
 8541              		.loc 15 1117 7 is_stmt 1 discriminator 2 view .LVU3033
 8542              		.loc 15 1117 24 is_stmt 0 discriminator 2 view .LVU3034
 8543 0190 019B     		ldr	r3, [sp, #4]
 8544 0192 9B00     		lsls	r3, r3, #2
 8545 0194 9BB2     		uxth	r3, r3
 8546 0196 0193     		str	r3, [sp, #4]
 8547              	.LVL981:
1014:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8548              		.loc 15 1014 29 is_stmt 1 discriminator 2 view .LVU3035
1014:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8549              		.loc 15 1014 31 is_stmt 0 discriminator 2 view .LVU3036
 8550 0198 039B     		ldr	r3, [sp, #12]
 8551 019a 9B08     		lsrs	r3, r3, #2
 8552 019c 0393     		str	r3, [sp, #12]
 8553              	.LVL982:
1018:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 8554              		.loc 15 1018 10 discriminator 2 view .LVU3037
 8555 019e F146     		mov	r9, lr
 8556              	.LVL983:
 8557              	.L365:
1014:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8558              		.loc 15 1014 21 is_stmt 1 discriminator 1 view .LVU3038
1014:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 292


 8559              		.loc 15 1014 4 is_stmt 0 discriminator 1 view .LVU3039
 8560 01a0 039B     		ldr	r3, [sp, #12]
 8561 01a2 042B     		cmp	r3, #4
 8562 01a4 3FF637AF 		bhi	.L368
1118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
1119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations of last stage */
1120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
 8563              		.loc 15 1120 4 is_stmt 1 view .LVU3040
 8564              	.LVL984:
1121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 >>= 2U;
 8565              		.loc 15 1121 4 view .LVU3041
 8566              		.loc 15 1121 7 is_stmt 0 view .LVU3042
 8567 01a8 4FEA990E 		lsr	lr, r9, #2
 8568              	.LVL985:
1122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculations of last stage */
1124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    for (i0 = 0U; i0 <= (fftLen - n1); i0 += n1)
 8569              		.loc 15 1124 4 is_stmt 1 view .LVU3043
 8570              		.loc 15 1124 12 is_stmt 0 view .LVU3044
 8571 01ac 0021     		movs	r1, #0
 8572              		.loc 15 1124 4 view .LVU3045
 8573 01ae 74E0     		b	.L369
 8574              	.LVL986:
 8575              	.L370:
1125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
1126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the input as, */
1127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
1128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i1 = i0 + n2;
 8576              		.loc 15 1128 7 is_stmt 1 discriminator 3 view .LVU3046
 8577              		.loc 15 1128 10 is_stmt 0 discriminator 3 view .LVU3047
 8578 01b0 01EB0E07 		add	r7, r1, lr
 8579              	.LVL987:
1129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i2 = i1 + n2;
 8580              		.loc 15 1129 7 is_stmt 1 discriminator 3 view .LVU3048
 8581              		.loc 15 1129 10 is_stmt 0 discriminator 3 view .LVU3049
 8582 01b4 01EB4E06 		add	r6, r1, lr, lsl #1
 8583              	.LVL988:
1130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i3 = i2 + n2;
 8584              		.loc 15 1130 7 is_stmt 1 discriminator 3 view .LVU3050
 8585              		.loc 15 1130 10 is_stmt 0 discriminator 3 view .LVU3051
 8586 01b8 0EEB0604 		add	r4, lr, r6
 8587              	.LVL989:
1131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Butterfly implementation */
1133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
1134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       r1 = pSrc[2U * i0] + pSrc[2U * i2];
 8588              		.loc 15 1134 7 is_stmt 1 discriminator 3 view .LVU3052
 8589              		.loc 15 1134 16 is_stmt 0 discriminator 3 view .LVU3053
 8590 01bc 4FEAC10C 		lsl	ip, r1, #3
 8591 01c0 00EBC108 		add	r8, r0, r1, lsl #3
 8592 01c4 98ED007A 		vldr.32	s14, [r8]
 8593              		.loc 15 1134 32 discriminator 3 view .LVU3054
 8594 01c8 F500     		lsls	r5, r6, #3
 8595 01ca 00EBC606 		add	r6, r0, r6, lsl #3
 8596              	.LVL990:
 8597              		.loc 15 1134 32 discriminator 3 view .LVU3055
 8598 01ce D6ED007A 		vldr.32	s15, [r6]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 293


 8599              		.loc 15 1134 10 discriminator 3 view .LVU3056
 8600 01d2 37EE276A 		vadd.f32	s12, s14, s15
 8601              	.LVL991:
1135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
1137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       r2 = pSrc[2U * i0] - pSrc[2U * i2];
 8602              		.loc 15 1137 7 is_stmt 1 discriminator 3 view .LVU3057
 8603              		.loc 15 1137 10 is_stmt 0 discriminator 3 view .LVU3058
 8604 01d6 37EE677A 		vsub.f32	s14, s14, s15
 8605              	.LVL992:
1138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
1140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
 8606              		.loc 15 1140 7 is_stmt 1 discriminator 3 view .LVU3059
 8607              		.loc 15 1140 16 is_stmt 0 discriminator 3 view .LVU3060
 8608 01da 0CF1040C 		add	ip, ip, #4
 8609 01de 8444     		add	ip, ip, r0
 8610 01e0 DCED007A 		vldr.32	s15, [ip]
 8611              		.loc 15 1140 39 discriminator 3 view .LVU3061
 8612 01e4 0435     		adds	r5, r5, #4
 8613 01e6 0544     		add	r5, r5, r0
 8614 01e8 D5ED005A 		vldr.32	s11, [r5]
 8615              		.loc 15 1140 10 discriminator 3 view .LVU3062
 8616 01ec 77EEA56A 		vadd.f32	s13, s15, s11
 8617              	.LVL993:
1141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
1143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
 8618              		.loc 15 1143 7 is_stmt 1 discriminator 3 view .LVU3063
 8619              		.loc 15 1143 10 is_stmt 0 discriminator 3 view .LVU3064
 8620 01f0 77EEE57A 		vsub.f32	s15, s15, s11
 8621              	.LVL994:
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc + xd */
1146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       t1 = pSrc[2U * i1] + pSrc[2U * i3];
 8622              		.loc 15 1146 7 is_stmt 1 discriminator 3 view .LVU3065
 8623              		.loc 15 1146 16 is_stmt 0 discriminator 3 view .LVU3066
 8624 01f4 FA00     		lsls	r2, r7, #3
 8625 01f6 00EBC707 		add	r7, r0, r7, lsl #3
 8626              	.LVL995:
 8627              		.loc 15 1146 16 discriminator 3 view .LVU3067
 8628 01fa D7ED005A 		vldr.32	s11, [r7]
 8629              		.loc 15 1146 32 discriminator 3 view .LVU3068
 8630 01fe E300     		lsls	r3, r4, #3
 8631 0200 00EBC404 		add	r4, r0, r4, lsl #3
 8632              	.LVL996:
 8633              		.loc 15 1146 32 discriminator 3 view .LVU3069
 8634 0204 94ED005A 		vldr.32	s10, [r4]
 8635              		.loc 15 1146 10 discriminator 3 view .LVU3070
 8636 0208 75EE855A 		vadd.f32	s11, s11, s10
 8637              	.LVL997:
1147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = xa + xb + xc + xd */
1149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i0] = (r1 + t1) * onebyfftLen;
 8638              		.loc 15 1149 7 is_stmt 1 discriminator 3 view .LVU3071
 8639              		.loc 15 1149 27 is_stmt 0 discriminator 3 view .LVU3072
 8640 020c 36EE255A 		vadd.f32	s10, s12, s11
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 294


 8641              		.loc 15 1149 33 discriminator 3 view .LVU3073
 8642 0210 25EE215A 		vmul.f32	s10, s10, s3
 8643              		.loc 15 1149 21 discriminator 3 view .LVU3074
 8644 0214 88ED005A 		vstr.32	s10, [r8]
1150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa + xb) - (xc + xd) */
1152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       r1 = r1 - t1;
 8645              		.loc 15 1152 7 is_stmt 1 discriminator 3 view .LVU3075
 8646              		.loc 15 1152 10 is_stmt 0 discriminator 3 view .LVU3076
 8647 0218 36EE656A 		vsub.f32	s12, s12, s11
 8648              	.LVL998:
1153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
1155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
 8649              		.loc 15 1155 7 is_stmt 1 discriminator 3 view .LVU3077
 8650              		.loc 15 1155 16 is_stmt 0 discriminator 3 view .LVU3078
 8651 021c 0432     		adds	r2, r2, #4
 8652 021e 0244     		add	r2, r2, r0
 8653 0220 D2ED005A 		vldr.32	s11, [r2]
 8654              	.LVL999:
 8655              		.loc 15 1155 39 discriminator 3 view .LVU3079
 8656 0224 0433     		adds	r3, r3, #4
 8657 0226 0344     		add	r3, r3, r0
 8658 0228 93ED005A 		vldr.32	s10, [r3]
 8659              		.loc 15 1155 10 discriminator 3 view .LVU3080
 8660 022c 75EE855A 		vadd.f32	s11, s11, s10
 8661              	.LVL1000:
1156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = ya + yb + yc + yd */
1158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i0) + 1U] = (s1 + t2) * onebyfftLen;
 8662              		.loc 15 1158 7 is_stmt 1 discriminator 3 view .LVU3081
 8663              		.loc 15 1158 34 is_stmt 0 discriminator 3 view .LVU3082
 8664 0230 36EEA55A 		vadd.f32	s10, s13, s11
 8665              		.loc 15 1158 40 discriminator 3 view .LVU3083
 8666 0234 25EE215A 		vmul.f32	s10, s10, s3
 8667              		.loc 15 1158 28 discriminator 3 view .LVU3084
 8668 0238 8CED005A 		vstr.32	s10, [ip]
1159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya + yc) - (yb + yd) */
1161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       s1 = s1 - t2;
 8669              		.loc 15 1161 7 is_stmt 1 discriminator 3 view .LVU3085
 8670              		.loc 15 1161 10 is_stmt 0 discriminator 3 view .LVU3086
 8671 023c 76EEE56A 		vsub.f32	s13, s13, s11
 8672              	.LVL1001:
1162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (yb-yd) */
1164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
 8673              		.loc 15 1164 7 is_stmt 1 discriminator 3 view .LVU3087
 8674              		.loc 15 1164 16 is_stmt 0 discriminator 3 view .LVU3088
 8675 0240 92ED005A 		vldr.32	s10, [r2]
 8676              		.loc 15 1164 39 discriminator 3 view .LVU3089
 8677 0244 D3ED005A 		vldr.32	s11, [r3]
 8678              	.LVL1002:
 8679              		.loc 15 1164 10 discriminator 3 view .LVU3090
 8680 0248 35EE655A 		vsub.f32	s10, s10, s11
 8681              	.LVL1003:
1165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 295


1166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xb-xd) */
1167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       t2 = pSrc[2U * i1] - pSrc[2U * i3];
 8682              		.loc 15 1167 7 is_stmt 1 discriminator 3 view .LVU3091
 8683              		.loc 15 1167 16 is_stmt 0 discriminator 3 view .LVU3092
 8684 024c D7ED005A 		vldr.32	s11, [r7]
 8685              		.loc 15 1167 32 discriminator 3 view .LVU3093
 8686 0250 D4ED004A 		vldr.32	s9, [r4]
 8687              		.loc 15 1167 10 discriminator 3 view .LVU3094
 8688 0254 75EEE45A 		vsub.f32	s11, s11, s9
 8689              	.LVL1004:
1168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
1170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i1] = r1 * onebyfftLen;
 8690              		.loc 15 1170 7 is_stmt 1 discriminator 3 view .LVU3095
 8691              		.loc 15 1170 26 is_stmt 0 discriminator 3 view .LVU3096
 8692 0258 21EE866A 		vmul.f32	s12, s3, s12
 8693              	.LVL1005:
 8694              		.loc 15 1170 21 discriminator 3 view .LVU3097
 8695 025c 87ED006A 		vstr.32	s12, [r7]
1171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
1173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i1) + 1U] = s1 * onebyfftLen;
 8696              		.loc 15 1173 7 is_stmt 1 discriminator 3 view .LVU3098
 8697              		.loc 15 1173 33 is_stmt 0 discriminator 3 view .LVU3099
 8698 0260 61EEA66A 		vmul.f32	s13, s3, s13
 8699              	.LVL1006:
 8700              		.loc 15 1173 28 discriminator 3 view .LVU3100
 8701 0264 C2ED006A 		vstr.32	s13, [r2]
1174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) - (yb-yd) */
1176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       r1 = r2 - t1;
 8702              		.loc 15 1176 7 is_stmt 1 discriminator 3 view .LVU3101
 8703              		.loc 15 1176 10 is_stmt 0 discriminator 3 view .LVU3102
 8704 0268 37EE456A 		vsub.f32	s12, s14, s10
 8705              	.LVL1007:
1177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) + (yb-yd) */
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       r2 = r2 + t1;
 8706              		.loc 15 1179 7 is_stmt 1 discriminator 3 view .LVU3103
 8707              		.loc 15 1179 10 is_stmt 0 discriminator 3 view .LVU3104
 8708 026c 37EE057A 		vadd.f32	s14, s14, s10
 8709              	.LVL1008:
1180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) + (xb-xd) */
1182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       s1 = s2 + t2;
 8710              		.loc 15 1182 7 is_stmt 1 discriminator 3 view .LVU3105
 8711              		.loc 15 1182 10 is_stmt 0 discriminator 3 view .LVU3106
 8712 0270 77EEA56A 		vadd.f32	s13, s15, s11
 8713              	.LVL1009:
1183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) - (xb-xd) */
1185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       s2 = s2 - t2;
 8714              		.loc 15 1185 7 is_stmt 1 discriminator 3 view .LVU3107
 8715              		.loc 15 1185 10 is_stmt 0 discriminator 3 view .LVU3108
 8716 0274 77EEE57A 		vsub.f32	s15, s15, s11
 8717              	.LVL1010:
1186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 296


1187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
1188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i2] = r1 * onebyfftLen;
 8718              		.loc 15 1188 7 is_stmt 1 discriminator 3 view .LVU3109
 8719              		.loc 15 1188 26 is_stmt 0 discriminator 3 view .LVU3110
 8720 0278 21EE866A 		vmul.f32	s12, s3, s12
 8721              	.LVL1011:
 8722              		.loc 15 1188 21 discriminator 3 view .LVU3111
 8723 027c 86ED006A 		vstr.32	s12, [r6]
1189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
1191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i2) + 1U] = s1 * onebyfftLen;
 8724              		.loc 15 1191 7 is_stmt 1 discriminator 3 view .LVU3112
 8725              		.loc 15 1191 33 is_stmt 0 discriminator 3 view .LVU3113
 8726 0280 61EEA66A 		vmul.f32	s13, s3, s13
 8727              	.LVL1012:
 8728              		.loc 15 1191 28 discriminator 3 view .LVU3114
 8729 0284 C5ED006A 		vstr.32	s13, [r5]
1192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
1194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i3] = r2 * onebyfftLen;
 8730              		.loc 15 1194 7 is_stmt 1 discriminator 3 view .LVU3115
 8731              		.loc 15 1194 26 is_stmt 0 discriminator 3 view .LVU3116
 8732 0288 21EE877A 		vmul.f32	s14, s3, s14
 8733              	.LVL1013:
 8734              		.loc 15 1194 21 discriminator 3 view .LVU3117
 8735 028c 84ED007A 		vstr.32	s14, [r4]
1195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
1197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i3) + 1U] = s2 * onebyfftLen;
 8736              		.loc 15 1197 7 is_stmt 1 discriminator 3 view .LVU3118
 8737              		.loc 15 1197 33 is_stmt 0 discriminator 3 view .LVU3119
 8738 0290 61EEA77A 		vmul.f32	s15, s3, s15
 8739              	.LVL1014:
 8740              		.loc 15 1197 28 discriminator 3 view .LVU3120
 8741 0294 C3ED007A 		vstr.32	s15, [r3]
1124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8742              		.loc 15 1124 39 is_stmt 1 discriminator 3 view .LVU3121
1124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8743              		.loc 15 1124 42 is_stmt 0 discriminator 3 view .LVU3122
 8744 0298 4944     		add	r1, r1, r9
 8745              	.LVL1015:
 8746              	.L369:
1124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8747              		.loc 15 1124 18 is_stmt 1 discriminator 1 view .LVU3123
1124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8748              		.loc 15 1124 32 is_stmt 0 discriminator 1 view .LVU3124
 8749 029a ABEB0903 		sub	r3, fp, r9
1124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8750              		.loc 15 1124 4 discriminator 1 view .LVU3125
 8751 029e 8B42     		cmp	r3, r1
 8752 02a0 86D2     		bcs	.L370
1198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
1199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
1201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** }
 8753              		.loc 15 1201 1 view .LVU3126
 8754 02a2 05B0     		add	sp, sp, #20
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 297


 8755              	.LCFI60:
 8756              		.cfi_def_cfa_offset 36
 8757              		@ sp needed
 8758 02a4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 8759              		.loc 15 1201 1 view .LVU3127
 8760              		.cfi_endproc
 8761              	.LFE153:
 8763              		.section	.text.arm_cfft_radix4_f32,"ax",%progbits
 8764              		.align	1
 8765              		.global	arm_cfft_radix4_f32
 8766              		.syntax unified
 8767              		.thumb
 8768              		.thumb_func
 8770              	arm_cfft_radix4_f32:
 8771              	.LVL1016:
 8772              	.LFB151:
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    if (S->ifftFlag == 1U)
 8773              		.loc 15 74 1 is_stmt 1 view -0
 8774              		.cfi_startproc
 8775              		@ args = 0, pretend = 0, frame = 0
 8776              		@ frame_needed = 0, uses_anonymous_args = 0
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    if (S->ifftFlag == 1U)
 8777              		.loc 15 74 1 is_stmt 0 view .LVU3129
 8778 0000 38B5     		push	{r3, r4, r5, lr}
 8779              	.LCFI61:
 8780              		.cfi_def_cfa_offset 16
 8781              		.cfi_offset 3, -16
 8782              		.cfi_offset 4, -12
 8783              		.cfi_offset 5, -8
 8784              		.cfi_offset 14, -4
 8785 0002 0446     		mov	r4, r0
 8786 0004 0D46     		mov	r5, r1
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8787              		.loc 15 75 4 is_stmt 1 view .LVU3130
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8788              		.loc 15 75 9 is_stmt 0 view .LVU3131
 8789 0006 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8790              		.loc 15 75 7 view .LVU3132
 8791 0008 012B     		cmp	r3, #1
 8792 000a 09D0     		beq	.L377
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 8793              		.loc 15 83 7 is_stmt 1 view .LVU3133
 8794 000c 8389     		ldrh	r3, [r0, #12]
 8795 000e 4268     		ldr	r2, [r0, #4]
 8796 0010 0188     		ldrh	r1, [r0]
 8797              	.LVL1017:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 8798              		.loc 15 83 7 is_stmt 0 view .LVU3134
 8799 0012 2846     		mov	r0, r5
 8800              	.LVL1018:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 8801              		.loc 15 83 7 view .LVU3135
 8802 0014 FFF7FEFF 		bl	arm_radix4_butterfly_f32
 8803              	.LVL1019:
 8804              	.L374:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 298


 8805              		.loc 15 86 4 is_stmt 1 view .LVU3136
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8806              		.loc 15 86 9 is_stmt 0 view .LVU3137
 8807 0018 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 8808              		.loc 15 86 7 view .LVU3138
 8809 001a 012B     		cmp	r3, #1
 8810 001c 09D0     		beq	.L378
 8811              	.L372:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 8812              		.loc 15 92 1 view .LVU3139
 8813 001e 38BD     		pop	{r3, r4, r5, pc}
 8814              	.LVL1020:
 8815              	.L377:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 8816              		.loc 15 78 7 is_stmt 1 view .LVU3140
 8817 0020 90ED040A 		vldr.32	s0, [r0, #16]
 8818 0024 8389     		ldrh	r3, [r0, #12]
 8819 0026 4268     		ldr	r2, [r0, #4]
 8820 0028 0188     		ldrh	r1, [r0]
 8821              	.LVL1021:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 8822              		.loc 15 78 7 is_stmt 0 view .LVU3141
 8823 002a 2846     		mov	r0, r5
 8824              	.LVL1022:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 8825              		.loc 15 78 7 view .LVU3142
 8826 002c FFF7FEFF 		bl	arm_radix4_butterfly_inverse_f32
 8827              	.LVL1023:
 8828 0030 F2E7     		b	.L374
 8829              	.L378:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 8830              		.loc 15 89 7 is_stmt 1 view .LVU3143
 8831 0032 A368     		ldr	r3, [r4, #8]
 8832 0034 E289     		ldrh	r2, [r4, #14]
 8833 0036 2188     		ldrh	r1, [r4]
 8834 0038 2846     		mov	r0, r5
 8835 003a FFF7FEFF 		bl	arm_bitreversal_f32
 8836              	.LVL1024:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 8837              		.loc 15 92 1 is_stmt 0 view .LVU3144
 8838 003e EEE7     		b	.L372
 8839              		.cfi_endproc
 8840              	.LFE151:
 8842              		.section	.text.arm_radix4_butterfly_q15,"ax",%progbits
 8843              		.align	1
 8844              		.global	arm_radix4_butterfly_q15
 8845              		.syntax unified
 8846              		.thumb
 8847              		.thumb_func
 8849              	arm_radix4_butterfly_q15:
 8850              	.LVL1025:
 8851              	.LFB155:
 8852              		.file 16 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q1
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Title:        arm_cfft_radix4_q15.c
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 299


   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Description:  This file has function definition of Radix-4 FFT & IFFT function and
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *               In-place bit reversal using bit reversal table
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * $Date:        23 April 2021
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * $Revision:    V1.9.0
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * -------------------------------------------------------------------- */
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * not use this file except in compliance with the License.
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * You may obtain a copy of the License at
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * See the License for the specific language governing permissions and
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * limitations under the License.
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #include "dsp/transform_functions.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_q15(
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc16,
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const q15_t * pCoef16,
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t twidCoefModifier);
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_inverse_q15(
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc16,
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const q15_t * pCoef16,
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t twidCoefModifier);
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_bitreversal_q15(
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc,
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint16_t bitRevFactor,
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const uint16_t * pBitRevTab);
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @ingroup groupTransforms
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @addtogroup ComplexFFT
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @{
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 300


  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @brief               Processing function for the Q15 CFFT/CIFFT.
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @deprecated          Do not use this function.  It has been superseded by \ref arm_cfft_q15 and w
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     S     points to an instance of the Q15 CFFT/CIFFT structure.
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in,out] pSrc  points to the complex data buffer. Processing occurs in-place.
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @return        none
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @par Input and output formats:
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  Internally input is downscaled by 2 for every stage to avoid saturations inside CF
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  Hence the output format is different for different FFT sizes.
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  The input and output formats for different FFT sizes and number of bits to upscale
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @par
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  \image html CFFTQ15.gif "Input and Output Formats for Q15 CFFT"
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  \image html CIFFTQ15.gif "Input and Output Formats for Q15 CIFFT"
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_cfft_radix4_q15(
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const arm_cfft_radix4_instance_q15 * S,
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc)
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** {
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->ifftFlag == 1U)
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Complex IFFT radix-4  */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     arm_radix4_butterfly_inverse_q15(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   else
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Complex FFT radix-4  */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     arm_radix4_butterfly_q15(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->bitReverseFlag == 1U)
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Bit Reversal */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     arm_bitreversal_q15(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** }
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @} end of ComplexFFT group
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Radix-4 FFT algorithm used is :
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Input real and imaginary data:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n) = xa + j * ya
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+N/4 ) = xb + j * yb
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+N/2 ) = xc + j * yc
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+3N 4) = xd + j * yd
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Output real and imaginary data:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r) = xa'+ j * ya'
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+1) = xb'+ j * yb'
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+2) = xc'+ j * yc'
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 301


 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+3) = xd'+ j * yd'
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Twiddle factors for radix-4 FFT:
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Wn = co1 + j * (- si1)
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * W2n = co2 + j * (- si2)
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * W3n = co3 + j * (- si3)
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * The real and imaginary output values for the radix-4 butterfly are
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xa' = xa + xb + xc + xd
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * ya' = ya + yb + yc + yd
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1)
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1)
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2)
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2)
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3)
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3)
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @brief         Core function for the Q15 CFFT butterfly process.
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in,out] pSrc16          points to the in-place buffer of Q15 data type
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     fftLen           length of the FFT
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     pCoef16         points to twiddle coefficient buffer
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs wi
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @return        none
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_q15(
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc16,
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const q15_t * pCoef16,
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t twidCoefModifier)
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** {
 8853              		.loc 16 152 1 is_stmt 1 view -0
 8854              		.cfi_startproc
 8855              		@ args = 0, pretend = 0, frame = 40
 8856              		@ frame_needed = 0, uses_anonymous_args = 0
 8857              		.loc 16 152 1 is_stmt 0 view .LVU3146
 8858 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 8859              	.LCFI62:
 8860              		.cfi_def_cfa_offset 36
 8861              		.cfi_offset 4, -36
 8862              		.cfi_offset 5, -32
 8863              		.cfi_offset 6, -28
 8864              		.cfi_offset 7, -24
 8865              		.cfi_offset 8, -20
 8866              		.cfi_offset 9, -16
 8867              		.cfi_offset 10, -12
 8868              		.cfi_offset 11, -8
 8869              		.cfi_offset 14, -4
 8870 0004 8BB0     		sub	sp, sp, #44
 8871              	.LCFI63:
 8872              		.cfi_def_cfa_offset 80
 8873 0006 0746     		mov	r7, r0
 8874 0008 0590     		str	r0, [sp, #20]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 302


 8875 000a 0C46     		mov	r4, r1
 8876 000c 0091     		str	r1, [sp]
 8877 000e 1146     		mov	r1, r2
 8878              	.LVL1026:
 8879              		.loc 16 152 1 view .LVU3147
 8880 0010 0692     		str	r2, [sp, #24]
 8881 0012 9C46     		mov	ip, r3
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #if defined (ARM_MATH_DSP)
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t R, S, T, U;
 8882              		.loc 16 156 9 is_stmt 1 view .LVU3148
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t C1, C2, C3, out1, out2;
 8883              		.loc 16 157 9 view .LVU3149
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t n1, n2, ic, i0, j, k;
 8884              		.loc 16 158 9 view .LVU3150
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *ptr1;
 8885              		.loc 16 160 9 view .LVU3151
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi0;
 8886              		.loc 16 161 9 view .LVU3152
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi1;
 8887              		.loc 16 162 9 view .LVU3153
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi2;
 8888              		.loc 16 163 9 view .LVU3154
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi3;
 8889              		.loc 16 164 9 view .LVU3155
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t xaya, xbyb, xcyc, xdyd;
 8890              		.loc 16 166 9 view .LVU3156
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
 8891              		.loc 16 173 3 view .LVU3157
 8892              	.LVL1027:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 8893              		.loc 16 174 3 view .LVU3158
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
 8894              		.loc 16 177 3 view .LVU3159
 8895              		.loc 16 177 6 is_stmt 0 view .LVU3160
 8896 0014 A308     		lsrs	r3, r4, #2
 8897              	.LVL1028:
 8898              		.loc 16 177 6 view .LVU3161
 8899 0016 0993     		str	r3, [sp, #36]
 8900              	.LVL1029:
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0U;
 8901              		.loc 16 180 3 is_stmt 1 view .LVU3162
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 303


 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
 8902              		.loc 16 183 3 view .LVU3163
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi0 = pSrc16;
 8903              		.loc 16 185 3 view .LVU3164
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi1 = pSi0 + 2 * n2;
 8904              		.loc 16 186 3 view .LVU3165
 8905              		.loc 16 186 15 is_stmt 0 view .LVU3166
 8906 0018 24F00304 		bic	r4, r4, #3
 8907              	.LVL1030:
 8908              		.loc 16 186 15 view .LVU3167
 8909 001c 0519     		adds	r5, r0, r4
 8910              	.LVL1031:
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi2 = pSi1 + 2 * n2;
 8911              		.loc 16 187 3 is_stmt 1 view .LVU3168
 8912              		.loc 16 187 15 is_stmt 0 view .LVU3169
 8913 001e 00EB4406 		add	r6, r0, r4, lsl #1
 8914              	.LVL1032:
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi3 = pSi2 + 2 * n2;
 8915              		.loc 16 188 3 is_stmt 1 view .LVU3170
 8916              		.loc 16 188 15 is_stmt 0 view .LVU3171
 8917 0022 3444     		add	r4, r4, r6
 8918              	.LVL1033:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 8919              		.loc 16 180 6 view .LVU3172
 8920 0024 0020     		movs	r0, #0
 8921              	.LVL1034:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 8922              		.loc 16 180 6 view .LVU3173
 8923 0026 1A46     		mov	r2, r3
 8924              	.LVL1035:
 8925              	.L380:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  start of first stage process */
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 8926              		.loc 16 193 3 is_stmt 1 discriminator 1 view .LVU3174
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Reading i0, i0+fftLen/2 inputs */
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi0);
 8927              		.loc 16 199 5 discriminator 1 view .LVU3175
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8928              		.loc 12 79 3 discriminator 1 view .LVU3176
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 8929              		.loc 12 82 3 discriminator 1 view .LVU3177
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 8930              		.loc 12 87 3 discriminator 1 view .LVU3178
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0); /* this is just a SIMD arithmetic shift right by 1 */
 8931              		.loc 16 200 5 discriminator 1 view .LVU3179
 8932              	.LBB748:
 8933              	.LBI748:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8934              		.loc 13 1652 31 discriminator 1 view .LVU3180
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 304


 8935              	.LBB749:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8936              		.loc 13 1654 3 discriminator 1 view .LVU3181
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8937              		.loc 13 1656 3 discriminator 1 view .LVU3182
 8938 0028 3B68     		ldr	r3, [r7]	@ unaligned
 8939 002a 4FF0000E 		mov	lr, #0
 8940              		.syntax unified
 8941              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8942 002e 93FA2EF3 		shadd16 r3, r3, lr
 8943              	@ 0 "" 2
 8944              	.LVL1036:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8945              		.loc 13 1657 3 discriminator 1 view .LVU3183
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8946              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3184
 8947              		.thumb
 8948              		.syntax unified
 8949              	.LBE749:
 8950              	.LBE748:
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0); /* it turns out doing this twice is 2 cycles, the alternative takes 3 cycl
 8951              		.loc 16 201 5 is_stmt 1 discriminator 1 view .LVU3185
 8952              	.LBB750:
 8953              	.LBI750:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8954              		.loc 13 1652 31 discriminator 1 view .LVU3186
 8955              	.LBB751:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8956              		.loc 13 1654 3 discriminator 1 view .LVU3187
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8957              		.loc 13 1656 3 discriminator 1 view .LVU3188
 8958              		.syntax unified
 8959              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8960 0032 93FA2EF3 		shadd16 r3, r3, lr
 8961              	@ 0 "" 2
 8962              	.LVL1037:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8963              		.loc 13 1657 3 discriminator 1 view .LVU3189
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8964              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3190
 8965              		.thumb
 8966              		.syntax unified
 8967              	.LBE751:
 8968              	.LBE750:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 2;       // alternative code that takes 3 cycles
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****      T = ((T >> 2) & 0xFFFF0000) | (in & 0xFFFF);
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = read_q15x2 (pSi2);
 8969              		.loc 16 208 5 is_stmt 1 discriminator 1 view .LVU3191
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8970              		.loc 12 79 3 discriminator 1 view .LVU3192
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 8971              		.loc 12 82 3 discriminator 1 view .LVU3193
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 305


 8972              		.loc 12 87 3 discriminator 1 view .LVU3194
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 8973              		.loc 16 209 5 discriminator 1 view .LVU3195
 8974              	.LBB752:
 8975              	.LBI752:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8976              		.loc 13 1652 31 discriminator 1 view .LVU3196
 8977              	.LBB753:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8978              		.loc 13 1654 3 discriminator 1 view .LVU3197
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8979              		.loc 13 1656 3 discriminator 1 view .LVU3198
 8980 0036 D6F80080 		ldr	r8, [r6]	@ unaligned
 8981              		.syntax unified
 8982              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8983 003a 98FA2EF8 		shadd16 r8, r8, lr
 8984              	@ 0 "" 2
 8985              	.LVL1038:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8986              		.loc 13 1657 3 discriminator 1 view .LVU3199
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8987              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3200
 8988              		.thumb
 8989              		.syntax unified
 8990              	.LBE753:
 8991              	.LBE752:
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 8992              		.loc 16 210 5 is_stmt 1 discriminator 1 view .LVU3201
 8993              	.LBB754:
 8994              	.LBI754:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8995              		.loc 13 1652 31 discriminator 1 view .LVU3202
 8996              	.LBB755:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8997              		.loc 13 1654 3 discriminator 1 view .LVU3203
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8998              		.loc 13 1656 3 discriminator 1 view .LVU3204
 8999              		.syntax unified
 9000              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9001 003e 98FA2EF8 		shadd16 r8, r8, lr
 9002              	@ 0 "" 2
 9003              	.LVL1039:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9004              		.loc 13 1657 3 discriminator 1 view .LVU3205
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9005              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3206
 9006              		.thumb
 9007              		.syntax unified
 9008              	.LBE755:
 9009              	.LBE754:
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc) ) */
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(T, S);
 9010              		.loc 16 213 5 is_stmt 1 discriminator 1 view .LVU3207
 9011              	.LBB756:
 9012              	.LBI756:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 306


 9013              		.loc 13 1644 31 discriminator 1 view .LVU3208
 9014              	.LBB757:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9015              		.loc 13 1646 3 discriminator 1 view .LVU3209
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9016              		.loc 13 1648 3 discriminator 1 view .LVU3210
 9017              		.syntax unified
 9018              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9019 0042 93FA18FA 		qadd16 r10, r3, r8
 9020              	@ 0 "" 2
 9021              	.LVL1040:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9022              		.loc 13 1649 3 discriminator 1 view .LVU3211
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9023              		.loc 13 1649 3 is_stmt 0 discriminator 1 view .LVU3212
 9024              		.thumb
 9025              		.syntax unified
 9026              	.LBE757:
 9027              	.LBE756:
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc) ) */
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(T, S);
 9028              		.loc 16 216 5 is_stmt 1 discriminator 1 view .LVU3213
 9029              	.LBB758:
 9030              	.LBI758:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9031              		.loc 13 1692 31 discriminator 1 view .LVU3214
 9032              	.LBB759:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9033              		.loc 13 1694 3 discriminator 1 view .LVU3215
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9034              		.loc 13 1696 3 discriminator 1 view .LVU3216
 9035              		.syntax unified
 9036              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9037 0046 D3FA18F9 		qsub16 r9, r3, r8
 9038              	@ 0 "" 2
 9039              	.LVL1041:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9040              		.loc 13 1697 3 discriminator 1 view .LVU3217
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9041              		.loc 13 1697 3 is_stmt 0 discriminator 1 view .LVU3218
 9042              		.thumb
 9043              		.syntax unified
 9044              	.LBE759:
 9045              	.LBE758:
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi1);
 9046              		.loc 16 220 5 is_stmt 1 discriminator 1 view .LVU3219
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9047              		.loc 12 79 3 discriminator 1 view .LVU3220
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9048              		.loc 12 82 3 discriminator 1 view .LVU3221
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9049              		.loc 12 87 3 discriminator 1 view .LVU3222
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 307


 9050              		.loc 16 221 5 discriminator 1 view .LVU3223
 9051              	.LBB760:
 9052              	.LBI760:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9053              		.loc 13 1652 31 discriminator 1 view .LVU3224
 9054              	.LBB761:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9055              		.loc 13 1654 3 discriminator 1 view .LVU3225
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9056              		.loc 13 1656 3 discriminator 1 view .LVU3226
 9057 004a 2B68     		ldr	r3, [r5]	@ unaligned
 9058              		.syntax unified
 9059              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9060 004c 93FA2EF3 		shadd16 r3, r3, lr
 9061              	@ 0 "" 2
 9062              	.LVL1042:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9063              		.loc 13 1657 3 discriminator 1 view .LVU3227
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9064              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3228
 9065              		.thumb
 9066              		.syntax unified
 9067              	.LBE761:
 9068              	.LBE760:
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 9069              		.loc 16 222 5 is_stmt 1 discriminator 1 view .LVU3229
 9070              	.LBB762:
 9071              	.LBI762:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9072              		.loc 13 1652 31 discriminator 1 view .LVU3230
 9073              	.LBB763:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9074              		.loc 13 1654 3 discriminator 1 view .LVU3231
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9075              		.loc 13 1656 3 discriminator 1 view .LVU3232
 9076              		.syntax unified
 9077              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9078 0050 93FA2EF3 		shadd16 r3, r3, lr
 9079              	@ 0 "" 2
 9080              	.LVL1043:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9081              		.loc 13 1657 3 discriminator 1 view .LVU3233
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9082              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3234
 9083              		.thumb
 9084              		.syntax unified
 9085              	.LBE763:
 9086              	.LBE762:
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = read_q15x2 (pSi3);
 9087              		.loc 16 225 5 is_stmt 1 discriminator 1 view .LVU3235
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9088              		.loc 12 79 3 discriminator 1 view .LVU3236
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9089              		.loc 12 82 3 discriminator 1 view .LVU3237
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 308


 9090              		.loc 12 87 3 discriminator 1 view .LVU3238
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 9091              		.loc 16 226 5 discriminator 1 view .LVU3239
 9092              	.LBB764:
 9093              	.LBI764:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9094              		.loc 13 1652 31 discriminator 1 view .LVU3240
 9095              	.LBB765:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9096              		.loc 13 1654 3 discriminator 1 view .LVU3241
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9097              		.loc 13 1656 3 discriminator 1 view .LVU3242
 9098 0054 D4F80080 		ldr	r8, [r4]	@ unaligned
 9099              		.syntax unified
 9100              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9101 0058 98FA2EF8 		shadd16 r8, r8, lr
 9102              	@ 0 "" 2
 9103              	.LVL1044:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9104              		.loc 13 1657 3 discriminator 1 view .LVU3243
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9105              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3244
 9106              		.thumb
 9107              		.syntax unified
 9108              	.LBE765:
 9109              	.LBE764:
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 9110              		.loc 16 227 5 is_stmt 1 discriminator 1 view .LVU3245
 9111              	.LBB766:
 9112              	.LBI766:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9113              		.loc 13 1652 31 discriminator 1 view .LVU3246
 9114              	.LBB767:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9115              		.loc 13 1654 3 discriminator 1 view .LVU3247
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9116              		.loc 13 1656 3 discriminator 1 view .LVU3248
 9117              		.syntax unified
 9118              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9119 005c 98FA2EF8 		shadd16 r8, r8, lr
 9120              	@ 0 "" 2
 9121              	.LVL1045:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9122              		.loc 13 1657 3 discriminator 1 view .LVU3249
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9123              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3250
 9124              		.thumb
 9125              		.syntax unified
 9126              	.LBE767:
 9127              	.LBE766:
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd) ) */
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(T, U);
 9128              		.loc 16 230 5 is_stmt 1 discriminator 1 view .LVU3251
 9129              	.LBB768:
 9130              	.LBI768:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 309


 9131              		.loc 13 1644 31 discriminator 1 view .LVU3252
 9132              	.LBB769:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9133              		.loc 13 1646 3 discriminator 1 view .LVU3253
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9134              		.loc 13 1648 3 discriminator 1 view .LVU3254
 9135              		.syntax unified
 9136              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9137 0060 93FA18F3 		qadd16 r3, r3, r8
 9138              	@ 0 "" 2
 9139              	.LVL1046:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9140              		.loc 13 1649 3 discriminator 1 view .LVU3255
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9141              		.loc 13 1649 3 is_stmt 0 discriminator 1 view .LVU3256
 9142              		.thumb
 9143              		.syntax unified
 9144              	.LBE769:
 9145              	.LBE768:
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi0, __SHADD16(R, T));
 9146              		.loc 16 235 5 is_stmt 1 discriminator 1 view .LVU3257
 9147              	.LBB770:
 9148              	.LBI770:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9149              		.loc 13 1652 31 discriminator 1 view .LVU3258
 9150              	.LBB771:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9151              		.loc 13 1654 3 discriminator 1 view .LVU3259
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9152              		.loc 13 1656 3 discriminator 1 view .LVU3260
 9153              		.syntax unified
 9154              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9155 0064 9AFA23F8 		shadd16 r8, r10, r3
 9156              	@ 0 "" 2
 9157              	.LVL1047:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9158              		.loc 13 1657 3 discriminator 1 view .LVU3261
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9159              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3262
 9160              		.thumb
 9161              		.syntax unified
 9162              	.LBE771:
 9163              	.LBE770:
 9164              	.LBB772:
 9165              	.LBI772:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 9166              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU3263
 9167              	.LBB773:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 9168              		.loc 12 140 3 discriminator 1 view .LVU3264
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9169              		.loc 12 142 3 discriminator 1 view .LVU3265
 9170 0068 47F8048B 		str	r8, [r7], #4	@ unaligned
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 310


 9171              	.LVL1048:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9172              		.loc 12 148 2 discriminator 1 view .LVU3266
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9173              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU3267
 9174              	.LBE773:
 9175              	.LBE772:
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc) - (yb + yd), (xa + xc)- (xb + xd)) */
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSUB16(R, T);
 9176              		.loc 16 238 5 is_stmt 1 discriminator 1 view .LVU3268
 9177              	.LBB774:
 9178              	.LBI774:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9179              		.loc 13 1692 31 discriminator 1 view .LVU3269
 9180              	.LBB775:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9181              		.loc 13 1694 3 discriminator 1 view .LVU3270
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9182              		.loc 13 1696 3 discriminator 1 view .LVU3271
 9183              		.syntax unified
 9184              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9185 006c DAFA13F3 		qsub16 r3, r10, r3
 9186              	@ 0 "" 2
 9187              	.LVL1049:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9188              		.loc 13 1697 3 discriminator 1 view .LVU3272
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9189              		.loc 13 1697 3 is_stmt 0 discriminator 1 view .LVU3273
 9190              		.thumb
 9191              		.syntax unified
 9192              	.LBE775:
 9193              	.LBE774:
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from SIMD Coefficient pointer */
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
 9194              		.loc 16 241 5 is_stmt 1 discriminator 1 view .LVU3274
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9195              		.loc 12 79 3 discriminator 1 view .LVU3275
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9196              		.loc 12 82 3 discriminator 1 view .LVU3276
 9197 0070 51F83080 		ldr	r8, [r1, r0, lsl #3]	@ unaligned
 9198              	.LVL1050:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9199              		.loc 12 87 3 discriminator 1 view .LVU3277
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUAD(C2, R) >> 16U;
 9200              		.loc 16 245 5 discriminator 1 view .LVU3278
 9201              	.LBB776:
 9202              	.LBI776:
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9203              		.loc 13 1890 31 discriminator 1 view .LVU3279
 9204              	.LBB777:
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9205              		.loc 13 1892 3 discriminator 1 view .LVU3280
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 311


1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9206              		.loc 13 1894 3 discriminator 1 view .LVU3281
 9207              		.syntax unified
 9208              	@ 1894 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9209 0074 28FB03FA 		smuad r10, r8, r3
 9210              	@ 0 "" 2
 9211              	.LVL1051:
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9212              		.loc 13 1895 3 discriminator 1 view .LVU3282
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9213              		.loc 13 1895 3 is_stmt 0 discriminator 1 view .LVU3283
 9214              		.thumb
 9215              		.syntax unified
 9216              	.LBE777:
 9217              	.LBE776:
 9218              		.loc 16 245 27 discriminator 1 view .LVU3284
 9219 0078 4FEA1A4A 		lsr	r10, r10, #16
 9220              	.LVL1052:
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSDX(C2, R);
 9221              		.loc 16 247 5 is_stmt 1 discriminator 1 view .LVU3285
 9222              	.LBB778:
 9223              	.LBI778:
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9224              		.loc 13 1964 31 discriminator 1 view .LVU3286
 9225              	.LBB779:
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9226              		.loc 13 1966 3 discriminator 1 view .LVU3287
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9227              		.loc 13 1968 3 discriminator 1 view .LVU3288
 9228              		.syntax unified
 9229              	@ 1968 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9230 007c 48FB13F8 		smusdx r8, r8, r3
 9231              	@ 0 "" 2
 9232              	.LVL1053:
 9233              		.loc 13 1969 3 discriminator 1 view .LVU3289
 9234              		.loc 13 1969 3 is_stmt 0 discriminator 1 view .LVU3290
 9235              		.thumb
 9236              		.syntax unified
 9237              	.LBE779:
 9238              	.LBE778:
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSDX(R, C2) >> 16U;
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUAD(C2, R);
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb, xb) */
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi1);
 9239              		.loc 16 257 5 is_stmt 1 discriminator 1 view .LVU3291
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9240              		.loc 12 79 3 discriminator 1 view .LVU3292
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9241              		.loc 12 82 3 discriminator 1 view .LVU3293
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 312


 9242              		.loc 12 87 3 discriminator 1 view .LVU3294
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 9243              		.loc 16 258 5 discriminator 1 view .LVU3295
 9244              	.LBB780:
 9245              	.LBI780:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9246              		.loc 13 1652 31 discriminator 1 view .LVU3296
 9247              	.LBB781:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9248              		.loc 13 1654 3 discriminator 1 view .LVU3297
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9249              		.loc 13 1656 3 discriminator 1 view .LVU3298
 9250 0080 2B68     		ldr	r3, [r5]	@ unaligned
 9251              	.LVL1054:
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9252              		.loc 13 1656 3 is_stmt 0 discriminator 1 view .LVU3299
 9253              		.syntax unified
 9254              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9255 0082 93FA2EF3 		shadd16 r3, r3, lr
 9256              	@ 0 "" 2
 9257              	.LVL1055:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9258              		.loc 13 1657 3 is_stmt 1 discriminator 1 view .LVU3300
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9259              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3301
 9260              		.thumb
 9261              		.syntax unified
 9262              	.LBE781:
 9263              	.LBE780:
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 9264              		.loc 16 259 5 is_stmt 1 discriminator 1 view .LVU3302
 9265              	.LBB782:
 9266              	.LBI782:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9267              		.loc 13 1652 31 discriminator 1 view .LVU3303
 9268              	.LBB783:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9269              		.loc 13 1654 3 discriminator 1 view .LVU3304
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9270              		.loc 13 1656 3 discriminator 1 view .LVU3305
 9271              		.syntax unified
 9272              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9273 0086 93FA2EF3 		shadd16 r3, r3, lr
 9274              	@ 0 "" 2
 9275              	.LVL1056:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9276              		.loc 13 1657 3 discriminator 1 view .LVU3306
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9277              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3307
 9278              		.thumb
 9279              		.syntax unified
 9280              	.LBE783:
 9281              	.LBE782:
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi1, (q31_t) __PKHBT( out1, out2, 0 ));
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 313


 9282              		.loc 16 263 5 is_stmt 1 discriminator 1 view .LVU3308
 9283              		.loc 16 263 36 is_stmt 0 discriminator 1 view .LVU3309
 9284 008a 4FEA1848 		lsr	r8, r8, #16
 9285              	.LVL1057:
 9286              		.loc 16 263 36 discriminator 1 view .LVU3310
 9287 008e 4FEA0848 		lsl	r8, r8, #16
 9288 0092 4AEA0808 		orr	r8, r10, r8
 9289              	.LVL1058:
 9290              	.LBB784:
 9291              	.LBI784:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 9292              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU3311
 9293              	.LBB785:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 9294              		.loc 12 140 3 discriminator 1 view .LVU3312
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9295              		.loc 12 142 3 discriminator 1 view .LVU3313
 9296 0096 45F8048B 		str	r8, [r5], #4	@ unaligned
 9297              	.LVL1059:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9298              		.loc 12 148 2 discriminator 1 view .LVU3314
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9299              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU3315
 9300              	.LBE785:
 9301              	.LBE784:
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U = packed(yd, xd) */
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = read_q15x2 (pSi3);
 9302              		.loc 16 267 5 is_stmt 1 discriminator 1 view .LVU3316
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9303              		.loc 12 79 3 discriminator 1 view .LVU3317
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9304              		.loc 12 82 3 discriminator 1 view .LVU3318
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9305              		.loc 12 87 3 discriminator 1 view .LVU3319
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 9306              		.loc 16 268 5 discriminator 1 view .LVU3320
 9307              	.LBB786:
 9308              	.LBI786:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9309              		.loc 13 1652 31 discriminator 1 view .LVU3321
 9310              	.LBB787:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9311              		.loc 13 1654 3 discriminator 1 view .LVU3322
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9312              		.loc 13 1656 3 discriminator 1 view .LVU3323
 9313 009a D4F80080 		ldr	r8, [r4]	@ unaligned
 9314              	.LVL1060:
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9315              		.loc 13 1656 3 is_stmt 0 discriminator 1 view .LVU3324
 9316              		.syntax unified
 9317              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9318 009e 98FA2EF8 		shadd16 r8, r8, lr
 9319              	@ 0 "" 2
 9320              	.LVL1061:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 314


 9321              		.loc 13 1657 3 is_stmt 1 discriminator 1 view .LVU3325
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9322              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3326
 9323              		.thumb
 9324              		.syntax unified
 9325              	.LBE787:
 9326              	.LBE786:
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 9327              		.loc 16 269 5 is_stmt 1 discriminator 1 view .LVU3327
 9328              	.LBB788:
 9329              	.LBI788:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9330              		.loc 13 1652 31 discriminator 1 view .LVU3328
 9331              	.LBB789:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9332              		.loc 13 1654 3 discriminator 1 view .LVU3329
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9333              		.loc 13 1656 3 discriminator 1 view .LVU3330
 9334              		.syntax unified
 9335              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9336 00a2 98FA2EFE 		shadd16 lr, r8, lr
 9337              	@ 0 "" 2
 9338              	.LVL1062:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9339              		.loc 13 1657 3 discriminator 1 view .LVU3331
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9340              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3332
 9341              		.thumb
 9342              		.syntax unified
 9343              	.LBE789:
 9344              	.LBE788:
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb-yd, xb-xd) */
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QSUB16(T, U);
 9345              		.loc 16 272 5 is_stmt 1 discriminator 1 view .LVU3333
 9346              	.LBB790:
 9347              	.LBI790:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9348              		.loc 13 1692 31 discriminator 1 view .LVU3334
 9349              	.LBB791:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9350              		.loc 13 1694 3 discriminator 1 view .LVU3335
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9351              		.loc 13 1696 3 discriminator 1 view .LVU3336
 9352              		.syntax unified
 9353              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9354 00a6 D3FA1EF3 		qsub16 r3, r3, lr
 9355              	@ 0 "" 2
 9356              	.LVL1063:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9357              		.loc 13 1697 3 discriminator 1 view .LVU3337
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9358              		.loc 13 1697 3 is_stmt 0 discriminator 1 view .LVU3338
 9359              		.thumb
 9360              		.syntax unified
 9361              	.LBE791:
 9362              	.LBE790:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 315


 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QASX(S, T);
 9363              		.loc 16 276 5 is_stmt 1 discriminator 1 view .LVU3339
 9364              	.LBB792:
 9365              	.LBI792:
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9366              		.loc 13 1740 31 discriminator 1 view .LVU3340
 9367              	.LBB793:
1742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9368              		.loc 13 1742 3 discriminator 1 view .LVU3341
1744:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9369              		.loc 13 1744 3 discriminator 1 view .LVU3342
 9370              		.syntax unified
 9371              	@ 1744 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9372 00aa A9FA13F8 		qasx r8, r9, r3
 9373              	@ 0 "" 2
 9374              	.LVL1064:
1745:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9375              		.loc 13 1745 3 discriminator 1 view .LVU3343
1745:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9376              		.loc 13 1745 3 is_stmt 0 discriminator 1 view .LVU3344
 9377              		.thumb
 9378              		.syntax unified
 9379              	.LBE793:
 9380              	.LBE792:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSAX(S, T);
 9381              		.loc 16 278 5 is_stmt 1 discriminator 1 view .LVU3345
 9382              	.LBB794:
 9383              	.LBI794:
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9384              		.loc 13 1788 31 discriminator 1 view .LVU3346
 9385              	.LBB795:
1790:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9386              		.loc 13 1790 3 discriminator 1 view .LVU3347
1792:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9387              		.loc 13 1792 3 discriminator 1 view .LVU3348
 9388              		.syntax unified
 9389              	@ 1792 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9390 00ae E9FA13F9 		qsax r9, r9, r3
 9391              	@ 0 "" 2
 9392              	.LVL1065:
1793:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9393              		.loc 13 1793 3 discriminator 1 view .LVU3349
1793:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9394              		.loc 13 1793 3 is_stmt 0 discriminator 1 view .LVU3350
 9395              		.thumb
 9396              		.syntax unified
 9397              	.LBE795:
 9398              	.LBE794:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSAX(S, T);
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QASX(S, T);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 316


 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from SIMD Coefficient pointer */
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
 9399              		.loc 16 287 5 is_stmt 1 discriminator 1 view .LVU3351
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9400              		.loc 12 79 3 discriminator 1 view .LVU3352
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9401              		.loc 12 82 3 discriminator 1 view .LVU3353
 9402 00b2 51F82030 		ldr	r3, [r1, r0, lsl #2]	@ unaligned
 9403              	.LVL1066:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9404              		.loc 12 87 3 discriminator 1 view .LVU3354
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUAD(C1, S) >> 16U;
 9405              		.loc 16 292 5 discriminator 1 view .LVU3355
 9406              	.LBB796:
 9407              	.LBI796:
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9408              		.loc 13 1890 31 discriminator 1 view .LVU3356
 9409              	.LBB797:
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9410              		.loc 13 1892 3 discriminator 1 view .LVU3357
1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9411              		.loc 13 1894 3 discriminator 1 view .LVU3358
 9412              		.syntax unified
 9413              	@ 1894 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9414 00b6 23FB09FE 		smuad lr, r3, r9
 9415              	@ 0 "" 2
 9416              	.LVL1067:
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9417              		.loc 13 1895 3 discriminator 1 view .LVU3359
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9418              		.loc 13 1895 3 is_stmt 0 discriminator 1 view .LVU3360
 9419              		.thumb
 9420              		.syntax unified
 9421              	.LBE797:
 9422              	.LBE796:
 9423              		.loc 16 292 27 discriminator 1 view .LVU3361
 9424 00ba 4FEA1E4E 		lsr	lr, lr, #16
 9425              	.LVL1068:
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSDX(C1, S);
 9426              		.loc 16 294 5 is_stmt 1 discriminator 1 view .LVU3362
 9427              	.LBB798:
 9428              	.LBI798:
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9429              		.loc 13 1964 31 discriminator 1 view .LVU3363
 9430              	.LBB799:
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9431              		.loc 13 1966 3 discriminator 1 view .LVU3364
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9432              		.loc 13 1968 3 discriminator 1 view .LVU3365
 9433              		.syntax unified
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 317


 9434              	@ 1968 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9435 00be 43FB19F3 		smusdx r3, r3, r9
 9436              	@ 0 "" 2
 9437              	.LVL1069:
 9438              		.loc 13 1969 3 discriminator 1 view .LVU3366
 9439              		.loc 13 1969 3 is_stmt 0 discriminator 1 view .LVU3367
 9440              		.thumb
 9441              		.syntax unified
 9442              	.LBE799:
 9443              	.LBE798:
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSDX(S, C1) >> 16U;
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUAD(C1, S);
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi2, __PKHBT( out1, out2, 0 ));
 9444              		.loc 16 303 5 is_stmt 1 discriminator 1 view .LVU3368
 9445              		.loc 16 303 28 is_stmt 0 discriminator 1 view .LVU3369
 9446 00c2 1B0C     		lsrs	r3, r3, #16
 9447              	.LVL1070:
 9448              		.loc 16 303 28 discriminator 1 view .LVU3370
 9449 00c4 1B04     		lsls	r3, r3, #16
 9450 00c6 4EEA0303 		orr	r3, lr, r3
 9451              	.LVL1071:
 9452              	.LBB800:
 9453              	.LBI800:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 9454              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU3371
 9455              	.LBB801:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 9456              		.loc 12 140 3 discriminator 1 view .LVU3372
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9457              		.loc 12 142 3 discriminator 1 view .LVU3373
 9458 00ca 46F8043B 		str	r3, [r6], #4	@ unaligned
 9459              	.LVL1072:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9460              		.loc 12 148 2 discriminator 1 view .LVU3374
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9461              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU3375
 9462              	.LBE801:
 9463              	.LBE800:
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co3 & si3 are read from SIMD Coefficient pointer */
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 9464              		.loc 16 306 5 is_stmt 1 discriminator 1 view .LVU3376
 9465              		.loc 16 306 10 is_stmt 0 discriminator 1 view .LVU3377
 9466 00ce 00EB4003 		add	r3, r0, r0, lsl #1
 9467              	.LVL1073:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9468              		.loc 12 79 3 is_stmt 1 discriminator 1 view .LVU3378
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9469              		.loc 12 82 3 discriminator 1 view .LVU3379
 9470 00d2 51F82330 		ldr	r3, [r1, r3, lsl #2]	@ unaligned
 9471              	.LVL1074:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 318


  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9472              		.loc 12 87 3 discriminator 1 view .LVU3380
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUAD(C3, R) >> 16U;
 9473              		.loc 16 311 5 discriminator 1 view .LVU3381
 9474              	.LBB802:
 9475              	.LBI802:
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9476              		.loc 13 1890 31 discriminator 1 view .LVU3382
 9477              	.LBB803:
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9478              		.loc 13 1892 3 discriminator 1 view .LVU3383
1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9479              		.loc 13 1894 3 discriminator 1 view .LVU3384
 9480              		.syntax unified
 9481              	@ 1894 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9482 00d6 23FB08FE 		smuad lr, r3, r8
 9483              	@ 0 "" 2
 9484              	.LVL1075:
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9485              		.loc 13 1895 3 discriminator 1 view .LVU3385
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9486              		.loc 13 1895 3 is_stmt 0 discriminator 1 view .LVU3386
 9487              		.thumb
 9488              		.syntax unified
 9489              	.LBE803:
 9490              	.LBE802:
 9491              		.loc 16 311 27 discriminator 1 view .LVU3387
 9492 00da 4FEA1E4E 		lsr	lr, lr, #16
 9493              	.LVL1076:
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSDX(C3, R);
 9494              		.loc 16 313 5 is_stmt 1 discriminator 1 view .LVU3388
 9495              	.LBB804:
 9496              	.LBI804:
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9497              		.loc 13 1964 31 discriminator 1 view .LVU3389
 9498              	.LBB805:
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9499              		.loc 13 1966 3 discriminator 1 view .LVU3390
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9500              		.loc 13 1968 3 discriminator 1 view .LVU3391
 9501              		.syntax unified
 9502              	@ 1968 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9503 00de 43FB18F3 		smusdx r3, r3, r8
 9504              	@ 0 "" 2
 9505              	.LVL1077:
 9506              		.loc 13 1969 3 discriminator 1 view .LVU3392
 9507              		.loc 13 1969 3 is_stmt 0 discriminator 1 view .LVU3393
 9508              		.thumb
 9509              		.syntax unified
 9510              	.LBE805:
 9511              	.LBE804:
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 319


 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSDX(R, C3) >> 16U;
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUAD(C3, R);
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi3, __PKHBT( out1, out2, 0 ));
 9512              		.loc 16 322 5 is_stmt 1 discriminator 1 view .LVU3394
 9513              		.loc 16 322 28 is_stmt 0 discriminator 1 view .LVU3395
 9514 00e2 1B0C     		lsrs	r3, r3, #16
 9515              	.LVL1078:
 9516              		.loc 16 322 28 discriminator 1 view .LVU3396
 9517 00e4 1B04     		lsls	r3, r3, #16
 9518 00e6 4EEA0303 		orr	r3, lr, r3
 9519              	.LVL1079:
 9520              	.LBB806:
 9521              	.LBI806:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 9522              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU3397
 9523              	.LBB807:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 9524              		.loc 12 140 3 discriminator 1 view .LVU3398
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9525              		.loc 12 142 3 discriminator 1 view .LVU3399
 9526 00ea 44F8043B 		str	r3, [r4], #4	@ unaligned
 9527              	.LVL1080:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9528              		.loc 12 148 2 discriminator 1 view .LVU3400
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9529              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU3401
 9530              	.LBE807:
 9531              	.LBE806:
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
 9532              		.loc 16 325 5 is_stmt 1 discriminator 1 view .LVU3402
 9533              		.loc 16 325 8 is_stmt 0 discriminator 1 view .LVU3403
 9534 00ee 6044     		add	r0, r0, ip
 9535              	.LVL1081:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 9536              		.loc 16 327 11 is_stmt 1 discriminator 1 view .LVU3404
 9537              		.loc 16 327 3 is_stmt 0 discriminator 1 view .LVU3405
 9538 00f0 013A     		subs	r2, r2, #1
 9539              	.LVL1082:
 9540              		.loc 16 327 3 discriminator 1 view .LVU3406
 9541 00f2 99D1     		bne	.L380
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of first stage process */
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of middle stage process */
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 320


 9542              		.loc 16 336 20 view .LVU3407
 9543 00f4 0892     		str	r2, [sp, #32]
 9544              		.loc 16 336 3 is_stmt 1 view .LVU3408
 9545              		.loc 16 336 20 is_stmt 0 view .LVU3409
 9546 00f6 4FEA8C03 		lsl	r3, ip, #2
 9547              	.LVL1083:
 9548              		.loc 16 336 20 view .LVU3410
 9549 00fa 0493     		str	r3, [sp, #16]
 9550              	.LVL1084:
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
 9551              		.loc 16 339 3 is_stmt 1 view .LVU3411
 9552              		.loc 16 339 10 is_stmt 0 view .LVU3412
 9553 00fc 009B     		ldr	r3, [sp]
 9554              	.LVL1085:
 9555              		.loc 16 339 10 view .LVU3413
 9556 00fe 9B08     		lsrs	r3, r3, #2
 9557 0100 0793     		str	r3, [sp, #28]
 9558              	.LVL1086:
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 9559              		.loc 16 177 6 view .LVU3414
 9560 0102 DDF824A0 		ldr	r10, [sp, #36]
 9561              		.loc 16 339 3 view .LVU3415
 9562 0106 6DE0     		b	.L381
 9563              	.LVL1087:
 9564              	.L384:
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0U; j <= (n2 - 1U); j++)
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi0 = pSrc16 + 2 * j;
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi0);
 9565              		.loc 16 366 9 is_stmt 1 discriminator 3 view .LVU3416
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9566              		.loc 12 79 3 discriminator 3 view .LVU3417
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 321


  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9567              		.loc 12 82 3 discriminator 3 view .LVU3418
 9568 0108 3068     		ldr	r0, [r6]	@ unaligned
 9569              	.LVL1088:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9570              		.loc 12 87 3 discriminator 3 view .LVU3419
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = read_q15x2 (pSi2);
 9571              		.loc 16 369 9 discriminator 3 view .LVU3420
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9572              		.loc 12 79 3 discriminator 3 view .LVU3421
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9573              		.loc 12 82 3 discriminator 3 view .LVU3422
 9574 010a 3B68     		ldr	r3, [r7]	@ unaligned
 9575              	.LVL1089:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9576              		.loc 12 87 3 discriminator 3 view .LVU3423
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc), (xa + xc)) */
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __QADD16(T, S);
 9577              		.loc 16 372 9 discriminator 3 view .LVU3424
 9578              	.LBB808:
 9579              	.LBI808:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9580              		.loc 13 1644 31 discriminator 3 view .LVU3425
 9581              	.LBB809:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9582              		.loc 13 1646 3 discriminator 3 view .LVU3426
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9583              		.loc 13 1648 3 discriminator 3 view .LVU3427
 9584              		.syntax unified
 9585              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9586 010c 90FA13FB 		qadd16 fp, r0, r3
 9587              	@ 0 "" 2
 9588              	.LVL1090:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9589              		.loc 13 1649 3 discriminator 3 view .LVU3428
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9590              		.loc 13 1649 3 is_stmt 0 discriminator 3 view .LVU3429
 9591              		.thumb
 9592              		.syntax unified
 9593              	.LBE809:
 9594              	.LBE808:
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya - yc), (xa - xc)) */
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __QSUB16(T, S);
 9595              		.loc 16 375 9 is_stmt 1 discriminator 3 view .LVU3430
 9596              	.LBB810:
 9597              	.LBI810:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9598              		.loc 13 1692 31 discriminator 3 view .LVU3431
 9599              	.LBB811:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9600              		.loc 13 1694 3 discriminator 3 view .LVU3432
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9601              		.loc 13 1696 3 discriminator 3 view .LVU3433
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 322


 9602              		.syntax unified
 9603              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9604 0110 D0FA13F0 		qsub16 r0, r0, r3
 9605              	@ 0 "" 2
 9606              	.LVL1091:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9607              		.loc 13 1697 3 discriminator 3 view .LVU3434
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9608              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU3435
 9609              		.thumb
 9610              		.syntax unified
 9611              	.LBE811:
 9612              	.LBE810:
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi1);
 9613              		.loc 16 379 9 is_stmt 1 discriminator 3 view .LVU3436
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9614              		.loc 12 79 3 discriminator 3 view .LVU3437
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9615              		.loc 12 82 3 discriminator 3 view .LVU3438
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9616              		.loc 12 87 3 discriminator 3 view .LVU3439
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U = read_q15x2 (pSi3);
 9617              		.loc 16 382 9 discriminator 3 view .LVU3440
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9618              		.loc 12 79 3 discriminator 3 view .LVU3441
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9619              		.loc 12 82 3 discriminator 3 view .LVU3442
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9620              		.loc 12 87 3 discriminator 3 view .LVU3443
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed( (yb + yd), (xb + xd)) */
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QADD16(T, U);
 9621              		.loc 16 385 9 discriminator 3 view .LVU3444
 9622              	.LBB812:
 9623              	.LBI812:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9624              		.loc 13 1644 31 discriminator 3 view .LVU3445
 9625              	.LBB813:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9626              		.loc 13 1646 3 discriminator 3 view .LVU3446
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9627              		.loc 13 1648 3 discriminator 3 view .LVU3447
 9628 0114 2A68     		ldr	r2, [r5]	@ unaligned
 9629 0116 2368     		ldr	r3, [r4]	@ unaligned
 9630              		.syntax unified
 9631              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9632 0118 92FA13F2 		qadd16 r2, r2, r3
 9633              	@ 0 "" 2
 9634              	.LVL1092:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9635              		.loc 13 1649 3 discriminator 3 view .LVU3448
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 323


 9636              		.loc 13 1649 3 is_stmt 0 discriminator 3 view .LVU3449
 9637              		.thumb
 9638              		.syntax unified
 9639              	.LBE813:
 9640              	.LBE812:
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(R, T);
 9641              		.loc 16 391 9 is_stmt 1 discriminator 3 view .LVU3450
 9642              	.LBB814:
 9643              	.LBI814:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9644              		.loc 13 1652 31 discriminator 3 view .LVU3451
 9645              	.LBB815:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9646              		.loc 13 1654 3 discriminator 3 view .LVU3452
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9647              		.loc 13 1656 3 discriminator 3 view .LVU3453
 9648              		.syntax unified
 9649              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9650 011c 9BFA22F3 		shadd16 r3, fp, r2
 9651              	@ 0 "" 2
 9652              	.LVL1093:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9653              		.loc 13 1657 3 discriminator 3 view .LVU3454
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9654              		.loc 13 1657 3 is_stmt 0 discriminator 3 view .LVU3455
 9655              		.thumb
 9656              		.syntax unified
 9657              	.LBE815:
 9658              	.LBE814:
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(out1, 0);
 9659              		.loc 16 392 9 is_stmt 1 discriminator 3 view .LVU3456
 9660              	.LBB816:
 9661              	.LBI816:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9662              		.loc 13 1652 31 discriminator 3 view .LVU3457
 9663              	.LBB817:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9664              		.loc 13 1654 3 discriminator 3 view .LVU3458
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9665              		.loc 13 1656 3 discriminator 3 view .LVU3459
 9666 0120 0021     		movs	r1, #0
 9667              		.syntax unified
 9668              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9669 0122 93FA21F3 		shadd16 r3, r3, r1
 9670              	@ 0 "" 2
 9671              	.LVL1094:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9672              		.loc 13 1657 3 discriminator 3 view .LVU3460
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9673              		.loc 13 1657 3 is_stmt 0 discriminator 3 view .LVU3461
 9674              		.thumb
 9675              		.syntax unified
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 324


 9676              	.LBE817:
 9677              	.LBE816:
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi0, out1);
 9678              		.loc 16 393 9 is_stmt 1 discriminator 3 view .LVU3462
 9679              	.LBB818:
 9680              	.LBI818:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 9681              		.loc 12 157 27 discriminator 3 view .LVU3463
 9682              	.LBB819:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9683              		.loc 12 161 3 discriminator 3 view .LVU3464
 9684              		.loc 12 164 3 discriminator 3 view .LVU3465
 9685 0126 3360     		str	r3, [r6]	@ unaligned
 9686              	.LVL1095:
 9687              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU3466
 9688              	.LBE819:
 9689              	.LBE818:
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi0 += 2 * n1;
 9690              		.loc 16 394 9 is_stmt 1 discriminator 3 view .LVU3467
 9691              		.loc 16 394 14 is_stmt 0 discriminator 3 view .LVU3468
 9692 0128 4FEA8A01 		lsl	r1, r10, #2
 9693 012c 06EB8A06 		add	r6, r6, r10, lsl #2
 9694              	.LVL1096:
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc) - (yb + yd), (xa + xc) - (xb + xd)) */
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSUB16(R, T);
 9695              		.loc 16 397 9 is_stmt 1 discriminator 3 view .LVU3469
 9696              	.LBB820:
 9697              	.LBI820:
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9698              		.loc 13 1700 31 discriminator 3 view .LVU3470
 9699              	.LBB821:
1702:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9700              		.loc 13 1702 3 discriminator 3 view .LVU3471
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9701              		.loc 13 1704 3 discriminator 3 view .LVU3472
 9702              		.syntax unified
 9703              	@ 1704 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9704 0130 DBFA22F2 		shsub16 r2, fp, r2
 9705              	@ 0 "" 2
 9706              	.LVL1097:
1705:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9707              		.loc 13 1705 3 discriminator 3 view .LVU3473
1705:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9708              		.loc 13 1705 3 is_stmt 0 discriminator 3 view .LVU3474
 9709              		.thumb
 9710              		.syntax unified
 9711              	.LBE821:
 9712              	.LBE820:
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUAD(C2, R) >> 16U;
 9713              		.loc 16 401 9 is_stmt 1 discriminator 3 view .LVU3475
 9714              	.LBB822:
 9715              	.LBI822:
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 325


 9716              		.loc 13 1890 31 discriminator 3 view .LVU3476
 9717              	.LBB823:
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9718              		.loc 13 1892 3 discriminator 3 view .LVU3477
1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9719              		.loc 13 1894 3 discriminator 3 view .LVU3478
 9720              		.syntax unified
 9721              	@ 1894 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9722 0134 28FB02FB 		smuad fp, r8, r2
 9723              	@ 0 "" 2
 9724              	.LVL1098:
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9725              		.loc 13 1895 3 discriminator 3 view .LVU3479
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9726              		.loc 13 1895 3 is_stmt 0 discriminator 3 view .LVU3480
 9727              		.thumb
 9728              		.syntax unified
 9729              	.LBE823:
 9730              	.LBE822:
 9731              		.loc 16 401 31 discriminator 3 view .LVU3481
 9732 0138 4FEA1B4B 		lsr	fp, fp, #16
 9733              	.LVL1099:
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSDX(C2, R);
 9734              		.loc 16 404 9 is_stmt 1 discriminator 3 view .LVU3482
 9735              	.LBB824:
 9736              	.LBI824:
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9737              		.loc 13 1964 31 discriminator 3 view .LVU3483
 9738              	.LBB825:
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9739              		.loc 13 1966 3 discriminator 3 view .LVU3484
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9740              		.loc 13 1968 3 discriminator 3 view .LVU3485
 9741              		.syntax unified
 9742              	@ 1968 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9743 013c 48FB12F2 		smusdx r2, r8, r2
 9744              	@ 0 "" 2
 9745              	.LVL1100:
 9746              		.loc 13 1969 3 discriminator 3 view .LVU3486
 9747              		.loc 13 1969 3 is_stmt 0 discriminator 3 view .LVU3487
 9748              		.thumb
 9749              		.syntax unified
 9750              	.LBE825:
 9751              	.LBE824:
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSDX(R, C2) >> 16U;
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUAD(C2, R);
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi1);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 326


 9752              		.loc 16 415 9 is_stmt 1 discriminator 3 view .LVU3488
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9753              		.loc 12 79 3 discriminator 3 view .LVU3489
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9754              		.loc 12 82 3 discriminator 3 view .LVU3490
 9755 0140 2B68     		ldr	r3, [r5]	@ unaligned
 9756              	.LVL1101:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9757              		.loc 12 87 3 discriminator 3 view .LVU3491
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi1, __PKHBT( out1, out2, 0 ));
 9758              		.loc 16 420 9 discriminator 3 view .LVU3492
 9759              		.loc 16 420 28 is_stmt 0 discriminator 3 view .LVU3493
 9760 0142 120C     		lsrs	r2, r2, #16
 9761              	.LVL1102:
 9762              		.loc 16 420 28 discriminator 3 view .LVU3494
 9763 0144 1204     		lsls	r2, r2, #16
 9764 0146 4BEA0202 		orr	r2, fp, r2
 9765              	.LVL1103:
 9766              	.LBB826:
 9767              	.LBI826:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 9768              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU3495
 9769              	.LBB827:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9770              		.loc 12 161 3 discriminator 3 view .LVU3496
 9771              		.loc 12 164 3 discriminator 3 view .LVU3497
 9772 014a 2A60     		str	r2, [r5]	@ unaligned
 9773              	.LVL1104:
 9774              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU3498
 9775              	.LBE827:
 9776              	.LBE826:
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi1 += 2 * n1;
 9777              		.loc 16 421 9 is_stmt 1 discriminator 3 view .LVU3499
 9778              		.loc 16 421 14 is_stmt 0 discriminator 3 view .LVU3500
 9779 014c 0D44     		add	r5, r5, r1
 9780              	.LVL1105:
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U = read_q15x2 (pSi3);
 9781              		.loc 16 426 9 is_stmt 1 discriminator 3 view .LVU3501
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9782              		.loc 12 79 3 discriminator 3 view .LVU3502
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9783              		.loc 12 82 3 discriminator 3 view .LVU3503
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9784              		.loc 12 87 3 discriminator 3 view .LVU3504
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed(yb-yd, xb-xd) */
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QSUB16(T, U);
 9785              		.loc 16 429 9 discriminator 3 view .LVU3505
 9786              	.LBB828:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 327


 9787              	.LBI828:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9788              		.loc 13 1692 31 discriminator 3 view .LVU3506
 9789              	.LBB829:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9790              		.loc 13 1694 3 discriminator 3 view .LVU3507
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9791              		.loc 13 1696 3 discriminator 3 view .LVU3508
 9792 014e 2268     		ldr	r2, [r4]	@ unaligned
 9793              	.LVL1106:
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9794              		.loc 13 1696 3 is_stmt 0 discriminator 3 view .LVU3509
 9795              		.syntax unified
 9796              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9797 0150 D3FA12F3 		qsub16 r3, r3, r2
 9798              	@ 0 "" 2
 9799              	.LVL1107:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9800              		.loc 13 1697 3 is_stmt 1 discriminator 3 view .LVU3510
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9801              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU3511
 9802              		.thumb
 9803              		.syntax unified
 9804              	.LBE829:
 9805              	.LBE828:
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHASX(S, T);
 9806              		.loc 16 433 9 is_stmt 1 discriminator 3 view .LVU3512
 9807              	.LBB830:
 9808              	.LBI830:
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9809              		.loc 13 1748 31 discriminator 3 view .LVU3513
 9810              	.LBB831:
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9811              		.loc 13 1750 3 discriminator 3 view .LVU3514
1752:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9812              		.loc 13 1752 3 discriminator 3 view .LVU3515
 9813              		.syntax unified
 9814              	@ 1752 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9815 0154 A0FA23F2 		shasx r2, r0, r3
 9816              	@ 0 "" 2
 9817              	.LVL1108:
1753:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9818              		.loc 13 1753 3 discriminator 3 view .LVU3516
1753:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9819              		.loc 13 1753 3 is_stmt 0 discriminator 3 view .LVU3517
 9820              		.thumb
 9821              		.syntax unified
 9822              	.LBE831:
 9823              	.LBE830:
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHSAX(S, T);
 9824              		.loc 16 436 9 is_stmt 1 discriminator 3 view .LVU3518
 9825              	.LBB832:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 328


 9826              	.LBI832:
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9827              		.loc 13 1796 31 discriminator 3 view .LVU3519
 9828              	.LBB833:
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9829              		.loc 13 1798 3 discriminator 3 view .LVU3520
1800:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9830              		.loc 13 1800 3 discriminator 3 view .LVU3521
 9831              		.syntax unified
 9832              	@ 1800 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9833 0158 E0FA23F0 		shsax r0, r0, r3
 9834              	@ 0 "" 2
 9835              	.LVL1109:
1801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9836              		.loc 13 1801 3 discriminator 3 view .LVU3522
1801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9837              		.loc 13 1801 3 is_stmt 0 discriminator 3 view .LVU3523
 9838              		.thumb
 9839              		.syntax unified
 9840              	.LBE833:
 9841              	.LBE832:
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUAD(C1, S) >> 16U;
 9842              		.loc 16 440 9 is_stmt 1 discriminator 3 view .LVU3524
 9843              	.LBB834:
 9844              	.LBI834:
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9845              		.loc 13 1890 31 discriminator 3 view .LVU3525
 9846              	.LBB835:
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9847              		.loc 13 1892 3 discriminator 3 view .LVU3526
1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9848              		.loc 13 1894 3 discriminator 3 view .LVU3527
 9849              		.syntax unified
 9850              	@ 1894 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9851 015c 29FB00FB 		smuad fp, r9, r0
 9852              	@ 0 "" 2
 9853              	.LVL1110:
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9854              		.loc 13 1895 3 discriminator 3 view .LVU3528
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9855              		.loc 13 1895 3 is_stmt 0 discriminator 3 view .LVU3529
 9856              		.thumb
 9857              		.syntax unified
 9858              	.LBE835:
 9859              	.LBE834:
 9860              		.loc 16 440 31 discriminator 3 view .LVU3530
 9861 0160 4FEA1B4B 		lsr	fp, fp, #16
 9862              	.LVL1111:
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSDX(C1, S);
 9863              		.loc 16 441 9 is_stmt 1 discriminator 3 view .LVU3531
 9864              	.LBB836:
 9865              	.LBI836:
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9866              		.loc 13 1964 31 discriminator 3 view .LVU3532
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 329


 9867              	.LBB837:
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9868              		.loc 13 1966 3 discriminator 3 view .LVU3533
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9869              		.loc 13 1968 3 discriminator 3 view .LVU3534
 9870              		.syntax unified
 9871              	@ 1968 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9872 0164 49FB10F0 		smusdx r0, r9, r0
 9873              	@ 0 "" 2
 9874              	.LVL1112:
 9875              		.loc 13 1969 3 discriminator 3 view .LVU3535
 9876              		.loc 13 1969 3 is_stmt 0 discriminator 3 view .LVU3536
 9877              		.thumb
 9878              		.syntax unified
 9879              	.LBE837:
 9880              	.LBE836:
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSAX(S, T);
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHASX(S, T);
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSDX(S, C1) >> 16U;
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUAD(C1, S);
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi2, __PKHBT( out1, out2, 0 ));
 9881              		.loc 16 457 9 is_stmt 1 discriminator 3 view .LVU3537
 9882              		.loc 16 457 28 is_stmt 0 discriminator 3 view .LVU3538
 9883 0168 000C     		lsrs	r0, r0, #16
 9884              	.LVL1113:
 9885              		.loc 16 457 28 discriminator 3 view .LVU3539
 9886 016a 0004     		lsls	r0, r0, #16
 9887 016c 4BEA0000 		orr	r0, fp, r0
 9888              	.LVL1114:
 9889              	.LBB838:
 9890              	.LBI838:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 9891              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU3540
 9892              	.LBB839:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9893              		.loc 12 161 3 discriminator 3 view .LVU3541
 9894              		.loc 12 164 3 discriminator 3 view .LVU3542
 9895 0170 3860     		str	r0, [r7]	@ unaligned
 9896              	.LVL1115:
 9897              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU3543
 9898              	.LBE839:
 9899              	.LBE838:
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi2 += 2 * n1;
 9900              		.loc 16 458 9 is_stmt 1 discriminator 3 view .LVU3544
 9901              		.loc 16 458 14 is_stmt 0 discriminator 3 view .LVU3545
 9902 0172 0F44     		add	r7, r7, r1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 330


 9903              	.LVL1116:
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUAD(C3, R) >> 16U;
 9904              		.loc 16 463 9 is_stmt 1 discriminator 3 view .LVU3546
 9905              	.LBB840:
 9906              	.LBI840:
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9907              		.loc 13 1890 31 discriminator 3 view .LVU3547
 9908              	.LBB841:
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9909              		.loc 13 1892 3 discriminator 3 view .LVU3548
1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9910              		.loc 13 1894 3 discriminator 3 view .LVU3549
 9911              		.syntax unified
 9912              	@ 1894 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9913 0174 2EFB02F0 		smuad r0, lr, r2
 9914              	@ 0 "" 2
 9915              	.LVL1117:
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9916              		.loc 13 1895 3 discriminator 3 view .LVU3550
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9917              		.loc 13 1895 3 is_stmt 0 discriminator 3 view .LVU3551
 9918              		.thumb
 9919              		.syntax unified
 9920              	.LBE841:
 9921              	.LBE840:
 9922              		.loc 16 463 31 discriminator 3 view .LVU3552
 9923 0178 000C     		lsrs	r0, r0, #16
 9924              	.LVL1118:
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSDX(C3, R);
 9925              		.loc 16 464 9 is_stmt 1 discriminator 3 view .LVU3553
 9926              	.LBB842:
 9927              	.LBI842:
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9928              		.loc 13 1964 31 discriminator 3 view .LVU3554
 9929              	.LBB843:
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9930              		.loc 13 1966 3 discriminator 3 view .LVU3555
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9931              		.loc 13 1968 3 discriminator 3 view .LVU3556
 9932              		.syntax unified
 9933              	@ 1968 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9934 017a 4EFB12F3 		smusdx r3, lr, r2
 9935              	@ 0 "" 2
 9936              	.LVL1119:
 9937              		.loc 13 1969 3 discriminator 3 view .LVU3557
 9938              		.loc 13 1969 3 is_stmt 0 discriminator 3 view .LVU3558
 9939              		.thumb
 9940              		.syntax unified
 9941              	.LBE843:
 9942              	.LBE842:
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSDX(R, C3) >> 16U;
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUAD(C3, R);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 331


 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi3, __PKHBT( out1, out2, 0 ));
 9943              		.loc 16 472 9 is_stmt 1 discriminator 3 view .LVU3559
 9944              		.loc 16 472 28 is_stmt 0 discriminator 3 view .LVU3560
 9945 017e 1B0C     		lsrs	r3, r3, #16
 9946              	.LVL1120:
 9947              		.loc 16 472 28 discriminator 3 view .LVU3561
 9948 0180 1B04     		lsls	r3, r3, #16
 9949 0182 0343     		orrs	r3, r3, r0
 9950              	.LVL1121:
 9951              	.LBB844:
 9952              	.LBI844:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 9953              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU3562
 9954              	.LBB845:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9955              		.loc 12 161 3 discriminator 3 view .LVU3563
 9956              		.loc 12 164 3 discriminator 3 view .LVU3564
 9957 0184 2360     		str	r3, [r4]	@ unaligned
 9958              	.LVL1122:
 9959              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU3565
 9960              	.LBE845:
 9961              	.LBE844:
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi3 += 2 * n1;
 9962              		.loc 16 473 9 is_stmt 1 discriminator 3 view .LVU3566
 9963              		.loc 16 473 14 is_stmt 0 discriminator 3 view .LVU3567
 9964 0186 0C44     		add	r4, r4, r1
 9965              	.LVL1123:
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 9966              		.loc 16 362 33 is_stmt 1 discriminator 3 view .LVU3568
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 9967              		.loc 16 362 36 is_stmt 0 discriminator 3 view .LVU3569
 9968 0188 D444     		add	ip, ip, r10
 9969              	.LVL1124:
 9970              	.L383:
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 9971              		.loc 16 362 20 is_stmt 1 discriminator 1 view .LVU3570
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 9972              		.loc 16 362 7 is_stmt 0 discriminator 1 view .LVU3571
 9973 018a 009B     		ldr	r3, [sp]
 9974 018c 9C45     		cmp	ip, r3
 9975 018e BBD3     		bcc	.L384
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 9976              		.loc 16 346 34 is_stmt 1 discriminator 2 view .LVU3572
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 9977              		.loc 16 346 35 is_stmt 0 discriminator 2 view .LVU3573
 9978 0190 019B     		ldr	r3, [sp, #4]
 9979 0192 0133     		adds	r3, r3, #1
 9980 0194 0193     		str	r3, [sp, #4]
 9981              	.LVL1125:
 9982              	.L382:
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 9983              		.loc 16 346 18 is_stmt 1 discriminator 1 view .LVU3574
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 332


 9984              		.loc 16 346 27 is_stmt 0 discriminator 1 view .LVU3575
 9985 0196 029B     		ldr	r3, [sp, #8]
 9986 0198 013B     		subs	r3, r3, #1
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 9987              		.loc 16 346 5 discriminator 1 view .LVU3576
 9988 019a 019A     		ldr	r2, [sp, #4]
 9989 019c 9342     		cmp	r3, r2
 9990 019e 19D3     		bcc	.L389
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
 9991              		.loc 16 349 7 is_stmt 1 view .LVU3577
 9992              	.LVL1126:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9993              		.loc 12 79 3 view .LVU3578
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9994              		.loc 12 82 3 view .LVU3579
 9995 01a0 0699     		ldr	r1, [sp, #24]
 9996 01a2 039A     		ldr	r2, [sp, #12]
 9997 01a4 51F82290 		ldr	r9, [r1, r2, lsl #2]	@ unaligned
 9998              	.LVL1127:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 9999              		.loc 12 87 3 view .LVU3580
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 10000              		.loc 16 350 7 view .LVU3581
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10001              		.loc 12 79 3 view .LVU3582
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10002              		.loc 12 82 3 view .LVU3583
 10003 01a8 51F83280 		ldr	r8, [r1, r2, lsl #3]	@ unaligned
 10004              	.LVL1128:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10005              		.loc 12 87 3 view .LVU3584
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 10006              		.loc 16 351 7 view .LVU3585
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 10007              		.loc 16 351 12 is_stmt 0 view .LVU3586
 10008 01ac 02EB4203 		add	r3, r2, r2, lsl #1
 10009              	.LVL1129:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10010              		.loc 12 79 3 is_stmt 1 view .LVU3587
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10011              		.loc 12 82 3 view .LVU3588
 10012 01b0 51F823E0 		ldr	lr, [r1, r3, lsl #2]	@ unaligned
 10013              	.LVL1130:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10014              		.loc 12 87 3 view .LVU3589
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 10015              		.loc 16 354 7 view .LVU3590
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 10016              		.loc 16 354 10 is_stmt 0 view .LVU3591
 10017 01b4 049B     		ldr	r3, [sp, #16]
 10018 01b6 D318     		adds	r3, r2, r3
 10019 01b8 0393     		str	r3, [sp, #12]
 10020              	.LVL1131:
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 10021              		.loc 16 356 7 is_stmt 1 view .LVU3592
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 10022              		.loc 16 356 21 is_stmt 0 view .LVU3593
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 333


 10023 01ba 059B     		ldr	r3, [sp, #20]
 10024              	.LVL1132:
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 10025              		.loc 16 356 21 view .LVU3594
 10026 01bc 019A     		ldr	r2, [sp, #4]
 10027 01be 03EB8206 		add	r6, r3, r2, lsl #2
 10028              	.LVL1133:
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 10029              		.loc 16 357 7 is_stmt 1 view .LVU3595
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 10030              		.loc 16 357 19 is_stmt 0 view .LVU3596
 10031 01c2 029B     		ldr	r3, [sp, #8]
 10032 01c4 06EB8305 		add	r5, r6, r3, lsl #2
 10033              	.LVL1134:
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 10034              		.loc 16 358 7 is_stmt 1 view .LVU3597
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 10035              		.loc 16 358 19 is_stmt 0 view .LVU3598
 10036 01c8 06EBC307 		add	r7, r6, r3, lsl #3
 10037              	.LVL1135:
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 10038              		.loc 16 359 7 is_stmt 1 view .LVU3599
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 10039              		.loc 16 359 19 is_stmt 0 view .LVU3600
 10040 01cc 07EB8304 		add	r4, r7, r3, lsl #2
 10041              	.LVL1136:
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 10042              		.loc 16 362 7 is_stmt 1 view .LVU3601
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 10043              		.loc 16 362 15 is_stmt 0 view .LVU3602
 10044 01d0 9446     		mov	ip, r2
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 10045              		.loc 16 362 7 view .LVU3603
 10046 01d2 DAE7     		b	.L383
 10047              	.LVL1137:
 10048              	.L389:
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       }
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     }
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2U;
 10049              		.loc 16 477 5 is_stmt 1 discriminator 2 view .LVU3604
 10050              		.loc 16 477 22 is_stmt 0 discriminator 2 view .LVU3605
 10051 01d4 049B     		ldr	r3, [sp, #16]
 10052 01d6 9B00     		lsls	r3, r3, #2
 10053 01d8 0493     		str	r3, [sp, #16]
 10054              	.LVL1138:
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 10055              		.loc 16 339 33 is_stmt 1 discriminator 2 view .LVU3606
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 10056              		.loc 16 339 35 is_stmt 0 discriminator 2 view .LVU3607
 10057 01da 079B     		ldr	r3, [sp, #28]
 10058              	.LVL1139:
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 10059              		.loc 16 339 35 discriminator 2 view .LVU3608
 10060 01dc 9B08     		lsrs	r3, r3, #2
 10061 01de 0793     		str	r3, [sp, #28]
 10062              	.LVL1140:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 334


 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 10063              		.loc 16 343 8 discriminator 2 view .LVU3609
 10064 01e0 DDF808A0 		ldr	r10, [sp, #8]
 10065              	.LVL1141:
 10066              	.L381:
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 10067              		.loc 16 339 25 is_stmt 1 discriminator 1 view .LVU3610
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 10068              		.loc 16 339 3 is_stmt 0 discriminator 1 view .LVU3611
 10069 01e4 079B     		ldr	r3, [sp, #28]
 10070 01e6 042B     		cmp	r3, #4
 10071 01e8 06D9     		bls	.L390
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
 10072              		.loc 16 342 5 is_stmt 1 view .LVU3612
 10073              	.LVL1142:
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 10074              		.loc 16 343 5 view .LVU3613
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 10075              		.loc 16 343 8 is_stmt 0 view .LVU3614
 10076 01ea 4FEA9A03 		lsr	r3, r10, #2
 10077 01ee 0293     		str	r3, [sp, #8]
 10078              	.LVL1143:
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 10079              		.loc 16 344 5 is_stmt 1 view .LVU3615
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 10080              		.loc 16 346 5 view .LVU3616
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 10081              		.loc 16 346 12 is_stmt 0 view .LVU3617
 10082 01f0 089B     		ldr	r3, [sp, #32]
 10083              	.LVL1144:
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 10084              		.loc 16 346 12 view .LVU3618
 10085 01f2 0193     		str	r3, [sp, #4]
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 10086              		.loc 16 344 8 view .LVU3619
 10087 01f4 0393     		str	r3, [sp, #12]
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 10088              		.loc 16 346 5 view .LVU3620
 10089 01f6 CEE7     		b	.L382
 10090              	.LVL1145:
 10091              	.L390:
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 10092              		.loc 16 346 5 view .LVU3621
 10093 01f8 099E     		ldr	r6, [sp, #36]
 10094 01fa 059B     		ldr	r3, [sp, #20]
 10095              	.LVL1146:
 10096              	.L387:
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of middle stage process */
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point */
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point */
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point */
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 335


 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = fftLen >> 2;
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ptr1 = &pSrc16[0];
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 10097              		.loc 16 495 3 is_stmt 1 discriminator 1 view .LVU3622
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xa (real), ya(imag) input */
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xaya = read_q15x2_ia ((q15_t **) &ptr1);
 10098              		.loc 16 498 5 discriminator 1 view .LVU3623
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10099              		.loc 12 98 3 discriminator 1 view .LVU3624
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10100              		.loc 12 101 3 discriminator 1 view .LVU3625
 10101 01fc 1A68     		ldr	r2, [r3]	@ unaligned
 10102              	.LVL1147:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 10103              		.loc 12 106 2 discriminator 1 view .LVU3626
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10104              		.loc 12 107 2 discriminator 1 view .LVU3627
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xb (real), yb(imag) input */
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xbyb = read_q15x2_ia ((q15_t **) &ptr1);
 10105              		.loc 16 501 5 discriminator 1 view .LVU3628
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10106              		.loc 12 98 3 discriminator 1 view .LVU3629
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10107              		.loc 12 101 3 discriminator 1 view .LVU3630
 10108 01fe 5968     		ldr	r1, [r3, #4]	@ unaligned
 10109              	.LVL1148:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 10110              		.loc 12 106 2 discriminator 1 view .LVU3631
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10111              		.loc 12 107 2 discriminator 1 view .LVU3632
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xc (real), yc(imag) input */
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xcyc = read_q15x2_ia ((q15_t **) &ptr1);
 10112              		.loc 16 504 5 discriminator 1 view .LVU3633
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10113              		.loc 12 98 3 discriminator 1 view .LVU3634
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10114              		.loc 12 101 3 discriminator 1 view .LVU3635
 10115 0200 9F68     		ldr	r7, [r3, #8]	@ unaligned
 10116              	.LVL1149:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 10117              		.loc 12 106 2 discriminator 1 view .LVU3636
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10118              		.loc 12 107 2 discriminator 1 view .LVU3637
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xd (real), yd(imag) input */
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xdyd = read_q15x2_ia ((q15_t **) &ptr1);
 10119              		.loc 16 507 5 discriminator 1 view .LVU3638
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10120              		.loc 12 98 3 discriminator 1 view .LVU3639
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 336


 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10121              		.loc 12 101 3 discriminator 1 view .LVU3640
 10122 0202 DC68     		ldr	r4, [r3, #12]	@ unaligned
 10123              	.LVL1150:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 10124              		.loc 12 106 2 discriminator 1 view .LVU3641
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10125              		.loc 12 107 2 discriminator 1 view .LVU3642
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc)) */
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(xaya, xcyc);
 10126              		.loc 16 510 5 discriminator 1 view .LVU3643
 10127              	.LBB846:
 10128              	.LBI846:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10129              		.loc 13 1644 31 discriminator 1 view .LVU3644
 10130              	.LBB847:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10131              		.loc 13 1646 3 discriminator 1 view .LVU3645
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10132              		.loc 13 1648 3 discriminator 1 view .LVU3646
 10133              		.syntax unified
 10134              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10135 0204 92FA17F0 		qadd16 r0, r2, r7
 10136              	@ 0 "" 2
 10137              	.LVL1151:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10138              		.loc 13 1649 3 discriminator 1 view .LVU3647
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10139              		.loc 13 1649 3 is_stmt 0 discriminator 1 view .LVU3648
 10140              		.thumb
 10141              		.syntax unified
 10142              	.LBE847:
 10143              	.LBE846:
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 10144              		.loc 16 513 5 is_stmt 1 discriminator 1 view .LVU3649
 10145              	.LBB848:
 10146              	.LBI848:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10147              		.loc 13 1644 31 discriminator 1 view .LVU3650
 10148              	.LBB849:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10149              		.loc 13 1646 3 discriminator 1 view .LVU3651
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10150              		.loc 13 1648 3 discriminator 1 view .LVU3652
 10151              		.syntax unified
 10152              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10153 0208 91FA14F5 		qadd16 r5, r1, r4
 10154              	@ 0 "" 2
 10155              	.LVL1152:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10156              		.loc 13 1649 3 discriminator 1 view .LVU3653
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10157              		.loc 13 1649 3 is_stmt 0 discriminator 1 view .LVU3654
 10158              		.thumb
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 337


 10159              		.syntax unified
 10160              	.LBE849:
 10161              	.LBE848:
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* pointer updation for writing */
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ptr1 = ptr1 - 8U;
 10162              		.loc 16 516 5 is_stmt 1 discriminator 1 view .LVU3655
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHADD16(R, T));
 10163              		.loc 16 521 5 discriminator 1 view .LVU3656
 10164              	.LBB850:
 10165              	.LBI850:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10166              		.loc 13 1652 31 discriminator 1 view .LVU3657
 10167              	.LBB851:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10168              		.loc 13 1654 3 discriminator 1 view .LVU3658
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10169              		.loc 13 1656 3 discriminator 1 view .LVU3659
 10170              		.syntax unified
 10171              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10172 020c 90FA25F5 		shadd16 r5, r0, r5
 10173              	@ 0 "" 2
 10174              	.LVL1153:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10175              		.loc 13 1657 3 discriminator 1 view .LVU3660
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10176              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3661
 10177              		.thumb
 10178              		.syntax unified
 10179              	.LBE851:
 10180              	.LBE850:
 10181              	.LBB852:
 10182              	.LBI852:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 10183              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU3662
 10184              	.LBB853:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 10185              		.loc 12 140 3 discriminator 1 view .LVU3663
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10186              		.loc 12 142 3 discriminator 1 view .LVU3664
 10187 0210 1D60     		str	r5, [r3]	@ unaligned
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10188              		.loc 12 148 2 discriminator 1 view .LVU3665
 10189              	.LVL1154:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10190              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU3666
 10191              	.LBE853:
 10192              	.LBE852:
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 10193              		.loc 16 524 5 is_stmt 1 discriminator 1 view .LVU3667
 10194              	.LBB854:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 338


 10195              	.LBI854:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10196              		.loc 13 1644 31 discriminator 1 view .LVU3668
 10197              	.LBB855:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10198              		.loc 13 1646 3 discriminator 1 view .LVU3669
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10199              		.loc 13 1648 3 discriminator 1 view .LVU3670
 10200              		.syntax unified
 10201              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10202 0212 91FA14F5 		qadd16 r5, r1, r4
 10203              	@ 0 "" 2
 10204              	.LVL1155:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10205              		.loc 13 1649 3 discriminator 1 view .LVU3671
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10206              		.loc 13 1649 3 is_stmt 0 discriminator 1 view .LVU3672
 10207              		.thumb
 10208              		.syntax unified
 10209              	.LBE855:
 10210              	.LBE854:
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSUB16(R, T));
 10211              		.loc 16 528 5 is_stmt 1 discriminator 1 view .LVU3673
 10212              	.LBB856:
 10213              	.LBI856:
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10214              		.loc 13 1700 31 discriminator 1 view .LVU3674
 10215              	.LBB857:
1702:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10216              		.loc 13 1702 3 discriminator 1 view .LVU3675
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10217              		.loc 13 1704 3 discriminator 1 view .LVU3676
 10218              		.syntax unified
 10219              	@ 1704 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10220 0216 D0FA25F0 		shsub16 r0, r0, r5
 10221              	@ 0 "" 2
 10222              	.LVL1156:
1705:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10223              		.loc 13 1705 3 discriminator 1 view .LVU3677
1705:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10224              		.loc 13 1705 3 is_stmt 0 discriminator 1 view .LVU3678
 10225              		.thumb
 10226              		.syntax unified
 10227              	.LBE857:
 10228              	.LBE856:
 10229              	.LBB858:
 10230              	.LBI858:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 10231              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU3679
 10232              	.LBB859:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 10233              		.loc 12 140 3 discriminator 1 view .LVU3680
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10234              		.loc 12 142 3 discriminator 1 view .LVU3681
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 339


 10235 021a 5860     		str	r0, [r3, #4]	@ unaligned
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10236              		.loc 12 148 2 discriminator 1 view .LVU3682
 10237              	.LVL1157:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10238              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU3683
 10239              	.LBE859:
 10240              	.LBE858:
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc)) */
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(xaya, xcyc);
 10241              		.loc 16 531 5 is_stmt 1 discriminator 1 view .LVU3684
 10242              	.LBB860:
 10243              	.LBI860:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10244              		.loc 13 1692 31 discriminator 1 view .LVU3685
 10245              	.LBB861:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10246              		.loc 13 1694 3 discriminator 1 view .LVU3686
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10247              		.loc 13 1696 3 discriminator 1 view .LVU3687
 10248              		.syntax unified
 10249              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10250 021c D2FA17F2 		qsub16 r2, r2, r7
 10251              	@ 0 "" 2
 10252              	.LVL1158:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10253              		.loc 13 1697 3 discriminator 1 view .LVU3688
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10254              		.loc 13 1697 3 is_stmt 0 discriminator 1 view .LVU3689
 10255              		.thumb
 10256              		.syntax unified
 10257              	.LBE861:
 10258              	.LBE860:
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed( (yb - yd), (xb - xd))  */
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __QSUB16(xbyb, xdyd);
 10259              		.loc 16 535 5 is_stmt 1 discriminator 1 view .LVU3690
 10260              	.LBB862:
 10261              	.LBI862:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10262              		.loc 13 1692 31 discriminator 1 view .LVU3691
 10263              	.LBB863:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10264              		.loc 13 1694 3 discriminator 1 view .LVU3692
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10265              		.loc 13 1696 3 discriminator 1 view .LVU3693
 10266              		.syntax unified
 10267              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10268 0220 D1FA14F1 		qsub16 r1, r1, r4
 10269              	@ 0 "" 2
 10270              	.LVL1159:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10271              		.loc 13 1697 3 discriminator 1 view .LVU3694
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10272              		.loc 13 1697 3 is_stmt 0 discriminator 1 view .LVU3695
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 340


 10273              		.thumb
 10274              		.syntax unified
 10275              	.LBE863:
 10276              	.LBE862:
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSAX(S, U));
 10277              		.loc 16 540 5 is_stmt 1 discriminator 1 view .LVU3696
 10278              	.LBB864:
 10279              	.LBI864:
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10280              		.loc 13 1796 31 discriminator 1 view .LVU3697
 10281              	.LBB865:
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10282              		.loc 13 1798 3 discriminator 1 view .LVU3698
1800:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10283              		.loc 13 1800 3 discriminator 1 view .LVU3699
 10284              		.syntax unified
 10285              	@ 1800 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10286 0224 E2FA21F0 		shsax r0, r2, r1
 10287              	@ 0 "" 2
 10288              	.LVL1160:
1801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10289              		.loc 13 1801 3 discriminator 1 view .LVU3700
1801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10290              		.loc 13 1801 3 is_stmt 0 discriminator 1 view .LVU3701
 10291              		.thumb
 10292              		.syntax unified
 10293              	.LBE865:
 10294              	.LBE864:
 10295              	.LBB866:
 10296              	.LBI866:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 10297              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU3702
 10298              	.LBB867:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 10299              		.loc 12 140 3 discriminator 1 view .LVU3703
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10300              		.loc 12 142 3 discriminator 1 view .LVU3704
 10301 0228 9860     		str	r0, [r3, #8]	@ unaligned
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10302              		.loc 12 148 2 discriminator 1 view .LVU3705
 10303              	.LVL1161:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10304              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU3706
 10305              	.LBE867:
 10306              	.LBE866:
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHASX(S, U));
 10307              		.loc 16 544 5 is_stmt 1 discriminator 1 view .LVU3707
 10308              	.LBB868:
 10309              	.LBI868:
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 341


 10310              		.loc 13 1748 31 discriminator 1 view .LVU3708
 10311              	.LBB869:
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10312              		.loc 13 1750 3 discriminator 1 view .LVU3709
1752:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10313              		.loc 13 1752 3 discriminator 1 view .LVU3710
 10314              		.syntax unified
 10315              	@ 1752 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10316 022a A2FA21F2 		shasx r2, r2, r1
 10317              	@ 0 "" 2
 10318              	.LVL1162:
1753:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10319              		.loc 13 1753 3 discriminator 1 view .LVU3711
1753:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10320              		.loc 13 1753 3 is_stmt 0 discriminator 1 view .LVU3712
 10321              		.thumb
 10322              		.syntax unified
 10323              	.LBE869:
 10324              	.LBE868:
 10325              	.LBB870:
 10326              	.LBI870:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 10327              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU3713
 10328              	.LBB871:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 10329              		.loc 12 140 3 discriminator 1 view .LVU3714
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10330              		.loc 12 142 3 discriminator 1 view .LVU3715
 10331 022e DA60     		str	r2, [r3, #12]	@ unaligned
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10332              		.loc 12 148 2 discriminator 1 view .LVU3716
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10333              		.loc 12 148 8 is_stmt 0 discriminator 1 view .LVU3717
 10334 0230 1033     		adds	r3, r3, #16
 10335              	.LVL1163:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10336              		.loc 12 148 8 discriminator 1 view .LVU3718
 10337              	.LBE871:
 10338              	.LBE870:
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHASX(S, U));
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSAX(S, U));
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 10339              		.loc 16 555 11 is_stmt 1 discriminator 1 view .LVU3719
 10340              		.loc 16 555 3 is_stmt 0 discriminator 1 view .LVU3720
 10341 0232 013E     		subs	r6, r6, #1
 10342              	.LVL1164:
 10343              		.loc 16 555 3 discriminator 1 view .LVU3721
 10344 0234 E2D1     		bne	.L387
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 342


 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage process */
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t R0, R1, S0, S1, T0, T1, U0, U1;
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t Co1, Si1, Co2, Si2, Co3, Si3, out1, out2;
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t n1, n2, ic, i0, i1, i2, i3, j, k;
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0U;
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   i0 = 0U;
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  start of first stage process */
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2U] >> 2U;
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2U) + 1U] >> 2U;
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2U] >> 2U;
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2U) + 1U] >> 2U;
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 343


 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) */
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16U);
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R1 = (xa + xc) */
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16U);
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc) */
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16);
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S1 = (xa - xc) */
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16);
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U] >> 2U;
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U] >> 2U;
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U] >> 2U;
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1] >> 2U;
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd) */
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16U);
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T1 = (xb + xd) */
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16U);
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd) */
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R1 = (xa + xc) - (xb + xd) */
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(R0 - T0, 16U);
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(R1 - T1, 16U);
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from Coefficient pointer */
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co2 = pCoef16[2U * ic * 2U];
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si2 = pCoef16[(2U * ic * 2U) + 1];
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co2 * R0 + Si2 * R1) >> 16U);
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((-Si2 * R0 + Co2 * R1) >> 16U);
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb, T1 =  xb */
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U] >> 2;
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1] >> 2;
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2U] = out1;
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2U) + 1] = out2;
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 344


 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U0 = yd, U1 = xd */
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U] >> 2;
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1] >> 2;
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb-yd */
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16);
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T1 = xb-xd */
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16);
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R1 = (ya-yc) + (xb- xd),  R0 = (xa-xc) - (yb-yd)) */
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (q15_t) __SSAT((q31_t) (S0 - T1), 16);
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (q15_t) __SSAT((q31_t) (S1 + T0), 16);
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S1 = (ya-yc) - (xb- xd), S0 = (xa-xc) + (yb-yd)) */
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = (q15_t) __SSAT(((q31_t) S0 + T1), 16U);
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = (q15_t) __SSAT(((q31_t) S1 - T0), 16U);
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from Coefficient pointer */
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co1 = pCoef16[ic * 2U];
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si1 = pCoef16[(ic * 2U) + 1];
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Si1 * S1 + Co1 * S0) >> 16);
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((-Si1 * S0 + Co1 * S1) >> 16);
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2U] = out1;
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2U) + 1] = out2;
 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Co3 & si3 are read from Coefficient pointer */
 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co3 = pCoef16[3U * (ic * 2U)];
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si3 = pCoef16[(3U * (ic * 2U)) + 1];
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd)* Co3 + (ya+xb-yc-xd)* (si3) */
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Si3 * R1 + Co3 * R0) >> 16U);
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd)* Co3 - (xa-yb-xc+yd)* (si3) */
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((-Si3 * R0 + Co3 * R1) >> 16U);
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2U] = out1;
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2U) + 1] = out2;
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Updating input index */
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i0 = i0 + 1U;
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of first stage process */
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of middle stage process */
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 345


 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2U;
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0U; j <= (n2 - 1U); j++)
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co1 = pCoef16[ic * 2U];
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si1 = pCoef16[(ic * 2U) + 1U];
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co2 = pCoef16[2U * (ic * 2U)];
 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si2 = pCoef16[(2U * (ic * 2U)) + 1U];
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co3 = pCoef16[3U * (ic * 2U)];
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si3 = pCoef16[(3U * (ic * 2U)) + 1U];
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  index calculation for the input as, */
 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
 757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i1 = i0 + n2;
 758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i2 = i1 + n2;
 759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i3 = i2 + n2;
 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
 763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i0 * 2U];
 764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i0 * 2U) + 1U];
 765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = pSrc16[i2 * 2U];
 768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = pSrc16[(i2 * 2U) + 1U];
 769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc), R1 = (xa + xc) */
 771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = __SSAT(T0 + S0, 16);
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = __SSAT(T1 + S1, 16);
 773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S0 = (ya - yc), S1 =(xa - xc) */
 775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = __SSAT(T0 - S0, 16);
 776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = __SSAT(T1 - S1, 16);
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2U];
 781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2U) + 1U];
 782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2U];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 346


 785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2U) + 1U];
 786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = (yb + yd), T1 = (xb + xd) */
 789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 + U0, 16);
 790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 + U1, 16);
 791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
 793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
 795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
 796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = ((R0 >> 1U) + (T0 >> 1U)) >> 1U;
 797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = ((R1 >> 1U) + (T1 >> 1U)) >> 1U;
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i0 * 2U] = out1;
 800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(2U * i0) + 1U] = out2;
 801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (R0 >> 1U) - (T0 >> 1U);
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (R1 >> 1U) - (T1 >> 1U);
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
 807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co2 * R0 + Si2 * R1) >> 16U);
 808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 810:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((-Si2 * R0 + Co2 * R1) >> 16U);
 811:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
 813:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 814:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2U];
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2U) + 1U];
 816:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 817:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
 818:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 819:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 820:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i1 * 2U] = out1;
 821:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i1 * 2U) + 1U] = out2;
 822:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 823:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
 824:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 825:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 826:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2U];
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2U) + 1U];
 828:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 829:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = yb-yd, T1 = xb-xd */
 830:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 - U0, 16);
 831:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 - U1, 16);
 832:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 833:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya-yc) + (xb- xd), R1 = (xa-xc) - (yb-yd)) */
 834:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (S0 >> 1U) - (T1 >> 1U);
 835:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (S1 >> 1U) + (T0 >> 1U);
 836:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 837:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S0 = (ya-yc) - (xb- xd), S1 = (xa-xc) + (yb-yd)) */
 838:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = (S0 >> 1U) + (T1 >> 1U);
 839:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = (S1 >> 1U) - (T0 >> 1U);
 840:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 841:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 347


 842:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co1 * S0 + Si1 * S1) >> 16U);
 843:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 844:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((-Si1 * S0 + Co1 * S1) >> 16U);
 845:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 846:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 847:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 848:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i2 * 2U] = out1;
 849:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i2 * 2U) + 1U] = out2;
 850:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 851:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
 852:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Si3 * R1 + Co3 * R0) >> 16U);
 853:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 854:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((-Si3 * R0 + Co3 * R1) >> 16U);
 855:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa-yb-xc+yd)* Co3 + (ya+xb-yc-xd)* (si3) */
 856:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya+xb-yc-xd)* Co3 - (xa-yb-xc+yd)* (si3) */
 857:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i3 * 2U] = out1;
 858:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i3 * 2U) + 1U] = out2;
 859:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       }
 860:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     }
 861:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 862:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2U;
 863:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 864:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of middle stage process */
 865:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 866:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 867:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
 868:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point */
 869:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point */
 870:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point */
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 872:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
 873:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 874:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
 875:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 876:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
 877:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 878:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
 879:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (i0 = 0U; i0 <= (fftLen - n1); i0 += n1)
 880:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 881:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
 882:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
 883:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
 884:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
 885:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
 886:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 887:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
 888:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
 889:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2U];
 890:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2U) + 1U];
 891:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 892:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
 893:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2U];
 894:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2U) + 1U];
 895:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 896:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc), R1 = (xa + xc) */
 897:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16U);
 898:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16U);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 348


 899:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 900:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc), S1 = (xa - xc) */
 901:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16U);
 902:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16U);
 903:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 904:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 905:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 906:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U];
 907:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U];
 908:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 909:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U];
 910:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U];
 911:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 912:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd), T1 = (xb + xd)) */
 913:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16U);
 914:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16U);
 915:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 916:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
 917:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 918:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 919:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
 920:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
 921:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 922:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
 923:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (R0 >> 1U) - (T0 >> 1U);
 924:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (R1 >> 1U) - (T1 >> 1U);
 925:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 926:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U];
 927:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U];
 928:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 929:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/4 sample */
 930:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
 931:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
 932:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2U] = R0;
 933:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2U) + 1U] = R1;
 934:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 935:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 936:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U];
 937:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U];
 938:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb - yd), T1 = (xb - xd)  */
 939:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16U);
 940:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16U);
 941:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 942:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/2 sample */
 943:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
 944:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
 945:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2U] = (S0 >> 1U) + (T1 >> 1U);
 946:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2U) + 1U] = (S1 >> 1U) - (T0 >> 1U);
 947:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 948:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + 3fftLen/4 sample */
 949:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
 950:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
 951:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2U] = (S0 >> 1U) - (T1 >> 1U);
 952:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2U) + 1U] = (S1 >> 1U) + (T0 >> 1U);
 953:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 954:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 955:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 349


 956:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage process */
 957:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 958:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
 959:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
 960:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
 961:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
 962:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 963:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 964:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 965:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** }
 10345              		.loc 16 965 1 view .LVU3722
 10346 0236 0BB0     		add	sp, sp, #44
 10347              	.LCFI64:
 10348              		.cfi_def_cfa_offset 36
 10349              	.LVL1165:
 10350              		.loc 16 965 1 view .LVU3723
 10351              		@ sp needed
 10352 0238 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 10353              		.loc 16 965 1 view .LVU3724
 10354              		.cfi_endproc
 10355              	.LFE155:
 10357              		.section	.text.arm_cfft_radix4by2_q15,"ax",%progbits
 10358              		.align	1
 10359              		.global	arm_cfft_radix4by2_q15
 10360              		.syntax unified
 10361              		.thumb
 10362              		.thumb_func
 10364              	arm_cfft_radix4by2_q15:
 10365              	.LVL1166:
 10366              	.LFB133:
 10367              		.file 17 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * Title:        arm_cfft_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * Description:  Combined Radix Decimation in Q15 Frequency CFFT processing function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  * limitations under the License.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 350


  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #include "arm_vec_fft.h"
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** static void _arm_radix4_butterfly_q15_mve(
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     const arm_cfft_instance_q15 * S,
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15_t   *pSrc,
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32_t fftLen)
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** {
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15x8_t vecTmp0, vecTmp1;
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15x8_t vecSum0, vecDiff0, vecSum1, vecDiff1;
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15x8_t vecA, vecB, vecC, vecD;
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15x8_t vecW;
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32_t  blkCnt;
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32_t  n1, n2;
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32_t  stage = 0;
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     int32_t  iter = 1;
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     static const uint32_t strides[4] = {
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         (0 - 16) * sizeof(q15_t *), (4 - 16) * sizeof(q15_t *),
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         (8 - 16) * sizeof(q15_t *), (12 - 16) * sizeof(q15_t *)
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     };
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     /*
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      * Process first stages
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      * Each stage in middle stages provides two down scaling of the input
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      */
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     n2 = fftLen;
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     n1 = n2;
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     n2 >>= 2u;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     for (int k = fftLen / 4u; k > 1; k >>= 2u)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     {
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         for (int i = 0; i < iter; i++)
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         {
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t const *p_rearranged_twiddle_tab_stride2 =
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 &S->rearranged_twiddle_stride2[
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 S->rearranged_twiddle_tab_stride2_arr[stage]];
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t const *p_rearranged_twiddle_tab_stride3 = &S->rearranged_twiddle_stride3[
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 S->rearranged_twiddle_tab_stride3_arr[stage]];
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t const *p_rearranged_twiddle_tab_stride1 =
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 &S->rearranged_twiddle_stride1[
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 S->rearranged_twiddle_tab_stride1_arr[stage]];
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t const *pW1, *pW2, *pW3;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t    *inA = pSrc + CMPLX_DIM * i * n1;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t    *inB = inA + n2 * CMPLX_DIM;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t    *inC = inB + n2 * CMPLX_DIM;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t    *inD = inC + n2 * CMPLX_DIM;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             pW1 = p_rearranged_twiddle_tab_stride1;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             pW2 = p_rearranged_twiddle_tab_stride2;
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             pW3 = p_rearranged_twiddle_tab_stride3;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 351


  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             blkCnt = n2 / 4;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             /*
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****              * load 4 x q15 complex pair
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****              */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             vecA = vldrhq_s16(inA);
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             vecC = vldrhq_s16(inC);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             while (blkCnt > 0U)
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             {
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecB = vldrhq_s16(inB);
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecD = vldrhq_s16(inD);
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecSum0 = vhaddq(vecA, vecC);
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecDiff0 = vhsubq(vecA, vecC);
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecSum1 = vhaddq(vecB, vecD);
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecDiff1 = vhsubq(vecB, vecD);
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 1 1 1 ] * [ A B C D ]' .* 1
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp0 = vhaddq(vecSum0, vecSum1);
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vst1q(inA, vecTmp0);
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 inA += 8;
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 -1 1 -1 ] * [ A B C D ]'
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp0 = vhsubq(vecSum0, vecSum1);
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 -1 1 -1 ] * [ A B C D ]'.* W2
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecW = vld1q(pW2);
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 pW2 += 8;
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp1 = MVE_CMPLX_MULT_FX_AxB(vecW, vecTmp0);
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vst1q(inB, vecTmp1);
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 inB += 8;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 -i -1 +i ] * [ A B C D ]'
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp0 = MVE_CMPLX_SUB_FX_A_ixB(vecDiff0, vecDiff1);
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 -i -1 +i ] * [ A B C D ]'.* W1
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecW = vld1q(pW1);
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 pW1 += 8;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp1 = MVE_CMPLX_MULT_FX_AxB(vecW, vecTmp0);
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vst1q(inC, vecTmp1);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 inC += 8;
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 +i -1 -i ] * [ A B C D ]'
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp0 = MVE_CMPLX_ADD_FX_A_ixB(vecDiff0, vecDiff1);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 +i -1 -i ] * [ A B C D ]'.* W3
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecW = vld1q(pW3);
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 pW3 += 8;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 352


 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp1 = MVE_CMPLX_MULT_FX_AxB(vecW, vecTmp0);
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vst1q(inD, vecTmp1);
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 inD += 8;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecA = vldrhq_s16(inA);
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecC = vldrhq_s16(inC);
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 blkCnt--;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             }
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         }
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         n1 = n2;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         n2 >>= 2u;
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         iter = iter << 2;
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         stage++;
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     }
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     /*
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      * start of Last stage process
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      */
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32x4_t vecScGathAddr = vld1q_u32 (strides);
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     vecScGathAddr = vecScGathAddr + (uint32_t) pSrc;
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     /*
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      * load scheduling
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     vecA = (q15x8_t) vldrwq_gather_base_wb_s32(&vecScGathAddr, 64);
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     vecC = (q15x8_t) vldrwq_gather_base_s32(vecScGathAddr, 8);
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     blkCnt = (fftLen >> 4);
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     while (blkCnt > 0U)
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     {
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecSum0 = vhaddq(vecA, vecC);
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecDiff0 = vhsubq(vecA, vecC);
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecB = (q15x8_t) vldrwq_gather_base_s32(vecScGathAddr, 4);
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecD = (q15x8_t) vldrwq_gather_base_s32(vecScGathAddr, 12);
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecSum1 = vhaddq(vecB, vecD);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecDiff1 = vhsubq(vecB, vecD);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         /*
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****          * pre-load for next iteration
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****          */
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecA = (q15x8_t) vldrwq_gather_base_wb_s32(&vecScGathAddr, 64);
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecC = (q15x8_t) vldrwq_gather_base_s32(vecScGathAddr, 8);
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecTmp0 = vhaddq(vecSum0, vecSum1);
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64, (q15x8_t) vecTmp0);
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecTmp0 = vhsubq(vecSum0, vecSum1);
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64 + 4, (q15x8_t) vecTmp0);
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecTmp0 = MVE_CMPLX_SUB_FX_A_ixB(vecDiff0, vecDiff1);
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64 + 8, (q15x8_t) vecTmp0);
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecTmp0 = MVE_CMPLX_ADD_FX_A_ixB(vecDiff0, vecDiff1);
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64 + 12, (q15x8_t) vecTmp0);
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 353


 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         blkCnt--;
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     }
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** }
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** static void arm_cfft_radix4by2_q15_mve(const arm_cfft_instance_q15 *S, q15_t *pSrc, uint32_t fftLen
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** {
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32_t n2;
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15_t *pIn0;
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15_t *pIn1;
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     const q15_t *pCoef = S->pTwiddle;
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32_t     blkCnt;
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15x8_t    vecIn0, vecIn1, vecSum, vecDiff;
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15x8_t    vecCmplxTmp, vecTw;
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15_t  const *pCoefVec;
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     n2 = fftLen >> 1;
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     pIn0 = pSrc;
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     pIn1 = pSrc + fftLen;
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     pCoefVec = pCoef;
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     blkCnt = n2 / 4;
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     while (blkCnt > 0U)
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     {
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn0 = *(q15x8_t *) pIn0;
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn1 = *(q15x8_t *) pIn1;
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn0 = vecIn0 >> 1;
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn1 = vecIn1 >> 1;
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecSum = vhaddq(vecIn0, vecIn1);
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vst1q(pIn0, vecSum);
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         pIn0 += 8;
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecTw = vld1q(pCoefVec);
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         pCoefVec += 8;
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecDiff = vhsubq(vecIn0, vecIn1);
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecCmplxTmp = MVE_CMPLX_MULT_FX_AxConjB(vecDiff, vecTw);
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vst1q(pIn1, vecCmplxTmp);
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         pIn1 += 8;
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         blkCnt--;
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     }
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     _arm_radix4_butterfly_q15_mve(S, pSrc, n2);
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     _arm_radix4_butterfly_q15_mve(S, pSrc + fftLen, n2);
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     pIn0 = pSrc;
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     blkCnt = (fftLen << 1) >> 3;
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     while (blkCnt > 0U)
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     {
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn0 = *(q15x8_t *) pIn0;
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn0 = vecIn0 << 1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 354


 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vst1q(pIn0, vecIn0);
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         pIn0 += 8;
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         blkCnt--;
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     }
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     /*
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      * tail
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      * (will be merged thru tail predication)
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      */
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     blkCnt = (fftLen << 1) & 7;
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     if (blkCnt > 0U)
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     {
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         mve_pred16_t p0 = vctp16q(blkCnt);
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn0 = *(q15x8_t *) pIn0;
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn0 = vecIn0 << 1;
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vstrhq_p(pIn0, vecIn0, p0);
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     }
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** }
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** static void _arm_radix4_butterfly_inverse_q15_mve(const arm_cfft_instance_q15 *S,q15_t *pSrc, uint3
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** {
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15x8_t vecTmp0, vecTmp1;
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15x8_t vecSum0, vecDiff0, vecSum1, vecDiff1;
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15x8_t vecA, vecB, vecC, vecD;
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15x8_t vecW;
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32_t  blkCnt;
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32_t  n1, n2;
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32_t  stage = 0;
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     int32_t  iter = 1;
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     static const uint32_t strides[4] = {
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         (0 - 16) * sizeof(q15_t *), (4 - 16) * sizeof(q15_t *),
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         (8 - 16) * sizeof(q15_t *), (12 - 16) * sizeof(q15_t *)
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     };
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     /*
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      * Process first stages
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      * Each stage in middle stages provides two down scaling of the input
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      */
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     n2 = fftLen;
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     n1 = n2;
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     n2 >>= 2u;
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     for (int k = fftLen / 4u; k > 1; k >>= 2u)
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     {
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         for (int i = 0; i < iter; i++)
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         {
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t const *p_rearranged_twiddle_tab_stride2 =
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 &S->rearranged_twiddle_stride2[
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 S->rearranged_twiddle_tab_stride2_arr[stage]];
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t const *p_rearranged_twiddle_tab_stride3 = &S->rearranged_twiddle_stride3[
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 S->rearranged_twiddle_tab_stride3_arr[stage]];
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t const *p_rearranged_twiddle_tab_stride1 =
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 &S->rearranged_twiddle_stride1[
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 S->rearranged_twiddle_tab_stride1_arr[stage]];
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t const *pW1, *pW2, *pW3;
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t    *inA = pSrc + CMPLX_DIM * i * n1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 355


 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t    *inB = inA + n2 * CMPLX_DIM;
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t    *inC = inB + n2 * CMPLX_DIM;
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             q15_t    *inD = inC + n2 * CMPLX_DIM;
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             pW1 = p_rearranged_twiddle_tab_stride1;
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             pW2 = p_rearranged_twiddle_tab_stride2;
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             pW3 = p_rearranged_twiddle_tab_stride3;
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             blkCnt = n2 / 4;
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             /*
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****              * load 4 x q15 complex pair
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****              */
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             vecA = vldrhq_s16(inA);
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             vecC = vldrhq_s16(inC);
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             while (blkCnt > 0U)
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             {
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecB = vldrhq_s16(inB);
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecD = vldrhq_s16(inD);
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecSum0 = vhaddq(vecA, vecC);
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecDiff0 = vhsubq(vecA, vecC);
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecSum1 = vhaddq(vecB, vecD);
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecDiff1 = vhsubq(vecB, vecD);
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 1 1 1 ] * [ A B C D ]' .* 1
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp0 = vhaddq(vecSum0, vecSum1);
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vst1q(inA, vecTmp0);
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 inA += 8;
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 -1 1 -1 ] * [ A B C D ]'
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp0 = vhsubq(vecSum0, vecSum1);
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 -1 1 -1 ] * [ A B C D ]'.* W2
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecW = vld1q(pW2);
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 pW2 += 8;
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp1 = MVE_CMPLX_MULT_FX_AxConjB(vecTmp0, vecW);
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vst1q(inB, vecTmp1);
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 inB += 8;
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 -i -1 +i ] * [ A B C D ]'
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp0 = MVE_CMPLX_ADD_FX_A_ixB(vecDiff0, vecDiff1);
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 -i -1 +i ] * [ A B C D ]'.* W1
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecW = vld1q(pW1);
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 pW1 += 8;
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp1 = MVE_CMPLX_MULT_FX_AxConjB(vecTmp0, vecW);
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vst1q(inC, vecTmp1);
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 inC += 8;
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 +i -1 -i ] * [ A B C D ]'
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 356


 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp0 = MVE_CMPLX_SUB_FX_A_ixB(vecDiff0, vecDiff1);
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 /*
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  * [ 1 +i -1 -i ] * [ A B C D ]'.* W3
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                  */
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecW = vld1q(pW3);
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 pW3 += 8;
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecTmp1 = MVE_CMPLX_MULT_FX_AxConjB(vecTmp0, vecW);
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vst1q(inD, vecTmp1);
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 inD += 8;
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecA = vldrhq_s16(inA);
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 vecC = vldrhq_s16(inC);
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 blkCnt--;
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             }
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         }
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         n1 = n2;
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         n2 >>= 2u;
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         iter = iter << 2;
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         stage++;
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     }
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     /*
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      * start of Last stage process
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      */
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32x4_t vecScGathAddr = vld1q_u32(strides);
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     vecScGathAddr = vecScGathAddr + (uint32_t) pSrc;
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     /*
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      * load scheduling
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      */
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     vecA = (q15x8_t) vldrwq_gather_base_wb_s32(&vecScGathAddr, 64);
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     vecC = (q15x8_t) vldrwq_gather_base_s32(vecScGathAddr, 8);
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     blkCnt = (fftLen >> 4);
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     while (blkCnt > 0U)
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     {
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecSum0 = vhaddq(vecA, vecC);
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecDiff0 = vhsubq(vecA, vecC);
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecB = (q15x8_t) vldrwq_gather_base_s32(vecScGathAddr, 4);
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecD = (q15x8_t) vldrwq_gather_base_s32(vecScGathAddr, 12);
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecSum1 = vhaddq(vecB, vecD);
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecDiff1 = vhsubq(vecB, vecD);
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         /*
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****          * pre-load for next iteration
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****          */
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecA = (q15x8_t) vldrwq_gather_base_wb_s32(&vecScGathAddr, 64);
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecC = (q15x8_t) vldrwq_gather_base_s32(vecScGathAddr, 8);
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecTmp0 = vhaddq(vecSum0, vecSum1);
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64, (q15x8_t) vecTmp0);
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecTmp0 = vhsubq(vecSum0, vecSum1);
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64 + 4, (q15x8_t) vecTmp0);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 357


 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecTmp0 = MVE_CMPLX_ADD_FX_A_ixB(vecDiff0, vecDiff1);
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64 + 8, (q15x8_t) vecTmp0);
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecTmp0 = MVE_CMPLX_SUB_FX_A_ixB(vecDiff0, vecDiff1);
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64 + 12, (q15x8_t) vecTmp0);
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         blkCnt--;
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     }
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** }
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** static void arm_cfft_radix4by2_inverse_q15_mve(const arm_cfft_instance_q15 *S, q15_t *pSrc, uint32_
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** {
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32_t n2;
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15_t *pIn0;
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15_t *pIn1;
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     const q15_t *pCoef = S->pTwiddle;
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     uint32_t     blkCnt;
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15x8_t    vecIn0, vecIn1, vecSum, vecDiff;
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15x8_t    vecCmplxTmp, vecTw;
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     q15_t  const *pCoefVec;
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     n2 = fftLen >> 1;
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     pIn0 = pSrc;
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     pIn1 = pSrc + fftLen;
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     pCoefVec = pCoef;
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     blkCnt = n2 / 4;
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     while (blkCnt > 0U)
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     {
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn0 = *(q15x8_t *) pIn0;
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn1 = *(q15x8_t *) pIn1;
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn0 = vecIn0 >> 1;
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn1 = vecIn1 >> 1;
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecSum = vhaddq(vecIn0, vecIn1);
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vst1q(pIn0, vecSum);
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         pIn0 += 8;
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecTw = vld1q(pCoefVec);
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         pCoefVec += 8;
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecDiff = vhsubq(vecIn0, vecIn1);
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecCmplxTmp = vqrdmlsdhq(vuninitializedq_s16() , vecDiff, vecTw);
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecCmplxTmp = vqrdmladhxq(vecCmplxTmp, vecDiff, vecTw);
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vst1q(pIn1, vecCmplxTmp);
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         pIn1 += 8;
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         blkCnt--;
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     }
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     _arm_radix4_butterfly_inverse_q15_mve(S, pSrc, n2);
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 358


 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     _arm_radix4_butterfly_inverse_q15_mve(S, pSrc + fftLen, n2);
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     pIn0 = pSrc;
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     blkCnt = (fftLen << 1) >> 3;
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     while (blkCnt > 0U)
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     {
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn0 = *(q15x8_t *) pIn0;
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn0 = vecIn0 << 1;
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vst1q(pIn0, vecIn0);
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         pIn0 += 8;
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         blkCnt--;
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     }
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     /*
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      * tail
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      * (will be merged thru tail predication)
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      */
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     blkCnt = (fftLen << 1) & 7;
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     while (blkCnt > 0U)
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     {
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         mve_pred16_t p0 = vctp16q(blkCnt);
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn0 = *(q15x8_t *) pIn0;
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vecIn0 = vecIn0 << 1;
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         vstrhq_p(pIn0, vecIn0, p0);
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     }
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** }
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** /**
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @ingroup groupTransforms
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  */
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** /**
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @addtogroup ComplexFFT
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @{
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  */
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** /**
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @brief         Processing function for Q15 complex FFT.
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @param[in]     S               points to an instance of Q15 CFFT structure
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @param[in,out] p1              points to the complex data buffer of size <code>2*fftLen</code>. P
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @param[in]     ifftFlag       flag that selects transform direction
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                    - value = 0: forward transform
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                    - value = 1: inverse transform
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                    - value = 0: disables bit reversal of output
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                    - value = 1: enables bit reversal of output
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @return        none
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  */
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** void arm_cfft_q15(
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   const arm_cfft_instance_q15 * S,
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t * pSrc,
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint8_t ifftFlag,
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint8_t bitReverseFlag)
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** {
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t fftLen = S->fftLen;
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         if (ifftFlag == 1U) {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 359


 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             switch (fftLen) {
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 16:
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 64:
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 256:
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 1024:
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 4096:
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 _arm_radix4_butterfly_inverse_q15_mve(S, pSrc, fftLen);
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 break;
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 32:
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 128:
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 512:
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 2048:
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 arm_cfft_radix4by2_inverse_q15_mve(S, pSrc, fftLen);
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 break;
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             }
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         } else {
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             switch (fftLen) {
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 16:
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 64:
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 256:
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 1024:
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 4096:
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 _arm_radix4_butterfly_q15_mve(S, pSrc, fftLen);
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 break;
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 32:
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 128:
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 512:
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             case 2048:
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 arm_cfft_radix4by2_q15_mve(S, pSrc, fftLen);
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                 break;
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             }
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         }
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         if (bitReverseFlag)
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         {
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****             arm_bitreversal_16_inpl_mve((uint16_t*)pSrc, S->bitRevLength, S->pBitRevTable);
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         }
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** }
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #else
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** extern void arm_radix4_butterfly_q15(
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t * pSrc,
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t fftLen,
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   const q15_t * pCoef,
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t twidCoefModifier);
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** extern void arm_radix4_butterfly_inverse_q15(
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t * pSrc,
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t fftLen,
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   const q15_t * pCoef,
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 360


 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t twidCoefModifier);
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** extern void arm_bitreversal_16(
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint16_t * pSrc,
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   const uint16_t bitRevLen,
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   const uint16_t * pBitRevTable);
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** void arm_cfft_radix4by2_q15(
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t * pSrc,
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t fftLen,
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   const q15_t * pCoef);
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** void arm_cfft_radix4by2_inverse_q15(
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t * pSrc,
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t fftLen,
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   const q15_t * pCoef);
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** /**
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @ingroup groupTransforms
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  */
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** /**
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @addtogroup ComplexFFT
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @{
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  */
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** /**
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @brief         Processing function for Q15 complex FFT.
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @param[in]     S               points to an instance of Q15 CFFT structure
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @param[in,out] p1              points to the complex data buffer of size <code>2*fftLen</code>. P
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @param[in]     ifftFlag       flag that selects transform direction
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                    - value = 0: forward transform
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                    - value = 1: inverse transform
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                    - value = 0: disables bit reversal of output
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                    - value = 1: enables bit reversal of output
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @return        none
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  */
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** void arm_cfft_q15(
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   const arm_cfft_instance_q15 * S,
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t * p1,
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint8_t ifftFlag,
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint8_t bitReverseFlag)
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** {
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   uint32_t L = S->fftLen;
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   if (ifftFlag == 1U)
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      switch (L)
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      {
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 16:
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 64:
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 256:
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 1024:
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 4096:
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        arm_radix4_butterfly_inverse_q15 ( p1, L, (q15_t*)S->pTwiddle, 1 );
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 361


 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 32:
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 128:
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 512:
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 2048:
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        arm_cfft_radix4by2_inverse_q15 ( p1, L, S->pTwiddle );
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      }
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   }
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   else
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      switch (L)
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      {
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 16:
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 64:
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 256:
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 1024:
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 4096:
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        arm_radix4_butterfly_q15  ( p1, L, (q15_t*)S->pTwiddle, 1 );
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 32:
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 128:
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 512:
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      case 2048:
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        arm_cfft_radix4by2_q15  ( p1, L, S->pTwiddle );
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      }
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   }
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   if ( bitReverseFlag )
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     arm_bitreversal_16 ((uint16_t*) p1, S->bitRevLength, S->pBitRevTable);
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** }
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** /**
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   @} end of ComplexFFT group
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****  */
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** void arm_cfft_radix4by2_q15(
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t * pSrc,
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t fftLen,
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   const q15_t * pCoef)
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** {
 10368              		.loc 17 697 1 is_stmt 1 view -0
 10369              		.cfi_startproc
 10370              		@ args = 0, pretend = 0, frame = 0
 10371              		@ frame_needed = 0, uses_anonymous_args = 0
 10372              		.loc 17 697 1 is_stmt 0 view .LVU3726
 10373 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 10374              	.LCFI65:
 10375              		.cfi_def_cfa_offset 32
 10376              		.cfi_offset 3, -32
 10377              		.cfi_offset 4, -28
 10378              		.cfi_offset 5, -24
 10379              		.cfi_offset 6, -20
 10380              		.cfi_offset 7, -16
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 362


 10381              		.cfi_offset 8, -12
 10382              		.cfi_offset 9, -8
 10383              		.cfi_offset 14, -4
 10384 0004 0546     		mov	r5, r0
 10385 0006 1746     		mov	r7, r2
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t i;
 10386              		.loc 17 698 9 is_stmt 1 view .LVU3727
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t n2;
 10387              		.loc 17 699 9 view .LVU3728
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t p0, p1, p2, p3;
 10388              		.loc 17 700 9 view .LVU3729
 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #if defined (ARM_MATH_DSP)
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q31_t T, S, R;
 10389              		.loc 17 702 9 view .LVU3730
 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q31_t coeff, out1, out2;
 10390              		.loc 17 703 9 view .LVU3731
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   const q15_t *pC = pCoef;
 10391              		.loc 17 704 3 view .LVU3732
 10392              	.LVL1167:
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t *pSi = pSrc;
 10393              		.loc 17 705 9 view .LVU3733
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t *pSl = pSrc + fftLen;
 10394              		.loc 17 706 9 view .LVU3734
 10395              		.loc 17 706 27 is_stmt 0 view .LVU3735
 10396 0008 00EB4108 		add	r8, r0, r1, lsl #1
 10397              	.LVL1168:
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #else
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t l;
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t xt, yt, cosVal, sinVal;
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #endif
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   n2 = fftLen >> 1U;
 10398              		.loc 17 712 3 is_stmt 1 view .LVU3736
 10399              		.loc 17 712 6 is_stmt 0 view .LVU3737
 10400 000c 4E08     		lsrs	r6, r1, #1
 10401              	.LVL1169:
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #if defined (ARM_MATH_DSP)
 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   for (i = n2; i > 0; i--)
 10402              		.loc 17 716 3 is_stmt 1 view .LVU3738
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #else
 10403              		.loc 17 706 16 is_stmt 0 view .LVU3739
 10404 000e 4046     		mov	r0, r8
 10405              	.LVL1170:
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t *pSl = pSrc + fftLen;
 10406              		.loc 17 705 16 view .LVU3740
 10407 0010 2946     		mov	r1, r5
 10408              	.LVL1171:
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t *pSi = pSrc;
 10409              		.loc 17 704 16 view .LVU3741
 10410 0012 9446     		mov	ip, r2
 10411              		.loc 17 716 10 view .LVU3742
 10412 0014 3446     		mov	r4, r6
 10413              		.loc 17 716 3 view .LVU3743
 10414 0016 1BE0     		b	.L392
 10415              	.LVL1172:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 363


 10416              	.L393:
 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****       coeff = read_q15x2_ia ((q15_t **) &pC);
 10417              		.loc 17 718 7 is_stmt 1 view .LVU3744
 10418              	.LBB872:
 10419              	.LBI872:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 10420              		.loc 12 95 28 view .LVU3745
 10421              	.LBB873:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10422              		.loc 12 98 3 view .LVU3746
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10423              		.loc 12 101 3 view .LVU3747
 10424 0018 5CF8043B 		ldr	r3, [ip], #4	@ unaligned
 10425              	.LVL1173:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 10426              		.loc 12 106 2 view .LVU3748
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10427              		.loc 12 107 2 view .LVU3749
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10428              		.loc 12 107 2 is_stmt 0 view .LVU3750
 10429              	.LBE873:
 10430              	.LBE872:
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****       T = read_q15x2 (pSi);
 10431              		.loc 17 720 7 is_stmt 1 view .LVU3751
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10432              		.loc 12 79 3 view .LVU3752
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10433              		.loc 12 82 3 view .LVU3753
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10434              		.loc 12 87 3 view .LVU3754
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****       T = __SHADD16(T, 0); /* this is just a SIMD arithmetic shift right by 1 */
 10435              		.loc 17 721 7 view .LVU3755
 10436              	.LBB874:
 10437              	.LBI874:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10438              		.loc 13 1652 31 view .LVU3756
 10439              	.LBB875:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10440              		.loc 13 1654 3 view .LVU3757
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10441              		.loc 13 1656 3 view .LVU3758
 10442 001c 0A68     		ldr	r2, [r1]	@ unaligned
 10443 001e 4FF0000E 		mov	lr, #0
 10444              		.syntax unified
 10445              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10446 0022 92FA2EF2 		shadd16 r2, r2, lr
 10447              	@ 0 "" 2
 10448              	.LVL1174:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10449              		.loc 13 1657 3 view .LVU3759
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10450              		.loc 13 1657 3 is_stmt 0 view .LVU3760
 10451              		.thumb
 10452              		.syntax unified
 10453              	.LBE875:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 364


 10454              	.LBE874:
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****       S = read_q15x2 (pSl);
 10455              		.loc 17 723 7 is_stmt 1 view .LVU3761
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10456              		.loc 12 79 3 view .LVU3762
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10457              		.loc 12 82 3 view .LVU3763
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10458              		.loc 12 87 3 view .LVU3764
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****       S = __SHADD16(S, 0); /* this is just a SIMD arithmetic shift right by 1 */
 10459              		.loc 17 724 7 view .LVU3765
 10460              	.LBB876:
 10461              	.LBI876:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10462              		.loc 13 1652 31 view .LVU3766
 10463              	.LBB877:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10464              		.loc 13 1654 3 view .LVU3767
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10465              		.loc 13 1656 3 view .LVU3768
 10466 0026 D0F80090 		ldr	r9, [r0]	@ unaligned
 10467              		.syntax unified
 10468              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10469 002a 99FA2EF9 		shadd16 r9, r9, lr
 10470              	@ 0 "" 2
 10471              	.LVL1175:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10472              		.loc 13 1657 3 view .LVU3769
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10473              		.loc 13 1657 3 is_stmt 0 view .LVU3770
 10474              		.thumb
 10475              		.syntax unified
 10476              	.LBE877:
 10477              	.LBE876:
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****       R = __QSUB16(T, S);
 10478              		.loc 17 726 7 is_stmt 1 view .LVU3771
 10479              	.LBB878:
 10480              	.LBI878:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10481              		.loc 13 1692 31 view .LVU3772
 10482              	.LBB879:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10483              		.loc 13 1694 3 view .LVU3773
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10484              		.loc 13 1696 3 view .LVU3774
 10485              		.syntax unified
 10486              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10487 002e D2FA19FE 		qsub16 lr, r2, r9
 10488              	@ 0 "" 2
 10489              	.LVL1176:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10490              		.loc 13 1697 3 view .LVU3775
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10491              		.loc 13 1697 3 is_stmt 0 view .LVU3776
 10492              		.thumb
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 365


 10493              		.syntax unified
 10494              	.LBE879:
 10495              	.LBE878:
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****       write_q15x2_ia (&pSi, __SHADD16(T, S));
 10496              		.loc 17 728 7 is_stmt 1 view .LVU3777
 10497              	.LBB880:
 10498              	.LBI880:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10499              		.loc 13 1652 31 view .LVU3778
 10500              	.LBB881:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10501              		.loc 13 1654 3 view .LVU3779
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10502              		.loc 13 1656 3 view .LVU3780
 10503              		.syntax unified
 10504              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10505 0032 92FA29F2 		shadd16 r2, r2, r9
 10506              	@ 0 "" 2
 10507              	.LVL1177:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10508              		.loc 13 1657 3 view .LVU3781
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10509              		.loc 13 1657 3 is_stmt 0 view .LVU3782
 10510              		.thumb
 10511              		.syntax unified
 10512              	.LBE881:
 10513              	.LBE880:
 10514              	.LBB882:
 10515              	.LBI882:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 10516              		.loc 12 136 27 is_stmt 1 view .LVU3783
 10517              	.LBB883:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 10518              		.loc 12 140 3 view .LVU3784
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10519              		.loc 12 142 3 view .LVU3785
 10520 0036 41F8042B 		str	r2, [r1], #4	@ unaligned
 10521              	.LVL1178:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10522              		.loc 12 148 2 view .LVU3786
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10523              		.loc 12 148 2 is_stmt 0 view .LVU3787
 10524              	.LBE883:
 10525              	.LBE882:
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****       out1 = __SMUAD(coeff, R) >> 16U;
 10526              		.loc 17 731 7 is_stmt 1 view .LVU3788
 10527              	.LBB884:
 10528              	.LBI884:
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10529              		.loc 13 1890 31 view .LVU3789
 10530              	.LBB885:
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10531              		.loc 13 1892 3 view .LVU3790
1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 366


 10532              		.loc 13 1894 3 view .LVU3791
 10533              		.syntax unified
 10534              	@ 1894 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10535 003a 23FB0EF2 		smuad r2, r3, lr
 10536              	@ 0 "" 2
 10537              	.LVL1179:
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10538              		.loc 13 1895 3 view .LVU3792
1895:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10539              		.loc 13 1895 3 is_stmt 0 view .LVU3793
 10540              		.thumb
 10541              		.syntax unified
 10542              	.LBE885:
 10543              	.LBE884:
 10544              		.loc 17 731 32 view .LVU3794
 10545 003e 120C     		lsrs	r2, r2, #16
 10546              	.LVL1180:
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****       out2 = __SMUSDX(coeff, R);
 10547              		.loc 17 732 7 is_stmt 1 view .LVU3795
 10548              	.LBB886:
 10549              	.LBI886:
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10550              		.loc 13 1964 31 view .LVU3796
 10551              	.LBB887:
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10552              		.loc 13 1966 3 view .LVU3797
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10553              		.loc 13 1968 3 view .LVU3798
 10554              		.syntax unified
 10555              	@ 1968 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10556 0040 43FB1EF3 		smusdx r3, r3, lr
 10557              	@ 0 "" 2
 10558              	.LVL1181:
 10559              		.loc 13 1969 3 view .LVU3799
 10560              		.loc 13 1969 3 is_stmt 0 view .LVU3800
 10561              		.thumb
 10562              		.syntax unified
 10563              	.LBE887:
 10564              	.LBE886:
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #else
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****       out1 = __SMUSDX(R, coeff) >> 16U;
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****       out2 = __SMUAD(coeff, R);
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****       write_q15x2_ia (&pSl, (q31_t)__PKHBT( out1, out2, 0 ) );
 10565              		.loc 17 738 7 is_stmt 1 view .LVU3801
 10566              		.loc 17 738 36 is_stmt 0 view .LVU3802
 10567 0044 1B0C     		lsrs	r3, r3, #16
 10568              	.LVL1182:
 10569              		.loc 17 738 36 view .LVU3803
 10570 0046 1B04     		lsls	r3, r3, #16
 10571 0048 1343     		orrs	r3, r3, r2
 10572              	.LVL1183:
 10573              	.LBB888:
 10574              	.LBI888:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 10575              		.loc 12 136 27 is_stmt 1 view .LVU3804
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 367


 10576              	.LBB889:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 10577              		.loc 12 140 3 view .LVU3805
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10578              		.loc 12 142 3 view .LVU3806
 10579 004a 40F8043B 		str	r3, [r0], #4	@ unaligned
 10580              	.LVL1184:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10581              		.loc 12 148 2 view .LVU3807
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10582              		.loc 12 148 2 is_stmt 0 view .LVU3808
 10583              	.LBE889:
 10584              	.LBE888:
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 10585              		.loc 17 716 23 is_stmt 1 view .LVU3809
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 10586              		.loc 17 716 24 is_stmt 0 view .LVU3810
 10587 004e 013C     		subs	r4, r4, #1
 10588              	.LVL1185:
 10589              	.L392:
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 10590              		.loc 17 716 16 is_stmt 1 discriminator 1 view .LVU3811
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 10591              		.loc 17 716 3 is_stmt 0 discriminator 1 view .LVU3812
 10592 0050 002C     		cmp	r4, #0
 10593 0052 E1D1     		bne	.L393
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   }
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   for (i = 0; i < n2; i++)
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      cosVal = pCoef[2 * i];
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      sinVal = pCoef[2 * i + 1];
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      l = i + n2;
 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      xt =           (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      yt =               (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[2 * i + 1] = ((pSrc[2 * l + 1] >> 1U) + (pSrc[2 * i + 1] >> 1U)) >> 1U;
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[2 * l]     = (((int16_t) (((q31_t) xt * cosVal) >> 16U)) +
 757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                         ((int16_t) (((q31_t) yt * sinVal) >> 16U))  );
 758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[2 * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16U)) -
 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                         ((int16_t) (((q31_t) xt * sinVal) >> 16U))   );
 761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   }
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   /* first col */
 766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   arm_radix4_butterfly_q15( pSrc,          n2, (q15_t*)pCoef, 2U);
 10594              		.loc 17 766 3 is_stmt 1 view .LVU3813
 10595 0054 0223     		movs	r3, #2
 10596 0056 3A46     		mov	r2, r7
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 368


 10597 0058 3146     		mov	r1, r6
 10598              	.LVL1186:
 10599              		.loc 17 766 3 is_stmt 0 view .LVU3814
 10600 005a 2846     		mov	r0, r5
 10601              	.LVL1187:
 10602              		.loc 17 766 3 view .LVU3815
 10603 005c FFF7FEFF 		bl	arm_radix4_butterfly_q15
 10604              	.LVL1188:
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   /* second col */
 769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   arm_radix4_butterfly_q15( pSrc + fftLen, n2, (q15_t*)pCoef, 2U);
 10605              		.loc 17 769 3 is_stmt 1 view .LVU3816
 10606 0060 0223     		movs	r3, #2
 10607 0062 3A46     		mov	r2, r7
 10608 0064 3146     		mov	r1, r6
 10609 0066 4046     		mov	r0, r8
 10610 0068 FFF7FEFF 		bl	arm_radix4_butterfly_q15
 10611              	.LVL1189:
 770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   n2 = fftLen >> 1U;
 10612              		.loc 17 771 3 view .LVU3817
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   for (i = 0; i < n2; i++)
 10613              		.loc 17 772 3 view .LVU3818
 10614              		.loc 17 772 3 is_stmt 0 view .LVU3819
 10615 006c 18E0     		b	.L394
 10616              	.LVL1190:
 10617              	.L395:
 773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p0 = pSrc[4 * i + 0];
 10618              		.loc 17 774 6 is_stmt 1 discriminator 3 view .LVU3820
 10619              		.loc 17 774 15 is_stmt 0 discriminator 3 view .LVU3821
 10620 006e E300     		lsls	r3, r4, #3
 10621              		.loc 17 774 9 discriminator 3 view .LVU3822
 10622 0070 35F93470 		ldrsh	r7, [r5, r4, lsl #3]
 10623              	.LVL1191:
 775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p1 = pSrc[4 * i + 1];
 10624              		.loc 17 775 6 is_stmt 1 discriminator 3 view .LVU3823
 10625              		.loc 17 775 15 is_stmt 0 discriminator 3 view .LVU3824
 10626 0074 03F1020E 		add	lr, r3, #2
 10627              		.loc 17 775 9 discriminator 3 view .LVU3825
 10628 0078 35F90E00 		ldrsh	r0, [r5, lr]
 10629              	.LVL1192:
 776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p2 = pSrc[4 * i + 2];
 10630              		.loc 17 776 6 is_stmt 1 discriminator 3 view .LVU3826
 10631              		.loc 17 776 15 is_stmt 0 discriminator 3 view .LVU3827
 10632 007c 03F1040C 		add	ip, r3, #4
 10633              		.loc 17 776 9 discriminator 3 view .LVU3828
 10634 0080 35F90C10 		ldrsh	r1, [r5, ip]
 10635              	.LVL1193:
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p3 = pSrc[4 * i + 3];
 10636              		.loc 17 777 6 is_stmt 1 discriminator 3 view .LVU3829
 10637              		.loc 17 777 15 is_stmt 0 discriminator 3 view .LVU3830
 10638 0084 0633     		adds	r3, r3, #6
 10639              		.loc 17 777 9 discriminator 3 view .LVU3831
 10640 0086 EA5E     		ldrsh	r2, [r5, r3]
 10641              	.LVL1194:
 778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 369


 779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p0 <<= 1U;
 10642              		.loc 17 779 6 is_stmt 1 discriminator 3 view .LVU3832
 10643              		.loc 17 779 9 is_stmt 0 discriminator 3 view .LVU3833
 10644 0088 7F00     		lsls	r7, r7, #1
 10645              	.LVL1195:
 780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p1 <<= 1U;
 10646              		.loc 17 780 6 is_stmt 1 discriminator 3 view .LVU3834
 10647              		.loc 17 780 9 is_stmt 0 discriminator 3 view .LVU3835
 10648 008a 4000     		lsls	r0, r0, #1
 10649              	.LVL1196:
 781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p2 <<= 1U;
 10650              		.loc 17 781 6 is_stmt 1 discriminator 3 view .LVU3836
 10651              		.loc 17 781 9 is_stmt 0 discriminator 3 view .LVU3837
 10652 008c 4900     		lsls	r1, r1, #1
 10653              	.LVL1197:
 782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p3 <<= 1U;
 10654              		.loc 17 782 6 is_stmt 1 discriminator 3 view .LVU3838
 10655              		.loc 17 782 9 is_stmt 0 discriminator 3 view .LVU3839
 10656 008e 5200     		lsls	r2, r2, #1
 10657              	.LVL1198:
 783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[4 * i + 0] = p0;
 10658              		.loc 17 784 6 is_stmt 1 discriminator 3 view .LVU3840
 10659              		.loc 17 784 22 is_stmt 0 discriminator 3 view .LVU3841
 10660 0090 25F83470 		strh	r7, [r5, r4, lsl #3]	@ movhi
 785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[4 * i + 1] = p1;
 10661              		.loc 17 785 6 is_stmt 1 discriminator 3 view .LVU3842
 10662              		.loc 17 785 22 is_stmt 0 discriminator 3 view .LVU3843
 10663 0094 25F80E00 		strh	r0, [r5, lr]	@ movhi
 786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[4 * i + 2] = p2;
 10664              		.loc 17 786 6 is_stmt 1 discriminator 3 view .LVU3844
 10665              		.loc 17 786 22 is_stmt 0 discriminator 3 view .LVU3845
 10666 0098 25F80C10 		strh	r1, [r5, ip]	@ movhi
 787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[4 * i + 3] = p3;
 10667              		.loc 17 787 6 is_stmt 1 discriminator 3 view .LVU3846
 10668              		.loc 17 787 22 is_stmt 0 discriminator 3 view .LVU3847
 10669 009c EA52     		strh	r2, [r5, r3]	@ movhi
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 10670              		.loc 17 772 23 is_stmt 1 discriminator 3 view .LVU3848
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 10671              		.loc 17 772 24 is_stmt 0 discriminator 3 view .LVU3849
 10672 009e 0134     		adds	r4, r4, #1
 10673              	.LVL1199:
 10674              	.L394:
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 10675              		.loc 17 772 15 is_stmt 1 discriminator 1 view .LVU3850
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 10676              		.loc 17 772 3 is_stmt 0 discriminator 1 view .LVU3851
 10677 00a0 B442     		cmp	r4, r6
 10678 00a2 E4D3     		bcc	.L395
 788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   }
 789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** }
 10679              		.loc 17 790 1 view .LVU3852
 10680 00a4 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 10681              		.loc 17 790 1 view .LVU3853
 10682              		.cfi_endproc
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 370


 10683              	.LFE133:
 10685              		.section	.text.arm_radix4_butterfly_inverse_q15,"ax",%progbits
 10686              		.align	1
 10687              		.global	arm_radix4_butterfly_inverse_q15
 10688              		.syntax unified
 10689              		.thumb
 10690              		.thumb_func
 10692              	arm_radix4_butterfly_inverse_q15:
 10693              	.LVL1200:
 10694              	.LFB156:
 966:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 967:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 968:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
 969:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @brief         Core function for the Q15 CIFFT butterfly process.
 970:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in,out] pSrc16           points to the in-place buffer of Q15 data type
 971:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     fftLen           length of the FFT
 972:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     pCoef16          points to twiddle coefficient buffer
 973:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs wi
 974:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @return        none
 975:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 976:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 977:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
 978:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Radix-4 IFFT algorithm used is :
 979:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 980:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * CIFFT uses same twiddle coefficients as CFFT function
 981:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *  x[k] = x[n] + (j)k * x[n + fftLen/4] + (-1)k * x[n+fftLen/2] + (-j)k * x[n+3*fftLen/4]
 982:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 983:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 984:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * IFFT is implemented with following changes in equations from FFT
 985:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 986:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Input real and imaginary data:
 987:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n) = xa + j * ya
 988:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+N/4 ) = xb + j * yb
 989:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+N/2 ) = xc + j * yc
 990:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+3N 4) = xd + j * yd
 991:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 992:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 993:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Output real and imaginary data:
 994:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r) = xa'+ j * ya'
 995:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+1) = xb'+ j * yb'
 996:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+2) = xc'+ j * yc'
 997:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+3) = xd'+ j * yd'
 998:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 999:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
1000:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Twiddle factors for radix-4 IFFT:
1001:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Wn = co1 + j * (si1)
1002:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * W2n = co2 + j * (si2)
1003:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * W3n = co3 + j * (si3)
1004:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  
1005:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * The real and imaginary output values for the radix-4 butterfly are
1006:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xa' = xa + xb + xc + xd
1007:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * ya' = ya + yb + yc + yd
1008:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1)
1009:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1)
1010:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2)
1011:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2)
1012:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xd' = (xa+yb-xc-yd)* co3 - (ya-xb-yc+xd)* (si3)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 371


1013:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yd' = (ya-xb-yc+xd)* co3 + (xa+yb-xc-yd)* (si3)
1014:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
1015:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
1016:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1017:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_inverse_q15(
1018:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc16,
1019:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
1020:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const q15_t * pCoef16,
1021:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t twidCoefModifier)
1022:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** {
 10695              		.loc 16 1022 1 is_stmt 1 view -0
 10696              		.cfi_startproc
 10697              		@ args = 0, pretend = 0, frame = 40
 10698              		@ frame_needed = 0, uses_anonymous_args = 0
 10699              		.loc 16 1022 1 is_stmt 0 view .LVU3855
 10700 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 10701              	.LCFI66:
 10702              		.cfi_def_cfa_offset 36
 10703              		.cfi_offset 4, -36
 10704              		.cfi_offset 5, -32
 10705              		.cfi_offset 6, -28
 10706              		.cfi_offset 7, -24
 10707              		.cfi_offset 8, -20
 10708              		.cfi_offset 9, -16
 10709              		.cfi_offset 10, -12
 10710              		.cfi_offset 11, -8
 10711              		.cfi_offset 14, -4
 10712 0004 8BB0     		sub	sp, sp, #44
 10713              	.LCFI67:
 10714              		.cfi_def_cfa_offset 80
 10715 0006 0746     		mov	r7, r0
 10716 0008 0590     		str	r0, [sp, #20]
 10717 000a 0C46     		mov	r4, r1
 10718 000c 0091     		str	r1, [sp]
 10719 000e 1146     		mov	r1, r2
 10720              	.LVL1201:
 10721              		.loc 16 1022 1 view .LVU3856
 10722 0010 0692     		str	r2, [sp, #24]
 10723 0012 9C46     		mov	ip, r3
1023:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1024:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #if defined (ARM_MATH_DSP)
1025:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1026:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t R, S, T, U;
 10724              		.loc 16 1026 9 is_stmt 1 view .LVU3857
1027:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t C1, C2, C3, out1, out2;
 10725              		.loc 16 1027 9 view .LVU3858
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t n1, n2, ic, i0, j, k;
 10726              		.loc 16 1028 9 view .LVU3859
1029:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *ptr1;
 10727              		.loc 16 1030 9 view .LVU3860
1031:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi0;
 10728              		.loc 16 1031 9 view .LVU3861
1032:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi1;
 10729              		.loc 16 1032 9 view .LVU3862
1033:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi2;
 10730              		.loc 16 1033 9 view .LVU3863
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 372


1034:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi3;
 10731              		.loc 16 1034 9 view .LVU3864
1035:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         
1036:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t xaya, xbyb, xcyc, xdyd;
 10732              		.loc 16 1036 9 view .LVU3865
1037:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1038:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
1039:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1040:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
1041:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1042:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
1043:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
 10733              		.loc 16 1043 3 view .LVU3866
 10734              	.LVL1202:
1044:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 10735              		.loc 16 1044 3 view .LVU3867
1045:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1046:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
1047:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
 10736              		.loc 16 1047 3 view .LVU3868
 10737              		.loc 16 1047 6 is_stmt 0 view .LVU3869
 10738 0014 A308     		lsrs	r3, r4, #2
 10739              	.LVL1203:
 10740              		.loc 16 1047 6 view .LVU3870
 10741 0016 0993     		str	r3, [sp, #36]
 10742              	.LVL1204:
1048:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1049:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
1050:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0U;
 10743              		.loc 16 1050 3 is_stmt 1 view .LVU3871
1051:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1052:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
1053:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
 10744              		.loc 16 1053 3 view .LVU3872
1054:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1055:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi0 = pSrc16;
 10745              		.loc 16 1055 3 view .LVU3873
1056:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi1 = pSi0 + 2 * n2;
 10746              		.loc 16 1056 3 view .LVU3874
 10747              		.loc 16 1056 15 is_stmt 0 view .LVU3875
 10748 0018 24F00304 		bic	r4, r4, #3
 10749              	.LVL1205:
 10750              		.loc 16 1056 15 view .LVU3876
 10751 001c 0519     		adds	r5, r0, r4
 10752              	.LVL1206:
1057:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi2 = pSi1 + 2 * n2;
 10753              		.loc 16 1057 3 is_stmt 1 view .LVU3877
 10754              		.loc 16 1057 15 is_stmt 0 view .LVU3878
 10755 001e 00EB4406 		add	r6, r0, r4, lsl #1
 10756              	.LVL1207:
1058:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi3 = pSi2 + 2 * n2;
 10757              		.loc 16 1058 3 is_stmt 1 view .LVU3879
 10758              		.loc 16 1058 15 is_stmt 0 view .LVU3880
 10759 0022 3444     		add	r4, r4, r6
 10760              	.LVL1208:
1050:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 10761              		.loc 16 1050 6 view .LVU3881
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 373


 10762 0024 0020     		movs	r0, #0
 10763              	.LVL1209:
1050:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 10764              		.loc 16 1050 6 view .LVU3882
 10765 0026 1A46     		mov	r2, r3
 10766              	.LVL1210:
 10767              	.L398:
1059:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1060:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
1061:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1062:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  start of first stage process */
1063:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 10768              		.loc 16 1063 3 is_stmt 1 discriminator 1 view .LVU3883
1064:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1065:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
1066:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1067:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
1068:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
1069:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi0);
 10769              		.loc 16 1069 5 discriminator 1 view .LVU3884
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10770              		.loc 12 79 3 discriminator 1 view .LVU3885
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10771              		.loc 12 82 3 discriminator 1 view .LVU3886
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10772              		.loc 12 87 3 discriminator 1 view .LVU3887
1070:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 10773              		.loc 16 1070 5 discriminator 1 view .LVU3888
 10774              	.LBB890:
 10775              	.LBI890:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10776              		.loc 13 1652 31 discriminator 1 view .LVU3889
 10777              	.LBB891:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10778              		.loc 13 1654 3 discriminator 1 view .LVU3890
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10779              		.loc 13 1656 3 discriminator 1 view .LVU3891
 10780 0028 3B68     		ldr	r3, [r7]	@ unaligned
 10781 002a 4FF0000E 		mov	lr, #0
 10782              		.syntax unified
 10783              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10784 002e 93FA2EF3 		shadd16 r3, r3, lr
 10785              	@ 0 "" 2
 10786              	.LVL1211:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10787              		.loc 13 1657 3 discriminator 1 view .LVU3892
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10788              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3893
 10789              		.thumb
 10790              		.syntax unified
 10791              	.LBE891:
 10792              	.LBE890:
1071:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 10793              		.loc 16 1071 5 is_stmt 1 discriminator 1 view .LVU3894
 10794              	.LBB892:
 10795              	.LBI892:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 374


 10796              		.loc 13 1652 31 discriminator 1 view .LVU3895
 10797              	.LBB893:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10798              		.loc 13 1654 3 discriminator 1 view .LVU3896
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10799              		.loc 13 1656 3 discriminator 1 view .LVU3897
 10800              		.syntax unified
 10801              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10802 0032 93FA2EF3 		shadd16 r3, r3, lr
 10803              	@ 0 "" 2
 10804              	.LVL1212:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10805              		.loc 13 1657 3 discriminator 1 view .LVU3898
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10806              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3899
 10807              		.thumb
 10808              		.syntax unified
 10809              	.LBE893:
 10810              	.LBE892:
1072:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1073:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
1074:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = read_q15x2 (pSi2);
 10811              		.loc 16 1074 5 is_stmt 1 discriminator 1 view .LVU3900
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10812              		.loc 12 79 3 discriminator 1 view .LVU3901
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10813              		.loc 12 82 3 discriminator 1 view .LVU3902
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10814              		.loc 12 87 3 discriminator 1 view .LVU3903
1075:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 10815              		.loc 16 1075 5 discriminator 1 view .LVU3904
 10816              	.LBB894:
 10817              	.LBI894:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10818              		.loc 13 1652 31 discriminator 1 view .LVU3905
 10819              	.LBB895:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10820              		.loc 13 1654 3 discriminator 1 view .LVU3906
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10821              		.loc 13 1656 3 discriminator 1 view .LVU3907
 10822 0036 D6F80080 		ldr	r8, [r6]	@ unaligned
 10823              		.syntax unified
 10824              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10825 003a 98FA2EF8 		shadd16 r8, r8, lr
 10826              	@ 0 "" 2
 10827              	.LVL1213:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10828              		.loc 13 1657 3 discriminator 1 view .LVU3908
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10829              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3909
 10830              		.thumb
 10831              		.syntax unified
 10832              	.LBE895:
 10833              	.LBE894:
1076:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 10834              		.loc 16 1076 5 is_stmt 1 discriminator 1 view .LVU3910
 10835              	.LBB896:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 375


 10836              	.LBI896:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10837              		.loc 13 1652 31 discriminator 1 view .LVU3911
 10838              	.LBB897:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10839              		.loc 13 1654 3 discriminator 1 view .LVU3912
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10840              		.loc 13 1656 3 discriminator 1 view .LVU3913
 10841              		.syntax unified
 10842              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10843 003e 98FA2EF8 		shadd16 r8, r8, lr
 10844              	@ 0 "" 2
 10845              	.LVL1214:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10846              		.loc 13 1657 3 discriminator 1 view .LVU3914
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10847              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3915
 10848              		.thumb
 10849              		.syntax unified
 10850              	.LBE897:
 10851              	.LBE896:
1077:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1078:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc) ) */
1079:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(T, S);
 10852              		.loc 16 1079 5 is_stmt 1 discriminator 1 view .LVU3916
 10853              	.LBB898:
 10854              	.LBI898:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10855              		.loc 13 1644 31 discriminator 1 view .LVU3917
 10856              	.LBB899:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10857              		.loc 13 1646 3 discriminator 1 view .LVU3918
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10858              		.loc 13 1648 3 discriminator 1 view .LVU3919
 10859              		.syntax unified
 10860              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10861 0042 93FA18FA 		qadd16 r10, r3, r8
 10862              	@ 0 "" 2
 10863              	.LVL1215:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10864              		.loc 13 1649 3 discriminator 1 view .LVU3920
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10865              		.loc 13 1649 3 is_stmt 0 discriminator 1 view .LVU3921
 10866              		.thumb
 10867              		.syntax unified
 10868              	.LBE899:
 10869              	.LBE898:
1080:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1081:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc) ) */
1082:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(T, S);
 10870              		.loc 16 1082 5 is_stmt 1 discriminator 1 view .LVU3922
 10871              	.LBB900:
 10872              	.LBI900:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10873              		.loc 13 1692 31 discriminator 1 view .LVU3923
 10874              	.LBB901:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 376


 10875              		.loc 13 1694 3 discriminator 1 view .LVU3924
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10876              		.loc 13 1696 3 discriminator 1 view .LVU3925
 10877              		.syntax unified
 10878              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10879 0046 D3FA18F9 		qsub16 r9, r3, r8
 10880              	@ 0 "" 2
 10881              	.LVL1216:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10882              		.loc 13 1697 3 discriminator 1 view .LVU3926
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10883              		.loc 13 1697 3 is_stmt 0 discriminator 1 view .LVU3927
 10884              		.thumb
 10885              		.syntax unified
 10886              	.LBE901:
 10887              	.LBE900:
1083:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1084:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1085:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1086:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi1);
 10888              		.loc 16 1086 5 is_stmt 1 discriminator 1 view .LVU3928
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10889              		.loc 12 79 3 discriminator 1 view .LVU3929
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10890              		.loc 12 82 3 discriminator 1 view .LVU3930
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10891              		.loc 12 87 3 discriminator 1 view .LVU3931
1087:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 10892              		.loc 16 1087 5 discriminator 1 view .LVU3932
 10893              	.LBB902:
 10894              	.LBI902:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10895              		.loc 13 1652 31 discriminator 1 view .LVU3933
 10896              	.LBB903:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10897              		.loc 13 1654 3 discriminator 1 view .LVU3934
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10898              		.loc 13 1656 3 discriminator 1 view .LVU3935
 10899 004a 2B68     		ldr	r3, [r5]	@ unaligned
 10900              		.syntax unified
 10901              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10902 004c 93FA2EF3 		shadd16 r3, r3, lr
 10903              	@ 0 "" 2
 10904              	.LVL1217:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10905              		.loc 13 1657 3 discriminator 1 view .LVU3936
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10906              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3937
 10907              		.thumb
 10908              		.syntax unified
 10909              	.LBE903:
 10910              	.LBE902:
1088:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 10911              		.loc 16 1088 5 is_stmt 1 discriminator 1 view .LVU3938
 10912              	.LBB904:
 10913              	.LBI904:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 377


 10914              		.loc 13 1652 31 discriminator 1 view .LVU3939
 10915              	.LBB905:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10916              		.loc 13 1654 3 discriminator 1 view .LVU3940
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10917              		.loc 13 1656 3 discriminator 1 view .LVU3941
 10918              		.syntax unified
 10919              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10920 0050 93FA2EF3 		shadd16 r3, r3, lr
 10921              	@ 0 "" 2
 10922              	.LVL1218:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10923              		.loc 13 1657 3 discriminator 1 view .LVU3942
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10924              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3943
 10925              		.thumb
 10926              		.syntax unified
 10927              	.LBE905:
 10928              	.LBE904:
1089:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1090:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1091:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = read_q15x2 (pSi3);
 10929              		.loc 16 1091 5 is_stmt 1 discriminator 1 view .LVU3944
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 10930              		.loc 12 79 3 discriminator 1 view .LVU3945
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 10931              		.loc 12 82 3 discriminator 1 view .LVU3946
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 10932              		.loc 12 87 3 discriminator 1 view .LVU3947
1092:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 10933              		.loc 16 1092 5 discriminator 1 view .LVU3948
 10934              	.LBB906:
 10935              	.LBI906:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10936              		.loc 13 1652 31 discriminator 1 view .LVU3949
 10937              	.LBB907:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10938              		.loc 13 1654 3 discriminator 1 view .LVU3950
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10939              		.loc 13 1656 3 discriminator 1 view .LVU3951
 10940 0054 D4F80080 		ldr	r8, [r4]	@ unaligned
 10941              		.syntax unified
 10942              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10943 0058 98FA2EF8 		shadd16 r8, r8, lr
 10944              	@ 0 "" 2
 10945              	.LVL1219:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10946              		.loc 13 1657 3 discriminator 1 view .LVU3952
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10947              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3953
 10948              		.thumb
 10949              		.syntax unified
 10950              	.LBE907:
 10951              	.LBE906:
1093:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 10952              		.loc 16 1093 5 is_stmt 1 discriminator 1 view .LVU3954
 10953              	.LBB908:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 378


 10954              	.LBI908:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10955              		.loc 13 1652 31 discriminator 1 view .LVU3955
 10956              	.LBB909:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10957              		.loc 13 1654 3 discriminator 1 view .LVU3956
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10958              		.loc 13 1656 3 discriminator 1 view .LVU3957
 10959              		.syntax unified
 10960              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10961 005c 98FA2EF8 		shadd16 r8, r8, lr
 10962              	@ 0 "" 2
 10963              	.LVL1220:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10964              		.loc 13 1657 3 discriminator 1 view .LVU3958
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10965              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3959
 10966              		.thumb
 10967              		.syntax unified
 10968              	.LBE909:
 10969              	.LBE908:
1094:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1095:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd) ) */
1096:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(T, U);
 10970              		.loc 16 1096 5 is_stmt 1 discriminator 1 view .LVU3960
 10971              	.LBB910:
 10972              	.LBI910:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10973              		.loc 13 1644 31 discriminator 1 view .LVU3961
 10974              	.LBB911:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10975              		.loc 13 1646 3 discriminator 1 view .LVU3962
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10976              		.loc 13 1648 3 discriminator 1 view .LVU3963
 10977              		.syntax unified
 10978              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10979 0060 93FA18F3 		qadd16 r3, r3, r8
 10980              	@ 0 "" 2
 10981              	.LVL1221:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10982              		.loc 13 1649 3 discriminator 1 view .LVU3964
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 10983              		.loc 13 1649 3 is_stmt 0 discriminator 1 view .LVU3965
 10984              		.thumb
 10985              		.syntax unified
 10986              	.LBE911:
 10987              	.LBE910:
1097:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1098:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
1099:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi0, __SHADD16(R, T));
 10988              		.loc 16 1101 5 is_stmt 1 discriminator 1 view .LVU3966
 10989              	.LBB912:
 10990              	.LBI912:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 10991              		.loc 13 1652 31 discriminator 1 view .LVU3967
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 379


 10992              	.LBB913:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 10993              		.loc 13 1654 3 discriminator 1 view .LVU3968
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 10994              		.loc 13 1656 3 discriminator 1 view .LVU3969
 10995              		.syntax unified
 10996              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 10997 0064 9AFA23F8 		shadd16 r8, r10, r3
 10998              	@ 0 "" 2
 10999              	.LVL1222:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11000              		.loc 13 1657 3 discriminator 1 view .LVU3970
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11001              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU3971
 11002              		.thumb
 11003              		.syntax unified
 11004              	.LBE913:
 11005              	.LBE912:
 11006              	.LBB914:
 11007              	.LBI914:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 11008              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU3972
 11009              	.LBB915:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 11010              		.loc 12 140 3 discriminator 1 view .LVU3973
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11011              		.loc 12 142 3 discriminator 1 view .LVU3974
 11012 0068 47F8048B 		str	r8, [r7], #4	@ unaligned
 11013              	.LVL1223:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11014              		.loc 12 148 2 discriminator 1 view .LVU3975
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11015              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU3976
 11016              	.LBE915:
 11017              	.LBE914:
1102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc) - (yb + yd), (xa + xc)- (xb + xd)) */
1104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSUB16(R, T);
 11018              		.loc 16 1104 5 is_stmt 1 discriminator 1 view .LVU3977
 11019              	.LBB916:
 11020              	.LBI916:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11021              		.loc 13 1692 31 discriminator 1 view .LVU3978
 11022              	.LBB917:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11023              		.loc 13 1694 3 discriminator 1 view .LVU3979
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11024              		.loc 13 1696 3 discriminator 1 view .LVU3980
 11025              		.syntax unified
 11026              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11027 006c DAFA13F3 		qsub16 r3, r10, r3
 11028              	@ 0 "" 2
 11029              	.LVL1224:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11030              		.loc 13 1697 3 discriminator 1 view .LVU3981
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11031              		.loc 13 1697 3 is_stmt 0 discriminator 1 view .LVU3982
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 380


 11032              		.thumb
 11033              		.syntax unified
 11034              	.LBE917:
 11035              	.LBE916:
1105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from SIMD Coefficient pointer */
1107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
 11036              		.loc 16 1107 5 is_stmt 1 discriminator 1 view .LVU3983
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11037              		.loc 12 79 3 discriminator 1 view .LVU3984
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11038              		.loc 12 82 3 discriminator 1 view .LVU3985
 11039 0070 51F83080 		ldr	r8, [r1, r0, lsl #3]	@ unaligned
 11040              	.LVL1225:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11041              		.loc 12 87 3 discriminator 1 view .LVU3986
1108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
1111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSD(C2, R) >> 16U;
 11042              		.loc 16 1111 5 discriminator 1 view .LVU3987
 11043              	.LBB918:
 11044              	.LBI918:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11045              		.loc 13 1956 31 discriminator 1 view .LVU3988
 11046              	.LBB919:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11047              		.loc 13 1958 3 discriminator 1 view .LVU3989
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11048              		.loc 13 1960 3 discriminator 1 view .LVU3990
 11049              		.syntax unified
 11050              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11051 0074 48FB03FA 		smusd r10, r8, r3
 11052              	@ 0 "" 2
 11053              	.LVL1226:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11054              		.loc 13 1961 3 discriminator 1 view .LVU3991
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11055              		.loc 13 1961 3 is_stmt 0 discriminator 1 view .LVU3992
 11056              		.thumb
 11057              		.syntax unified
 11058              	.LBE919:
 11059              	.LBE918:
 11060              		.loc 16 1111 27 discriminator 1 view .LVU3993
 11061 0078 4FEA1A4A 		lsr	r10, r10, #16
 11062              	.LVL1227:
1112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUADX(C2, R);
 11063              		.loc 16 1113 5 is_stmt 1 discriminator 1 view .LVU3994
 11064              	.LBB920:
 11065              	.LBI920:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11066              		.loc 13 1898 31 discriminator 1 view .LVU3995
 11067              	.LBB921:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11068              		.loc 13 1900 3 discriminator 1 view .LVU3996
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 381


 11069              		.loc 13 1902 3 discriminator 1 view .LVU3997
 11070              		.syntax unified
 11071              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11072 007c 28FB13F8 		smuadx r8, r8, r3
 11073              	@ 0 "" 2
 11074              	.LVL1228:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11075              		.loc 13 1903 3 discriminator 1 view .LVU3998
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11076              		.loc 13 1903 3 is_stmt 0 discriminator 1 view .LVU3999
 11077              		.thumb
 11078              		.syntax unified
 11079              	.LBE921:
 11080              	.LBE920:
1114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUADX(C2, R) >> 16U;
1117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
1118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSD(__QSUB16(0, C2), R);
1119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
1122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb, xb) */
1123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi1);
 11081              		.loc 16 1123 5 is_stmt 1 discriminator 1 view .LVU4000
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11082              		.loc 12 79 3 discriminator 1 view .LVU4001
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11083              		.loc 12 82 3 discriminator 1 view .LVU4002
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11084              		.loc 12 87 3 discriminator 1 view .LVU4003
1124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 11085              		.loc 16 1124 5 discriminator 1 view .LVU4004
 11086              	.LBB922:
 11087              	.LBI922:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11088              		.loc 13 1652 31 discriminator 1 view .LVU4005
 11089              	.LBB923:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11090              		.loc 13 1654 3 discriminator 1 view .LVU4006
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11091              		.loc 13 1656 3 discriminator 1 view .LVU4007
 11092 0080 2B68     		ldr	r3, [r5]	@ unaligned
 11093              	.LVL1229:
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11094              		.loc 13 1656 3 is_stmt 0 discriminator 1 view .LVU4008
 11095              		.syntax unified
 11096              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11097 0082 93FA2EF3 		shadd16 r3, r3, lr
 11098              	@ 0 "" 2
 11099              	.LVL1230:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11100              		.loc 13 1657 3 is_stmt 1 discriminator 1 view .LVU4009
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11101              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU4010
 11102              		.thumb
 11103              		.syntax unified
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 382


 11104              	.LBE923:
 11105              	.LBE922:
1125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 11106              		.loc 16 1125 5 is_stmt 1 discriminator 1 view .LVU4011
 11107              	.LBB924:
 11108              	.LBI924:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11109              		.loc 13 1652 31 discriminator 1 view .LVU4012
 11110              	.LBB925:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11111              		.loc 13 1654 3 discriminator 1 view .LVU4013
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11112              		.loc 13 1656 3 discriminator 1 view .LVU4014
 11113              		.syntax unified
 11114              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11115 0086 93FA2EF3 		shadd16 r3, r3, lr
 11116              	@ 0 "" 2
 11117              	.LVL1231:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11118              		.loc 13 1657 3 discriminator 1 view .LVU4015
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11119              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU4016
 11120              		.thumb
 11121              		.syntax unified
 11122              	.LBE925:
 11123              	.LBE924:
1126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
1128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
1129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi1, (q31_t) __PKHBT( out1, out2, 0 ));
 11124              		.loc 16 1129 5 is_stmt 1 discriminator 1 view .LVU4017
 11125              		.loc 16 1129 36 is_stmt 0 discriminator 1 view .LVU4018
 11126 008a 4FEA1848 		lsr	r8, r8, #16
 11127              	.LVL1232:
 11128              		.loc 16 1129 36 discriminator 1 view .LVU4019
 11129 008e 4FEA0848 		lsl	r8, r8, #16
 11130 0092 4AEA0808 		orr	r8, r10, r8
 11131              	.LVL1233:
 11132              	.LBB926:
 11133              	.LBI926:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 11134              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU4020
 11135              	.LBB927:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 11136              		.loc 12 140 3 discriminator 1 view .LVU4021
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11137              		.loc 12 142 3 discriminator 1 view .LVU4022
 11138 0096 45F8048B 		str	r8, [r5], #4	@ unaligned
 11139              	.LVL1234:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11140              		.loc 12 148 2 discriminator 1 view .LVU4023
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11141              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU4024
 11142              	.LBE927:
 11143              	.LBE926:
1130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 383


1132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U = packed(yd, xd) */
1133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = read_q15x2 (pSi3);
 11144              		.loc 16 1133 5 is_stmt 1 discriminator 1 view .LVU4025
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11145              		.loc 12 79 3 discriminator 1 view .LVU4026
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11146              		.loc 12 82 3 discriminator 1 view .LVU4027
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11147              		.loc 12 87 3 discriminator 1 view .LVU4028
1134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 11148              		.loc 16 1134 5 discriminator 1 view .LVU4029
 11149              	.LBB928:
 11150              	.LBI928:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11151              		.loc 13 1652 31 discriminator 1 view .LVU4030
 11152              	.LBB929:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11153              		.loc 13 1654 3 discriminator 1 view .LVU4031
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11154              		.loc 13 1656 3 discriminator 1 view .LVU4032
 11155 009a D4F80080 		ldr	r8, [r4]	@ unaligned
 11156              	.LVL1235:
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11157              		.loc 13 1656 3 is_stmt 0 discriminator 1 view .LVU4033
 11158              		.syntax unified
 11159              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11160 009e 98FA2EF8 		shadd16 r8, r8, lr
 11161              	@ 0 "" 2
 11162              	.LVL1236:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11163              		.loc 13 1657 3 is_stmt 1 discriminator 1 view .LVU4034
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11164              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU4035
 11165              		.thumb
 11166              		.syntax unified
 11167              	.LBE929:
 11168              	.LBE928:
1135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 11169              		.loc 16 1135 5 is_stmt 1 discriminator 1 view .LVU4036
 11170              	.LBB930:
 11171              	.LBI930:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11172              		.loc 13 1652 31 discriminator 1 view .LVU4037
 11173              	.LBB931:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11174              		.loc 13 1654 3 discriminator 1 view .LVU4038
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11175              		.loc 13 1656 3 discriminator 1 view .LVU4039
 11176              		.syntax unified
 11177              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11178 00a2 98FA2EFE 		shadd16 lr, r8, lr
 11179              	@ 0 "" 2
 11180              	.LVL1237:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11181              		.loc 13 1657 3 discriminator 1 view .LVU4040
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11182              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU4041
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 384


 11183              		.thumb
 11184              		.syntax unified
 11185              	.LBE931:
 11186              	.LBE930:
1136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb-yd, xb-xd) */
1138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QSUB16(T, U);
 11187              		.loc 16 1138 5 is_stmt 1 discriminator 1 view .LVU4042
 11188              	.LBB932:
 11189              	.LBI932:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11190              		.loc 13 1692 31 discriminator 1 view .LVU4043
 11191              	.LBB933:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11192              		.loc 13 1694 3 discriminator 1 view .LVU4044
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11193              		.loc 13 1696 3 discriminator 1 view .LVU4045
 11194              		.syntax unified
 11195              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11196 00a6 D3FA1EF3 		qsub16 r3, r3, lr
 11197              	@ 0 "" 2
 11198              	.LVL1238:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11199              		.loc 13 1697 3 discriminator 1 view .LVU4046
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11200              		.loc 13 1697 3 is_stmt 0 discriminator 1 view .LVU4047
 11201              		.thumb
 11202              		.syntax unified
 11203              	.LBE933:
 11204              	.LBE932:
1139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSAX(S, T);
 11205              		.loc 16 1142 5 is_stmt 1 discriminator 1 view .LVU4048
 11206              	.LBB934:
 11207              	.LBI934:
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11208              		.loc 13 1788 31 discriminator 1 view .LVU4049
 11209              	.LBB935:
1790:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11210              		.loc 13 1790 3 discriminator 1 view .LVU4050
1792:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11211              		.loc 13 1792 3 discriminator 1 view .LVU4051
 11212              		.syntax unified
 11213              	@ 1792 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11214 00aa E9FA13F8 		qsax r8, r9, r3
 11215              	@ 0 "" 2
 11216              	.LVL1239:
1793:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11217              		.loc 13 1793 3 discriminator 1 view .LVU4052
1793:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11218              		.loc 13 1793 3 is_stmt 0 discriminator 1 view .LVU4053
 11219              		.thumb
 11220              		.syntax unified
 11221              	.LBE935:
 11222              	.LBE934:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 385


1143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) + (xb- xd),  (xa-xc) - (yb-yd)) */
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QASX(S, T);
 11223              		.loc 16 1144 5 is_stmt 1 discriminator 1 view .LVU4054
 11224              	.LBB936:
 11225              	.LBI936:
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11226              		.loc 13 1740 31 discriminator 1 view .LVU4055
 11227              	.LBB937:
1742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11228              		.loc 13 1742 3 discriminator 1 view .LVU4056
1744:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11229              		.loc 13 1744 3 discriminator 1 view .LVU4057
 11230              		.syntax unified
 11231              	@ 1744 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11232 00ae A9FA13F9 		qasx r9, r9, r3
 11233              	@ 0 "" 2
 11234              	.LVL1240:
1745:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11235              		.loc 13 1745 3 discriminator 1 view .LVU4058
1745:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11236              		.loc 13 1745 3 is_stmt 0 discriminator 1 view .LVU4059
 11237              		.thumb
 11238              		.syntax unified
 11239              	.LBE937:
 11240              	.LBE936:
1145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QASX(S, T);
1148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
1149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSAX(S, T);
1150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from SIMD Coefficient pointer */
1153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
 11241              		.loc 16 1153 5 is_stmt 1 discriminator 1 view .LVU4060
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11242              		.loc 12 79 3 discriminator 1 view .LVU4061
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11243              		.loc 12 82 3 discriminator 1 view .LVU4062
 11244 00b2 51F82030 		ldr	r3, [r1, r0, lsl #2]	@ unaligned
 11245              	.LVL1241:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11246              		.loc 12 87 3 discriminator 1 view .LVU4063
1154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
1155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
1158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSD(C1, S) >> 16U;
 11247              		.loc 16 1158 5 discriminator 1 view .LVU4064
 11248              	.LBB938:
 11249              	.LBI938:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11250              		.loc 13 1956 31 discriminator 1 view .LVU4065
 11251              	.LBB939:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11252              		.loc 13 1958 3 discriminator 1 view .LVU4066
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 386


 11253              		.loc 13 1960 3 discriminator 1 view .LVU4067
 11254              		.syntax unified
 11255              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11256 00b6 43FB09FE 		smusd lr, r3, r9
 11257              	@ 0 "" 2
 11258              	.LVL1242:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11259              		.loc 13 1961 3 discriminator 1 view .LVU4068
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11260              		.loc 13 1961 3 is_stmt 0 discriminator 1 view .LVU4069
 11261              		.thumb
 11262              		.syntax unified
 11263              	.LBE939:
 11264              	.LBE938:
 11265              		.loc 16 1158 27 discriminator 1 view .LVU4070
 11266 00ba 4FEA1E4E 		lsr	lr, lr, #16
 11267              	.LVL1243:
1159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
1160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUADX(C1, S);
 11268              		.loc 16 1160 5 is_stmt 1 discriminator 1 view .LVU4071
 11269              	.LBB940:
 11270              	.LBI940:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11271              		.loc 13 1898 31 discriminator 1 view .LVU4072
 11272              	.LBB941:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11273              		.loc 13 1900 3 discriminator 1 view .LVU4073
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11274              		.loc 13 1902 3 discriminator 1 view .LVU4074
 11275              		.syntax unified
 11276              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11277 00be 23FB19F3 		smuadx r3, r3, r9
 11278              	@ 0 "" 2
 11279              	.LVL1244:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11280              		.loc 13 1903 3 discriminator 1 view .LVU4075
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11281              		.loc 13 1903 3 is_stmt 0 discriminator 1 view .LVU4076
 11282              		.thumb
 11283              		.syntax unified
 11284              	.LBE941:
 11285              	.LBE940:
1161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
1163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUADX(C1, S) >> 16U;
1164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
1165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSD(__QSUB16(0, C1), S);
1166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
1169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi2, __PKHBT( out1, out2, 0 ));
 11286              		.loc 16 1169 5 is_stmt 1 discriminator 1 view .LVU4077
 11287              		.loc 16 1169 28 is_stmt 0 discriminator 1 view .LVU4078
 11288 00c2 1B0C     		lsrs	r3, r3, #16
 11289              	.LVL1245:
 11290              		.loc 16 1169 28 discriminator 1 view .LVU4079
 11291 00c4 1B04     		lsls	r3, r3, #16
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 387


 11292 00c6 4EEA0303 		orr	r3, lr, r3
 11293              	.LVL1246:
 11294              	.LBB942:
 11295              	.LBI942:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 11296              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU4080
 11297              	.LBB943:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 11298              		.loc 12 140 3 discriminator 1 view .LVU4081
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11299              		.loc 12 142 3 discriminator 1 view .LVU4082
 11300 00ca 46F8043B 		str	r3, [r6], #4	@ unaligned
 11301              	.LVL1247:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11302              		.loc 12 148 2 discriminator 1 view .LVU4083
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11303              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU4084
 11304              	.LBE943:
 11305              	.LBE942:
1170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co3 & si3 are read from SIMD Coefficient pointer */
1172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 11306              		.loc 16 1172 5 is_stmt 1 discriminator 1 view .LVU4085
 11307              		.loc 16 1172 10 is_stmt 0 discriminator 1 view .LVU4086
 11308 00ce 00EB4003 		add	r3, r0, r0, lsl #1
 11309              	.LVL1248:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11310              		.loc 12 79 3 is_stmt 1 discriminator 1 view .LVU4087
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11311              		.loc 12 82 3 discriminator 1 view .LVU4088
 11312 00d2 51F82330 		ldr	r3, [r1, r3, lsl #2]	@ unaligned
 11313              	.LVL1249:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11314              		.loc 12 87 3 discriminator 1 view .LVU4089
1173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
1174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
1177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSD(C3, R) >> 16U;
 11315              		.loc 16 1177 5 discriminator 1 view .LVU4090
 11316              	.LBB944:
 11317              	.LBI944:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11318              		.loc 13 1956 31 discriminator 1 view .LVU4091
 11319              	.LBB945:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11320              		.loc 13 1958 3 discriminator 1 view .LVU4092
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11321              		.loc 13 1960 3 discriminator 1 view .LVU4093
 11322              		.syntax unified
 11323              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11324 00d6 43FB08FE 		smusd lr, r3, r8
 11325              	@ 0 "" 2
 11326              	.LVL1250:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11327              		.loc 13 1961 3 discriminator 1 view .LVU4094
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 388


 11328              		.loc 13 1961 3 is_stmt 0 discriminator 1 view .LVU4095
 11329              		.thumb
 11330              		.syntax unified
 11331              	.LBE945:
 11332              	.LBE944:
 11333              		.loc 16 1177 27 discriminator 1 view .LVU4096
 11334 00da 4FEA1E4E 		lsr	lr, lr, #16
 11335              	.LVL1251:
1178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUADX(C3, R);
 11336              		.loc 16 1179 5 is_stmt 1 discriminator 1 view .LVU4097
 11337              	.LBB946:
 11338              	.LBI946:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11339              		.loc 13 1898 31 discriminator 1 view .LVU4098
 11340              	.LBB947:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11341              		.loc 13 1900 3 discriminator 1 view .LVU4099
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11342              		.loc 13 1902 3 discriminator 1 view .LVU4100
 11343              		.syntax unified
 11344              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11345 00de 23FB18F3 		smuadx r3, r3, r8
 11346              	@ 0 "" 2
 11347              	.LVL1252:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11348              		.loc 13 1903 3 discriminator 1 view .LVU4101
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11349              		.loc 13 1903 3 is_stmt 0 discriminator 1 view .LVU4102
 11350              		.thumb
 11351              		.syntax unified
 11352              	.LBE947:
 11353              	.LBE946:
1180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
1182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUADX(C3, R) >> 16U;
1183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
1184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSD(__QSUB16(0, C3), R);
1185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
1188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi3, __PKHBT( out1, out2, 0 ));
 11354              		.loc 16 1188 5 is_stmt 1 discriminator 1 view .LVU4103
 11355              		.loc 16 1188 28 is_stmt 0 discriminator 1 view .LVU4104
 11356 00e2 1B0C     		lsrs	r3, r3, #16
 11357              	.LVL1253:
 11358              		.loc 16 1188 28 discriminator 1 view .LVU4105
 11359 00e4 1B04     		lsls	r3, r3, #16
 11360 00e6 4EEA0303 		orr	r3, lr, r3
 11361              	.LVL1254:
 11362              	.LBB948:
 11363              	.LBI948:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 11364              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU4106
 11365              	.LBB949:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 11366              		.loc 12 140 3 discriminator 1 view .LVU4107
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 389


 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11367              		.loc 12 142 3 discriminator 1 view .LVU4108
 11368 00ea 44F8043B 		str	r3, [r4], #4	@ unaligned
 11369              	.LVL1255:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11370              		.loc 12 148 2 discriminator 1 view .LVU4109
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11371              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU4110
 11372              	.LBE949:
 11373              	.LBE948:
1189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
 11374              		.loc 16 1191 5 is_stmt 1 discriminator 1 view .LVU4111
 11375              		.loc 16 1191 8 is_stmt 0 discriminator 1 view .LVU4112
 11376 00ee 6044     		add	r0, r0, ip
 11377              	.LVL1256:
1192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 11378              		.loc 16 1193 11 is_stmt 1 discriminator 1 view .LVU4113
 11379              		.loc 16 1193 3 is_stmt 0 discriminator 1 view .LVU4114
 11380 00f0 013A     		subs	r2, r2, #1
 11381              	.LVL1257:
 11382              		.loc 16 1193 3 discriminator 1 view .LVU4115
 11383 00f2 99D1     		bne	.L398
1194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
1195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of first stage process */
1197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of middle stage process */
1200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
1202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2U;
 11384              		.loc 16 1202 20 view .LVU4116
 11385 00f4 0892     		str	r2, [sp, #32]
 11386              		.loc 16 1202 3 is_stmt 1 view .LVU4117
 11387              		.loc 16 1202 20 is_stmt 0 view .LVU4118
 11388 00f6 4FEA8C03 		lsl	r3, ip, #2
 11389              	.LVL1258:
 11390              		.loc 16 1202 20 view .LVU4119
 11391 00fa 0493     		str	r3, [sp, #16]
 11392              	.LVL1259:
1203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
1205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
 11393              		.loc 16 1205 3 is_stmt 1 view .LVU4120
 11394              		.loc 16 1205 10 is_stmt 0 view .LVU4121
 11395 00fc 009B     		ldr	r3, [sp]
 11396              	.LVL1260:
 11397              		.loc 16 1205 10 view .LVU4122
 11398 00fe 9B08     		lsrs	r3, r3, #2
 11399 0100 0793     		str	r3, [sp, #28]
 11400              	.LVL1261:
1047:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 11401              		.loc 16 1047 6 view .LVU4123
 11402 0102 DDF824A0 		ldr	r10, [sp, #36]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 390


 11403              		.loc 16 1205 3 view .LVU4124
 11404 0106 6DE0     		b	.L399
 11405              	.LVL1262:
 11406              	.L402:
1206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
1208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
1209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
1210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
1211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0U; j <= (n2 - 1U); j++)
1213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
1214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
1215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
1216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
1217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
1218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
1220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
1221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi0 = pSrc16 + 2 * j;
1223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
1224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
1225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
1226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
1228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
1229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
1230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
1231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
1232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi0);
 11407              		.loc 16 1232 9 is_stmt 1 discriminator 3 view .LVU4125
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11408              		.loc 12 79 3 discriminator 3 view .LVU4126
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11409              		.loc 12 82 3 discriminator 3 view .LVU4127
 11410 0108 3068     		ldr	r0, [r6]	@ unaligned
 11411              	.LVL1263:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11412              		.loc 12 87 3 discriminator 3 view .LVU4128
1233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
1235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = read_q15x2 (pSi2);
 11413              		.loc 16 1235 9 discriminator 3 view .LVU4129
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11414              		.loc 12 79 3 discriminator 3 view .LVU4130
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11415              		.loc 12 82 3 discriminator 3 view .LVU4131
 11416 010a 3B68     		ldr	r3, [r7]	@ unaligned
 11417              	.LVL1264:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11418              		.loc 12 87 3 discriminator 3 view .LVU4132
1236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc), (xa + xc)) */
1238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __QADD16(T, S);
 11419              		.loc 16 1238 9 discriminator 3 view .LVU4133
 11420              	.LBB950:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 391


 11421              	.LBI950:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11422              		.loc 13 1644 31 discriminator 3 view .LVU4134
 11423              	.LBB951:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11424              		.loc 13 1646 3 discriminator 3 view .LVU4135
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11425              		.loc 13 1648 3 discriminator 3 view .LVU4136
 11426              		.syntax unified
 11427              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11428 010c 90FA13FB 		qadd16 fp, r0, r3
 11429              	@ 0 "" 2
 11430              	.LVL1265:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11431              		.loc 13 1649 3 discriminator 3 view .LVU4137
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11432              		.loc 13 1649 3 is_stmt 0 discriminator 3 view .LVU4138
 11433              		.thumb
 11434              		.syntax unified
 11435              	.LBE951:
 11436              	.LBE950:
1239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya - yc), (xa - xc)) */
1241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __QSUB16(T, S);
 11437              		.loc 16 1241 9 is_stmt 1 discriminator 3 view .LVU4139
 11438              	.LBB952:
 11439              	.LBI952:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11440              		.loc 13 1692 31 discriminator 3 view .LVU4140
 11441              	.LBB953:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11442              		.loc 13 1694 3 discriminator 3 view .LVU4141
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11443              		.loc 13 1696 3 discriminator 3 view .LVU4142
 11444              		.syntax unified
 11445              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11446 0110 D0FA13F0 		qsub16 r0, r0, r3
 11447              	@ 0 "" 2
 11448              	.LVL1266:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11449              		.loc 13 1697 3 discriminator 3 view .LVU4143
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11450              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU4144
 11451              		.thumb
 11452              		.syntax unified
 11453              	.LBE953:
 11454              	.LBE952:
1242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi1);
 11455              		.loc 16 1245 9 is_stmt 1 discriminator 3 view .LVU4145
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11456              		.loc 12 79 3 discriminator 3 view .LVU4146
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11457              		.loc 12 82 3 discriminator 3 view .LVU4147
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 392


 11458              		.loc 12 87 3 discriminator 3 view .LVU4148
1246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U = read_q15x2 (pSi3);
 11459              		.loc 16 1248 9 discriminator 3 view .LVU4149
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11460              		.loc 12 79 3 discriminator 3 view .LVU4150
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11461              		.loc 12 82 3 discriminator 3 view .LVU4151
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11462              		.loc 12 87 3 discriminator 3 view .LVU4152
1249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed( (yb + yd), (xb + xd)) */
1251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QADD16(T, U);
 11463              		.loc 16 1251 9 discriminator 3 view .LVU4153
 11464              	.LBB954:
 11465              	.LBI954:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11466              		.loc 13 1644 31 discriminator 3 view .LVU4154
 11467              	.LBB955:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11468              		.loc 13 1646 3 discriminator 3 view .LVU4155
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11469              		.loc 13 1648 3 discriminator 3 view .LVU4156
 11470 0114 2A68     		ldr	r2, [r5]	@ unaligned
 11471 0116 2368     		ldr	r3, [r4]	@ unaligned
 11472              		.syntax unified
 11473              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11474 0118 92FA13F2 		qadd16 r2, r2, r3
 11475              	@ 0 "" 2
 11476              	.LVL1267:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11477              		.loc 13 1649 3 discriminator 3 view .LVU4157
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11478              		.loc 13 1649 3 is_stmt 0 discriminator 3 view .LVU4158
 11479              		.thumb
 11480              		.syntax unified
 11481              	.LBE955:
 11482              	.LBE954:
1252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
1254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
1256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
1257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(R, T);
 11483              		.loc 16 1257 9 is_stmt 1 discriminator 3 view .LVU4159
 11484              	.LBB956:
 11485              	.LBI956:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11486              		.loc 13 1652 31 discriminator 3 view .LVU4160
 11487              	.LBB957:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11488              		.loc 13 1654 3 discriminator 3 view .LVU4161
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11489              		.loc 13 1656 3 discriminator 3 view .LVU4162
 11490              		.syntax unified
 11491              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 393


 11492 011c 9BFA22F3 		shadd16 r3, fp, r2
 11493              	@ 0 "" 2
 11494              	.LVL1268:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11495              		.loc 13 1657 3 discriminator 3 view .LVU4163
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11496              		.loc 13 1657 3 is_stmt 0 discriminator 3 view .LVU4164
 11497              		.thumb
 11498              		.syntax unified
 11499              	.LBE957:
 11500              	.LBE956:
1258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(out1, 0);
 11501              		.loc 16 1258 9 is_stmt 1 discriminator 3 view .LVU4165
 11502              	.LBB958:
 11503              	.LBI958:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11504              		.loc 13 1652 31 discriminator 3 view .LVU4166
 11505              	.LBB959:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11506              		.loc 13 1654 3 discriminator 3 view .LVU4167
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11507              		.loc 13 1656 3 discriminator 3 view .LVU4168
 11508 0120 0021     		movs	r1, #0
 11509              		.syntax unified
 11510              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11511 0122 93FA21F3 		shadd16 r3, r3, r1
 11512              	@ 0 "" 2
 11513              	.LVL1269:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11514              		.loc 13 1657 3 discriminator 3 view .LVU4169
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11515              		.loc 13 1657 3 is_stmt 0 discriminator 3 view .LVU4170
 11516              		.thumb
 11517              		.syntax unified
 11518              	.LBE959:
 11519              	.LBE958:
1259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi0, out1);
 11520              		.loc 16 1259 9 is_stmt 1 discriminator 3 view .LVU4171
 11521              	.LBB960:
 11522              	.LBI960:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 11523              		.loc 12 157 27 discriminator 3 view .LVU4172
 11524              	.LBB961:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11525              		.loc 12 161 3 discriminator 3 view .LVU4173
 11526              		.loc 12 164 3 discriminator 3 view .LVU4174
 11527 0126 3360     		str	r3, [r6]	@ unaligned
 11528              	.LVL1270:
 11529              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU4175
 11530              	.LBE961:
 11531              	.LBE960:
1260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi0 += 2 * n1;
 11532              		.loc 16 1260 9 is_stmt 1 discriminator 3 view .LVU4176
 11533              		.loc 16 1260 14 is_stmt 0 discriminator 3 view .LVU4177
 11534 0128 4FEA8A01 		lsl	r1, r10, #2
 11535 012c 06EB8A06 		add	r6, r6, r10, lsl #2
 11536              	.LVL1271:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 394


1261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc) - (yb + yd), (xa + xc) - (xb + xd)) */
1263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSUB16(R, T);
 11537              		.loc 16 1263 9 is_stmt 1 discriminator 3 view .LVU4178
 11538              	.LBB962:
 11539              	.LBI962:
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11540              		.loc 13 1700 31 discriminator 3 view .LVU4179
 11541              	.LBB963:
1702:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11542              		.loc 13 1702 3 discriminator 3 view .LVU4180
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11543              		.loc 13 1704 3 discriminator 3 view .LVU4181
 11544              		.syntax unified
 11545              	@ 1704 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11546 0130 DBFA22F2 		shsub16 r2, fp, r2
 11547              	@ 0 "" 2
 11548              	.LVL1272:
1705:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11549              		.loc 13 1705 3 discriminator 3 view .LVU4182
1705:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11550              		.loc 13 1705 3 is_stmt 0 discriminator 3 view .LVU4183
 11551              		.thumb
 11552              		.syntax unified
 11553              	.LBE963:
 11554              	.LBE962:
1264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
1267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSD(C2, R) >> 16U;
 11555              		.loc 16 1267 9 is_stmt 1 discriminator 3 view .LVU4184
 11556              	.LBB964:
 11557              	.LBI964:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11558              		.loc 13 1956 31 discriminator 3 view .LVU4185
 11559              	.LBB965:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11560              		.loc 13 1958 3 discriminator 3 view .LVU4186
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11561              		.loc 13 1960 3 discriminator 3 view .LVU4187
 11562              		.syntax unified
 11563              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11564 0134 48FB02FB 		smusd fp, r8, r2
 11565              	@ 0 "" 2
 11566              	.LVL1273:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11567              		.loc 13 1961 3 discriminator 3 view .LVU4188
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11568              		.loc 13 1961 3 is_stmt 0 discriminator 3 view .LVU4189
 11569              		.thumb
 11570              		.syntax unified
 11571              	.LBE965:
 11572              	.LBE964:
 11573              		.loc 16 1267 31 discriminator 3 view .LVU4190
 11574 0138 4FEA1B4B 		lsr	fp, fp, #16
 11575              	.LVL1274:
1268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 395


1269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUADX(C2, R);
 11576              		.loc 16 1270 9 is_stmt 1 discriminator 3 view .LVU4191
 11577              	.LBB966:
 11578              	.LBI966:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11579              		.loc 13 1898 31 discriminator 3 view .LVU4192
 11580              	.LBB967:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11581              		.loc 13 1900 3 discriminator 3 view .LVU4193
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11582              		.loc 13 1902 3 discriminator 3 view .LVU4194
 11583              		.syntax unified
 11584              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11585 013c 28FB12F2 		smuadx r2, r8, r2
 11586              	@ 0 "" 2
 11587              	.LVL1275:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11588              		.loc 13 1903 3 discriminator 3 view .LVU4195
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11589              		.loc 13 1903 3 is_stmt 0 discriminator 3 view .LVU4196
 11590              		.thumb
 11591              		.syntax unified
 11592              	.LBE967:
 11593              	.LBE966:
1271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUADX(R, C2) >> 16U;
1274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
1276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSD(__QSUB16(0, C2), R);
1277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
1280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi1);
 11594              		.loc 16 1281 9 is_stmt 1 discriminator 3 view .LVU4197
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11595              		.loc 12 79 3 discriminator 3 view .LVU4198
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11596              		.loc 12 82 3 discriminator 3 view .LVU4199
 11597 0140 2B68     		ldr	r3, [r5]	@ unaligned
 11598              	.LVL1276:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11599              		.loc 12 87 3 discriminator 3 view .LVU4200
1282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
1284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
1285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi1, __PKHBT( out1, out2, 0 ));
 11600              		.loc 16 1286 9 discriminator 3 view .LVU4201
 11601              		.loc 16 1286 28 is_stmt 0 discriminator 3 view .LVU4202
 11602 0142 120C     		lsrs	r2, r2, #16
 11603              	.LVL1277:
 11604              		.loc 16 1286 28 discriminator 3 view .LVU4203
 11605 0144 1204     		lsls	r2, r2, #16
 11606 0146 4BEA0202 		orr	r2, fp, r2
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 396


 11607              	.LVL1278:
 11608              	.LBB968:
 11609              	.LBI968:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 11610              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU4204
 11611              	.LBB969:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11612              		.loc 12 161 3 discriminator 3 view .LVU4205
 11613              		.loc 12 164 3 discriminator 3 view .LVU4206
 11614 014a 2A60     		str	r2, [r5]	@ unaligned
 11615              	.LVL1279:
 11616              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU4207
 11617              	.LBE969:
 11618              	.LBE968:
1287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi1 += 2 * n1;
 11619              		.loc 16 1287 9 is_stmt 1 discriminator 3 view .LVU4208
 11620              		.loc 16 1287 14 is_stmt 0 discriminator 3 view .LVU4209
 11621 014c 0D44     		add	r5, r5, r1
 11622              	.LVL1280:
1288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
1290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U = read_q15x2 (pSi3);
 11623              		.loc 16 1292 9 is_stmt 1 discriminator 3 view .LVU4210
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11624              		.loc 12 79 3 discriminator 3 view .LVU4211
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11625              		.loc 12 82 3 discriminator 3 view .LVU4212
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11626              		.loc 12 87 3 discriminator 3 view .LVU4213
1293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed(yb-yd, xb-xd) */
1295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QSUB16(T, U);
 11627              		.loc 16 1295 9 discriminator 3 view .LVU4214
 11628              	.LBB970:
 11629              	.LBI970:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11630              		.loc 13 1692 31 discriminator 3 view .LVU4215
 11631              	.LBB971:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11632              		.loc 13 1694 3 discriminator 3 view .LVU4216
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11633              		.loc 13 1696 3 discriminator 3 view .LVU4217
 11634 014e 2268     		ldr	r2, [r4]	@ unaligned
 11635              	.LVL1281:
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11636              		.loc 13 1696 3 is_stmt 0 discriminator 3 view .LVU4218
 11637              		.syntax unified
 11638              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11639 0150 D3FA12F3 		qsub16 r3, r3, r2
 11640              	@ 0 "" 2
 11641              	.LVL1282:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11642              		.loc 13 1697 3 is_stmt 1 discriminator 3 view .LVU4219
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11643              		.loc 13 1697 3 is_stmt 0 discriminator 3 view .LVU4220
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 397


 11644              		.thumb
 11645              		.syntax unified
 11646              	.LBE971:
 11647              	.LBE970:
1296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSAX(S, T);
 11648              		.loc 16 1299 9 is_stmt 1 discriminator 3 view .LVU4221
 11649              	.LBB972:
 11650              	.LBI972:
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11651              		.loc 13 1796 31 discriminator 3 view .LVU4222
 11652              	.LBB973:
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11653              		.loc 13 1798 3 discriminator 3 view .LVU4223
1800:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11654              		.loc 13 1800 3 discriminator 3 view .LVU4224
 11655              		.syntax unified
 11656              	@ 1800 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11657 0154 E0FA23F2 		shsax r2, r0, r3
 11658              	@ 0 "" 2
 11659              	.LVL1283:
1801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11660              		.loc 13 1801 3 discriminator 3 view .LVU4225
1801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11661              		.loc 13 1801 3 is_stmt 0 discriminator 3 view .LVU4226
 11662              		.thumb
 11663              		.syntax unified
 11664              	.LBE973:
 11665              	.LBE972:
1300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
1302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHASX(S, T);
 11666              		.loc 16 1302 9 is_stmt 1 discriminator 3 view .LVU4227
 11667              	.LBB974:
 11668              	.LBI974:
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11669              		.loc 13 1748 31 discriminator 3 view .LVU4228
 11670              	.LBB975:
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11671              		.loc 13 1750 3 discriminator 3 view .LVU4229
1752:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11672              		.loc 13 1752 3 discriminator 3 view .LVU4230
 11673              		.syntax unified
 11674              	@ 1752 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11675 0158 A0FA23F0 		shasx r0, r0, r3
 11676              	@ 0 "" 2
 11677              	.LVL1284:
1753:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11678              		.loc 13 1753 3 discriminator 3 view .LVU4231
1753:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11679              		.loc 13 1753 3 is_stmt 0 discriminator 3 view .LVU4232
 11680              		.thumb
 11681              		.syntax unified
 11682              	.LBE975:
 11683              	.LBE974:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 398


1303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
1305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSD(C1, S) >> 16U;
 11684              		.loc 16 1305 9 is_stmt 1 discriminator 3 view .LVU4233
 11685              	.LBB976:
 11686              	.LBI976:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11687              		.loc 13 1956 31 discriminator 3 view .LVU4234
 11688              	.LBB977:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11689              		.loc 13 1958 3 discriminator 3 view .LVU4235
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11690              		.loc 13 1960 3 discriminator 3 view .LVU4236
 11691              		.syntax unified
 11692              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11693 015c 49FB00FB 		smusd fp, r9, r0
 11694              	@ 0 "" 2
 11695              	.LVL1285:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11696              		.loc 13 1961 3 discriminator 3 view .LVU4237
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11697              		.loc 13 1961 3 is_stmt 0 discriminator 3 view .LVU4238
 11698              		.thumb
 11699              		.syntax unified
 11700              	.LBE977:
 11701              	.LBE976:
 11702              		.loc 16 1305 31 discriminator 3 view .LVU4239
 11703 0160 4FEA1B4B 		lsr	fp, fp, #16
 11704              	.LVL1286:
1306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUADX(C1, S);
 11705              		.loc 16 1306 9 is_stmt 1 discriminator 3 view .LVU4240
 11706              	.LBB978:
 11707              	.LBI978:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11708              		.loc 13 1898 31 discriminator 3 view .LVU4241
 11709              	.LBB979:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11710              		.loc 13 1900 3 discriminator 3 view .LVU4242
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11711              		.loc 13 1902 3 discriminator 3 view .LVU4243
 11712              		.syntax unified
 11713              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11714 0164 29FB10F0 		smuadx r0, r9, r0
 11715              	@ 0 "" 2
 11716              	.LVL1287:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11717              		.loc 13 1903 3 discriminator 3 view .LVU4244
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11718              		.loc 13 1903 3 is_stmt 0 discriminator 3 view .LVU4245
 11719              		.thumb
 11720              		.syntax unified
 11721              	.LBE979:
 11722              	.LBE978:
1307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHASX(S, T);
1310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 399


1311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
1312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHSAX(S, T);
1313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
1315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUADX(S, C1) >> 16U;
1316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSD(__QSUB16(0, C1), S);
1317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
1320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
1321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi2, __PKHBT( out1, out2, 0 ));
 11723              		.loc 16 1321 9 is_stmt 1 discriminator 3 view .LVU4246
 11724              		.loc 16 1321 28 is_stmt 0 discriminator 3 view .LVU4247
 11725 0168 000C     		lsrs	r0, r0, #16
 11726              	.LVL1288:
 11727              		.loc 16 1321 28 discriminator 3 view .LVU4248
 11728 016a 0004     		lsls	r0, r0, #16
 11729 016c 4BEA0000 		orr	r0, fp, r0
 11730              	.LVL1289:
 11731              	.LBB980:
 11732              	.LBI980:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 11733              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU4249
 11734              	.LBB981:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11735              		.loc 12 161 3 discriminator 3 view .LVU4250
 11736              		.loc 12 164 3 discriminator 3 view .LVU4251
 11737 0170 3860     		str	r0, [r7]	@ unaligned
 11738              	.LVL1290:
 11739              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU4252
 11740              	.LBE981:
 11741              	.LBE980:
1322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi2 += 2 * n1;
 11742              		.loc 16 1322 9 is_stmt 1 discriminator 3 view .LVU4253
 11743              		.loc 16 1322 14 is_stmt 0 discriminator 3 view .LVU4254
 11744 0172 0F44     		add	r7, r7, r1
 11745              	.LVL1291:
1323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
1325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSD(C3, R) >> 16U;
 11746              		.loc 16 1327 9 is_stmt 1 discriminator 3 view .LVU4255
 11747              	.LBB982:
 11748              	.LBI982:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11749              		.loc 13 1956 31 discriminator 3 view .LVU4256
 11750              	.LBB983:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11751              		.loc 13 1958 3 discriminator 3 view .LVU4257
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11752              		.loc 13 1960 3 discriminator 3 view .LVU4258
 11753              		.syntax unified
 11754              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11755 0174 4EFB02F0 		smusd r0, lr, r2
 11756              	@ 0 "" 2
 11757              	.LVL1292:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 400


1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11758              		.loc 13 1961 3 discriminator 3 view .LVU4259
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11759              		.loc 13 1961 3 is_stmt 0 discriminator 3 view .LVU4260
 11760              		.thumb
 11761              		.syntax unified
 11762              	.LBE983:
 11763              	.LBE982:
 11764              		.loc 16 1327 31 discriminator 3 view .LVU4261
 11765 0178 000C     		lsrs	r0, r0, #16
 11766              	.LVL1293:
1328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUADX(C3, R);
 11767              		.loc 16 1328 9 is_stmt 1 discriminator 3 view .LVU4262
 11768              	.LBB984:
 11769              	.LBI984:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11770              		.loc 13 1898 31 discriminator 3 view .LVU4263
 11771              	.LBB985:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11772              		.loc 13 1900 3 discriminator 3 view .LVU4264
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11773              		.loc 13 1902 3 discriminator 3 view .LVU4265
 11774              		.syntax unified
 11775              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11776 017a 2EFB12F3 		smuadx r3, lr, r2
 11777              	@ 0 "" 2
 11778              	.LVL1294:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11779              		.loc 13 1903 3 discriminator 3 view .LVU4266
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11780              		.loc 13 1903 3 is_stmt 0 discriminator 3 view .LVU4267
 11781              		.thumb
 11782              		.syntax unified
 11783              	.LBE985:
 11784              	.LBE984:
1329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUADX(C3, R) >> 16U;
1331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSD(__QSUB16(0, C3), R);
1332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
1335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
1336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi3, __PKHBT( out1, out2, 0 ));
 11785              		.loc 16 1336 9 is_stmt 1 discriminator 3 view .LVU4268
 11786              		.loc 16 1336 28 is_stmt 0 discriminator 3 view .LVU4269
 11787 017e 1B0C     		lsrs	r3, r3, #16
 11788              	.LVL1295:
 11789              		.loc 16 1336 28 discriminator 3 view .LVU4270
 11790 0180 1B04     		lsls	r3, r3, #16
 11791 0182 0343     		orrs	r3, r3, r0
 11792              	.LVL1296:
 11793              	.LBB986:
 11794              	.LBI986:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 11795              		.loc 12 157 27 is_stmt 1 discriminator 3 view .LVU4271
 11796              	.LBB987:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 401


 11797              		.loc 12 161 3 discriminator 3 view .LVU4272
 11798              		.loc 12 164 3 discriminator 3 view .LVU4273
 11799 0184 2360     		str	r3, [r4]	@ unaligned
 11800              	.LVL1297:
 11801              		.loc 12 164 3 is_stmt 0 discriminator 3 view .LVU4274
 11802              	.LBE987:
 11803              	.LBE986:
1337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi3 += 2 * n1;
 11804              		.loc 16 1337 9 is_stmt 1 discriminator 3 view .LVU4275
 11805              		.loc 16 1337 14 is_stmt 0 discriminator 3 view .LVU4276
 11806 0186 0C44     		add	r4, r4, r1
 11807              	.LVL1298:
1228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 11808              		.loc 16 1228 33 is_stmt 1 discriminator 3 view .LVU4277
1228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 11809              		.loc 16 1228 36 is_stmt 0 discriminator 3 view .LVU4278
 11810 0188 D444     		add	ip, ip, r10
 11811              	.LVL1299:
 11812              	.L401:
1228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 11813              		.loc 16 1228 20 is_stmt 1 discriminator 1 view .LVU4279
1228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 11814              		.loc 16 1228 7 is_stmt 0 discriminator 1 view .LVU4280
 11815 018a 009B     		ldr	r3, [sp]
 11816 018c 9C45     		cmp	ip, r3
 11817 018e BBD3     		bcc	.L402
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 11818              		.loc 16 1212 34 is_stmt 1 discriminator 2 view .LVU4281
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 11819              		.loc 16 1212 35 is_stmt 0 discriminator 2 view .LVU4282
 11820 0190 019B     		ldr	r3, [sp, #4]
 11821 0192 0133     		adds	r3, r3, #1
 11822 0194 0193     		str	r3, [sp, #4]
 11823              	.LVL1300:
 11824              	.L400:
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 11825              		.loc 16 1212 18 is_stmt 1 discriminator 1 view .LVU4283
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 11826              		.loc 16 1212 27 is_stmt 0 discriminator 1 view .LVU4284
 11827 0196 029B     		ldr	r3, [sp, #8]
 11828 0198 013B     		subs	r3, r3, #1
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 11829              		.loc 16 1212 5 discriminator 1 view .LVU4285
 11830 019a 019A     		ldr	r2, [sp, #4]
 11831 019c 9342     		cmp	r3, r2
 11832 019e 19D3     		bcc	.L407
1215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
 11833              		.loc 16 1215 7 is_stmt 1 view .LVU4286
 11834              	.LVL1301:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11835              		.loc 12 79 3 view .LVU4287
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11836              		.loc 12 82 3 view .LVU4288
 11837 01a0 0699     		ldr	r1, [sp, #24]
 11838 01a2 039A     		ldr	r2, [sp, #12]
 11839 01a4 51F82290 		ldr	r9, [r1, r2, lsl #2]	@ unaligned
 11840              	.LVL1302:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 402


  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11841              		.loc 12 87 3 view .LVU4289
1216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 11842              		.loc 16 1216 7 view .LVU4290
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11843              		.loc 12 79 3 view .LVU4291
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11844              		.loc 12 82 3 view .LVU4292
 11845 01a8 51F83280 		ldr	r8, [r1, r2, lsl #3]	@ unaligned
 11846              	.LVL1303:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11847              		.loc 12 87 3 view .LVU4293
1217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 11848              		.loc 16 1217 7 view .LVU4294
1217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 11849              		.loc 16 1217 12 is_stmt 0 view .LVU4295
 11850 01ac 02EB4203 		add	r3, r2, r2, lsl #1
 11851              	.LVL1304:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11852              		.loc 12 79 3 is_stmt 1 view .LVU4296
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11853              		.loc 12 82 3 view .LVU4297
 11854 01b0 51F823E0 		ldr	lr, [r1, r3, lsl #2]	@ unaligned
 11855              	.LVL1305:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11856              		.loc 12 87 3 view .LVU4298
1220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 11857              		.loc 16 1220 7 view .LVU4299
1220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 11858              		.loc 16 1220 10 is_stmt 0 view .LVU4300
 11859 01b4 049B     		ldr	r3, [sp, #16]
 11860 01b6 D318     		adds	r3, r2, r3
 11861 01b8 0393     		str	r3, [sp, #12]
 11862              	.LVL1306:
1222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 11863              		.loc 16 1222 7 is_stmt 1 view .LVU4301
1222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 11864              		.loc 16 1222 21 is_stmt 0 view .LVU4302
 11865 01ba 059B     		ldr	r3, [sp, #20]
 11866              	.LVL1307:
1222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 11867              		.loc 16 1222 21 view .LVU4303
 11868 01bc 019A     		ldr	r2, [sp, #4]
 11869 01be 03EB8206 		add	r6, r3, r2, lsl #2
 11870              	.LVL1308:
1223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 11871              		.loc 16 1223 7 is_stmt 1 view .LVU4304
1223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 11872              		.loc 16 1223 19 is_stmt 0 view .LVU4305
 11873 01c2 029B     		ldr	r3, [sp, #8]
 11874 01c4 06EB8305 		add	r5, r6, r3, lsl #2
 11875              	.LVL1309:
1224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 11876              		.loc 16 1224 7 is_stmt 1 view .LVU4306
1224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 11877              		.loc 16 1224 19 is_stmt 0 view .LVU4307
 11878 01c8 06EBC307 		add	r7, r6, r3, lsl #3
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 403


 11879              	.LVL1310:
1225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 11880              		.loc 16 1225 7 is_stmt 1 view .LVU4308
1225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 11881              		.loc 16 1225 19 is_stmt 0 view .LVU4309
 11882 01cc 07EB8304 		add	r4, r7, r3, lsl #2
 11883              	.LVL1311:
1228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 11884              		.loc 16 1228 7 is_stmt 1 view .LVU4310
1228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 11885              		.loc 16 1228 15 is_stmt 0 view .LVU4311
 11886 01d0 9446     		mov	ip, r2
1228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 11887              		.loc 16 1228 7 view .LVU4312
 11888 01d2 DAE7     		b	.L401
 11889              	.LVL1312:
 11890              	.L407:
1338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       }
1339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     }
1340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2U;
 11891              		.loc 16 1341 5 is_stmt 1 discriminator 2 view .LVU4313
 11892              		.loc 16 1341 22 is_stmt 0 discriminator 2 view .LVU4314
 11893 01d4 049B     		ldr	r3, [sp, #16]
 11894 01d6 9B00     		lsls	r3, r3, #2
 11895 01d8 0493     		str	r3, [sp, #16]
 11896              	.LVL1313:
1205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 11897              		.loc 16 1205 33 is_stmt 1 discriminator 2 view .LVU4315
1205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 11898              		.loc 16 1205 35 is_stmt 0 discriminator 2 view .LVU4316
 11899 01da 079B     		ldr	r3, [sp, #28]
 11900              	.LVL1314:
1205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 11901              		.loc 16 1205 35 discriminator 2 view .LVU4317
 11902 01dc 9B08     		lsrs	r3, r3, #2
 11903 01de 0793     		str	r3, [sp, #28]
 11904              	.LVL1315:
1209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 11905              		.loc 16 1209 8 discriminator 2 view .LVU4318
 11906 01e0 DDF808A0 		ldr	r10, [sp, #8]
 11907              	.LVL1316:
 11908              	.L399:
1205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 11909              		.loc 16 1205 25 is_stmt 1 discriminator 1 view .LVU4319
1205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 11910              		.loc 16 1205 3 is_stmt 0 discriminator 1 view .LVU4320
 11911 01e4 079B     		ldr	r3, [sp, #28]
 11912 01e6 042B     		cmp	r3, #4
 11913 01e8 06D9     		bls	.L408
1208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
 11914              		.loc 16 1208 5 is_stmt 1 view .LVU4321
 11915              	.LVL1317:
1209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 11916              		.loc 16 1209 5 view .LVU4322
1209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 11917              		.loc 16 1209 8 is_stmt 0 view .LVU4323
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 404


 11918 01ea 4FEA9A03 		lsr	r3, r10, #2
 11919 01ee 0293     		str	r3, [sp, #8]
 11920              	.LVL1318:
1210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 11921              		.loc 16 1210 5 is_stmt 1 view .LVU4324
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 11922              		.loc 16 1212 5 view .LVU4325
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 11923              		.loc 16 1212 12 is_stmt 0 view .LVU4326
 11924 01f0 089B     		ldr	r3, [sp, #32]
 11925              	.LVL1319:
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 11926              		.loc 16 1212 12 view .LVU4327
 11927 01f2 0193     		str	r3, [sp, #4]
1210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 11928              		.loc 16 1210 8 view .LVU4328
 11929 01f4 0393     		str	r3, [sp, #12]
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 11930              		.loc 16 1212 5 view .LVU4329
 11931 01f6 CEE7     		b	.L400
 11932              	.LVL1320:
 11933              	.L408:
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 11934              		.loc 16 1212 5 view .LVU4330
 11935 01f8 099E     		ldr	r6, [sp, #36]
 11936 01fa 059B     		ldr	r3, [sp, #20]
 11937              	.LVL1321:
 11938              	.L405:
1342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
1343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of middle stage process */
1344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
1346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point */
1347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point */
1348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point */
1349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
1351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = fftLen >> 2;
1352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ptr1 = &pSrc16[0];
1354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
1356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
1358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 11939              		.loc 16 1358 3 is_stmt 1 discriminator 1 view .LVU4331
1359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xa (real), ya(imag) input */
1361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xaya = read_q15x2_ia ((q15_t **) &ptr1);
 11940              		.loc 16 1361 5 discriminator 1 view .LVU4332
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11941              		.loc 12 98 3 discriminator 1 view .LVU4333
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11942              		.loc 12 101 3 discriminator 1 view .LVU4334
 11943 01fc 1A68     		ldr	r2, [r3]	@ unaligned
 11944              	.LVL1322:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 405


 11945              		.loc 12 106 2 discriminator 1 view .LVU4335
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11946              		.loc 12 107 2 discriminator 1 view .LVU4336
1362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xb (real), yb(imag) input */
1364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xbyb = read_q15x2_ia ((q15_t **) &ptr1);
 11947              		.loc 16 1364 5 discriminator 1 view .LVU4337
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11948              		.loc 12 98 3 discriminator 1 view .LVU4338
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11949              		.loc 12 101 3 discriminator 1 view .LVU4339
 11950 01fe 5968     		ldr	r1, [r3, #4]	@ unaligned
 11951              	.LVL1323:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 11952              		.loc 12 106 2 discriminator 1 view .LVU4340
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11953              		.loc 12 107 2 discriminator 1 view .LVU4341
1365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xc (real), yc(imag) input */
1367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xcyc = read_q15x2_ia ((q15_t **) &ptr1);
 11954              		.loc 16 1367 5 discriminator 1 view .LVU4342
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11955              		.loc 12 98 3 discriminator 1 view .LVU4343
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11956              		.loc 12 101 3 discriminator 1 view .LVU4344
 11957 0200 9F68     		ldr	r7, [r3, #8]	@ unaligned
 11958              	.LVL1324:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 11959              		.loc 12 106 2 discriminator 1 view .LVU4345
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11960              		.loc 12 107 2 discriminator 1 view .LVU4346
1368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xd (real), yd(imag) input */
1370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xdyd = read_q15x2_ia ((q15_t **) &ptr1);
 11961              		.loc 16 1370 5 discriminator 1 view .LVU4347
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 11962              		.loc 12 98 3 discriminator 1 view .LVU4348
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 11963              		.loc 12 101 3 discriminator 1 view .LVU4349
 11964 0202 DC68     		ldr	r4, [r3, #12]	@ unaligned
 11965              	.LVL1325:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 11966              		.loc 12 106 2 discriminator 1 view .LVU4350
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 11967              		.loc 12 107 2 discriminator 1 view .LVU4351
1371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc)) */
1373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(xaya, xcyc);
 11968              		.loc 16 1373 5 discriminator 1 view .LVU4352
 11969              	.LBB988:
 11970              	.LBI988:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11971              		.loc 13 1644 31 discriminator 1 view .LVU4353
 11972              	.LBB989:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11973              		.loc 13 1646 3 discriminator 1 view .LVU4354
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 406


 11974              		.loc 13 1648 3 discriminator 1 view .LVU4355
 11975              		.syntax unified
 11976              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11977 0204 92FA17F0 		qadd16 r0, r2, r7
 11978              	@ 0 "" 2
 11979              	.LVL1326:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11980              		.loc 13 1649 3 discriminator 1 view .LVU4356
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11981              		.loc 13 1649 3 is_stmt 0 discriminator 1 view .LVU4357
 11982              		.thumb
 11983              		.syntax unified
 11984              	.LBE989:
 11985              	.LBE988:
1374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
1376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 11986              		.loc 16 1376 5 is_stmt 1 discriminator 1 view .LVU4358
 11987              	.LBB990:
 11988              	.LBI990:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 11989              		.loc 13 1644 31 discriminator 1 view .LVU4359
 11990              	.LBB991:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 11991              		.loc 13 1646 3 discriminator 1 view .LVU4360
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 11992              		.loc 13 1648 3 discriminator 1 view .LVU4361
 11993              		.syntax unified
 11994              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 11995 0208 91FA14F5 		qadd16 r5, r1, r4
 11996              	@ 0 "" 2
 11997              	.LVL1327:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11998              		.loc 13 1649 3 discriminator 1 view .LVU4362
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 11999              		.loc 13 1649 3 is_stmt 0 discriminator 1 view .LVU4363
 12000              		.thumb
 12001              		.syntax unified
 12002              	.LBE991:
 12003              	.LBE990:
1377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* pointer updation for writing */
1379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ptr1 = ptr1 - 8U;
 12004              		.loc 16 1379 5 is_stmt 1 discriminator 1 view .LVU4364
1380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHADD16(R, T));
 12005              		.loc 16 1384 5 discriminator 1 view .LVU4365
 12006              	.LBB992:
 12007              	.LBI992:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12008              		.loc 13 1652 31 discriminator 1 view .LVU4366
 12009              	.LBB993:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12010              		.loc 13 1654 3 discriminator 1 view .LVU4367
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 407


1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 12011              		.loc 13 1656 3 discriminator 1 view .LVU4368
 12012              		.syntax unified
 12013              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 12014 020c 90FA25F5 		shadd16 r5, r0, r5
 12015              	@ 0 "" 2
 12016              	.LVL1328:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12017              		.loc 13 1657 3 discriminator 1 view .LVU4369
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12018              		.loc 13 1657 3 is_stmt 0 discriminator 1 view .LVU4370
 12019              		.thumb
 12020              		.syntax unified
 12021              	.LBE993:
 12022              	.LBE992:
 12023              	.LBB994:
 12024              	.LBI994:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 12025              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU4371
 12026              	.LBB995:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 12027              		.loc 12 140 3 discriminator 1 view .LVU4372
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 12028              		.loc 12 142 3 discriminator 1 view .LVU4373
 12029 0210 1D60     		str	r5, [r3]	@ unaligned
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12030              		.loc 12 148 2 discriminator 1 view .LVU4374
 12031              	.LVL1329:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12032              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU4375
 12033              	.LBE995:
 12034              	.LBE994:
1385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
1387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 12035              		.loc 16 1387 5 is_stmt 1 discriminator 1 view .LVU4376
 12036              	.LBB996:
 12037              	.LBI996:
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12038              		.loc 13 1644 31 discriminator 1 view .LVU4377
 12039              	.LBB997:
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12040              		.loc 13 1646 3 discriminator 1 view .LVU4378
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 12041              		.loc 13 1648 3 discriminator 1 view .LVU4379
 12042              		.syntax unified
 12043              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 12044 0212 91FA14F5 		qadd16 r5, r1, r4
 12045              	@ 0 "" 2
 12046              	.LVL1330:
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12047              		.loc 13 1649 3 discriminator 1 view .LVU4380
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12048              		.loc 13 1649 3 is_stmt 0 discriminator 1 view .LVU4381
 12049              		.thumb
 12050              		.syntax unified
 12051              	.LBE997:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 408


 12052              	.LBE996:
1388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
1390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
1391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSUB16(R, T));
 12053              		.loc 16 1391 5 is_stmt 1 discriminator 1 view .LVU4382
 12054              	.LBB998:
 12055              	.LBI998:
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12056              		.loc 13 1700 31 discriminator 1 view .LVU4383
 12057              	.LBB999:
1702:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12058              		.loc 13 1702 3 discriminator 1 view .LVU4384
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 12059              		.loc 13 1704 3 discriminator 1 view .LVU4385
 12060              		.syntax unified
 12061              	@ 1704 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 12062 0216 D0FA25F0 		shsub16 r0, r0, r5
 12063              	@ 0 "" 2
 12064              	.LVL1331:
1705:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12065              		.loc 13 1705 3 discriminator 1 view .LVU4386
1705:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12066              		.loc 13 1705 3 is_stmt 0 discriminator 1 view .LVU4387
 12067              		.thumb
 12068              		.syntax unified
 12069              	.LBE999:
 12070              	.LBE998:
 12071              	.LBB1000:
 12072              	.LBI1000:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 12073              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU4388
 12074              	.LBB1001:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 12075              		.loc 12 140 3 discriminator 1 view .LVU4389
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 12076              		.loc 12 142 3 discriminator 1 view .LVU4390
 12077 021a 5860     		str	r0, [r3, #4]	@ unaligned
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12078              		.loc 12 148 2 discriminator 1 view .LVU4391
 12079              	.LVL1332:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12080              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU4392
 12081              	.LBE1001:
 12082              	.LBE1000:
1392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc)) */
1394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(xaya, xcyc);
 12083              		.loc 16 1394 5 is_stmt 1 discriminator 1 view .LVU4393
 12084              	.LBB1002:
 12085              	.LBI1002:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12086              		.loc 13 1692 31 discriminator 1 view .LVU4394
 12087              	.LBB1003:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12088              		.loc 13 1694 3 discriminator 1 view .LVU4395
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 409


 12089              		.loc 13 1696 3 discriminator 1 view .LVU4396
 12090              		.syntax unified
 12091              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 12092 021c D2FA17F2 		qsub16 r2, r2, r7
 12093              	@ 0 "" 2
 12094              	.LVL1333:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12095              		.loc 13 1697 3 discriminator 1 view .LVU4397
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12096              		.loc 13 1697 3 is_stmt 0 discriminator 1 view .LVU4398
 12097              		.thumb
 12098              		.syntax unified
 12099              	.LBE1003:
 12100              	.LBE1002:
1395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed( (yb - yd), (xb - xd))  */
1398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __QSUB16(xbyb, xdyd);
 12101              		.loc 16 1398 5 is_stmt 1 discriminator 1 view .LVU4399
 12102              	.LBB1004:
 12103              	.LBI1004:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12104              		.loc 13 1692 31 discriminator 1 view .LVU4400
 12105              	.LBB1005:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12106              		.loc 13 1694 3 discriminator 1 view .LVU4401
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 12107              		.loc 13 1696 3 discriminator 1 view .LVU4402
 12108              		.syntax unified
 12109              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 12110 0220 D1FA14F1 		qsub16 r1, r1, r4
 12111              	@ 0 "" 2
 12112              	.LVL1334:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12113              		.loc 13 1697 3 discriminator 1 view .LVU4403
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12114              		.loc 13 1697 3 is_stmt 0 discriminator 1 view .LVU4404
 12115              		.thumb
 12116              		.syntax unified
 12117              	.LBE1005:
 12118              	.LBE1004:
1399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
1402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
1403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHASX(S, U));
 12119              		.loc 16 1403 5 is_stmt 1 discriminator 1 view .LVU4405
 12120              	.LBB1006:
 12121              	.LBI1006:
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12122              		.loc 13 1748 31 discriminator 1 view .LVU4406
 12123              	.LBB1007:
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12124              		.loc 13 1750 3 discriminator 1 view .LVU4407
1752:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 12125              		.loc 13 1752 3 discriminator 1 view .LVU4408
 12126              		.syntax unified
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 410


 12127              	@ 1752 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 12128 0224 A2FA21F0 		shasx r0, r2, r1
 12129              	@ 0 "" 2
 12130              	.LVL1335:
1753:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12131              		.loc 13 1753 3 discriminator 1 view .LVU4409
1753:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12132              		.loc 13 1753 3 is_stmt 0 discriminator 1 view .LVU4410
 12133              		.thumb
 12134              		.syntax unified
 12135              	.LBE1007:
 12136              	.LBE1006:
 12137              	.LBB1008:
 12138              	.LBI1008:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 12139              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU4411
 12140              	.LBB1009:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 12141              		.loc 12 140 3 discriminator 1 view .LVU4412
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 12142              		.loc 12 142 3 discriminator 1 view .LVU4413
 12143 0228 9860     		str	r0, [r3, #8]	@ unaligned
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12144              		.loc 12 148 2 discriminator 1 view .LVU4414
 12145              	.LVL1336:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12146              		.loc 12 148 2 is_stmt 0 discriminator 1 view .LVU4415
 12147              	.LBE1009:
 12148              	.LBE1008:
1404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
1406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
1407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSAX(S, U));
 12149              		.loc 16 1407 5 is_stmt 1 discriminator 1 view .LVU4416
 12150              	.LBB1010:
 12151              	.LBI1010:
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12152              		.loc 13 1796 31 discriminator 1 view .LVU4417
 12153              	.LBB1011:
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12154              		.loc 13 1798 3 discriminator 1 view .LVU4418
1800:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 12155              		.loc 13 1800 3 discriminator 1 view .LVU4419
 12156              		.syntax unified
 12157              	@ 1800 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 12158 022a E2FA21F2 		shsax r2, r2, r1
 12159              	@ 0 "" 2
 12160              	.LVL1337:
1801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12161              		.loc 13 1801 3 discriminator 1 view .LVU4420
1801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12162              		.loc 13 1801 3 is_stmt 0 discriminator 1 view .LVU4421
 12163              		.thumb
 12164              		.syntax unified
 12165              	.LBE1011:
 12166              	.LBE1010:
 12167              	.LBB1012:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 411


 12168              	.LBI1012:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 12169              		.loc 12 136 27 is_stmt 1 discriminator 1 view .LVU4422
 12170              	.LBB1013:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 12171              		.loc 12 140 3 discriminator 1 view .LVU4423
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 12172              		.loc 12 142 3 discriminator 1 view .LVU4424
 12173 022e DA60     		str	r2, [r3, #12]	@ unaligned
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12174              		.loc 12 148 2 discriminator 1 view .LVU4425
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12175              		.loc 12 148 8 is_stmt 0 discriminator 1 view .LVU4426
 12176 0230 1033     		adds	r3, r3, #16
 12177              	.LVL1338:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12178              		.loc 12 148 8 discriminator 1 view .LVU4427
 12179              	.LBE1013:
 12180              	.LBE1012:
1408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
1410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
1411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSAX(S, U));
1412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
1414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
1415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHASX(S, U));
1416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 12181              		.loc 16 1418 11 is_stmt 1 discriminator 1 view .LVU4428
 12182              		.loc 16 1418 3 is_stmt 0 discriminator 1 view .LVU4429
 12183 0232 013E     		subs	r6, r6, #1
 12184              	.LVL1339:
 12185              		.loc 16 1418 3 discriminator 1 view .LVU4430
 12186 0234 E2D1     		bne	.L405
1419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage  process */
1421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
1423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
1424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
1425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
1426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else /* arm_radix4_butterfly_inverse_q15 */
1429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t R0, R1, S0, S1, T0, T1, U0, U1;
1431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t Co1, Si1, Co2, Si2, Co3, Si3, out1, out2;
1432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t n1, n2, ic, i0, i1, i2, i3, j, k;
1433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
1435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
1437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
1439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 412


1440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
1441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
1443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
1444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
1446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0U;
1447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
1449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   i0 = 0U;
1450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
1452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
1454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Start of first stage process */
1456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
1457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
1459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
1461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
1462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
1463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
1464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
1465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
1467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
1469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2U] >> 2U;
1470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2U) + 1U] >> 2U;
1471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
1473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2U] >> 2U;
1474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2U) + 1U] >> 2U;
1475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc), R1 = (xa + xc) */
1477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16U);
1478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16U);
1479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc), S1 = (xa - xc) */
1480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16U);
1481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16U);
1482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U] >> 2U;
1487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U] >> 2U;
1488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U] >> 2U;
1491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U] >> 2U;
1492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd), T1 = (xb + xd) */
1494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16U);
1495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16U);
1496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 413


1497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
1498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
1501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
1502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc)- (xb + xd) */
1504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(R0 - T0, 16U);
1505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(R1 - T1, 16U);
1506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from Coefficient pointer */
1507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co2 = pCoef16[2U * ic * 2U];
1508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si2 = pCoef16[(2U * ic * 2U) + 1U];
1509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2) */
1510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co2 * R0 - Si2 * R1) >> 16U);
1511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
1512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((Si2 * R0 + Co2 * R1) >> 16U);
1513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
1515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb, T1 = xb */
1517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U] >> 2U;
1518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U] >> 2U;
1519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
1521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
1522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2U] = out1;
1523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2U) + 1U] = out2;
1524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
1526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U0 = yd, U1 = xd) */
1528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U] >> 2U;
1529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U] >> 2U;
1530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb-yd, T1 = xb-xd) */
1532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16U);
1533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16U);
1534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya-yc) - (xb- xd) , R1 = (xa-xc) + (yb-yd) */
1535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (q15_t) __SSAT((q31_t) (S0 + T1), 16);
1536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (q15_t) __SSAT((q31_t) (S1 - T0), 16);
1537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = (ya-yc) + (xb- xd), S1 = (xa-xc) - (yb-yd) */
1538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = (q15_t) __SSAT((q31_t) (S0 - T1), 16);
1539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = (q15_t) __SSAT((q31_t) (S1 + T0), 16);
1540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from Coefficient pointer */
1542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co1 = pCoef16[ic * 2U];
1543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si1 = pCoef16[(ic * 2U) + 1U];
1544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
1545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1) */
1546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co1 * S0 - Si1 * S1) >> 16U);
1547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1) */
1548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((Si1 * S0 + Co1 * S1) >> 16U);
1549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
1550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2U] = out1;
1551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2U) + 1U] = out2;
1552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Co3 & si3 are read from Coefficient pointer */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 414


1554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co3 = pCoef16[3U * ic * 2U];
1555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si3 = pCoef16[(3U * ic * 2U) + 1U];
1556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
1557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa+yb-xc-yd)* Co3 - (ya-xb-yc+xd)* (si3) */
1558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co3 * R0 - Si3 * R1) >> 16U);
1559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya-xb-yc+xd)* Co3 + (xa+yb-xc-yd)* (si3) */
1560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((Si3 * R0 + Co3 * R1) >> 16U);
1561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
1562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2U] = out1;
1563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2U) + 1U] = out2;
1564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
1567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Updating input index */
1569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i0 = i0 + 1U;
1570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
1572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  End of first stage process */
1574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
1576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Start of Middle stage process */
1579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
1581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2U;
1582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
1584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
1585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
1587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
1588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
1589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
1590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0U; j <= (n2 - 1U); j++)
1592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
1593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
1594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co1 = pCoef16[ic * 2U];
1595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si1 = pCoef16[(ic * 2U) + 1U];
1596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co2 = pCoef16[2U * ic * 2U];
1597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si2 = pCoef16[2U * ic * 2U + 1U];
1598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co3 = pCoef16[3U * ic * 2U];
1599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si3 = pCoef16[(3U * ic * 2U) + 1U];
1600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
1602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
1603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
1605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
1606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
1607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  index calculation for the input as, */
1608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
1609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i1 = i0 + n2;
1610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i2 = i1 + n2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 415


1611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i3 = i2 + n2;
1612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
1614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
1615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i0 * 2U];
1616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i0 * 2U) + 1U];
1617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
1619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = pSrc16[i2 * 2U];
1620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = pSrc16[(i2 * 2U) + 1U];
1621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc), R1 = (xa + xc) */
1624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = __SSAT(T0 + S0, 16U);
1625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = __SSAT(T1 + S1, 16U);
1626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S0 = (ya - yc), S1 = (xa - xc) */
1627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = __SSAT(T0 - S0, 16U);
1628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = __SSAT(T1 - S1, 16U);
1629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2U];
1633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2U) + 1U];
1634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2U];
1637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2U) + 1U];
1638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = (yb + yd), T1 = (xb + xd) */
1640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 + U0, 16U);
1641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 + U1, 16U);
1642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
1644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
1645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
1646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i0 * 2U] = ((R0 >> 1U) + (T0 >> 1U)) >> 1U;
1647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i0 * 2U) + 1U] = ((R1 >> 1U) + (T1 >> 1U)) >> 1U;
1648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
1650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (R0 >> 1U) - (T0 >> 1U);
1651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (R1 >> 1U) - (T1 >> 1U);
1652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) - (xa-xb+xc-xd)* co2 */
1654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co2 * R0 - Si2 * R1) >> 16);
1655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
1656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((Si2 * R0 + Co2 * R1) >> 16);
1657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
1659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2U];
1661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2U) + 1U];
1662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
1664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2) */
1665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
1666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i1 * 2U] = out1;
1667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i1 * 2U) + 1U] = out2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 416


1668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
1670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2U];
1672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2U) + 1U];
1673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = yb-yd, T1 = xb-xd) */
1675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 - U0, 16U);
1676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 - U1, 16U);
1677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya-yc) - (xb- xd) , R1 = (xa-xc) + (yb-yd) */
1679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (S0 >> 1U) + (T1 >> 1U);
1680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (S1 >> 1U) - (T0 >> 1U);
1681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S1 = (ya-yc) + (xb- xd), S1 = (xa-xc) - (yb-yd) */
1683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = (S0 >> 1U) - (T1 >> 1U);
1684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = (S1 >> 1U) + (T0 >> 1U);
1685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
1687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co1 * S0 - Si1 * S1) >> 16U);
1688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((Si1 * S0 + Co1 * S1) >> 16U);
1689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1) */
1690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1) */
1691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i2 * 2U] = out1;
1692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i2 * 2U) + 1U] = out2;
1693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
1695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co3 * R0 - Si3 * R1) >> 16U);
1696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((Si3 * R0 + Co3 * R1) >> 16U);
1698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa+yb-xc-yd)* Co3 - (ya-xb-yc+xd)* (si3) */
1699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya-xb-yc+xd)* Co3 + (xa+yb-xc-yd)* (si3) */
1700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i3 * 2U] = out1;
1701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i3 * 2U) + 1U] = out2;
1702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       }
1705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     }
1706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2U;
1708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
1709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  End of Middle stages process */
1710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
1713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point   */
1714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point  */
1715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point  */
1716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
1718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
1721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
1722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
1723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 417


1725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (i0 = 0U; i0 <= (fftLen - n1); i0 += n1)
1726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
1728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
1729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
1730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
1731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
1732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
1734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
1735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2U];
1736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2U) + 1U];
1737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
1738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2U];
1739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2U) + 1U];
1740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc), R1 = (xa + xc) */
1742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16U);
1743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16U);
1744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc), S1 = (xa - xc) */
1745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16U);
1746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16U);
1747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U];
1751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U];
1752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U];
1754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U];
1755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd), T1 = (xb + xd) */
1757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16U);
1758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16U);
1759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
1761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
1764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
1765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
1767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (R0 >> 1U) - (T0 >> 1U);
1768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (R1 >> 1U) - (T1 >> 1U);
1769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U];
1772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U];
1773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/4 sample */
1775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
1776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
1777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2U] = R0;
1778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2U) + 1U] = R1;
1779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 418


1782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U];
1783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb - yd), T1 = (xb - xd) */
1784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16U);
1785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16U);
1786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/2 sample */
1788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa-yb-xc+yd) */
1789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya+xb-yc-xd) */
1790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2U] = (S0 >> 1U) - (T1 >> 1U);
1791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2U) + 1U] = (S1 >> 1U) + (T0 >> 1U);
1792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + 3fftLen/4 sample */
1795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa+yb-xc-yd) */
1796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya-xb-yc+xd) */
1797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2U] = (S0 >> 1U) + (T1 >> 1U);
1798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2U) + 1U] = (S1 >> 1U) - (T0 >> 1U);
1799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
1800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage  process */
1801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
1803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
1804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
1805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
1806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
1808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** }
 12187              		.loc 16 1809 1 view .LVU4431
 12188 0236 0BB0     		add	sp, sp, #44
 12189              	.LCFI68:
 12190              		.cfi_def_cfa_offset 36
 12191              	.LVL1340:
 12192              		.loc 16 1809 1 view .LVU4432
 12193              		@ sp needed
 12194 0238 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 12195              		.loc 16 1809 1 view .LVU4433
 12196              		.cfi_endproc
 12197              	.LFE156:
 12199              		.section	.text.arm_cfft_radix4by2_inverse_q15,"ax",%progbits
 12200              		.align	1
 12201              		.global	arm_cfft_radix4by2_inverse_q15
 12202              		.syntax unified
 12203              		.thumb
 12204              		.thumb_func
 12206              	arm_cfft_radix4by2_inverse_q15:
 12207              	.LVL1341:
 12208              	.LFB134:
 791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** void arm_cfft_radix4by2_inverse_q15(
 793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t * pSrc,
 794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t fftLen,
 795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   const q15_t * pCoef)
 796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** {
 12209              		.loc 17 796 1 is_stmt 1 view -0
 12210              		.cfi_startproc
 12211              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 419


 12212              		@ frame_needed = 0, uses_anonymous_args = 0
 12213              		.loc 17 796 1 is_stmt 0 view .LVU4435
 12214 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 12215              	.LCFI69:
 12216              		.cfi_def_cfa_offset 32
 12217              		.cfi_offset 3, -32
 12218              		.cfi_offset 4, -28
 12219              		.cfi_offset 5, -24
 12220              		.cfi_offset 6, -20
 12221              		.cfi_offset 7, -16
 12222              		.cfi_offset 8, -12
 12223              		.cfi_offset 9, -8
 12224              		.cfi_offset 14, -4
 12225 0004 0546     		mov	r5, r0
 12226 0006 1746     		mov	r7, r2
 797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t i;
 12227              		.loc 17 797 9 is_stmt 1 view .LVU4436
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t n2;
 12228              		.loc 17 798 9 view .LVU4437
 799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t p0, p1, p2, p3;
 12229              		.loc 17 799 9 view .LVU4438
 800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #if defined (ARM_MATH_DSP)
 801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q31_t T, S, R;
 12230              		.loc 17 801 9 view .LVU4439
 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q31_t coeff, out1, out2;
 12231              		.loc 17 802 9 view .LVU4440
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   const q15_t *pC = pCoef;
 12232              		.loc 17 803 3 view .LVU4441
 12233              	.LVL1342:
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t *pSi = pSrc;
 12234              		.loc 17 804 9 view .LVU4442
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t *pSl = pSrc + fftLen;
 12235              		.loc 17 805 9 view .LVU4443
 12236              		.loc 17 805 27 is_stmt 0 view .LVU4444
 12237 0008 00EB4108 		add	r8, r0, r1, lsl #1
 12238              	.LVL1343:
 806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #else
 807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         uint32_t l;
 808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t xt, yt, cosVal, sinVal;
 809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #endif
 810:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 811:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   n2 = fftLen >> 1U;
 12239              		.loc 17 811 3 is_stmt 1 view .LVU4445
 12240              		.loc 17 811 6 is_stmt 0 view .LVU4446
 12241 000c 4E08     		lsrs	r6, r1, #1
 12242              	.LVL1344:
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 813:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #if defined (ARM_MATH_DSP)
 814:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   for (i = n2; i > 0; i--)
 12243              		.loc 17 815 3 is_stmt 1 view .LVU4447
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #else
 12244              		.loc 17 805 16 is_stmt 0 view .LVU4448
 12245 000e 4046     		mov	r0, r8
 12246              	.LVL1345:
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t *pSl = pSrc + fftLen;
 12247              		.loc 17 804 16 view .LVU4449
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 420


 12248 0010 2946     		mov	r1, r5
 12249              	.LVL1346:
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****         q15_t *pSi = pSrc;
 12250              		.loc 17 803 16 view .LVU4450
 12251 0012 9446     		mov	ip, r2
 12252              		.loc 17 815 10 view .LVU4451
 12253 0014 3446     		mov	r4, r6
 12254              		.loc 17 815 3 view .LVU4452
 12255 0016 1BE0     		b	.L410
 12256              	.LVL1347:
 12257              	.L411:
 816:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 817:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      coeff = read_q15x2_ia ((q15_t **) &pC);
 12258              		.loc 17 817 6 is_stmt 1 view .LVU4453
 12259              	.LBB1014:
 12260              	.LBI1014:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 12261              		.loc 12 95 28 view .LVU4454
 12262              	.LBB1015:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 12263              		.loc 12 98 3 view .LVU4455
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 12264              		.loc 12 101 3 view .LVU4456
 12265 0018 5CF8043B 		ldr	r3, [ip], #4	@ unaligned
 12266              	.LVL1348:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 12267              		.loc 12 106 2 view .LVU4457
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12268              		.loc 12 107 2 view .LVU4458
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12269              		.loc 12 107 2 is_stmt 0 view .LVU4459
 12270              	.LBE1015:
 12271              	.LBE1014:
 818:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 819:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      T = read_q15x2 (pSi);
 12272              		.loc 17 819 6 is_stmt 1 view .LVU4460
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 12273              		.loc 12 79 3 view .LVU4461
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 12274              		.loc 12 82 3 view .LVU4462
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12275              		.loc 12 87 3 view .LVU4463
 820:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      T = __SHADD16(T, 0); /* this is just a SIMD arithmetic shift right by 1 */
 12276              		.loc 17 820 6 view .LVU4464
 12277              	.LBB1016:
 12278              	.LBI1016:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12279              		.loc 13 1652 31 view .LVU4465
 12280              	.LBB1017:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12281              		.loc 13 1654 3 view .LVU4466
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 12282              		.loc 13 1656 3 view .LVU4467
 12283 001c 0A68     		ldr	r2, [r1]	@ unaligned
 12284 001e 4FF0000E 		mov	lr, #0
 12285              		.syntax unified
 12286              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 421


 12287 0022 92FA2EF2 		shadd16 r2, r2, lr
 12288              	@ 0 "" 2
 12289              	.LVL1349:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12290              		.loc 13 1657 3 view .LVU4468
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12291              		.loc 13 1657 3 is_stmt 0 view .LVU4469
 12292              		.thumb
 12293              		.syntax unified
 12294              	.LBE1017:
 12295              	.LBE1016:
 821:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 822:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      S = read_q15x2 (pSl);
 12296              		.loc 17 822 6 is_stmt 1 view .LVU4470
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 12297              		.loc 12 79 3 view .LVU4471
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 12298              		.loc 12 82 3 view .LVU4472
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12299              		.loc 12 87 3 view .LVU4473
 823:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      S = __SHADD16(S, 0); /* this is just a SIMD arithmetic shift right by 1 */
 12300              		.loc 17 823 6 view .LVU4474
 12301              	.LBB1018:
 12302              	.LBI1018:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12303              		.loc 13 1652 31 view .LVU4475
 12304              	.LBB1019:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12305              		.loc 13 1654 3 view .LVU4476
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 12306              		.loc 13 1656 3 view .LVU4477
 12307 0026 D0F80090 		ldr	r9, [r0]	@ unaligned
 12308              		.syntax unified
 12309              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 12310 002a 99FA2EF9 		shadd16 r9, r9, lr
 12311              	@ 0 "" 2
 12312              	.LVL1350:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12313              		.loc 13 1657 3 view .LVU4478
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12314              		.loc 13 1657 3 is_stmt 0 view .LVU4479
 12315              		.thumb
 12316              		.syntax unified
 12317              	.LBE1019:
 12318              	.LBE1018:
 824:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 825:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      R = __QSUB16(T, S);
 12319              		.loc 17 825 6 is_stmt 1 view .LVU4480
 12320              	.LBB1020:
 12321              	.LBI1020:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12322              		.loc 13 1692 31 view .LVU4481
 12323              	.LBB1021:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12324              		.loc 13 1694 3 view .LVU4482
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 12325              		.loc 13 1696 3 view .LVU4483
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 422


 12326              		.syntax unified
 12327              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 12328 002e D2FA19FE 		qsub16 lr, r2, r9
 12329              	@ 0 "" 2
 12330              	.LVL1351:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12331              		.loc 13 1697 3 view .LVU4484
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12332              		.loc 13 1697 3 is_stmt 0 view .LVU4485
 12333              		.thumb
 12334              		.syntax unified
 12335              	.LBE1021:
 12336              	.LBE1020:
 826:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      write_q15x2_ia (&pSi, __SHADD16(T, S));
 12337              		.loc 17 827 6 is_stmt 1 view .LVU4486
 12338              	.LBB1022:
 12339              	.LBI1022:
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12340              		.loc 13 1652 31 view .LVU4487
 12341              	.LBB1023:
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12342              		.loc 13 1654 3 view .LVU4488
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 12343              		.loc 13 1656 3 view .LVU4489
 12344              		.syntax unified
 12345              	@ 1656 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 12346 0032 92FA29F2 		shadd16 r2, r2, r9
 12347              	@ 0 "" 2
 12348              	.LVL1352:
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12349              		.loc 13 1657 3 view .LVU4490
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12350              		.loc 13 1657 3 is_stmt 0 view .LVU4491
 12351              		.thumb
 12352              		.syntax unified
 12353              	.LBE1023:
 12354              	.LBE1022:
 12355              	.LBB1024:
 12356              	.LBI1024:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 12357              		.loc 12 136 27 is_stmt 1 view .LVU4492
 12358              	.LBB1025:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 12359              		.loc 12 140 3 view .LVU4493
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 12360              		.loc 12 142 3 view .LVU4494
 12361 0036 41F8042B 		str	r2, [r1], #4	@ unaligned
 12362              	.LVL1353:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12363              		.loc 12 148 2 view .LVU4495
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12364              		.loc 12 148 2 is_stmt 0 view .LVU4496
 12365              	.LBE1025:
 12366              	.LBE1024:
 828:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 829:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 423


 830:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      out1 = __SMUSD(coeff, R) >> 16U;
 12367              		.loc 17 830 6 is_stmt 1 view .LVU4497
 12368              	.LBB1026:
 12369              	.LBI1026:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12370              		.loc 13 1956 31 view .LVU4498
 12371              	.LBB1027:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12372              		.loc 13 1958 3 view .LVU4499
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 12373              		.loc 13 1960 3 view .LVU4500
 12374              		.syntax unified
 12375              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 12376 003a 43FB0EF2 		smusd r2, r3, lr
 12377              	@ 0 "" 2
 12378              	.LVL1354:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12379              		.loc 13 1961 3 view .LVU4501
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12380              		.loc 13 1961 3 is_stmt 0 view .LVU4502
 12381              		.thumb
 12382              		.syntax unified
 12383              	.LBE1027:
 12384              	.LBE1026:
 12385              		.loc 17 830 31 view .LVU4503
 12386 003e 120C     		lsrs	r2, r2, #16
 12387              	.LVL1355:
 831:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      out2 = __SMUADX(coeff, R);
 12388              		.loc 17 831 6 is_stmt 1 view .LVU4504
 12389              	.LBB1028:
 12390              	.LBI1028:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 12391              		.loc 13 1898 31 view .LVU4505
 12392              	.LBB1029:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 12393              		.loc 13 1900 3 view .LVU4506
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 12394              		.loc 13 1902 3 view .LVU4507
 12395              		.syntax unified
 12396              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 12397 0040 23FB1EF3 		smuadx r3, r3, lr
 12398              	@ 0 "" 2
 12399              	.LVL1356:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12400              		.loc 13 1903 3 view .LVU4508
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 12401              		.loc 13 1903 3 is_stmt 0 view .LVU4509
 12402              		.thumb
 12403              		.syntax unified
 12404              	.LBE1029:
 12405              	.LBE1028:
 832:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #else
 833:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      out1 = __SMUADX(R, coeff) >> 16U;
 834:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      out2 = __SMUSD(__QSUB(0, coeff), R);
 835:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 836:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 837:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      write_q15x2_ia (&pSl, (q31_t)__PKHBT( out1, out2, 0 ));
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 424


 12406              		.loc 17 837 6 is_stmt 1 view .LVU4510
 12407              		.loc 17 837 35 is_stmt 0 view .LVU4511
 12408 0044 1B0C     		lsrs	r3, r3, #16
 12409              	.LVL1357:
 12410              		.loc 17 837 35 view .LVU4512
 12411 0046 1B04     		lsls	r3, r3, #16
 12412 0048 1343     		orrs	r3, r3, r2
 12413              	.LVL1358:
 12414              	.LBB1030:
 12415              	.LBI1030:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 12416              		.loc 12 136 27 is_stmt 1 view .LVU4513
 12417              	.LBB1031:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 12418              		.loc 12 140 3 view .LVU4514
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 12419              		.loc 12 142 3 view .LVU4515
 12420 004a 40F8043B 		str	r3, [r0], #4	@ unaligned
 12421              	.LVL1359:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12422              		.loc 12 148 2 view .LVU4516
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 12423              		.loc 12 148 2 is_stmt 0 view .LVU4517
 12424              	.LBE1031:
 12425              	.LBE1030:
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 12426              		.loc 17 815 23 is_stmt 1 view .LVU4518
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 12427              		.loc 17 815 24 is_stmt 0 view .LVU4519
 12428 004e 013C     		subs	r4, r4, #1
 12429              	.LVL1360:
 12430              	.L410:
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 12431              		.loc 17 815 16 is_stmt 1 discriminator 1 view .LVU4520
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 12432              		.loc 17 815 3 is_stmt 0 discriminator 1 view .LVU4521
 12433 0050 002C     		cmp	r4, #0
 12434 0052 E1D1     		bne	.L411
 838:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   }
 839:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 840:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 841:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 842:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   for (i = 0; i < n2; i++)
 843:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 844:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      cosVal = pCoef[2 * i];
 845:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      sinVal = pCoef[2 * i + 1];
 846:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 847:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      l = i + n2;
 848:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 849:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      xt =           (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
 850:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
 851:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 852:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      yt =               (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
 853:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[2 * i + 1] = ((pSrc[2 * l + 1] >> 1U) + (pSrc[2 * i + 1] >> 1U)) >> 1U;
 854:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 855:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[2 * l]      = (((int16_t) (((q31_t) xt * cosVal) >> 16U)) -
 856:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                          ((int16_t) (((q31_t) yt * sinVal) >> 16U))  );
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 425


 857:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 858:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[2 * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16U)) +
 859:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****                         ((int16_t) (((q31_t) xt * sinVal) >> 16U))  );
 860:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   }
 861:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 862:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 863:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 864:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   /* first col */
 865:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   arm_radix4_butterfly_inverse_q15( pSrc,          n2, (q15_t*)pCoef, 2U);
 12435              		.loc 17 865 3 is_stmt 1 view .LVU4522
 12436 0054 0223     		movs	r3, #2
 12437 0056 3A46     		mov	r2, r7
 12438 0058 3146     		mov	r1, r6
 12439              	.LVL1361:
 12440              		.loc 17 865 3 is_stmt 0 view .LVU4523
 12441 005a 2846     		mov	r0, r5
 12442              	.LVL1362:
 12443              		.loc 17 865 3 view .LVU4524
 12444 005c FFF7FEFF 		bl	arm_radix4_butterfly_inverse_q15
 12445              	.LVL1363:
 866:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 867:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   /* second col */
 868:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   arm_radix4_butterfly_inverse_q15( pSrc + fftLen, n2, (q15_t*)pCoef, 2U);
 12446              		.loc 17 868 3 is_stmt 1 view .LVU4525
 12447 0060 0223     		movs	r3, #2
 12448 0062 3A46     		mov	r2, r7
 12449 0064 3146     		mov	r1, r6
 12450 0066 4046     		mov	r0, r8
 12451 0068 FFF7FEFF 		bl	arm_radix4_butterfly_inverse_q15
 12452              	.LVL1364:
 869:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 870:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   n2 = fftLen >> 1U;
 12453              		.loc 17 870 3 view .LVU4526
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   for (i = 0; i < n2; i++)
 12454              		.loc 17 871 3 view .LVU4527
 12455              		.loc 17 871 3 is_stmt 0 view .LVU4528
 12456 006c 18E0     		b	.L412
 12457              	.LVL1365:
 12458              	.L413:
 872:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 873:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p0 = pSrc[4 * i + 0];
 12459              		.loc 17 873 6 is_stmt 1 discriminator 3 view .LVU4529
 12460              		.loc 17 873 15 is_stmt 0 discriminator 3 view .LVU4530
 12461 006e E300     		lsls	r3, r4, #3
 12462              		.loc 17 873 9 discriminator 3 view .LVU4531
 12463 0070 35F93470 		ldrsh	r7, [r5, r4, lsl #3]
 12464              	.LVL1366:
 874:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p1 = pSrc[4 * i + 1];
 12465              		.loc 17 874 6 is_stmt 1 discriminator 3 view .LVU4532
 12466              		.loc 17 874 15 is_stmt 0 discriminator 3 view .LVU4533
 12467 0074 03F1020E 		add	lr, r3, #2
 12468              		.loc 17 874 9 discriminator 3 view .LVU4534
 12469 0078 35F90E00 		ldrsh	r0, [r5, lr]
 12470              	.LVL1367:
 875:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p2 = pSrc[4 * i + 2];
 12471              		.loc 17 875 6 is_stmt 1 discriminator 3 view .LVU4535
 12472              		.loc 17 875 15 is_stmt 0 discriminator 3 view .LVU4536
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 426


 12473 007c 03F1040C 		add	ip, r3, #4
 12474              		.loc 17 875 9 discriminator 3 view .LVU4537
 12475 0080 35F90C10 		ldrsh	r1, [r5, ip]
 12476              	.LVL1368:
 876:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p3 = pSrc[4 * i + 3];
 12477              		.loc 17 876 6 is_stmt 1 discriminator 3 view .LVU4538
 12478              		.loc 17 876 15 is_stmt 0 discriminator 3 view .LVU4539
 12479 0084 0633     		adds	r3, r3, #6
 12480              		.loc 17 876 9 discriminator 3 view .LVU4540
 12481 0086 EA5E     		ldrsh	r2, [r5, r3]
 12482              	.LVL1369:
 877:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 878:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p0 <<= 1U;
 12483              		.loc 17 878 6 is_stmt 1 discriminator 3 view .LVU4541
 12484              		.loc 17 878 9 is_stmt 0 discriminator 3 view .LVU4542
 12485 0088 7F00     		lsls	r7, r7, #1
 12486              	.LVL1370:
 879:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p1 <<= 1U;
 12487              		.loc 17 879 6 is_stmt 1 discriminator 3 view .LVU4543
 12488              		.loc 17 879 9 is_stmt 0 discriminator 3 view .LVU4544
 12489 008a 4000     		lsls	r0, r0, #1
 12490              	.LVL1371:
 880:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p2 <<= 1U;
 12491              		.loc 17 880 6 is_stmt 1 discriminator 3 view .LVU4545
 12492              		.loc 17 880 9 is_stmt 0 discriminator 3 view .LVU4546
 12493 008c 4900     		lsls	r1, r1, #1
 12494              	.LVL1372:
 881:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      p3 <<= 1U;
 12495              		.loc 17 881 6 is_stmt 1 discriminator 3 view .LVU4547
 12496              		.loc 17 881 9 is_stmt 0 discriminator 3 view .LVU4548
 12497 008e 5200     		lsls	r2, r2, #1
 12498              	.LVL1373:
 882:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 883:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[4 * i + 0] = p0;
 12499              		.loc 17 883 6 is_stmt 1 discriminator 3 view .LVU4549
 12500              		.loc 17 883 22 is_stmt 0 discriminator 3 view .LVU4550
 12501 0090 25F83470 		strh	r7, [r5, r4, lsl #3]	@ movhi
 884:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[4 * i + 1] = p1;
 12502              		.loc 17 884 6 is_stmt 1 discriminator 3 view .LVU4551
 12503              		.loc 17 884 22 is_stmt 0 discriminator 3 view .LVU4552
 12504 0094 25F80E00 		strh	r0, [r5, lr]	@ movhi
 885:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[4 * i + 2] = p2;
 12505              		.loc 17 885 6 is_stmt 1 discriminator 3 view .LVU4553
 12506              		.loc 17 885 22 is_stmt 0 discriminator 3 view .LVU4554
 12507 0098 25F80C10 		strh	r1, [r5, ip]	@ movhi
 886:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      pSrc[4 * i + 3] = p3;
 12508              		.loc 17 886 6 is_stmt 1 discriminator 3 view .LVU4555
 12509              		.loc 17 886 22 is_stmt 0 discriminator 3 view .LVU4556
 12510 009c EA52     		strh	r2, [r5, r3]	@ movhi
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 12511              		.loc 17 871 23 is_stmt 1 discriminator 3 view .LVU4557
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 12512              		.loc 17 871 24 is_stmt 0 discriminator 3 view .LVU4558
 12513 009e 0134     		adds	r4, r4, #1
 12514              	.LVL1374:
 12515              	.L412:
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 427


 12516              		.loc 17 871 15 is_stmt 1 discriminator 1 view .LVU4559
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 12517              		.loc 17 871 3 is_stmt 0 discriminator 1 view .LVU4560
 12518 00a0 B442     		cmp	r4, r6
 12519 00a2 E4D3     		bcc	.L413
 887:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   }
 888:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** }
 12520              		.loc 17 888 1 view .LVU4561
 12521 00a4 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 12522              		.loc 17 888 1 view .LVU4562
 12523              		.cfi_endproc
 12524              	.LFE134:
 12526              		.section	.text.arm_cfft_q15,"ax",%progbits
 12527              		.align	1
 12528              		.global	arm_cfft_q15
 12529              		.syntax unified
 12530              		.thumb
 12531              		.thumb_func
 12533              	arm_cfft_q15:
 12534              	.LVL1375:
 12535              	.LFB132:
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   uint32_t L = S->fftLen;
 12536              		.loc 17 641 1 is_stmt 1 view -0
 12537              		.cfi_startproc
 12538              		@ args = 0, pretend = 0, frame = 0
 12539              		@ frame_needed = 0, uses_anonymous_args = 0
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   uint32_t L = S->fftLen;
 12540              		.loc 17 641 1 is_stmt 0 view .LVU4564
 12541 0000 70B5     		push	{r4, r5, r6, lr}
 12542              	.LCFI70:
 12543              		.cfi_def_cfa_offset 16
 12544              		.cfi_offset 4, -16
 12545              		.cfi_offset 5, -12
 12546              		.cfi_offset 6, -8
 12547              		.cfi_offset 14, -4
 12548 0002 0446     		mov	r4, r0
 12549 0004 0E46     		mov	r6, r1
 12550 0006 1D46     		mov	r5, r3
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 12551              		.loc 17 642 3 is_stmt 1 view .LVU4565
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 12552              		.loc 17 642 17 is_stmt 0 view .LVU4566
 12553 0008 0188     		ldrh	r1, [r0]
 12554              	.LVL1376:
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 12555              		.loc 17 644 3 is_stmt 1 view .LVU4567
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****   {
 12556              		.loc 17 644 6 is_stmt 0 view .LVU4568
 12557 000a 012A     		cmp	r2, #1
 12558 000c 0DD0     		beq	.L430
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      {
 12559              		.loc 17 666 6 is_stmt 1 view .LVU4569
 12560 000e B1F5807F 		cmp	r1, #256
 12561 0012 46D0     		beq	.L423
 12562 0014 30D9     		bls	.L431
 12563 0016 B1F5006F 		cmp	r1, #2048
 12564 001a 37D0     		beq	.L426
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 428


 12565 001c 3BD9     		bls	.L432
 12566 001e B1F5805F 		cmp	r1, #4096
 12567 0022 3ED0     		beq	.L423
 12568              	.LVL1377:
 12569              	.L421:
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     arm_bitreversal_16 ((uint16_t*) p1, S->bitRevLength, S->pBitRevTable);
 12570              		.loc 17 685 3 view .LVU4570
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****     arm_bitreversal_16 ((uint16_t*) p1, S->bitRevLength, S->pBitRevTable);
 12571              		.loc 17 685 6 is_stmt 0 view .LVU4571
 12572 0024 002D     		cmp	r5, #0
 12573 0026 42D1     		bne	.L433
 12574              	.L415:
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 12575              		.loc 17 687 1 view .LVU4572
 12576 0028 70BD     		pop	{r4, r5, r6, pc}
 12577              	.LVL1378:
 12578              	.L430:
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      {
 12579              		.loc 17 646 6 is_stmt 1 view .LVU4573
 12580 002a B1F5807F 		cmp	r1, #256
 12581 002e 1DD0     		beq	.L417
 12582 0030 07D9     		bls	.L434
 12583 0032 B1F5006F 		cmp	r1, #2048
 12584 0036 0ED0     		beq	.L420
 12585 0038 12D9     		bls	.L435
 12586 003a B1F5805F 		cmp	r1, #4096
 12587 003e F1D1     		bne	.L421
 12588 0040 14E0     		b	.L417
 12589              	.L434:
 12590 0042 4029     		cmp	r1, #64
 12591 0044 12D0     		beq	.L417
 12592 0046 02D9     		bls	.L436
 12593 0048 8029     		cmp	r1, #128
 12594 004a 04D0     		beq	.L420
 12595 004c EAE7     		b	.L421
 12596              	.L436:
 12597 004e 1029     		cmp	r1, #16
 12598 0050 0CD0     		beq	.L417
 12599 0052 2029     		cmp	r1, #32
 12600 0054 E6D1     		bne	.L421
 12601              	.L420:
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12602              		.loc 17 660 8 view .LVU4574
 12603 0056 6268     		ldr	r2, [r4, #4]
 12604              	.LVL1379:
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12605              		.loc 17 660 8 is_stmt 0 view .LVU4575
 12606 0058 3046     		mov	r0, r6
 12607              	.LVL1380:
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12608              		.loc 17 660 8 view .LVU4576
 12609 005a FFF7FEFF 		bl	arm_cfft_radix4by2_inverse_q15
 12610              	.LVL1381:
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      }
 12611              		.loc 17 661 8 is_stmt 1 view .LVU4577
 12612 005e E1E7     		b	.L421
 12613              	.LVL1382:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 429


 12614              	.L435:
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      {
 12615              		.loc 17 646 6 is_stmt 0 view .LVU4578
 12616 0060 B1F5007F 		cmp	r1, #512
 12617 0064 F7D0     		beq	.L420
 12618 0066 B1F5806F 		cmp	r1, #1024
 12619 006a DBD1     		bne	.L421
 12620              	.L417:
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12621              		.loc 17 653 8 is_stmt 1 view .LVU4579
 12622 006c 0123     		movs	r3, #1
 12623              	.LVL1383:
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12624              		.loc 17 653 8 is_stmt 0 view .LVU4580
 12625 006e 6268     		ldr	r2, [r4, #4]
 12626              	.LVL1384:
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12627              		.loc 17 653 8 view .LVU4581
 12628 0070 3046     		mov	r0, r6
 12629              	.LVL1385:
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12630              		.loc 17 653 8 view .LVU4582
 12631 0072 FFF7FEFF 		bl	arm_radix4_butterfly_inverse_q15
 12632              	.LVL1386:
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 12633              		.loc 17 654 8 is_stmt 1 view .LVU4583
 12634 0076 D5E7     		b	.L421
 12635              	.LVL1387:
 12636              	.L431:
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      {
 12637              		.loc 17 666 6 is_stmt 0 view .LVU4584
 12638 0078 4029     		cmp	r1, #64
 12639 007a 12D0     		beq	.L423
 12640 007c 02D9     		bls	.L437
 12641 007e 8029     		cmp	r1, #128
 12642 0080 04D0     		beq	.L426
 12643 0082 CFE7     		b	.L421
 12644              	.L437:
 12645 0084 1029     		cmp	r1, #16
 12646 0086 0CD0     		beq	.L423
 12647 0088 2029     		cmp	r1, #32
 12648 008a CBD1     		bne	.L421
 12649              	.L426:
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12650              		.loc 17 680 8 is_stmt 1 view .LVU4585
 12651 008c 6268     		ldr	r2, [r4, #4]
 12652              	.LVL1388:
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12653              		.loc 17 680 8 is_stmt 0 view .LVU4586
 12654 008e 3046     		mov	r0, r6
 12655              	.LVL1389:
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12656              		.loc 17 680 8 view .LVU4587
 12657 0090 FFF7FEFF 		bl	arm_cfft_radix4by2_q15
 12658              	.LVL1390:
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      }
 12659              		.loc 17 681 8 is_stmt 1 view .LVU4588
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 430


 12660 0094 C6E7     		b	.L421
 12661              	.LVL1391:
 12662              	.L432:
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****      {
 12663              		.loc 17 666 6 is_stmt 0 view .LVU4589
 12664 0096 B1F5007F 		cmp	r1, #512
 12665 009a F7D0     		beq	.L426
 12666 009c B1F5806F 		cmp	r1, #1024
 12667 00a0 C0D1     		bne	.L421
 12668              	.L423:
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12669              		.loc 17 673 8 is_stmt 1 view .LVU4590
 12670 00a2 0123     		movs	r3, #1
 12671              	.LVL1392:
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12672              		.loc 17 673 8 is_stmt 0 view .LVU4591
 12673 00a4 6268     		ldr	r2, [r4, #4]
 12674              	.LVL1393:
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12675              		.loc 17 673 8 view .LVU4592
 12676 00a6 3046     		mov	r0, r6
 12677              	.LVL1394:
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c ****        break;
 12678              		.loc 17 673 8 view .LVU4593
 12679 00a8 FFF7FEFF 		bl	arm_radix4_butterfly_q15
 12680              	.LVL1395:
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 12681              		.loc 17 674 8 is_stmt 1 view .LVU4594
 12682 00ac BAE7     		b	.L421
 12683              	.L433:
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** }
 12684              		.loc 17 686 5 view .LVU4595
 12685 00ae A268     		ldr	r2, [r4, #8]
 12686 00b0 A189     		ldrh	r1, [r4, #12]
 12687 00b2 3046     		mov	r0, r6
 12688 00b4 FFF7FEFF 		bl	arm_bitreversal_16
 12689              	.LVL1396:
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q15.c **** 
 12690              		.loc 17 687 1 is_stmt 0 view .LVU4596
 12691 00b8 B6E7     		b	.L415
 12692              		.cfi_endproc
 12693              	.LFE132:
 12695              		.section	.text.arm_cfft_radix4_q15,"ax",%progbits
 12696              		.align	1
 12697              		.global	arm_cfft_radix4_q15
 12698              		.syntax unified
 12699              		.thumb
 12700              		.thumb_func
 12702              	arm_cfft_radix4_q15:
 12703              	.LVL1397:
 12704              	.LFB154:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->ifftFlag == 1U)
 12705              		.loc 16 80 1 is_stmt 1 view -0
 12706              		.cfi_startproc
 12707              		@ args = 0, pretend = 0, frame = 0
 12708              		@ frame_needed = 0, uses_anonymous_args = 0
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->ifftFlag == 1U)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 431


 12709              		.loc 16 80 1 is_stmt 0 view .LVU4598
 12710 0000 38B5     		push	{r3, r4, r5, lr}
 12711              	.LCFI71:
 12712              		.cfi_def_cfa_offset 16
 12713              		.cfi_offset 3, -16
 12714              		.cfi_offset 4, -12
 12715              		.cfi_offset 5, -8
 12716              		.cfi_offset 14, -4
 12717 0002 0446     		mov	r4, r0
 12718 0004 0D46     		mov	r5, r1
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 12719              		.loc 16 81 3 is_stmt 1 view .LVU4599
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 12720              		.loc 16 81 8 is_stmt 0 view .LVU4600
 12721 0006 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 12722              		.loc 16 81 6 view .LVU4601
 12723 0008 012B     		cmp	r3, #1
 12724 000a 09D0     		beq	.L443
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 12725              		.loc 16 89 5 is_stmt 1 view .LVU4602
 12726 000c 8389     		ldrh	r3, [r0, #12]
 12727 000e 4268     		ldr	r2, [r0, #4]
 12728 0010 0188     		ldrh	r1, [r0]
 12729              	.LVL1398:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 12730              		.loc 16 89 5 is_stmt 0 view .LVU4603
 12731 0012 2846     		mov	r0, r5
 12732              	.LVL1399:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 12733              		.loc 16 89 5 view .LVU4604
 12734 0014 FFF7FEFF 		bl	arm_radix4_butterfly_q15
 12735              	.LVL1400:
 12736              	.L440:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 12737              		.loc 16 92 3 is_stmt 1 view .LVU4605
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 12738              		.loc 16 92 8 is_stmt 0 view .LVU4606
 12739 0018 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 12740              		.loc 16 92 6 view .LVU4607
 12741 001a 012B     		cmp	r3, #1
 12742 001c 07D0     		beq	.L444
 12743              	.L438:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 12744              		.loc 16 98 1 view .LVU4608
 12745 001e 38BD     		pop	{r3, r4, r5, pc}
 12746              	.LVL1401:
 12747              	.L443:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 12748              		.loc 16 84 5 is_stmt 1 view .LVU4609
 12749 0020 8389     		ldrh	r3, [r0, #12]
 12750 0022 4268     		ldr	r2, [r0, #4]
 12751 0024 0188     		ldrh	r1, [r0]
 12752              	.LVL1402:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 12753              		.loc 16 84 5 is_stmt 0 view .LVU4610
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 432


 12754 0026 2846     		mov	r0, r5
 12755              	.LVL1403:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 12756              		.loc 16 84 5 view .LVU4611
 12757 0028 FFF7FEFF 		bl	arm_radix4_butterfly_inverse_q15
 12758              	.LVL1404:
 12759 002c F4E7     		b	.L440
 12760              	.L444:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 12761              		.loc 16 95 5 is_stmt 1 view .LVU4612
 12762 002e A368     		ldr	r3, [r4, #8]
 12763 0030 E289     		ldrh	r2, [r4, #14]
 12764 0032 2188     		ldrh	r1, [r4]
 12765 0034 2846     		mov	r0, r5
 12766 0036 FFF7FEFF 		bl	arm_bitreversal_q15
 12767              	.LVL1405:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 12768              		.loc 16 98 1 is_stmt 0 view .LVU4613
 12769 003a F0E7     		b	.L438
 12770              		.cfi_endproc
 12771              	.LFE154:
 12773              		.section	.text.arm_radix4_butterfly_q31,"ax",%progbits
 12774              		.align	1
 12775              		.global	arm_radix4_butterfly_q31
 12776              		.syntax unified
 12777              		.thumb
 12778              		.thumb_func
 12780              	arm_radix4_butterfly_q31:
 12781              	.LVL1406:
 12782              	.LFB158:
 12783              		.file 18 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q3
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Title:        arm_cfft_radix4_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Description:  This file has function definition of Radix-4 FFT & IFFT function and
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *               In-place bit reversal using bit reversal table
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * $Date:        23 April 2021
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * $Revision:    V1.9.0
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * -------------------------------------------------------------------- */
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** /*
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * not use this file except in compliance with the License.
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * You may obtain a copy of the License at
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 433


  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * limitations under the License.
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  */
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** #include "dsp/transform_functions.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** void arm_radix4_butterfly_inverse_q31(
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t * pSrc,
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         uint32_t fftLen,
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   const q31_t * pCoef,
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         uint32_t twidCoefModifier);
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** void arm_radix4_butterfly_q31(
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t * pSrc,
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         uint32_t fftLen,
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   const q31_t * pCoef,
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         uint32_t twidCoefModifier);
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** void arm_bitreversal_q31(
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t * pSrc,
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         uint32_t fftLen,
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         uint16_t bitRevFactor,
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   const uint16_t * pBitRevTab);
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** /**
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @ingroup groupTransforms
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** /**
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @addtogroup ComplexFFT
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @{
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  */
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** /**
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @brief         Processing function for the Q31 CFFT/CIFFT.
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @deprecated    Do not use this function.  It has been superseded by \ref arm_cfft_q31 and will be
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @param[in]     S    points to an instance of the Q31 CFFT/CIFFT structure
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @param[in,out] pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing o
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @return        none
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @par Input and output formats:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                  Internally input is downscaled by 2 for every stage to avoid saturations inside CF
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                  Hence the output format is different for different FFT sizes.
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                  The input and output formats for different FFT sizes and number of bits to upscale
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @par
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                  \image html CFFTQ31.gif "Input and Output Formats for Q31 CFFT"
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                  \image html CIFFTQ31.gif "Input and Output Formats for Q31 CIFFT"
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** void arm_cfft_radix4_q31(
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   const arm_cfft_radix4_instance_q31 * S,
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t * pSrc)
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** {
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   if (S->ifftFlag == 1U)
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* Complex IFFT radix-4 */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     arm_radix4_butterfly_inverse_q31(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 434


  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   else
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* Complex FFT radix-4 */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     arm_radix4_butterfly_q31(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   }
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   if (S->bitReverseFlag == 1U)
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  Bit Reversal */
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     arm_bitreversal_q31(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   }
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** }
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** /**
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @} end of ComplexFFT group
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** /*
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Radix-4 FFT algorithm used is :
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Input real and imaginary data:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(n) = xa + j * ya
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(n+N/4 ) = xb + j * yb
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(n+N/2 ) = xc + j * yc
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(n+3N 4) = xd + j * yd
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Output real and imaginary data:
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(4r) = xa'+ j * ya'
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(4r+1) = xb'+ j * yb'
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(4r+2) = xc'+ j * yc'
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(4r+3) = xd'+ j * yd'
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Twiddle factors for radix-4 FFT:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Wn = co1 + j * (- si1)
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * W2n = co2 + j * (- si2)
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * W3n = co3 + j * (- si3)
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *  Butterfly implementation:
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * xa' = xa + xb + xc + xd
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * ya' = ya + yb + yc + yd
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1)
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1)
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2)
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2)
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3)
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3)
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  */
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** /**
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @brief         Core function for the Q31 CFFT butterfly process.
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @param[in,out] pSrc             points to the in-place buffer of Q31 data type.
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @param[in]     fftLen           length of the FFT.
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @param[in]     pCoef            points to twiddle coefficient buffer.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 435


 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs wi
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @return        none
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  */
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** void arm_radix4_butterfly_q31(
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t * pSrc,
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         uint32_t fftLen,
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   const q31_t * pCoef,
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         uint32_t twidCoefModifier)
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** {
 12784              		.loc 18 150 1 is_stmt 1 view -0
 12785              		.cfi_startproc
 12786              		@ args = 0, pretend = 0, frame = 96
 12787              		@ frame_needed = 0, uses_anonymous_args = 0
 12788              		.loc 18 150 1 is_stmt 0 view .LVU4615
 12789 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 12790              	.LCFI72:
 12791              		.cfi_def_cfa_offset 36
 12792              		.cfi_offset 4, -36
 12793              		.cfi_offset 5, -32
 12794              		.cfi_offset 6, -28
 12795              		.cfi_offset 7, -24
 12796              		.cfi_offset 8, -20
 12797              		.cfi_offset 9, -16
 12798              		.cfi_offset 10, -12
 12799              		.cfi_offset 11, -8
 12800              		.cfi_offset 14, -4
 12801 0004 99B0     		sub	sp, sp, #100
 12802              	.LCFI73:
 12803              		.cfi_def_cfa_offset 136
 12804 0006 8146     		mov	r9, r0
 12805 0008 0D91     		str	r1, [sp, #52]
 12806 000a 1392     		str	r2, [sp, #76]
 12807 000c 0B93     		str	r3, [sp, #44]
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         uint32_t n1, n2, ia1, ia2, ia3, i0, i1, i2, i3, j, k;
 12808              		.loc 18 151 9 is_stmt 1 view .LVU4616
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t t1, t2, r1, r2, s1, s2, co1, co2, co3, si1, si2, si3;
 12809              		.loc 18 152 9 view .LVU4617
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t xa, xb, xc, xd;
 12810              		.loc 18 154 9 view .LVU4618
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t ya, yb, yc, yd;
 12811              		.loc 18 155 9 view .LVU4619
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t xa_out, xb_out, xc_out, xd_out;
 12812              		.loc 18 156 9 view .LVU4620
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t ya_out, yb_out, yc_out, yd_out;
 12813              		.loc 18 157 9 view .LVU4621
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t *ptr1;
 12814              		.loc 18 159 9 view .LVU4622
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* Total process is divided into three stages */
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* process first stage, middle stages, & last stage */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* start of first stage process */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 436


 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /*  Initializations for the first stage */
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   n2 = fftLen;
 12815              		.loc 18 169 3 view .LVU4623
 12816              	.LVL1407:
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   n1 = n2;
 12817              		.loc 18 170 3 view .LVU4624
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* n2 = fftLen/4 */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   n2 >>= 2U;
 12818              		.loc 18 172 3 view .LVU4625
 12819              		.loc 18 172 6 is_stmt 0 view .LVU4626
 12820 000e 8B08     		lsrs	r3, r1, #2
 12821              	.LVL1408:
 12822              		.loc 18 172 6 view .LVU4627
 12823 0010 1793     		str	r3, [sp, #92]
 12824              	.LVL1409:
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   i0 = 0U;
 12825              		.loc 18 173 3 is_stmt 1 view .LVU4628
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   ia1 = 0U;
 12826              		.loc 18 174 3 view .LVU4629
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   j = n2;
 12827              		.loc 18 176 3 view .LVU4630
 12828              		.loc 18 176 5 is_stmt 0 view .LVU4631
 12829 0012 1593     		str	r3, [sp, #84]
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   ia1 = 0U;
 12830              		.loc 18 173 6 view .LVU4632
 12831 0014 0024     		movs	r4, #0
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   ia1 = 0U;
 12832              		.loc 18 174 7 view .LVU4633
 12833 0016 0094     		str	r4, [sp]
 12834 0018 A246     		mov	r10, r4
 12835              	.LVL1410:
 12836              	.L446:
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /*  Calculation of first stage */
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   do
 12837              		.loc 18 179 3 is_stmt 1 discriminator 1 view .LVU4634
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  index calculation for the input as, */
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2U], pSrc[i0 + 3fftLen/4] */
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     i1 = i0 + n2;
 12838              		.loc 18 183 5 discriminator 1 view .LVU4635
 12839              		.loc 18 183 8 is_stmt 0 discriminator 1 view .LVU4636
 12840 001a 179A     		ldr	r2, [sp, #92]
 12841 001c 0AEB020C 		add	ip, r10, r2
 12842              	.LVL1411:
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     i2 = i1 + n2;
 12843              		.loc 18 184 5 is_stmt 1 discriminator 1 view .LVU4637
 12844              		.loc 18 184 8 is_stmt 0 discriminator 1 view .LVU4638
 12845 0020 0AEB4203 		add	r3, r10, r2, lsl #1
 12846              	.LVL1412:
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     i3 = i2 + n2;
 12847              		.loc 18 185 5 is_stmt 1 discriminator 1 view .LVU4639
 12848              		.loc 18 185 8 is_stmt 0 discriminator 1 view .LVU4640
 12849 0024 02EB030B 		add	fp, r2, r3
 12850              	.LVL1413:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 437


 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* input is in 1.31(q31) format and provide 4 guard bits for the input */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  Butterfly implementation */
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xa + xc */
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     r1 = (pSrc[(2U * i0)] >> 4U) + (pSrc[(2U * i2)] >> 4U);
 12851              		.loc 18 191 5 is_stmt 1 discriminator 1 view .LVU4641
 12852              		.loc 18 191 15 is_stmt 0 discriminator 1 view .LVU4642
 12853 0028 4FEACA00 		lsl	r0, r10, #3
 12854 002c 59F83A20 		ldr	r2, [r9, r10, lsl #3]
 12855              		.loc 18 191 41 discriminator 1 view .LVU4643
 12856 0030 DF00     		lsls	r7, r3, #3
 12857 0032 0193     		str	r3, [sp, #4]
 12858 0034 59F83330 		ldr	r3, [r9, r3, lsl #3]
 12859              	.LVL1414:
 12860              		.loc 18 191 53 discriminator 1 view .LVU4644
 12861 0038 1B11     		asrs	r3, r3, #4
 12862              		.loc 18 191 8 discriminator 1 view .LVU4645
 12863 003a 03EB2216 		add	r6, r3, r2, asr #4
 12864              	.LVL1415:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xa - xc */
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     r2 = (pSrc[(2U * i0)] >> 4U) - (pSrc[(2U * i2)] >> 4U);
 12865              		.loc 18 193 5 is_stmt 1 discriminator 1 view .LVU4646
 12866              		.loc 18 193 8 is_stmt 0 discriminator 1 view .LVU4647
 12867 003e C3EB2212 		rsb	r2, r3, r2, asr #4
 12868 0042 0292     		str	r2, [sp, #8]
 12869              	.LVL1416:
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xb + xd */
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     t1 = (pSrc[(2U * i1)] >> 4U) + (pSrc[(2U * i3)] >> 4U);
 12870              		.loc 18 196 5 is_stmt 1 discriminator 1 view .LVU4648
 12871              		.loc 18 196 15 is_stmt 0 discriminator 1 view .LVU4649
 12872 0044 4FEACC05 		lsl	r5, ip, #3
 12873 0048 59F83C40 		ldr	r4, [r9, ip, lsl #3]
 12874              		.loc 18 196 41 discriminator 1 view .LVU4650
 12875 004c 4FEACB01 		lsl	r1, fp, #3
 12876 0050 59F83B30 		ldr	r3, [r9, fp, lsl #3]
 12877              		.loc 18 196 53 discriminator 1 view .LVU4651
 12878 0054 1A11     		asrs	r2, r3, #4
 12879              	.LVL1417:
 12880              		.loc 18 196 8 discriminator 1 view .LVU4652
 12881 0056 02EB2412 		add	r2, r2, r4, asr #4
 12882              	.LVL1418:
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* ya + yc */
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     s1 = (pSrc[(2U * i0) + 1U] >> 4U) + (pSrc[(2U * i2) + 1U] >> 4U);
 12883              		.loc 18 199 5 is_stmt 1 discriminator 1 view .LVU4653
 12884              		.loc 18 199 15 is_stmt 0 discriminator 1 view .LVU4654
 12885 005a 0430     		adds	r0, r0, #4
 12886 005c 59F80040 		ldr	r4, [r9, r0]
 12887              		.loc 18 199 46 discriminator 1 view .LVU4655
 12888 0060 0437     		adds	r7, r7, #4
 12889 0062 0797     		str	r7, [sp, #28]
 12890 0064 59F80730 		ldr	r3, [r9, r7]
 12891              		.loc 18 199 63 discriminator 1 view .LVU4656
 12892 0068 1F11     		asrs	r7, r3, #4
 12893              		.loc 18 199 8 discriminator 1 view .LVU4657
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 438


 12894 006a 07EB2413 		add	r3, r7, r4, asr #4
 12895              	.LVL1419:
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* ya - yc */
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     s2 = (pSrc[(2U * i0) + 1U] >> 4U) - (pSrc[(2U * i2) + 1U] >> 4U);
 12896              		.loc 18 201 5 is_stmt 1 discriminator 1 view .LVU4658
 12897              		.loc 18 201 8 is_stmt 0 discriminator 1 view .LVU4659
 12898 006e C7EB2414 		rsb	r4, r7, r4, asr #4
 12899 0072 0394     		str	r4, [sp, #12]
 12900              	.LVL1420:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xa' = xa + xb + xc + xd */
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[2U * i0] = (r1 + t1);
 12901              		.loc 18 204 5 is_stmt 1 discriminator 1 view .LVU4660
 12902              		.loc 18 204 25 is_stmt 0 discriminator 1 view .LVU4661
 12903 0074 B418     		adds	r4, r6, r2
 12904              	.LVL1421:
 12905              		.loc 18 204 19 discriminator 1 view .LVU4662
 12906 0076 49F83A40 		str	r4, [r9, r10, lsl #3]
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* (xa + xc) - (xb + xd) */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     r1 = r1 - t1;
 12907              		.loc 18 206 5 is_stmt 1 discriminator 1 view .LVU4663
 12908              		.loc 18 206 8 is_stmt 0 discriminator 1 view .LVU4664
 12909 007a B21A     		subs	r2, r6, r2
 12910              	.LVL1422:
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* yb + yd */
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     t2 = (pSrc[(2U * i1) + 1U] >> 4U) + (pSrc[(2U * i3) + 1U] >> 4U);
 12911              		.loc 18 208 5 is_stmt 1 discriminator 1 view .LVU4665
 12912              		.loc 18 208 15 is_stmt 0 discriminator 1 view .LVU4666
 12913 007c 05F1040E 		add	lr, r5, #4
 12914 0080 59F80E40 		ldr	r4, [r9, lr]
 12915              		.loc 18 208 46 discriminator 1 view .LVU4667
 12916 0084 0D1D     		adds	r5, r1, #4
 12917 0086 59F80510 		ldr	r1, [r9, r5]
 12918              		.loc 18 208 63 discriminator 1 view .LVU4668
 12919 008a 0911     		asrs	r1, r1, #4
 12920              		.loc 18 208 8 discriminator 1 view .LVU4669
 12921 008c 01EB2411 		add	r1, r1, r4, asr #4
 12922              	.LVL1423:
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* ya' = ya + yb + yc + yd */
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[(2U * i0) + 1U] = (s1 + t2);
 12923              		.loc 18 211 5 is_stmt 1 discriminator 1 view .LVU4670
 12924              		.loc 18 211 32 is_stmt 0 discriminator 1 view .LVU4671
 12925 0090 5C18     		adds	r4, r3, r1
 12926              		.loc 18 211 26 discriminator 1 view .LVU4672
 12927 0092 49F80040 		str	r4, [r9, r0]
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* (ya + yc) - (yb + yd) */
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     s1 = s1 - t2;
 12928              		.loc 18 214 5 is_stmt 1 discriminator 1 view .LVU4673
 12929              		.loc 18 214 8 is_stmt 0 discriminator 1 view .LVU4674
 12930 0096 5B1A     		subs	r3, r3, r1
 12931              	.LVL1424:
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* yb - yd */
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     t1 = (pSrc[(2U * i1) + 1U] >> 4U) - (pSrc[(2U * i3) + 1U] >> 4U);
 12932              		.loc 18 217 5 is_stmt 1 discriminator 1 view .LVU4675
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 439


 12933              		.loc 18 217 15 is_stmt 0 discriminator 1 view .LVU4676
 12934 0098 59F80E00 		ldr	r0, [r9, lr]
 12935              		.loc 18 217 46 discriminator 1 view .LVU4677
 12936 009c 0895     		str	r5, [sp, #32]
 12937 009e 59F80510 		ldr	r1, [r9, r5]
 12938              	.LVL1425:
 12939              		.loc 18 217 63 discriminator 1 view .LVU4678
 12940 00a2 0911     		asrs	r1, r1, #4
 12941              		.loc 18 217 8 discriminator 1 view .LVU4679
 12942 00a4 C1EB2011 		rsb	r1, r1, r0, asr #4
 12943 00a8 0491     		str	r1, [sp, #16]
 12944              	.LVL1426:
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xb - xd */
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     t2 = (pSrc[(2U * i1)] >> 4U) - (pSrc[(2U * i3)] >> 4U);
 12945              		.loc 18 219 5 is_stmt 1 discriminator 1 view .LVU4680
 12946              		.loc 18 219 15 is_stmt 0 discriminator 1 view .LVU4681
 12947 00aa 59F83C00 		ldr	r0, [r9, ip, lsl #3]
 12948              		.loc 18 219 41 discriminator 1 view .LVU4682
 12949 00ae 59F83B10 		ldr	r1, [r9, fp, lsl #3]
 12950              	.LVL1427:
 12951              		.loc 18 219 53 discriminator 1 view .LVU4683
 12952 00b2 0911     		asrs	r1, r1, #4
 12953              		.loc 18 219 8 discriminator 1 view .LVU4684
 12954 00b4 C1EB2016 		rsb	r6, r1, r0, asr #4
 12955 00b8 0596     		str	r6, [sp, #20]
 12956              	.LVL1428:
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  index calculation for the coefficients */
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia2 = 2U * ia1;
 12957              		.loc 18 222 5 is_stmt 1 discriminator 1 view .LVU4685
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     co2 = pCoef[(ia2 * 2U)];
 12958              		.loc 18 223 5 discriminator 1 view .LVU4686
 12959              		.loc 18 223 16 is_stmt 0 discriminator 1 view .LVU4687
 12960 00ba 009C     		ldr	r4, [sp]
 12961 00bc 2101     		lsls	r1, r4, #4
 12962              		.loc 18 223 9 discriminator 1 view .LVU4688
 12963 00be 1398     		ldr	r0, [sp, #76]
 12964 00c0 4558     		ldr	r5, [r0, r1]
 12965              	.LVL1429:
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     si2 = pCoef[(ia2 * 2U) + 1U];
 12966              		.loc 18 224 5 is_stmt 1 discriminator 1 view .LVU4689
 12967              		.loc 18 224 16 is_stmt 0 discriminator 1 view .LVU4690
 12968 00c2 0431     		adds	r1, r1, #4
 12969              		.loc 18 224 9 discriminator 1 view .LVU4691
 12970 00c4 4158     		ldr	r1, [r0, r1]
 12971              	.LVL1430:
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[2U * i1] = (((int32_t) (((q63_t) r1 * co2) >> 32)) +
 12972              		.loc 18 227 5 is_stmt 1 discriminator 1 view .LVU4692
 12973              		.loc 18 227 35 is_stmt 0 discriminator 1 view .LVU4693
 12974 00c6 D617     		asrs	r6, r2, #31
 12975              	.LVL1431:
 12976              		.loc 18 227 46 discriminator 1 view .LVU4694
 12977 00c8 E817     		asrs	r0, r5, #31
 12978 00ca 0A90     		str	r0, [sp, #40]
 12979 00cc 02FB00F0 		mul	r0, r2, r0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 440


 12980 00d0 0996     		str	r6, [sp, #36]
 12981 00d2 05FB0600 		mla	r0, r5, r6, r0
 12982 00d6 A2FB0564 		umull	r6, r4, r2, r5
 12983 00da 2044     		add	r0, r0, r4
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s1 * si2) >> 32))) << 1U;
 12984              		.loc 18 228 35 discriminator 1 view .LVU4695
 12985 00dc DE17     		asrs	r6, r3, #31
 12986              		.loc 18 228 46 discriminator 1 view .LVU4696
 12987 00de CC17     		asrs	r4, r1, #31
 12988 00e0 03FB04F7 		mul	r7, r3, r4
 12989 00e4 01FB0677 		mla	r7, r1, r6, r7
 12990 00e8 0691     		str	r1, [sp, #24]
 12991 00ea A3FB0181 		umull	r8, r1, r3, r1
 12992              	.LVL1432:
 12993              		.loc 18 228 46 discriminator 1 view .LVU4697
 12994 00ee 0F44     		add	r7, r7, r1
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s1 * si2) >> 32))) << 1U;
 12995              		.loc 18 227 61 discriminator 1 view .LVU4698
 12996 00f0 3844     		add	r0, r0, r7
 12997              		.loc 18 228 62 discriminator 1 view .LVU4699
 12998 00f2 4000     		lsls	r0, r0, #1
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s1 * si2) >> 32))) << 1U;
 12999              		.loc 18 227 19 discriminator 1 view .LVU4700
 13000 00f4 49F83C00 		str	r0, [r9, ip, lsl #3]
 13001              	.LVL1433:
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[(2U * i1) + 1U] = (((int32_t) (((q63_t) s1 * co2) >> 32)) -
 13002              		.loc 18 231 5 is_stmt 1 discriminator 1 view .LVU4701
 13003              		.loc 18 231 53 is_stmt 0 discriminator 1 view .LVU4702
 13004 00f8 05FB06F6 		mul	r6, r5, r6
 13005 00fc 0A98     		ldr	r0, [sp, #40]
 13006 00fe 03FB0066 		mla	r6, r3, r0, r6
 13007 0102 A5FB0353 		umull	r5, r3, r5, r3
 13008              	.LVL1434:
 13009              		.loc 18 231 53 discriminator 1 view .LVU4703
 13010 0106 3344     		add	r3, r3, r6
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r1 * si2) >> 32))) << 1U;
 13011              		.loc 18 232 53 discriminator 1 view .LVU4704
 13012 0108 02FB04F4 		mul	r4, r2, r4
 13013 010c 099E     		ldr	r6, [sp, #36]
 13014 010e 0699     		ldr	r1, [sp, #24]
 13015 0110 01FB0644 		mla	r4, r1, r6, r4
 13016 0114 A2FB0121 		umull	r2, r1, r2, r1
 13017              	.LVL1435:
 13018              		.loc 18 232 53 discriminator 1 view .LVU4705
 13019 0118 2144     		add	r1, r1, r4
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r1 * si2) >> 32))) << 1U;
 13020              		.loc 18 231 68 discriminator 1 view .LVU4706
 13021 011a 5B1A     		subs	r3, r3, r1
 13022              		.loc 18 232 69 discriminator 1 view .LVU4707
 13023 011c 5B00     		lsls	r3, r3, #1
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r1 * si2) >> 32))) << 1U;
 13024              		.loc 18 231 26 discriminator 1 view .LVU4708
 13025 011e 49F80E30 		str	r3, [r9, lr]
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* (xa - xc) + (yb - yd) */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 441


 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     r1 = r2 + t1;
 13026              		.loc 18 235 5 is_stmt 1 discriminator 1 view .LVU4709
 13027              		.loc 18 235 8 is_stmt 0 discriminator 1 view .LVU4710
 13028 0122 029A     		ldr	r2, [sp, #8]
 13029 0124 049B     		ldr	r3, [sp, #16]
 13030 0126 D518     		adds	r5, r2, r3
 13031              	.LVL1436:
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* (xa - xc) - (yb - yd) */
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     r2 = r2 - t1;
 13032              		.loc 18 237 5 is_stmt 1 discriminator 1 view .LVU4711
 13033              		.loc 18 237 8 is_stmt 0 discriminator 1 view .LVU4712
 13034 0128 A2EB0308 		sub	r8, r2, r3
 13035              	.LVL1437:
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* (ya - yc) - (xb - xd) */
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     s1 = s2 - t2;
 13036              		.loc 18 240 5 is_stmt 1 discriminator 1 view .LVU4713
 13037              		.loc 18 240 8 is_stmt 0 discriminator 1 view .LVU4714
 13038 012c 0399     		ldr	r1, [sp, #12]
 13039 012e 059E     		ldr	r6, [sp, #20]
 13040 0130 8A1B     		subs	r2, r1, r6
 13041              	.LVL1438:
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* (ya - yc) + (xb - xd) */
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     s2 = s2 + t2;
 13042              		.loc 18 242 5 is_stmt 1 discriminator 1 view .LVU4715
 13043              		.loc 18 242 8 is_stmt 0 discriminator 1 view .LVU4716
 13044 0132 8B19     		adds	r3, r1, r6
 13045              	.LVL1439:
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     co1 = pCoef[(ia1 * 2U)];
 13046              		.loc 18 244 5 is_stmt 1 discriminator 1 view .LVU4717
 13047              		.loc 18 244 16 is_stmt 0 discriminator 1 view .LVU4718
 13048 0134 009C     		ldr	r4, [sp]
 13049 0136 E100     		lsls	r1, r4, #3
 13050              		.loc 18 244 9 discriminator 1 view .LVU4719
 13051 0138 1398     		ldr	r0, [sp, #76]
 13052 013a 50F83460 		ldr	r6, [r0, r4, lsl #3]
 13053              	.LVL1440:
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     si1 = pCoef[(ia1 * 2U) + 1U];
 13054              		.loc 18 245 5 is_stmt 1 discriminator 1 view .LVU4720
 13055              		.loc 18 245 16 is_stmt 0 discriminator 1 view .LVU4721
 13056 013e 0431     		adds	r1, r1, #4
 13057              		.loc 18 245 9 discriminator 1 view .LVU4722
 13058 0140 4158     		ldr	r1, [r0, r1]
 13059              	.LVL1441:
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[2U * i2] = (((int32_t) (((q63_t) r1 * co1) >> 32)) +
 13060              		.loc 18 248 5 is_stmt 1 discriminator 1 view .LVU4723
 13061              		.loc 18 248 35 is_stmt 0 discriminator 1 view .LVU4724
 13062 0142 4FEAE57E 		asr	lr, r5, #31
 13063              		.loc 18 248 46 discriminator 1 view .LVU4725
 13064 0146 F417     		asrs	r4, r6, #31
 13065 0148 0294     		str	r4, [sp, #8]
 13066 014a 05FB04F0 		mul	r0, r5, r4
 13067 014e 06FB0E00 		mla	r0, r6, lr, r0
 13068 0152 A5FB0674 		umull	r7, r4, r5, r6
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 442


 13069 0156 2044     		add	r0, r0, r4
 13070 0158 0390     		str	r0, [sp, #12]
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s1 * si1) >> 32))) << 1U;
 13071              		.loc 18 249 35 discriminator 1 view .LVU4726
 13072 015a D717     		asrs	r7, r2, #31
 13073              		.loc 18 249 46 discriminator 1 view .LVU4727
 13074 015c CC17     		asrs	r4, r1, #31
 13075 015e 02FB04FC 		mul	ip, r2, r4
 13076              	.LVL1442:
 13077              		.loc 18 249 46 discriminator 1 view .LVU4728
 13078 0162 0497     		str	r7, [sp, #16]
 13079              	.LVL1443:
 13080              		.loc 18 249 46 discriminator 1 view .LVU4729
 13081 0164 01FB07C0 		mla	r0, r1, r7, ip
 13082 0168 A2FB01C7 		umull	ip, r7, r2, r1
 13083 016c 3844     		add	r0, r0, r7
 13084 016e 8446     		mov	ip, r0
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s1 * si1) >> 32))) << 1U;
 13085              		.loc 18 248 61 discriminator 1 view .LVU4730
 13086 0170 0398     		ldr	r0, [sp, #12]
 13087 0172 6044     		add	r0, r0, ip
 13088              		.loc 18 249 62 discriminator 1 view .LVU4731
 13089 0174 4000     		lsls	r0, r0, #1
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s1 * si1) >> 32))) << 1U;
 13090              		.loc 18 248 19 discriminator 1 view .LVU4732
 13091 0176 019F     		ldr	r7, [sp, #4]
 13092 0178 49F83700 		str	r0, [r9, r7, lsl #3]
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[(2U * i2) + 1U] = (((int32_t) (((q63_t) s1 * co1) >> 32)) -
 13093              		.loc 18 252 5 is_stmt 1 discriminator 1 view .LVU4733
 13094              		.loc 18 252 53 is_stmt 0 discriminator 1 view .LVU4734
 13095 017c 049F     		ldr	r7, [sp, #16]
 13096 017e 06FB07F7 		mul	r7, r6, r7
 13097 0182 0298     		ldr	r0, [sp, #8]
 13098 0184 02FB0077 		mla	r7, r2, r0, r7
 13099 0188 A6FB0262 		umull	r6, r2, r6, r2
 13100              	.LVL1444:
 13101              		.loc 18 252 53 discriminator 1 view .LVU4735
 13102 018c 3A44     		add	r2, r2, r7
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r1 * si1) >> 32))) << 1U;
 13103              		.loc 18 253 53 discriminator 1 view .LVU4736
 13104 018e 05FB04F4 		mul	r4, r5, r4
 13105 0192 01FB0E44 		mla	r4, r1, lr, r4
 13106 0196 A5FB0151 		umull	r5, r1, r5, r1
 13107              	.LVL1445:
 13108              		.loc 18 253 53 discriminator 1 view .LVU4737
 13109 019a 2144     		add	r1, r1, r4
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r1 * si1) >> 32))) << 1U;
 13110              		.loc 18 252 68 discriminator 1 view .LVU4738
 13111 019c 521A     		subs	r2, r2, r1
 13112              		.loc 18 253 69 discriminator 1 view .LVU4739
 13113 019e 5200     		lsls	r2, r2, #1
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r1 * si1) >> 32))) << 1U;
 13114              		.loc 18 252 26 discriminator 1 view .LVU4740
 13115 01a0 079F     		ldr	r7, [sp, #28]
 13116 01a2 49F80720 		str	r2, [r9, r7]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 443


 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  index calculation for the coefficients */
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia3 = 3U * ia1;
 13117              		.loc 18 256 5 is_stmt 1 discriminator 1 view .LVU4741
 13118              	.LVL1446:
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     co3 = pCoef[(ia3 * 2U)];
 13119              		.loc 18 257 5 discriminator 1 view .LVU4742
 13120              		.loc 18 257 16 is_stmt 0 discriminator 1 view .LVU4743
 13121 01a6 009C     		ldr	r4, [sp]
 13122 01a8 04EB4402 		add	r2, r4, r4, lsl #1
 13123 01ac D200     		lsls	r2, r2, #3
 13124              		.loc 18 257 9 discriminator 1 view .LVU4744
 13125 01ae 1398     		ldr	r0, [sp, #76]
 13126 01b0 8458     		ldr	r4, [r0, r2]
 13127              	.LVL1447:
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     si3 = pCoef[(ia3 * 2U) + 1U];
 13128              		.loc 18 258 5 is_stmt 1 discriminator 1 view .LVU4745
 13129              		.loc 18 258 16 is_stmt 0 discriminator 1 view .LVU4746
 13130 01b2 0432     		adds	r2, r2, #4
 13131              		.loc 18 258 9 discriminator 1 view .LVU4747
 13132 01b4 8258     		ldr	r2, [r0, r2]
 13133              	.LVL1448:
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[2U * i3] = (((int32_t) (((q63_t) r2 * co3) >> 32)) +
 13134              		.loc 18 261 5 is_stmt 1 discriminator 1 view .LVU4748
 13135              		.loc 18 261 35 is_stmt 0 discriminator 1 view .LVU4749
 13136 01b6 4FEAE877 		asr	r7, r8, #31
 13137              		.loc 18 261 46 discriminator 1 view .LVU4750
 13138 01ba 4FEAE47C 		asr	ip, r4, #31
 13139 01be 08FB0CF1 		mul	r1, r8, ip
 13140 01c2 04FB0711 		mla	r1, r4, r7, r1
 13141 01c6 A8FB0450 		umull	r5, r0, r8, r4
 13142 01ca 0144     		add	r1, r1, r0
 13143 01cc 0191     		str	r1, [sp, #4]
 13144              	.LVL1449:
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s2 * si3) >> 32))) << 1U;
 13145              		.loc 18 262 35 discriminator 1 view .LVU4751
 13146 01ce DD17     		asrs	r5, r3, #31
 13147              		.loc 18 262 46 discriminator 1 view .LVU4752
 13148 01d0 D017     		asrs	r0, r2, #31
 13149 01d2 03FB00F6 		mul	r6, r3, r0
 13150 01d6 02FB0566 		mla	r6, r2, r5, r6
 13151 01da A3FB021E 		umull	r1, lr, r3, r2
 13152 01de 7644     		add	r6, r6, lr
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s2 * si3) >> 32))) << 1U;
 13153              		.loc 18 261 61 discriminator 1 view .LVU4753
 13154 01e0 0199     		ldr	r1, [sp, #4]
 13155 01e2 3144     		add	r1, r1, r6
 13156              		.loc 18 262 62 discriminator 1 view .LVU4754
 13157 01e4 4900     		lsls	r1, r1, #1
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s2 * si3) >> 32))) << 1U;
 13158              		.loc 18 261 19 discriminator 1 view .LVU4755
 13159 01e6 49F83B10 		str	r1, [r9, fp, lsl #3]
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[(2U * i3) + 1U] = (((int32_t) (((q63_t) s2 * co3) >> 32)) -
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 444


 13160              		.loc 18 265 5 is_stmt 1 discriminator 1 view .LVU4756
 13161              		.loc 18 265 53 is_stmt 0 discriminator 1 view .LVU4757
 13162 01ea 04FB05F5 		mul	r5, r4, r5
 13163 01ee 03FB0C55 		mla	r5, r3, ip, r5
 13164 01f2 A4FB0343 		umull	r4, r3, r4, r3
 13165              	.LVL1450:
 13166              		.loc 18 265 53 discriminator 1 view .LVU4758
 13167 01f6 2B44     		add	r3, r3, r5
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r2 * si3) >> 32))) << 1U;
 13168              		.loc 18 266 53 discriminator 1 view .LVU4759
 13169 01f8 08FB00F0 		mul	r0, r8, r0
 13170 01fc 02FB0707 		mla	r7, r2, r7, r0
 13171 0200 A8FB0212 		umull	r1, r2, r8, r2
 13172              	.LVL1451:
 13173              		.loc 18 266 53 discriminator 1 view .LVU4760
 13174 0204 3A44     		add	r2, r2, r7
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r2 * si3) >> 32))) << 1U;
 13175              		.loc 18 265 68 discriminator 1 view .LVU4761
 13176 0206 9B1A     		subs	r3, r3, r2
 13177              		.loc 18 266 69 discriminator 1 view .LVU4762
 13178 0208 5B00     		lsls	r3, r3, #1
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r2 * si3) >> 32))) << 1U;
 13179              		.loc 18 265 26 discriminator 1 view .LVU4763
 13180 020a 089D     		ldr	r5, [sp, #32]
 13181 020c 49F80530 		str	r3, [r9, r5]
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  Twiddle coefficients index modifier */
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia1 = ia1 + twidCoefModifier;
 13182              		.loc 18 269 5 is_stmt 1 discriminator 1 view .LVU4764
 13183              		.loc 18 269 9 is_stmt 0 discriminator 1 view .LVU4765
 13184 0210 009C     		ldr	r4, [sp]
 13185 0212 0B9B     		ldr	r3, [sp, #44]
 13186 0214 E318     		adds	r3, r4, r3
 13187 0216 0093     		str	r3, [sp]
 13188              	.LVL1452:
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  Updating input index */
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     i0 = i0 + 1U;
 13189              		.loc 18 272 5 is_stmt 1 discriminator 1 view .LVU4766
 13190              		.loc 18 272 8 is_stmt 0 discriminator 1 view .LVU4767
 13191 0218 0AF1010A 		add	r10, r10, #1
 13192              	.LVL1453:
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   } while (--j);
 13193              		.loc 18 274 11 is_stmt 1 discriminator 1 view .LVU4768
 13194              		.loc 18 274 3 is_stmt 0 discriminator 1 view .LVU4769
 13195 021c 159B     		ldr	r3, [sp, #84]
 13196              	.LVL1454:
 13197              		.loc 18 274 3 discriminator 1 view .LVU4770
 13198 021e 013B     		subs	r3, r3, #1
 13199              	.LVL1455:
 13200              		.loc 18 274 3 discriminator 1 view .LVU4771
 13201 0220 1593     		str	r3, [sp, #84]
 13202 0222 7FF4FAAE 		bne	.L446
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* end of first stage process */
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 445


 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* data is in 5.27(q27) format */
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* start of Middle stages process */
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* each stage in middle stages provides two down scaling of the input */
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   twidCoefModifier <<= 2U;
 13203              		.loc 18 286 3 is_stmt 1 view .LVU4772
 13204              		.loc 18 286 20 is_stmt 0 view .LVU4773
 13205 0226 0B9B     		ldr	r3, [sp, #44]
 13206              	.LVL1456:
 13207              		.loc 18 286 20 view .LVU4774
 13208 0228 9B00     		lsls	r3, r3, #2
 13209 022a 1493     		str	r3, [sp, #80]
 13210              	.LVL1457:
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
 13211              		.loc 18 289 3 is_stmt 1 view .LVU4775
 13212              		.loc 18 289 10 is_stmt 0 view .LVU4776
 13213 022c 0D9B     		ldr	r3, [sp, #52]
 13214              	.LVL1458:
 13215              		.loc 18 289 10 view .LVU4777
 13216 022e 9B08     		lsrs	r3, r3, #2
 13217 0230 1693     		str	r3, [sp, #88]
 13218              	.LVL1459:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   i0 = 0U;
 13219              		.loc 18 172 6 view .LVU4778
 13220 0232 179B     		ldr	r3, [sp, #92]
 13221              	.LVL1460:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   i0 = 0U;
 13222              		.loc 18 172 6 view .LVU4779
 13223 0234 1093     		str	r3, [sp, #64]
 13224 0236 CA46     		mov	r10, r9
 13225              	.LVL1461:
 13226              		.loc 18 289 3 view .LVU4780
 13227 0238 13E1     		b	.L447
 13228              	.LVL1462:
 13229              	.L450:
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  Initializations for the first stage */
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     n1 = n2;
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     n2 >>= 2U;
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia1 = 0U;
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  Calculation of first stage */
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     for (j = 0U; j <= (n2 - 1U); j++)
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       /*  index calculation for the coefficients */
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       ia2 = ia1 + ia1;
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       ia3 = ia2 + ia1;
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co1 = pCoef[(ia1 * 2U)];
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si1 = pCoef[(ia1 * 2U) + 1U];
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co2 = pCoef[(ia2 * 2U)];
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 446


 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co3 = pCoef[(ia3 * 2U)];
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       /*  Twiddle coefficients index modifier */
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       ia1 = ia1 + twidCoefModifier;
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /*  index calculation for the input as, */
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2U], pSrc[i0 + 3fftLen/4] */
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         i1 = i0 + n2;
 13230              		.loc 18 315 9 is_stmt 1 discriminator 3 view .LVU4781
 13231              		.loc 18 315 12 is_stmt 0 discriminator 3 view .LVU4782
 13232 023a 0C9A     		ldr	r2, [sp, #48]
 13233 023c 0AEB020C 		add	ip, r10, r2
 13234              	.LVL1463:
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         i2 = i1 + n2;
 13235              		.loc 18 316 9 is_stmt 1 discriminator 3 view .LVU4783
 13236              		.loc 18 316 12 is_stmt 0 discriminator 3 view .LVU4784
 13237 0240 0AEB4203 		add	r3, r10, r2, lsl #1
 13238              	.LVL1464:
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         i3 = i2 + n2;
 13239              		.loc 18 317 9 is_stmt 1 discriminator 3 view .LVU4785
 13240              		.loc 18 317 12 is_stmt 0 discriminator 3 view .LVU4786
 13241 0244 02EB0309 		add	r9, r2, r3
 13242              	.LVL1465:
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /*  Butterfly implementation */
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xa + xc */
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         r1 = pSrc[2U * i0] + pSrc[2U * i2];
 13243              		.loc 18 321 9 is_stmt 1 discriminator 3 view .LVU4787
 13244              		.loc 18 321 18 is_stmt 0 discriminator 3 view .LVU4788
 13245 0248 4FEACA04 		lsl	r4, r10, #3
 13246 024c 5BF83A10 		ldr	r1, [fp, r10, lsl #3]
 13247              		.loc 18 321 34 discriminator 3 view .LVU4789
 13248 0250 D800     		lsls	r0, r3, #3
 13249 0252 0593     		str	r3, [sp, #20]
 13250 0254 5BF83320 		ldr	r2, [fp, r3, lsl #3]
 13251              		.loc 18 321 12 discriminator 3 view .LVU4790
 13252 0258 8B18     		adds	r3, r1, r2
 13253              	.LVL1466:
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xa - xc */
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         r2 = pSrc[2U * i0] - pSrc[2U * i2];
 13254              		.loc 18 323 9 is_stmt 1 discriminator 3 view .LVU4791
 13255              		.loc 18 323 12 is_stmt 0 discriminator 3 view .LVU4792
 13256 025a 8A1A     		subs	r2, r1, r2
 13257 025c 0092     		str	r2, [sp]
 13258              	.LVL1467:
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* ya + yc */
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
 13259              		.loc 18 326 9 is_stmt 1 discriminator 3 view .LVU4793
 13260              		.loc 18 326 18 is_stmt 0 discriminator 3 view .LVU4794
 13261 025e 0434     		adds	r4, r4, #4
 13262 0260 5BF80410 		ldr	r1, [fp, r4]
 13263              		.loc 18 326 41 discriminator 3 view .LVU4795
 13264 0264 0430     		adds	r0, r0, #4
 13265 0266 0990     		str	r0, [sp, #36]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 447


 13266 0268 5BF80070 		ldr	r7, [fp, r0]
 13267              		.loc 18 326 12 discriminator 3 view .LVU4796
 13268 026c CA19     		adds	r2, r1, r7
 13269              	.LVL1468:
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* ya - yc */
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
 13270              		.loc 18 328 9 is_stmt 1 discriminator 3 view .LVU4797
 13271              		.loc 18 328 12 is_stmt 0 discriminator 3 view .LVU4798
 13272 026e C91B     		subs	r1, r1, r7
 13273 0270 0691     		str	r1, [sp, #24]
 13274              	.LVL1469:
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xb + xd */
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         t1 = pSrc[2U * i1] + pSrc[2U * i3];
 13275              		.loc 18 331 9 is_stmt 1 discriminator 3 view .LVU4799
 13276              		.loc 18 331 18 is_stmt 0 discriminator 3 view .LVU4800
 13277 0272 4FEACC05 		lsl	r5, ip, #3
 13278 0276 5BF83C00 		ldr	r0, [fp, ip, lsl #3]
 13279              		.loc 18 331 34 discriminator 3 view .LVU4801
 13280 027a 4FEAC906 		lsl	r6, r9, #3
 13281 027e 5BF83910 		ldr	r1, [fp, r9, lsl #3]
 13282              	.LVL1470:
 13283              		.loc 18 331 12 discriminator 3 view .LVU4802
 13284 0282 0144     		add	r1, r1, r0
 13285              	.LVL1471:
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xa' = xa + xb + xc + xd */
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[2U * i0] = (r1 + t1) >> 2U;
 13286              		.loc 18 334 9 is_stmt 1 discriminator 3 view .LVU4803
 13287              		.loc 18 334 29 is_stmt 0 discriminator 3 view .LVU4804
 13288 0284 5F18     		adds	r7, r3, r1
 13289              		.loc 18 334 35 discriminator 3 view .LVU4805
 13290 0286 BF10     		asrs	r7, r7, #2
 13291              		.loc 18 334 23 discriminator 3 view .LVU4806
 13292 0288 4BF83A70 		str	r7, [fp, r10, lsl #3]
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xa + xc -(xb + xd) */
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         r1 = r1 - t1;
 13293              		.loc 18 336 9 is_stmt 1 discriminator 3 view .LVU4807
 13294              		.loc 18 336 12 is_stmt 0 discriminator 3 view .LVU4808
 13295 028c 5B1A     		subs	r3, r3, r1
 13296              	.LVL1472:
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* yb + yd */
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
 13297              		.loc 18 339 9 is_stmt 1 discriminator 3 view .LVU4809
 13298              		.loc 18 339 18 is_stmt 0 discriminator 3 view .LVU4810
 13299 028e 0435     		adds	r5, r5, #4
 13300 0290 5BF80500 		ldr	r0, [fp, r5]
 13301              		.loc 18 339 41 discriminator 3 view .LVU4811
 13302 0294 0436     		adds	r6, r6, #4
 13303 0296 5BF80610 		ldr	r1, [fp, r6]
 13304              	.LVL1473:
 13305              		.loc 18 339 12 discriminator 3 view .LVU4812
 13306 029a 0144     		add	r1, r1, r0
 13307              	.LVL1474:
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* ya' = ya + yb + yc + yd */
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[(2U * i0) + 1U] = (s1 + t2) >> 2U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 448


 13308              		.loc 18 341 9 is_stmt 1 discriminator 3 view .LVU4813
 13309              		.loc 18 341 36 is_stmt 0 discriminator 3 view .LVU4814
 13310 029c 5018     		adds	r0, r2, r1
 13311              		.loc 18 341 42 discriminator 3 view .LVU4815
 13312 029e 8010     		asrs	r0, r0, #2
 13313              		.loc 18 341 30 discriminator 3 view .LVU4816
 13314 02a0 4BF80400 		str	r0, [fp, r4]
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (ya + yc) - (yb + yd) */
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         s1 = s1 - t2;
 13315              		.loc 18 344 9 is_stmt 1 discriminator 3 view .LVU4817
 13316              		.loc 18 344 12 is_stmt 0 discriminator 3 view .LVU4818
 13317 02a4 521A     		subs	r2, r2, r1
 13318              	.LVL1475:
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (yb - yd) */
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
 13319              		.loc 18 347 9 is_stmt 1 discriminator 3 view .LVU4819
 13320              		.loc 18 347 18 is_stmt 0 discriminator 3 view .LVU4820
 13321 02a6 5BF80500 		ldr	r0, [fp, r5]
 13322              		.loc 18 347 41 discriminator 3 view .LVU4821
 13323 02aa 0A96     		str	r6, [sp, #40]
 13324 02ac 5BF80610 		ldr	r1, [fp, r6]
 13325              	.LVL1476:
 13326              		.loc 18 347 12 discriminator 3 view .LVU4822
 13327 02b0 441A     		subs	r4, r0, r1
 13328 02b2 0794     		str	r4, [sp, #28]
 13329              	.LVL1477:
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (xb - xd) */
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         t2 = pSrc[2U * i1] - pSrc[2U * i3];
 13330              		.loc 18 349 9 is_stmt 1 discriminator 3 view .LVU4823
 13331              		.loc 18 349 18 is_stmt 0 discriminator 3 view .LVU4824
 13332 02b4 5BF83C70 		ldr	r7, [fp, ip, lsl #3]
 13333              		.loc 18 349 34 discriminator 3 view .LVU4825
 13334 02b8 5BF83910 		ldr	r1, [fp, r9, lsl #3]
 13335              		.loc 18 349 12 discriminator 3 view .LVU4826
 13336 02bc 791A     		subs	r1, r7, r1
 13337 02be 0891     		str	r1, [sp, #32]
 13338              	.LVL1478:
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[2U * i1] = (((int32_t) (((q63_t) r1 * co2) >> 32)) +
 13339              		.loc 18 352 9 is_stmt 1 discriminator 3 view .LVU4827
 13340              		.loc 18 352 39 is_stmt 0 discriminator 3 view .LVU4828
 13341 02c0 DC17     		asrs	r4, r3, #31
 13342              	.LVL1479:
 13343              		.loc 18 352 50 discriminator 3 view .LVU4829
 13344 02c2 0398     		ldr	r0, [sp, #12]
 13345 02c4 4FEAE078 		asr	r8, r0, #31
 13346 02c8 03FB08F1 		mul	r1, r3, r8
 13347              	.LVL1480:
 13348              		.loc 18 352 50 discriminator 3 view .LVU4830
 13349 02cc 0B94     		str	r4, [sp, #44]
 13350 02ce 00FB0411 		mla	r1, r0, r4, r1
 13351 02d2 A3FB0040 		umull	r4, r0, r3, r0
 13352 02d6 0144     		add	r1, r1, r0
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s1 * si2) >> 32))) >> 1U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 449


 13353              		.loc 18 353 39 discriminator 3 view .LVU4831
 13354 02d8 D417     		asrs	r4, r2, #31
 13355              		.loc 18 353 50 discriminator 3 view .LVU4832
 13356 02da 049F     		ldr	r7, [sp, #16]
 13357 02dc F817     		asrs	r0, r7, #31
 13358 02de 02FB00F6 		mul	r6, r2, r0
 13359 02e2 07FB0466 		mla	r6, r7, r4, r6
 13360 02e6 A2FB07E7 		umull	lr, r7, r2, r7
 13361 02ea 3E44     		add	r6, r6, r7
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s1 * si2) >> 32))) >> 1U;
 13362              		.loc 18 352 65 discriminator 3 view .LVU4833
 13363 02ec 0E44     		add	r6, r6, r1
 13364              		.loc 18 353 66 discriminator 3 view .LVU4834
 13365 02ee 7610     		asrs	r6, r6, #1
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s1 * si2) >> 32))) >> 1U;
 13366              		.loc 18 352 23 discriminator 3 view .LVU4835
 13367 02f0 4BF83C60 		str	r6, [fp, ip, lsl #3]
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[(2U * i1) + 1U] = (((int32_t) (((q63_t) s1 * co2) >> 32)) -
 13368              		.loc 18 356 9 is_stmt 1 discriminator 3 view .LVU4836
 13369              		.loc 18 356 57 is_stmt 0 discriminator 3 view .LVU4837
 13370 02f4 0399     		ldr	r1, [sp, #12]
 13371 02f6 01FB04F4 		mul	r4, r1, r4
 13372 02fa 02FB0848 		mla	r8, r2, r8, r4
 13373 02fe A1FB0224 		umull	r2, r4, r1, r2
 13374              	.LVL1481:
 13375              		.loc 18 356 57 discriminator 3 view .LVU4838
 13376 0302 A044     		add	r8, r8, r4
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r1 * si2) >> 32))) >> 1U;
 13377              		.loc 18 357 57 discriminator 3 view .LVU4839
 13378 0304 03FB00F0 		mul	r0, r3, r0
 13379 0308 049A     		ldr	r2, [sp, #16]
 13380 030a 0B9C     		ldr	r4, [sp, #44]
 13381 030c 02FB040E 		mla	lr, r2, r4, r0
 13382 0310 A3FB0230 		umull	r3, r0, r3, r2
 13383              	.LVL1482:
 13384              		.loc 18 357 57 discriminator 3 view .LVU4840
 13385 0314 8644     		add	lr, lr, r0
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r1 * si2) >> 32))) >> 1U;
 13386              		.loc 18 356 72 discriminator 3 view .LVU4841
 13387 0316 A8EB0E08 		sub	r8, r8, lr
 13388              		.loc 18 357 73 discriminator 3 view .LVU4842
 13389 031a 4FEA6804 		asr	r4, r8, #1
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r1 * si2) >> 32))) >> 1U;
 13390              		.loc 18 356 30 discriminator 3 view .LVU4843
 13391 031e 4BF80540 		str	r4, [fp, r5]
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (xa - xc) + (yb - yd) */
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         r1 = r2 + t1;
 13392              		.loc 18 360 9 is_stmt 1 discriminator 3 view .LVU4844
 13393              		.loc 18 360 12 is_stmt 0 discriminator 3 view .LVU4845
 13394 0322 009A     		ldr	r2, [sp]
 13395 0324 079C     		ldr	r4, [sp, #28]
 13396 0326 1019     		adds	r0, r2, r4
 13397              	.LVL1483:
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (xa - xc) - (yb - yd) */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 450


 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         r2 = r2 - t1;
 13398              		.loc 18 362 9 is_stmt 1 discriminator 3 view .LVU4846
 13399              		.loc 18 362 12 is_stmt 0 discriminator 3 view .LVU4847
 13400 0328 111B     		subs	r1, r2, r4
 13401 032a 0091     		str	r1, [sp]
 13402              	.LVL1484:
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (ya - yc) -  (xb - xd) */
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         s1 = s2 - t2;
 13403              		.loc 18 365 9 is_stmt 1 discriminator 3 view .LVU4848
 13404              		.loc 18 365 12 is_stmt 0 discriminator 3 view .LVU4849
 13405 032c 069A     		ldr	r2, [sp, #24]
 13406 032e 089B     		ldr	r3, [sp, #32]
 13407 0330 D41A     		subs	r4, r2, r3
 13408              	.LVL1485:
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (ya - yc) +  (xb - xd) */
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         s2 = s2 + t2;
 13409              		.loc 18 367 9 is_stmt 1 discriminator 3 view .LVU4850
 13410              		.loc 18 367 12 is_stmt 0 discriminator 3 view .LVU4851
 13411 0332 1344     		add	r3, r3, r2
 13412 0334 1F46     		mov	r7, r3
 13413              	.LVL1486:
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[2U * i2] = (((int32_t) (((q63_t) r1 * co1) >> 32)) +
 13414              		.loc 18 370 9 is_stmt 1 discriminator 3 view .LVU4852
 13415              		.loc 18 370 39 is_stmt 0 discriminator 3 view .LVU4853
 13416 0336 4FEAE07C 		asr	ip, r0, #31
 13417              	.LVL1487:
 13418              		.loc 18 370 50 discriminator 3 view .LVU4854
 13419 033a 0199     		ldr	r1, [sp, #4]
 13420              	.LVL1488:
 13421              		.loc 18 370 50 discriminator 3 view .LVU4855
 13422 033c 4FEAE17E 		asr	lr, r1, #31
 13423 0340 00FB0EF3 		mul	r3, r0, lr
 13424              	.LVL1489:
 13425              		.loc 18 370 50 discriminator 3 view .LVU4856
 13426 0344 01FB0C33 		mla	r3, r1, ip, r3
 13427 0348 A0FB0151 		umull	r5, r1, r0, r1
 13428 034c 0B44     		add	r3, r3, r1
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s1 * si1) >> 32))) >> 1U;
 13429              		.loc 18 371 39 discriminator 3 view .LVU4857
 13430 034e E517     		asrs	r5, r4, #31
 13431              		.loc 18 371 50 discriminator 3 view .LVU4858
 13432 0350 029A     		ldr	r2, [sp, #8]
 13433 0352 D117     		asrs	r1, r2, #31
 13434 0354 04FB01F6 		mul	r6, r4, r1
 13435 0358 02FB0566 		mla	r6, r2, r5, r6
 13436 035c A4FB0228 		umull	r2, r8, r4, r2
 13437 0360 4644     		add	r6, r6, r8
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s1 * si1) >> 32))) >> 1U;
 13438              		.loc 18 370 65 discriminator 3 view .LVU4859
 13439 0362 1E44     		add	r6, r6, r3
 13440              		.loc 18 371 66 discriminator 3 view .LVU4860
 13441 0364 7610     		asrs	r6, r6, #1
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s1 * si1) >> 32))) >> 1U;
 13442              		.loc 18 370 23 discriminator 3 view .LVU4861
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 451


 13443 0366 059B     		ldr	r3, [sp, #20]
 13444 0368 4BF83360 		str	r6, [fp, r3, lsl #3]
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[(2U * i2) + 1U] = (((int32_t) (((q63_t) s1 * co1) >> 32)) -
 13445              		.loc 18 374 9 is_stmt 1 discriminator 3 view .LVU4862
 13446              		.loc 18 374 57 is_stmt 0 discriminator 3 view .LVU4863
 13447 036c 019B     		ldr	r3, [sp, #4]
 13448 036e 03FB05F5 		mul	r5, r3, r5
 13449 0372 04FB0E5E 		mla	lr, r4, lr, r5
 13450 0376 A3FB0445 		umull	r4, r5, r3, r4
 13451              	.LVL1490:
 13452              		.loc 18 374 57 discriminator 3 view .LVU4864
 13453 037a AE44     		add	lr, lr, r5
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r1 * si1) >> 32))) >> 1U;
 13454              		.loc 18 375 57 discriminator 3 view .LVU4865
 13455 037c 00FB01F1 		mul	r1, r0, r1
 13456 0380 029B     		ldr	r3, [sp, #8]
 13457 0382 03FB0C1C 		mla	ip, r3, ip, r1
 13458 0386 A0FB0301 		umull	r0, r1, r0, r3
 13459              	.LVL1491:
 13460              		.loc 18 375 57 discriminator 3 view .LVU4866
 13461 038a 8C44     		add	ip, ip, r1
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r1 * si1) >> 32))) >> 1U;
 13462              		.loc 18 374 72 discriminator 3 view .LVU4867
 13463 038c AEEB0C0E 		sub	lr, lr, ip
 13464              		.loc 18 375 73 discriminator 3 view .LVU4868
 13465 0390 4FEA6E05 		asr	r5, lr, #1
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r1 * si1) >> 32))) >> 1U;
 13466              		.loc 18 374 30 discriminator 3 view .LVU4869
 13467 0394 0998     		ldr	r0, [sp, #36]
 13468 0396 4BF80050 		str	r5, [fp, r0]
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[2U * i3] = (((int32_t) (((q63_t) r2 * co3) >> 32)) +
 13469              		.loc 18 378 9 is_stmt 1 discriminator 3 view .LVU4870
 13470              		.loc 18 378 39 is_stmt 0 discriminator 3 view .LVU4871
 13471 039a 0099     		ldr	r1, [sp]
 13472 039c 4FEAE178 		asr	r8, r1, #31
 13473              		.loc 18 378 50 discriminator 3 view .LVU4872
 13474 03a0 0E9A     		ldr	r2, [sp, #56]
 13475 03a2 D617     		asrs	r6, r2, #31
 13476 03a4 01FB06F3 		mul	r3, r1, r6
 13477 03a8 02FB0833 		mla	r3, r2, r8, r3
 13478 03ac A1FB0201 		umull	r0, r1, r1, r2
 13479 03b0 0B44     		add	r3, r3, r1
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s2 * si3) >> 32))) >> 1U;
 13480              		.loc 18 379 39 discriminator 3 view .LVU4873
 13481 03b2 F817     		asrs	r0, r7, #31
 13482              		.loc 18 379 50 discriminator 3 view .LVU4874
 13483 03b4 0F9D     		ldr	r5, [sp, #60]
 13484 03b6 E917     		asrs	r1, r5, #31
 13485 03b8 07FB01F4 		mul	r4, r7, r1
 13486 03bc 05FB0044 		mla	r4, r5, r0, r4
 13487 03c0 A7FB05EC 		umull	lr, ip, r7, r5
 13488 03c4 6444     		add	r4, r4, ip
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s2 * si3) >> 32))) >> 1U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 452


 13489              		.loc 18 378 65 discriminator 3 view .LVU4875
 13490 03c6 1C44     		add	r4, r4, r3
 13491              		.loc 18 379 66 discriminator 3 view .LVU4876
 13492 03c8 6410     		asrs	r4, r4, #1
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s2 * si3) >> 32))) >> 1U;
 13493              		.loc 18 378 23 discriminator 3 view .LVU4877
 13494 03ca 4BF83940 		str	r4, [fp, r9, lsl #3]
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[(2U * i3) + 1U] = (((int32_t) (((q63_t) s2 * co3) >> 32)) -
 13495              		.loc 18 382 9 is_stmt 1 discriminator 3 view .LVU4878
 13496              		.loc 18 382 57 is_stmt 0 discriminator 3 view .LVU4879
 13497 03ce 02FB00F0 		mul	r0, r2, r0
 13498 03d2 07FB0606 		mla	r6, r7, r6, r0
 13499 03d6 A2FB0770 		umull	r7, r0, r2, r7
 13500              	.LVL1492:
 13501              		.loc 18 382 57 discriminator 3 view .LVU4880
 13502 03da 0644     		add	r6, r6, r0
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r2 * si3) >> 32))) >> 1U;
 13503              		.loc 18 383 57 discriminator 3 view .LVU4881
 13504 03dc 009A     		ldr	r2, [sp]
 13505 03de 02FB01F1 		mul	r1, r2, r1
 13506 03e2 2B46     		mov	r3, r5
 13507 03e4 05FB0815 		mla	r5, r5, r8, r1
 13508 03e8 A2FB0321 		umull	r2, r1, r2, r3
 13509 03ec 0D44     		add	r5, r5, r1
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r2 * si3) >> 32))) >> 1U;
 13510              		.loc 18 382 72 discriminator 3 view .LVU4882
 13511 03ee 761B     		subs	r6, r6, r5
 13512              		.loc 18 383 73 discriminator 3 view .LVU4883
 13513 03f0 7610     		asrs	r6, r6, #1
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r2 * si3) >> 32))) >> 1U;
 13514              		.loc 18 382 30 discriminator 3 view .LVU4884
 13515 03f2 0A9B     		ldr	r3, [sp, #40]
 13516 03f4 4BF80360 		str	r6, [fp, r3]
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 13517              		.loc 18 311 33 is_stmt 1 discriminator 3 view .LVU4885
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 13518              		.loc 18 311 36 is_stmt 0 discriminator 3 view .LVU4886
 13519 03f8 109B     		ldr	r3, [sp, #64]
 13520 03fa 9A44     		add	r10, r10, r3
 13521              	.LVL1493:
 13522              	.L449:
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 13523              		.loc 18 311 20 is_stmt 1 discriminator 1 view .LVU4887
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 13524              		.loc 18 311 7 is_stmt 0 discriminator 1 view .LVU4888
 13525 03fc 0D9B     		ldr	r3, [sp, #52]
 13526 03fe 9A45     		cmp	r10, r3
 13527 0400 FFF41BAF 		bcc	.L450
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 13528              		.loc 18 297 34 is_stmt 1 discriminator 2 view .LVU4889
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 13529              		.loc 18 297 35 is_stmt 0 discriminator 2 view .LVU4890
 13530 0404 119B     		ldr	r3, [sp, #68]
 13531 0406 0133     		adds	r3, r3, #1
 13532 0408 1193     		str	r3, [sp, #68]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 453


 13533              	.LVL1494:
 13534              	.L448:
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 13535              		.loc 18 297 18 is_stmt 1 discriminator 1 view .LVU4891
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 13536              		.loc 18 297 27 is_stmt 0 discriminator 1 view .LVU4892
 13537 040a 0C9B     		ldr	r3, [sp, #48]
 13538 040c 013B     		subs	r3, r3, #1
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 13539              		.loc 18 297 5 discriminator 1 view .LVU4893
 13540 040e 119A     		ldr	r2, [sp, #68]
 13541 0410 9342     		cmp	r3, r2
 13542 0412 1DD3     		bcc	.L455
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       ia3 = ia2 + ia1;
 13543              		.loc 18 300 7 is_stmt 1 view .LVU4894
 13544              	.LVL1495:
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co1 = pCoef[(ia1 * 2U)];
 13545              		.loc 18 301 7 view .LVU4895
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co1 = pCoef[(ia1 * 2U)];
 13546              		.loc 18 301 11 is_stmt 0 view .LVU4896
 13547 0414 1298     		ldr	r0, [sp, #72]
 13548 0416 00EB4002 		add	r2, r0, r0, lsl #1
 13549              	.LVL1496:
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si1 = pCoef[(ia1 * 2U) + 1U];
 13550              		.loc 18 302 7 is_stmt 1 view .LVU4897
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si1 = pCoef[(ia1 * 2U) + 1U];
 13551              		.loc 18 302 18 is_stmt 0 view .LVU4898
 13552 041a C300     		lsls	r3, r0, #3
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si1 = pCoef[(ia1 * 2U) + 1U];
 13553              		.loc 18 302 11 view .LVU4899
 13554 041c 1399     		ldr	r1, [sp, #76]
 13555 041e 51F83040 		ldr	r4, [r1, r0, lsl #3]
 13556 0422 0194     		str	r4, [sp, #4]
 13557              	.LVL1497:
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co2 = pCoef[(ia2 * 2U)];
 13558              		.loc 18 303 7 is_stmt 1 view .LVU4900
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co2 = pCoef[(ia2 * 2U)];
 13559              		.loc 18 303 18 is_stmt 0 view .LVU4901
 13560 0424 0433     		adds	r3, r3, #4
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co2 = pCoef[(ia2 * 2U)];
 13561              		.loc 18 303 11 view .LVU4902
 13562 0426 CB58     		ldr	r3, [r1, r3]
 13563 0428 0293     		str	r3, [sp, #8]
 13564              	.LVL1498:
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 13565              		.loc 18 304 7 is_stmt 1 view .LVU4903
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 13566              		.loc 18 304 18 is_stmt 0 view .LVU4904
 13567 042a 0301     		lsls	r3, r0, #4
 13568              	.LVL1499:
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 13569              		.loc 18 304 11 view .LVU4905
 13570 042c CC58     		ldr	r4, [r1, r3]
 13571              	.LVL1500:
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 13572              		.loc 18 304 11 view .LVU4906
 13573 042e 0394     		str	r4, [sp, #12]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 454


 13574              	.LVL1501:
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co3 = pCoef[(ia3 * 2U)];
 13575              		.loc 18 305 7 is_stmt 1 view .LVU4907
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co3 = pCoef[(ia3 * 2U)];
 13576              		.loc 18 305 18 is_stmt 0 view .LVU4908
 13577 0430 0433     		adds	r3, r3, #4
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co3 = pCoef[(ia3 * 2U)];
 13578              		.loc 18 305 11 view .LVU4909
 13579 0432 CB58     		ldr	r3, [r1, r3]
 13580 0434 0493     		str	r3, [sp, #16]
 13581              	.LVL1502:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 13582              		.loc 18 306 7 is_stmt 1 view .LVU4910
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 13583              		.loc 18 306 18 is_stmt 0 view .LVU4911
 13584 0436 D300     		lsls	r3, r2, #3
 13585              	.LVL1503:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 13586              		.loc 18 306 11 view .LVU4912
 13587 0438 51F83220 		ldr	r2, [r1, r2, lsl #3]
 13588              	.LVL1504:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 13589              		.loc 18 306 11 view .LVU4913
 13590 043c 0E92     		str	r2, [sp, #56]
 13591              	.LVL1505:
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       /*  Twiddle coefficients index modifier */
 13592              		.loc 18 307 7 is_stmt 1 view .LVU4914
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       /*  Twiddle coefficients index modifier */
 13593              		.loc 18 307 18 is_stmt 0 view .LVU4915
 13594 043e 0433     		adds	r3, r3, #4
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       /*  Twiddle coefficients index modifier */
 13595              		.loc 18 307 11 view .LVU4916
 13596 0440 CB58     		ldr	r3, [r1, r3]
 13597 0442 0F93     		str	r3, [sp, #60]
 13598              	.LVL1506:
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 13599              		.loc 18 309 7 is_stmt 1 view .LVU4917
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 13600              		.loc 18 309 11 is_stmt 0 view .LVU4918
 13601 0444 149B     		ldr	r3, [sp, #80]
 13602              	.LVL1507:
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 13603              		.loc 18 309 11 view .LVU4919
 13604 0446 C318     		adds	r3, r0, r3
 13605 0448 1293     		str	r3, [sp, #72]
 13606              	.LVL1508:
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 13607              		.loc 18 311 7 is_stmt 1 view .LVU4920
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 13608              		.loc 18 311 15 is_stmt 0 view .LVU4921
 13609 044a 119D     		ldr	r5, [sp, #68]
 13610 044c AA46     		mov	r10, r5
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 13611              		.loc 18 311 7 view .LVU4922
 13612 044e D5E7     		b	.L449
 13613              	.LVL1509:
 13614              	.L455:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 455


 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       }
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     }
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     twidCoefModifier <<= 2U;
 13615              		.loc 18 386 22 discriminator 2 view .LVU4923
 13616 0450 DA46     		mov	r10, fp
 13617              		.loc 18 386 5 is_stmt 1 discriminator 2 view .LVU4924
 13618              		.loc 18 386 22 is_stmt 0 discriminator 2 view .LVU4925
 13619 0452 149B     		ldr	r3, [sp, #80]
 13620 0454 9B00     		lsls	r3, r3, #2
 13621 0456 1493     		str	r3, [sp, #80]
 13622              	.LVL1510:
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 13623              		.loc 18 289 33 is_stmt 1 discriminator 2 view .LVU4926
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 13624              		.loc 18 289 35 is_stmt 0 discriminator 2 view .LVU4927
 13625 0458 169B     		ldr	r3, [sp, #88]
 13626              	.LVL1511:
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 13627              		.loc 18 289 35 discriminator 2 view .LVU4928
 13628 045a 9B08     		lsrs	r3, r3, #2
 13629 045c 1693     		str	r3, [sp, #88]
 13630              	.LVL1512:
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia1 = 0U;
 13631              		.loc 18 293 8 discriminator 2 view .LVU4929
 13632 045e 0C9B     		ldr	r3, [sp, #48]
 13633              	.LVL1513:
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia1 = 0U;
 13634              		.loc 18 293 8 discriminator 2 view .LVU4930
 13635 0460 1093     		str	r3, [sp, #64]
 13636              	.LVL1514:
 13637              	.L447:
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 13638              		.loc 18 289 25 is_stmt 1 discriminator 1 view .LVU4931
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 13639              		.loc 18 289 3 is_stmt 0 discriminator 1 view .LVU4932
 13640 0462 169B     		ldr	r3, [sp, #88]
 13641 0464 042B     		cmp	r3, #4
 13642 0466 07D9     		bls	.L456
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     n2 >>= 2U;
 13643              		.loc 18 292 5 is_stmt 1 view .LVU4933
 13644              	.LVL1515:
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia1 = 0U;
 13645              		.loc 18 293 5 view .LVU4934
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia1 = 0U;
 13646              		.loc 18 293 8 is_stmt 0 view .LVU4935
 13647 0468 109B     		ldr	r3, [sp, #64]
 13648 046a 9B08     		lsrs	r3, r3, #2
 13649 046c 0C93     		str	r3, [sp, #48]
 13650              	.LVL1516:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 13651              		.loc 18 294 5 is_stmt 1 view .LVU4936
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 13652              		.loc 18 297 5 view .LVU4937
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 13653              		.loc 18 297 12 is_stmt 0 view .LVU4938
 13654 046e 159B     		ldr	r3, [sp, #84]
 13655              	.LVL1517:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 456


 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 13656              		.loc 18 297 12 view .LVU4939
 13657 0470 1193     		str	r3, [sp, #68]
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 13658              		.loc 18 294 9 view .LVU4940
 13659 0472 1293     		str	r3, [sp, #72]
 13660 0474 D346     		mov	fp, r10
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 13661              		.loc 18 297 5 view .LVU4941
 13662 0476 C8E7     		b	.L448
 13663              	.LVL1518:
 13664              	.L456:
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 13665              		.loc 18 297 5 view .LVU4942
 13666 0478 179C     		ldr	r4, [sp, #92]
 13667 047a D146     		mov	r9, r10
 13668              	.LVL1519:
 13669              	.L453:
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   }
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* End of Middle stages process */
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* data is in 11.21(q21) format for the 1024 point as there are 3 middle stages */
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* data is in 9.23(q23) format for the 256 point as there are 2 middle stages */
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* data is in 7.25(q25) format for the 64 point as there are 1 middle stage */
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* data is in 5.27(q27) format for the 16 point as there are no middle stages */
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* start of Last stage process */
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /*  Initializations for the last stage */
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   j = fftLen >> 2;
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   ptr1 = &pSrc[0];
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /*  Calculations of last stage */
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   do
 13670              		.loc 18 403 3 is_stmt 1 discriminator 1 view .LVU4943
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* Read xa (real), ya(imag) input */
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xa = *ptr1++;
 13671              		.loc 18 406 5 discriminator 1 view .LVU4944
 13672              		.loc 18 406 8 is_stmt 0 discriminator 1 view .LVU4945
 13673 047c D9F80020 		ldr	r2, [r9]
 13674              	.LVL1520:
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ya = *ptr1++;
 13675              		.loc 18 407 5 is_stmt 1 discriminator 1 view .LVU4946
 13676              		.loc 18 407 8 is_stmt 0 discriminator 1 view .LVU4947
 13677 0480 D9F80430 		ldr	r3, [r9, #4]
 13678              	.LVL1521:
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* Read xb (real), yb(imag) input */
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xb = *ptr1++;
 13679              		.loc 18 410 5 is_stmt 1 discriminator 1 view .LVU4948
 13680              		.loc 18 410 8 is_stmt 0 discriminator 1 view .LVU4949
 13681 0484 D9F80870 		ldr	r7, [r9, #8]
 13682              	.LVL1522:
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     yb = *ptr1++;
 13683              		.loc 18 411 5 is_stmt 1 discriminator 1 view .LVU4950
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 457


 13684              		.loc 18 411 8 is_stmt 0 discriminator 1 view .LVU4951
 13685 0488 D9F80C80 		ldr	r8, [r9, #12]
 13686              	.LVL1523:
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* Read xc (real), yc(imag) input */
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xc = *ptr1++;
 13687              		.loc 18 414 5 is_stmt 1 discriminator 1 view .LVU4952
 13688              		.loc 18 414 8 is_stmt 0 discriminator 1 view .LVU4953
 13689 048c D9F810E0 		ldr	lr, [r9, #16]
 13690              	.LVL1524:
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     yc = *ptr1++;
 13691              		.loc 18 415 5 is_stmt 1 discriminator 1 view .LVU4954
 13692              		.loc 18 415 8 is_stmt 0 discriminator 1 view .LVU4955
 13693 0490 D9F81460 		ldr	r6, [r9, #20]
 13694              	.LVL1525:
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* Read xc (real), yc(imag) input */
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xd = *ptr1++;
 13695              		.loc 18 418 5 is_stmt 1 discriminator 1 view .LVU4956
 13696              		.loc 18 418 8 is_stmt 0 discriminator 1 view .LVU4957
 13697 0494 D9F81850 		ldr	r5, [r9, #24]
 13698              	.LVL1526:
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     yd = *ptr1++;
 13699              		.loc 18 419 5 is_stmt 1 discriminator 1 view .LVU4958
 13700              		.loc 18 419 8 is_stmt 0 discriminator 1 view .LVU4959
 13701 0498 D9F81CC0 		ldr	ip, [r9, #28]
 13702              	.LVL1527:
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xa' = xa + xb + xc + xd */
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xa_out = xa + xb + xc + xd;
 13703              		.loc 18 422 5 is_stmt 1 discriminator 1 view .LVU4960
 13704              		.loc 18 422 17 is_stmt 0 discriminator 1 view .LVU4961
 13705 049c D019     		adds	r0, r2, r7
 13706              		.loc 18 422 22 discriminator 1 view .LVU4962
 13707 049e 7044     		add	r0, r0, lr
 13708              		.loc 18 422 12 discriminator 1 view .LVU4963
 13709 04a0 2844     		add	r0, r0, r5
 13710              	.LVL1528:
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* ya' = ya + yb + yc + yd */
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ya_out = ya + yb + yc + yd;
 13711              		.loc 18 425 5 is_stmt 1 discriminator 1 view .LVU4964
 13712              		.loc 18 425 17 is_stmt 0 discriminator 1 view .LVU4965
 13713 04a2 03EB0801 		add	r1, r3, r8
 13714              		.loc 18 425 22 discriminator 1 view .LVU4966
 13715 04a6 3144     		add	r1, r1, r6
 13716              		.loc 18 425 12 discriminator 1 view .LVU4967
 13717 04a8 6144     		add	r1, r1, ip
 13718              	.LVL1529:
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* pointer updation for writing */
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ptr1 = ptr1 - 8U;
 13719              		.loc 18 428 5 is_stmt 1 discriminator 1 view .LVU4968
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* writing xa' and ya' */
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = xa_out;
 13720              		.loc 18 431 5 discriminator 1 view .LVU4969
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 458


 13721              		.loc 18 431 13 is_stmt 0 discriminator 1 view .LVU4970
 13722 04aa C9F80000 		str	r0, [r9]
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = ya_out;
 13723              		.loc 18 432 5 is_stmt 1 discriminator 1 view .LVU4971
 13724              	.LVL1530:
 13725              		.loc 18 432 13 is_stmt 0 discriminator 1 view .LVU4972
 13726 04ae C9F80410 		str	r1, [r9, #4]
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xc_out = (xa - xb + xc - xd);
 13727              		.loc 18 434 5 is_stmt 1 discriminator 1 view .LVU4973
 13728              		.loc 18 434 18 is_stmt 0 discriminator 1 view .LVU4974
 13729 04b2 D01B     		subs	r0, r2, r7
 13730              	.LVL1531:
 13731              		.loc 18 434 23 discriminator 1 view .LVU4975
 13732 04b4 7044     		add	r0, r0, lr
 13733              		.loc 18 434 12 discriminator 1 view .LVU4976
 13734 04b6 401B     		subs	r0, r0, r5
 13735              	.LVL1532:
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     yc_out = (ya - yb + yc - yd);
 13736              		.loc 18 435 5 is_stmt 1 discriminator 1 view .LVU4977
 13737              		.loc 18 435 18 is_stmt 0 discriminator 1 view .LVU4978
 13738 04b8 A3EB0801 		sub	r1, r3, r8
 13739              	.LVL1533:
 13740              		.loc 18 435 23 discriminator 1 view .LVU4979
 13741 04bc 3144     		add	r1, r1, r6
 13742              		.loc 18 435 12 discriminator 1 view .LVU4980
 13743 04be A1EB0C01 		sub	r1, r1, ip
 13744              	.LVL1534:
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* writing xc' and yc' */
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = xc_out;
 13745              		.loc 18 438 5 is_stmt 1 discriminator 1 view .LVU4981
 13746              		.loc 18 438 13 is_stmt 0 discriminator 1 view .LVU4982
 13747 04c2 C9F80800 		str	r0, [r9, #8]
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = yc_out;
 13748              		.loc 18 439 5 is_stmt 1 discriminator 1 view .LVU4983
 13749              	.LVL1535:
 13750              		.loc 18 439 13 is_stmt 0 discriminator 1 view .LVU4984
 13751 04c6 C9F80C10 		str	r1, [r9, #12]
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xb_out = (xa + yb - xc - yd);
 13752              		.loc 18 441 5 is_stmt 1 discriminator 1 view .LVU4985
 13753              		.loc 18 441 18 is_stmt 0 discriminator 1 view .LVU4986
 13754 04ca 02EB0800 		add	r0, r2, r8
 13755              	.LVL1536:
 13756              		.loc 18 441 23 discriminator 1 view .LVU4987
 13757 04ce A0EB0E00 		sub	r0, r0, lr
 13758              		.loc 18 441 12 discriminator 1 view .LVU4988
 13759 04d2 A0EB0C00 		sub	r0, r0, ip
 13760              	.LVL1537:
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     yb_out = (ya - xb - yc + xd);
 13761              		.loc 18 442 5 is_stmt 1 discriminator 1 view .LVU4989
 13762              		.loc 18 442 18 is_stmt 0 discriminator 1 view .LVU4990
 13763 04d6 D91B     		subs	r1, r3, r7
 13764              	.LVL1538:
 13765              		.loc 18 442 23 discriminator 1 view .LVU4991
 13766 04d8 891B     		subs	r1, r1, r6
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 459


 13767              		.loc 18 442 12 discriminator 1 view .LVU4992
 13768 04da 2944     		add	r1, r1, r5
 13769              	.LVL1539:
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* writing xb' and yb' */
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = xb_out;
 13770              		.loc 18 445 5 is_stmt 1 discriminator 1 view .LVU4993
 13771              		.loc 18 445 13 is_stmt 0 discriminator 1 view .LVU4994
 13772 04dc C9F81000 		str	r0, [r9, #16]
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = yb_out;
 13773              		.loc 18 446 5 is_stmt 1 discriminator 1 view .LVU4995
 13774              	.LVL1540:
 13775              		.loc 18 446 13 is_stmt 0 discriminator 1 view .LVU4996
 13776 04e0 C9F81410 		str	r1, [r9, #20]
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xd_out = (xa - yb - xc + yd);
 13777              		.loc 18 448 5 is_stmt 1 discriminator 1 view .LVU4997
 13778              		.loc 18 448 18 is_stmt 0 discriminator 1 view .LVU4998
 13779 04e4 A2EB0802 		sub	r2, r2, r8
 13780              	.LVL1541:
 13781              		.loc 18 448 23 discriminator 1 view .LVU4999
 13782 04e8 A2EB0E02 		sub	r2, r2, lr
 13783              		.loc 18 448 12 discriminator 1 view .LVU5000
 13784 04ec 6244     		add	r2, r2, ip
 13785              	.LVL1542:
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     yd_out = (ya + xb - yc - xd);
 13786              		.loc 18 449 5 is_stmt 1 discriminator 1 view .LVU5001
 13787              		.loc 18 449 18 is_stmt 0 discriminator 1 view .LVU5002
 13788 04ee 3B44     		add	r3, r3, r7
 13789              	.LVL1543:
 13790              		.loc 18 449 23 discriminator 1 view .LVU5003
 13791 04f0 9B1B     		subs	r3, r3, r6
 13792              		.loc 18 449 12 discriminator 1 view .LVU5004
 13793 04f2 5B1B     		subs	r3, r3, r5
 13794              	.LVL1544:
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* writing xd' and yd' */
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = xd_out;
 13795              		.loc 18 452 5 is_stmt 1 discriminator 1 view .LVU5005
 13796              		.loc 18 452 13 is_stmt 0 discriminator 1 view .LVU5006
 13797 04f4 C9F81820 		str	r2, [r9, #24]
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = yd_out;
 13798              		.loc 18 453 5 is_stmt 1 discriminator 1 view .LVU5007
 13799              	.LVL1545:
 13800              		.loc 18 453 13 is_stmt 0 discriminator 1 view .LVU5008
 13801 04f8 C9F81C30 		str	r3, [r9, #28]
 13802 04fc 09F12009 		add	r9, r9, #32
 13803              	.LVL1546:
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   } while (--j);
 13804              		.loc 18 456 11 is_stmt 1 discriminator 1 view .LVU5009
 13805              		.loc 18 456 3 is_stmt 0 discriminator 1 view .LVU5010
 13806 0500 013C     		subs	r4, r4, #1
 13807              	.LVL1547:
 13808              		.loc 18 456 3 discriminator 1 view .LVU5011
 13809 0502 BBD1     		bne	.L453
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 460


 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* output is in 11.21(q21) format for the 1024 point */
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* output is in 9.23(q23) format for the 256 point */
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* output is in 7.25(q25) format for the 64 point */
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* output is in 5.27(q27) format for the 16 point */
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* End of last stage process */
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** }
 13810              		.loc 18 465 1 view .LVU5012
 13811 0504 19B0     		add	sp, sp, #100
 13812              	.LCFI74:
 13813              		.cfi_def_cfa_offset 36
 13814              		@ sp needed
 13815 0506 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 13816              		.loc 18 465 1 view .LVU5013
 13817              		.cfi_endproc
 13818              	.LFE158:
 13820              		.section	.text.arm_cfft_radix4by2_q31,"ax",%progbits
 13821              		.align	1
 13822              		.global	arm_cfft_radix4by2_q31
 13823              		.syntax unified
 13824              		.thumb
 13825              		.thumb_func
 13827              	arm_cfft_radix4by2_q31:
 13828              	.LVL1548:
 13829              	.LFB136:
 13830              		.file 19 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * Title:        arm_cfft_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * Description:  Combined Radix Decimation in Frequency CFFT fixed point processing function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** #include "dsp/transform_functions.h"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 461


  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** #include "arm_vec_fft.h"
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** static void _arm_radix4_butterfly_q31_mve(
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     const arm_cfft_instance_q31 * S,
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31_t   *pSrc,
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32_t fftLen)
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** {
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31x4_t vecTmp0, vecTmp1;
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31x4_t vecSum0, vecDiff0, vecSum1, vecDiff1;
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31x4_t vecA, vecB, vecC, vecD;
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31x4_t vecW;
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32_t  blkCnt;
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32_t  n1, n2;
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32_t  stage = 0;
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     int32_t  iter = 1;
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     static const uint32_t strides[4] = {
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         (0 - 16) * sizeof(q31_t *), (1 - 16) * sizeof(q31_t *),
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         (8 - 16) * sizeof(q31_t *), (9 - 16) * sizeof(q31_t *)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     };
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     /*
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * Process first stages
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * Each stage in middle stages provides two down scaling of the input
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     n2 = fftLen;
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     n1 = n2;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     n2 >>= 2u;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     for (int k = fftLen / 4u; k > 1; k >>= 2u)
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     {
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         for (int i = 0; i < iter; i++)
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         {
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t const *p_rearranged_twiddle_tab_stride2 =
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 &S->rearranged_twiddle_stride2[
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 S->rearranged_twiddle_tab_stride2_arr[stage]];
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t const *p_rearranged_twiddle_tab_stride3 = &S->rearranged_twiddle_stride3[
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 S->rearranged_twiddle_tab_stride3_arr[stage]];
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t const *p_rearranged_twiddle_tab_stride1 =
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 &S->rearranged_twiddle_stride1[
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 S->rearranged_twiddle_tab_stride1_arr[stage]];
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t const *pW1, *pW2, *pW3;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t    *inA = pSrc + CMPLX_DIM * i * n1;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t    *inB = inA + n2 * CMPLX_DIM;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t    *inC = inB + n2 * CMPLX_DIM;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t    *inD = inC + n2 * CMPLX_DIM;
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             pW1 = p_rearranged_twiddle_tab_stride1;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             pW2 = p_rearranged_twiddle_tab_stride2;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             pW3 = p_rearranged_twiddle_tab_stride3;
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 462


  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             blkCnt = n2 / 2;
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             /*
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****              * load 2 x q31 complex pair
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****              */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             vecA = vldrwq_s32(inA);
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             vecC = vldrwq_s32(inC);
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             while (blkCnt > 0U)
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             {
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecB = vldrwq_s32(inB);
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecD = vldrwq_s32(inD);
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecSum0 = vhaddq(vecA, vecC);
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecDiff0 = vhsubq(vecA, vecC);
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecSum1 = vhaddq(vecB, vecD);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecDiff1 = vhsubq(vecB, vecD);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 1 1 1 ] * [ A B C D ]' .* 1
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp0 = vhaddq(vecSum0, vecSum1);
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vst1q(inA, vecTmp0);
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 inA += 4;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 -1 1 -1 ] * [ A B C D ]'
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp0 = vhsubq(vecSum0, vecSum1);
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 -1 1 -1 ] * [ A B C D ]'.* W2
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecW = vld1q(pW2);
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 pW2 += 4;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp1 = MVE_CMPLX_MULT_FX_AxB(vecW, vecTmp0);
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vst1q(inB, vecTmp1);
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 inB += 4;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 -i -1 +i ] * [ A B C D ]'
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp0 = MVE_CMPLX_SUB_FX_A_ixB(vecDiff0, vecDiff1);
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 -i -1 +i ] * [ A B C D ]'.* W1
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecW = vld1q(pW1);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 pW1 += 4;
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp1 = MVE_CMPLX_MULT_FX_AxB(vecW, vecTmp0);
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vst1q(inC, vecTmp1);
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 inC += 4;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 +i -1 -i ] * [ A B C D ]'
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp0 = MVE_CMPLX_ADD_FX_A_ixB(vecDiff0, vecDiff1);
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 +i -1 -i ] * [ A B C D ]'.* W3
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecW = vld1q(pW3);
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 pW3 += 4;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp1 = MVE_CMPLX_MULT_FX_AxB(vecW, vecTmp0);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 463


 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vst1q(inD, vecTmp1);
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 inD += 4;
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecA = vldrwq_s32(inA);
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecC = vldrwq_s32(inC);
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 blkCnt--;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             }
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         }
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         n1 = n2;
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         n2 >>= 2u;
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         iter = iter << 2;
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         stage++;
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     }
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     /*
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * End of 1st stages process
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * data is in 11.21(q21) format for the 1024 point as there are 3 middle stages
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * data is in 9.23(q23) format for the 256 point as there are 2 middle stages
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * data is in 7.25(q25) format for the 64 point as there are 1 middle stage
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * data is in 5.27(q27) format for the 16 point as there are no middle stages
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     /*
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * start of Last stage process
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      */
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32x4_t vecScGathAddr = vld1q_u32(strides);
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     vecScGathAddr = vecScGathAddr + (uint32_t) pSrc;
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     /*
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * load scheduling
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      */
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     vecA = vldrwq_gather_base_wb_s32(&vecScGathAddr, 64);
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     vecC = vldrwq_gather_base_s32(vecScGathAddr, 16);
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     blkCnt = (fftLen >> 3);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     while (blkCnt > 0U)
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     {
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecSum0 = vhaddq(vecA, vecC);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecDiff0 = vhsubq(vecA, vecC);
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecB = vldrwq_gather_base_s32(vecScGathAddr, 8);
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecD = vldrwq_gather_base_s32(vecScGathAddr, 24);
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecSum1 = vhaddq(vecB, vecD);
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecDiff1 = vhsubq(vecB, vecD);
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         /*
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****          * pre-load for next iteration
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****          */
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecA = vldrwq_gather_base_wb_s32(&vecScGathAddr, 64);
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecC = vldrwq_gather_base_s32(vecScGathAddr, 16);
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecTmp0 = vhaddq(vecSum0, vecSum1);
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64, vecTmp0);
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecTmp0 = vhsubq(vecSum0, vecSum1);
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64 + 8, vecTmp0);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 464


 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecTmp0 = MVE_CMPLX_SUB_FX_A_ixB(vecDiff0, vecDiff1);
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64 + 16, vecTmp0);
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecTmp0 = MVE_CMPLX_ADD_FX_A_ixB(vecDiff0, vecDiff1);
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64 + 24, vecTmp0);
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         blkCnt--;
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     }
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     /*
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * output is in 11.21(q21) format for the 1024 point
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * output is in 9.23(q23) format for the 256 point
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * output is in 7.25(q25) format for the 64 point
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * output is in 5.27(q27) format for the 16 point
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      */
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** }
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** static void arm_cfft_radix4by2_q31_mve(const arm_cfft_instance_q31 *S, q31_t *pSrc, uint32_t fftLen
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** {
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32_t     n2;
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31_t       *pIn0;
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31_t       *pIn1;
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     const q31_t *pCoef = S->pTwiddle;
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32_t     blkCnt;
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31x4_t    vecIn0, vecIn1, vecSum, vecDiff;
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31x4_t    vecCmplxTmp, vecTw;
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     n2 = fftLen >> 1;
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     pIn0 = pSrc;
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     pIn1 = pSrc + fftLen;
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     blkCnt = n2 / 2;
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     while (blkCnt > 0U)
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     {
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn0 = vld1q_s32(pIn0);
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn1 = vld1q_s32(pIn1);
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn0 = vecIn0 >> 1;
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn1 = vecIn1 >> 1;
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecSum = vhaddq(vecIn0, vecIn1);
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vst1q(pIn0, vecSum);
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         pIn0 += 4;
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecTw = vld1q_s32(pCoef);
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         pCoef += 4;
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecDiff = vhsubq(vecIn0, vecIn1);
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecCmplxTmp = MVE_CMPLX_MULT_FX_AxConjB(vecDiff, vecTw);
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vst1q(pIn1, vecCmplxTmp);
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         pIn1 += 4;
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         blkCnt--;
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     }
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 465


 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****    _arm_radix4_butterfly_q31_mve(S, pSrc, n2);
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****    _arm_radix4_butterfly_q31_mve(S, pSrc + fftLen, n2);
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     pIn0 = pSrc;
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     blkCnt = (fftLen << 1) >> 2;
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     while (blkCnt > 0U)
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     {
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn0 = vld1q_s32(pIn0);
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn0 = vecIn0 << 1;
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vst1q(pIn0, vecIn0);
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         pIn0 += 4;
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         blkCnt--;
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     }
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     /*
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * tail
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * (will be merged thru tail predication)
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      */
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     blkCnt = (fftLen << 1) & 3;
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     if (blkCnt > 0U)
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     {
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         mve_pred16_t p0 = vctp32q(blkCnt);
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn0 = vld1q_s32(pIn0);
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn0 = vecIn0 << 1;
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vstrwq_p(pIn0, vecIn0, p0);
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     }
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** }
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** static void _arm_radix4_butterfly_inverse_q31_mve(
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     const arm_cfft_instance_q31 *S,
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31_t   *pSrc,
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32_t fftLen)
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** {
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31x4_t vecTmp0, vecTmp1;
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31x4_t vecSum0, vecDiff0, vecSum1, vecDiff1;
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31x4_t vecA, vecB, vecC, vecD;
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31x4_t vecW;
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32_t  blkCnt;
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32_t  n1, n2;
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32_t  stage = 0;
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     int32_t  iter = 1;
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     static const uint32_t strides[4] = {
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         (0 - 16) * sizeof(q31_t *), (1 - 16) * sizeof(q31_t *),
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         (8 - 16) * sizeof(q31_t *), (9 - 16) * sizeof(q31_t *)
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     };
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     /*
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * Process first stages
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * Each stage in middle stages provides two down scaling of the input
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      */
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     n2 = fftLen;
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     n1 = n2;
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     n2 >>= 2u;
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     for (int k = fftLen / 4u; k > 1; k >>= 2u)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 466


 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     {
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         for (int i = 0; i < iter; i++)
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         {
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t const *p_rearranged_twiddle_tab_stride2 =
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 &S->rearranged_twiddle_stride2[
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 S->rearranged_twiddle_tab_stride2_arr[stage]];
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t const *p_rearranged_twiddle_tab_stride3 = &S->rearranged_twiddle_stride3[
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 S->rearranged_twiddle_tab_stride3_arr[stage]];
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t const *p_rearranged_twiddle_tab_stride1 =
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 &S->rearranged_twiddle_stride1[
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 S->rearranged_twiddle_tab_stride1_arr[stage]];
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t const *pW1, *pW2, *pW3;
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t    *inA = pSrc + CMPLX_DIM * i * n1;
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t    *inB = inA + n2 * CMPLX_DIM;
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t    *inC = inB + n2 * CMPLX_DIM;
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             q31_t    *inD = inC + n2 * CMPLX_DIM;
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             pW1 = p_rearranged_twiddle_tab_stride1;
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             pW2 = p_rearranged_twiddle_tab_stride2;
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             pW3 = p_rearranged_twiddle_tab_stride3;
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             blkCnt = n2 / 2;
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             /*
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****              * load 2 x q31 complex pair
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****              */
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             vecA = vldrwq_s32(inA);
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             vecC = vldrwq_s32(inC);
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             while (blkCnt > 0U)
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             {
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecB = vldrwq_s32(inB);
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecD = vldrwq_s32(inD);
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecSum0 = vhaddq(vecA, vecC);
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecDiff0 = vhsubq(vecA, vecC);
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecSum1 = vhaddq(vecB, vecD);
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecDiff1 = vhsubq(vecB, vecD);
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 1 1 1 ] * [ A B C D ]' .* 1
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp0 = vhaddq(vecSum0, vecSum1);
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vst1q(inA, vecTmp0);
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 inA += 4;
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 -1 1 -1 ] * [ A B C D ]'
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp0 = vhsubq(vecSum0, vecSum1);
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 -1 1 -1 ] * [ A B C D ]'.* W2
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecW = vld1q(pW2);
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 pW2 += 4;
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp1 = MVE_CMPLX_MULT_FX_AxConjB(vecTmp0, vecW);
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vst1q(inB, vecTmp1);
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 inB += 4;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 467


 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 -i -1 +i ] * [ A B C D ]'
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp0 = MVE_CMPLX_ADD_FX_A_ixB(vecDiff0, vecDiff1);
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 -i -1 +i ] * [ A B C D ]'.* W1
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecW = vld1q(pW1);
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 pW1 += 4;
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp1 = MVE_CMPLX_MULT_FX_AxConjB(vecTmp0, vecW);
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vst1q(inC, vecTmp1);
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 inC += 4;
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 +i -1 -i ] * [ A B C D ]'
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp0 = MVE_CMPLX_SUB_FX_A_ixB(vecDiff0, vecDiff1);
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 /*
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  * [ 1 +i -1 -i ] * [ A B C D ]'.* W3
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                  */
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecW = vld1q(pW3);
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 pW3 += 4;
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecTmp1 = MVE_CMPLX_MULT_FX_AxConjB(vecTmp0, vecW);
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vst1q(inD, vecTmp1);
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 inD += 4;
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecA = vldrwq_s32(inA);
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 vecC = vldrwq_s32(inC);
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 blkCnt--;
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             }
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         }
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         n1 = n2;
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         n2 >>= 2u;
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         iter = iter << 2;
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         stage++;
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     }
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     /*
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * End of 1st stages process
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * data is in 11.21(q21) format for the 1024 point as there are 3 middle stages
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * data is in 9.23(q23) format for the 256 point as there are 2 middle stages
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * data is in 7.25(q25) format for the 64 point as there are 1 middle stage
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * data is in 5.27(q27) format for the 16 point as there are no middle stages
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      */
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     /*
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * start of Last stage process
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      */
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32x4_t vecScGathAddr = vld1q_u32(strides);
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     vecScGathAddr = vecScGathAddr + (uint32_t) pSrc;
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     /*
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * load scheduling
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      */
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     vecA = vldrwq_gather_base_wb_s32(&vecScGathAddr, 64);
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     vecC = vldrwq_gather_base_s32(vecScGathAddr, 16);
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 468


 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     blkCnt = (fftLen >> 3);
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     while (blkCnt > 0U)
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     {
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecSum0 = vhaddq(vecA, vecC);
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecDiff0 = vhsubq(vecA, vecC);
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecB = vldrwq_gather_base_s32(vecScGathAddr, 8);
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecD = vldrwq_gather_base_s32(vecScGathAddr, 24);
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecSum1 = vhaddq(vecB, vecD);
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecDiff1 = vhsubq(vecB, vecD);
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         /*
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****          * pre-load for next iteration
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****          */
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecA = vldrwq_gather_base_wb_s32(&vecScGathAddr, 64);
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecC = vldrwq_gather_base_s32(vecScGathAddr, 16);
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecTmp0 = vhaddq(vecSum0, vecSum1);
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64, vecTmp0);
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecTmp0 = vhsubq(vecSum0, vecSum1);
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64 + 8, vecTmp0);
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecTmp0 = MVE_CMPLX_ADD_FX_A_ixB(vecDiff0, vecDiff1);
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64 + 16, vecTmp0);
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecTmp0 = MVE_CMPLX_SUB_FX_A_ixB(vecDiff0, vecDiff1);
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vstrwq_scatter_base_s32(vecScGathAddr, -64 + 24, vecTmp0);
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         blkCnt--;
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     }
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     /*
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * output is in 11.21(q21) format for the 1024 point
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * output is in 9.23(q23) format for the 256 point
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * output is in 7.25(q25) format for the 64 point
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * output is in 5.27(q27) format for the 16 point
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      */
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** }
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** static void arm_cfft_radix4by2_inverse_q31_mve(const arm_cfft_instance_q31 *S, q31_t *pSrc, uint32_
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** {
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32_t     n2;
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31_t       *pIn0;
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31_t       *pIn1;
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     const q31_t *pCoef = S->pTwiddle;
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     //uint16_t     twidCoefModifier = arm_cfft_radix2_twiddle_factor(S->fftLen);
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     //q31_t        twidIncr = (2 * twidCoefModifier * sizeof(q31_t));
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     uint32_t     blkCnt;
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     //uint64x2_t   vecOffs;
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31x4_t    vecIn0, vecIn1, vecSum, vecDiff;
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     q31x4_t    vecCmplxTmp, vecTw;
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     n2 = fftLen >> 1;
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     pIn0 = pSrc;
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     pIn1 = pSrc + fftLen;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 469


 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     //vecOffs[0] = 0;
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     //vecOffs[1] = (uint64_t) twidIncr;
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     blkCnt = n2 / 2;
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     while (blkCnt > 0U)
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     {
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn0 = vld1q_s32(pIn0);
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn1 = vld1q_s32(pIn1);
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn0 = vecIn0 >> 1;
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn1 = vecIn1 >> 1;
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecSum = vhaddq(vecIn0, vecIn1);
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vst1q(pIn0, vecSum);
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         pIn0 += 4;
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         //vecTw = (q31x4_t) vldrdq_gather_offset_s64(pCoef, vecOffs);
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecTw = vld1q_s32(pCoef);
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         pCoef += 4;
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecDiff = vhsubq(vecIn0, vecIn1);
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecCmplxTmp = MVE_CMPLX_MULT_FX_AxB(vecDiff, vecTw);
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vst1q(pIn1, vecCmplxTmp);
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         pIn1 += 4;
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         //vecOffs = vaddq((q31x4_t) vecOffs, 2 * twidIncr);
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         blkCnt--;
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     }
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     _arm_radix4_butterfly_inverse_q31_mve(S, pSrc, n2);
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     _arm_radix4_butterfly_inverse_q31_mve(S, pSrc + fftLen, n2);
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     pIn0 = pSrc;
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     blkCnt = (fftLen << 1) >> 2;
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     while (blkCnt > 0U)
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     {
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn0 = vld1q_s32(pIn0);
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn0 = vecIn0 << 1;
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vst1q(pIn0, vecIn0);
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         pIn0 += 4;
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         blkCnt--;
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     }
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     /*
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * tail
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      * (will be merged thru tail predication)
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      */
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     blkCnt = (fftLen << 1) & 3;
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     if (blkCnt > 0U)
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     {
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         mve_pred16_t p0 = vctp32q(blkCnt);
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn0 = vld1q_s32(pIn0);
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vecIn0 = vecIn0 << 1;
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         vstrwq_p(pIn0, vecIn0, p0);
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     }
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 470


 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** /**
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @ingroup groupTransforms
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  */
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** /**
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @addtogroup ComplexFFT
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @{
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  */
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** /**
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @brief         Processing function for the Q31 complex FFT.
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @param[in]     S               points to an instance of the fixed-point CFFT structure
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @param[in,out] p1              points to the complex data buffer of size <code>2*fftLen</code>. P
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @param[in]     ifftFlag       flag that selects transform direction
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                    - value = 0: forward transform
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                    - value = 1: inverse transform
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                    - value = 0: disables bit reversal of output
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                    - value = 1: enables bit reversal of output
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @return        none
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  */
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** void arm_cfft_q31(
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   const arm_cfft_instance_q31 * S,
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         q31_t * pSrc,
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint8_t ifftFlag,
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint8_t bitReverseFlag)
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** {
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint32_t fftLen = S->fftLen;
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         if (ifftFlag == 1U) {
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             switch (fftLen) {
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 16:
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 64:
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 256:
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 1024:
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 4096:
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 _arm_radix4_butterfly_inverse_q31_mve(S, pSrc, fftLen);
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 break;
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 32:
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 128:
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 512:
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 2048:
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 arm_cfft_radix4by2_inverse_q31_mve(S, pSrc, fftLen);
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 break;
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             }
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         } else {
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             switch (fftLen) {
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 16:
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 64:
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 256:
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 1024:
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 4096:
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 _arm_radix4_butterfly_q31_mve(S, pSrc, fftLen);
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 break;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 471


 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 32:
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 128:
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 512:
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             case 2048:
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 arm_cfft_radix4by2_q31_mve(S, pSrc, fftLen);
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                 break;
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             }
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         }
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         if (bitReverseFlag)
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         {
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****             arm_bitreversal_32_inpl_mve((uint32_t*)pSrc, S->bitRevLength, S->pBitRevTable);
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         }
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** }
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** #else
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** extern void arm_radix4_butterfly_q31(
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         q31_t * pSrc,
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint32_t fftLen,
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   const q31_t * pCoef,
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint32_t twidCoefModifier);
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** extern void arm_radix4_butterfly_inverse_q31(
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         q31_t * pSrc,
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint32_t fftLen,
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   const q31_t * pCoef,
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint32_t twidCoefModifier);
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** extern void arm_bitreversal_32(
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint32_t * pSrc,
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   const uint16_t bitRevLen,
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   const uint16_t * pBitRevTable);
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** void arm_cfft_radix4by2_q31(
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         q31_t * pSrc,
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint32_t fftLen,
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   const q31_t * pCoef);
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** void arm_cfft_radix4by2_inverse_q31(
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         q31_t * pSrc,
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint32_t fftLen,
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   const q31_t * pCoef);
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** /**
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @ingroup groupTransforms
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  */
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** /**
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @addtogroup ComplexFFT
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @{
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  */
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 472


 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** /**
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @brief         Processing function for the Q31 complex FFT.
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @param[in]     S               points to an instance of the fixed-point CFFT structure
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @param[in,out] p1              points to the complex data buffer of size <code>2*fftLen</code>. P
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @param[in]     ifftFlag       flag that selects transform direction
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                    - value = 0: forward transform
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                    - value = 1: inverse transform
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                    - value = 0: disables bit reversal of output
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****                    - value = 1: enables bit reversal of output
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @return        none
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  */
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** void arm_cfft_q31(
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   const arm_cfft_instance_q31 * S,
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         q31_t * p1,
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint8_t ifftFlag,
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint8_t bitReverseFlag)
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** {
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   uint32_t L = S->fftLen;
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   if (ifftFlag == 1U)
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      switch (L)
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      {
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 16:
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 64:
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 256:
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 1024:
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 4096:
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        arm_radix4_butterfly_inverse_q31 ( p1, L, (q31_t*)S->pTwiddle, 1 );
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 32:
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 128:
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 512:
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 2048:
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        arm_cfft_radix4by2_inverse_q31 ( p1, L, S->pTwiddle );
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      }
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   }
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   else
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      switch (L)
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      {
 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 16:
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 64:
 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 256:
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 1024:
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 4096:
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        arm_radix4_butterfly_q31 ( p1, L, (q31_t*)S->pTwiddle, 1 );
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 32:
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 128:
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 512:
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      case 2048:
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        arm_cfft_radix4by2_q31 ( p1, L, S->pTwiddle );
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 473


 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      }
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   }
 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   if ( bitReverseFlag )
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** }
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** /**
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   @} end of ComplexFFT group
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****  */
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** void arm_cfft_radix4by2_q31(
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         q31_t * pSrc,
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint32_t fftLen,
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   const q31_t * pCoef)
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** {
 13831              		.loc 19 730 1 is_stmt 1 view -0
 13832              		.cfi_startproc
 13833              		@ args = 0, pretend = 0, frame = 16
 13834              		@ frame_needed = 0, uses_anonymous_args = 0
 13835              		.loc 19 730 1 is_stmt 0 view .LVU5015
 13836 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 13837              	.LCFI75:
 13838              		.cfi_def_cfa_offset 36
 13839              		.cfi_offset 4, -36
 13840              		.cfi_offset 5, -32
 13841              		.cfi_offset 6, -28
 13842              		.cfi_offset 7, -24
 13843              		.cfi_offset 8, -20
 13844              		.cfi_offset 9, -16
 13845              		.cfi_offset 10, -12
 13846              		.cfi_offset 11, -8
 13847              		.cfi_offset 14, -4
 13848 0004 85B0     		sub	sp, sp, #20
 13849              	.LCFI76:
 13850              		.cfi_def_cfa_offset 56
 13851 0006 0446     		mov	r4, r0
 13852 0008 0391     		str	r1, [sp, #12]
 13853 000a 0292     		str	r2, [sp, #8]
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint32_t i, l;
 13854              		.loc 19 731 9 is_stmt 1 view .LVU5016
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint32_t n2;
 13855              		.loc 19 732 9 view .LVU5017
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         q31_t xt, yt, cosVal, sinVal;
 13856              		.loc 19 733 9 view .LVU5018
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         q31_t p0, p1;
 13857              		.loc 19 734 9 view .LVU5019
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   n2 = fftLen >> 1U;
 13858              		.loc 19 736 3 view .LVU5020
 13859              		.loc 19 736 6 is_stmt 0 view .LVU5021
 13860 000c 4B08     		lsrs	r3, r1, #1
 13861 000e 0193     		str	r3, [sp, #4]
 13862              	.LVL1549:
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   for (i = 0; i < n2; i++)
 13863              		.loc 19 737 3 is_stmt 1 view .LVU5022
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 474


 13864              		.loc 19 737 10 is_stmt 0 view .LVU5023
 13865 0010 4FF0000E 		mov	lr, #0
 13866              		.loc 19 737 3 view .LVU5024
 13867 0014 5FE0     		b	.L458
 13868              	.LVL1550:
 13869              	.L459:
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      cosVal = pCoef[2 * i];
 13870              		.loc 19 739 6 is_stmt 1 discriminator 3 view .LVU5025
 13871              		.loc 19 739 20 is_stmt 0 discriminator 3 view .LVU5026
 13872 0016 4FEACE06 		lsl	r6, lr, #3
 13873              		.loc 19 739 13 discriminator 3 view .LVU5027
 13874 001a 029B     		ldr	r3, [sp, #8]
 13875 001c 53F83E10 		ldr	r1, [r3, lr, lsl #3]
 13876              	.LVL1551:
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      sinVal = pCoef[2 * i + 1];
 13877              		.loc 19 740 6 is_stmt 1 discriminator 3 view .LVU5028
 13878              		.loc 19 740 20 is_stmt 0 discriminator 3 view .LVU5029
 13879 0020 0436     		adds	r6, r6, #4
 13880              		.loc 19 740 13 discriminator 3 view .LVU5030
 13881 0022 9D59     		ldr	r5, [r3, r6]
 13882              	.LVL1552:
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      l = i + n2;
 13883              		.loc 19 742 6 is_stmt 1 discriminator 3 view .LVU5031
 13884              		.loc 19 742 8 is_stmt 0 discriminator 3 view .LVU5032
 13885 0024 019B     		ldr	r3, [sp, #4]
 13886 0026 0EEB0308 		add	r8, lr, r3
 13887              	.LVL1553:
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      xt =          (pSrc[2 * i] >> 2U) - (pSrc[2 * l] >> 2U);
 13888              		.loc 19 744 6 is_stmt 1 discriminator 3 view .LVU5033
 13889              		.loc 19 744 25 is_stmt 0 discriminator 3 view .LVU5034
 13890 002a 54F83E20 		ldr	r2, [r4, lr, lsl #3]
 13891              		.loc 19 744 47 discriminator 3 view .LVU5035
 13892 002e 4FEAC80C 		lsl	ip, r8, #3
 13893 0032 54F83830 		ldr	r3, [r4, r8, lsl #3]
 13894              		.loc 19 744 55 discriminator 3 view .LVU5036
 13895 0036 9B10     		asrs	r3, r3, #2
 13896              		.loc 19 744 9 discriminator 3 view .LVU5037
 13897 0038 C3EBA200 		rsb	r0, r3, r2, asr #2
 13898              	.LVL1554:
 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[2 * i] = (pSrc[2 * i] >> 2U) + (pSrc[2 * l] >> 2U);
 13899              		.loc 19 745 6 is_stmt 1 discriminator 3 view .LVU5038
 13900              		.loc 19 745 40 is_stmt 0 discriminator 3 view .LVU5039
 13901 003c 03EBA203 		add	r3, r3, r2, asr #2
 13902              		.loc 19 745 18 discriminator 3 view .LVU5040
 13903 0040 44F83E30 		str	r3, [r4, lr, lsl #3]
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      yt =              (pSrc[2 * i + 1] >> 2U) - (pSrc[2 * l + 1] >> 2U);
 13904              		.loc 19 747 6 is_stmt 1 discriminator 3 view .LVU5041
 13905              		.loc 19 747 29 is_stmt 0 discriminator 3 view .LVU5042
 13906 0044 A759     		ldr	r7, [r4, r6]
 13907              		.loc 19 747 55 discriminator 3 view .LVU5043
 13908 0046 0CF1040C 		add	ip, ip, #4
 13909 004a 54F80C30 		ldr	r3, [r4, ip]
 13910              		.loc 19 747 67 discriminator 3 view .LVU5044
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 475


 13911 004e 9A10     		asrs	r2, r3, #2
 13912              		.loc 19 747 9 discriminator 3 view .LVU5045
 13913 0050 C2EBA703 		rsb	r3, r2, r7, asr #2
 13914              	.LVL1555:
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[2 * i + 1] = (pSrc[2 * l + 1] >> 2U) + (pSrc[2 * i + 1] >> 2U);
 13915              		.loc 19 748 6 is_stmt 1 discriminator 3 view .LVU5046
 13916              		.loc 19 748 48 is_stmt 0 discriminator 3 view .LVU5047
 13917 0054 02EBA702 		add	r2, r2, r7, asr #2
 13918              		.loc 19 748 22 discriminator 3 view .LVU5048
 13919 0058 A251     		str	r2, [r4, r6]
 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      mult_32x32_keep32_R(p0, xt, cosVal);
 13920              		.loc 19 750 6 is_stmt 1 discriminator 3 view .LVU5049
 13921 005a 4FEAE07A 		asr	r10, r0, #31
 13922 005e CA17     		asrs	r2, r1, #31
 13923 0060 00FB02F7 		mul	r7, r0, r2
 13924 0064 01FB0A77 		mla	r7, r1, r10, r7
 13925 0068 A0FB0169 		umull	r6, r9, r0, r1
 13926 006c 16F10046 		adds	r6, r6, #-2147483648
 13927 0070 47EB0907 		adc	r7, r7, r9
 13928              	.LVL1556:
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      mult_32x32_keep32_R(p1, yt, cosVal);
 13929              		.loc 19 751 6 discriminator 3 view .LVU5050
 13930 0074 4FEAE379 		asr	r9, r3, #31
 13931 0078 01FB09F6 		mul	r6, r1, r9
 13932 007c 03FB0262 		mla	r2, r3, r2, r6
 13933 0080 A1FB0316 		umull	r1, r6, r1, r3
 13934              	.LVL1557:
 13935              		.loc 19 751 6 is_stmt 0 discriminator 3 view .LVU5051
 13936 0084 11F10041 		adds	r1, r1, #-2147483648
 13937 0088 42EB0602 		adc	r2, r2, r6
 13938              	.LVL1558:
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      multAcc_32x32_keep32_R(p0, yt, sinVal);
 13939              		.loc 19 752 6 is_stmt 1 discriminator 3 view .LVU5052
 13940 008c 0021     		movs	r1, #0
 13941 008e EE17     		asrs	r6, r5, #31
 13942 0090 03FB06FB 		mul	fp, r3, r6
 13943 0094 05FB09B9 		mla	r9, r5, r9, fp
 13944 0098 A3FB053B 		umull	r3, fp, r3, r5
 13945              	.LVL1559:
 13946              		.loc 19 752 6 is_stmt 0 discriminator 3 view .LVU5053
 13947 009c D944     		add	r9, r9, fp
 13948 009e CB18     		adds	r3, r1, r3
 13949 00a0 13F10043 		adds	r3, r3, #-2147483648
 13950 00a4 49EB0709 		adc	r9, r9, r7
 13951              	.LVL1560:
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      multSub_32x32_keep32_R(p1, xt, sinVal);
 13952              		.loc 19 753 6 is_stmt 1 discriminator 3 view .LVU5054
 13953 00a8 00FB06F6 		mul	r6, r0, r6
 13954 00ac 05FB0A6A 		mla	r10, r5, r10, r6
 13955 00b0 A0FB0505 		umull	r0, r5, r0, r5
 13956              	.LVL1561:
 13957              		.loc 19 753 6 is_stmt 0 discriminator 3 view .LVU5055
 13958 00b4 5544     		add	r5, r5, r10
 13959 00b6 091A     		subs	r1, r1, r0
 13960 00b8 62EB0505 		sbc	r5, r2, r5
 13961 00bc 11F10041 		adds	r1, r1, #-2147483648
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 476


 13962 00c0 45F10005 		adc	r5, r5, #0
 13963              	.LVL1562:
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[2 * l]     = p0 << 1;
 13964              		.loc 19 755 6 is_stmt 1 discriminator 3 view .LVU5056
 13965              		.loc 19 755 27 is_stmt 0 discriminator 3 view .LVU5057
 13966 00c4 4FEA4907 		lsl	r7, r9, #1
 13967              		.loc 19 755 22 discriminator 3 view .LVU5058
 13968 00c8 44F83870 		str	r7, [r4, r8, lsl #3]
 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[2 * l + 1] = p1 << 1;
 13969              		.loc 19 756 6 is_stmt 1 discriminator 3 view .LVU5059
 13970              		.loc 19 756 27 is_stmt 0 discriminator 3 view .LVU5060
 13971 00cc 6D00     		lsls	r5, r5, #1
 13972              	.LVL1563:
 13973              		.loc 19 756 22 discriminator 3 view .LVU5061
 13974 00ce 44F80C50 		str	r5, [r4, ip]
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 13975              		.loc 19 737 23 is_stmt 1 discriminator 3 view .LVU5062
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 13976              		.loc 19 737 24 is_stmt 0 discriminator 3 view .LVU5063
 13977 00d2 0EF1010E 		add	lr, lr, #1
 13978              	.LVL1564:
 13979              	.L458:
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 13980              		.loc 19 737 15 is_stmt 1 discriminator 1 view .LVU5064
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 13981              		.loc 19 737 3 is_stmt 0 discriminator 1 view .LVU5065
 13982 00d6 019B     		ldr	r3, [sp, #4]
 13983 00d8 9E45     		cmp	lr, r3
 13984 00da 9CD3     		bcc	.L459
 757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   }
 758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   /* first col */
 761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   arm_radix4_butterfly_q31 (pSrc,          n2, (q31_t*)pCoef, 2U);
 13985              		.loc 19 761 3 is_stmt 1 view .LVU5066
 13986 00dc 0223     		movs	r3, #2
 13987 00de 029D     		ldr	r5, [sp, #8]
 13988 00e0 2A46     		mov	r2, r5
 13989 00e2 DDF80480 		ldr	r8, [sp, #4]
 13990 00e6 4146     		mov	r1, r8
 13991 00e8 2046     		mov	r0, r4
 13992 00ea FFF7FEFF 		bl	arm_radix4_butterfly_q31
 13993              	.LVL1565:
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   /* second col */
 764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   arm_radix4_butterfly_q31 (pSrc + fftLen, n2, (q31_t*)pCoef, 2U);
 13994              		.loc 19 764 3 view .LVU5067
 13995 00ee 0223     		movs	r3, #2
 13996 00f0 2A46     		mov	r2, r5
 13997 00f2 4146     		mov	r1, r8
 13998 00f4 0398     		ldr	r0, [sp, #12]
 13999 00f6 04EB8000 		add	r0, r4, r0, lsl #2
 14000 00fa FFF7FEFF 		bl	arm_radix4_butterfly_q31
 14001              	.LVL1566:
 765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   n2 = fftLen >> 1U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 477


 14002              		.loc 19 766 3 view .LVU5068
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   for (i = 0; i < n2; i++)
 14003              		.loc 19 767 3 view .LVU5069
 14004              		.loc 19 767 10 is_stmt 0 view .LVU5070
 14005 00fe 0022     		movs	r2, #0
 14006              		.loc 19 767 3 view .LVU5071
 14007 0100 17E0     		b	.L460
 14008              	.LVL1567:
 14009              	.L461:
 768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      p0 = pSrc[4 * i + 0];
 14010              		.loc 19 769 6 is_stmt 1 discriminator 3 view .LVU5072
 14011              		.loc 19 769 15 is_stmt 0 discriminator 3 view .LVU5073
 14012 0102 1301     		lsls	r3, r2, #4
 14013              		.loc 19 769 9 discriminator 3 view .LVU5074
 14014 0104 E658     		ldr	r6, [r4, r3]
 14015              	.LVL1568:
 770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      p1 = pSrc[4 * i + 1];
 14016              		.loc 19 770 6 is_stmt 1 discriminator 3 view .LVU5075
 14017              		.loc 19 770 15 is_stmt 0 discriminator 3 view .LVU5076
 14018 0106 03F1040E 		add	lr, r3, #4
 14019              		.loc 19 770 9 discriminator 3 view .LVU5077
 14020 010a 54F80E50 		ldr	r5, [r4, lr]
 14021              	.LVL1569:
 771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      xt = pSrc[4 * i + 2];
 14022              		.loc 19 771 6 is_stmt 1 discriminator 3 view .LVU5078
 14023              		.loc 19 771 15 is_stmt 0 discriminator 3 view .LVU5079
 14024 010e 03F1080C 		add	ip, r3, #8
 14025              		.loc 19 771 9 discriminator 3 view .LVU5080
 14026 0112 54F80C00 		ldr	r0, [r4, ip]
 14027              	.LVL1570:
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      yt = pSrc[4 * i + 3];
 14028              		.loc 19 772 6 is_stmt 1 discriminator 3 view .LVU5081
 14029              		.loc 19 772 15 is_stmt 0 discriminator 3 view .LVU5082
 14030 0116 03F10C07 		add	r7, r3, #12
 14031              		.loc 19 772 9 discriminator 3 view .LVU5083
 14032 011a E159     		ldr	r1, [r4, r7]
 14033              	.LVL1571:
 773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      p0 <<= 1U;
 14034              		.loc 19 774 6 is_stmt 1 discriminator 3 view .LVU5084
 14035              		.loc 19 774 9 is_stmt 0 discriminator 3 view .LVU5085
 14036 011c 7600     		lsls	r6, r6, #1
 14037              	.LVL1572:
 775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      p1 <<= 1U;
 14038              		.loc 19 775 6 is_stmt 1 discriminator 3 view .LVU5086
 14039              		.loc 19 775 9 is_stmt 0 discriminator 3 view .LVU5087
 14040 011e 6D00     		lsls	r5, r5, #1
 14041              	.LVL1573:
 776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      xt <<= 1U;
 14042              		.loc 19 776 6 is_stmt 1 discriminator 3 view .LVU5088
 14043              		.loc 19 776 9 is_stmt 0 discriminator 3 view .LVU5089
 14044 0120 4000     		lsls	r0, r0, #1
 14045              	.LVL1574:
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      yt <<= 1U;
 14046              		.loc 19 777 6 is_stmt 1 discriminator 3 view .LVU5090
 14047              		.loc 19 777 9 is_stmt 0 discriminator 3 view .LVU5091
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 478


 14048 0122 4900     		lsls	r1, r1, #1
 14049              	.LVL1575:
 778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[4 * i + 0] = p0;
 14050              		.loc 19 779 6 is_stmt 1 discriminator 3 view .LVU5092
 14051              		.loc 19 779 22 is_stmt 0 discriminator 3 view .LVU5093
 14052 0124 E650     		str	r6, [r4, r3]
 780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[4 * i + 1] = p1;
 14053              		.loc 19 780 6 is_stmt 1 discriminator 3 view .LVU5094
 14054              		.loc 19 780 22 is_stmt 0 discriminator 3 view .LVU5095
 14055 0126 44F80E50 		str	r5, [r4, lr]
 781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[4 * i + 2] = xt;
 14056              		.loc 19 781 6 is_stmt 1 discriminator 3 view .LVU5096
 14057              		.loc 19 781 22 is_stmt 0 discriminator 3 view .LVU5097
 14058 012a 44F80C00 		str	r0, [r4, ip]
 782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[4 * i + 3] = yt;
 14059              		.loc 19 782 6 is_stmt 1 discriminator 3 view .LVU5098
 14060              		.loc 19 782 22 is_stmt 0 discriminator 3 view .LVU5099
 14061 012e E151     		str	r1, [r4, r7]
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 14062              		.loc 19 767 23 is_stmt 1 discriminator 3 view .LVU5100
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 14063              		.loc 19 767 24 is_stmt 0 discriminator 3 view .LVU5101
 14064 0130 0132     		adds	r2, r2, #1
 14065              	.LVL1576:
 14066              	.L460:
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 14067              		.loc 19 767 15 is_stmt 1 discriminator 1 view .LVU5102
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 14068              		.loc 19 767 3 is_stmt 0 discriminator 1 view .LVU5103
 14069 0132 4245     		cmp	r2, r8
 14070 0134 E5D3     		bcc	.L461
 783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   }
 784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** }
 14071              		.loc 19 785 1 view .LVU5104
 14072 0136 05B0     		add	sp, sp, #20
 14073              	.LCFI77:
 14074              		.cfi_def_cfa_offset 36
 14075              		@ sp needed
 14076 0138 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 14077              		.loc 19 785 1 view .LVU5105
 14078              		.cfi_endproc
 14079              	.LFE136:
 14081              		.section	.text.arm_radix4_butterfly_inverse_q31,"ax",%progbits
 14082              		.align	1
 14083              		.global	arm_radix4_butterfly_inverse_q31
 14084              		.syntax unified
 14085              		.thumb
 14086              		.thumb_func
 14088              	arm_radix4_butterfly_inverse_q31:
 14089              	.LVL1577:
 14090              	.LFB159:
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** /**
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @brief         Core function for the Q31 CIFFT butterfly process.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 479


 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @param[in,out] pSrc             points to the in-place buffer of Q31 data type.
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @param[in]     fftLen           length of the FFT.
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @param[in]     pCoef            points to twiddle coefficient buffer.
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs wi
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   @return        none
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  */
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** /*
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Radix-4 IFFT algorithm used is :
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * CIFFT uses same twiddle coefficients as CFFT Function
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *  x[k] = x[n] + (j)k * x[n + fftLen/4] + (-1)k * x[n+fftLen/2] + (-j)k * x[n+3*fftLen/4]
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * IFFT is implemented with following changes in equations from FFT
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Input real and imaginary data:
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(n) = xa + j * ya
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(n+N/4 ) = xb + j * yb
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(n+N/2 ) = xc + j * yc
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(n+3N 4) = xd + j * yd
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Output real and imaginary data:
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(4r) = xa'+ j * ya'
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(4r+1) = xb'+ j * yb'
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(4r+2) = xc'+ j * yc'
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * x(4r+3) = xd'+ j * yd'
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Twiddle factors for radix-4 IFFT:
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * Wn = co1 + j * (si1)
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * W2n = co2 + j * (si2)
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * W3n = co3 + j * (si3)
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * The real and imaginary output values for the radix-4 butterfly are
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * xa' = xa + xb + xc + xd
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * ya' = ya + yb + yc + yd
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1)
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1)
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2)
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2)
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * xd' = (xa+yb-xc-yd)* co3 - (ya-xb-yc+xd)* (si3)
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  * yd' = (ya-xb-yc+xd)* co3 + (xa+yb-xc-yd)* (si3)
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  *
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****  */
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** void arm_radix4_butterfly_inverse_q31(
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t * pSrc,
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         uint32_t fftLen,
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   const q31_t * pCoef,
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         uint32_t twidCoefModifier)
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** {
 14091              		.loc 18 522 1 is_stmt 1 view -0
 14092              		.cfi_startproc
 14093              		@ args = 0, pretend = 0, frame = 96
 14094              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 480


 14095              		.loc 18 522 1 is_stmt 0 view .LVU5107
 14096 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 14097              	.LCFI78:
 14098              		.cfi_def_cfa_offset 36
 14099              		.cfi_offset 4, -36
 14100              		.cfi_offset 5, -32
 14101              		.cfi_offset 6, -28
 14102              		.cfi_offset 7, -24
 14103              		.cfi_offset 8, -20
 14104              		.cfi_offset 9, -16
 14105              		.cfi_offset 10, -12
 14106              		.cfi_offset 11, -8
 14107              		.cfi_offset 14, -4
 14108 0004 99B0     		sub	sp, sp, #100
 14109              	.LCFI79:
 14110              		.cfi_def_cfa_offset 136
 14111 0006 8146     		mov	r9, r0
 14112 0008 0D91     		str	r1, [sp, #52]
 14113 000a 1392     		str	r2, [sp, #76]
 14114 000c 0B93     		str	r3, [sp, #44]
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         uint32_t n1, n2, ia1, ia2, ia3, i0, i1, i2, i3, j, k;
 14115              		.loc 18 523 9 is_stmt 1 view .LVU5108
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t t1, t2, r1, r2, s1, s2, co1, co2, co3, si1, si2, si3;
 14116              		.loc 18 524 9 view .LVU5109
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t xa, xb, xc, xd;
 14117              		.loc 18 525 9 view .LVU5110
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t ya, yb, yc, yd;
 14118              		.loc 18 526 9 view .LVU5111
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t xa_out, xb_out, xc_out, xd_out;
 14119              		.loc 18 527 9 view .LVU5112
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t ya_out, yb_out, yc_out, yd_out;
 14120              		.loc 18 528 9 view .LVU5113
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         q31_t *ptr1;
 14121              		.loc 18 530 9 view .LVU5114
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* input is be 1.31(q31) format for all FFT sizes */
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* Total process is divided into three stages */
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* process first stage, middle stages, & last stage */
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* Start of first stage process */
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* Initializations for the first stage */
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   n2 = fftLen;
 14122              		.loc 18 539 3 view .LVU5115
 14123              	.LVL1578:
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   n1 = n2;
 14124              		.loc 18 540 3 view .LVU5116
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* n2 = fftLen/4 */
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   n2 >>= 2U;
 14125              		.loc 18 542 3 view .LVU5117
 14126              		.loc 18 542 6 is_stmt 0 view .LVU5118
 14127 000e 8B08     		lsrs	r3, r1, #2
 14128              	.LVL1579:
 14129              		.loc 18 542 6 view .LVU5119
 14130 0010 1793     		str	r3, [sp, #92]
 14131              	.LVL1580:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 481


 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   i0 = 0U;
 14132              		.loc 18 543 3 is_stmt 1 view .LVU5120
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   ia1 = 0U;
 14133              		.loc 18 544 3 view .LVU5121
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   j = n2;
 14134              		.loc 18 546 3 view .LVU5122
 14135              		.loc 18 546 5 is_stmt 0 view .LVU5123
 14136 0012 1593     		str	r3, [sp, #84]
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   ia1 = 0U;
 14137              		.loc 18 543 6 view .LVU5124
 14138 0014 0024     		movs	r4, #0
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   ia1 = 0U;
 14139              		.loc 18 544 7 view .LVU5125
 14140 0016 0094     		str	r4, [sp]
 14141 0018 A246     		mov	r10, r4
 14142              	.LVL1581:
 14143              	.L464:
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   do
 14144              		.loc 18 548 3 is_stmt 1 discriminator 1 view .LVU5126
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* input is in 1.31(q31) format and provide 4 guard bits for the input */
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  index calculation for the input as, */
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2U], pSrc[i0 + 3fftLen/4] */
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     i1 = i0 + n2;
 14145              		.loc 18 554 5 discriminator 1 view .LVU5127
 14146              		.loc 18 554 8 is_stmt 0 discriminator 1 view .LVU5128
 14147 001a 179A     		ldr	r2, [sp, #92]
 14148 001c 0AEB020C 		add	ip, r10, r2
 14149              	.LVL1582:
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     i2 = i1 + n2;
 14150              		.loc 18 555 5 is_stmt 1 discriminator 1 view .LVU5129
 14151              		.loc 18 555 8 is_stmt 0 discriminator 1 view .LVU5130
 14152 0020 0AEB4203 		add	r3, r10, r2, lsl #1
 14153              	.LVL1583:
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     i3 = i2 + n2;
 14154              		.loc 18 556 5 is_stmt 1 discriminator 1 view .LVU5131
 14155              		.loc 18 556 8 is_stmt 0 discriminator 1 view .LVU5132
 14156 0024 02EB030B 		add	fp, r2, r3
 14157              	.LVL1584:
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  Butterfly implementation */
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xa + xc */
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     r1 = (pSrc[2U * i0] >> 4U) + (pSrc[2U * i2] >> 4U);
 14158              		.loc 18 560 5 is_stmt 1 discriminator 1 view .LVU5133
 14159              		.loc 18 560 15 is_stmt 0 discriminator 1 view .LVU5134
 14160 0028 4FEACA00 		lsl	r0, r10, #3
 14161 002c 59F83A20 		ldr	r2, [r9, r10, lsl #3]
 14162              		.loc 18 560 39 discriminator 1 view .LVU5135
 14163 0030 DF00     		lsls	r7, r3, #3
 14164 0032 0193     		str	r3, [sp, #4]
 14165 0034 59F83330 		ldr	r3, [r9, r3, lsl #3]
 14166              	.LVL1585:
 14167              		.loc 18 560 49 discriminator 1 view .LVU5136
 14168 0038 1B11     		asrs	r3, r3, #4
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 482


 14169              		.loc 18 560 8 discriminator 1 view .LVU5137
 14170 003a 03EB2216 		add	r6, r3, r2, asr #4
 14171              	.LVL1586:
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xa - xc */
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     r2 = (pSrc[2U * i0] >> 4U) - (pSrc[2U * i2] >> 4U);
 14172              		.loc 18 562 5 is_stmt 1 discriminator 1 view .LVU5138
 14173              		.loc 18 562 8 is_stmt 0 discriminator 1 view .LVU5139
 14174 003e C3EB2212 		rsb	r2, r3, r2, asr #4
 14175 0042 0292     		str	r2, [sp, #8]
 14176              	.LVL1587:
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xb + xd */
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     t1 = (pSrc[2U * i1] >> 4U) + (pSrc[2U * i3] >> 4U);
 14177              		.loc 18 565 5 is_stmt 1 discriminator 1 view .LVU5140
 14178              		.loc 18 565 15 is_stmt 0 discriminator 1 view .LVU5141
 14179 0044 4FEACC05 		lsl	r5, ip, #3
 14180 0048 59F83C40 		ldr	r4, [r9, ip, lsl #3]
 14181              		.loc 18 565 39 discriminator 1 view .LVU5142
 14182 004c 4FEACB01 		lsl	r1, fp, #3
 14183 0050 59F83B30 		ldr	r3, [r9, fp, lsl #3]
 14184              		.loc 18 565 49 discriminator 1 view .LVU5143
 14185 0054 1A11     		asrs	r2, r3, #4
 14186              	.LVL1588:
 14187              		.loc 18 565 8 discriminator 1 view .LVU5144
 14188 0056 02EB2412 		add	r2, r2, r4, asr #4
 14189              	.LVL1589:
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* ya + yc */
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     s1 = (pSrc[(2U * i0) + 1U] >> 4U) + (pSrc[(2U * i2) + 1U] >> 4U);
 14190              		.loc 18 568 5 is_stmt 1 discriminator 1 view .LVU5145
 14191              		.loc 18 568 15 is_stmt 0 discriminator 1 view .LVU5146
 14192 005a 0430     		adds	r0, r0, #4
 14193 005c 59F80040 		ldr	r4, [r9, r0]
 14194              		.loc 18 568 46 discriminator 1 view .LVU5147
 14195 0060 0437     		adds	r7, r7, #4
 14196 0062 0797     		str	r7, [sp, #28]
 14197 0064 59F80730 		ldr	r3, [r9, r7]
 14198              		.loc 18 568 63 discriminator 1 view .LVU5148
 14199 0068 1F11     		asrs	r7, r3, #4
 14200              		.loc 18 568 8 discriminator 1 view .LVU5149
 14201 006a 07EB2413 		add	r3, r7, r4, asr #4
 14202              	.LVL1590:
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* ya - yc */
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     s2 = (pSrc[(2U * i0) + 1U] >> 4U) - (pSrc[(2U * i2) + 1U] >> 4U);
 14203              		.loc 18 570 5 is_stmt 1 discriminator 1 view .LVU5150
 14204              		.loc 18 570 8 is_stmt 0 discriminator 1 view .LVU5151
 14205 006e C7EB2414 		rsb	r4, r7, r4, asr #4
 14206 0072 0394     		str	r4, [sp, #12]
 14207              	.LVL1591:
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xa' = xa + xb + xc + xd */
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[2U * i0] = (r1 + t1);
 14208              		.loc 18 573 5 is_stmt 1 discriminator 1 view .LVU5152
 14209              		.loc 18 573 25 is_stmt 0 discriminator 1 view .LVU5153
 14210 0074 B418     		adds	r4, r6, r2
 14211              	.LVL1592:
 14212              		.loc 18 573 19 discriminator 1 view .LVU5154
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 483


 14213 0076 49F83A40 		str	r4, [r9, r10, lsl #3]
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* (xa + xc) - (xb + xd) */
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     r1 = r1 - t1;
 14214              		.loc 18 575 5 is_stmt 1 discriminator 1 view .LVU5155
 14215              		.loc 18 575 8 is_stmt 0 discriminator 1 view .LVU5156
 14216 007a B21A     		subs	r2, r6, r2
 14217              	.LVL1593:
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* yb + yd */
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     t2 = (pSrc[(2U * i1) + 1U] >> 4U) + (pSrc[(2U * i3) + 1U] >> 4U);
 14218              		.loc 18 577 5 is_stmt 1 discriminator 1 view .LVU5157
 14219              		.loc 18 577 15 is_stmt 0 discriminator 1 view .LVU5158
 14220 007c 05F1040E 		add	lr, r5, #4
 14221 0080 59F80E40 		ldr	r4, [r9, lr]
 14222              		.loc 18 577 46 discriminator 1 view .LVU5159
 14223 0084 0D1D     		adds	r5, r1, #4
 14224 0086 59F80510 		ldr	r1, [r9, r5]
 14225              		.loc 18 577 63 discriminator 1 view .LVU5160
 14226 008a 0911     		asrs	r1, r1, #4
 14227              		.loc 18 577 8 discriminator 1 view .LVU5161
 14228 008c 01EB2411 		add	r1, r1, r4, asr #4
 14229              	.LVL1594:
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* ya' = ya + yb + yc + yd */
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[(2U * i0) + 1U] = (s1 + t2);
 14230              		.loc 18 579 5 is_stmt 1 discriminator 1 view .LVU5162
 14231              		.loc 18 579 32 is_stmt 0 discriminator 1 view .LVU5163
 14232 0090 5C18     		adds	r4, r3, r1
 14233              		.loc 18 579 26 discriminator 1 view .LVU5164
 14234 0092 49F80040 		str	r4, [r9, r0]
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* (ya + yc) - (yb + yd) */
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     s1 = s1 - t2;
 14235              		.loc 18 582 5 is_stmt 1 discriminator 1 view .LVU5165
 14236              		.loc 18 582 8 is_stmt 0 discriminator 1 view .LVU5166
 14237 0096 5B1A     		subs	r3, r3, r1
 14238              	.LVL1595:
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* yb - yd */
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     t1 = (pSrc[(2U * i1) + 1U] >> 4U) - (pSrc[(2U * i3) + 1U] >> 4U);
 14239              		.loc 18 585 5 is_stmt 1 discriminator 1 view .LVU5167
 14240              		.loc 18 585 15 is_stmt 0 discriminator 1 view .LVU5168
 14241 0098 59F80E00 		ldr	r0, [r9, lr]
 14242              		.loc 18 585 46 discriminator 1 view .LVU5169
 14243 009c 0895     		str	r5, [sp, #32]
 14244 009e 59F80510 		ldr	r1, [r9, r5]
 14245              	.LVL1596:
 14246              		.loc 18 585 63 discriminator 1 view .LVU5170
 14247 00a2 0911     		asrs	r1, r1, #4
 14248              		.loc 18 585 8 discriminator 1 view .LVU5171
 14249 00a4 C1EB2011 		rsb	r1, r1, r0, asr #4
 14250 00a8 0491     		str	r1, [sp, #16]
 14251              	.LVL1597:
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xb - xd */
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     t2 = (pSrc[2U * i1] >> 4U) - (pSrc[2U * i3] >> 4U);
 14252              		.loc 18 587 5 is_stmt 1 discriminator 1 view .LVU5172
 14253              		.loc 18 587 15 is_stmt 0 discriminator 1 view .LVU5173
 14254 00aa 59F83C00 		ldr	r0, [r9, ip, lsl #3]
 14255              		.loc 18 587 39 discriminator 1 view .LVU5174
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 484


 14256 00ae 59F83B10 		ldr	r1, [r9, fp, lsl #3]
 14257              	.LVL1598:
 14258              		.loc 18 587 49 discriminator 1 view .LVU5175
 14259 00b2 0911     		asrs	r1, r1, #4
 14260              		.loc 18 587 8 discriminator 1 view .LVU5176
 14261 00b4 C1EB2016 		rsb	r6, r1, r0, asr #4
 14262 00b8 0596     		str	r6, [sp, #20]
 14263              	.LVL1599:
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  index calculation for the coefficients */
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia2 = 2U * ia1;
 14264              		.loc 18 590 5 is_stmt 1 discriminator 1 view .LVU5177
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     co2 = pCoef[ia2 * 2U];
 14265              		.loc 18 591 5 discriminator 1 view .LVU5178
 14266              		.loc 18 591 16 is_stmt 0 discriminator 1 view .LVU5179
 14267 00ba 009C     		ldr	r4, [sp]
 14268 00bc 2101     		lsls	r1, r4, #4
 14269              		.loc 18 591 9 discriminator 1 view .LVU5180
 14270 00be 1398     		ldr	r0, [sp, #76]
 14271 00c0 4558     		ldr	r5, [r0, r1]
 14272              	.LVL1600:
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     si2 = pCoef[(ia2 * 2U) + 1U];
 14273              		.loc 18 592 5 is_stmt 1 discriminator 1 view .LVU5181
 14274              		.loc 18 592 16 is_stmt 0 discriminator 1 view .LVU5182
 14275 00c2 0431     		adds	r1, r1, #4
 14276              		.loc 18 592 9 discriminator 1 view .LVU5183
 14277 00c4 4158     		ldr	r1, [r0, r1]
 14278              	.LVL1601:
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[2U * i1] = (((int32_t) (((q63_t) r1 * co2) >> 32)) -
 14279              		.loc 18 595 5 is_stmt 1 discriminator 1 view .LVU5184
 14280              		.loc 18 595 35 is_stmt 0 discriminator 1 view .LVU5185
 14281 00c6 D617     		asrs	r6, r2, #31
 14282              	.LVL1602:
 14283              		.loc 18 595 46 discriminator 1 view .LVU5186
 14284 00c8 E817     		asrs	r0, r5, #31
 14285 00ca 0A90     		str	r0, [sp, #40]
 14286 00cc 02FB00F0 		mul	r0, r2, r0
 14287 00d0 0996     		str	r6, [sp, #36]
 14288 00d2 05FB0600 		mla	r0, r5, r6, r0
 14289 00d6 A2FB0564 		umull	r6, r4, r2, r5
 14290 00da 2044     		add	r0, r0, r4
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s1 * si2) >> 32))) << 1U;
 14291              		.loc 18 596 35 discriminator 1 view .LVU5187
 14292 00dc DE17     		asrs	r6, r3, #31
 14293              		.loc 18 596 46 discriminator 1 view .LVU5188
 14294 00de CC17     		asrs	r4, r1, #31
 14295 00e0 03FB04F7 		mul	r7, r3, r4
 14296 00e4 01FB0677 		mla	r7, r1, r6, r7
 14297 00e8 0691     		str	r1, [sp, #24]
 14298 00ea A3FB0181 		umull	r8, r1, r3, r1
 14299              	.LVL1603:
 14300              		.loc 18 596 46 discriminator 1 view .LVU5189
 14301 00ee 0F44     		add	r7, r7, r1
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s1 * si2) >> 32))) << 1U;
 14302              		.loc 18 595 61 discriminator 1 view .LVU5190
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 485


 14303 00f0 C01B     		subs	r0, r0, r7
 14304              		.loc 18 596 62 discriminator 1 view .LVU5191
 14305 00f2 4000     		lsls	r0, r0, #1
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s1 * si2) >> 32))) << 1U;
 14306              		.loc 18 595 19 discriminator 1 view .LVU5192
 14307 00f4 49F83C00 		str	r0, [r9, ip, lsl #3]
 14308              	.LVL1604:
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[2U * i1 + 1U] = (((int32_t) (((q63_t) s1 * co2) >> 32)) +
 14309              		.loc 18 599 5 is_stmt 1 discriminator 1 view .LVU5193
 14310              		.loc 18 599 51 is_stmt 0 discriminator 1 view .LVU5194
 14311 00f8 05FB06F6 		mul	r6, r5, r6
 14312 00fc 0A98     		ldr	r0, [sp, #40]
 14313 00fe 03FB0066 		mla	r6, r3, r0, r6
 14314 0102 A5FB0353 		umull	r5, r3, r5, r3
 14315              	.LVL1605:
 14316              		.loc 18 599 51 discriminator 1 view .LVU5195
 14317 0106 3344     		add	r3, r3, r6
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                           ((int32_t) (((q63_t) r1 * si2) >> 32))) << 1U;
 14318              		.loc 18 600 51 discriminator 1 view .LVU5196
 14319 0108 02FB04F4 		mul	r4, r2, r4
 14320 010c 099E     		ldr	r6, [sp, #36]
 14321 010e 0699     		ldr	r1, [sp, #24]
 14322 0110 01FB0644 		mla	r4, r1, r6, r4
 14323 0114 A2FB0121 		umull	r2, r1, r2, r1
 14324              	.LVL1606:
 14325              		.loc 18 600 51 discriminator 1 view .LVU5197
 14326 0118 2144     		add	r1, r1, r4
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                           ((int32_t) (((q63_t) r1 * si2) >> 32))) << 1U;
 14327              		.loc 18 599 66 discriminator 1 view .LVU5198
 14328 011a 0B44     		add	r3, r3, r1
 14329              		.loc 18 600 67 discriminator 1 view .LVU5199
 14330 011c 5B00     		lsls	r3, r3, #1
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                           ((int32_t) (((q63_t) r1 * si2) >> 32))) << 1U;
 14331              		.loc 18 599 24 discriminator 1 view .LVU5200
 14332 011e 49F80E30 		str	r3, [r9, lr]
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* (xa - xc) - (yb - yd) */
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     r1 = r2 - t1;
 14333              		.loc 18 603 5 is_stmt 1 discriminator 1 view .LVU5201
 14334              		.loc 18 603 8 is_stmt 0 discriminator 1 view .LVU5202
 14335 0122 029A     		ldr	r2, [sp, #8]
 14336 0124 049B     		ldr	r3, [sp, #16]
 14337 0126 D51A     		subs	r5, r2, r3
 14338              	.LVL1607:
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* (xa - xc) + (yb - yd) */
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     r2 = r2 + t1;
 14339              		.loc 18 605 5 is_stmt 1 discriminator 1 view .LVU5203
 14340              		.loc 18 605 8 is_stmt 0 discriminator 1 view .LVU5204
 14341 0128 1344     		add	r3, r3, r2
 14342 012a 9846     		mov	r8, r3
 14343              	.LVL1608:
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* (ya - yc) + (xb - xd) */
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     s1 = s2 + t2;
 14344              		.loc 18 608 5 is_stmt 1 discriminator 1 view .LVU5205
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 486


 14345              		.loc 18 608 8 is_stmt 0 discriminator 1 view .LVU5206
 14346 012c 0399     		ldr	r1, [sp, #12]
 14347 012e 059E     		ldr	r6, [sp, #20]
 14348 0130 8A19     		adds	r2, r1, r6
 14349              	.LVL1609:
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* (ya - yc) - (xb - xd) */
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     s2 = s2 - t2;
 14350              		.loc 18 610 5 is_stmt 1 discriminator 1 view .LVU5207
 14351              		.loc 18 610 8 is_stmt 0 discriminator 1 view .LVU5208
 14352 0132 8B1B     		subs	r3, r1, r6
 14353              	.LVL1610:
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     co1 = pCoef[ia1 * 2U];
 14354              		.loc 18 612 5 is_stmt 1 discriminator 1 view .LVU5209
 14355              		.loc 18 612 16 is_stmt 0 discriminator 1 view .LVU5210
 14356 0134 009C     		ldr	r4, [sp]
 14357 0136 E100     		lsls	r1, r4, #3
 14358              		.loc 18 612 9 discriminator 1 view .LVU5211
 14359 0138 1398     		ldr	r0, [sp, #76]
 14360 013a 50F83460 		ldr	r6, [r0, r4, lsl #3]
 14361              	.LVL1611:
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     si1 = pCoef[(ia1 * 2U) + 1U];
 14362              		.loc 18 613 5 is_stmt 1 discriminator 1 view .LVU5212
 14363              		.loc 18 613 16 is_stmt 0 discriminator 1 view .LVU5213
 14364 013e 0431     		adds	r1, r1, #4
 14365              		.loc 18 613 9 discriminator 1 view .LVU5214
 14366 0140 4158     		ldr	r1, [r0, r1]
 14367              	.LVL1612:
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[2U * i2] = (((int32_t) (((q63_t) r1 * co1) >> 32)) -
 14368              		.loc 18 616 5 is_stmt 1 discriminator 1 view .LVU5215
 14369              		.loc 18 616 35 is_stmt 0 discriminator 1 view .LVU5216
 14370 0142 4FEAE57E 		asr	lr, r5, #31
 14371              		.loc 18 616 46 discriminator 1 view .LVU5217
 14372 0146 F417     		asrs	r4, r6, #31
 14373 0148 0294     		str	r4, [sp, #8]
 14374 014a 05FB04F0 		mul	r0, r5, r4
 14375 014e 06FB0E00 		mla	r0, r6, lr, r0
 14376 0152 A5FB0674 		umull	r7, r4, r5, r6
 14377 0156 2044     		add	r0, r0, r4
 14378 0158 0390     		str	r0, [sp, #12]
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s1 * si1) >> 32))) << 1U;
 14379              		.loc 18 617 35 discriminator 1 view .LVU5218
 14380 015a D717     		asrs	r7, r2, #31
 14381              		.loc 18 617 46 discriminator 1 view .LVU5219
 14382 015c CC17     		asrs	r4, r1, #31
 14383 015e 02FB04FC 		mul	ip, r2, r4
 14384              	.LVL1613:
 14385              		.loc 18 617 46 discriminator 1 view .LVU5220
 14386 0162 0497     		str	r7, [sp, #16]
 14387              	.LVL1614:
 14388              		.loc 18 617 46 discriminator 1 view .LVU5221
 14389 0164 01FB07C0 		mla	r0, r1, r7, ip
 14390 0168 A2FB01C7 		umull	ip, r7, r2, r1
 14391 016c 3844     		add	r0, r0, r7
 14392 016e 8446     		mov	ip, r0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 487


 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s1 * si1) >> 32))) << 1U;
 14393              		.loc 18 616 61 discriminator 1 view .LVU5222
 14394 0170 0398     		ldr	r0, [sp, #12]
 14395 0172 A0EB0C00 		sub	r0, r0, ip
 14396              		.loc 18 617 62 discriminator 1 view .LVU5223
 14397 0176 4000     		lsls	r0, r0, #1
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s1 * si1) >> 32))) << 1U;
 14398              		.loc 18 616 19 discriminator 1 view .LVU5224
 14399 0178 019F     		ldr	r7, [sp, #4]
 14400 017a 49F83700 		str	r0, [r9, r7, lsl #3]
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[(2U * i2) + 1U] = (((int32_t) (((q63_t) s1 * co1) >> 32)) +
 14401              		.loc 18 620 5 is_stmt 1 discriminator 1 view .LVU5225
 14402              		.loc 18 620 53 is_stmt 0 discriminator 1 view .LVU5226
 14403 017e 049F     		ldr	r7, [sp, #16]
 14404 0180 06FB07F7 		mul	r7, r6, r7
 14405 0184 0298     		ldr	r0, [sp, #8]
 14406 0186 02FB0077 		mla	r7, r2, r0, r7
 14407 018a A6FB0262 		umull	r6, r2, r6, r2
 14408              	.LVL1615:
 14409              		.loc 18 620 53 discriminator 1 view .LVU5227
 14410 018e 3A44     		add	r2, r2, r7
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r1 * si1) >> 32))) << 1U;
 14411              		.loc 18 621 53 discriminator 1 view .LVU5228
 14412 0190 05FB04F4 		mul	r4, r5, r4
 14413 0194 01FB0E44 		mla	r4, r1, lr, r4
 14414 0198 A5FB0151 		umull	r5, r1, r5, r1
 14415              	.LVL1616:
 14416              		.loc 18 621 53 discriminator 1 view .LVU5229
 14417 019c 2144     		add	r1, r1, r4
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r1 * si1) >> 32))) << 1U;
 14418              		.loc 18 620 68 discriminator 1 view .LVU5230
 14419 019e 0A44     		add	r2, r2, r1
 14420              		.loc 18 621 69 discriminator 1 view .LVU5231
 14421 01a0 5200     		lsls	r2, r2, #1
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r1 * si1) >> 32))) << 1U;
 14422              		.loc 18 620 26 discriminator 1 view .LVU5232
 14423 01a2 079F     		ldr	r7, [sp, #28]
 14424 01a4 49F80720 		str	r2, [r9, r7]
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  index calculation for the coefficients */
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia3 = 3U * ia1;
 14425              		.loc 18 624 5 is_stmt 1 discriminator 1 view .LVU5233
 14426              	.LVL1617:
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     co3 = pCoef[ia3 * 2U];
 14427              		.loc 18 625 5 discriminator 1 view .LVU5234
 14428              		.loc 18 625 16 is_stmt 0 discriminator 1 view .LVU5235
 14429 01a8 009C     		ldr	r4, [sp]
 14430 01aa 04EB4402 		add	r2, r4, r4, lsl #1
 14431 01ae D200     		lsls	r2, r2, #3
 14432              		.loc 18 625 9 discriminator 1 view .LVU5236
 14433 01b0 1398     		ldr	r0, [sp, #76]
 14434 01b2 8458     		ldr	r4, [r0, r2]
 14435              	.LVL1618:
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     si3 = pCoef[(ia3 * 2U) + 1U];
 14436              		.loc 18 626 5 is_stmt 1 discriminator 1 view .LVU5237
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 488


 14437              		.loc 18 626 16 is_stmt 0 discriminator 1 view .LVU5238
 14438 01b4 0432     		adds	r2, r2, #4
 14439              		.loc 18 626 9 discriminator 1 view .LVU5239
 14440 01b6 8258     		ldr	r2, [r0, r2]
 14441              	.LVL1619:
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[2U * i3] = (((int32_t) (((q63_t) r2 * co3) >> 32)) -
 14442              		.loc 18 629 5 is_stmt 1 discriminator 1 view .LVU5240
 14443              		.loc 18 629 35 is_stmt 0 discriminator 1 view .LVU5241
 14444 01b8 4FEAE877 		asr	r7, r8, #31
 14445              		.loc 18 629 46 discriminator 1 view .LVU5242
 14446 01bc 4FEAE47C 		asr	ip, r4, #31
 14447 01c0 08FB0CF1 		mul	r1, r8, ip
 14448 01c4 04FB0711 		mla	r1, r4, r7, r1
 14449 01c8 A8FB0450 		umull	r5, r0, r8, r4
 14450 01cc 0144     		add	r1, r1, r0
 14451 01ce 0191     		str	r1, [sp, #4]
 14452              	.LVL1620:
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s2 * si3) >> 32))) << 1U;
 14453              		.loc 18 630 35 discriminator 1 view .LVU5243
 14454 01d0 DD17     		asrs	r5, r3, #31
 14455              		.loc 18 630 46 discriminator 1 view .LVU5244
 14456 01d2 D017     		asrs	r0, r2, #31
 14457 01d4 03FB00F6 		mul	r6, r3, r0
 14458 01d8 02FB0566 		mla	r6, r2, r5, r6
 14459 01dc A3FB021E 		umull	r1, lr, r3, r2
 14460 01e0 7644     		add	r6, r6, lr
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s2 * si3) >> 32))) << 1U;
 14461              		.loc 18 629 61 discriminator 1 view .LVU5245
 14462 01e2 0199     		ldr	r1, [sp, #4]
 14463 01e4 891B     		subs	r1, r1, r6
 14464              		.loc 18 630 62 discriminator 1 view .LVU5246
 14465 01e6 4900     		lsls	r1, r1, #1
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                      ((int32_t) (((q63_t) s2 * si3) >> 32))) << 1U;
 14466              		.loc 18 629 19 discriminator 1 view .LVU5247
 14467 01e8 49F83B10 		str	r1, [r9, fp, lsl #3]
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     pSrc[(2U * i3) + 1U] = (((int32_t) (((q63_t) s2 * co3) >> 32)) +
 14468              		.loc 18 633 5 is_stmt 1 discriminator 1 view .LVU5248
 14469              		.loc 18 633 53 is_stmt 0 discriminator 1 view .LVU5249
 14470 01ec 04FB05F5 		mul	r5, r4, r5
 14471 01f0 03FB0C55 		mla	r5, r3, ip, r5
 14472 01f4 A4FB0343 		umull	r4, r3, r4, r3
 14473              	.LVL1621:
 14474              		.loc 18 633 53 discriminator 1 view .LVU5250
 14475 01f8 2B44     		add	r3, r3, r5
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r2 * si3) >> 32))) << 1U;
 14476              		.loc 18 634 53 discriminator 1 view .LVU5251
 14477 01fa 08FB00F0 		mul	r0, r8, r0
 14478 01fe 02FB0707 		mla	r7, r2, r7, r0
 14479 0202 A8FB0212 		umull	r1, r2, r8, r2
 14480              	.LVL1622:
 14481              		.loc 18 634 53 discriminator 1 view .LVU5252
 14482 0206 3A44     		add	r2, r2, r7
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r2 * si3) >> 32))) << 1U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 489


 14483              		.loc 18 633 68 discriminator 1 view .LVU5253
 14484 0208 1344     		add	r3, r3, r2
 14485              		.loc 18 634 69 discriminator 1 view .LVU5254
 14486 020a 5B00     		lsls	r3, r3, #1
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                             ((int32_t) (((q63_t) r2 * si3) >> 32))) << 1U;
 14487              		.loc 18 633 26 discriminator 1 view .LVU5255
 14488 020c 089D     		ldr	r5, [sp, #32]
 14489 020e 49F80530 		str	r3, [r9, r5]
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  Twiddle coefficients index modifier */
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia1 = ia1 + twidCoefModifier;
 14490              		.loc 18 637 5 is_stmt 1 discriminator 1 view .LVU5256
 14491              		.loc 18 637 9 is_stmt 0 discriminator 1 view .LVU5257
 14492 0212 009C     		ldr	r4, [sp]
 14493 0214 0B9B     		ldr	r3, [sp, #44]
 14494 0216 E318     		adds	r3, r4, r3
 14495 0218 0093     		str	r3, [sp]
 14496              	.LVL1623:
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  Updating input index */
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     i0 = i0 + 1U;
 14497              		.loc 18 640 5 is_stmt 1 discriminator 1 view .LVU5258
 14498              		.loc 18 640 8 is_stmt 0 discriminator 1 view .LVU5259
 14499 021a 0AF1010A 		add	r10, r10, #1
 14500              	.LVL1624:
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   } while (--j);
 14501              		.loc 18 642 11 is_stmt 1 discriminator 1 view .LVU5260
 14502              		.loc 18 642 3 is_stmt 0 discriminator 1 view .LVU5261
 14503 021e 159B     		ldr	r3, [sp, #84]
 14504              	.LVL1625:
 14505              		.loc 18 642 3 discriminator 1 view .LVU5262
 14506 0220 013B     		subs	r3, r3, #1
 14507              	.LVL1626:
 14508              		.loc 18 642 3 discriminator 1 view .LVU5263
 14509 0222 1593     		str	r3, [sp, #84]
 14510 0224 7FF4F9AE 		bne	.L464
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* data is in 5.27(q27) format */
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* each stage provides two down scaling of the input */
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* Start of Middle stages process */
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   twidCoefModifier <<= 2U;
 14511              		.loc 18 650 3 is_stmt 1 view .LVU5264
 14512              		.loc 18 650 20 is_stmt 0 view .LVU5265
 14513 0228 0B9B     		ldr	r3, [sp, #44]
 14514              	.LVL1627:
 14515              		.loc 18 650 20 view .LVU5266
 14516 022a 9B00     		lsls	r3, r3, #2
 14517 022c 1493     		str	r3, [sp, #80]
 14518              	.LVL1628:
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /*  Calculation of second stage to excluding last stage */
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
 14519              		.loc 18 653 3 is_stmt 1 view .LVU5267
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 490


 14520              		.loc 18 653 10 is_stmt 0 view .LVU5268
 14521 022e 0D9B     		ldr	r3, [sp, #52]
 14522              	.LVL1629:
 14523              		.loc 18 653 10 view .LVU5269
 14524 0230 9B08     		lsrs	r3, r3, #2
 14525 0232 1693     		str	r3, [sp, #88]
 14526              	.LVL1630:
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   i0 = 0U;
 14527              		.loc 18 542 6 view .LVU5270
 14528 0234 179B     		ldr	r3, [sp, #92]
 14529              	.LVL1631:
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   i0 = 0U;
 14530              		.loc 18 542 6 view .LVU5271
 14531 0236 1093     		str	r3, [sp, #64]
 14532 0238 CA46     		mov	r10, r9
 14533              	.LVL1632:
 14534              		.loc 18 653 3 view .LVU5272
 14535 023a 10E1     		b	.L465
 14536              	.LVL1633:
 14537              	.L468:
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /*  Initializations for the first stage */
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     n1 = n2;
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     n2 >>= 2U;
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia1 = 0U;
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     for (j = 0; j <= (n2 - 1U); j++)
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       /*  index calculation for the coefficients */
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       ia2 = ia1 + ia1;
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       ia3 = ia2 + ia1;
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co1 = pCoef[(ia1 * 2U)];
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si1 = pCoef[(ia1 * 2U) + 1U];
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co2 = pCoef[(ia2 * 2U)];
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co3 = pCoef[(ia3 * 2U)];
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       /*  Twiddle coefficients index modifier */
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       ia1 = ia1 + twidCoefModifier;
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /*  index calculation for the input as, */
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2U], pSrc[i0 + 3fftLen/4] */
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         i1 = i0 + n2;
 14538              		.loc 18 678 9 is_stmt 1 discriminator 3 view .LVU5273
 14539              		.loc 18 678 12 is_stmt 0 discriminator 3 view .LVU5274
 14540 023c 0C9A     		ldr	r2, [sp, #48]
 14541 023e 0AEB020C 		add	ip, r10, r2
 14542              	.LVL1634:
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         i2 = i1 + n2;
 14543              		.loc 18 679 9 is_stmt 1 discriminator 3 view .LVU5275
 14544              		.loc 18 679 12 is_stmt 0 discriminator 3 view .LVU5276
 14545 0242 0AEB4203 		add	r3, r10, r2, lsl #1
 14546              	.LVL1635:
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         i3 = i2 + n2;
 14547              		.loc 18 680 9 is_stmt 1 discriminator 3 view .LVU5277
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 491


 14548              		.loc 18 680 12 is_stmt 0 discriminator 3 view .LVU5278
 14549 0246 02EB0309 		add	r9, r2, r3
 14550              	.LVL1636:
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /*  Butterfly implementation */
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xa + xc */
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         r1 = pSrc[2U * i0] + pSrc[2U * i2];
 14551              		.loc 18 684 9 is_stmt 1 discriminator 3 view .LVU5279
 14552              		.loc 18 684 18 is_stmt 0 discriminator 3 view .LVU5280
 14553 024a 4FEACA04 		lsl	r4, r10, #3
 14554 024e 5BF83A10 		ldr	r1, [fp, r10, lsl #3]
 14555              		.loc 18 684 34 discriminator 3 view .LVU5281
 14556 0252 D800     		lsls	r0, r3, #3
 14557 0254 0593     		str	r3, [sp, #20]
 14558 0256 5BF83320 		ldr	r2, [fp, r3, lsl #3]
 14559              		.loc 18 684 12 discriminator 3 view .LVU5282
 14560 025a 8B18     		adds	r3, r1, r2
 14561              	.LVL1637:
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xa - xc */
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         r2 = pSrc[2U * i0] - pSrc[2U * i2];
 14562              		.loc 18 686 9 is_stmt 1 discriminator 3 view .LVU5283
 14563              		.loc 18 686 12 is_stmt 0 discriminator 3 view .LVU5284
 14564 025c 8A1A     		subs	r2, r1, r2
 14565 025e 0092     		str	r2, [sp]
 14566              	.LVL1638:
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* ya + yc */
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
 14567              		.loc 18 689 9 is_stmt 1 discriminator 3 view .LVU5285
 14568              		.loc 18 689 18 is_stmt 0 discriminator 3 view .LVU5286
 14569 0260 0434     		adds	r4, r4, #4
 14570 0262 5BF80410 		ldr	r1, [fp, r4]
 14571              		.loc 18 689 41 discriminator 3 view .LVU5287
 14572 0266 0430     		adds	r0, r0, #4
 14573 0268 0990     		str	r0, [sp, #36]
 14574 026a 5BF80070 		ldr	r7, [fp, r0]
 14575              		.loc 18 689 12 discriminator 3 view .LVU5288
 14576 026e CA19     		adds	r2, r1, r7
 14577              	.LVL1639:
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* ya - yc */
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
 14578              		.loc 18 691 9 is_stmt 1 discriminator 3 view .LVU5289
 14579              		.loc 18 691 12 is_stmt 0 discriminator 3 view .LVU5290
 14580 0270 C91B     		subs	r1, r1, r7
 14581 0272 0691     		str	r1, [sp, #24]
 14582              	.LVL1640:
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xb + xd */
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         t1 = pSrc[2U * i1] + pSrc[2U * i3];
 14583              		.loc 18 694 9 is_stmt 1 discriminator 3 view .LVU5291
 14584              		.loc 18 694 18 is_stmt 0 discriminator 3 view .LVU5292
 14585 0274 4FEACC05 		lsl	r5, ip, #3
 14586 0278 5BF83C00 		ldr	r0, [fp, ip, lsl #3]
 14587              		.loc 18 694 34 discriminator 3 view .LVU5293
 14588 027c 4FEAC906 		lsl	r6, r9, #3
 14589 0280 5BF83910 		ldr	r1, [fp, r9, lsl #3]
 14590              	.LVL1641:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 492


 14591              		.loc 18 694 12 discriminator 3 view .LVU5294
 14592 0284 0144     		add	r1, r1, r0
 14593              	.LVL1642:
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xa' = xa + xb + xc + xd */
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[2U * i0] = (r1 + t1) >> 2U;
 14594              		.loc 18 697 9 is_stmt 1 discriminator 3 view .LVU5295
 14595              		.loc 18 697 29 is_stmt 0 discriminator 3 view .LVU5296
 14596 0286 5F18     		adds	r7, r3, r1
 14597              		.loc 18 697 35 discriminator 3 view .LVU5297
 14598 0288 BF10     		asrs	r7, r7, #2
 14599              		.loc 18 697 23 discriminator 3 view .LVU5298
 14600 028a 4BF83A70 		str	r7, [fp, r10, lsl #3]
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xa + xc -(xb + xd) */
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         r1 = r1 - t1;
 14601              		.loc 18 699 9 is_stmt 1 discriminator 3 view .LVU5299
 14602              		.loc 18 699 12 is_stmt 0 discriminator 3 view .LVU5300
 14603 028e 5B1A     		subs	r3, r3, r1
 14604              	.LVL1643:
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* yb + yd */
 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
 14605              		.loc 18 701 9 is_stmt 1 discriminator 3 view .LVU5301
 14606              		.loc 18 701 18 is_stmt 0 discriminator 3 view .LVU5302
 14607 0290 0435     		adds	r5, r5, #4
 14608 0292 5BF80500 		ldr	r0, [fp, r5]
 14609              		.loc 18 701 41 discriminator 3 view .LVU5303
 14610 0296 0436     		adds	r6, r6, #4
 14611 0298 5BF80610 		ldr	r1, [fp, r6]
 14612              	.LVL1644:
 14613              		.loc 18 701 12 discriminator 3 view .LVU5304
 14614 029c 0144     		add	r1, r1, r0
 14615              	.LVL1645:
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* ya' = ya + yb + yc + yd */
 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[(2U * i0) + 1U] = (s1 + t2) >> 2U;
 14616              		.loc 18 703 9 is_stmt 1 discriminator 3 view .LVU5305
 14617              		.loc 18 703 36 is_stmt 0 discriminator 3 view .LVU5306
 14618 029e 5018     		adds	r0, r2, r1
 14619              		.loc 18 703 42 discriminator 3 view .LVU5307
 14620 02a0 8010     		asrs	r0, r0, #2
 14621              		.loc 18 703 30 discriminator 3 view .LVU5308
 14622 02a2 4BF80400 		str	r0, [fp, r4]
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (ya + yc) - (yb + yd) */
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         s1 = s1 - t2;
 14623              		.loc 18 706 9 is_stmt 1 discriminator 3 view .LVU5309
 14624              		.loc 18 706 12 is_stmt 0 discriminator 3 view .LVU5310
 14625 02a6 521A     		subs	r2, r2, r1
 14626              	.LVL1646:
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (yb - yd) */
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
 14627              		.loc 18 709 9 is_stmt 1 discriminator 3 view .LVU5311
 14628              		.loc 18 709 18 is_stmt 0 discriminator 3 view .LVU5312
 14629 02a8 5BF80500 		ldr	r0, [fp, r5]
 14630              		.loc 18 709 41 discriminator 3 view .LVU5313
 14631 02ac 0A96     		str	r6, [sp, #40]
 14632 02ae 5BF80610 		ldr	r1, [fp, r6]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 493


 14633              	.LVL1647:
 14634              		.loc 18 709 12 discriminator 3 view .LVU5314
 14635 02b2 441A     		subs	r4, r0, r1
 14636 02b4 0794     		str	r4, [sp, #28]
 14637              	.LVL1648:
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (xb - xd) */
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         t2 = pSrc[2U * i1] - pSrc[2U * i3];
 14638              		.loc 18 711 9 is_stmt 1 discriminator 3 view .LVU5315
 14639              		.loc 18 711 18 is_stmt 0 discriminator 3 view .LVU5316
 14640 02b6 5BF83C70 		ldr	r7, [fp, ip, lsl #3]
 14641              		.loc 18 711 34 discriminator 3 view .LVU5317
 14642 02ba 5BF83910 		ldr	r1, [fp, r9, lsl #3]
 14643              		.loc 18 711 12 discriminator 3 view .LVU5318
 14644 02be 791A     		subs	r1, r7, r1
 14645 02c0 0891     		str	r1, [sp, #32]
 14646              	.LVL1649:
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[2U * i1] = (((int32_t) (((q63_t) r1 * co2) >> 32U)) -
 14647              		.loc 18 714 9 is_stmt 1 discriminator 3 view .LVU5319
 14648              		.loc 18 714 39 is_stmt 0 discriminator 3 view .LVU5320
 14649 02c2 DC17     		asrs	r4, r3, #31
 14650              	.LVL1650:
 14651              		.loc 18 714 50 discriminator 3 view .LVU5321
 14652 02c4 0398     		ldr	r0, [sp, #12]
 14653 02c6 4FEAE078 		asr	r8, r0, #31
 14654 02ca 03FB08F1 		mul	r1, r3, r8
 14655              	.LVL1651:
 14656              		.loc 18 714 50 discriminator 3 view .LVU5322
 14657 02ce 0B94     		str	r4, [sp, #44]
 14658 02d0 00FB0411 		mla	r1, r0, r4, r1
 14659 02d4 A3FB0040 		umull	r4, r0, r3, r0
 14660 02d8 0144     		add	r1, r1, r0
 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s1 * si2) >> 32U))) >> 1U;
 14661              		.loc 18 715 39 discriminator 3 view .LVU5323
 14662 02da D417     		asrs	r4, r2, #31
 14663              		.loc 18 715 50 discriminator 3 view .LVU5324
 14664 02dc 049F     		ldr	r7, [sp, #16]
 14665 02de F817     		asrs	r0, r7, #31
 14666 02e0 02FB00F6 		mul	r6, r2, r0
 14667 02e4 07FB0466 		mla	r6, r7, r4, r6
 14668 02e8 A2FB07E7 		umull	lr, r7, r2, r7
 14669 02ec 3E44     		add	r6, r6, r7
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s1 * si2) >> 32U))) >> 1U;
 14670              		.loc 18 714 66 discriminator 3 view .LVU5325
 14671 02ee 8E1B     		subs	r6, r1, r6
 14672              		.loc 18 715 67 discriminator 3 view .LVU5326
 14673 02f0 7610     		asrs	r6, r6, #1
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s1 * si2) >> 32U))) >> 1U;
 14674              		.loc 18 714 23 discriminator 3 view .LVU5327
 14675 02f2 4BF83C60 		str	r6, [fp, ip, lsl #3]
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[(2U * i1) + 1U] = (((int32_t) (((q63_t) s1 * co2) >> 32U)) +
 14676              		.loc 18 718 9 is_stmt 1 discriminator 3 view .LVU5328
 14677              		.loc 18 718 57 is_stmt 0 discriminator 3 view .LVU5329
 14678 02f6 0399     		ldr	r1, [sp, #12]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 494


 14679 02f8 01FB04F4 		mul	r4, r1, r4
 14680 02fc 02FB0848 		mla	r8, r2, r8, r4
 14681 0300 A1FB0224 		umull	r2, r4, r1, r2
 14682              	.LVL1652:
 14683              		.loc 18 718 57 discriminator 3 view .LVU5330
 14684 0304 A044     		add	r8, r8, r4
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r1 * si2) >> 32U))) >> 1U;
 14685              		.loc 18 719 57 discriminator 3 view .LVU5331
 14686 0306 03FB00F0 		mul	r0, r3, r0
 14687 030a 049A     		ldr	r2, [sp, #16]
 14688 030c 0B9C     		ldr	r4, [sp, #44]
 14689 030e 02FB040E 		mla	lr, r2, r4, r0
 14690 0312 A3FB0230 		umull	r3, r0, r3, r2
 14691              	.LVL1653:
 14692              		.loc 18 719 57 discriminator 3 view .LVU5332
 14693 0316 8644     		add	lr, lr, r0
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r1 * si2) >> 32U))) >> 1U;
 14694              		.loc 18 718 73 discriminator 3 view .LVU5333
 14695 0318 F044     		add	r8, r8, lr
 14696              		.loc 18 719 74 discriminator 3 view .LVU5334
 14697 031a 4FEA6804 		asr	r4, r8, #1
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r1 * si2) >> 32U))) >> 1U;
 14698              		.loc 18 718 30 discriminator 3 view .LVU5335
 14699 031e 4BF80540 		str	r4, [fp, r5]
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (xa - xc) - (yb - yd) */
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         r1 = r2 - t1;
 14700              		.loc 18 722 9 is_stmt 1 discriminator 3 view .LVU5336
 14701              		.loc 18 722 12 is_stmt 0 discriminator 3 view .LVU5337
 14702 0322 009A     		ldr	r2, [sp]
 14703 0324 079C     		ldr	r4, [sp, #28]
 14704 0326 101B     		subs	r0, r2, r4
 14705              	.LVL1654:
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (xa - xc) + (yb - yd) */
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         r2 = r2 + t1;
 14706              		.loc 18 724 9 is_stmt 1 discriminator 3 view .LVU5338
 14707              		.loc 18 724 12 is_stmt 0 discriminator 3 view .LVU5339
 14708 0328 1119     		adds	r1, r2, r4
 14709 032a 0091     		str	r1, [sp]
 14710              	.LVL1655:
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (ya - yc) +  (xb - xd) */
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         s1 = s2 + t2;
 14711              		.loc 18 727 9 is_stmt 1 discriminator 3 view .LVU5340
 14712              		.loc 18 727 12 is_stmt 0 discriminator 3 view .LVU5341
 14713 032c 069A     		ldr	r2, [sp, #24]
 14714 032e 089B     		ldr	r3, [sp, #32]
 14715 0330 D418     		adds	r4, r2, r3
 14716              	.LVL1656:
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* (ya - yc) -  (xb - xd) */
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         s2 = s2 - t2;
 14717              		.loc 18 729 9 is_stmt 1 discriminator 3 view .LVU5342
 14718              		.loc 18 729 12 is_stmt 0 discriminator 3 view .LVU5343
 14719 0332 D71A     		subs	r7, r2, r3
 14720              	.LVL1657:
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 495


 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[2U * i2] = (((int32_t) (((q63_t) r1 * co1) >> 32)) -
 14721              		.loc 18 732 9 is_stmt 1 discriminator 3 view .LVU5344
 14722              		.loc 18 732 39 is_stmt 0 discriminator 3 view .LVU5345
 14723 0334 4FEAE07C 		asr	ip, r0, #31
 14724              	.LVL1658:
 14725              		.loc 18 732 50 discriminator 3 view .LVU5346
 14726 0338 0199     		ldr	r1, [sp, #4]
 14727              	.LVL1659:
 14728              		.loc 18 732 50 discriminator 3 view .LVU5347
 14729 033a 4FEAE17E 		asr	lr, r1, #31
 14730 033e 00FB0EF3 		mul	r3, r0, lr
 14731 0342 01FB0C33 		mla	r3, r1, ip, r3
 14732 0346 A0FB0151 		umull	r5, r1, r0, r1
 14733 034a 0B44     		add	r3, r3, r1
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s1 * si1) >> 32))) >> 1U;
 14734              		.loc 18 733 39 discriminator 3 view .LVU5348
 14735 034c E517     		asrs	r5, r4, #31
 14736              		.loc 18 733 50 discriminator 3 view .LVU5349
 14737 034e 029A     		ldr	r2, [sp, #8]
 14738 0350 D117     		asrs	r1, r2, #31
 14739 0352 04FB01F6 		mul	r6, r4, r1
 14740 0356 02FB0566 		mla	r6, r2, r5, r6
 14741 035a A4FB0228 		umull	r2, r8, r4, r2
 14742 035e 4644     		add	r6, r6, r8
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s1 * si1) >> 32))) >> 1U;
 14743              		.loc 18 732 65 discriminator 3 view .LVU5350
 14744 0360 9E1B     		subs	r6, r3, r6
 14745              		.loc 18 733 66 discriminator 3 view .LVU5351
 14746 0362 7610     		asrs	r6, r6, #1
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                          ((int32_t) (((q63_t) s1 * si1) >> 32))) >> 1U;
 14747              		.loc 18 732 23 discriminator 3 view .LVU5352
 14748 0364 059B     		ldr	r3, [sp, #20]
 14749 0366 4BF83360 		str	r6, [fp, r3, lsl #3]
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[(2U * i2) + 1U] = (((int32_t) (((q63_t) s1 * co1) >> 32)) +
 14750              		.loc 18 736 9 is_stmt 1 discriminator 3 view .LVU5353
 14751              		.loc 18 736 57 is_stmt 0 discriminator 3 view .LVU5354
 14752 036a 019B     		ldr	r3, [sp, #4]
 14753 036c 03FB05F5 		mul	r5, r3, r5
 14754 0370 04FB0E5E 		mla	lr, r4, lr, r5
 14755 0374 A3FB0445 		umull	r4, r5, r3, r4
 14756              	.LVL1660:
 14757              		.loc 18 736 57 discriminator 3 view .LVU5355
 14758 0378 AE44     		add	lr, lr, r5
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r1 * si1) >> 32))) >> 1U;
 14759              		.loc 18 737 57 discriminator 3 view .LVU5356
 14760 037a 00FB01F1 		mul	r1, r0, r1
 14761 037e 029B     		ldr	r3, [sp, #8]
 14762 0380 03FB0C1C 		mla	ip, r3, ip, r1
 14763 0384 A0FB0301 		umull	r0, r1, r0, r3
 14764              	.LVL1661:
 14765              		.loc 18 737 57 discriminator 3 view .LVU5357
 14766 0388 8C44     		add	ip, ip, r1
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r1 * si1) >> 32))) >> 1U;
 14767              		.loc 18 736 72 discriminator 3 view .LVU5358
 14768 038a E644     		add	lr, lr, ip
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 496


 14769              		.loc 18 737 73 discriminator 3 view .LVU5359
 14770 038c 4FEA6E05 		asr	r5, lr, #1
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r1 * si1) >> 32))) >> 1U;
 14771              		.loc 18 736 30 discriminator 3 view .LVU5360
 14772 0390 0998     		ldr	r0, [sp, #36]
 14773 0392 4BF80050 		str	r5, [fp, r0]
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[(2U * i3)] = (((int32_t) (((q63_t) r2 * co3) >> 32)) -
 14774              		.loc 18 740 9 is_stmt 1 discriminator 3 view .LVU5361
 14775              		.loc 18 740 41 is_stmt 0 discriminator 3 view .LVU5362
 14776 0396 0099     		ldr	r1, [sp]
 14777 0398 4FEAE178 		asr	r8, r1, #31
 14778              		.loc 18 740 52 discriminator 3 view .LVU5363
 14779 039c 0E9A     		ldr	r2, [sp, #56]
 14780 039e D617     		asrs	r6, r2, #31
 14781 03a0 01FB06F3 		mul	r3, r1, r6
 14782 03a4 02FB0833 		mla	r3, r2, r8, r3
 14783 03a8 A1FB0201 		umull	r0, r1, r1, r2
 14784 03ac 0B44     		add	r3, r3, r1
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                            ((int32_t) (((q63_t) s2 * si3) >> 32))) >> 1U;
 14785              		.loc 18 741 41 discriminator 3 view .LVU5364
 14786 03ae F817     		asrs	r0, r7, #31
 14787              		.loc 18 741 52 discriminator 3 view .LVU5365
 14788 03b0 0F9D     		ldr	r5, [sp, #60]
 14789 03b2 E917     		asrs	r1, r5, #31
 14790 03b4 07FB01F4 		mul	r4, r7, r1
 14791 03b8 05FB0044 		mla	r4, r5, r0, r4
 14792 03bc A7FB05EC 		umull	lr, ip, r7, r5
 14793 03c0 6444     		add	r4, r4, ip
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                            ((int32_t) (((q63_t) s2 * si3) >> 32))) >> 1U;
 14794              		.loc 18 740 67 discriminator 3 view .LVU5366
 14795 03c2 1C1B     		subs	r4, r3, r4
 14796              		.loc 18 741 68 discriminator 3 view .LVU5367
 14797 03c4 6410     		asrs	r4, r4, #1
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                            ((int32_t) (((q63_t) s2 * si3) >> 32))) >> 1U;
 14798              		.loc 18 740 25 discriminator 3 view .LVU5368
 14799 03c6 4BF83940 		str	r4, [fp, r9, lsl #3]
 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****         pSrc[(2U * i3) + 1U] = (((int32_t) (((q63_t) s2 * co3) >> 32)) +
 14800              		.loc 18 744 9 is_stmt 1 discriminator 3 view .LVU5369
 14801              		.loc 18 744 57 is_stmt 0 discriminator 3 view .LVU5370
 14802 03ca 02FB00F0 		mul	r0, r2, r0
 14803 03ce 07FB0606 		mla	r6, r7, r6, r0
 14804 03d2 A2FB0770 		umull	r7, r0, r2, r7
 14805              	.LVL1662:
 14806              		.loc 18 744 57 discriminator 3 view .LVU5371
 14807 03d6 0644     		add	r6, r6, r0
 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r2 * si3) >> 32))) >> 1U;
 14808              		.loc 18 745 57 discriminator 3 view .LVU5372
 14809 03d8 009A     		ldr	r2, [sp]
 14810 03da 02FB01F1 		mul	r1, r2, r1
 14811 03de 2B46     		mov	r3, r5
 14812 03e0 05FB0815 		mla	r5, r5, r8, r1
 14813 03e4 A2FB0321 		umull	r2, r1, r2, r3
 14814 03e8 0D44     		add	r5, r5, r1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 497


 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r2 * si3) >> 32))) >> 1U;
 14815              		.loc 18 744 72 discriminator 3 view .LVU5373
 14816 03ea 2E44     		add	r6, r6, r5
 14817              		.loc 18 745 73 discriminator 3 view .LVU5374
 14818 03ec 7610     		asrs	r6, r6, #1
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****                                 ((int32_t) (((q63_t) r2 * si3) >> 32))) >> 1U;
 14819              		.loc 18 744 30 discriminator 3 view .LVU5375
 14820 03ee 0A9B     		ldr	r3, [sp, #40]
 14821 03f0 4BF80360 		str	r6, [fp, r3]
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 14822              		.loc 18 674 33 is_stmt 1 discriminator 3 view .LVU5376
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 14823              		.loc 18 674 36 is_stmt 0 discriminator 3 view .LVU5377
 14824 03f4 109B     		ldr	r3, [sp, #64]
 14825 03f6 9A44     		add	r10, r10, r3
 14826              	.LVL1663:
 14827              	.L467:
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 14828              		.loc 18 674 20 is_stmt 1 discriminator 1 view .LVU5378
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 14829              		.loc 18 674 7 is_stmt 0 discriminator 1 view .LVU5379
 14830 03f8 0D9B     		ldr	r3, [sp, #52]
 14831 03fa 9A45     		cmp	r10, r3
 14832 03fc FFF41EAF 		bcc	.L468
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 14833              		.loc 18 660 33 is_stmt 1 discriminator 2 view .LVU5380
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 14834              		.loc 18 660 34 is_stmt 0 discriminator 2 view .LVU5381
 14835 0400 119B     		ldr	r3, [sp, #68]
 14836 0402 0133     		adds	r3, r3, #1
 14837 0404 1193     		str	r3, [sp, #68]
 14838              	.LVL1664:
 14839              	.L466:
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 14840              		.loc 18 660 17 is_stmt 1 discriminator 1 view .LVU5382
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 14841              		.loc 18 660 26 is_stmt 0 discriminator 1 view .LVU5383
 14842 0406 0C9B     		ldr	r3, [sp, #48]
 14843 0408 013B     		subs	r3, r3, #1
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 14844              		.loc 18 660 5 discriminator 1 view .LVU5384
 14845 040a 119A     		ldr	r2, [sp, #68]
 14846 040c 9342     		cmp	r3, r2
 14847 040e 1DD3     		bcc	.L473
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       ia3 = ia2 + ia1;
 14848              		.loc 18 663 7 is_stmt 1 view .LVU5385
 14849              	.LVL1665:
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co1 = pCoef[(ia1 * 2U)];
 14850              		.loc 18 664 7 view .LVU5386
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co1 = pCoef[(ia1 * 2U)];
 14851              		.loc 18 664 11 is_stmt 0 view .LVU5387
 14852 0410 1298     		ldr	r0, [sp, #72]
 14853 0412 00EB4002 		add	r2, r0, r0, lsl #1
 14854              	.LVL1666:
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si1 = pCoef[(ia1 * 2U) + 1U];
 14855              		.loc 18 665 7 is_stmt 1 view .LVU5388
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si1 = pCoef[(ia1 * 2U) + 1U];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 498


 14856              		.loc 18 665 18 is_stmt 0 view .LVU5389
 14857 0416 C300     		lsls	r3, r0, #3
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si1 = pCoef[(ia1 * 2U) + 1U];
 14858              		.loc 18 665 11 view .LVU5390
 14859 0418 1399     		ldr	r1, [sp, #76]
 14860 041a 51F83040 		ldr	r4, [r1, r0, lsl #3]
 14861 041e 0194     		str	r4, [sp, #4]
 14862              	.LVL1667:
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co2 = pCoef[(ia2 * 2U)];
 14863              		.loc 18 666 7 is_stmt 1 view .LVU5391
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co2 = pCoef[(ia2 * 2U)];
 14864              		.loc 18 666 18 is_stmt 0 view .LVU5392
 14865 0420 0433     		adds	r3, r3, #4
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co2 = pCoef[(ia2 * 2U)];
 14866              		.loc 18 666 11 view .LVU5393
 14867 0422 CB58     		ldr	r3, [r1, r3]
 14868 0424 0293     		str	r3, [sp, #8]
 14869              	.LVL1668:
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 14870              		.loc 18 667 7 is_stmt 1 view .LVU5394
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 14871              		.loc 18 667 18 is_stmt 0 view .LVU5395
 14872 0426 0301     		lsls	r3, r0, #4
 14873              	.LVL1669:
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 14874              		.loc 18 667 11 view .LVU5396
 14875 0428 CC58     		ldr	r4, [r1, r3]
 14876              	.LVL1670:
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 14877              		.loc 18 667 11 view .LVU5397
 14878 042a 0394     		str	r4, [sp, #12]
 14879              	.LVL1671:
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co3 = pCoef[(ia3 * 2U)];
 14880              		.loc 18 668 7 is_stmt 1 view .LVU5398
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co3 = pCoef[(ia3 * 2U)];
 14881              		.loc 18 668 18 is_stmt 0 view .LVU5399
 14882 042c 0433     		adds	r3, r3, #4
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       co3 = pCoef[(ia3 * 2U)];
 14883              		.loc 18 668 11 view .LVU5400
 14884 042e CB58     		ldr	r3, [r1, r3]
 14885 0430 0493     		str	r3, [sp, #16]
 14886              	.LVL1672:
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 14887              		.loc 18 669 7 is_stmt 1 view .LVU5401
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 14888              		.loc 18 669 18 is_stmt 0 view .LVU5402
 14889 0432 D300     		lsls	r3, r2, #3
 14890              	.LVL1673:
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 14891              		.loc 18 669 11 view .LVU5403
 14892 0434 51F83220 		ldr	r2, [r1, r2, lsl #3]
 14893              	.LVL1674:
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 14894              		.loc 18 669 11 view .LVU5404
 14895 0438 0E92     		str	r2, [sp, #56]
 14896              	.LVL1675:
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       /*  Twiddle coefficients index modifier */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 499


 14897              		.loc 18 670 7 is_stmt 1 view .LVU5405
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       /*  Twiddle coefficients index modifier */
 14898              		.loc 18 670 18 is_stmt 0 view .LVU5406
 14899 043a 0433     		adds	r3, r3, #4
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       /*  Twiddle coefficients index modifier */
 14900              		.loc 18 670 11 view .LVU5407
 14901 043c CB58     		ldr	r3, [r1, r3]
 14902 043e 0F93     		str	r3, [sp, #60]
 14903              	.LVL1676:
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 14904              		.loc 18 672 7 is_stmt 1 view .LVU5408
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 14905              		.loc 18 672 11 is_stmt 0 view .LVU5409
 14906 0440 149B     		ldr	r3, [sp, #80]
 14907              	.LVL1677:
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 14908              		.loc 18 672 11 view .LVU5410
 14909 0442 C318     		adds	r3, r0, r3
 14910 0444 1293     		str	r3, [sp, #72]
 14911              	.LVL1678:
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 14912              		.loc 18 674 7 is_stmt 1 view .LVU5411
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 14913              		.loc 18 674 15 is_stmt 0 view .LVU5412
 14914 0446 119D     		ldr	r5, [sp, #68]
 14915 0448 AA46     		mov	r10, r5
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       {
 14916              		.loc 18 674 7 view .LVU5413
 14917 044a D5E7     		b	.L467
 14918              	.LVL1679:
 14919              	.L473:
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****       }
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     }
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     twidCoefModifier <<= 2U;
 14920              		.loc 18 748 22 discriminator 2 view .LVU5414
 14921 044c DA46     		mov	r10, fp
 14922              		.loc 18 748 5 is_stmt 1 discriminator 2 view .LVU5415
 14923              		.loc 18 748 22 is_stmt 0 discriminator 2 view .LVU5416
 14924 044e 149B     		ldr	r3, [sp, #80]
 14925 0450 9B00     		lsls	r3, r3, #2
 14926 0452 1493     		str	r3, [sp, #80]
 14927              	.LVL1680:
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 14928              		.loc 18 653 33 is_stmt 1 discriminator 2 view .LVU5417
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 14929              		.loc 18 653 35 is_stmt 0 discriminator 2 view .LVU5418
 14930 0454 169B     		ldr	r3, [sp, #88]
 14931              	.LVL1681:
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 14932              		.loc 18 653 35 discriminator 2 view .LVU5419
 14933 0456 9B08     		lsrs	r3, r3, #2
 14934 0458 1693     		str	r3, [sp, #88]
 14935              	.LVL1682:
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia1 = 0U;
 14936              		.loc 18 657 8 discriminator 2 view .LVU5420
 14937 045a 0C9B     		ldr	r3, [sp, #48]
 14938              	.LVL1683:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 500


 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia1 = 0U;
 14939              		.loc 18 657 8 discriminator 2 view .LVU5421
 14940 045c 1093     		str	r3, [sp, #64]
 14941              	.LVL1684:
 14942              	.L465:
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 14943              		.loc 18 653 25 is_stmt 1 discriminator 1 view .LVU5422
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 14944              		.loc 18 653 3 is_stmt 0 discriminator 1 view .LVU5423
 14945 045e 169B     		ldr	r3, [sp, #88]
 14946 0460 042B     		cmp	r3, #4
 14947 0462 07D9     		bls	.L474
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     n2 >>= 2U;
 14948              		.loc 18 656 5 is_stmt 1 view .LVU5424
 14949              	.LVL1685:
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia1 = 0U;
 14950              		.loc 18 657 5 view .LVU5425
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ia1 = 0U;
 14951              		.loc 18 657 8 is_stmt 0 view .LVU5426
 14952 0464 109B     		ldr	r3, [sp, #64]
 14953 0466 9B08     		lsrs	r3, r3, #2
 14954 0468 0C93     		str	r3, [sp, #48]
 14955              	.LVL1686:
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 14956              		.loc 18 658 5 is_stmt 1 view .LVU5427
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 14957              		.loc 18 660 5 view .LVU5428
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 14958              		.loc 18 660 12 is_stmt 0 view .LVU5429
 14959 046a 159B     		ldr	r3, [sp, #84]
 14960              	.LVL1687:
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 14961              		.loc 18 660 12 view .LVU5430
 14962 046c 1193     		str	r3, [sp, #68]
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 14963              		.loc 18 658 9 view .LVU5431
 14964 046e 1293     		str	r3, [sp, #72]
 14965 0470 D346     		mov	fp, r10
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 14966              		.loc 18 660 5 view .LVU5432
 14967 0472 C8E7     		b	.L466
 14968              	.LVL1688:
 14969              	.L474:
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     {
 14970              		.loc 18 660 5 view .LVU5433
 14971 0474 179C     		ldr	r4, [sp, #92]
 14972 0476 D146     		mov	r9, r10
 14973              	.LVL1689:
 14974              	.L471:
 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   }
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* End of Middle stages process */
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* data is in 11.21(q21) format for the 1024 point as there are 3 middle stages */
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* data is in 9.23(q23) format for the 256 point as there are 2 middle stages */
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* data is in 7.25(q25) format for the 64 point as there are 1 middle stage */
 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* data is in 5.27(q27) format for the 16 point as there are no middle stages */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 501


 757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* Start of last stage process */
 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /*  Initializations for the last stage */
 763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   j = fftLen >> 2;
 764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   ptr1 = &pSrc[0];
 765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /*  Calculations of last stage */
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   do
 14975              		.loc 18 767 3 is_stmt 1 discriminator 1 view .LVU5434
 768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* Read xa (real), ya(imag) input */
 770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xa = *ptr1++;
 14976              		.loc 18 770 5 discriminator 1 view .LVU5435
 14977              		.loc 18 770 8 is_stmt 0 discriminator 1 view .LVU5436
 14978 0478 D9F80020 		ldr	r2, [r9]
 14979              	.LVL1690:
 771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ya = *ptr1++;
 14980              		.loc 18 771 5 is_stmt 1 discriminator 1 view .LVU5437
 14981              		.loc 18 771 8 is_stmt 0 discriminator 1 view .LVU5438
 14982 047c D9F80430 		ldr	r3, [r9, #4]
 14983              	.LVL1691:
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* Read xb (real), yb(imag) input */
 774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xb = *ptr1++;
 14984              		.loc 18 774 5 is_stmt 1 discriminator 1 view .LVU5439
 14985              		.loc 18 774 8 is_stmt 0 discriminator 1 view .LVU5440
 14986 0480 D9F80870 		ldr	r7, [r9, #8]
 14987              	.LVL1692:
 775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     yb = *ptr1++;
 14988              		.loc 18 775 5 is_stmt 1 discriminator 1 view .LVU5441
 14989              		.loc 18 775 8 is_stmt 0 discriminator 1 view .LVU5442
 14990 0484 D9F80C80 		ldr	r8, [r9, #12]
 14991              	.LVL1693:
 776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* Read xc (real), yc(imag) input */
 778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xc = *ptr1++;
 14992              		.loc 18 778 5 is_stmt 1 discriminator 1 view .LVU5443
 14993              		.loc 18 778 8 is_stmt 0 discriminator 1 view .LVU5444
 14994 0488 D9F810E0 		ldr	lr, [r9, #16]
 14995              	.LVL1694:
 779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     yc = *ptr1++;
 14996              		.loc 18 779 5 is_stmt 1 discriminator 1 view .LVU5445
 14997              		.loc 18 779 8 is_stmt 0 discriminator 1 view .LVU5446
 14998 048c D9F81460 		ldr	r6, [r9, #20]
 14999              	.LVL1695:
 780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* Read xc (real), yc(imag) input */
 782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xd = *ptr1++;
 15000              		.loc 18 782 5 is_stmt 1 discriminator 1 view .LVU5447
 15001              		.loc 18 782 8 is_stmt 0 discriminator 1 view .LVU5448
 15002 0490 D9F81850 		ldr	r5, [r9, #24]
 15003              	.LVL1696:
 783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     yd = *ptr1++;
 15004              		.loc 18 783 5 is_stmt 1 discriminator 1 view .LVU5449
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 502


 15005              		.loc 18 783 8 is_stmt 0 discriminator 1 view .LVU5450
 15006 0494 D9F81CC0 		ldr	ip, [r9, #28]
 15007              	.LVL1697:
 784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* xa' = xa + xb + xc + xd */
 786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xa_out = xa + xb + xc + xd;
 15008              		.loc 18 786 5 is_stmt 1 discriminator 1 view .LVU5451
 15009              		.loc 18 786 17 is_stmt 0 discriminator 1 view .LVU5452
 15010 0498 D019     		adds	r0, r2, r7
 15011              		.loc 18 786 22 discriminator 1 view .LVU5453
 15012 049a 7044     		add	r0, r0, lr
 15013              		.loc 18 786 12 discriminator 1 view .LVU5454
 15014 049c 2844     		add	r0, r0, r5
 15015              	.LVL1698:
 787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* ya' = ya + yb + yc + yd */
 789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ya_out = ya + yb + yc + yd;
 15016              		.loc 18 789 5 is_stmt 1 discriminator 1 view .LVU5455
 15017              		.loc 18 789 17 is_stmt 0 discriminator 1 view .LVU5456
 15018 049e 03EB0801 		add	r1, r3, r8
 15019              		.loc 18 789 22 discriminator 1 view .LVU5457
 15020 04a2 3144     		add	r1, r1, r6
 15021              		.loc 18 789 12 discriminator 1 view .LVU5458
 15022 04a4 6144     		add	r1, r1, ip
 15023              	.LVL1699:
 790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* pointer updation for writing */
 792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     ptr1 = ptr1 - 8U;
 15024              		.loc 18 792 5 is_stmt 1 discriminator 1 view .LVU5459
 793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* writing xa' and ya' */
 795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = xa_out;
 15025              		.loc 18 795 5 discriminator 1 view .LVU5460
 15026              		.loc 18 795 13 is_stmt 0 discriminator 1 view .LVU5461
 15027 04a6 C9F80000 		str	r0, [r9]
 796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = ya_out;
 15028              		.loc 18 796 5 is_stmt 1 discriminator 1 view .LVU5462
 15029              	.LVL1700:
 15030              		.loc 18 796 13 is_stmt 0 discriminator 1 view .LVU5463
 15031 04aa C9F80410 		str	r1, [r9, #4]
 797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xc_out = (xa - xb + xc - xd);
 15032              		.loc 18 798 5 is_stmt 1 discriminator 1 view .LVU5464
 15033              		.loc 18 798 18 is_stmt 0 discriminator 1 view .LVU5465
 15034 04ae D01B     		subs	r0, r2, r7
 15035              	.LVL1701:
 15036              		.loc 18 798 23 discriminator 1 view .LVU5466
 15037 04b0 7044     		add	r0, r0, lr
 15038              		.loc 18 798 12 discriminator 1 view .LVU5467
 15039 04b2 401B     		subs	r0, r0, r5
 15040              	.LVL1702:
 799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     yc_out = (ya - yb + yc - yd);
 15041              		.loc 18 799 5 is_stmt 1 discriminator 1 view .LVU5468
 15042              		.loc 18 799 18 is_stmt 0 discriminator 1 view .LVU5469
 15043 04b4 A3EB0801 		sub	r1, r3, r8
 15044              	.LVL1703:
 15045              		.loc 18 799 23 discriminator 1 view .LVU5470
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 503


 15046 04b8 3144     		add	r1, r1, r6
 15047              		.loc 18 799 12 discriminator 1 view .LVU5471
 15048 04ba A1EB0C01 		sub	r1, r1, ip
 15049              	.LVL1704:
 800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* writing xc' and yc' */
 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = xc_out;
 15050              		.loc 18 802 5 is_stmt 1 discriminator 1 view .LVU5472
 15051              		.loc 18 802 13 is_stmt 0 discriminator 1 view .LVU5473
 15052 04be C9F80800 		str	r0, [r9, #8]
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = yc_out;
 15053              		.loc 18 803 5 is_stmt 1 discriminator 1 view .LVU5474
 15054              	.LVL1705:
 15055              		.loc 18 803 13 is_stmt 0 discriminator 1 view .LVU5475
 15056 04c2 C9F80C10 		str	r1, [r9, #12]
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xb_out = (xa - yb - xc + yd);
 15057              		.loc 18 805 5 is_stmt 1 discriminator 1 view .LVU5476
 15058              		.loc 18 805 18 is_stmt 0 discriminator 1 view .LVU5477
 15059 04c6 A2EB0800 		sub	r0, r2, r8
 15060              	.LVL1706:
 15061              		.loc 18 805 23 discriminator 1 view .LVU5478
 15062 04ca A0EB0E00 		sub	r0, r0, lr
 15063              		.loc 18 805 12 discriminator 1 view .LVU5479
 15064 04ce 6044     		add	r0, r0, ip
 15065              	.LVL1707:
 806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     yb_out = (ya + xb - yc - xd);
 15066              		.loc 18 806 5 is_stmt 1 discriminator 1 view .LVU5480
 15067              		.loc 18 806 18 is_stmt 0 discriminator 1 view .LVU5481
 15068 04d0 D919     		adds	r1, r3, r7
 15069              	.LVL1708:
 15070              		.loc 18 806 23 discriminator 1 view .LVU5482
 15071 04d2 891B     		subs	r1, r1, r6
 15072              		.loc 18 806 12 discriminator 1 view .LVU5483
 15073 04d4 491B     		subs	r1, r1, r5
 15074              	.LVL1709:
 807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* writing xb' and yb' */
 809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = xb_out;
 15075              		.loc 18 809 5 is_stmt 1 discriminator 1 view .LVU5484
 15076              		.loc 18 809 13 is_stmt 0 discriminator 1 view .LVU5485
 15077 04d6 C9F81000 		str	r0, [r9, #16]
 810:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = yb_out;
 15078              		.loc 18 810 5 is_stmt 1 discriminator 1 view .LVU5486
 15079              	.LVL1710:
 15080              		.loc 18 810 13 is_stmt 0 discriminator 1 view .LVU5487
 15081 04da C9F81410 		str	r1, [r9, #20]
 811:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     xd_out = (xa + yb - xc - yd);
 15082              		.loc 18 812 5 is_stmt 1 discriminator 1 view .LVU5488
 15083              		.loc 18 812 18 is_stmt 0 discriminator 1 view .LVU5489
 15084 04de 4244     		add	r2, r2, r8
 15085              	.LVL1711:
 15086              		.loc 18 812 23 discriminator 1 view .LVU5490
 15087 04e0 A2EB0E02 		sub	r2, r2, lr
 15088              		.loc 18 812 12 discriminator 1 view .LVU5491
 15089 04e4 A2EB0C02 		sub	r2, r2, ip
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 504


 15090              	.LVL1712:
 813:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     yd_out = (ya - xb - yc + xd);
 15091              		.loc 18 813 5 is_stmt 1 discriminator 1 view .LVU5492
 15092              		.loc 18 813 18 is_stmt 0 discriminator 1 view .LVU5493
 15093 04e8 DB1B     		subs	r3, r3, r7
 15094              	.LVL1713:
 15095              		.loc 18 813 23 discriminator 1 view .LVU5494
 15096 04ea 9B1B     		subs	r3, r3, r6
 15097              		.loc 18 813 12 discriminator 1 view .LVU5495
 15098 04ec 2B44     		add	r3, r3, r5
 15099              	.LVL1714:
 814:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     /* writing xd' and yd' */
 816:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = xd_out;
 15100              		.loc 18 816 5 is_stmt 1 discriminator 1 view .LVU5496
 15101              		.loc 18 816 13 is_stmt 0 discriminator 1 view .LVU5497
 15102 04ee C9F81820 		str	r2, [r9, #24]
 817:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****     *ptr1++ = yd_out;
 15103              		.loc 18 817 5 is_stmt 1 discriminator 1 view .LVU5498
 15104              	.LVL1715:
 15105              		.loc 18 817 13 is_stmt 0 discriminator 1 view .LVU5499
 15106 04f2 C9F81C30 		str	r3, [r9, #28]
 15107 04f6 09F12009 		add	r9, r9, #32
 15108              	.LVL1716:
 818:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 819:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   } while (--j);
 15109              		.loc 18 819 11 is_stmt 1 discriminator 1 view .LVU5500
 15110              		.loc 18 819 3 is_stmt 0 discriminator 1 view .LVU5501
 15111 04fa 013C     		subs	r4, r4, #1
 15112              	.LVL1717:
 15113              		.loc 18 819 3 discriminator 1 view .LVU5502
 15114 04fc BCD1     		bne	.L471
 820:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 821:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* output is in 11.21(q21) format for the 1024 point */
 822:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* output is in 9.23(q23) format for the 256 point */
 823:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* output is in 7.25(q25) format for the 64 point */
 824:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* output is in 5.27(q27) format for the 16 point */
 825:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 826:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   /* End of last stage process */
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** }
 15115              		.loc 18 827 1 view .LVU5503
 15116 04fe 19B0     		add	sp, sp, #100
 15117              	.LCFI80:
 15118              		.cfi_def_cfa_offset 36
 15119              		@ sp needed
 15120 0500 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 15121              		.loc 18 827 1 view .LVU5504
 15122              		.cfi_endproc
 15123              	.LFE159:
 15125              		.section	.text.arm_cfft_radix4by2_inverse_q31,"ax",%progbits
 15126              		.align	1
 15127              		.global	arm_cfft_radix4by2_inverse_q31
 15128              		.syntax unified
 15129              		.thumb
 15130              		.thumb_func
 15132              	arm_cfft_radix4by2_inverse_q31:
 15133              	.LVL1718:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 505


 15134              	.LFB137:
 786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** void arm_cfft_radix4by2_inverse_q31(
 788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         q31_t * pSrc,
 789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****         uint32_t fftLen,
 790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   const q31_t * pCoef)
 791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** {
 15135              		.loc 19 791 1 is_stmt 1 view -0
 15136              		.cfi_startproc
 15137              		@ args = 0, pretend = 0, frame = 16
 15138              		@ frame_needed = 0, uses_anonymous_args = 0
 15139              		.loc 19 791 1 is_stmt 0 view .LVU5506
 15140 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 15141              	.LCFI81:
 15142              		.cfi_def_cfa_offset 36
 15143              		.cfi_offset 4, -36
 15144              		.cfi_offset 5, -32
 15145              		.cfi_offset 6, -28
 15146              		.cfi_offset 7, -24
 15147              		.cfi_offset 8, -20
 15148              		.cfi_offset 9, -16
 15149              		.cfi_offset 10, -12
 15150              		.cfi_offset 11, -8
 15151              		.cfi_offset 14, -4
 15152 0004 85B0     		sub	sp, sp, #20
 15153              	.LCFI82:
 15154              		.cfi_def_cfa_offset 56
 15155 0006 0446     		mov	r4, r0
 15156 0008 0391     		str	r1, [sp, #12]
 15157 000a 0292     		str	r2, [sp, #8]
 792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   uint32_t i, l;
 15158              		.loc 19 792 3 is_stmt 1 view .LVU5507
 793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   uint32_t n2;
 15159              		.loc 19 793 3 view .LVU5508
 794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   q31_t xt, yt, cosVal, sinVal;
 15160              		.loc 19 794 3 view .LVU5509
 795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   q31_t p0, p1;
 15161              		.loc 19 795 3 view .LVU5510
 796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   n2 = fftLen >> 1U;
 15162              		.loc 19 797 3 view .LVU5511
 15163              		.loc 19 797 6 is_stmt 0 view .LVU5512
 15164 000c 4B08     		lsrs	r3, r1, #1
 15165 000e 0193     		str	r3, [sp, #4]
 15166              	.LVL1719:
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   for (i = 0; i < n2; i++)
 15167              		.loc 19 798 3 is_stmt 1 view .LVU5513
 15168              		.loc 19 798 10 is_stmt 0 view .LVU5514
 15169 0010 4FF0000C 		mov	ip, #0
 15170              		.loc 19 798 3 view .LVU5515
 15171 0014 5FE0     		b	.L476
 15172              	.LVL1720:
 15173              	.L477:
 799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      cosVal = pCoef[2 * i];
 15174              		.loc 19 800 6 is_stmt 1 discriminator 3 view .LVU5516
 15175              		.loc 19 800 20 is_stmt 0 discriminator 3 view .LVU5517
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 506


 15176 0016 4FEACC06 		lsl	r6, ip, #3
 15177              		.loc 19 800 13 discriminator 3 view .LVU5518
 15178 001a 029B     		ldr	r3, [sp, #8]
 15179 001c 53F83C20 		ldr	r2, [r3, ip, lsl #3]
 15180              	.LVL1721:
 801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      sinVal = pCoef[2 * i + 1];
 15181              		.loc 19 801 6 is_stmt 1 discriminator 3 view .LVU5519
 15182              		.loc 19 801 20 is_stmt 0 discriminator 3 view .LVU5520
 15183 0020 0436     		adds	r6, r6, #4
 15184              		.loc 19 801 13 discriminator 3 view .LVU5521
 15185 0022 9D59     		ldr	r5, [r3, r6]
 15186              	.LVL1722:
 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      l = i + n2;
 15187              		.loc 19 803 6 is_stmt 1 discriminator 3 view .LVU5522
 15188              		.loc 19 803 8 is_stmt 0 discriminator 3 view .LVU5523
 15189 0024 019B     		ldr	r3, [sp, #4]
 15190 0026 0CEB0308 		add	r8, ip, r3
 15191              	.LVL1723:
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      xt =          (pSrc[2 * i] >> 2U) - (pSrc[2 * l] >> 2U);
 15192              		.loc 19 805 6 is_stmt 1 discriminator 3 view .LVU5524
 15193              		.loc 19 805 25 is_stmt 0 discriminator 3 view .LVU5525
 15194 002a 54F83C10 		ldr	r1, [r4, ip, lsl #3]
 15195              		.loc 19 805 47 discriminator 3 view .LVU5526
 15196 002e 4FEAC80E 		lsl	lr, r8, #3
 15197 0032 54F83830 		ldr	r3, [r4, r8, lsl #3]
 15198              		.loc 19 805 55 discriminator 3 view .LVU5527
 15199 0036 9B10     		asrs	r3, r3, #2
 15200              		.loc 19 805 9 discriminator 3 view .LVU5528
 15201 0038 C3EBA100 		rsb	r0, r3, r1, asr #2
 15202              	.LVL1724:
 806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[2 * i] = (pSrc[2 * i] >> 2U) + (pSrc[2 * l] >> 2U);
 15203              		.loc 19 806 6 is_stmt 1 discriminator 3 view .LVU5529
 15204              		.loc 19 806 40 is_stmt 0 discriminator 3 view .LVU5530
 15205 003c 03EBA103 		add	r3, r3, r1, asr #2
 15206              		.loc 19 806 18 discriminator 3 view .LVU5531
 15207 0040 44F83C30 		str	r3, [r4, ip, lsl #3]
 807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      yt =              (pSrc[2 * i + 1] >> 2U) - (pSrc[2 * l + 1] >> 2U);
 15208              		.loc 19 808 6 is_stmt 1 discriminator 3 view .LVU5532
 15209              		.loc 19 808 29 is_stmt 0 discriminator 3 view .LVU5533
 15210 0044 A759     		ldr	r7, [r4, r6]
 15211              		.loc 19 808 55 discriminator 3 view .LVU5534
 15212 0046 0EF1040E 		add	lr, lr, #4
 15213 004a 54F80E30 		ldr	r3, [r4, lr]
 15214              		.loc 19 808 67 discriminator 3 view .LVU5535
 15215 004e 9910     		asrs	r1, r3, #2
 15216              		.loc 19 808 9 discriminator 3 view .LVU5536
 15217 0050 C1EBA703 		rsb	r3, r1, r7, asr #2
 15218              	.LVL1725:
 809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[2 * i + 1] = (pSrc[2 * l + 1] >> 2U) + (pSrc[2 * i + 1] >> 2U);
 15219              		.loc 19 809 6 is_stmt 1 discriminator 3 view .LVU5537
 15220              		.loc 19 809 48 is_stmt 0 discriminator 3 view .LVU5538
 15221 0054 01EBA701 		add	r1, r1, r7, asr #2
 15222              		.loc 19 809 22 discriminator 3 view .LVU5539
 15223 0058 A151     		str	r1, [r4, r6]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 507


 810:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 811:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      mult_32x32_keep32_R(p0, xt, cosVal);
 15224              		.loc 19 811 6 is_stmt 1 discriminator 3 view .LVU5540
 15225 005a 4FEAE07A 		asr	r10, r0, #31
 15226 005e D617     		asrs	r6, r2, #31
 15227 0060 00FB06F7 		mul	r7, r0, r6
 15228 0064 02FB0A77 		mla	r7, r2, r10, r7
 15229 0068 A0FB0219 		umull	r1, r9, r0, r2
 15230 006c 11F10041 		adds	r1, r1, #-2147483648
 15231 0070 47EB0907 		adc	r7, r7, r9
 15232              	.LVL1726:
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      mult_32x32_keep32_R(p1, yt, cosVal);
 15233              		.loc 19 812 6 discriminator 3 view .LVU5541
 15234 0074 4FEAE379 		asr	r9, r3, #31
 15235 0078 02FB09F1 		mul	r1, r2, r9
 15236 007c 03FB0616 		mla	r6, r3, r6, r1
 15237 0080 A2FB0321 		umull	r2, r1, r2, r3
 15238              	.LVL1727:
 15239              		.loc 19 812 6 is_stmt 0 discriminator 3 view .LVU5542
 15240 0084 12F10042 		adds	r2, r2, #-2147483648
 15241 0088 46EB0106 		adc	r6, r6, r1
 15242              	.LVL1728:
 813:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      multSub_32x32_keep32_R(p0, yt, sinVal);
 15243              		.loc 19 813 6 is_stmt 1 discriminator 3 view .LVU5543
 15244 008c 0021     		movs	r1, #0
 15245 008e EA17     		asrs	r2, r5, #31
 15246 0090 03FB02FB 		mul	fp, r3, r2
 15247 0094 05FB09B9 		mla	r9, r5, r9, fp
 15248 0098 A3FB053B 		umull	r3, fp, r3, r5
 15249              	.LVL1729:
 15250              		.loc 19 813 6 is_stmt 0 discriminator 3 view .LVU5544
 15251 009c D944     		add	r9, r9, fp
 15252 009e CB1A     		subs	r3, r1, r3
 15253 00a0 67EB0909 		sbc	r9, r7, r9
 15254 00a4 13F10043 		adds	r3, r3, #-2147483648
 15255 00a8 49F10009 		adc	r9, r9, #0
 15256              	.LVL1730:
 814:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      multAcc_32x32_keep32_R(p1, xt, sinVal);
 15257              		.loc 19 814 6 is_stmt 1 discriminator 3 view .LVU5545
 15258 00ac 00FB02F2 		mul	r2, r0, r2
 15259 00b0 05FB0A2A 		mla	r10, r5, r10, r2
 15260 00b4 A0FB0505 		umull	r0, r5, r0, r5
 15261              	.LVL1731:
 15262              		.loc 19 814 6 is_stmt 0 discriminator 3 view .LVU5546
 15263 00b8 AA44     		add	r10, r10, r5
 15264 00ba 0918     		adds	r1, r1, r0
 15265 00bc 11F10041 		adds	r1, r1, #-2147483648
 15266 00c0 4AEB0606 		adc	r6, r10, r6
 15267              	.LVL1732:
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 816:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[2 * l]     = p0 << 1U;
 15268              		.loc 19 816 6 is_stmt 1 discriminator 3 view .LVU5547
 15269              		.loc 19 816 27 is_stmt 0 discriminator 3 view .LVU5548
 15270 00c4 4FEA4907 		lsl	r7, r9, #1
 15271              		.loc 19 816 22 discriminator 3 view .LVU5549
 15272 00c8 44F83870 		str	r7, [r4, r8, lsl #3]
 817:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[2 * l + 1] = p1 << 1U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 508


 15273              		.loc 19 817 6 is_stmt 1 discriminator 3 view .LVU5550
 15274              		.loc 19 817 27 is_stmt 0 discriminator 3 view .LVU5551
 15275 00cc 7600     		lsls	r6, r6, #1
 15276              	.LVL1733:
 15277              		.loc 19 817 22 discriminator 3 view .LVU5552
 15278 00ce 44F80E60 		str	r6, [r4, lr]
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 15279              		.loc 19 798 23 is_stmt 1 discriminator 3 view .LVU5553
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 15280              		.loc 19 798 24 is_stmt 0 discriminator 3 view .LVU5554
 15281 00d2 0CF1010C 		add	ip, ip, #1
 15282              	.LVL1734:
 15283              	.L476:
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 15284              		.loc 19 798 15 is_stmt 1 discriminator 1 view .LVU5555
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 15285              		.loc 19 798 3 is_stmt 0 discriminator 1 view .LVU5556
 15286 00d6 019B     		ldr	r3, [sp, #4]
 15287 00d8 9C45     		cmp	ip, r3
 15288 00da 9CD3     		bcc	.L477
 818:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   }
 819:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 820:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   /* first col */
 821:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   arm_radix4_butterfly_inverse_q31( pSrc,          n2, (q31_t*)pCoef, 2U);
 15289              		.loc 19 821 3 is_stmt 1 view .LVU5557
 15290 00dc 0223     		movs	r3, #2
 15291 00de 029D     		ldr	r5, [sp, #8]
 15292 00e0 2A46     		mov	r2, r5
 15293 00e2 DDF80480 		ldr	r8, [sp, #4]
 15294 00e6 4146     		mov	r1, r8
 15295 00e8 2046     		mov	r0, r4
 15296 00ea FFF7FEFF 		bl	arm_radix4_butterfly_inverse_q31
 15297              	.LVL1735:
 822:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 823:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   /* second col */
 824:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   arm_radix4_butterfly_inverse_q31( pSrc + fftLen, n2, (q31_t*)pCoef, 2U);
 15298              		.loc 19 824 3 view .LVU5558
 15299 00ee 0223     		movs	r3, #2
 15300 00f0 2A46     		mov	r2, r5
 15301 00f2 4146     		mov	r1, r8
 15302 00f4 0398     		ldr	r0, [sp, #12]
 15303 00f6 04EB8000 		add	r0, r4, r0, lsl #2
 15304 00fa FFF7FEFF 		bl	arm_radix4_butterfly_inverse_q31
 15305              	.LVL1736:
 825:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 826:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   n2 = fftLen >> 1U;
 15306              		.loc 19 826 3 view .LVU5559
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   for (i = 0; i < n2; i++)
 15307              		.loc 19 827 3 view .LVU5560
 15308              		.loc 19 827 10 is_stmt 0 view .LVU5561
 15309 00fe 0022     		movs	r2, #0
 15310              		.loc 19 827 3 view .LVU5562
 15311 0100 17E0     		b	.L478
 15312              	.LVL1737:
 15313              	.L479:
 828:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 829:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      p0 = pSrc[4 * i + 0];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 509


 15314              		.loc 19 829 6 is_stmt 1 discriminator 3 view .LVU5563
 15315              		.loc 19 829 15 is_stmt 0 discriminator 3 view .LVU5564
 15316 0102 1301     		lsls	r3, r2, #4
 15317              		.loc 19 829 9 discriminator 3 view .LVU5565
 15318 0104 E658     		ldr	r6, [r4, r3]
 15319              	.LVL1738:
 830:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      p1 = pSrc[4 * i + 1];
 15320              		.loc 19 830 6 is_stmt 1 discriminator 3 view .LVU5566
 15321              		.loc 19 830 15 is_stmt 0 discriminator 3 view .LVU5567
 15322 0106 03F1040E 		add	lr, r3, #4
 15323              		.loc 19 830 9 discriminator 3 view .LVU5568
 15324 010a 54F80E50 		ldr	r5, [r4, lr]
 15325              	.LVL1739:
 831:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      xt = pSrc[4 * i + 2];
 15326              		.loc 19 831 6 is_stmt 1 discriminator 3 view .LVU5569
 15327              		.loc 19 831 15 is_stmt 0 discriminator 3 view .LVU5570
 15328 010e 03F1080C 		add	ip, r3, #8
 15329              		.loc 19 831 9 discriminator 3 view .LVU5571
 15330 0112 54F80C00 		ldr	r0, [r4, ip]
 15331              	.LVL1740:
 832:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      yt = pSrc[4 * i + 3];
 15332              		.loc 19 832 6 is_stmt 1 discriminator 3 view .LVU5572
 15333              		.loc 19 832 15 is_stmt 0 discriminator 3 view .LVU5573
 15334 0116 03F10C07 		add	r7, r3, #12
 15335              		.loc 19 832 9 discriminator 3 view .LVU5574
 15336 011a E159     		ldr	r1, [r4, r7]
 15337              	.LVL1741:
 833:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 834:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      p0 <<= 1U;
 15338              		.loc 19 834 6 is_stmt 1 discriminator 3 view .LVU5575
 15339              		.loc 19 834 9 is_stmt 0 discriminator 3 view .LVU5576
 15340 011c 7600     		lsls	r6, r6, #1
 15341              	.LVL1742:
 835:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      p1 <<= 1U;
 15342              		.loc 19 835 6 is_stmt 1 discriminator 3 view .LVU5577
 15343              		.loc 19 835 9 is_stmt 0 discriminator 3 view .LVU5578
 15344 011e 6D00     		lsls	r5, r5, #1
 15345              	.LVL1743:
 836:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      xt <<= 1U;
 15346              		.loc 19 836 6 is_stmt 1 discriminator 3 view .LVU5579
 15347              		.loc 19 836 9 is_stmt 0 discriminator 3 view .LVU5580
 15348 0120 4000     		lsls	r0, r0, #1
 15349              	.LVL1744:
 837:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      yt <<= 1U;
 15350              		.loc 19 837 6 is_stmt 1 discriminator 3 view .LVU5581
 15351              		.loc 19 837 9 is_stmt 0 discriminator 3 view .LVU5582
 15352 0122 4900     		lsls	r1, r1, #1
 15353              	.LVL1745:
 838:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 839:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[4 * i + 0] = p0;
 15354              		.loc 19 839 6 is_stmt 1 discriminator 3 view .LVU5583
 15355              		.loc 19 839 22 is_stmt 0 discriminator 3 view .LVU5584
 15356 0124 E650     		str	r6, [r4, r3]
 840:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[4 * i + 1] = p1;
 15357              		.loc 19 840 6 is_stmt 1 discriminator 3 view .LVU5585
 15358              		.loc 19 840 22 is_stmt 0 discriminator 3 view .LVU5586
 15359 0126 44F80E50 		str	r5, [r4, lr]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 510


 841:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[4 * i + 2] = xt;
 15360              		.loc 19 841 6 is_stmt 1 discriminator 3 view .LVU5587
 15361              		.loc 19 841 22 is_stmt 0 discriminator 3 view .LVU5588
 15362 012a 44F80C00 		str	r0, [r4, ip]
 842:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      pSrc[4 * i + 3] = yt;
 15363              		.loc 19 842 6 is_stmt 1 discriminator 3 view .LVU5589
 15364              		.loc 19 842 22 is_stmt 0 discriminator 3 view .LVU5590
 15365 012e E151     		str	r1, [r4, r7]
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 15366              		.loc 19 827 23 is_stmt 1 discriminator 3 view .LVU5591
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 15367              		.loc 19 827 24 is_stmt 0 discriminator 3 view .LVU5592
 15368 0130 0132     		adds	r2, r2, #1
 15369              	.LVL1746:
 15370              	.L478:
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 15371              		.loc 19 827 15 is_stmt 1 discriminator 1 view .LVU5593
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 15372              		.loc 19 827 3 is_stmt 0 discriminator 1 view .LVU5594
 15373 0132 4245     		cmp	r2, r8
 15374 0134 E5D3     		bcc	.L479
 843:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   }
 844:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** }
 15375              		.loc 19 844 1 view .LVU5595
 15376 0136 05B0     		add	sp, sp, #20
 15377              	.LCFI83:
 15378              		.cfi_def_cfa_offset 36
 15379              		@ sp needed
 15380 0138 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 15381              		.loc 19 844 1 view .LVU5596
 15382              		.cfi_endproc
 15383              	.LFE137:
 15385              		.section	.text.arm_cfft_q31,"ax",%progbits
 15386              		.align	1
 15387              		.global	arm_cfft_q31
 15388              		.syntax unified
 15389              		.thumb
 15390              		.thumb_func
 15392              	arm_cfft_q31:
 15393              	.LVL1747:
 15394              	.LFB135:
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   uint32_t L = S->fftLen;
 15395              		.loc 19 674 1 is_stmt 1 view -0
 15396              		.cfi_startproc
 15397              		@ args = 0, pretend = 0, frame = 0
 15398              		@ frame_needed = 0, uses_anonymous_args = 0
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   uint32_t L = S->fftLen;
 15399              		.loc 19 674 1 is_stmt 0 view .LVU5598
 15400 0000 70B5     		push	{r4, r5, r6, lr}
 15401              	.LCFI84:
 15402              		.cfi_def_cfa_offset 16
 15403              		.cfi_offset 4, -16
 15404              		.cfi_offset 5, -12
 15405              		.cfi_offset 6, -8
 15406              		.cfi_offset 14, -4
 15407 0002 0446     		mov	r4, r0
 15408 0004 0E46     		mov	r6, r1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 511


 15409 0006 1D46     		mov	r5, r3
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 15410              		.loc 19 675 3 is_stmt 1 view .LVU5599
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 15411              		.loc 19 675 17 is_stmt 0 view .LVU5600
 15412 0008 0188     		ldrh	r1, [r0]
 15413              	.LVL1748:
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 15414              		.loc 19 677 3 is_stmt 1 view .LVU5601
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****   {
 15415              		.loc 19 677 6 is_stmt 0 view .LVU5602
 15416 000a 012A     		cmp	r2, #1
 15417 000c 0DD0     		beq	.L496
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      {
 15418              		.loc 19 699 6 is_stmt 1 view .LVU5603
 15419 000e B1F5807F 		cmp	r1, #256
 15420 0012 46D0     		beq	.L489
 15421 0014 30D9     		bls	.L497
 15422 0016 B1F5006F 		cmp	r1, #2048
 15423 001a 37D0     		beq	.L492
 15424 001c 3BD9     		bls	.L498
 15425 001e B1F5805F 		cmp	r1, #4096
 15426 0022 3ED0     		beq	.L489
 15427              	.LVL1749:
 15428              	.L487:
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 15429              		.loc 19 718 3 view .LVU5604
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****     arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 15430              		.loc 19 718 6 is_stmt 0 view .LVU5605
 15431 0024 002D     		cmp	r5, #0
 15432 0026 42D1     		bne	.L499
 15433              	.L481:
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 15434              		.loc 19 720 1 view .LVU5606
 15435 0028 70BD     		pop	{r4, r5, r6, pc}
 15436              	.LVL1750:
 15437              	.L496:
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      {
 15438              		.loc 19 679 6 is_stmt 1 view .LVU5607
 15439 002a B1F5807F 		cmp	r1, #256
 15440 002e 1DD0     		beq	.L483
 15441 0030 07D9     		bls	.L500
 15442 0032 B1F5006F 		cmp	r1, #2048
 15443 0036 0ED0     		beq	.L486
 15444 0038 12D9     		bls	.L501
 15445 003a B1F5805F 		cmp	r1, #4096
 15446 003e F1D1     		bne	.L487
 15447 0040 14E0     		b	.L483
 15448              	.L500:
 15449 0042 4029     		cmp	r1, #64
 15450 0044 12D0     		beq	.L483
 15451 0046 02D9     		bls	.L502
 15452 0048 8029     		cmp	r1, #128
 15453 004a 04D0     		beq	.L486
 15454 004c EAE7     		b	.L487
 15455              	.L502:
 15456 004e 1029     		cmp	r1, #16
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 512


 15457 0050 0CD0     		beq	.L483
 15458 0052 2029     		cmp	r1, #32
 15459 0054 E6D1     		bne	.L487
 15460              	.L486:
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15461              		.loc 19 693 8 view .LVU5608
 15462 0056 6268     		ldr	r2, [r4, #4]
 15463              	.LVL1751:
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15464              		.loc 19 693 8 is_stmt 0 view .LVU5609
 15465 0058 3046     		mov	r0, r6
 15466              	.LVL1752:
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15467              		.loc 19 693 8 view .LVU5610
 15468 005a FFF7FEFF 		bl	arm_cfft_radix4by2_inverse_q31
 15469              	.LVL1753:
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      }
 15470              		.loc 19 694 8 is_stmt 1 view .LVU5611
 15471 005e E1E7     		b	.L487
 15472              	.LVL1754:
 15473              	.L501:
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      {
 15474              		.loc 19 679 6 is_stmt 0 view .LVU5612
 15475 0060 B1F5007F 		cmp	r1, #512
 15476 0064 F7D0     		beq	.L486
 15477 0066 B1F5806F 		cmp	r1, #1024
 15478 006a DBD1     		bne	.L487
 15479              	.L483:
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15480              		.loc 19 686 8 is_stmt 1 view .LVU5613
 15481 006c 0123     		movs	r3, #1
 15482              	.LVL1755:
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15483              		.loc 19 686 8 is_stmt 0 view .LVU5614
 15484 006e 6268     		ldr	r2, [r4, #4]
 15485              	.LVL1756:
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15486              		.loc 19 686 8 view .LVU5615
 15487 0070 3046     		mov	r0, r6
 15488              	.LVL1757:
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15489              		.loc 19 686 8 view .LVU5616
 15490 0072 FFF7FEFF 		bl	arm_radix4_butterfly_inverse_q31
 15491              	.LVL1758:
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 15492              		.loc 19 687 8 is_stmt 1 view .LVU5617
 15493 0076 D5E7     		b	.L487
 15494              	.LVL1759:
 15495              	.L497:
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      {
 15496              		.loc 19 699 6 is_stmt 0 view .LVU5618
 15497 0078 4029     		cmp	r1, #64
 15498 007a 12D0     		beq	.L489
 15499 007c 02D9     		bls	.L503
 15500 007e 8029     		cmp	r1, #128
 15501 0080 04D0     		beq	.L492
 15502 0082 CFE7     		b	.L487
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 513


 15503              	.L503:
 15504 0084 1029     		cmp	r1, #16
 15505 0086 0CD0     		beq	.L489
 15506 0088 2029     		cmp	r1, #32
 15507 008a CBD1     		bne	.L487
 15508              	.L492:
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15509              		.loc 19 713 8 is_stmt 1 view .LVU5619
 15510 008c 6268     		ldr	r2, [r4, #4]
 15511              	.LVL1760:
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15512              		.loc 19 713 8 is_stmt 0 view .LVU5620
 15513 008e 3046     		mov	r0, r6
 15514              	.LVL1761:
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15515              		.loc 19 713 8 view .LVU5621
 15516 0090 FFF7FEFF 		bl	arm_cfft_radix4by2_q31
 15517              	.LVL1762:
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      }
 15518              		.loc 19 714 8 is_stmt 1 view .LVU5622
 15519 0094 C6E7     		b	.L487
 15520              	.LVL1763:
 15521              	.L498:
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****      {
 15522              		.loc 19 699 6 is_stmt 0 view .LVU5623
 15523 0096 B1F5007F 		cmp	r1, #512
 15524 009a F7D0     		beq	.L492
 15525 009c B1F5806F 		cmp	r1, #1024
 15526 00a0 C0D1     		bne	.L487
 15527              	.L489:
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15528              		.loc 19 706 8 is_stmt 1 view .LVU5624
 15529 00a2 0123     		movs	r3, #1
 15530              	.LVL1764:
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15531              		.loc 19 706 8 is_stmt 0 view .LVU5625
 15532 00a4 6268     		ldr	r2, [r4, #4]
 15533              	.LVL1765:
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15534              		.loc 19 706 8 view .LVU5626
 15535 00a6 3046     		mov	r0, r6
 15536              	.LVL1766:
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c ****        break;
 15537              		.loc 19 706 8 view .LVU5627
 15538 00a8 FFF7FEFF 		bl	arm_radix4_butterfly_q31
 15539              	.LVL1767:
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 15540              		.loc 19 707 8 is_stmt 1 view .LVU5628
 15541 00ac BAE7     		b	.L487
 15542              	.L499:
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** }
 15543              		.loc 19 719 5 view .LVU5629
 15544 00ae A268     		ldr	r2, [r4, #8]
 15545 00b0 A189     		ldrh	r1, [r4, #12]
 15546 00b2 3046     		mov	r0, r6
 15547 00b4 FFF7FEFF 		bl	arm_bitreversal_32
 15548              	.LVL1768:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 514


 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_q31.c **** 
 15549              		.loc 19 720 1 is_stmt 0 view .LVU5630
 15550 00b8 B6E7     		b	.L481
 15551              		.cfi_endproc
 15552              	.LFE135:
 15554              		.section	.text.arm_cfft_radix4_q31,"ax",%progbits
 15555              		.align	1
 15556              		.global	arm_cfft_radix4_q31
 15557              		.syntax unified
 15558              		.thumb
 15559              		.thumb_func
 15561              	arm_cfft_radix4_q31:
 15562              	.LVL1769:
 15563              	.LFB157:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   if (S->ifftFlag == 1U)
 15564              		.loc 18 78 1 is_stmt 1 view -0
 15565              		.cfi_startproc
 15566              		@ args = 0, pretend = 0, frame = 0
 15567              		@ frame_needed = 0, uses_anonymous_args = 0
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   if (S->ifftFlag == 1U)
 15568              		.loc 18 78 1 is_stmt 0 view .LVU5632
 15569 0000 38B5     		push	{r3, r4, r5, lr}
 15570              	.LCFI85:
 15571              		.cfi_def_cfa_offset 16
 15572              		.cfi_offset 3, -16
 15573              		.cfi_offset 4, -12
 15574              		.cfi_offset 5, -8
 15575              		.cfi_offset 14, -4
 15576 0002 0446     		mov	r4, r0
 15577 0004 0D46     		mov	r5, r1
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 15578              		.loc 18 79 3 is_stmt 1 view .LVU5633
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 15579              		.loc 18 79 8 is_stmt 0 view .LVU5634
 15580 0006 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 15581              		.loc 18 79 6 view .LVU5635
 15582 0008 012B     		cmp	r3, #1
 15583 000a 09D0     		beq	.L509
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   }
 15584              		.loc 18 87 5 is_stmt 1 view .LVU5636
 15585 000c 8389     		ldrh	r3, [r0, #12]
 15586 000e 4268     		ldr	r2, [r0, #4]
 15587 0010 0188     		ldrh	r1, [r0]
 15588              	.LVL1770:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   }
 15589              		.loc 18 87 5 is_stmt 0 view .LVU5637
 15590 0012 2846     		mov	r0, r5
 15591              	.LVL1771:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   }
 15592              		.loc 18 87 5 view .LVU5638
 15593 0014 FFF7FEFF 		bl	arm_radix4_butterfly_q31
 15594              	.LVL1772:
 15595              	.L506:
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 15596              		.loc 18 90 3 is_stmt 1 view .LVU5639
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 515


 15597              		.loc 18 90 8 is_stmt 0 view .LVU5640
 15598 0018 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   {
 15599              		.loc 18 90 6 view .LVU5641
 15600 001a 012B     		cmp	r3, #1
 15601 001c 07D0     		beq	.L510
 15602              	.L504:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 15603              		.loc 18 96 1 view .LVU5642
 15604 001e 38BD     		pop	{r3, r4, r5, pc}
 15605              	.LVL1773:
 15606              	.L509:
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   }
 15607              		.loc 18 82 5 is_stmt 1 view .LVU5643
 15608 0020 8389     		ldrh	r3, [r0, #12]
 15609 0022 4268     		ldr	r2, [r0, #4]
 15610 0024 0188     		ldrh	r1, [r0]
 15611              	.LVL1774:
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   }
 15612              		.loc 18 82 5 is_stmt 0 view .LVU5644
 15613 0026 2846     		mov	r0, r5
 15614              	.LVL1775:
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   }
 15615              		.loc 18 82 5 view .LVU5645
 15616 0028 FFF7FEFF 		bl	arm_radix4_butterfly_inverse_q31
 15617              	.LVL1776:
 15618 002c F4E7     		b	.L506
 15619              	.L510:
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c ****   }
 15620              		.loc 18 93 5 is_stmt 1 view .LVU5646
 15621 002e A368     		ldr	r3, [r4, #8]
 15622 0030 E289     		ldrh	r2, [r4, #14]
 15623 0032 2188     		ldrh	r1, [r4]
 15624 0034 2846     		mov	r0, r5
 15625 0036 FFF7FEFF 		bl	arm_bitreversal_q31
 15626              	.LVL1777:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q31.c **** 
 15627              		.loc 18 96 1 is_stmt 0 view .LVU5647
 15628 003a F0E7     		b	.L504
 15629              		.cfi_endproc
 15630              	.LFE157:
 15632              		.section	.text.arm_radix8_butterfly_f32,"ax",%progbits
 15633              		.align	1
 15634              		.global	arm_radix8_butterfly_f32
 15635              		.syntax unified
 15636              		.thumb
 15637              		.thumb_func
 15639              	arm_radix8_butterfly_f32:
 15640              	.LVL1778:
 15641              	.LFB160:
 15642              		.file 20 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f3
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Title:        arm_cfft_radix8_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Description:  Radix-8 Decimation in Frequency CFFT & CIFFT Floating point processing function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * $Date:        23 April 2021
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 516


   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** /* ----------------------------------------------------------------------
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * Internal helper function used by the FFTs
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****  * -------------------------------------------------------------------- */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****   brief         Core function for the floating-point CFFT butterfly process.
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****   param[in,out] pSrc             points to the in-place buffer of floating-point data type.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****   param[in]     fftLen           length of the FFT.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****   param[in]     pCoef            points to the twiddle coefficient buffer.
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****   param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs wit
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****   return        none
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** */
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** void arm_radix8_butterfly_f32(
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****   float32_t * pSrc,
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****   uint16_t fftLen,
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****   const float32_t * pCoef,
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****   uint16_t twidCoefModifier)
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** {
 15643              		.loc 20 50 1 is_stmt 1 view -0
 15644              		.cfi_startproc
 15645              		@ args = 0, pretend = 0, frame = 48
 15646              		@ frame_needed = 0, uses_anonymous_args = 0
 15647              		.loc 20 50 1 is_stmt 0 view .LVU5649
 15648 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 15649              	.LCFI86:
 15650              		.cfi_def_cfa_offset 36
 15651              		.cfi_offset 4, -36
 15652              		.cfi_offset 5, -32
 15653              		.cfi_offset 6, -28
 15654              		.cfi_offset 7, -24
 15655              		.cfi_offset 8, -20
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 517


 15656              		.cfi_offset 9, -16
 15657              		.cfi_offset 10, -12
 15658              		.cfi_offset 11, -8
 15659              		.cfi_offset 14, -4
 15660 0004 2DED0E8B 		vpush.64	{d8, d9, d10, d11, d12, d13, d14}
 15661              	.LCFI87:
 15662              		.cfi_def_cfa_offset 92
 15663              		.cfi_offset 80, -92
 15664              		.cfi_offset 81, -88
 15665              		.cfi_offset 82, -84
 15666              		.cfi_offset 83, -80
 15667              		.cfi_offset 84, -76
 15668              		.cfi_offset 85, -72
 15669              		.cfi_offset 86, -68
 15670              		.cfi_offset 87, -64
 15671              		.cfi_offset 88, -60
 15672              		.cfi_offset 89, -56
 15673              		.cfi_offset 90, -52
 15674              		.cfi_offset 91, -48
 15675              		.cfi_offset 92, -44
 15676              		.cfi_offset 93, -40
 15677 0008 8DB0     		sub	sp, sp, #52
 15678              	.LCFI88:
 15679              		.cfi_def_cfa_offset 144
 15680 000a 8146     		mov	r9, r0
 15681 000c 0791     		str	r1, [sp, #28]
 15682 000e 0892     		str	r2, [sp, #32]
 15683 0010 0B93     		str	r3, [sp, #44]
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    uint32_t ia1, ia2, ia3, ia4, ia5, ia6, ia7;
 15684              		.loc 20 51 4 is_stmt 1 view .LVU5650
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    uint32_t i1, i2, i3, i4, i5, i6, i7, i8;
 15685              		.loc 20 52 4 view .LVU5651
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    uint32_t id;
 15686              		.loc 20 53 4 view .LVU5652
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    uint32_t n1, n2, j;
 15687              		.loc 20 54 4 view .LVU5653
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    float32_t r1, r2, r3, r4, r5, r6, r7, r8;
 15688              		.loc 20 56 4 view .LVU5654
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    float32_t t1, t2;
 15689              		.loc 20 57 4 view .LVU5655
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    float32_t s1, s2, s3, s4, s5, s6, s7, s8;
 15690              		.loc 20 58 4 view .LVU5656
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    float32_t p1, p2, p3, p4;
 15691              		.loc 20 59 4 view .LVU5657
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    float32_t co2, co3, co4, co5, co6, co7, co8;
 15692              		.loc 20 60 4 view .LVU5658
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    float32_t si2, si3, si4, si5, si6, si7, si8;
 15693              		.loc 20 61 4 view .LVU5659
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    const float32_t C81 = 0.70710678118f;
 15694              		.loc 20 62 4 view .LVU5660
 15695              	.LVL1779:
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    n2 = fftLen;
 15696              		.loc 20 64 4 view .LVU5661
 15697              		.loc 20 64 7 is_stmt 0 view .LVU5662
 15698 0012 0691     		str	r1, [sp, #24]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 518


 15699              	.LVL1780:
 15700              	.L516:
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    do
 15701              		.loc 20 66 4 is_stmt 1 view .LVU5663
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    {
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       n1 = n2;
 15702              		.loc 20 68 7 view .LVU5664
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       n2 = n2 >> 3;
 15703              		.loc 20 69 7 view .LVU5665
 15704              		.loc 20 69 10 is_stmt 0 view .LVU5666
 15705 0014 069B     		ldr	r3, [sp, #24]
 15706 0016 4FEAD30A 		lsr	r10, r3, #3
 15707              	.LVL1781:
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       i1 = 0;
 15708              		.loc 20 70 7 is_stmt 1 view .LVU5667
 15709              		.loc 20 70 10 is_stmt 0 view .LVU5668
 15710 001a 4FF0000E 		mov	lr, #0
 15711              	.LVL1782:
 15712              	.L512:
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       do
 15713              		.loc 20 72 7 is_stmt 1 discriminator 1 view .LVU5669
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       {
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i2 = i1 + n2;
 15714              		.loc 20 74 10 discriminator 1 view .LVU5670
 15715              		.loc 20 74 13 is_stmt 0 discriminator 1 view .LVU5671
 15716 001e 0EEB0A01 		add	r1, lr, r10
 15717              	.LVL1783:
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i3 = i2 + n2;
 15718              		.loc 20 75 10 is_stmt 1 discriminator 1 view .LVU5672
 15719              		.loc 20 75 13 is_stmt 0 discriminator 1 view .LVU5673
 15720 0022 0EEB4A03 		add	r3, lr, r10, lsl #1
 15721              	.LVL1784:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i4 = i3 + n2;
 15722              		.loc 20 76 10 is_stmt 1 discriminator 1 view .LVU5674
 15723              		.loc 20 76 13 is_stmt 0 discriminator 1 view .LVU5675
 15724 0026 0AEB0305 		add	r5, r10, r3
 15725              	.LVL1785:
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i5 = i4 + n2;
 15726              		.loc 20 77 10 is_stmt 1 discriminator 1 view .LVU5676
 15727              		.loc 20 77 13 is_stmt 0 discriminator 1 view .LVU5677
 15728 002a 03EB4A02 		add	r2, r3, r10, lsl #1
 15729              	.LVL1786:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i6 = i5 + n2;
 15730              		.loc 20 78 10 is_stmt 1 discriminator 1 view .LVU5678
 15731              		.loc 20 78 13 is_stmt 0 discriminator 1 view .LVU5679
 15732 002e 0AEB0206 		add	r6, r10, r2
 15733              	.LVL1787:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i7 = i6 + n2;
 15734              		.loc 20 79 10 is_stmt 1 discriminator 1 view .LVU5680
 15735              		.loc 20 79 13 is_stmt 0 discriminator 1 view .LVU5681
 15736 0032 02EB4A07 		add	r7, r2, r10, lsl #1
 15737              	.LVL1788:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i8 = i7 + n2;
 15738              		.loc 20 80 10 is_stmt 1 discriminator 1 view .LVU5682
 15739              		.loc 20 80 13 is_stmt 0 discriminator 1 view .LVU5683
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 519


 15740 0036 0AEB070B 		add	fp, r10, r7
 15741              	.LVL1789:
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r1 = pSrc[2 * i1] + pSrc[2 * i5];
 15742              		.loc 20 81 10 is_stmt 1 discriminator 1 view .LVU5684
 15743              		.loc 20 81 19 is_stmt 0 discriminator 1 view .LVU5685
 15744 003a 4FEACE08 		lsl	r8, lr, #3
 15745 003e 09EBCE00 		add	r0, r9, lr, lsl #3
 15746 0042 90ED007A 		vldr.32	s14, [r0]
 15747              		.loc 20 81 34 discriminator 1 view .LVU5686
 15748 0046 4FEAC20C 		lsl	ip, r2, #3
 15749 004a 09EBC202 		add	r2, r9, r2, lsl #3
 15750              	.LVL1790:
 15751              		.loc 20 81 34 discriminator 1 view .LVU5687
 15752 004e D2ED007A 		vldr.32	s15, [r2]
 15753              		.loc 20 81 13 discriminator 1 view .LVU5688
 15754 0052 77EE276A 		vadd.f32	s13, s14, s15
 15755              	.LVL1791:
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r5 = pSrc[2 * i1] - pSrc[2 * i5];
 15756              		.loc 20 82 10 is_stmt 1 discriminator 1 view .LVU5689
 15757              		.loc 20 82 13 is_stmt 0 discriminator 1 view .LVU5690
 15758 0056 37EE677A 		vsub.f32	s14, s14, s15
 15759              	.LVL1792:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r2 = pSrc[2 * i2] + pSrc[2 * i6];
 15760              		.loc 20 83 10 is_stmt 1 discriminator 1 view .LVU5691
 15761              		.loc 20 83 19 is_stmt 0 discriminator 1 view .LVU5692
 15762 005a CC00     		lsls	r4, r1, #3
 15763 005c 0194     		str	r4, [sp, #4]
 15764 005e 09EBC101 		add	r1, r9, r1, lsl #3
 15765              	.LVL1793:
 15766              		.loc 20 83 19 discriminator 1 view .LVU5693
 15767 0062 0291     		str	r1, [sp, #8]
 15768 0064 D1ED005A 		vldr.32	s11, [r1]
 15769              		.loc 20 83 34 discriminator 1 view .LVU5694
 15770 0068 F100     		lsls	r1, r6, #3
 15771 006a 09EBC606 		add	r6, r9, r6, lsl #3
 15772              	.LVL1794:
 15773              		.loc 20 83 34 discriminator 1 view .LVU5695
 15774 006e 0396     		str	r6, [sp, #12]
 15775 0070 D6ED007A 		vldr.32	s15, [r6]
 15776              		.loc 20 83 13 discriminator 1 view .LVU5696
 15777 0074 35EEA76A 		vadd.f32	s12, s11, s15
 15778              	.LVL1795:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r6 = pSrc[2 * i2] - pSrc[2 * i6];
 15779              		.loc 20 84 10 is_stmt 1 discriminator 1 view .LVU5697
 15780              		.loc 20 84 13 is_stmt 0 discriminator 1 view .LVU5698
 15781 0078 75EEE75A 		vsub.f32	s11, s11, s15
 15782              	.LVL1796:
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r3 = pSrc[2 * i3] + pSrc[2 * i7];
 15783              		.loc 20 85 10 is_stmt 1 discriminator 1 view .LVU5699
 15784              		.loc 20 85 19 is_stmt 0 discriminator 1 view .LVU5700
 15785 007c DE00     		lsls	r6, r3, #3
 15786 007e 09EBC303 		add	r3, r9, r3, lsl #3
 15787              	.LVL1797:
 15788              		.loc 20 85 19 discriminator 1 view .LVU5701
 15789 0082 93ED005A 		vldr.32	s10, [r3]
 15790              		.loc 20 85 34 discriminator 1 view .LVU5702
 15791 0086 FC00     		lsls	r4, r7, #3
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 520


 15792 0088 0494     		str	r4, [sp, #16]
 15793 008a 09EBC707 		add	r7, r9, r7, lsl #3
 15794              	.LVL1798:
 15795              		.loc 20 85 34 discriminator 1 view .LVU5703
 15796 008e D7ED007A 		vldr.32	s15, [r7]
 15797              		.loc 20 85 13 discriminator 1 view .LVU5704
 15798 0092 75EE274A 		vadd.f32	s9, s10, s15
 15799              	.LVL1799:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r7 = pSrc[2 * i3] - pSrc[2 * i7];
 15800              		.loc 20 86 10 is_stmt 1 discriminator 1 view .LVU5705
 15801              		.loc 20 86 13 is_stmt 0 discriminator 1 view .LVU5706
 15802 0096 75EE677A 		vsub.f32	s15, s10, s15
 15803              	.LVL1800:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r4 = pSrc[2 * i4] + pSrc[2 * i8];
 15804              		.loc 20 87 10 is_stmt 1 discriminator 1 view .LVU5707
 15805              		.loc 20 87 19 is_stmt 0 discriminator 1 view .LVU5708
 15806 009a EC00     		lsls	r4, r5, #3
 15807 009c 0594     		str	r4, [sp, #20]
 15808 009e 09EBC505 		add	r5, r9, r5, lsl #3
 15809              	.LVL1801:
 15810              		.loc 20 87 19 discriminator 1 view .LVU5709
 15811 00a2 0995     		str	r5, [sp, #36]
 15812 00a4 D5ED003A 		vldr.32	s7, [r5]
 15813              		.loc 20 87 34 discriminator 1 view .LVU5710
 15814 00a8 4FEACB04 		lsl	r4, fp, #3
 15815 00ac 0A94     		str	r4, [sp, #40]
 15816 00ae 09EBCB0B 		add	fp, r9, fp, lsl #3
 15817              	.LVL1802:
 15818              		.loc 20 87 34 discriminator 1 view .LVU5711
 15819 00b2 9BED004A 		vldr.32	s8, [fp]
 15820              		.loc 20 87 13 discriminator 1 view .LVU5712
 15821 00b6 33EE845A 		vadd.f32	s10, s7, s8
 15822              	.LVL1803:
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r8 = pSrc[2 * i4] - pSrc[2 * i8];
 15823              		.loc 20 88 10 is_stmt 1 discriminator 1 view .LVU5713
 15824              		.loc 20 88 13 is_stmt 0 discriminator 1 view .LVU5714
 15825 00ba 73EEC43A 		vsub.f32	s7, s7, s8
 15826              	.LVL1804:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          t1 = r1 - r3;
 15827              		.loc 20 89 10 is_stmt 1 discriminator 1 view .LVU5715
 15828              		.loc 20 89 13 is_stmt 0 discriminator 1 view .LVU5716
 15829 00be 76EEE40A 		vsub.f32	s1, s13, s9
 15830              	.LVL1805:
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r1 = r1 + r3;
 15831              		.loc 20 90 10 is_stmt 1 discriminator 1 view .LVU5717
 15832              		.loc 20 90 13 is_stmt 0 discriminator 1 view .LVU5718
 15833 00c2 76EEA46A 		vadd.f32	s13, s13, s9
 15834              	.LVL1806:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r3 = r2 - r4;
 15835              		.loc 20 91 10 is_stmt 1 discriminator 1 view .LVU5719
 15836              		.loc 20 91 13 is_stmt 0 discriminator 1 view .LVU5720
 15837 00c6 36EE451A 		vsub.f32	s2, s12, s10
 15838              	.LVL1807:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r2 = r2 + r4;
 15839              		.loc 20 92 10 is_stmt 1 discriminator 1 view .LVU5721
 15840              		.loc 20 92 13 is_stmt 0 discriminator 1 view .LVU5722
 15841 00ca 36EE056A 		vadd.f32	s12, s12, s10
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 521


 15842              	.LVL1808:
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i1] = r1 + r2;
 15843              		.loc 20 93 10 is_stmt 1 discriminator 1 view .LVU5723
 15844              		.loc 20 93 28 is_stmt 0 discriminator 1 view .LVU5724
 15845 00ce 36EE865A 		vadd.f32	s10, s13, s12
 15846              	.LVL1809:
 15847              		.loc 20 93 23 discriminator 1 view .LVU5725
 15848 00d2 80ED005A 		vstr.32	s10, [r0]
 15849              	.LVL1810:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i5] = r1 - r2;
 15850              		.loc 20 94 10 is_stmt 1 discriminator 1 view .LVU5726
 15851              		.loc 20 94 28 is_stmt 0 discriminator 1 view .LVU5727
 15852 00d6 76EEC66A 		vsub.f32	s13, s13, s12
 15853              	.LVL1811:
 15854              		.loc 20 94 23 discriminator 1 view .LVU5728
 15855 00da C2ED006A 		vstr.32	s13, [r2]
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 15856              		.loc 20 95 10 is_stmt 1 discriminator 1 view .LVU5729
 15857              		.loc 20 95 19 is_stmt 0 discriminator 1 view .LVU5730
 15858 00de 08F10408 		add	r8, r8, #4
 15859 00e2 C844     		add	r8, r8, r9
 15860 00e4 98ED006A 		vldr.32	s12, [r8]
 15861              	.LVL1812:
 15862              		.loc 20 95 38 discriminator 1 view .LVU5731
 15863 00e8 0CF1040C 		add	ip, ip, #4
 15864 00ec CC44     		add	ip, ip, r9
 15865 00ee DCED006A 		vldr.32	s13, [ip]
 15866              		.loc 20 95 13 discriminator 1 view .LVU5732
 15867 00f2 36EE265A 		vadd.f32	s10, s12, s13
 15868              	.LVL1813:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 15869              		.loc 20 96 10 is_stmt 1 discriminator 1 view .LVU5733
 15870              		.loc 20 96 13 is_stmt 0 discriminator 1 view .LVU5734
 15871 00f6 76EE664A 		vsub.f32	s9, s12, s13
 15872              	.LVL1814:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 15873              		.loc 20 97 10 is_stmt 1 discriminator 1 view .LVU5735
 15874              		.loc 20 97 19 is_stmt 0 discriminator 1 view .LVU5736
 15875 00fa 019C     		ldr	r4, [sp, #4]
 15876 00fc 0434     		adds	r4, r4, #4
 15877 00fe 4C44     		add	r4, r4, r9
 15878 0100 94ED006A 		vldr.32	s12, [r4]
 15879              		.loc 20 97 38 discriminator 1 view .LVU5737
 15880 0104 0431     		adds	r1, r1, #4
 15881 0106 4944     		add	r1, r1, r9
 15882 0108 D1ED006A 		vldr.32	s13, [r1]
 15883              		.loc 20 97 13 discriminator 1 view .LVU5738
 15884 010c 36EE263A 		vadd.f32	s6, s12, s13
 15885              	.LVL1815:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 15886              		.loc 20 98 10 is_stmt 1 discriminator 1 view .LVU5739
 15887              		.loc 20 98 13 is_stmt 0 discriminator 1 view .LVU5740
 15888 0110 36EE666A 		vsub.f32	s12, s12, s13
 15889              	.LVL1816:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 15890              		.loc 20 99 10 is_stmt 1 discriminator 1 view .LVU5741
 15891              		.loc 20 99 19 is_stmt 0 discriminator 1 view .LVU5742
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 522


 15892 0114 0436     		adds	r6, r6, #4
 15893 0116 4E44     		add	r6, r6, r9
 15894 0118 96ED004A 		vldr.32	s8, [r6]
 15895              		.loc 20 99 38 discriminator 1 view .LVU5743
 15896 011c 049A     		ldr	r2, [sp, #16]
 15897 011e 151D     		adds	r5, r2, #4
 15898 0120 4D44     		add	r5, r5, r9
 15899 0122 D5ED006A 		vldr.32	s13, [r5]
 15900              		.loc 20 99 13 discriminator 1 view .LVU5744
 15901 0126 34EE262A 		vadd.f32	s4, s8, s13
 15902              	.LVL1817:
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 15903              		.loc 20 100 10 is_stmt 1 discriminator 1 view .LVU5745
 15904              		.loc 20 100 13 is_stmt 0 discriminator 1 view .LVU5746
 15905 012a 34EE664A 		vsub.f32	s8, s8, s13
 15906              	.LVL1818:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 15907              		.loc 20 101 10 is_stmt 1 discriminator 1 view .LVU5747
 15908              		.loc 20 101 19 is_stmt 0 discriminator 1 view .LVU5748
 15909 012e 059A     		ldr	r2, [sp, #20]
 15910 0130 0432     		adds	r2, r2, #4
 15911 0132 4A44     		add	r2, r2, r9
 15912 0134 D2ED006A 		vldr.32	s13, [r2]
 15913              		.loc 20 101 38 discriminator 1 view .LVU5749
 15914 0138 0A98     		ldr	r0, [sp, #40]
 15915 013a 0430     		adds	r0, r0, #4
 15916 013c 4844     		add	r0, r0, r9
 15917 013e D0ED002A 		vldr.32	s5, [r0]
 15918              		.loc 20 101 13 discriminator 1 view .LVU5750
 15919 0142 76EEA21A 		vadd.f32	s3, s13, s5
 15920              	.LVL1819:
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 15921              		.loc 20 102 10 is_stmt 1 discriminator 1 view .LVU5751
 15922              		.loc 20 102 13 is_stmt 0 discriminator 1 view .LVU5752
 15923 0146 76EEE26A 		vsub.f32	s13, s13, s5
 15924              	.LVL1820:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          t2 = r1 - s3;
 15925              		.loc 20 103 10 is_stmt 1 discriminator 1 view .LVU5753
 15926              		.loc 20 103 13 is_stmt 0 discriminator 1 view .LVU5754
 15927 014a 75EE422A 		vsub.f32	s5, s10, s4
 15928              	.LVL1821:
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r1 = r1 + s3;
 15929              		.loc 20 104 10 is_stmt 1 discriminator 1 view .LVU5755
 15930              		.loc 20 104 13 is_stmt 0 discriminator 1 view .LVU5756
 15931 014e 35EE025A 		vadd.f32	s10, s10, s4
 15932              	.LVL1822:
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s3 = r2 - r4;
 15933              		.loc 20 105 10 is_stmt 1 discriminator 1 view .LVU5757
 15934              		.loc 20 105 13 is_stmt 0 discriminator 1 view .LVU5758
 15935 0152 33EE612A 		vsub.f32	s4, s6, s3
 15936              	.LVL1823:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r2 = r2 + r4;
 15937              		.loc 20 106 10 is_stmt 1 discriminator 1 view .LVU5759
 15938              		.loc 20 106 13 is_stmt 0 discriminator 1 view .LVU5760
 15939 0156 33EE213A 		vadd.f32	s6, s6, s3
 15940              	.LVL1824:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i1 + 1] = r1 + r2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 523


 15941              		.loc 20 107 10 is_stmt 1 discriminator 1 view .LVU5761
 15942              		.loc 20 107 32 is_stmt 0 discriminator 1 view .LVU5762
 15943 015a 75EE031A 		vadd.f32	s3, s10, s6
 15944              	.LVL1825:
 15945              		.loc 20 107 27 discriminator 1 view .LVU5763
 15946 015e C8ED001A 		vstr.32	s3, [r8]
 15947              	.LVL1826:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i5 + 1] = r1 - r2;
 15948              		.loc 20 108 10 is_stmt 1 discriminator 1 view .LVU5764
 15949              		.loc 20 108 32 is_stmt 0 discriminator 1 view .LVU5765
 15950 0162 35EE435A 		vsub.f32	s10, s10, s6
 15951              	.LVL1827:
 15952              		.loc 20 108 27 discriminator 1 view .LVU5766
 15953 0166 8CED005A 		vstr.32	s10, [ip]
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i3]     = t1 + s3;
 15954              		.loc 20 109 10 is_stmt 1 discriminator 1 view .LVU5767
 15955              		.loc 20 109 32 is_stmt 0 discriminator 1 view .LVU5768
 15956 016a 30EE825A 		vadd.f32	s10, s1, s4
 15957              		.loc 20 109 27 discriminator 1 view .LVU5769
 15958 016e 83ED005A 		vstr.32	s10, [r3]
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i7]     = t1 - s3;
 15959              		.loc 20 110 10 is_stmt 1 discriminator 1 view .LVU5770
 15960              		.loc 20 110 32 is_stmt 0 discriminator 1 view .LVU5771
 15961 0172 30EEC23A 		vsub.f32	s6, s1, s4
 15962              	.LVL1828:
 15963              		.loc 20 110 27 discriminator 1 view .LVU5772
 15964 0176 87ED003A 		vstr.32	s6, [r7]
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i3 + 1] = t2 - r3;
 15965              		.loc 20 111 10 is_stmt 1 discriminator 1 view .LVU5773
 15966              		.loc 20 111 32 is_stmt 0 discriminator 1 view .LVU5774
 15967 017a 32EEC15A 		vsub.f32	s10, s5, s2
 15968              		.loc 20 111 27 discriminator 1 view .LVU5775
 15969 017e 86ED005A 		vstr.32	s10, [r6]
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i7 + 1] = t2 + r3;
 15970              		.loc 20 112 10 is_stmt 1 discriminator 1 view .LVU5776
 15971              		.loc 20 112 32 is_stmt 0 discriminator 1 view .LVU5777
 15972 0182 31EE225A 		vadd.f32	s10, s2, s5
 15973              		.loc 20 112 27 discriminator 1 view .LVU5778
 15974 0186 85ED005A 		vstr.32	s10, [r5]
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r1 = (r6 - r8) * C81;
 15975              		.loc 20 113 10 is_stmt 1 discriminator 1 view .LVU5779
 15976              		.loc 20 113 19 is_stmt 0 discriminator 1 view .LVU5780
 15977 018a 35EEE35A 		vsub.f32	s10, s11, s7
 15978              		.loc 20 113 13 discriminator 1 view .LVU5781
 15979 018e DFEDF12A 		vldr.32	s5, .L518
 15980              	.LVL1829:
 15981              		.loc 20 113 13 discriminator 1 view .LVU5782
 15982 0192 25EE225A 		vmul.f32	s10, s10, s5
 15983              	.LVL1830:
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r6 = (r6 + r8) * C81;
 15984              		.loc 20 114 10 is_stmt 1 discriminator 1 view .LVU5783
 15985              		.loc 20 114 19 is_stmt 0 discriminator 1 view .LVU5784
 15986 0196 75EEA35A 		vadd.f32	s11, s11, s7
 15987              	.LVL1831:
 15988              		.loc 20 114 13 discriminator 1 view .LVU5785
 15989 019a 65EEA25A 		vmul.f32	s11, s11, s5
 15990              	.LVL1832:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 524


 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r2 = (s6 - s8) * C81;
 15991              		.loc 20 115 10 is_stmt 1 discriminator 1 view .LVU5786
 15992              		.loc 20 115 19 is_stmt 0 discriminator 1 view .LVU5787
 15993 019e 36EE663A 		vsub.f32	s6, s12, s13
 15994              		.loc 20 115 13 discriminator 1 view .LVU5788
 15995 01a2 23EE223A 		vmul.f32	s6, s6, s5
 15996              	.LVL1833:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s6 = (s6 + s8) * C81;
 15997              		.loc 20 116 10 is_stmt 1 discriminator 1 view .LVU5789
 15998              		.loc 20 116 19 is_stmt 0 discriminator 1 view .LVU5790
 15999 01a6 76EE266A 		vadd.f32	s13, s12, s13
 16000              	.LVL1834:
 16001              		.loc 20 116 13 discriminator 1 view .LVU5791
 16002 01aa 66EEA26A 		vmul.f32	s13, s13, s5
 16003              	.LVL1835:
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          t1 = r5 - r1;
 16004              		.loc 20 117 10 is_stmt 1 discriminator 1 view .LVU5792
 16005              		.loc 20 117 13 is_stmt 0 discriminator 1 view .LVU5793
 16006 01ae 77EE453A 		vsub.f32	s7, s14, s10
 16007              	.LVL1836:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r5 = r5 + r1;
 16008              		.loc 20 118 10 is_stmt 1 discriminator 1 view .LVU5794
 16009              		.loc 20 118 13 is_stmt 0 discriminator 1 view .LVU5795
 16010 01b2 37EE057A 		vadd.f32	s14, s14, s10
 16011              	.LVL1837:
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r8 = r7 - r6;
 16012              		.loc 20 119 10 is_stmt 1 discriminator 1 view .LVU5796
 16013              		.loc 20 119 13 is_stmt 0 discriminator 1 view .LVU5797
 16014 01b6 37EEE55A 		vsub.f32	s10, s15, s11
 16015              	.LVL1838:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          r7 = r7 + r6;
 16016              		.loc 20 120 10 is_stmt 1 discriminator 1 view .LVU5798
 16017              		.loc 20 120 13 is_stmt 0 discriminator 1 view .LVU5799
 16018 01ba 77EEA57A 		vadd.f32	s15, s15, s11
 16019              	.LVL1839:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          t2 = s5 - r2;
 16020              		.loc 20 121 10 is_stmt 1 discriminator 1 view .LVU5800
 16021              		.loc 20 121 13 is_stmt 0 discriminator 1 view .LVU5801
 16022 01be 74EEC35A 		vsub.f32	s11, s9, s6
 16023              	.LVL1840:
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s5 = s5 + r2;
 16024              		.loc 20 122 10 is_stmt 1 discriminator 1 view .LVU5802
 16025              		.loc 20 122 13 is_stmt 0 discriminator 1 view .LVU5803
 16026 01c2 34EE836A 		vadd.f32	s12, s9, s6
 16027              	.LVL1841:
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s8 = s7 - s6;
 16028              		.loc 20 123 10 is_stmt 1 discriminator 1 view .LVU5804
 16029              		.loc 20 123 13 is_stmt 0 discriminator 1 view .LVU5805
 16030 01c6 74EE664A 		vsub.f32	s9, s8, s13
 16031              	.LVL1842:
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          s7 = s7 + s6;
 16032              		.loc 20 124 10 is_stmt 1 discriminator 1 view .LVU5806
 16033              		.loc 20 124 13 is_stmt 0 discriminator 1 view .LVU5807
 16034 01ca 74EE266A 		vadd.f32	s13, s8, s13
 16035              	.LVL1843:
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i2]     = r5 + s7;
 16036              		.loc 20 125 10 is_stmt 1 discriminator 1 view .LVU5808
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 525


 16037              		.loc 20 125 32 is_stmt 0 discriminator 1 view .LVU5809
 16038 01ce 37EE264A 		vadd.f32	s8, s14, s13
 16039              		.loc 20 125 27 discriminator 1 view .LVU5810
 16040 01d2 029B     		ldr	r3, [sp, #8]
 16041 01d4 83ED004A 		vstr.32	s8, [r3]
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i8]     = r5 - s7;
 16042              		.loc 20 126 10 is_stmt 1 discriminator 1 view .LVU5811
 16043              		.loc 20 126 32 is_stmt 0 discriminator 1 view .LVU5812
 16044 01d8 37EE667A 		vsub.f32	s14, s14, s13
 16045              	.LVL1844:
 16046              		.loc 20 126 27 discriminator 1 view .LVU5813
 16047 01dc 8BED007A 		vstr.32	s14, [fp]
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i6]     = t1 + s8;
 16048              		.loc 20 127 10 is_stmt 1 discriminator 1 view .LVU5814
 16049              		.loc 20 127 32 is_stmt 0 discriminator 1 view .LVU5815
 16050 01e0 33EEA47A 		vadd.f32	s14, s7, s9
 16051              		.loc 20 127 27 discriminator 1 view .LVU5816
 16052 01e4 039E     		ldr	r6, [sp, #12]
 16053 01e6 86ED007A 		vstr.32	s14, [r6]
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i4]     = t1 - s8;
 16054              		.loc 20 128 10 is_stmt 1 discriminator 1 view .LVU5817
 16055              		.loc 20 128 32 is_stmt 0 discriminator 1 view .LVU5818
 16056 01ea 73EEE43A 		vsub.f32	s7, s7, s9
 16057              	.LVL1845:
 16058              		.loc 20 128 27 discriminator 1 view .LVU5819
 16059 01ee 099D     		ldr	r5, [sp, #36]
 16060 01f0 C5ED003A 		vstr.32	s7, [r5]
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i2 + 1] = s5 - r7;
 16061              		.loc 20 129 10 is_stmt 1 discriminator 1 view .LVU5820
 16062              		.loc 20 129 32 is_stmt 0 discriminator 1 view .LVU5821
 16063 01f4 36EE677A 		vsub.f32	s14, s12, s15
 16064              		.loc 20 129 27 discriminator 1 view .LVU5822
 16065 01f8 84ED007A 		vstr.32	s14, [r4]
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i8 + 1] = s5 + r7;
 16066              		.loc 20 130 10 is_stmt 1 discriminator 1 view .LVU5823
 16067              		.loc 20 130 32 is_stmt 0 discriminator 1 view .LVU5824
 16068 01fc 77EE867A 		vadd.f32	s15, s15, s12
 16069              	.LVL1846:
 16070              		.loc 20 130 27 discriminator 1 view .LVU5825
 16071 0200 C0ED007A 		vstr.32	s15, [r0]
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i6 + 1] = t2 - r8;
 16072              		.loc 20 131 10 is_stmt 1 discriminator 1 view .LVU5826
 16073              		.loc 20 131 32 is_stmt 0 discriminator 1 view .LVU5827
 16074 0204 75EEC57A 		vsub.f32	s15, s11, s10
 16075              		.loc 20 131 27 discriminator 1 view .LVU5828
 16076 0208 C1ED007A 		vstr.32	s15, [r1]
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          pSrc[2 * i4 + 1] = t2 + r8;
 16077              		.loc 20 132 10 is_stmt 1 discriminator 1 view .LVU5829
 16078              		.loc 20 132 32 is_stmt 0 discriminator 1 view .LVU5830
 16079 020c 35EE255A 		vadd.f32	s10, s10, s11
 16080              	.LVL1847:
 16081              		.loc 20 132 27 discriminator 1 view .LVU5831
 16082 0210 82ED005A 		vstr.32	s10, [r2]
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i1 += n1;
 16083              		.loc 20 134 10 is_stmt 1 discriminator 1 view .LVU5832
 16084              		.loc 20 134 13 is_stmt 0 discriminator 1 view .LVU5833
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 526


 16085 0214 069B     		ldr	r3, [sp, #24]
 16086 0216 9E44     		add	lr, lr, r3
 16087              	.LVL1848:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       } while (i1 < fftLen);
 16088              		.loc 20 135 15 is_stmt 1 discriminator 1 view .LVU5834
 16089              		.loc 20 135 7 is_stmt 0 discriminator 1 view .LVU5835
 16090 0218 079B     		ldr	r3, [sp, #28]
 16091 021a 7345     		cmp	r3, lr
 16092 021c 3FF6FFAE 		bhi	.L512
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       if (n2 < 8)
 16093              		.loc 20 137 7 is_stmt 1 view .LVU5836
 16094              		.loc 20 137 10 is_stmt 0 view .LVU5837
 16095 0220 BAF1070F 		cmp	r10, #7
 16096 0224 40F2BA81 		bls	.L511
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          break;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       ia1 = 0;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       j = 1;
 16097              		.loc 20 141 9 view .LVU5838
 16098 0228 0123     		movs	r3, #1
 16099 022a 0A93     		str	r3, [sp, #40]
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       j = 1;
 16100              		.loc 20 140 11 view .LVU5839
 16101 022c 0023     		movs	r3, #0
 16102 022e 0993     		str	r3, [sp, #36]
 16103 0230 D046     		mov	r8, r10
 16104              	.LVL1849:
 16105              	.L515:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       do
 16106              		.loc 20 143 7 is_stmt 1 view .LVU5840
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       {
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          /*  index calculation for the coefficients */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          id  = ia1 + twidCoefModifier;
 16107              		.loc 20 146 10 view .LVU5841
 16108              		.loc 20 146 14 is_stmt 0 view .LVU5842
 16109 0232 099C     		ldr	r4, [sp, #36]
 16110 0234 0B9B     		ldr	r3, [sp, #44]
 16111 0236 1C44     		add	r4, r4, r3
 16112              	.LVL1850:
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia1 = id;
 16113              		.loc 20 147 10 is_stmt 1 view .LVU5843
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia2 = ia1 + id;
 16114              		.loc 20 148 10 view .LVU5844
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia3 = ia2 + id;
 16115              		.loc 20 149 10 view .LVU5845
 16116              		.loc 20 149 14 is_stmt 0 view .LVU5846
 16117 0238 04EB4402 		add	r2, r4, r4, lsl #1
 16118              	.LVL1851:
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia4 = ia3 + id;
 16119              		.loc 20 150 10 is_stmt 1 view .LVU5847
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia5 = ia4 + id;
 16120              		.loc 20 151 10 view .LVU5848
 16121              		.loc 20 151 14 is_stmt 0 view .LVU5849
 16122 023c 04EB8403 		add	r3, r4, r4, lsl #2
 16123              	.LVL1852:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 527


 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia6 = ia5 + id;
 16124              		.loc 20 152 10 is_stmt 1 view .LVU5850
 16125              		.loc 20 152 14 is_stmt 0 view .LVU5851
 16126 0240 E718     		adds	r7, r4, r3
 16127              	.LVL1853:
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          ia7 = ia6 + id;
 16128              		.loc 20 153 10 is_stmt 1 view .LVU5852
 16129              		.loc 20 153 14 is_stmt 0 view .LVU5853
 16130 0242 03EB4406 		add	r6, r3, r4, lsl #1
 16131              	.LVL1854:
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co2 = pCoef[2 * ia1];
 16132              		.loc 20 155 10 is_stmt 1 view .LVU5854
 16133              		.loc 20 155 21 is_stmt 0 view .LVU5855
 16134 0246 E500     		lsls	r5, r4, #3
 16135 0248 0898     		ldr	r0, [sp, #32]
 16136 024a 00EBC401 		add	r1, r0, r4, lsl #3
 16137              		.loc 20 155 14 view .LVU5856
 16138 024e D1ED008A 		vldr.32	s17, [r1]
 16139              	.LVL1855:
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co3 = pCoef[2 * ia2];
 16140              		.loc 20 156 10 is_stmt 1 view .LVU5857
 16141              		.loc 20 156 21 is_stmt 0 view .LVU5858
 16142 0252 2146     		mov	r1, r4
 16143 0254 2401     		lsls	r4, r4, #4
 16144              	.LVL1856:
 16145              		.loc 20 156 21 view .LVU5859
 16146 0256 0991     		str	r1, [sp, #36]
 16147 0258 00EB0111 		add	r1, r0, r1, lsl #4
 16148              	.LVL1857:
 16149              		.loc 20 156 14 view .LVU5860
 16150 025c 91ED008A 		vldr.32	s16, [r1]
 16151              	.LVL1858:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co4 = pCoef[2 * ia3];
 16152              		.loc 20 157 10 is_stmt 1 view .LVU5861
 16153              		.loc 20 157 21 is_stmt 0 view .LVU5862
 16154 0260 4FEAC20C 		lsl	ip, r2, #3
 16155 0264 00EBC202 		add	r2, r0, r2, lsl #3
 16156              	.LVL1859:
 16157              		.loc 20 157 14 view .LVU5863
 16158 0268 92ED000A 		vldr.32	s0, [r2]
 16159              	.LVL1860:
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co5 = pCoef[2 * ia4];
 16160              		.loc 20 158 10 is_stmt 1 view .LVU5864
 16161              		.loc 20 158 21 is_stmt 0 view .LVU5865
 16162 026c 0998     		ldr	r0, [sp, #36]
 16163 026e 4101     		lsls	r1, r0, #5
 16164 0270 089A     		ldr	r2, [sp, #32]
 16165 0272 02EB4012 		add	r2, r2, r0, lsl #5
 16166              		.loc 20 158 14 view .LVU5866
 16167 0276 D2ED000A 		vldr.32	s1, [r2]
 16168              	.LVL1861:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co6 = pCoef[2 * ia5];
 16169              		.loc 20 159 10 is_stmt 1 view .LVU5867
 16170              		.loc 20 159 21 is_stmt 0 view .LVU5868
 16171 027a DA00     		lsls	r2, r3, #3
 16172 027c 0898     		ldr	r0, [sp, #32]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 528


 16173 027e 00EBC303 		add	r3, r0, r3, lsl #3
 16174              	.LVL1862:
 16175              		.loc 20 159 14 view .LVU5869
 16176 0282 93ED001A 		vldr.32	s2, [r3]
 16177              	.LVL1863:
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co7 = pCoef[2 * ia6];
 16178              		.loc 20 160 10 is_stmt 1 view .LVU5870
 16179              		.loc 20 160 21 is_stmt 0 view .LVU5871
 16180 0286 FB00     		lsls	r3, r7, #3
 16181 0288 00EBC707 		add	r7, r0, r7, lsl #3
 16182              	.LVL1864:
 16183              		.loc 20 160 14 view .LVU5872
 16184 028c D7ED001A 		vldr.32	s3, [r7]
 16185              	.LVL1865:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          co8 = pCoef[2 * ia7];
 16186              		.loc 20 161 10 is_stmt 1 view .LVU5873
 16187              		.loc 20 161 21 is_stmt 0 view .LVU5874
 16188 0290 F700     		lsls	r7, r6, #3
 16189 0292 00EBC606 		add	r6, r0, r6, lsl #3
 16190              	.LVL1866:
 16191              		.loc 20 161 14 view .LVU5875
 16192 0296 96ED002A 		vldr.32	s4, [r6]
 16193              	.LVL1867:
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si2 = pCoef[2 * ia1 + 1];
 16194              		.loc 20 162 10 is_stmt 1 view .LVU5876
 16195              		.loc 20 162 21 is_stmt 0 view .LVU5877
 16196 029a 0435     		adds	r5, r5, #4
 16197 029c 0646     		mov	r6, r0
 16198 029e 0544     		add	r5, r5, r0
 16199              		.loc 20 162 14 view .LVU5878
 16200 02a0 D5ED002A 		vldr.32	s5, [r5]
 16201              	.LVL1868:
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si3 = pCoef[2 * ia2 + 1];
 16202              		.loc 20 163 10 is_stmt 1 view .LVU5879
 16203              		.loc 20 163 21 is_stmt 0 view .LVU5880
 16204 02a4 0434     		adds	r4, r4, #4
 16205 02a6 0444     		add	r4, r4, r0
 16206              		.loc 20 163 14 view .LVU5881
 16207 02a8 94ED003A 		vldr.32	s6, [r4]
 16208              	.LVL1869:
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si4 = pCoef[2 * ia3 + 1];
 16209              		.loc 20 164 10 is_stmt 1 view .LVU5882
 16210              		.loc 20 164 21 is_stmt 0 view .LVU5883
 16211 02ac 0CF10400 		add	r0, ip, #4
 16212 02b0 3044     		add	r0, r0, r6
 16213              		.loc 20 164 14 view .LVU5884
 16214 02b2 D0ED003A 		vldr.32	s7, [r0]
 16215              	.LVL1870:
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si5 = pCoef[2 * ia4 + 1];
 16216              		.loc 20 165 10 is_stmt 1 view .LVU5885
 16217              		.loc 20 165 21 is_stmt 0 view .LVU5886
 16218 02b6 0431     		adds	r1, r1, #4
 16219 02b8 3144     		add	r1, r1, r6
 16220              		.loc 20 165 14 view .LVU5887
 16221 02ba 91ED004A 		vldr.32	s8, [r1]
 16222              	.LVL1871:
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si6 = pCoef[2 * ia5 + 1];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 529


 16223              		.loc 20 166 10 is_stmt 1 view .LVU5888
 16224              		.loc 20 166 21 is_stmt 0 view .LVU5889
 16225 02be 0432     		adds	r2, r2, #4
 16226 02c0 3244     		add	r2, r2, r6
 16227              		.loc 20 166 14 view .LVU5890
 16228 02c2 D2ED004A 		vldr.32	s9, [r2]
 16229              	.LVL1872:
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si7 = pCoef[2 * ia6 + 1];
 16230              		.loc 20 167 10 is_stmt 1 view .LVU5891
 16231              		.loc 20 167 21 is_stmt 0 view .LVU5892
 16232 02c6 0433     		adds	r3, r3, #4
 16233 02c8 3344     		add	r3, r3, r6
 16234              		.loc 20 167 14 view .LVU5893
 16235 02ca 93ED005A 		vldr.32	s10, [r3]
 16236              	.LVL1873:
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          si8 = pCoef[2 * ia7 + 1];
 16237              		.loc 20 168 10 is_stmt 1 view .LVU5894
 16238              		.loc 20 168 21 is_stmt 0 view .LVU5895
 16239 02ce 0437     		adds	r7, r7, #4
 16240 02d0 3744     		add	r7, r7, r6
 16241              		.loc 20 168 14 view .LVU5896
 16242 02d2 D7ED005A 		vldr.32	s11, [r7]
 16243              	.LVL1874:
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          i1 = j;
 16244              		.loc 20 170 10 is_stmt 1 view .LVU5897
 16245              		.loc 20 170 13 is_stmt 0 view .LVU5898
 16246 02d6 0A9B     		ldr	r3, [sp, #40]
 16247 02d8 9A46     		mov	r10, r3
 16248              	.LVL1875:
 16249              	.L514:
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          do
 16250              		.loc 20 172 10 is_stmt 1 discriminator 1 view .LVU5899
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          {
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             /*  index calculation for the input */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i2 = i1 + n2;
 16251              		.loc 20 175 13 discriminator 1 view .LVU5900
 16252              		.loc 20 175 16 is_stmt 0 discriminator 1 view .LVU5901
 16253 02da 0AEB0800 		add	r0, r10, r8
 16254              	.LVL1876:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i3 = i2 + n2;
 16255              		.loc 20 176 13 is_stmt 1 discriminator 1 view .LVU5902
 16256              		.loc 20 176 16 is_stmt 0 discriminator 1 view .LVU5903
 16257 02de 0AEB4803 		add	r3, r10, r8, lsl #1
 16258              	.LVL1877:
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i4 = i3 + n2;
 16259              		.loc 20 177 13 is_stmt 1 discriminator 1 view .LVU5904
 16260              		.loc 20 177 16 is_stmt 0 discriminator 1 view .LVU5905
 16261 02e2 08EB0304 		add	r4, r8, r3
 16262              	.LVL1878:
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i5 = i4 + n2;
 16263              		.loc 20 178 13 is_stmt 1 discriminator 1 view .LVU5906
 16264              		.loc 20 178 16 is_stmt 0 discriminator 1 view .LVU5907
 16265 02e6 03EB4802 		add	r2, r3, r8, lsl #1
 16266              	.LVL1879:
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i6 = i5 + n2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 530


 16267              		.loc 20 179 13 is_stmt 1 discriminator 1 view .LVU5908
 16268              		.loc 20 179 16 is_stmt 0 discriminator 1 view .LVU5909
 16269 02ea 08EB0206 		add	r6, r8, r2
 16270              	.LVL1880:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i7 = i6 + n2;
 16271              		.loc 20 180 13 is_stmt 1 discriminator 1 view .LVU5910
 16272              		.loc 20 180 16 is_stmt 0 discriminator 1 view .LVU5911
 16273 02ee 02EB4801 		add	r1, r2, r8, lsl #1
 16274              	.LVL1881:
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i8 = i7 + n2;
 16275              		.loc 20 181 13 is_stmt 1 discriminator 1 view .LVU5912
 16276              		.loc 20 181 16 is_stmt 0 discriminator 1 view .LVU5913
 16277 02f2 08EB010B 		add	fp, r8, r1
 16278              	.LVL1882:
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r1 = pSrc[2 * i1] + pSrc[2 * i5];
 16279              		.loc 20 182 13 is_stmt 1 discriminator 1 view .LVU5914
 16280              		.loc 20 182 22 is_stmt 0 discriminator 1 view .LVU5915
 16281 02f6 4FEACA0E 		lsl	lr, r10, #3
 16282 02fa 09EBCA05 		add	r5, r9, r10, lsl #3
 16283 02fe 95ED009A 		vldr.32	s18, [r5]
 16284              		.loc 20 182 37 discriminator 1 view .LVU5916
 16285 0302 4FEAC20C 		lsl	ip, r2, #3
 16286 0306 09EBC202 		add	r2, r9, r2, lsl #3
 16287              	.LVL1883:
 16288              		.loc 20 182 37 discriminator 1 view .LVU5917
 16289 030a D2ED007A 		vldr.32	s15, [r2]
 16290              		.loc 20 182 16 discriminator 1 view .LVU5918
 16291 030e 79EE276A 		vadd.f32	s13, s18, s15
 16292              	.LVL1884:
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r5 = pSrc[2 * i1] - pSrc[2 * i5];
 16293              		.loc 20 183 13 is_stmt 1 discriminator 1 view .LVU5919
 16294              		.loc 20 183 16 is_stmt 0 discriminator 1 view .LVU5920
 16295 0312 39EE67AA 		vsub.f32	s20, s18, s15
 16296              	.LVL1885:
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r2 = pSrc[2 * i2] + pSrc[2 * i6];
 16297              		.loc 20 184 13 is_stmt 1 discriminator 1 view .LVU5921
 16298              		.loc 20 184 22 is_stmt 0 discriminator 1 view .LVU5922
 16299 0316 C700     		lsls	r7, r0, #3
 16300 0318 0197     		str	r7, [sp, #4]
 16301 031a 09EBC000 		add	r0, r9, r0, lsl #3
 16302              	.LVL1886:
 16303              		.loc 20 184 22 discriminator 1 view .LVU5923
 16304 031e 0290     		str	r0, [sp, #8]
 16305 0320 90ED006A 		vldr.32	s12, [r0]
 16306              		.loc 20 184 37 discriminator 1 view .LVU5924
 16307 0324 F000     		lsls	r0, r6, #3
 16308 0326 09EBC606 		add	r6, r9, r6, lsl #3
 16309              	.LVL1887:
 16310              		.loc 20 184 37 discriminator 1 view .LVU5925
 16311 032a 0396     		str	r6, [sp, #12]
 16312 032c D6ED007A 		vldr.32	s15, [r6]
 16313              		.loc 20 184 16 discriminator 1 view .LVU5926
 16314 0330 36EE277A 		vadd.f32	s14, s12, s15
 16315              	.LVL1888:
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r6 = pSrc[2 * i2] - pSrc[2 * i6];
 16316              		.loc 20 185 13 is_stmt 1 discriminator 1 view .LVU5927
 16317              		.loc 20 185 16 is_stmt 0 discriminator 1 view .LVU5928
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 531


 16318 0334 36EE67CA 		vsub.f32	s24, s12, s15
 16319              	.LVL1889:
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r3 = pSrc[2 * i3] + pSrc[2 * i7];
 16320              		.loc 20 186 13 is_stmt 1 discriminator 1 view .LVU5929
 16321              		.loc 20 186 22 is_stmt 0 discriminator 1 view .LVU5930
 16322 0338 DF00     		lsls	r7, r3, #3
 16323 033a 09EBC303 		add	r3, r9, r3, lsl #3
 16324              	.LVL1890:
 16325              		.loc 20 186 22 discriminator 1 view .LVU5931
 16326 033e 93ED006A 		vldr.32	s12, [r3]
 16327              		.loc 20 186 37 discriminator 1 view .LVU5932
 16328 0342 CE00     		lsls	r6, r1, #3
 16329 0344 09EBC101 		add	r1, r9, r1, lsl #3
 16330              	.LVL1891:
 16331              		.loc 20 186 37 discriminator 1 view .LVU5933
 16332 0348 0491     		str	r1, [sp, #16]
 16333 034a D1ED007A 		vldr.32	s15, [r1]
 16334              		.loc 20 186 16 discriminator 1 view .LVU5934
 16335 034e 76EE279A 		vadd.f32	s19, s12, s15
 16336              	.LVL1892:
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r7 = pSrc[2 * i3] - pSrc[2 * i7];
 16337              		.loc 20 187 13 is_stmt 1 discriminator 1 view .LVU5935
 16338              		.loc 20 187 16 is_stmt 0 discriminator 1 view .LVU5936
 16339 0352 76EE677A 		vsub.f32	s15, s12, s15
 16340              	.LVL1893:
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r4 = pSrc[2 * i4] + pSrc[2 * i8];
 16341              		.loc 20 188 13 is_stmt 1 discriminator 1 view .LVU5937
 16342              		.loc 20 188 22 is_stmt 0 discriminator 1 view .LVU5938
 16343 0356 E100     		lsls	r1, r4, #3
 16344 0358 09EBC404 		add	r4, r9, r4, lsl #3
 16345              	.LVL1894:
 16346              		.loc 20 188 22 discriminator 1 view .LVU5939
 16347 035c 0594     		str	r4, [sp, #20]
 16348 035e D4ED00AA 		vldr.32	s21, [r4]
 16349              		.loc 20 188 37 discriminator 1 view .LVU5940
 16350 0362 4FEACB04 		lsl	r4, fp, #3
 16351 0366 09EBCB0B 		add	fp, r9, fp, lsl #3
 16352              	.LVL1895:
 16353              		.loc 20 188 37 discriminator 1 view .LVU5941
 16354 036a 9BED006A 		vldr.32	s12, [fp]
 16355              		.loc 20 188 16 discriminator 1 view .LVU5942
 16356 036e 3AEE869A 		vadd.f32	s18, s21, s12
 16357              	.LVL1896:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r8 = pSrc[2 * i4] - pSrc[2 * i8];
 16358              		.loc 20 189 13 is_stmt 1 discriminator 1 view .LVU5943
 16359              		.loc 20 189 16 is_stmt 0 discriminator 1 view .LVU5944
 16360 0372 3AEEC66A 		vsub.f32	s12, s21, s12
 16361              	.LVL1897:
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t1 = r1 - r3;
 16362              		.loc 20 190 13 is_stmt 1 discriminator 1 view .LVU5945
 16363              		.loc 20 190 16 is_stmt 0 discriminator 1 view .LVU5946
 16364 0376 36EEE9DA 		vsub.f32	s26, s13, s19
 16365              	.LVL1898:
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r1 = r1 + r3;
 16366              		.loc 20 191 13 is_stmt 1 discriminator 1 view .LVU5947
 16367              		.loc 20 191 16 is_stmt 0 discriminator 1 view .LVU5948
 16368 037a 76EEA96A 		vadd.f32	s13, s13, s19
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 532


 16369              	.LVL1899:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r3 = r2 - r4;
 16370              		.loc 20 192 13 is_stmt 1 discriminator 1 view .LVU5949
 16371              		.loc 20 192 16 is_stmt 0 discriminator 1 view .LVU5950
 16372 037e 37EE49EA 		vsub.f32	s28, s14, s18
 16373              	.LVL1900:
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r2 = r2 + r4;
 16374              		.loc 20 193 13 is_stmt 1 discriminator 1 view .LVU5951
 16375              		.loc 20 193 16 is_stmt 0 discriminator 1 view .LVU5952
 16376 0382 37EE097A 		vadd.f32	s14, s14, s18
 16377              	.LVL1901:
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i1] = r1 + r2;
 16378              		.loc 20 194 13 is_stmt 1 discriminator 1 view .LVU5953
 16379              		.loc 20 194 31 is_stmt 0 discriminator 1 view .LVU5954
 16380 0386 36EE879A 		vadd.f32	s18, s13, s14
 16381              	.LVL1902:
 16382              		.loc 20 194 26 discriminator 1 view .LVU5955
 16383 038a 85ED009A 		vstr.32	s18, [r5]
 16384              	.LVL1903:
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r2 = r1 - r2;
 16385              		.loc 20 195 13 is_stmt 1 discriminator 1 view .LVU5956
 16386              		.loc 20 195 16 is_stmt 0 discriminator 1 view .LVU5957
 16387 038e 76EEC7EA 		vsub.f32	s29, s13, s14
 16388              	.LVL1904:
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 16389              		.loc 20 196 13 is_stmt 1 discriminator 1 view .LVU5958
 16390              		.loc 20 196 22 is_stmt 0 discriminator 1 view .LVU5959
 16391 0392 0EF1040E 		add	lr, lr, #4
 16392 0396 CE44     		add	lr, lr, r9
 16393 0398 9EED00BA 		vldr.32	s22, [lr]
 16394              		.loc 20 196 41 discriminator 1 view .LVU5960
 16395 039c 0CF1040C 		add	ip, ip, #4
 16396 03a0 CC44     		add	ip, ip, r9
 16397 03a2 DCED006A 		vldr.32	s13, [ip]
 16398              	.LVL1905:
 16399              		.loc 20 196 16 discriminator 1 view .LVU5961
 16400 03a6 3BEE267A 		vadd.f32	s14, s22, s13
 16401              	.LVL1906:
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 16402              		.loc 20 197 13 is_stmt 1 discriminator 1 view .LVU5962
 16403              		.loc 20 197 16 is_stmt 0 discriminator 1 view .LVU5963
 16404 03aa 3BEE66BA 		vsub.f32	s22, s22, s13
 16405              	.LVL1907:
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 16406              		.loc 20 198 13 is_stmt 1 discriminator 1 view .LVU5964
 16407              		.loc 20 198 22 is_stmt 0 discriminator 1 view .LVU5965
 16408 03ae 019D     		ldr	r5, [sp, #4]
 16409 03b0 0435     		adds	r5, r5, #4
 16410 03b2 4D44     		add	r5, r5, r9
 16411 03b4 D5ED00BA 		vldr.32	s23, [r5]
 16412              		.loc 20 198 41 discriminator 1 view .LVU5966
 16413 03b8 0430     		adds	r0, r0, #4
 16414 03ba 4844     		add	r0, r0, r9
 16415 03bc D0ED006A 		vldr.32	s13, [r0]
 16416              		.loc 20 198 16 discriminator 1 view .LVU5967
 16417 03c0 7BEEA6CA 		vadd.f32	s25, s23, s13
 16418              	.LVL1908:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 533


 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 16419              		.loc 20 199 13 is_stmt 1 discriminator 1 view .LVU5968
 16420              		.loc 20 199 16 is_stmt 0 discriminator 1 view .LVU5969
 16421 03c4 7BEEE6BA 		vsub.f32	s23, s23, s13
 16422              	.LVL1909:
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 16423              		.loc 20 200 13 is_stmt 1 discriminator 1 view .LVU5970
 16424              		.loc 20 200 22 is_stmt 0 discriminator 1 view .LVU5971
 16425 03c8 0437     		adds	r7, r7, #4
 16426 03ca 4F44     		add	r7, r7, r9
 16427 03cc D7ED00AA 		vldr.32	s21, [r7]
 16428              		.loc 20 200 41 discriminator 1 view .LVU5972
 16429 03d0 0436     		adds	r6, r6, #4
 16430 03d2 4E44     		add	r6, r6, r9
 16431 03d4 D6ED006A 		vldr.32	s13, [r6]
 16432              		.loc 20 200 16 discriminator 1 view .LVU5973
 16433 03d8 7AEEA69A 		vadd.f32	s19, s21, s13
 16434              	.LVL1910:
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 16435              		.loc 20 201 13 is_stmt 1 discriminator 1 view .LVU5974
 16436              		.loc 20 201 16 is_stmt 0 discriminator 1 view .LVU5975
 16437 03dc 7AEEE6AA 		vsub.f32	s21, s21, s13
 16438              	.LVL1911:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 16439              		.loc 20 202 13 is_stmt 1 discriminator 1 view .LVU5976
 16440              		.loc 20 202 22 is_stmt 0 discriminator 1 view .LVU5977
 16441 03e0 0431     		adds	r1, r1, #4
 16442 03e2 4944     		add	r1, r1, r9
 16443 03e4 91ED009A 		vldr.32	s18, [r1]
 16444              		.loc 20 202 41 discriminator 1 view .LVU5978
 16445 03e8 0434     		adds	r4, r4, #4
 16446 03ea 4C44     		add	r4, r4, r9
 16447 03ec D4ED006A 		vldr.32	s13, [r4]
 16448              		.loc 20 202 16 discriminator 1 view .LVU5979
 16449 03f0 79EE26DA 		vadd.f32	s27, s18, s13
 16450              	.LVL1912:
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 16451              		.loc 20 203 13 is_stmt 1 discriminator 1 view .LVU5980
 16452              		.loc 20 203 16 is_stmt 0 discriminator 1 view .LVU5981
 16453 03f4 79EE666A 		vsub.f32	s13, s18, s13
 16454              	.LVL1913:
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t2 = s1 - s3;
 16455              		.loc 20 204 13 is_stmt 1 discriminator 1 view .LVU5982
 16456              		.loc 20 204 16 is_stmt 0 discriminator 1 view .LVU5983
 16457 03f8 37EE699A 		vsub.f32	s18, s14, s19
 16458              	.LVL1914:
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s1 = s1 + s3;
 16459              		.loc 20 205 13 is_stmt 1 discriminator 1 view .LVU5984
 16460              		.loc 20 205 16 is_stmt 0 discriminator 1 view .LVU5985
 16461 03fc 37EE297A 		vadd.f32	s14, s14, s19
 16462              	.LVL1915:
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s3 = s2 - s4;
 16463              		.loc 20 206 13 is_stmt 1 discriminator 1 view .LVU5986
 16464              		.loc 20 206 16 is_stmt 0 discriminator 1 view .LVU5987
 16465 0400 7CEEED9A 		vsub.f32	s19, s25, s27
 16466              	.LVL1916:
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s2 = s2 + s4;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 534


 16467              		.loc 20 207 13 is_stmt 1 discriminator 1 view .LVU5988
 16468              		.loc 20 207 16 is_stmt 0 discriminator 1 view .LVU5989
 16469 0404 7CEEADCA 		vadd.f32	s25, s25, s27
 16470              	.LVL1917:
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r1 = t1 + s3;
 16471              		.loc 20 208 13 is_stmt 1 discriminator 1 view .LVU5990
 16472              		.loc 20 208 16 is_stmt 0 discriminator 1 view .LVU5991
 16473 0408 7DEE29DA 		vadd.f32	s27, s26, s19
 16474              	.LVL1918:
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t1 = t1 - s3;
 16475              		.loc 20 209 13 is_stmt 1 discriminator 1 view .LVU5992
 16476              		.loc 20 209 16 is_stmt 0 discriminator 1 view .LVU5993
 16477 040c 3DEE69DA 		vsub.f32	s26, s26, s19
 16478              	.LVL1919:
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i1 + 1] = s1 + s2;
 16479              		.loc 20 210 13 is_stmt 1 discriminator 1 view .LVU5994
 16480              		.loc 20 210 35 is_stmt 0 discriminator 1 view .LVU5995
 16481 0410 77EE2C9A 		vadd.f32	s19, s14, s25
 16482              	.LVL1920:
 16483              		.loc 20 210 30 discriminator 1 view .LVU5996
 16484 0414 CEED009A 		vstr.32	s19, [lr]
 16485              	.LVL1921:
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s2 = s1 - s2;
 16486              		.loc 20 211 13 is_stmt 1 discriminator 1 view .LVU5997
 16487              		.loc 20 211 16 is_stmt 0 discriminator 1 view .LVU5998
 16488 0418 37EE6C7A 		vsub.f32	s14, s14, s25
 16489              	.LVL1922:
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s1 = t2 - r3;
 16490              		.loc 20 212 13 is_stmt 1 discriminator 1 view .LVU5999
 16491              		.loc 20 212 16 is_stmt 0 discriminator 1 view .LVU6000
 16492 041c 79EE4E9A 		vsub.f32	s19, s18, s28
 16493              	.LVL1923:
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t2 = t2 + r3;
 16494              		.loc 20 213 13 is_stmt 1 discriminator 1 view .LVU6001
 16495              		.loc 20 213 16 is_stmt 0 discriminator 1 view .LVU6002
 16496 0420 3EEE099A 		vadd.f32	s18, s28, s18
 16497              	.LVL1924:
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co5 * r2;
 16498              		.loc 20 214 13 is_stmt 1 discriminator 1 view .LVU6003
 16499              		.loc 20 214 16 is_stmt 0 discriminator 1 view .LVU6004
 16500 0424 60EEAECA 		vmul.f32	s25, s1, s29
 16501              	.LVL1925:
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si5 * s2;
 16502              		.loc 20 215 13 is_stmt 1 discriminator 1 view .LVU6005
 16503              		.loc 20 215 16 is_stmt 0 discriminator 1 view .LVU6006
 16504 0428 24EE07EA 		vmul.f32	s28, s8, s14
 16505              	.LVL1926:
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co5 * s2;
 16506              		.loc 20 216 13 is_stmt 1 discriminator 1 view .LVU6007
 16507              		.loc 20 216 16 is_stmt 0 discriminator 1 view .LVU6008
 16508 042c 20EE877A 		vmul.f32	s14, s1, s14
 16509              	.LVL1927:
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si5 * r2;
 16510              		.loc 20 217 13 is_stmt 1 discriminator 1 view .LVU6009
 16511              		.loc 20 217 16 is_stmt 0 discriminator 1 view .LVU6010
 16512 0430 64EE2EEA 		vmul.f32	s29, s8, s29
 16513              	.LVL1928:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 535


 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i5]     = p1 + p2;
 16514              		.loc 20 218 13 is_stmt 1 discriminator 1 view .LVU6011
 16515              		.loc 20 218 35 is_stmt 0 discriminator 1 view .LVU6012
 16516 0434 7CEE8ECA 		vadd.f32	s25, s25, s28
 16517              	.LVL1929:
 16518              		.loc 20 218 30 discriminator 1 view .LVU6013
 16519 0438 C2ED00CA 		vstr.32	s25, [r2]
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i5 + 1] = p3 - p4;
 16520              		.loc 20 219 13 is_stmt 1 discriminator 1 view .LVU6014
 16521              		.loc 20 219 35 is_stmt 0 discriminator 1 view .LVU6015
 16522 043c 37EE6E7A 		vsub.f32	s14, s14, s29
 16523              	.LVL1930:
 16524              		.loc 20 219 30 discriminator 1 view .LVU6016
 16525 0440 8CED007A 		vstr.32	s14, [ip]
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co3 * r1;
 16526              		.loc 20 220 13 is_stmt 1 discriminator 1 view .LVU6017
 16527              		.loc 20 220 16 is_stmt 0 discriminator 1 view .LVU6018
 16528 0444 28EE2D7A 		vmul.f32	s14, s16, s27
 16529              	.LVL1931:
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si3 * s1;
 16530              		.loc 20 221 13 is_stmt 1 discriminator 1 view .LVU6019
 16531              		.loc 20 221 16 is_stmt 0 discriminator 1 view .LVU6020
 16532 0448 63EE29CA 		vmul.f32	s25, s6, s19
 16533              	.LVL1932:
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co3 * s1;
 16534              		.loc 20 222 13 is_stmt 1 discriminator 1 view .LVU6021
 16535              		.loc 20 222 16 is_stmt 0 discriminator 1 view .LVU6022
 16536 044c 68EE299A 		vmul.f32	s19, s16, s19
 16537              	.LVL1933:
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si3 * r1;
 16538              		.loc 20 223 13 is_stmt 1 discriminator 1 view .LVU6023
 16539              		.loc 20 223 16 is_stmt 0 discriminator 1 view .LVU6024
 16540 0450 63EE2DDA 		vmul.f32	s27, s6, s27
 16541              	.LVL1934:
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i3]     = p1 + p2;
 16542              		.loc 20 224 13 is_stmt 1 discriminator 1 view .LVU6025
 16543              		.loc 20 224 35 is_stmt 0 discriminator 1 view .LVU6026
 16544 0454 37EE2C7A 		vadd.f32	s14, s14, s25
 16545              	.LVL1935:
 16546              		.loc 20 224 30 discriminator 1 view .LVU6027
 16547 0458 83ED007A 		vstr.32	s14, [r3]
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i3 + 1] = p3 - p4;
 16548              		.loc 20 225 13 is_stmt 1 discriminator 1 view .LVU6028
 16549              		.loc 20 225 35 is_stmt 0 discriminator 1 view .LVU6029
 16550 045c 79EEED9A 		vsub.f32	s19, s19, s27
 16551              	.LVL1936:
 16552              		.loc 20 225 30 discriminator 1 view .LVU6030
 16553 0460 C7ED009A 		vstr.32	s19, [r7]
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co7 * t1;
 16554              		.loc 20 226 13 is_stmt 1 discriminator 1 view .LVU6031
 16555              		.loc 20 226 16 is_stmt 0 discriminator 1 view .LVU6032
 16556 0464 21EE8D7A 		vmul.f32	s14, s3, s26
 16557              	.LVL1937:
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si7 * t2;
 16558              		.loc 20 227 13 is_stmt 1 discriminator 1 view .LVU6033
 16559              		.loc 20 227 16 is_stmt 0 discriminator 1 view .LVU6034
 16560 0468 65EE099A 		vmul.f32	s19, s10, s18
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 536


 16561              	.LVL1938:
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co7 * t2;
 16562              		.loc 20 228 13 is_stmt 1 discriminator 1 view .LVU6035
 16563              		.loc 20 228 16 is_stmt 0 discriminator 1 view .LVU6036
 16564 046c 21EE899A 		vmul.f32	s18, s3, s18
 16565              	.LVL1939:
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si7 * t1;
 16566              		.loc 20 229 13 is_stmt 1 discriminator 1 view .LVU6037
 16567              		.loc 20 229 16 is_stmt 0 discriminator 1 view .LVU6038
 16568 0470 25EE0DDA 		vmul.f32	s26, s10, s26
 16569              	.LVL1940:
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i7]     = p1 + p2;
 16570              		.loc 20 230 13 is_stmt 1 discriminator 1 view .LVU6039
 16571              		.loc 20 230 35 is_stmt 0 discriminator 1 view .LVU6040
 16572 0474 37EE297A 		vadd.f32	s14, s14, s19
 16573              	.LVL1941:
 16574              		.loc 20 230 30 discriminator 1 view .LVU6041
 16575 0478 049A     		ldr	r2, [sp, #16]
 16576 047a 82ED007A 		vstr.32	s14, [r2]
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i7 + 1] = p3 - p4;
 16577              		.loc 20 231 13 is_stmt 1 discriminator 1 view .LVU6042
 16578              		.loc 20 231 35 is_stmt 0 discriminator 1 view .LVU6043
 16579 047e 39EE4D9A 		vsub.f32	s18, s18, s26
 16580              	.LVL1942:
 16581              		.loc 20 231 30 discriminator 1 view .LVU6044
 16582 0482 86ED009A 		vstr.32	s18, [r6]
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r1 = (r6 - r8) * C81;
 16583              		.loc 20 232 13 is_stmt 1 discriminator 1 view .LVU6045
 16584              		.loc 20 232 22 is_stmt 0 discriminator 1 view .LVU6046
 16585 0486 3CEE469A 		vsub.f32	s18, s24, s12
 16586              		.loc 20 232 16 discriminator 1 view .LVU6047
 16587 048a 9FED327A 		vldr.32	s14, .L518
 16588 048e 29EE079A 		vmul.f32	s18, s18, s14
 16589              	.LVL1943:
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r6 = (r6 + r8) * C81;
 16590              		.loc 20 233 13 is_stmt 1 discriminator 1 view .LVU6048
 16591              		.loc 20 233 22 is_stmt 0 discriminator 1 view .LVU6049
 16592 0492 3CEE066A 		vadd.f32	s12, s24, s12
 16593              	.LVL1944:
 16594              		.loc 20 233 16 discriminator 1 view .LVU6050
 16595 0496 26EE076A 		vmul.f32	s12, s12, s14
 16596              	.LVL1945:
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s1 = (s6 - s8) * C81;
 16597              		.loc 20 234 13 is_stmt 1 discriminator 1 view .LVU6051
 16598              		.loc 20 234 22 is_stmt 0 discriminator 1 view .LVU6052
 16599 049a 3BEEE6CA 		vsub.f32	s24, s23, s13
 16600              		.loc 20 234 16 discriminator 1 view .LVU6053
 16601 049e 2CEE07CA 		vmul.f32	s24, s24, s14
 16602              	.LVL1946:
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s6 = (s6 + s8) * C81;
 16603              		.loc 20 235 13 is_stmt 1 discriminator 1 view .LVU6054
 16604              		.loc 20 235 22 is_stmt 0 discriminator 1 view .LVU6055
 16605 04a2 7BEEA66A 		vadd.f32	s13, s23, s13
 16606              	.LVL1947:
 16607              		.loc 20 235 16 discriminator 1 view .LVU6056
 16608 04a6 66EE876A 		vmul.f32	s13, s13, s14
 16609              	.LVL1948:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 537


 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t1 = r5 - r1;
 16610              		.loc 20 236 13 is_stmt 1 discriminator 1 view .LVU6057
 16611              		.loc 20 236 16 is_stmt 0 discriminator 1 view .LVU6058
 16612 04aa 7AEE499A 		vsub.f32	s19, s20, s18
 16613              	.LVL1949:
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r5 = r5 + r1;
 16614              		.loc 20 237 13 is_stmt 1 discriminator 1 view .LVU6059
 16615              		.loc 20 237 16 is_stmt 0 discriminator 1 view .LVU6060
 16616 04ae 3AEE099A 		vadd.f32	s18, s20, s18
 16617              	.LVL1950:
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r8 = r7 - r6;
 16618              		.loc 20 238 13 is_stmt 1 discriminator 1 view .LVU6061
 16619              		.loc 20 238 16 is_stmt 0 discriminator 1 view .LVU6062
 16620 04b2 77EEC6BA 		vsub.f32	s23, s15, s12
 16621              	.LVL1951:
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r7 = r7 + r6;
 16622              		.loc 20 239 13 is_stmt 1 discriminator 1 view .LVU6063
 16623              		.loc 20 239 16 is_stmt 0 discriminator 1 view .LVU6064
 16624 04b6 77EE867A 		vadd.f32	s15, s15, s12
 16625              	.LVL1952:
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t2 = s5 - s1;
 16626              		.loc 20 240 13 is_stmt 1 discriminator 1 view .LVU6065
 16627              		.loc 20 240 16 is_stmt 0 discriminator 1 view .LVU6066
 16628 04ba 7BEE4CCA 		vsub.f32	s25, s22, s24
 16629              	.LVL1953:
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s5 = s5 + s1;
 16630              		.loc 20 241 13 is_stmt 1 discriminator 1 view .LVU6067
 16631              		.loc 20 241 16 is_stmt 0 discriminator 1 view .LVU6068
 16632 04be 3BEE0C6A 		vadd.f32	s12, s22, s24
 16633              	.LVL1954:
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s8 = s7 - s6;
 16634              		.loc 20 242 13 is_stmt 1 discriminator 1 view .LVU6069
 16635              		.loc 20 242 16 is_stmt 0 discriminator 1 view .LVU6070
 16636 04c2 3AEEE6AA 		vsub.f32	s20, s21, s13
 16637              	.LVL1955:
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s7 = s7 + s6;
 16638              		.loc 20 243 13 is_stmt 1 discriminator 1 view .LVU6071
 16639              		.loc 20 243 16 is_stmt 0 discriminator 1 view .LVU6072
 16640 04c6 7AEEA66A 		vadd.f32	s13, s21, s13
 16641              	.LVL1956:
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r1 = r5 + s7;
 16642              		.loc 20 244 13 is_stmt 1 discriminator 1 view .LVU6073
 16643              		.loc 20 244 16 is_stmt 0 discriminator 1 view .LVU6074
 16644 04ca 39EE26BA 		vadd.f32	s22, s18, s13
 16645              	.LVL1957:
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r5 = r5 - s7;
 16646              		.loc 20 245 13 is_stmt 1 discriminator 1 view .LVU6075
 16647              		.loc 20 245 16 is_stmt 0 discriminator 1 view .LVU6076
 16648 04ce 39EE667A 		vsub.f32	s14, s18, s13
 16649              	.LVL1958:
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             r6 = t1 + s8;
 16650              		.loc 20 246 13 is_stmt 1 discriminator 1 view .LVU6077
 16651              		.loc 20 246 16 is_stmt 0 discriminator 1 view .LVU6078
 16652 04d2 79EE8AAA 		vadd.f32	s21, s19, s20
 16653              	.LVL1959:
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t1 = t1 - s8;
 16654              		.loc 20 247 13 is_stmt 1 discriminator 1 view .LVU6079
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 538


 16655              		.loc 20 247 16 is_stmt 0 discriminator 1 view .LVU6080
 16656 04d6 79EECA9A 		vsub.f32	s19, s19, s20
 16657              	.LVL1960:
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s1 = s5 - r7;
 16658              		.loc 20 248 13 is_stmt 1 discriminator 1 view .LVU6081
 16659              		.loc 20 248 16 is_stmt 0 discriminator 1 view .LVU6082
 16660 04da 76EE676A 		vsub.f32	s13, s12, s15
 16661              	.LVL1961:
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s5 = s5 + r7;
 16662              		.loc 20 249 13 is_stmt 1 discriminator 1 view .LVU6083
 16663              		.loc 20 249 16 is_stmt 0 discriminator 1 view .LVU6084
 16664 04de 77EE867A 		vadd.f32	s15, s15, s12
 16665              	.LVL1962:
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             s6 = t2 - r8;
 16666              		.loc 20 250 13 is_stmt 1 discriminator 1 view .LVU6085
 16667              		.loc 20 250 16 is_stmt 0 discriminator 1 view .LVU6086
 16668 04e2 3CEEEBAA 		vsub.f32	s20, s25, s23
 16669              	.LVL1963:
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             t2 = t2 + r8;
 16670              		.loc 20 251 13 is_stmt 1 discriminator 1 view .LVU6087
 16671              		.loc 20 251 16 is_stmt 0 discriminator 1 view .LVU6088
 16672 04e6 3BEEAC9A 		vadd.f32	s18, s23, s25
 16673              	.LVL1964:
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co2 * r1;
 16674              		.loc 20 252 13 is_stmt 1 discriminator 1 view .LVU6089
 16675              		.loc 20 252 16 is_stmt 0 discriminator 1 view .LVU6090
 16676 04ea 28EE8B6A 		vmul.f32	s12, s17, s22
 16677              	.LVL1965:
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si2 * s1;
 16678              		.loc 20 253 13 is_stmt 1 discriminator 1 view .LVU6091
 16679              		.loc 20 253 16 is_stmt 0 discriminator 1 view .LVU6092
 16680 04ee 62EEA6BA 		vmul.f32	s23, s5, s13
 16681              	.LVL1966:
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co2 * s1;
 16682              		.loc 20 254 13 is_stmt 1 discriminator 1 view .LVU6093
 16683              		.loc 20 254 16 is_stmt 0 discriminator 1 view .LVU6094
 16684 04f2 68EEA66A 		vmul.f32	s13, s17, s13
 16685              	.LVL1967:
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si2 * r1;
 16686              		.loc 20 255 13 is_stmt 1 discriminator 1 view .LVU6095
 16687              		.loc 20 255 16 is_stmt 0 discriminator 1 view .LVU6096
 16688 04f6 22EE8BBA 		vmul.f32	s22, s5, s22
 16689              	.LVL1968:
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i2]     = p1 + p2;
 16690              		.loc 20 256 13 is_stmt 1 discriminator 1 view .LVU6097
 16691              		.loc 20 256 35 is_stmt 0 discriminator 1 view .LVU6098
 16692 04fa 36EE2B6A 		vadd.f32	s12, s12, s23
 16693              	.LVL1969:
 16694              		.loc 20 256 30 discriminator 1 view .LVU6099
 16695 04fe 029B     		ldr	r3, [sp, #8]
 16696 0500 83ED006A 		vstr.32	s12, [r3]
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i2 + 1] = p3 - p4;
 16697              		.loc 20 257 13 is_stmt 1 discriminator 1 view .LVU6100
 16698              		.loc 20 257 35 is_stmt 0 discriminator 1 view .LVU6101
 16699 0504 76EECB6A 		vsub.f32	s13, s13, s22
 16700              	.LVL1970:
 16701              		.loc 20 257 30 discriminator 1 view .LVU6102
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 539


 16702 0508 C5ED006A 		vstr.32	s13, [r5]
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co8 * r5;
 16703              		.loc 20 258 13 is_stmt 1 discriminator 1 view .LVU6103
 16704              		.loc 20 258 16 is_stmt 0 discriminator 1 view .LVU6104
 16705 050c 62EE076A 		vmul.f32	s13, s4, s14
 16706              	.LVL1971:
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si8 * s5;
 16707              		.loc 20 259 13 is_stmt 1 discriminator 1 view .LVU6105
 16708              		.loc 20 259 16 is_stmt 0 discriminator 1 view .LVU6106
 16709 0510 25EEA7BA 		vmul.f32	s22, s11, s15
 16710              	.LVL1972:
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co8 * s5;
 16711              		.loc 20 260 13 is_stmt 1 discriminator 1 view .LVU6107
 16712              		.loc 20 260 16 is_stmt 0 discriminator 1 view .LVU6108
 16713 0514 62EE277A 		vmul.f32	s15, s4, s15
 16714              	.LVL1973:
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si8 * r5;
 16715              		.loc 20 261 13 is_stmt 1 discriminator 1 view .LVU6109
 16716              		.loc 20 261 16 is_stmt 0 discriminator 1 view .LVU6110
 16717 0518 25EE876A 		vmul.f32	s12, s11, s14
 16718              	.LVL1974:
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i8]     = p1 + p2;
 16719              		.loc 20 262 13 is_stmt 1 discriminator 1 view .LVU6111
 16720              		.loc 20 262 35 is_stmt 0 discriminator 1 view .LVU6112
 16721 051c 36EE8B7A 		vadd.f32	s14, s13, s22
 16722              	.LVL1975:
 16723              		.loc 20 262 30 discriminator 1 view .LVU6113
 16724 0520 8BED007A 		vstr.32	s14, [fp]
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i8 + 1] = p3 - p4;
 16725              		.loc 20 263 13 is_stmt 1 discriminator 1 view .LVU6114
 16726              		.loc 20 263 35 is_stmt 0 discriminator 1 view .LVU6115
 16727 0524 77EEC67A 		vsub.f32	s15, s15, s12
 16728              	.LVL1976:
 16729              		.loc 20 263 30 discriminator 1 view .LVU6116
 16730 0528 C4ED007A 		vstr.32	s15, [r4]
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co6 * r6;
 16731              		.loc 20 264 13 is_stmt 1 discriminator 1 view .LVU6117
 16732              		.loc 20 264 16 is_stmt 0 discriminator 1 view .LVU6118
 16733 052c 61EE2A7A 		vmul.f32	s15, s2, s21
 16734              	.LVL1977:
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si6 * s6;
 16735              		.loc 20 265 13 is_stmt 1 discriminator 1 view .LVU6119
 16736              		.loc 20 265 16 is_stmt 0 discriminator 1 view .LVU6120
 16737 0530 24EE8A6A 		vmul.f32	s12, s9, s20
 16738              	.LVL1978:
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co6 * s6;
 16739              		.loc 20 266 13 is_stmt 1 discriminator 1 view .LVU6121
 16740              		.loc 20 266 16 is_stmt 0 discriminator 1 view .LVU6122
 16741 0534 21EE0A7A 		vmul.f32	s14, s2, s20
 16742              	.LVL1979:
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si6 * r6;
 16743              		.loc 20 267 13 is_stmt 1 discriminator 1 view .LVU6123
 16744              		.loc 20 267 16 is_stmt 0 discriminator 1 view .LVU6124
 16745 0538 64EEAA6A 		vmul.f32	s13, s9, s21
 16746              	.LVL1980:
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i6]     = p1 + p2;
 16747              		.loc 20 268 13 is_stmt 1 discriminator 1 view .LVU6125
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 540


 16748              		.loc 20 268 35 is_stmt 0 discriminator 1 view .LVU6126
 16749 053c 77EE867A 		vadd.f32	s15, s15, s12
 16750              	.LVL1981:
 16751              		.loc 20 268 30 discriminator 1 view .LVU6127
 16752 0540 039E     		ldr	r6, [sp, #12]
 16753 0542 C6ED007A 		vstr.32	s15, [r6]
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i6 + 1] = p3 - p4;
 16754              		.loc 20 269 13 is_stmt 1 discriminator 1 view .LVU6128
 16755              		.loc 20 269 35 is_stmt 0 discriminator 1 view .LVU6129
 16756 0546 37EE667A 		vsub.f32	s14, s14, s13
 16757              	.LVL1982:
 16758              		.loc 20 269 30 discriminator 1 view .LVU6130
 16759 054a 80ED007A 		vstr.32	s14, [r0]
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p1 = co4 * t1;
 16760              		.loc 20 270 13 is_stmt 1 discriminator 1 view .LVU6131
 16761              		.loc 20 270 16 is_stmt 0 discriminator 1 view .LVU6132
 16762 054e 60EE296A 		vmul.f32	s13, s0, s19
 16763 0552 01E0     		b	.L519
 16764              	.L520:
 16765              		.align	2
 16766              	.L518:
 16767 0554 F304353F 		.word	1060439283
 16768              	.L519:
 16769              	.LVL1983:
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p2 = si4 * t2;
 16770              		.loc 20 271 13 is_stmt 1 discriminator 1 view .LVU6133
 16771              		.loc 20 271 16 is_stmt 0 discriminator 1 view .LVU6134
 16772 0558 23EE896A 		vmul.f32	s12, s7, s18
 16773              	.LVL1984:
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p3 = co4 * t2;
 16774              		.loc 20 272 13 is_stmt 1 discriminator 1 view .LVU6135
 16775              		.loc 20 272 16 is_stmt 0 discriminator 1 view .LVU6136
 16776 055c 60EE097A 		vmul.f32	s15, s0, s18
 16777              	.LVL1985:
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             p4 = si4 * t1;
 16778              		.loc 20 273 13 is_stmt 1 discriminator 1 view .LVU6137
 16779              		.loc 20 273 16 is_stmt 0 discriminator 1 view .LVU6138
 16780 0560 23EEA97A 		vmul.f32	s14, s7, s19
 16781              	.LVL1986:
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i4]     = p1 + p2;
 16782              		.loc 20 274 13 is_stmt 1 discriminator 1 view .LVU6139
 16783              		.loc 20 274 35 is_stmt 0 discriminator 1 view .LVU6140
 16784 0564 76EE866A 		vadd.f32	s13, s13, s12
 16785              	.LVL1987:
 16786              		.loc 20 274 30 discriminator 1 view .LVU6141
 16787 0568 059C     		ldr	r4, [sp, #20]
 16788 056a C4ED006A 		vstr.32	s13, [r4]
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             pSrc[2 * i4 + 1] = p3 - p4;
 16789              		.loc 20 275 13 is_stmt 1 discriminator 1 view .LVU6142
 16790              		.loc 20 275 35 is_stmt 0 discriminator 1 view .LVU6143
 16791 056e 77EEC77A 		vsub.f32	s15, s15, s14
 16792              	.LVL1988:
 16793              		.loc 20 275 30 discriminator 1 view .LVU6144
 16794 0572 C1ED007A 		vstr.32	s15, [r1]
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****             i1 += n1;
 16795              		.loc 20 277 13 is_stmt 1 discriminator 1 view .LVU6145
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 541


 16796              		.loc 20 277 16 is_stmt 0 discriminator 1 view .LVU6146
 16797 0576 069B     		ldr	r3, [sp, #24]
 16798 0578 9A44     		add	r10, r10, r3
 16799              	.LVL1989:
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          } while (i1 < fftLen);
 16800              		.loc 20 278 18 is_stmt 1 discriminator 1 view .LVU6147
 16801              		.loc 20 278 10 is_stmt 0 discriminator 1 view .LVU6148
 16802 057a 079B     		ldr	r3, [sp, #28]
 16803 057c 5345     		cmp	r3, r10
 16804 057e 3FF6ACAE 		bhi	.L514
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****          j++;
 16805              		.loc 20 280 10 is_stmt 1 view .LVU6149
 16806              		.loc 20 280 11 is_stmt 0 view .LVU6150
 16807 0582 0A9B     		ldr	r3, [sp, #40]
 16808 0584 0133     		adds	r3, r3, #1
 16809 0586 0A93     		str	r3, [sp, #40]
 16810              	.LVL1990:
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       } while (j < n2);
 16811              		.loc 20 281 15 is_stmt 1 view .LVU6151
 16812              		.loc 20 281 7 is_stmt 0 view .LVU6152
 16813 0588 9845     		cmp	r8, r3
 16814 058a 3FF652AE 		bhi	.L515
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** 
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       twidCoefModifier <<= 3;
 16815              		.loc 20 283 7 is_stmt 1 view .LVU6153
 16816              		.loc 20 283 24 is_stmt 0 view .LVU6154
 16817 058e 0B9B     		ldr	r3, [sp, #44]
 16818              	.LVL1991:
 16819              		.loc 20 283 24 view .LVU6155
 16820 0590 DB00     		lsls	r3, r3, #3
 16821 0592 9BB2     		uxth	r3, r3
 16822 0594 0B93     		str	r3, [sp, #44]
 16823              	.LVL1992:
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****    } while (n2 > 7);
 16824              		.loc 20 284 12 is_stmt 1 view .LVU6156
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       i1 = 0;
 16825              		.loc 20 69 10 is_stmt 0 view .LVU6157
 16826 0596 CDF81880 		str	r8, [sp, #24]
 16827              	.LVL1993:
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c ****       i1 = 0;
 16828              		.loc 20 69 10 view .LVU6158
 16829 059a 3BE5     		b	.L516
 16830              	.LVL1994:
 16831              	.L511:
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix8_f32.c **** }
 16832              		.loc 20 285 1 view .LVU6159
 16833 059c 0DB0     		add	sp, sp, #52
 16834              	.LCFI89:
 16835              		.cfi_def_cfa_offset 92
 16836              		@ sp needed
 16837 059e BDEC0E8B 		vldm	sp!, {d8-d14}
 16838              	.LCFI90:
 16839              		.cfi_restore 92
 16840              		.cfi_restore 93
 16841              		.cfi_restore 90
 16842              		.cfi_restore 91
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 542


 16843              		.cfi_restore 88
 16844              		.cfi_restore 89
 16845              		.cfi_restore 86
 16846              		.cfi_restore 87
 16847              		.cfi_restore 84
 16848              		.cfi_restore 85
 16849              		.cfi_restore 82
 16850              		.cfi_restore 83
 16851              		.cfi_restore 80
 16852              		.cfi_restore 81
 16853              		.cfi_def_cfa_offset 36
 16854 05a2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 16855              		.loc 20 285 1 view .LVU6160
 16856              		.cfi_endproc
 16857              	.LFE160:
 16859 05a6 00BF     		.section	.text.arm_cfft_radix8by2_f32,"ax",%progbits
 16860              		.align	1
 16861              		.global	arm_cfft_radix8by2_f32
 16862              		.syntax unified
 16863              		.thumb
 16864              		.thumb_func
 16866              	arm_cfft_radix8by2_f32:
 16867              	.LVL1995:
 16868              	.LFB126:
 16869              		.file 21 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Title:        arm_cfft_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Description:  Combined Radix Decimation in Frequency CFFT Floating point processing function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 543


  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** #include "arm_helium_utils.h"
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** #include "arm_vec_fft.h"
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** #include "arm_mve_tables.h"
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** static float32_t arm_inverse_fft_length_f32(uint16_t fftLen)
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** {
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   float32_t retValue=1.0;
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   switch (fftLen)
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   {
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 4096U:
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     retValue = 0.000244140625;
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 2048U:
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     retValue = 0.00048828125;
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 1024U:
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     retValue = 0.0009765625f;
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 512U:
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     retValue = 0.001953125;
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 256U:
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     retValue = 0.00390625f;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 128U:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     retValue = 0.0078125;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 64U:
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     retValue = 0.015625f;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 32U:
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     retValue = 0.03125;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 16U:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     retValue = 0.0625f;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   default:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   }
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   return(retValue);
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** }
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 544


  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** static void _arm_radix4_butterfly_f32_mve(const arm_cfft_instance_f32 * S,float32_t * pSrc, uint32_
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** {
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     f32x4_t vecTmp0, vecTmp1;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     f32x4_t vecSum0, vecDiff0, vecSum1, vecDiff1;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     f32x4_t vecA, vecB, vecC, vecD;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t  blkCnt;
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t  n1, n2;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t  stage = 0;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     int32_t  iter = 1;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     static const uint32_t strides[4] = {
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         (0 - 16) * sizeof(q31_t *),
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         (1 - 16) * sizeof(q31_t *),
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         (8 - 16) * sizeof(q31_t *),
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         (9 - 16) * sizeof(q31_t *)
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     };
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     n2 = fftLen;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     n1 = n2;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     n2 >>= 2u;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     for (int k = fftLen / 4u; k > 1; k >>= 2)
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         for (int i = 0; i < iter; i++)
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t const     *p_rearranged_twiddle_tab_stride1 =
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                                 &S->rearranged_twiddle_stride1[
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                                 S->rearranged_twiddle_tab_stride1_arr[stage]];
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t const     *p_rearranged_twiddle_tab_stride2 =
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                                 &S->rearranged_twiddle_stride2[
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                                 S->rearranged_twiddle_tab_stride2_arr[stage]];
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t const     *p_rearranged_twiddle_tab_stride3 =
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                                 &S->rearranged_twiddle_stride3[
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                                 S->rearranged_twiddle_tab_stride3_arr[stage]];
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t const    *pW1, *pW2, *pW3;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t           *inA = pSrc + CMPLX_DIM * i * n1;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t           *inB = inA + n2 * CMPLX_DIM;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t           *inC = inB + n2 * CMPLX_DIM;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t           *inD = inC + n2 * CMPLX_DIM;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             f32x4_t            vecW;
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pW1 = p_rearranged_twiddle_tab_stride1;
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pW2 = p_rearranged_twiddle_tab_stride2;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pW3 = p_rearranged_twiddle_tab_stride3;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             blkCnt = n2 / 2;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             /*
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****              * load 2 f32 complex pair
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****              */
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             vecA = vldrwq_f32(inA);
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             vecC = vldrwq_f32(inC);
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             while (blkCnt > 0U)
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             {
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecB = vldrwq_f32(inB);
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecD = vldrwq_f32(inD);
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 545


 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecSum0 = vecA + vecC;  /* vecSum0 = vaddq(vecA, vecC) */
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecDiff0 = vecA - vecC; /* vecSum0 = vsubq(vecA, vecC) */
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecSum1 = vecB + vecD;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecDiff1 = vecB - vecD;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 1 1 1 ] * [ A B C D ]' .* 1
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp0 = vecSum0 + vecSum1;
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vst1q(inA, vecTmp0);
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 inA += 4;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 -1 1 -1 ] * [ A B C D ]'
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp0 = vecSum0 - vecSum1;
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 -1 1 -1 ] * [ A B C D ]'.* W2
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecW = vld1q(pW2);
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 pW2 += 4;
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp1 = MVE_CMPLX_MULT_FLT_Conj_AxB(vecW, vecTmp0);
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vst1q(inB, vecTmp1);
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 inB += 4;
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 -i -1 +i ] * [ A B C D ]'
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp0 = MVE_CMPLX_SUB_A_ixB(vecDiff0, vecDiff1);
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 -i -1 +i ] * [ A B C D ]'.* W1
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecW = vld1q(pW1);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 pW1 +=4;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp1 = MVE_CMPLX_MULT_FLT_Conj_AxB(vecW, vecTmp0);
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vst1q(inC, vecTmp1);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 inC += 4;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 +i -1 -i ] * [ A B C D ]'
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp0 = MVE_CMPLX_ADD_A_ixB(vecDiff0, vecDiff1);
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 +i -1 -i ] * [ A B C D ]'.* W3
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecW = vld1q(pW3);
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 pW3 += 4;
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp1 = MVE_CMPLX_MULT_FLT_Conj_AxB(vecW, vecTmp0);
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vst1q(inD, vecTmp1);
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 inD += 4;
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecA = vldrwq_f32(inA);
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecC = vldrwq_f32(inC);
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 blkCnt--;
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             }
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 546


 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         n1 = n2;
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         n2 >>= 2u;
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         iter = iter << 2;
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         stage++;
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /*
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****      * start of Last stage process
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****      */
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32x4_t vecScGathAddr = vld1q_u32(strides);
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     vecScGathAddr = vecScGathAddr + (uint32_t) pSrc;
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* load scheduling */
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     vecA = vldrwq_gather_base_wb_f32(&vecScGathAddr, 64);
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     vecC = vldrwq_gather_base_f32(vecScGathAddr, 16);
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     blkCnt = (fftLen >> 3);
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     while (blkCnt > 0U)
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecSum0 = vecA + vecC;  /* vecSum0 = vaddq(vecA, vecC) */
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecDiff0 = vecA - vecC; /* vecSum0 = vsubq(vecA, vecC) */
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecB = vldrwq_gather_base_f32(vecScGathAddr, 8);
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecD = vldrwq_gather_base_f32(vecScGathAddr, 24);
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecSum1 = vecB + vecD;
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecDiff1 = vecB - vecD;
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         /* pre-load for next iteration */
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecA = vldrwq_gather_base_wb_f32(&vecScGathAddr, 64);
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecC = vldrwq_gather_base_f32(vecScGathAddr, 16);
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTmp0 = vecSum0 + vecSum1;
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vstrwq_scatter_base_f32(vecScGathAddr, -64, vecTmp0);
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTmp0 = vecSum0 - vecSum1;
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vstrwq_scatter_base_f32(vecScGathAddr, -64 + 8, vecTmp0);
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTmp0 = MVE_CMPLX_SUB_A_ixB(vecDiff0, vecDiff1);
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vstrwq_scatter_base_f32(vecScGathAddr, -64 + 16, vecTmp0);
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTmp0 = MVE_CMPLX_ADD_A_ixB(vecDiff0, vecDiff1);
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vstrwq_scatter_base_f32(vecScGathAddr, -64 + 24, vecTmp0);
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         blkCnt--;
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /*
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****      * End of last stage process
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****      */
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** }
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** static void arm_cfft_radix4by2_f32_mve(const arm_cfft_instance_f32 * S, float32_t *pSrc, uint32_t f
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** {
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t const *pCoefVec;
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t const  *pCoef = S->pTwiddle;
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t        *pIn0, *pIn1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 547


 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t          n2;
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t          blkCnt;
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     f32x4_t         vecIn0, vecIn1, vecSum, vecDiff;
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     f32x4_t         vecCmplxTmp, vecTw;
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     n2 = fftLen >> 1;
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pIn0 = pSrc;
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pIn1 = pSrc + fftLen;
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pCoefVec = pCoef;
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     blkCnt = n2 / 2;
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     while (blkCnt > 0U)
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecIn0 = *(f32x4_t *) pIn0;
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecIn1 = *(f32x4_t *) pIn1;
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTw = vld1q(pCoefVec);
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         pCoefVec += 4;
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecSum = vecIn0 + vecIn1;
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecDiff = vecIn0 - vecIn1;
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecCmplxTmp = MVE_CMPLX_MULT_FLT_Conj_AxB(vecTw, vecDiff);
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vst1q(pIn0, vecSum);
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         pIn0 += 4;
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vst1q(pIn1, vecCmplxTmp);
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         pIn1 += 4;
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         blkCnt--;
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     _arm_radix4_butterfly_f32_mve(S, pSrc, n2);
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     _arm_radix4_butterfly_f32_mve(S, pSrc + fftLen, n2);
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pIn0 = pSrc;
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** }
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** static void _arm_radix4_butterfly_inverse_f32_mve(const arm_cfft_instance_f32 * S,float32_t * pSrc,
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** {
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     f32x4_t vecTmp0, vecTmp1;
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     f32x4_t vecSum0, vecDiff0, vecSum1, vecDiff1;
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     f32x4_t vecA, vecB, vecC, vecD;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     f32x4_t vecW;
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t  blkCnt;
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t  n1, n2;
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t  stage = 0;
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     int32_t  iter = 1;
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     static const uint32_t strides[4] = {
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         (0 - 16) * sizeof(q31_t *),
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         (1 - 16) * sizeof(q31_t *),
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         (8 - 16) * sizeof(q31_t *),
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         (9 - 16) * sizeof(q31_t *)
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     };
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     n2 = fftLen;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 548


 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     n1 = n2;
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     n2 >>= 2u;
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     for (int k = fftLen / 4; k > 1; k >>= 2)
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         for (int i = 0; i < iter; i++)
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t const *p_rearranged_twiddle_tab_stride1 =
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                     &S->rearranged_twiddle_stride1[
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                     S->rearranged_twiddle_tab_stride1_arr[stage]];
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t const *p_rearranged_twiddle_tab_stride2 =
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                     &S->rearranged_twiddle_stride2[
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                     S->rearranged_twiddle_tab_stride2_arr[stage]];
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t const *p_rearranged_twiddle_tab_stride3 =
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                     &S->rearranged_twiddle_stride3[
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                     S->rearranged_twiddle_tab_stride3_arr[stage]];
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t const *pW1, *pW2, *pW3;
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t *inA = pSrc + CMPLX_DIM * i * n1;
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t *inB = inA + n2 * CMPLX_DIM;
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t *inC = inB + n2 * CMPLX_DIM;
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             float32_t *inD = inC + n2 * CMPLX_DIM;
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pW1 = p_rearranged_twiddle_tab_stride1;
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pW2 = p_rearranged_twiddle_tab_stride2;
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pW3 = p_rearranged_twiddle_tab_stride3;
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             blkCnt = n2 / 2;
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             /*
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****              * load 2 f32 complex pair
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****              */
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             vecA = vldrwq_f32(inA);
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             vecC = vldrwq_f32(inC);
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             while (blkCnt > 0U)
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             {
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecB = vldrwq_f32(inB);
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecD = vldrwq_f32(inD);
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecSum0 = vecA + vecC;  /* vecSum0 = vaddq(vecA, vecC) */
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecDiff0 = vecA - vecC; /* vecSum0 = vsubq(vecA, vecC) */
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecSum1 = vecB + vecD;
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecDiff1 = vecB - vecD;
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 1 1 1 ] * [ A B C D ]' .* 1
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp0 = vecSum0 + vecSum1;
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vst1q(inA, vecTmp0);
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 inA += 4;
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 -1 1 -1 ] * [ A B C D ]'
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp0 = vecSum0 - vecSum1;
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 -1 1 -1 ] * [ A B C D ]'.* W1
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecW = vld1q(pW2);
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 pW2 += 4;
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp1 = MVE_CMPLX_MULT_FLT_AxB(vecW, vecTmp0);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 549


 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vst1q(inB, vecTmp1);
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 inB += 4;
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 -i -1 +i ] * [ A B C D ]'
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp0 = MVE_CMPLX_ADD_A_ixB(vecDiff0, vecDiff1);
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 -i -1 +i ] * [ A B C D ]'.* W2
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecW = vld1q(pW1);
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 pW1 += 4;
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp1 = MVE_CMPLX_MULT_FLT_AxB(vecW, vecTmp0);
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vst1q(inC, vecTmp1);
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 inC += 4;
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 +i -1 -i ] * [ A B C D ]'
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp0 = MVE_CMPLX_SUB_A_ixB(vecDiff0, vecDiff1);
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 /*
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  * [ 1 +i -1 -i ] * [ A B C D ]'.* W3
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                  */
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecW = vld1q(pW3);
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 pW3 += 4;
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecTmp1 = MVE_CMPLX_MULT_FLT_AxB(vecW, vecTmp0);
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vst1q(inD, vecTmp1);
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 inD += 4;
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecA = vldrwq_f32(inA);
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 vecC = vldrwq_f32(inC);
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 blkCnt--;
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             }
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         }
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         n1 = n2;
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         n2 >>= 2u;
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         iter = iter << 2;
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         stage++;
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /*
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****      * start of Last stage process
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****      */
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32x4_t vecScGathAddr = vld1q_u32 (strides);
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     vecScGathAddr = vecScGathAddr + (uint32_t) pSrc;
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /*
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****      * load scheduling
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****      */
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     vecA = vldrwq_gather_base_wb_f32(&vecScGathAddr, 64);
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     vecC = vldrwq_gather_base_f32(vecScGathAddr, 16);
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     blkCnt = (fftLen >> 3);
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     while (blkCnt > 0U)
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecSum0 = vecA + vecC;  /* vecSum0 = vaddq(vecA, vecC) */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 550


 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecDiff0 = vecA - vecC; /* vecSum0 = vsubq(vecA, vecC) */
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecB = vldrwq_gather_base_f32(vecScGathAddr, 8);
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecD = vldrwq_gather_base_f32(vecScGathAddr, 24);
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecSum1 = vecB + vecD;
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecDiff1 = vecB - vecD;
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecA = vldrwq_gather_base_wb_f32(&vecScGathAddr, 64);
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecC = vldrwq_gather_base_f32(vecScGathAddr, 16);
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTmp0 = vecSum0 + vecSum1;
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTmp0 = vecTmp0 * onebyfftLen;
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vstrwq_scatter_base_f32(vecScGathAddr, -64, vecTmp0);
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTmp0 = vecSum0 - vecSum1;
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTmp0 = vecTmp0 * onebyfftLen;
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vstrwq_scatter_base_f32(vecScGathAddr, -64 + 8, vecTmp0);
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTmp0 = MVE_CMPLX_ADD_A_ixB(vecDiff0, vecDiff1);
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTmp0 = vecTmp0 * onebyfftLen;
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vstrwq_scatter_base_f32(vecScGathAddr, -64 + 16, vecTmp0);
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTmp0 = MVE_CMPLX_SUB_A_ixB(vecDiff0, vecDiff1);
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTmp0 = vecTmp0 * onebyfftLen;
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vstrwq_scatter_base_f32(vecScGathAddr, -64 + 24, vecTmp0);
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         blkCnt--;
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /*
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****      * End of last stage process
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****      */
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** }
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** static void arm_cfft_radix4by2_inverse_f32_mve(const arm_cfft_instance_f32 * S,float32_t *pSrc, uin
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** {
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t const *pCoefVec;
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t const  *pCoef = S->pTwiddle;
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t        *pIn0, *pIn1;
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t          n2;
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t         onebyfftLen = arm_inverse_fft_length_f32(fftLen);
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t          blkCnt;
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     f32x4_t         vecIn0, vecIn1, vecSum, vecDiff;
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     f32x4_t         vecCmplxTmp, vecTw;
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     n2 = fftLen >> 1;
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pIn0 = pSrc;
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pIn1 = pSrc + fftLen;
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pCoefVec = pCoef;
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     blkCnt = n2 / 2;
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     while (blkCnt > 0U)
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecIn0 = *(f32x4_t *) pIn0;
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecIn1 = *(f32x4_t *) pIn1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 551


 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecTw = vld1q(pCoefVec);
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         pCoefVec += 4;
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecSum = vecIn0 + vecIn1;
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecDiff = vecIn0 - vecIn1;
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vecCmplxTmp = MVE_CMPLX_MULT_FLT_AxB(vecTw, vecDiff);
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vst1q(pIn0, vecSum);
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         pIn0 += 4;
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         vst1q(pIn1, vecCmplxTmp);
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         pIn1 += 4;
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         blkCnt--;
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     _arm_radix4_butterfly_inverse_f32_mve(S, pSrc, n2, onebyfftLen);
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     _arm_radix4_butterfly_inverse_f32_mve(S, pSrc + fftLen, n2, onebyfftLen);
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** }
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** /**
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @addtogroup ComplexFFT
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @{
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  */
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** /**
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @brief         Processing function for the floating-point complex FFT.
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @param[in]     S              points to an instance of the floating-point CFFT structure
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @param[in,out] p1             points to the complex data buffer of size <code>2*fftLen</code>. Pr
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @param[in]     ifftFlag       flag that selects transform direction
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    - value = 0: forward transform
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    - value = 1: inverse transform
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    - value = 0: disables bit reversal of output
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    - value = 1: enables bit reversal of output
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @return        none
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  */
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** void arm_cfft_f32(
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   const arm_cfft_instance_f32 * S,
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         float32_t * pSrc,
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         uint8_t ifftFlag,
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         uint8_t bitReverseFlag)
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** {
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         uint32_t fftLen = S->fftLen;
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         if (ifftFlag == 1U) {
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             switch (fftLen) {
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 16:
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 64:
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 256:
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 1024:
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 4096:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 552


 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 _arm_radix4_butterfly_inverse_f32_mve(S, pSrc, fftLen, arm_inverse_fft_length_f32(S
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 break;
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 32:
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 128:
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 512:
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 2048:
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 arm_cfft_radix4by2_inverse_f32_mve(S, pSrc, fftLen);
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 break;
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             }
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         } else {
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             switch (fftLen) {
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 16:
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 64:
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 256:
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 1024:
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 4096:
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 _arm_radix4_butterfly_f32_mve(S, pSrc, fftLen);
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 break;
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 32:
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 128:
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 512:
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             case 2048:
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 arm_cfft_radix4by2_f32_mve(S, pSrc, fftLen);
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                 break;
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             }
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         }
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         if (bitReverseFlag)
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****             arm_bitreversal_32_inpl_mve((uint32_t*)pSrc, S->bitRevLength, S->pBitRevTable);
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         }
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** }
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** #else
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** extern void arm_radix8_butterfly_f32(
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         float32_t * pSrc,
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         uint16_t fftLen,
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   const float32_t * pCoef,
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         uint16_t twidCoefModifier);
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** extern void arm_bitreversal_32(
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         uint32_t * pSrc,
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   const uint16_t bitRevLen,
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   const uint16_t * pBitRevTable);
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** /**
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @ingroup groupTransforms
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  */
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** /**
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @defgroup ComplexFFT Complex FFT Functions
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 553


 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The Fast Fourier Transform (FFT) is an efficient algorithm for computing the
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    Discrete Fourier Transform (DFT).  The FFT can be orders of magnitude faster
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    than the DFT, especially for long lengths.
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The algorithms described in this section
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    operate on complex data.  A separate set of functions is devoted to handling
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    of real sequences.
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    There are separate algorithms for handling floating-point, Q15, and Q31 data
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    types.  The algorithms available for each data type are described next.
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The FFT functions operate in-place.  That is, the array holding the input data
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    will also be used to hold the corresponding result.  The input data is complex
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    and contains <code>2*fftLen</code> interleaved values as shown below.
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    <pre>{real[0], imag[0], real[1], imag[1], ...} </pre>
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The FFT result will be contained in the same array and the frequency domain
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    values will have the same interleaving.
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par Floating-point
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The floating-point complex FFT uses a mixed-radix algorithm.  Multiple radix-8
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    stages are performed along with a single radix-2 or radix-4 stage, as needed.
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The algorithm supports lengths of [16, 32, 64, ..., 4096] and each length uses
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    a different twiddle factor table.
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The function uses the standard FFT definition and output values may grow by a
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    factor of <code>fftLen</code> when computing the forward transform.  The
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    inverse transform includes a scale of <code>1/fftLen</code> as part of the
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    calculation and this matches the textbook definition of the inverse FFT.
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    For the MVE version, the new arm_cfft_init_f32 initialization function is
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    <b>mandatory</b>. <b>Compilation flags are available to include only the require
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    needed FFTs.</b> Other FFT versions can continue to be initialized as
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    explained below.
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    For not MVE versions, pre-initialized data structures containing twiddle factors
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    and bit reversal tables are provided and defined in <code>arm_const_structs.h</c
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    this header in your function and then pass one of the constant structures as
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    an argument to arm_cfft_f32.  For example:
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    <code>arm_cfft_f32(arm_cfft_sR_f32_len64, pSrc, 1, 1)</code>
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    computes a 64-point inverse complex FFT including bit reversal.
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The data structures are treated as constant data and not modified during the
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    calculation.  The same data structure can be reused for multiple transforms
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    including mixing forward and inverse transforms.
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    Earlier releases of the library provided separate radix-2 and radix-4
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    algorithms that operated on floating-point data.  These functions are still
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    provided but are deprecated.  The older functions are slower and less general
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    than the new functions.
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    An example of initialization of the constants for the arm_cfft_f32 function foll
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @code
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    const static arm_cfft_instance_f32 *S;
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    ...
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                      switch (length) {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 554


 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 16:
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_f32_len16;
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 32:
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_f32_len32;
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 64:
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_f32_len64;
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 128:
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_f32_len128;
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 256:
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_f32_len256;
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 512:
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_f32_len512;
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 1024:
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_f32_len1024;
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 2048:
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_f32_len2048;
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 4096:
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_f32_len4096;
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                      }
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @endcode
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The new arm_cfft_init_f32 can also be used.
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par Q15 and Q31
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The floating-point complex FFT uses a mixed-radix algorithm.  Multiple radix-4
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    stages are performed along with a single radix-2 stage, as needed.
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The algorithm supports lengths of [16, 32, 64, ..., 4096] and each length uses
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    a different twiddle factor table.
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The function uses the standard FFT definition and output values may grow by a
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    factor of <code>fftLen</code> when computing the forward transform.  The
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    inverse transform includes a scale of <code>1/fftLen</code> as part of the
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    calculation and this matches the textbook definition of the inverse FFT.
 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    Pre-initialized data structures containing twiddle factors and bit reversal
 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    tables are provided and defined in <code>arm_const_structs.h</code>.  Include
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    this header in your function and then pass one of the constant structures as
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    an argument to arm_cfft_q31. For example:
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    <code>arm_cfft_q31(arm_cfft_sR_q31_len64, pSrc, 1, 1)</code>
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    computes a 64-point inverse complex FFT including bit reversal.
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    The data structures are treated as constant data and not modified during the
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    calculation.  The same data structure can be reused for multiple transforms
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    including mixing forward and inverse transforms.
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    Earlier releases of the library provided separate radix-2 and radix-4
 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    algorithms that operated on floating-point data.  These functions are still
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    provided but are deprecated.  The older functions are slower and less general
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 555


 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    than the new functions.
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @par
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    An example of initialization of the constants for the arm_cfft_q31 function foll
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @code
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    const static arm_cfft_instance_q31 *S;
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    ...
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                      switch (length) {
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 16:
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_q31_len16;
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 32:
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_q31_len32;
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 64:
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_q31_len64;
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 128:
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_q31_len128;
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 256:
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_q31_len256;
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 512:
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_q31_len512;
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 1024:
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_q31_len1024;
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 2048:
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_q31_len2048;
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                        case 4096:
 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          S = &arm_cfft_sR_q31_len4096;
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                          break;
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                      }
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @endcode
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  */
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
 757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** {
 16870              		.loc 21 757 1 is_stmt 1 view -0
 16871              		.cfi_startproc
 16872              		@ args = 0, pretend = 0, frame = 64
 16873              		@ frame_needed = 0, uses_anonymous_args = 0
 16874              		.loc 21 757 1 is_stmt 0 view .LVU6162
 16875 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 16876              	.LCFI91:
 16877              		.cfi_def_cfa_offset 24
 16878              		.cfi_offset 4, -24
 16879              		.cfi_offset 5, -20
 16880              		.cfi_offset 6, -16
 16881              		.cfi_offset 7, -12
 16882              		.cfi_offset 8, -8
 16883              		.cfi_offset 14, -4
 16884 0004 2DED028B 		vpush.64	{d8}
 16885              	.LCFI92:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 556


 16886              		.cfi_def_cfa_offset 32
 16887              		.cfi_offset 80, -32
 16888              		.cfi_offset 81, -28
 16889 0008 90B0     		sub	sp, sp, #64
 16890              	.LCFI93:
 16891              		.cfi_def_cfa_offset 96
 16892 000a 0646     		mov	r6, r0
 16893 000c 0846     		mov	r0, r1
 16894              	.LVL1996:
 758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   uint32_t    L  = S->fftLen;
 16895              		.loc 21 758 3 is_stmt 1 view .LVU6163
 16896              		.loc 21 758 21 is_stmt 0 view .LVU6164
 16897 000e 3588     		ldrh	r5, [r6]
 16898              	.LVL1997:
 759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   float32_t * pCol1, * pCol2, * pMid1, * pMid2;
 16899              		.loc 21 759 3 is_stmt 1 view .LVU6165
 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   float32_t * p2 = p1 + L;
 16900              		.loc 21 760 3 view .LVU6166
 16901              		.loc 21 760 15 is_stmt 0 view .LVU6167
 16902 0010 01EB8507 		add	r7, r1, r5, lsl #2
 16903              	.LVL1998:
 761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   const float32_t * tw = (float32_t *) S->pTwiddle;
 16904              		.loc 21 761 3 is_stmt 1 view .LVU6168
 16905              		.loc 21 761 21 is_stmt 0 view .LVU6169
 16906 0014 7468     		ldr	r4, [r6, #4]
 16907              	.LVL1999:
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
 16908              		.loc 21 762 3 is_stmt 1 view .LVU6170
 763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   float32_t m0, m1, m2, m3;
 16909              		.loc 21 763 3 view .LVU6171
 764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   uint32_t l;
 16910              		.loc 21 764 3 view .LVU6172
 765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   pCol1 = p1;
 16911              		.loc 21 766 3 view .LVU6173
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   pCol2 = p2;
 16912              		.loc 21 767 3 view .LVU6174
 768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   /* Define new length */
 770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   L >>= 1;
 16913              		.loc 21 770 3 view .LVU6175
 16914              		.loc 21 770 5 is_stmt 0 view .LVU6176
 16915 0016 4FEA5508 		lsr	r8, r5, #1
 16916              	.LVL2000:
 771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   /* Initialize mid pointers */
 773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   pMid1 = p1 + L;
 16917              		.loc 21 773 3 is_stmt 1 view .LVU6177
 16918              		.loc 21 773 9 is_stmt 0 view .LVU6178
 16919 001a 01EB880E 		add	lr, r1, r8, lsl #2
 16920              	.LVL2001:
 774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   pMid2 = p2 + L;
 16921              		.loc 21 774 3 is_stmt 1 view .LVU6179
 16922              		.loc 21 774 9 is_stmt 0 view .LVU6180
 16923 001e 07EB880C 		add	ip, r7, r8, lsl #2
 16924              	.LVL2002:
 775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 557


 776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   /* do two dot Fourier transform */
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   for (l = L >> 2; l > 0; l-- )
 16925              		.loc 21 777 3 is_stmt 1 view .LVU6181
 16926              		.loc 21 777 10 is_stmt 0 view .LVU6182
 16927 0022 ED08     		lsrs	r5, r5, #3
 16928              	.LVL2003:
 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   const float32_t * tw = (float32_t *) S->pTwiddle;
 16929              		.loc 21 760 15 view .LVU6183
 16930 0024 3A46     		mov	r2, r7
 16931              		.loc 21 777 3 view .LVU6184
 16932 0026 0B46     		mov	r3, r1
 16933 0028 CFE0     		b	.L522
 16934              	.LVL2004:
 16935              	.L523:
 778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   {
 779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t1[0] = p1[0];
 16936              		.loc 21 779 5 is_stmt 1 discriminator 3 view .LVU6185
 16937              		.loc 21 779 15 is_stmt 0 discriminator 3 view .LVU6186
 16938 002a 93ED005A 		vldr.32	s10, [r3]
 16939              		.loc 21 779 11 discriminator 3 view .LVU6187
 16940 002e 8DED0C5A 		vstr.32	s10, [sp, #48]
 780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t1[1] = p1[1];
 16941              		.loc 21 780 5 is_stmt 1 discriminator 3 view .LVU6188
 16942              		.loc 21 780 11 is_stmt 0 discriminator 3 view .LVU6189
 16943 0032 93ED016A 		vldr.32	s12, [r3, #4]
 16944 0036 8DED0D6A 		vstr.32	s12, [sp, #52]
 781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t1[2] = p1[2];
 16945              		.loc 21 781 5 is_stmt 1 discriminator 3 view .LVU6190
 16946              		.loc 21 781 11 is_stmt 0 discriminator 3 view .LVU6191
 16947 003a 93ED021A 		vldr.32	s2, [r3, #8]
 16948 003e 8DED0E1A 		vstr.32	s2, [sp, #56]
 782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t1[3] = p1[3];
 16949              		.loc 21 782 5 is_stmt 1 discriminator 3 view .LVU6192
 16950              		.loc 21 782 11 is_stmt 0 discriminator 3 view .LVU6193
 16951 0042 93ED037A 		vldr.32	s14, [r3, #12]
 16952 0046 8DED0F7A 		vstr.32	s14, [sp, #60]
 783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[0] = p2[0];
 16953              		.loc 21 784 5 is_stmt 1 discriminator 3 view .LVU6194
 16954              		.loc 21 784 15 is_stmt 0 discriminator 3 view .LVU6195
 16955 004a 92ED000A 		vldr.32	s0, [r2]
 16956              		.loc 21 784 11 discriminator 3 view .LVU6196
 16957 004e 8DED080A 		vstr.32	s0, [sp, #32]
 785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[1] = p2[1];
 16958              		.loc 21 785 5 is_stmt 1 discriminator 3 view .LVU6197
 16959              		.loc 21 785 11 is_stmt 0 discriminator 3 view .LVU6198
 16960 0052 D2ED010A 		vldr.32	s1, [r2, #4]
 16961 0056 CDED090A 		vstr.32	s1, [sp, #36]
 786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[2] = p2[2];
 16962              		.loc 21 786 5 is_stmt 1 discriminator 3 view .LVU6199
 16963              		.loc 21 786 11 is_stmt 0 discriminator 3 view .LVU6200
 16964 005a 92ED023A 		vldr.32	s6, [r2, #8]
 16965 005e 8DED0A3A 		vstr.32	s6, [sp, #40]
 787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[3] = p2[3];
 16966              		.loc 21 787 5 is_stmt 1 discriminator 3 view .LVU6201
 16967              		.loc 21 787 11 is_stmt 0 discriminator 3 view .LVU6202
 16968 0062 D2ED031A 		vldr.32	s3, [r2, #12]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 558


 16969 0066 CDED0B1A 		vstr.32	s3, [sp, #44]
 788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t3[0] = pMid1[0];
 16970              		.loc 21 789 5 is_stmt 1 discriminator 3 view .LVU6203
 16971              		.loc 21 789 18 is_stmt 0 discriminator 3 view .LVU6204
 16972 006a 9EED002A 		vldr.32	s4, [lr]
 16973              		.loc 21 789 11 discriminator 3 view .LVU6205
 16974 006e 8DED042A 		vstr.32	s4, [sp, #16]
 790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t3[1] = pMid1[1];
 16975              		.loc 21 790 5 is_stmt 1 discriminator 3 view .LVU6206
 16976              		.loc 21 790 11 is_stmt 0 discriminator 3 view .LVU6207
 16977 0072 DEED012A 		vldr.32	s5, [lr, #4]
 16978 0076 CDED052A 		vstr.32	s5, [sp, #20]
 791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t3[2] = pMid1[2];
 16979              		.loc 21 791 5 is_stmt 1 discriminator 3 view .LVU6208
 16980              		.loc 21 791 11 is_stmt 0 discriminator 3 view .LVU6209
 16981 007a 9EED024A 		vldr.32	s8, [lr, #8]
 16982 007e 8DED064A 		vstr.32	s8, [sp, #24]
 792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t3[3] = pMid1[3];
 16983              		.loc 21 792 5 is_stmt 1 discriminator 3 view .LVU6210
 16984              		.loc 21 792 11 is_stmt 0 discriminator 3 view .LVU6211
 16985 0082 DEED034A 		vldr.32	s9, [lr, #12]
 16986 0086 CDED074A 		vstr.32	s9, [sp, #28]
 793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[0] = pMid2[0];
 16987              		.loc 21 794 5 is_stmt 1 discriminator 3 view .LVU6212
 16988              		.loc 21 794 18 is_stmt 0 discriminator 3 view .LVU6213
 16989 008a DCED005A 		vldr.32	s11, [ip]
 16990              		.loc 21 794 11 discriminator 3 view .LVU6214
 16991 008e CDED005A 		vstr.32	s11, [sp]
 795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[1] = pMid2[1];
 16992              		.loc 21 795 5 is_stmt 1 discriminator 3 view .LVU6215
 16993              		.loc 21 795 11 is_stmt 0 discriminator 3 view .LVU6216
 16994 0092 DCED016A 		vldr.32	s13, [ip, #4]
 16995 0096 CDED016A 		vstr.32	s13, [sp, #4]
 796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[2] = pMid2[2];
 16996              		.loc 21 796 5 is_stmt 1 discriminator 3 view .LVU6217
 16997              		.loc 21 796 11 is_stmt 0 discriminator 3 view .LVU6218
 16998 009a DCED023A 		vldr.32	s7, [ip, #8]
 16999 009e CDED023A 		vstr.32	s7, [sp, #8]
 797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[3] = pMid2[3];
 17000              		.loc 21 797 5 is_stmt 1 discriminator 3 view .LVU6219
 17001              		.loc 21 797 11 is_stmt 0 discriminator 3 view .LVU6220
 17002 00a2 DCED037A 		vldr.32	s15, [ip, #12]
 17003 00a6 CDED037A 		vstr.32	s15, [sp, #12]
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p1++ = t1[0] + t2[0];
 17004              		.loc 21 799 5 is_stmt 1 discriminator 3 view .LVU6221
 17005              	.LVL2005:
 17006              		.loc 21 799 19 is_stmt 0 discriminator 3 view .LVU6222
 17007 00aa 35EE008A 		vadd.f32	s16, s10, s0
 17008              		.loc 21 799 11 discriminator 3 view .LVU6223
 17009 00ae 83ED008A 		vstr.32	s16, [r3]
 800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p1++ = t1[1] + t2[1];
 17010              		.loc 21 800 5 is_stmt 1 discriminator 3 view .LVU6224
 17011              	.LVL2006:
 17012              		.loc 21 800 19 is_stmt 0 discriminator 3 view .LVU6225
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 559


 17013 00b2 36EE208A 		vadd.f32	s16, s12, s1
 17014              		.loc 21 800 11 discriminator 3 view .LVU6226
 17015 00b6 83ED018A 		vstr.32	s16, [r3, #4]
 801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p1++ = t1[2] + t2[2];
 17016              		.loc 21 801 5 is_stmt 1 discriminator 3 view .LVU6227
 17017              	.LVL2007:
 17018              		.loc 21 801 19 is_stmt 0 discriminator 3 view .LVU6228
 17019 00ba 31EE038A 		vadd.f32	s16, s2, s6
 17020              		.loc 21 801 11 discriminator 3 view .LVU6229
 17021 00be 83ED028A 		vstr.32	s16, [r3, #8]
 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p1++ = t1[3] + t2[3];    /* col 1 */
 17022              		.loc 21 802 5 is_stmt 1 discriminator 3 view .LVU6230
 17023              	.LVL2008:
 17024              		.loc 21 802 19 is_stmt 0 discriminator 3 view .LVU6231
 17025 00c2 37EE218A 		vadd.f32	s16, s14, s3
 17026              		.loc 21 802 11 discriminator 3 view .LVU6232
 17027 00c6 83ED038A 		vstr.32	s16, [r3, #12]
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[0] = t1[0] - t2[0];
 17028              		.loc 21 804 5 is_stmt 1 discriminator 3 view .LVU6233
 17029              		.loc 21 804 19 is_stmt 0 discriminator 3 view .LVU6234
 17030 00ca 35EE405A 		vsub.f32	s10, s10, s0
 17031              		.loc 21 804 11 discriminator 3 view .LVU6235
 17032 00ce 8DED085A 		vstr.32	s10, [sp, #32]
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[1] = t1[1] - t2[1];
 17033              		.loc 21 805 5 is_stmt 1 discriminator 3 view .LVU6236
 17034              		.loc 21 805 19 is_stmt 0 discriminator 3 view .LVU6237
 17035 00d2 36EE606A 		vsub.f32	s12, s12, s1
 17036              		.loc 21 805 11 discriminator 3 view .LVU6238
 17037 00d6 8DED096A 		vstr.32	s12, [sp, #36]
 806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[2] = t1[2] - t2[2];
 17038              		.loc 21 806 5 is_stmt 1 discriminator 3 view .LVU6239
 17039              		.loc 21 806 19 is_stmt 0 discriminator 3 view .LVU6240
 17040 00da 31EE433A 		vsub.f32	s6, s2, s6
 17041              		.loc 21 806 11 discriminator 3 view .LVU6241
 17042 00de 8DED0A3A 		vstr.32	s6, [sp, #40]
 807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[3] = t1[3] - t2[3];    /* for col 2 */
 17043              		.loc 21 807 5 is_stmt 1 discriminator 3 view .LVU6242
 17044              		.loc 21 807 19 is_stmt 0 discriminator 3 view .LVU6243
 17045 00e2 37EE617A 		vsub.f32	s14, s14, s3
 17046              		.loc 21 807 11 discriminator 3 view .LVU6244
 17047 00e6 8DED0B7A 		vstr.32	s14, [sp, #44]
 808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *pMid1++ = t3[0] + t4[0];
 17048              		.loc 21 809 5 is_stmt 1 discriminator 3 view .LVU6245
 17049              	.LVL2009:
 17050              		.loc 21 809 22 is_stmt 0 discriminator 3 view .LVU6246
 17051 00ea 72EE251A 		vadd.f32	s3, s4, s11
 17052              		.loc 21 809 14 discriminator 3 view .LVU6247
 17053 00ee CEED001A 		vstr.32	s3, [lr]
 810:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *pMid1++ = t3[1] + t4[1];
 17054              		.loc 21 810 5 is_stmt 1 discriminator 3 view .LVU6248
 17055              	.LVL2010:
 17056              		.loc 21 810 22 is_stmt 0 discriminator 3 view .LVU6249
 17057 00f2 72EEA61A 		vadd.f32	s3, s5, s13
 17058              		.loc 21 810 14 discriminator 3 view .LVU6250
 17059 00f6 CEED011A 		vstr.32	s3, [lr, #4]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 560


 811:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *pMid1++ = t3[2] + t4[2];
 17060              		.loc 21 811 5 is_stmt 1 discriminator 3 view .LVU6251
 17061              	.LVL2011:
 17062              		.loc 21 811 22 is_stmt 0 discriminator 3 view .LVU6252
 17063 00fa 74EE231A 		vadd.f32	s3, s8, s7
 17064              		.loc 21 811 14 discriminator 3 view .LVU6253
 17065 00fe CEED021A 		vstr.32	s3, [lr, #8]
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *pMid1++ = t3[3] + t4[3]; /* col 1 */
 17066              		.loc 21 812 5 is_stmt 1 discriminator 3 view .LVU6254
 17067              	.LVL2012:
 17068              		.loc 21 812 22 is_stmt 0 discriminator 3 view .LVU6255
 17069 0102 74EEA71A 		vadd.f32	s3, s9, s15
 17070              		.loc 21 812 14 discriminator 3 view .LVU6256
 17071 0106 CEED031A 		vstr.32	s3, [lr, #12]
 813:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 814:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[0] = t4[0] - t3[0];
 17072              		.loc 21 814 5 is_stmt 1 discriminator 3 view .LVU6257
 17073              		.loc 21 814 19 is_stmt 0 discriminator 3 view .LVU6258
 17074 010a 75EEC25A 		vsub.f32	s11, s11, s4
 17075              		.loc 21 814 11 discriminator 3 view .LVU6259
 17076 010e CDED005A 		vstr.32	s11, [sp]
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[1] = t4[1] - t3[1];
 17077              		.loc 21 815 5 is_stmt 1 discriminator 3 view .LVU6260
 17078              		.loc 21 815 19 is_stmt 0 discriminator 3 view .LVU6261
 17079 0112 76EEE26A 		vsub.f32	s13, s13, s5
 17080              		.loc 21 815 11 discriminator 3 view .LVU6262
 17081 0116 CDED016A 		vstr.32	s13, [sp, #4]
 816:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[2] = t4[2] - t3[2];
 17082              		.loc 21 816 5 is_stmt 1 discriminator 3 view .LVU6263
 17083              		.loc 21 816 19 is_stmt 0 discriminator 3 view .LVU6264
 17084 011a 73EEC42A 		vsub.f32	s5, s7, s8
 17085              		.loc 21 816 11 discriminator 3 view .LVU6265
 17086 011e CDED022A 		vstr.32	s5, [sp, #8]
 817:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[3] = t4[3] - t3[3];    /* for col 2 */
 17087              		.loc 21 817 5 is_stmt 1 discriminator 3 view .LVU6266
 17088              		.loc 21 817 19 is_stmt 0 discriminator 3 view .LVU6267
 17089 0122 77EEE47A 		vsub.f32	s15, s15, s9
 17090              		.loc 21 817 11 discriminator 3 view .LVU6268
 17091 0126 CDED037A 		vstr.32	s15, [sp, #12]
 818:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 819:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twR = *tw++;
 17092              		.loc 21 819 5 is_stmt 1 discriminator 3 view .LVU6269
 17093              	.LVL2013:
 17094              		.loc 21 819 9 is_stmt 0 discriminator 3 view .LVU6270
 17095 012a D4ED004A 		vldr.32	s9, [r4]
 17096              	.LVL2014:
 820:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twI = *tw++;
 17097              		.loc 21 820 5 is_stmt 1 discriminator 3 view .LVU6271
 17098              		.loc 21 820 9 is_stmt 0 discriminator 3 view .LVU6272
 17099 012e 94ED014A 		vldr.32	s8, [r4, #4]
 17100              	.LVL2015:
 821:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 822:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* multiply by twiddle factors */
 823:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m0 = t2[0] * twR;
 17101              		.loc 21 823 5 is_stmt 1 discriminator 3 view .LVU6273
 17102              		.loc 21 823 8 is_stmt 0 discriminator 3 view .LVU6274
 17103 0132 65EE243A 		vmul.f32	s7, s10, s9
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 561


 17104              	.LVL2016:
 824:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m1 = t2[1] * twI;
 17105              		.loc 21 824 5 is_stmt 1 discriminator 3 view .LVU6275
 17106              		.loc 21 824 8 is_stmt 0 discriminator 3 view .LVU6276
 17107 0136 26EE042A 		vmul.f32	s4, s12, s8
 17108              	.LVL2017:
 825:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m2 = t2[1] * twR;
 17109              		.loc 21 825 5 is_stmt 1 discriminator 3 view .LVU6277
 17110              		.loc 21 825 8 is_stmt 0 discriminator 3 view .LVU6278
 17111 013a 26EE246A 		vmul.f32	s12, s12, s9
 17112              	.LVL2018:
 826:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m3 = t2[0] * twI;
 17113              		.loc 21 826 5 is_stmt 1 discriminator 3 view .LVU6279
 17114              		.loc 21 826 8 is_stmt 0 discriminator 3 view .LVU6280
 17115 013e 25EE045A 		vmul.f32	s10, s10, s8
 17116              	.LVL2019:
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 828:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* R  =  R  *  Tr - I * Ti */
 829:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p2++ = m0 + m1;
 17117              		.loc 21 829 5 is_stmt 1 discriminator 3 view .LVU6281
 17118              		.loc 21 829 16 is_stmt 0 discriminator 3 view .LVU6282
 17119 0142 73EE823A 		vadd.f32	s7, s7, s4
 17120              	.LVL2020:
 17121              		.loc 21 829 11 discriminator 3 view .LVU6283
 17122 0146 C2ED003A 		vstr.32	s7, [r2]
 830:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* I  =  I  *  Tr + R * Ti */
 831:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p2++ = m2 - m3;
 17123              		.loc 21 831 5 is_stmt 1 discriminator 3 view .LVU6284
 17124              	.LVL2021:
 17125              		.loc 21 831 16 is_stmt 0 discriminator 3 view .LVU6285
 17126 014a 36EE456A 		vsub.f32	s12, s12, s10
 17127              	.LVL2022:
 17128              		.loc 21 831 11 discriminator 3 view .LVU6286
 17129 014e 82ED016A 		vstr.32	s12, [r2, #4]
 832:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 833:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* use vertical symmetry */
 834:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
 835:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m0 = t4[0] * twI;
 17130              		.loc 21 835 5 is_stmt 1 discriminator 3 view .LVU6287
 17131              		.loc 21 835 8 is_stmt 0 discriminator 3 view .LVU6288
 17132 0152 25EE846A 		vmul.f32	s12, s11, s8
 17133              	.LVL2023:
 836:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m1 = t4[1] * twR;
 17134              		.loc 21 836 5 is_stmt 1 discriminator 3 view .LVU6289
 17135              		.loc 21 836 8 is_stmt 0 discriminator 3 view .LVU6290
 17136 0156 26EEA45A 		vmul.f32	s10, s13, s9
 17137              	.LVL2024:
 837:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m2 = t4[1] * twI;
 17138              		.loc 21 837 5 is_stmt 1 discriminator 3 view .LVU6291
 17139              		.loc 21 837 8 is_stmt 0 discriminator 3 view .LVU6292
 17140 015a 66EE846A 		vmul.f32	s13, s13, s8
 17141              	.LVL2025:
 838:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m3 = t4[0] * twR;
 17142              		.loc 21 838 5 is_stmt 1 discriminator 3 view .LVU6293
 17143              		.loc 21 838 8 is_stmt 0 discriminator 3 view .LVU6294
 17144 015e 65EEA45A 		vmul.f32	s11, s11, s9
 17145              	.LVL2026:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 562


 839:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 840:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *pMid2++ = m0 - m1;
 17146              		.loc 21 840 5 is_stmt 1 discriminator 3 view .LVU6295
 17147              		.loc 21 840 19 is_stmt 0 discriminator 3 view .LVU6296
 17148 0162 36EE456A 		vsub.f32	s12, s12, s10
 17149              	.LVL2027:
 17150              		.loc 21 840 14 discriminator 3 view .LVU6297
 17151 0166 8CED006A 		vstr.32	s12, [ip]
 841:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *pMid2++ = m2 + m3;
 17152              		.loc 21 841 5 is_stmt 1 discriminator 3 view .LVU6298
 17153              	.LVL2028:
 17154              		.loc 21 841 19 is_stmt 0 discriminator 3 view .LVU6299
 17155 016a 76EEA56A 		vadd.f32	s13, s13, s11
 17156              	.LVL2029:
 17157              		.loc 21 841 14 discriminator 3 view .LVU6300
 17158 016e CCED016A 		vstr.32	s13, [ip, #4]
 842:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 843:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twR = *tw++;
 17159              		.loc 21 843 5 is_stmt 1 discriminator 3 view .LVU6301
 17160              	.LVL2030:
 17161              		.loc 21 843 9 is_stmt 0 discriminator 3 view .LVU6302
 17162 0172 94ED026A 		vldr.32	s12, [r4, #8]
 17163              	.LVL2031:
 844:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twI = *tw++;
 17164              		.loc 21 844 5 is_stmt 1 discriminator 3 view .LVU6303
 17165              		.loc 21 844 9 is_stmt 0 discriminator 3 view .LVU6304
 17166 0176 D4ED035A 		vldr.32	s11, [r4, #12]
 17167              	.LVL2032:
 845:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 846:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m0 = t2[2] * twR;
 17168              		.loc 21 846 5 is_stmt 1 discriminator 3 view .LVU6305
 17169              		.loc 21 846 8 is_stmt 0 discriminator 3 view .LVU6306
 17170 017a 23EE065A 		vmul.f32	s10, s6, s12
 17171              	.LVL2033:
 847:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m1 = t2[3] * twI;
 17172              		.loc 21 847 5 is_stmt 1 discriminator 3 view .LVU6307
 17173              		.loc 21 847 8 is_stmt 0 discriminator 3 view .LVU6308
 17174 017e 67EE254A 		vmul.f32	s9, s14, s11
 17175              	.LVL2034:
 848:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m2 = t2[3] * twR;
 17176              		.loc 21 848 5 is_stmt 1 discriminator 3 view .LVU6309
 17177              		.loc 21 848 8 is_stmt 0 discriminator 3 view .LVU6310
 17178 0182 27EE067A 		vmul.f32	s14, s14, s12
 17179              	.LVL2035:
 849:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m3 = t2[2] * twI;
 17180              		.loc 21 849 5 is_stmt 1 discriminator 3 view .LVU6311
 17181              		.loc 21 849 8 is_stmt 0 discriminator 3 view .LVU6312
 17182 0186 63EE256A 		vmul.f32	s13, s6, s11
 17183              	.LVL2036:
 850:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 851:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p2++ = m0 + m1;
 17184              		.loc 21 851 5 is_stmt 1 discriminator 3 view .LVU6313
 17185              		.loc 21 851 16 is_stmt 0 discriminator 3 view .LVU6314
 17186 018a 35EE245A 		vadd.f32	s10, s10, s9
 17187              	.LVL2037:
 17188              		.loc 21 851 11 discriminator 3 view .LVU6315
 17189 018e 82ED025A 		vstr.32	s10, [r2, #8]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 563


 852:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p2++ = m2 - m3;
 17190              		.loc 21 852 5 is_stmt 1 discriminator 3 view .LVU6316
 17191              	.LVL2038:
 17192              		.loc 21 852 16 is_stmt 0 discriminator 3 view .LVU6317
 17193 0192 37EE667A 		vsub.f32	s14, s14, s13
 17194              	.LVL2039:
 17195              		.loc 21 852 11 discriminator 3 view .LVU6318
 17196 0196 82ED037A 		vstr.32	s14, [r2, #12]
 853:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 854:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m0 = t4[2] * twI;
 17197              		.loc 21 854 5 is_stmt 1 discriminator 3 view .LVU6319
 17198              		.loc 21 854 8 is_stmt 0 discriminator 3 view .LVU6320
 17199 019a 62EEA56A 		vmul.f32	s13, s5, s11
 17200              	.LVL2040:
 855:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m1 = t4[3] * twR;
 17201              		.loc 21 855 5 is_stmt 1 discriminator 3 view .LVU6321
 17202              		.loc 21 855 8 is_stmt 0 discriminator 3 view .LVU6322
 17203 019e 27EE865A 		vmul.f32	s10, s15, s12
 17204              	.LVL2041:
 856:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m2 = t4[3] * twI;
 17205              		.loc 21 856 5 is_stmt 1 discriminator 3 view .LVU6323
 17206              		.loc 21 856 8 is_stmt 0 discriminator 3 view .LVU6324
 17207 01a2 67EEA57A 		vmul.f32	s15, s15, s11
 17208              	.LVL2042:
 857:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m3 = t4[2] * twR;
 17209              		.loc 21 857 5 is_stmt 1 discriminator 3 view .LVU6325
 17210              		.loc 21 857 8 is_stmt 0 discriminator 3 view .LVU6326
 17211 01a6 22EE867A 		vmul.f32	s14, s5, s12
 17212              	.LVL2043:
 858:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 859:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *pMid2++ = m0 - m1;
 17213              		.loc 21 859 5 is_stmt 1 discriminator 3 view .LVU6327
 17214              		.loc 21 859 19 is_stmt 0 discriminator 3 view .LVU6328
 17215 01aa 76EEC56A 		vsub.f32	s13, s13, s10
 17216              	.LVL2044:
 17217              		.loc 21 859 14 discriminator 3 view .LVU6329
 17218 01ae CCED026A 		vstr.32	s13, [ip, #8]
 860:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *pMid2++ = m2 + m3;
 17219              		.loc 21 860 5 is_stmt 1 discriminator 3 view .LVU6330
 17220              	.LVL2045:
 17221              		.loc 21 860 19 is_stmt 0 discriminator 3 view .LVU6331
 17222 01b2 77EE877A 		vadd.f32	s15, s15, s14
 17223              	.LVL2046:
 17224              		.loc 21 860 14 discriminator 3 view .LVU6332
 17225 01b6 CCED037A 		vstr.32	s15, [ip, #12]
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   {
 17226              		.loc 21 777 27 is_stmt 1 discriminator 3 view .LVU6333
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   {
 17227              		.loc 21 777 28 is_stmt 0 discriminator 3 view .LVU6334
 17228 01ba 013D     		subs	r5, r5, #1
 17229              	.LVL2047:
 844:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 17230              		.loc 21 844 14 discriminator 3 view .LVU6335
 17231 01bc 1034     		adds	r4, r4, #16
 17232              	.LVL2048:
 852:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 17233              		.loc 21 852 8 discriminator 3 view .LVU6336
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 564


 17234 01be 1032     		adds	r2, r2, #16
 17235              	.LVL2049:
 17236              		.loc 21 860 11 discriminator 3 view .LVU6337
 17237 01c0 0CF1100C 		add	ip, ip, #16
 17238              	.LVL2050:
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 17239              		.loc 21 812 11 discriminator 3 view .LVU6338
 17240 01c4 0EF1100E 		add	lr, lr, #16
 17241              	.LVL2051:
 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 17242              		.loc 21 802 8 discriminator 3 view .LVU6339
 17243 01c8 1033     		adds	r3, r3, #16
 17244              	.LVL2052:
 17245              	.L522:
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   {
 17246              		.loc 21 777 20 is_stmt 1 discriminator 1 view .LVU6340
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   {
 17247              		.loc 21 777 3 is_stmt 0 discriminator 1 view .LVU6341
 17248 01ca 002D     		cmp	r5, #0
 17249 01cc 7FF42DAF 		bne	.L523
 861:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   }
 862:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 863:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   /* first col */
 864:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 17250              		.loc 21 864 3 is_stmt 1 view .LVU6342
 17251 01d0 1FFA88F8 		uxth	r8, r8
 17252              	.LVL2053:
 17253              		.loc 21 864 3 is_stmt 0 view .LVU6343
 17254 01d4 0223     		movs	r3, #2
 17255              	.LVL2054:
 17256              		.loc 21 864 3 view .LVU6344
 17257 01d6 7268     		ldr	r2, [r6, #4]
 17258              	.LVL2055:
 17259              		.loc 21 864 3 view .LVU6345
 17260 01d8 4146     		mov	r1, r8
 17261 01da FFF7FEFF 		bl	arm_radix8_butterfly_f32
 17262              	.LVL2056:
 865:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 866:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   /* second col */
 867:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 17263              		.loc 21 867 3 is_stmt 1 view .LVU6346
 17264 01de 0223     		movs	r3, #2
 17265 01e0 7268     		ldr	r2, [r6, #4]
 17266 01e2 4146     		mov	r1, r8
 17267 01e4 3846     		mov	r0, r7
 17268 01e6 FFF7FEFF 		bl	arm_radix8_butterfly_f32
 17269              	.LVL2057:
 868:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** }
 17270              		.loc 21 868 1 is_stmt 0 view .LVU6347
 17271 01ea 10B0     		add	sp, sp, #64
 17272              	.LCFI94:
 17273              		.cfi_def_cfa_offset 32
 17274              		@ sp needed
 17275 01ec BDEC028B 		vldm	sp!, {d8}
 17276              	.LCFI95:
 17277              		.cfi_restore 80
 17278              		.cfi_restore 81
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 565


 17279              		.cfi_def_cfa_offset 24
 17280 01f0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 17281              		.loc 21 868 1 view .LVU6348
 17282              		.cfi_endproc
 17283              	.LFE126:
 17285              		.section	.text.arm_cfft_radix8by4_f32,"ax",%progbits
 17286              		.align	1
 17287              		.global	arm_cfft_radix8by4_f32
 17288              		.syntax unified
 17289              		.thumb
 17290              		.thumb_func
 17292              	arm_cfft_radix8by4_f32:
 17293              	.LVL2058:
 17294              	.LFB127:
 869:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 870:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** {
 17295              		.loc 21 871 1 is_stmt 1 view -0
 17296              		.cfi_startproc
 17297              		@ args = 0, pretend = 0, frame = 80
 17298              		@ frame_needed = 0, uses_anonymous_args = 0
 17299              		.loc 21 871 1 is_stmt 0 view .LVU6350
 17300 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 17301              	.LCFI96:
 17302              		.cfi_def_cfa_offset 36
 17303              		.cfi_offset 4, -36
 17304              		.cfi_offset 5, -32
 17305              		.cfi_offset 6, -28
 17306              		.cfi_offset 7, -24
 17307              		.cfi_offset 8, -20
 17308              		.cfi_offset 9, -16
 17309              		.cfi_offset 10, -12
 17310              		.cfi_offset 11, -8
 17311              		.cfi_offset 14, -4
 17312 0004 2DED048B 		vpush.64	{d8, d9}
 17313              	.LCFI97:
 17314              		.cfi_def_cfa_offset 52
 17315              		.cfi_offset 80, -52
 17316              		.cfi_offset 81, -48
 17317              		.cfi_offset 82, -44
 17318              		.cfi_offset 83, -40
 17319 0008 95B0     		sub	sp, sp, #84
 17320              	.LCFI98:
 17321              		.cfi_def_cfa_offset 136
 17322 000a 0546     		mov	r5, r0
 17323 000c 0690     		str	r0, [sp, #24]
 17324 000e 0C46     		mov	r4, r1
 17325 0010 0791     		str	r1, [sp, #28]
 872:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t    L  = S->fftLen >> 1;
 17326              		.loc 21 872 5 is_stmt 1 view .LVU6351
 17327              		.loc 21 872 23 is_stmt 0 view .LVU6352
 17328 0012 0388     		ldrh	r3, [r0]
 17329              		.loc 21 872 32 view .LVU6353
 17330 0014 5B08     		lsrs	r3, r3, #1
 17331              	.LVL2059:
 873:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
 17332              		.loc 21 873 5 is_stmt 1 view .LVU6354
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 566


 874:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     const float32_t *tw2, *tw3, *tw4;
 17333              		.loc 21 874 5 view .LVU6355
 875:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t * p2 = p1 + L;
 17334              		.loc 21 875 5 view .LVU6356
 17335              		.loc 21 875 17 is_stmt 0 view .LVU6357
 17336 0016 01EB8302 		add	r2, r1, r3, lsl #2
 17337 001a 0392     		str	r2, [sp, #12]
 17338              	.LVL2060:
 876:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t * p3 = p2 + L;
 17339              		.loc 21 876 5 is_stmt 1 view .LVU6358
 17340              		.loc 21 876 17 is_stmt 0 view .LVU6359
 17341 001c 01EBC301 		add	r1, r1, r3, lsl #3
 17342              	.LVL2061:
 17343              		.loc 21 876 17 view .LVU6360
 17344 0020 0E46     		mov	r6, r1
 17345 0022 0491     		str	r1, [sp, #16]
 17346              	.LVL2062:
 877:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t * p4 = p3 + L;
 17347              		.loc 21 877 5 is_stmt 1 view .LVU6361
 17348              		.loc 21 877 17 is_stmt 0 view .LVU6362
 17349 0024 01EB8300 		add	r0, r1, r3, lsl #2
 17350              	.LVL2063:
 17351              		.loc 21 877 17 view .LVU6363
 17352 0028 0590     		str	r0, [sp, #20]
 17353              	.LVL2064:
 878:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t t2[4], t3[4], t4[4], twR, twI;
 17354              		.loc 21 878 5 is_stmt 1 view .LVU6364
 879:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
 17355              		.loc 21 879 5 view .LVU6365
 880:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t m0, m1, m2, m3;
 17356              		.loc 21 880 5 view .LVU6366
 881:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t l, twMod2, twMod3, twMod4;
 17357              		.loc 21 881 5 view .LVU6367
 882:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 883:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pCol1 = p1;         /* points to real values by default */
 17358              		.loc 21 883 5 view .LVU6368
 884:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pCol2 = p2;
 17359              		.loc 21 884 5 view .LVU6369
 885:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pCol3 = p3;
 17360              		.loc 21 885 5 view .LVU6370
 886:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pCol4 = p4;
 17361              		.loc 21 886 5 view .LVU6371
 887:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pEnd1 = p2 - 1;     /* points to imaginary values by default */
 17362              		.loc 21 887 5 view .LVU6372
 17363              		.loc 21 887 11 is_stmt 0 view .LVU6373
 17364 002a 171F     		subs	r7, r2, #4
 17365              	.LVL2065:
 888:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pEnd2 = p3 - 1;
 17366              		.loc 21 888 5 is_stmt 1 view .LVU6374
 889:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pEnd3 = p4 - 1;
 17367              		.loc 21 889 5 view .LVU6375
 17368              		.loc 21 889 11 is_stmt 0 view .LVU6376
 17369 002c A0F1040C 		sub	ip, r0, #4
 17370              	.LVL2066:
 890:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pEnd4 = pEnd3 + L;
 17371              		.loc 21 890 5 is_stmt 1 view .LVU6377
 17372              		.loc 21 890 11 is_stmt 0 view .LVU6378
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 567


 17373 0030 0CEB8301 		add	r1, ip, r3, lsl #2
 17374              	.LVL2067:
 891:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 892:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 17375              		.loc 21 892 5 is_stmt 1 view .LVU6379
 17376              		.loc 21 892 21 is_stmt 0 view .LVU6380
 17377 0034 6D68     		ldr	r5, [r5, #4]
 17378              	.LVL2068:
 893:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 894:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     L >>= 1;
 17379              		.loc 21 894 5 is_stmt 1 view .LVU6381
 17380              		.loc 21 894 7 is_stmt 0 view .LVU6382
 17381 0036 5B08     		lsrs	r3, r3, #1
 17382              	.LVL2069:
 17383              		.loc 21 894 7 view .LVU6383
 17384 0038 0293     		str	r3, [sp, #8]
 17385              	.LVL2070:
 895:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 896:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* do four dot Fourier transform */
 897:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 898:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twMod2 = 2;
 17386              		.loc 21 898 5 is_stmt 1 view .LVU6384
 899:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twMod3 = 4;
 17387              		.loc 21 899 5 view .LVU6385
 900:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twMod4 = 6;
 17388              		.loc 21 900 5 view .LVU6386
 901:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 902:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* TOP */
 903:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1ap3_0 = p1[0] + p3[0];
 17389              		.loc 21 903 5 view .LVU6387
 17390              		.loc 21 903 17 is_stmt 0 view .LVU6388
 17391 003a 2346     		mov	r3, r4
 17392              	.LVL2071:
 17393              		.loc 21 903 17 view .LVU6389
 17394 003c 94ED007A 		vldr.32	s14, [r4]
 17395              		.loc 21 903 25 view .LVU6390
 17396 0040 3446     		mov	r4, r6
 17397              	.LVL2072:
 17398              		.loc 21 903 25 view .LVU6391
 17399 0042 A6F10408 		sub	r8, r6, #4
 17400              	.LVL2073:
 17401              		.loc 21 903 25 view .LVU6392
 17402 0046 D6ED007A 		vldr.32	s15, [r6]
 17403              		.loc 21 903 13 view .LVU6393
 17404 004a 37EE272A 		vadd.f32	s4, s14, s15
 17405              	.LVL2074:
 904:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1sp3_0 = p1[0] - p3[0];
 17406              		.loc 21 904 5 is_stmt 1 view .LVU6394
 17407              		.loc 21 904 13 is_stmt 0 view .LVU6395
 17408 004e 37EE677A 		vsub.f32	s14, s14, s15
 17409              	.LVL2075:
 905:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1ap3_1 = p1[1] + p3[1];
 17410              		.loc 21 905 5 is_stmt 1 view .LVU6396
 17411              		.loc 21 905 17 is_stmt 0 view .LVU6397
 17412 0052 D3ED017A 		vldr.32	s15, [r3, #4]
 17413              		.loc 21 905 25 view .LVU6398
 17414 0056 D6ED016A 		vldr.32	s13, [r6, #4]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 568


 17415              		.loc 21 905 13 view .LVU6399
 17416 005a 77EEA62A 		vadd.f32	s5, s15, s13
 17417              	.LVL2076:
 906:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1sp3_1 = p1[1] - p3[1];
 17418              		.loc 21 906 5 is_stmt 1 view .LVU6400
 17419              		.loc 21 906 13 is_stmt 0 view .LVU6401
 17420 005e 77EEE67A 		vsub.f32	s15, s15, s13
 17421              	.LVL2077:
 907:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 908:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* col 2 */
 909:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[0] = p1sp3_0 + p2[1] - p4[1];
 17422              		.loc 21 909 5 is_stmt 1 view .LVU6402
 17423              		.loc 21 909 25 is_stmt 0 view .LVU6403
 17424 0062 92ED013A 		vldr.32	s6, [r2, #4]
 17425              		.loc 21 909 21 view .LVU6404
 17426 0066 73EE073A 		vadd.f32	s7, s6, s14
 17427              		.loc 21 909 33 view .LVU6405
 17428 006a D0ED016A 		vldr.32	s13, [r0, #4]
 17429              		.loc 21 909 29 view .LVU6406
 17430 006e 73EEE63A 		vsub.f32	s7, s7, s13
 17431              		.loc 21 909 11 view .LVU6407
 17432 0072 CDED103A 		vstr.32	s7, [sp, #64]
 910:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[1] = p1sp3_1 - p2[0] + p4[0];
 17433              		.loc 21 910 5 is_stmt 1 view .LVU6408
 17434              		.loc 21 910 25 is_stmt 0 view .LVU6409
 17435 0076 D2ED005A 		vldr.32	s11, [r2]
 17436              		.loc 21 910 21 view .LVU6410
 17437 007a 37EEE54A 		vsub.f32	s8, s15, s11
 17438              		.loc 21 910 33 view .LVU6411
 17439 007e 90ED006A 		vldr.32	s12, [r0]
 17440              		.loc 21 910 29 view .LVU6412
 17441 0082 34EE064A 		vadd.f32	s8, s8, s12
 17442              		.loc 21 910 11 view .LVU6413
 17443 0086 8DED114A 		vstr.32	s8, [sp, #68]
 911:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* col 3 */
 912:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t3[0] = p1ap3_0 - p2[0] - p4[0];
 17444              		.loc 21 912 5 is_stmt 1 view .LVU6414
 17445              		.loc 21 912 21 is_stmt 0 view .LVU6415
 17446 008a 72EE654A 		vsub.f32	s9, s4, s11
 17447              		.loc 21 912 29 view .LVU6416
 17448 008e 74EEC64A 		vsub.f32	s9, s9, s12
 17449              		.loc 21 912 11 view .LVU6417
 17450 0092 CDED0C4A 		vstr.32	s9, [sp, #48]
 913:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t3[1] = p1ap3_1 - p2[1] - p4[1];
 17451              		.loc 21 913 5 is_stmt 1 view .LVU6418
 17452              		.loc 21 913 21 is_stmt 0 view .LVU6419
 17453 0096 32EEC35A 		vsub.f32	s10, s5, s6
 17454              		.loc 21 913 29 view .LVU6420
 17455 009a 35EE665A 		vsub.f32	s10, s10, s13
 17456              		.loc 21 913 11 view .LVU6421
 17457 009e 8DED0D5A 		vstr.32	s10, [sp, #52]
 914:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* col 4 */
 915:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[0] = p1sp3_0 - p2[1] + p4[1];
 17458              		.loc 21 915 5 is_stmt 1 view .LVU6422
 17459              		.loc 21 915 21 is_stmt 0 view .LVU6423
 17460 00a2 37EE437A 		vsub.f32	s14, s14, s6
 17461              	.LVL2078:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 569


 17462              		.loc 21 915 29 view .LVU6424
 17463 00a6 36EE877A 		vadd.f32	s14, s13, s14
 17464              		.loc 21 915 11 view .LVU6425
 17465 00aa 8DED087A 		vstr.32	s14, [sp, #32]
 916:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[1] = p1sp3_1 + p2[0] - p4[0];
 17466              		.loc 21 916 5 is_stmt 1 view .LVU6426
 17467              		.loc 21 916 21 is_stmt 0 view .LVU6427
 17468 00ae 75EEA77A 		vadd.f32	s15, s11, s15
 17469              	.LVL2079:
 17470              		.loc 21 916 29 view .LVU6428
 17471 00b2 77EEC67A 		vsub.f32	s15, s15, s12
 17472              		.loc 21 916 11 view .LVU6429
 17473 00b6 CDED097A 		vstr.32	s15, [sp, #36]
 917:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* col 1 */
 918:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p1++ = p1ap3_0 + p2[0] + p4[0];
 17474              		.loc 21 918 5 is_stmt 1 view .LVU6430
 17475              		.loc 21 918 21 is_stmt 0 view .LVU6431
 17476 00ba 75EE825A 		vadd.f32	s11, s11, s4
 17477              	.LVL2080:
 17478              		.loc 21 918 29 view .LVU6432
 17479 00be 36EE256A 		vadd.f32	s12, s12, s11
 17480              		.loc 21 918 11 view .LVU6433
 17481 00c2 9E46     		mov	lr, r3
 17482 00c4 1E46     		mov	r6, r3
 17483              	.LVL2081:
 17484              		.loc 21 918 11 view .LVU6434
 17485 00c6 0836     		adds	r6, r6, #8
 17486 00c8 83ED006A 		vstr.32	s12, [r3]
 17487              	.LVL2082:
 919:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p1++ = p1ap3_1 + p2[1] + p4[1];
 17488              		.loc 21 919 5 is_stmt 1 view .LVU6435
 17489              		.loc 21 919 25 is_stmt 0 view .LVU6436
 17490 00cc D2ED016A 		vldr.32	s13, [r2, #4]
 17491              		.loc 21 919 21 view .LVU6437
 17492 00d0 76EEA26A 		vadd.f32	s13, s13, s5
 17493              		.loc 21 919 33 view .LVU6438
 17494 00d4 0346     		mov	r3, r0
 17495              	.LVL2083:
 17496              		.loc 21 919 33 view .LVU6439
 17497 00d6 90ED016A 		vldr.32	s12, [r0, #4]
 17498              	.LVL2084:
 17499              		.loc 21 919 29 view .LVU6440
 17500 00da 76EE866A 		vadd.f32	s13, s13, s12
 17501              		.loc 21 919 11 view .LVU6441
 17502 00de CEED016A 		vstr.32	s13, [lr, #4]
 920:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 921:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* Twiddle factors are ones */
 922:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p2++ = t2[0];
 17503              		.loc 21 922 5 is_stmt 1 view .LVU6442
 17504              	.LVL2085:
 17505              		.loc 21 922 11 is_stmt 0 view .LVU6443
 17506 00e2 1046     		mov	r0, r2
 17507              	.LVL2086:
 17508              		.loc 21 922 11 view .LVU6444
 17509 00e4 0832     		adds	r2, r2, #8
 17510              	.LVL2087:
 17511              		.loc 21 922 11 view .LVU6445
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 570


 17512 00e6 C0ED003A 		vstr.32	s7, [r0]
 923:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p2++ = t2[1];
 17513              		.loc 21 923 5 is_stmt 1 view .LVU6446
 17514              	.LVL2088:
 17515              		.loc 21 923 11 is_stmt 0 view .LVU6447
 17516 00ea 80ED014A 		vstr.32	s8, [r0, #4]
 924:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p3++ = t3[0];
 17517              		.loc 21 924 5 is_stmt 1 view .LVU6448
 17518              	.LVL2089:
 17519              		.loc 21 924 11 is_stmt 0 view .LVU6449
 17520 00ee 2046     		mov	r0, r4
 17521              	.LVL2090:
 17522              		.loc 21 924 11 view .LVU6450
 17523 00f0 0830     		adds	r0, r0, #8
 17524 00f2 C4ED004A 		vstr.32	s9, [r4]
 925:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p3++ = t3[1];
 17525              		.loc 21 925 5 is_stmt 1 view .LVU6451
 17526              	.LVL2091:
 17527              		.loc 21 925 11 is_stmt 0 view .LVU6452
 17528 00f6 84ED015A 		vstr.32	s10, [r4, #4]
 926:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p4++ = t4[0];
 17529              		.loc 21 926 5 is_stmt 1 view .LVU6453
 17530              	.LVL2092:
 17531              		.loc 21 926 11 is_stmt 0 view .LVU6454
 17532 00fa 1C46     		mov	r4, r3
 17533              	.LVL2093:
 17534              		.loc 21 926 11 view .LVU6455
 17535 00fc 0833     		adds	r3, r3, #8
 17536              	.LVL2094:
 17537              		.loc 21 926 11 view .LVU6456
 17538 00fe 84ED007A 		vstr.32	s14, [r4]
 927:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p4++ = t4[1];
 17539              		.loc 21 927 5 is_stmt 1 view .LVU6457
 17540              	.LVL2095:
 17541              		.loc 21 927 11 is_stmt 0 view .LVU6458
 17542 0102 C4ED017A 		vstr.32	s15, [r4, #4]
 928:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 929:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     tw2 += twMod2;
 17543              		.loc 21 929 5 is_stmt 1 view .LVU6459
 17544              		.loc 21 929 9 is_stmt 0 view .LVU6460
 17545 0106 05F1080A 		add	r10, r5, #8
 17546              	.LVL2096:
 930:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     tw3 += twMod3;
 17547              		.loc 21 930 5 is_stmt 1 view .LVU6461
 17548              		.loc 21 930 9 is_stmt 0 view .LVU6462
 17549 010a 05F11004 		add	r4, r5, #16
 17550              	.LVL2097:
 931:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     tw4 += twMod4;
 17551              		.loc 21 931 5 is_stmt 1 view .LVU6463
 17552              		.loc 21 931 9 is_stmt 0 view .LVU6464
 17553 010e 05F1180E 		add	lr, r5, #24
 17554              	.LVL2098:
 932:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 933:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     for (l = (L - 2) >> 1; l > 0; l-- )
 17555              		.loc 21 933 5 is_stmt 1 view .LVU6465
 17556              		.loc 21 933 17 is_stmt 0 view .LVU6466
 17557 0112 029D     		ldr	r5, [sp, #8]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 571


 17558 0114 A5F1020B 		sub	fp, r5, #2
 17559              		.loc 21 933 12 view .LVU6467
 17560 0118 4FEA5B0B 		lsr	fp, fp, #1
 17561              	.LVL2099:
 17562              		.loc 21 933 5 view .LVU6468
 17563 011c 22E1     		b	.L526
 17564              	.LVL2100:
 17565              	.L527:
 934:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 935:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* TOP */
 936:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       p1ap3_0 = p1[0] + p3[0];
 17566              		.loc 21 936 7 is_stmt 1 discriminator 3 view .LVU6469
 17567              		.loc 21 936 19 is_stmt 0 discriminator 3 view .LVU6470
 17568 011e D6ED006A 		vldr.32	s13, [r6]
 17569              		.loc 21 936 27 discriminator 3 view .LVU6471
 17570 0122 D0ED007A 		vldr.32	s15, [r0]
 17571              		.loc 21 936 15 discriminator 3 view .LVU6472
 17572 0126 76EEA73A 		vadd.f32	s7, s13, s15
 17573              	.LVL2101:
 937:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       p1sp3_0 = p1[0] - p3[0];
 17574              		.loc 21 937 7 is_stmt 1 discriminator 3 view .LVU6473
 17575              		.loc 21 937 15 is_stmt 0 discriminator 3 view .LVU6474
 17576 012a 76EEE76A 		vsub.f32	s13, s13, s15
 17577              	.LVL2102:
 938:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       p1ap3_1 = p1[1] + p3[1];
 17578              		.loc 21 938 7 is_stmt 1 discriminator 3 view .LVU6475
 17579              		.loc 21 938 19 is_stmt 0 discriminator 3 view .LVU6476
 17580 012e 96ED017A 		vldr.32	s14, [r6, #4]
 17581              		.loc 21 938 27 discriminator 3 view .LVU6477
 17582 0132 D0ED017A 		vldr.32	s15, [r0, #4]
 17583              		.loc 21 938 15 discriminator 3 view .LVU6478
 17584 0136 37EE274A 		vadd.f32	s8, s14, s15
 17585              	.LVL2103:
 939:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       p1sp3_1 = p1[1] - p3[1];
 17586              		.loc 21 939 7 is_stmt 1 discriminator 3 view .LVU6479
 17587              		.loc 21 939 15 is_stmt 0 discriminator 3 view .LVU6480
 17588 013a 37EE677A 		vsub.f32	s14, s14, s15
 17589              	.LVL2104:
 940:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* col 2 */
 941:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       t2[0] = p1sp3_0 + p2[1] - p4[1];
 17590              		.loc 21 941 7 is_stmt 1 discriminator 3 view .LVU6481
 17591              		.loc 21 941 27 is_stmt 0 discriminator 3 view .LVU6482
 17592 013e D2ED017A 		vldr.32	s15, [r2, #4]
 17593              		.loc 21 941 23 discriminator 3 view .LVU6483
 17594 0142 37EEA62A 		vadd.f32	s4, s15, s13
 17595              		.loc 21 941 35 discriminator 3 view .LVU6484
 17596 0146 93ED013A 		vldr.32	s6, [r3, #4]
 17597              		.loc 21 941 31 discriminator 3 view .LVU6485
 17598 014a 32EE432A 		vsub.f32	s4, s4, s6
 17599              		.loc 21 941 13 discriminator 3 view .LVU6486
 17600 014e 8DED102A 		vstr.32	s4, [sp, #64]
 942:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       t2[1] = p1sp3_1 - p2[0] + p4[0];
 17601              		.loc 21 942 7 is_stmt 1 discriminator 3 view .LVU6487
 17602              		.loc 21 942 27 is_stmt 0 discriminator 3 view .LVU6488
 17603 0152 D2ED004A 		vldr.32	s9, [r2]
 17604              		.loc 21 942 23 discriminator 3 view .LVU6489
 17605 0156 77EE645A 		vsub.f32	s11, s14, s9
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 572


 17606              		.loc 21 942 35 discriminator 3 view .LVU6490
 17607 015a 93ED006A 		vldr.32	s12, [r3]
 17608              		.loc 21 942 31 discriminator 3 view .LVU6491
 17609 015e 75EE865A 		vadd.f32	s11, s11, s12
 17610              		.loc 21 942 13 discriminator 3 view .LVU6492
 17611 0162 CDED115A 		vstr.32	s11, [sp, #68]
 943:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* col 3 */
 944:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       t3[0] = p1ap3_0 - p2[0] - p4[0];
 17612              		.loc 21 944 7 is_stmt 1 discriminator 3 view .LVU6493
 17613              		.loc 21 944 23 is_stmt 0 discriminator 3 view .LVU6494
 17614 0166 73EEE42A 		vsub.f32	s5, s7, s9
 17615              		.loc 21 944 31 discriminator 3 view .LVU6495
 17616 016a 72EEC62A 		vsub.f32	s5, s5, s12
 17617              		.loc 21 944 13 discriminator 3 view .LVU6496
 17618 016e CDED0C2A 		vstr.32	s5, [sp, #48]
 945:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       t3[1] = p1ap3_1 - p2[1] - p4[1];
 17619              		.loc 21 945 7 is_stmt 1 discriminator 3 view .LVU6497
 17620              		.loc 21 945 23 is_stmt 0 discriminator 3 view .LVU6498
 17621 0172 34EE675A 		vsub.f32	s10, s8, s15
 17622              		.loc 21 945 31 discriminator 3 view .LVU6499
 17623 0176 35EE435A 		vsub.f32	s10, s10, s6
 17624              		.loc 21 945 13 discriminator 3 view .LVU6500
 17625 017a 8DED0D5A 		vstr.32	s10, [sp, #52]
 946:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* col 4 */
 947:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       t4[0] = p1sp3_0 - p2[1] + p4[1];
 17626              		.loc 21 947 7 is_stmt 1 discriminator 3 view .LVU6501
 17627              		.loc 21 947 23 is_stmt 0 discriminator 3 view .LVU6502
 17628 017e 76EEE76A 		vsub.f32	s13, s13, s15
 17629              	.LVL2105:
 17630              		.loc 21 947 31 discriminator 3 view .LVU6503
 17631 0182 33EE263A 		vadd.f32	s6, s6, s13
 17632              		.loc 21 947 13 discriminator 3 view .LVU6504
 17633 0186 8DED083A 		vstr.32	s6, [sp, #32]
 948:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       t4[1] = p1sp3_1 + p2[0] - p4[0];
 17634              		.loc 21 948 7 is_stmt 1 discriminator 3 view .LVU6505
 17635              		.loc 21 948 23 is_stmt 0 discriminator 3 view .LVU6506
 17636 018a 34EE877A 		vadd.f32	s14, s9, s14
 17637              	.LVL2106:
 17638              		.loc 21 948 31 discriminator 3 view .LVU6507
 17639 018e 77EE467A 		vsub.f32	s15, s14, s12
 17640              		.loc 21 948 13 discriminator 3 view .LVU6508
 17641 0192 CDED097A 		vstr.32	s15, [sp, #36]
 949:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* col 1 - top */
 950:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *p1++ = p1ap3_0 + p2[0] + p4[0];
 17642              		.loc 21 950 7 is_stmt 1 discriminator 3 view .LVU6509
 17643              		.loc 21 950 23 is_stmt 0 discriminator 3 view .LVU6510
 17644 0196 74EEA34A 		vadd.f32	s9, s9, s7
 17645              	.LVL2107:
 17646              		.loc 21 950 31 discriminator 3 view .LVU6511
 17647 019a 36EE246A 		vadd.f32	s12, s12, s9
 17648              		.loc 21 950 13 discriminator 3 view .LVU6512
 17649 019e 3546     		mov	r5, r6
 17650 01a0 0835     		adds	r5, r5, #8
 17651 01a2 86ED006A 		vstr.32	s12, [r6]
 17652              	.LVL2108:
 17653              		.loc 21 950 13 discriminator 3 view .LVU6513
 17654 01a6 0195     		str	r5, [sp, #4]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 573


 951:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *p1++ = p1ap3_1 + p2[1] + p4[1];
 17655              		.loc 21 951 7 is_stmt 1 discriminator 3 view .LVU6514
 17656              		.loc 21 951 27 is_stmt 0 discriminator 3 view .LVU6515
 17657 01a8 92ED017A 		vldr.32	s14, [r2, #4]
 17658              		.loc 21 951 23 discriminator 3 view .LVU6516
 17659 01ac 37EE047A 		vadd.f32	s14, s14, s8
 17660              		.loc 21 951 35 discriminator 3 view .LVU6517
 17661 01b0 D3ED016A 		vldr.32	s13, [r3, #4]
 17662              	.LVL2109:
 17663              		.loc 21 951 31 discriminator 3 view .LVU6518
 17664 01b4 37EE267A 		vadd.f32	s14, s14, s13
 17665              		.loc 21 951 13 discriminator 3 view .LVU6519
 17666 01b8 86ED017A 		vstr.32	s14, [r6, #4]
 952:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 953:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* BOTTOM */
 954:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 17667              		.loc 21 954 7 is_stmt 1 discriminator 3 view .LVU6520
 17668              		.loc 21 954 22 is_stmt 0 discriminator 3 view .LVU6521
 17669 01bc 57ED016A 		vldr.32	s13, [r7, #-4]
 17670              		.loc 21 954 34 discriminator 3 view .LVU6522
 17671 01c0 1CED017A 		vldr.32	s14, [ip, #-4]
 17672              		.loc 21 954 15 discriminator 3 view .LVU6523
 17673 01c4 76EE878A 		vadd.f32	s17, s13, s14
 17674              	.LVL2110:
 955:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 17675              		.loc 21 955 7 is_stmt 1 discriminator 3 view .LVU6524
 17676              		.loc 21 955 15 is_stmt 0 discriminator 3 view .LVU6525
 17677 01c8 76EEC76A 		vsub.f32	s13, s13, s14
 17678              	.LVL2111:
 956:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 17679              		.loc 21 956 7 is_stmt 1 discriminator 3 view .LVU6526
 17680              		.loc 21 956 22 is_stmt 0 discriminator 3 view .LVU6527
 17681 01cc 97ED007A 		vldr.32	s14, [r7]
 17682              		.loc 21 956 34 discriminator 3 view .LVU6528
 17683 01d0 9CED000A 		vldr.32	s0, [ip]
 17684              		.loc 21 956 15 discriminator 3 view .LVU6529
 17685 01d4 77EE001A 		vadd.f32	s3, s14, s0
 17686              	.LVL2112:
 957:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       p1sp3_0 = pEnd1[ 0] - pEnd3[0];
 17687              		.loc 21 957 7 is_stmt 1 discriminator 3 view .LVU6530
 17688              		.loc 21 957 15 is_stmt 0 discriminator 3 view .LVU6531
 17689 01d8 37EE400A 		vsub.f32	s0, s14, s0
 17690              	.LVL2113:
 958:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* col 2 */
 959:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 17691              		.loc 21 959 7 is_stmt 1 discriminator 3 view .LVU6532
 17692              		.loc 21 959 20 is_stmt 0 discriminator 3 view .LVU6533
 17693 01dc D8ED000A 		vldr.32	s1, [r8]
 17694              		.loc 21 959 31 discriminator 3 view .LVU6534
 17695 01e0 91ED001A 		vldr.32	s2, [r1]
 17696              		.loc 21 959 24 discriminator 3 view .LVU6535
 17697 01e4 30EEC19A 		vsub.f32	s18, s1, s2
 17698              		.loc 21 959 35 discriminator 3 view .LVU6536
 17699 01e8 39EE264A 		vadd.f32	s8, s18, s13
 17700              		.loc 21 959 13 discriminator 3 view .LVU6537
 17701 01ec 8DED124A 		vstr.32	s8, [sp, #72]
 960:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 574


 17702              		.loc 21 960 7 is_stmt 1 discriminator 3 view .LVU6538
 17703              		.loc 21 960 42 is_stmt 0 discriminator 3 view .LVU6539
 17704 01f0 18ED018A 		vldr.32	s16, [r8, #-4]
 17705              		.loc 21 960 35 discriminator 3 view .LVU6540
 17706 01f4 70EE483A 		vsub.f32	s7, s0, s16
 17707              		.loc 21 960 54 discriminator 3 view .LVU6541
 17708 01f8 11ED017A 		vldr.32	s14, [r1, #-4]
 17709              		.loc 21 960 47 discriminator 3 view .LVU6542
 17710 01fc 73EE873A 		vadd.f32	s7, s7, s14
 17711              		.loc 21 960 13 discriminator 3 view .LVU6543
 17712 0200 CDED133A 		vstr.32	s7, [sp, #76]
 961:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* col 3 */
 962:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 17713              		.loc 21 962 7 is_stmt 1 discriminator 3 view .LVU6544
 17714              		.loc 21 962 23 is_stmt 0 discriminator 3 view .LVU6545
 17715 0204 78EEC84A 		vsub.f32	s9, s17, s16
 17716              		.loc 21 962 35 discriminator 3 view .LVU6546
 17717 0208 74EEC74A 		vsub.f32	s9, s9, s14
 17718              		.loc 21 962 13 discriminator 3 view .LVU6547
 17719 020c CDED0E4A 		vstr.32	s9, [sp, #56]
 963:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 17720              		.loc 21 963 7 is_stmt 1 discriminator 3 view .LVU6548
 17721              		.loc 21 963 23 is_stmt 0 discriminator 3 view .LVU6549
 17722 0210 31EEE06A 		vsub.f32	s12, s3, s1
 17723              		.loc 21 963 35 discriminator 3 view .LVU6550
 17724 0214 36EE416A 		vsub.f32	s12, s12, s2
 17725              		.loc 21 963 13 discriminator 3 view .LVU6551
 17726 0218 8DED0F6A 		vstr.32	s12, [sp, #60]
 964:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* col 4 */
 965:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 17727              		.loc 21 965 7 is_stmt 1 discriminator 3 view .LVU6552
 17728              		.loc 21 965 37 is_stmt 0 discriminator 3 view .LVU6553
 17729 021c 79EE666A 		vsub.f32	s13, s18, s13
 17730              	.LVL2114:
 17731              		.loc 21 965 13 discriminator 3 view .LVU6554
 17732 0220 CDED0A6A 		vstr.32	s13, [sp, #40]
 966:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 17733              		.loc 21 966 7 is_stmt 1 discriminator 3 view .LVU6555
 17734              		.loc 21 966 25 is_stmt 0 discriminator 3 view .LVU6556
 17735 0224 37EE487A 		vsub.f32	s14, s14, s16
 17736              		.loc 21 966 37 discriminator 3 view .LVU6557
 17737 0228 37EE407A 		vsub.f32	s14, s14, s0
 17738              		.loc 21 966 13 discriminator 3 view .LVU6558
 17739 022c 8DED0B7A 		vstr.32	s14, [sp, #44]
 967:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* col 1 - Bottom */
 968:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 17740              		.loc 21 968 7 is_stmt 1 discriminator 3 view .LVU6559
 17741              		.loc 21 968 26 is_stmt 0 discriminator 3 view .LVU6560
 17742 0230 70EEA10A 		vadd.f32	s1, s1, s3
 17743              	.LVL2115:
 17744              		.loc 21 968 38 discriminator 3 view .LVU6561
 17745 0234 31EE201A 		vadd.f32	s2, s2, s1
 17746              		.loc 21 968 16 discriminator 3 view .LVU6562
 17747 0238 A7F10805 		sub	r5, r7, #8
 17748              	.LVL2116:
 17749              		.loc 21 968 16 discriminator 3 view .LVU6563
 17750 023c 87ED001A 		vstr.32	s2, [r7]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 575


 17751              	.LVL2117:
 969:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 17752              		.loc 21 969 7 is_stmt 1 discriminator 3 view .LVU6564
 17753              		.loc 21 969 33 is_stmt 0 discriminator 3 view .LVU6565
 17754 0240 58ED011A 		vldr.32	s3, [r8, #-4]
 17755              	.LVL2118:
 17756              		.loc 21 969 26 discriminator 3 view .LVU6566
 17757 0244 71EEA81A 		vadd.f32	s3, s3, s17
 17758              		.loc 21 969 45 discriminator 3 view .LVU6567
 17759 0248 11ED011A 		vldr.32	s2, [r1, #-4]
 17760              	.LVL2119:
 17761              		.loc 21 969 38 discriminator 3 view .LVU6568
 17762 024c 71EE811A 		vadd.f32	s3, s3, s2
 17763              		.loc 21 969 16 discriminator 3 view .LVU6569
 17764 0250 47ED011A 		vstr.32	s3, [r7, #-4]
 970:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 971:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* COL 2 */
 972:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* read twiddle factors */
 973:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       twR = *tw2++;
 17765              		.loc 21 973 7 is_stmt 1 discriminator 3 view .LVU6570
 17766              	.LVL2120:
 17767              		.loc 21 973 11 is_stmt 0 discriminator 3 view .LVU6571
 17768 0254 0AF10809 		add	r9, r10, #8
 17769 0258 DAED001A 		vldr.32	s3, [r10]
 17770              	.LVL2121:
 974:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       twI = *tw2++;
 17771              		.loc 21 974 7 is_stmt 1 discriminator 3 view .LVU6572
 17772              		.loc 21 974 11 is_stmt 0 discriminator 3 view .LVU6573
 17773 025c 9AED011A 		vldr.32	s2, [r10, #4]
 17774              	.LVL2122:
 975:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* multiply by twiddle factors */
 976:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /*  let    Z1 = a + i(b),   Z2 = c + i(d) */
 977:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /*   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d) */
 978:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 979:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* Top */
 980:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m0 = t2[0] * twR;
 17775              		.loc 21 980 7 is_stmt 1 discriminator 3 view .LVU6574
 17776              		.loc 21 980 10 is_stmt 0 discriminator 3 view .LVU6575
 17777 0260 62EE210A 		vmul.f32	s1, s4, s3
 17778              	.LVL2123:
 981:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m1 = t2[1] * twI;
 17779              		.loc 21 981 7 is_stmt 1 discriminator 3 view .LVU6576
 17780              		.loc 21 981 10 is_stmt 0 discriminator 3 view .LVU6577
 17781 0264 25EE810A 		vmul.f32	s0, s11, s2
 17782              	.LVL2124:
 982:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m2 = t2[1] * twR;
 17783              		.loc 21 982 7 is_stmt 1 discriminator 3 view .LVU6578
 17784              		.loc 21 982 10 is_stmt 0 discriminator 3 view .LVU6579
 17785 0268 65EEA15A 		vmul.f32	s11, s11, s3
 17786              	.LVL2125:
 983:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m3 = t2[0] * twI;
 17787              		.loc 21 983 7 is_stmt 1 discriminator 3 view .LVU6580
 17788              		.loc 21 983 10 is_stmt 0 discriminator 3 view .LVU6581
 17789 026c 22EE012A 		vmul.f32	s4, s4, s2
 17790              	.LVL2126:
 984:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 985:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *p2++ = m0 + m1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 576


 17791              		.loc 21 985 7 is_stmt 1 discriminator 3 view .LVU6582
 17792              		.loc 21 985 18 is_stmt 0 discriminator 3 view .LVU6583
 17793 0270 70EE800A 		vadd.f32	s1, s1, s0
 17794              	.LVL2127:
 17795              		.loc 21 985 13 discriminator 3 view .LVU6584
 17796 0274 02F1080A 		add	r10, r2, #8
 17797 0278 C2ED000A 		vstr.32	s1, [r2]
 986:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *p2++ = m2 - m3;
 17798              		.loc 21 986 7 is_stmt 1 discriminator 3 view .LVU6585
 17799              	.LVL2128:
 17800              		.loc 21 986 18 is_stmt 0 discriminator 3 view .LVU6586
 17801 027c 75EEC25A 		vsub.f32	s11, s11, s4
 17802              	.LVL2129:
 17803              		.loc 21 986 13 discriminator 3 view .LVU6587
 17804 0280 C2ED015A 		vstr.32	s11, [r2, #4]
 987:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* use vertical symmetry col 2 */
 988:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i */
 989:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* Bottom */
 990:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m0 = t2[3] * twI;
 17805              		.loc 21 990 7 is_stmt 1 discriminator 3 view .LVU6588
 17806              		.loc 21 990 10 is_stmt 0 discriminator 3 view .LVU6589
 17807 0284 63EE815A 		vmul.f32	s11, s7, s2
 17808              	.LVL2130:
 991:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m1 = t2[2] * twR;
 17809              		.loc 21 991 7 is_stmt 1 discriminator 3 view .LVU6590
 17810              		.loc 21 991 10 is_stmt 0 discriminator 3 view .LVU6591
 17811 0288 24EE212A 		vmul.f32	s4, s8, s3
 17812              	.LVL2131:
 992:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m2 = t2[2] * twI;
 17813              		.loc 21 992 7 is_stmt 1 discriminator 3 view .LVU6592
 17814              		.loc 21 992 10 is_stmt 0 discriminator 3 view .LVU6593
 17815 028c 24EE014A 		vmul.f32	s8, s8, s2
 17816              	.LVL2132:
 993:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m3 = t2[3] * twR;
 17817              		.loc 21 993 7 is_stmt 1 discriminator 3 view .LVU6594
 17818              		.loc 21 993 10 is_stmt 0 discriminator 3 view .LVU6595
 17819 0290 63EEA13A 		vmul.f32	s7, s7, s3
 17820              	.LVL2133:
 994:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 995:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pEnd2-- = m0 - m1;
 17821              		.loc 21 995 7 is_stmt 1 discriminator 3 view .LVU6596
 17822              		.loc 21 995 21 is_stmt 0 discriminator 3 view .LVU6597
 17823 0294 75EEC25A 		vsub.f32	s11, s11, s4
 17824              	.LVL2134:
 17825              		.loc 21 995 16 discriminator 3 view .LVU6598
 17826 0298 A8F10806 		sub	r6, r8, #8
 17827 029c C8ED005A 		vstr.32	s11, [r8]
 996:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pEnd2-- = m2 + m3;
 17828              		.loc 21 996 7 is_stmt 1 discriminator 3 view .LVU6599
 17829              	.LVL2135:
 17830              		.loc 21 996 21 is_stmt 0 discriminator 3 view .LVU6600
 17831 02a0 34EE234A 		vadd.f32	s8, s8, s7
 17832              	.LVL2136:
 17833              		.loc 21 996 16 discriminator 3 view .LVU6601
 17834 02a4 08ED014A 		vstr.32	s8, [r8, #-4]
 997:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 998:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* COL 3 */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 577


 999:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       twR = tw3[0];
 17835              		.loc 21 999 7 is_stmt 1 discriminator 3 view .LVU6602
 17836              		.loc 21 999 11 is_stmt 0 discriminator 3 view .LVU6603
 17837 02a8 94ED004A 		vldr.32	s8, [r4]
 17838              	.LVL2137:
1000:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       twI = tw3[1];
 17839              		.loc 21 1000 7 is_stmt 1 discriminator 3 view .LVU6604
 17840              		.loc 21 1000 11 is_stmt 0 discriminator 3 view .LVU6605
 17841 02ac D4ED015A 		vldr.32	s11, [r4, #4]
 17842              	.LVL2138:
1001:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       tw3 += twMod3;
 17843              		.loc 21 1001 7 is_stmt 1 discriminator 3 view .LVU6606
 17844              		.loc 21 1001 11 is_stmt 0 discriminator 3 view .LVU6607
 17845 02b0 1034     		adds	r4, r4, #16
 17846              	.LVL2139:
1002:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* Top */
1003:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m0 = t3[0] * twR;
 17847              		.loc 21 1003 7 is_stmt 1 discriminator 3 view .LVU6608
 17848              		.loc 21 1003 10 is_stmt 0 discriminator 3 view .LVU6609
 17849 02b2 62EE843A 		vmul.f32	s7, s5, s8
 17850              	.LVL2140:
1004:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m1 = t3[1] * twI;
 17851              		.loc 21 1004 7 is_stmt 1 discriminator 3 view .LVU6610
 17852              		.loc 21 1004 10 is_stmt 0 discriminator 3 view .LVU6611
 17853 02b6 25EE252A 		vmul.f32	s4, s10, s11
 17854              	.LVL2141:
1005:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m2 = t3[1] * twR;
 17855              		.loc 21 1005 7 is_stmt 1 discriminator 3 view .LVU6612
 17856              		.loc 21 1005 10 is_stmt 0 discriminator 3 view .LVU6613
 17857 02ba 25EE045A 		vmul.f32	s10, s10, s8
 17858              	.LVL2142:
1006:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m3 = t3[0] * twI;
 17859              		.loc 21 1006 7 is_stmt 1 discriminator 3 view .LVU6614
 17860              		.loc 21 1006 10 is_stmt 0 discriminator 3 view .LVU6615
 17861 02be 62EEA52A 		vmul.f32	s5, s5, s11
 17862              	.LVL2143:
1007:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1008:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *p3++ = m0 + m1;
 17863              		.loc 21 1008 7 is_stmt 1 discriminator 3 view .LVU6616
 17864              		.loc 21 1008 18 is_stmt 0 discriminator 3 view .LVU6617
 17865 02c2 73EE823A 		vadd.f32	s7, s7, s4
 17866              	.LVL2144:
 17867              		.loc 21 1008 13 discriminator 3 view .LVU6618
 17868 02c6 0246     		mov	r2, r0
 17869 02c8 0832     		adds	r2, r2, #8
 17870 02ca C0ED003A 		vstr.32	s7, [r0]
1009:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *p3++ = m2 - m3;
 17871              		.loc 21 1009 7 is_stmt 1 discriminator 3 view .LVU6619
 17872              	.LVL2145:
 17873              		.loc 21 1009 18 is_stmt 0 discriminator 3 view .LVU6620
 17874 02ce 35EE625A 		vsub.f32	s10, s10, s5
 17875              	.LVL2146:
 17876              		.loc 21 1009 13 discriminator 3 view .LVU6621
 17877 02d2 80ED015A 		vstr.32	s10, [r0, #4]
1010:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* use vertical symmetry col 3 */
1011:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
1012:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* Bottom */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 578


1013:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m0 = -t3[3] * twR;
 17878              		.loc 21 1013 7 is_stmt 1 discriminator 3 view .LVU6622
 17879              		.loc 21 1013 10 is_stmt 0 discriminator 3 view .LVU6623
 17880 02d6 26EE445A 		vnmul.f32	s10, s12, s8
 17881              	.LVL2147:
1014:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m1 =  t3[2] * twI;
 17882              		.loc 21 1014 7 is_stmt 1 discriminator 3 view .LVU6624
 17883              		.loc 21 1014 10 is_stmt 0 discriminator 3 view .LVU6625
 17884 02da 64EEA53A 		vmul.f32	s7, s9, s11
 17885              	.LVL2148:
1015:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m2 =  t3[2] * twR;
 17886              		.loc 21 1015 7 is_stmt 1 discriminator 3 view .LVU6626
 17887              		.loc 21 1015 10 is_stmt 0 discriminator 3 view .LVU6627
 17888 02de 64EE844A 		vmul.f32	s9, s9, s8
 17889              	.LVL2149:
1016:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m3 =  t3[3] * twI;
 17890              		.loc 21 1016 7 is_stmt 1 discriminator 3 view .LVU6628
 17891              		.loc 21 1016 10 is_stmt 0 discriminator 3 view .LVU6629
 17892 02e2 26EE256A 		vmul.f32	s12, s12, s11
 17893              	.LVL2150:
1017:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1018:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pEnd3-- = m0 - m1;
 17894              		.loc 21 1018 7 is_stmt 1 discriminator 3 view .LVU6630
 17895              		.loc 21 1018 21 is_stmt 0 discriminator 3 view .LVU6631
 17896 02e6 75EE635A 		vsub.f32	s11, s10, s7
 17897              	.LVL2151:
 17898              		.loc 21 1018 16 discriminator 3 view .LVU6632
 17899 02ea ACF10807 		sub	r7, ip, #8
 17900 02ee CCED005A 		vstr.32	s11, [ip]
1019:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pEnd3-- = m3 - m2;
 17901              		.loc 21 1019 7 is_stmt 1 discriminator 3 view .LVU6633
 17902              	.LVL2152:
 17903              		.loc 21 1019 21 is_stmt 0 discriminator 3 view .LVU6634
 17904 02f2 36EE646A 		vsub.f32	s12, s12, s9
 17905              	.LVL2153:
 17906              		.loc 21 1019 16 discriminator 3 view .LVU6635
 17907 02f6 0CED016A 		vstr.32	s12, [ip, #-4]
1020:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1021:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* COL 4 */
1022:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       twR = tw4[0];
 17908              		.loc 21 1022 7 is_stmt 1 discriminator 3 view .LVU6636
 17909              		.loc 21 1022 11 is_stmt 0 discriminator 3 view .LVU6637
 17910 02fa 9EED006A 		vldr.32	s12, [lr]
 17911              	.LVL2154:
1023:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       twI = tw4[1];
 17912              		.loc 21 1023 7 is_stmt 1 discriminator 3 view .LVU6638
 17913              		.loc 21 1023 11 is_stmt 0 discriminator 3 view .LVU6639
 17914 02fe DEED015A 		vldr.32	s11, [lr, #4]
 17915              	.LVL2155:
1024:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       tw4 += twMod4;
 17916              		.loc 21 1024 7 is_stmt 1 discriminator 3 view .LVU6640
 17917              		.loc 21 1024 11 is_stmt 0 discriminator 3 view .LVU6641
 17918 0302 0EF1180E 		add	lr, lr, #24
 17919              	.LVL2156:
1025:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* Top */
1026:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m0 = t4[0] * twR;
 17920              		.loc 21 1026 7 is_stmt 1 discriminator 3 view .LVU6642
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 579


 17921              		.loc 21 1026 10 is_stmt 0 discriminator 3 view .LVU6643
 17922 0306 23EE065A 		vmul.f32	s10, s6, s12
 17923              	.LVL2157:
1027:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m1 = t4[1] * twI;
 17924              		.loc 21 1027 7 is_stmt 1 discriminator 3 view .LVU6644
 17925              		.loc 21 1027 10 is_stmt 0 discriminator 3 view .LVU6645
 17926 030a 67EEA54A 		vmul.f32	s9, s15, s11
 17927              	.LVL2158:
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m2 = t4[1] * twR;
 17928              		.loc 21 1028 7 is_stmt 1 discriminator 3 view .LVU6646
 17929              		.loc 21 1028 10 is_stmt 0 discriminator 3 view .LVU6647
 17930 030e 67EE867A 		vmul.f32	s15, s15, s12
 17931              	.LVL2159:
1029:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m3 = t4[0] * twI;
 17932              		.loc 21 1029 7 is_stmt 1 discriminator 3 view .LVU6648
 17933              		.loc 21 1029 10 is_stmt 0 discriminator 3 view .LVU6649
 17934 0312 23EE253A 		vmul.f32	s6, s6, s11
 17935              	.LVL2160:
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1031:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *p4++ = m0 + m1;
 17936              		.loc 21 1031 7 is_stmt 1 discriminator 3 view .LVU6650
 17937              		.loc 21 1031 18 is_stmt 0 discriminator 3 view .LVU6651
 17938 0316 35EE245A 		vadd.f32	s10, s10, s9
 17939              	.LVL2161:
 17940              		.loc 21 1031 13 discriminator 3 view .LVU6652
 17941 031a 1846     		mov	r0, r3
 17942 031c 0830     		adds	r0, r0, #8
 17943 031e 83ED005A 		vstr.32	s10, [r3]
1032:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *p4++ = m2 - m3;
 17944              		.loc 21 1032 7 is_stmt 1 discriminator 3 view .LVU6653
 17945              	.LVL2162:
 17946              		.loc 21 1032 18 is_stmt 0 discriminator 3 view .LVU6654
 17947 0322 77EEC37A 		vsub.f32	s15, s15, s6
 17948              	.LVL2163:
 17949              		.loc 21 1032 13 discriminator 3 view .LVU6655
 17950 0326 C3ED017A 		vstr.32	s15, [r3, #4]
1033:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* use vertical symmetry col 4 */
1034:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
1035:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* Bottom */
1036:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m0 = t4[3] * twI;
 17951              		.loc 21 1036 7 is_stmt 1 discriminator 3 view .LVU6656
 17952              		.loc 21 1036 10 is_stmt 0 discriminator 3 view .LVU6657
 17953 032a 67EE257A 		vmul.f32	s15, s14, s11
 17954              	.LVL2164:
1037:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m1 = t4[2] * twR;
 17955              		.loc 21 1037 7 is_stmt 1 discriminator 3 view .LVU6658
 17956              		.loc 21 1037 10 is_stmt 0 discriminator 3 view .LVU6659
 17957 032e 26EE865A 		vmul.f32	s10, s13, s12
 17958              	.LVL2165:
1038:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m2 = t4[2] * twI;
 17959              		.loc 21 1038 7 is_stmt 1 discriminator 3 view .LVU6660
 17960              		.loc 21 1038 10 is_stmt 0 discriminator 3 view .LVU6661
 17961 0332 66EEA56A 		vmul.f32	s13, s13, s11
 17962              	.LVL2166:
1039:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       m3 = t4[3] * twR;
 17963              		.loc 21 1039 7 is_stmt 1 discriminator 3 view .LVU6662
 17964              		.loc 21 1039 10 is_stmt 0 discriminator 3 view .LVU6663
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 580


 17965 0336 27EE067A 		vmul.f32	s14, s14, s12
 17966              	.LVL2167:
1040:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1041:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pEnd4-- = m0 - m1;
 17967              		.loc 21 1041 7 is_stmt 1 discriminator 3 view .LVU6664
 17968              		.loc 21 1041 21 is_stmt 0 discriminator 3 view .LVU6665
 17969 033a 77EEC57A 		vsub.f32	s15, s15, s10
 17970              	.LVL2168:
 17971              		.loc 21 1041 16 discriminator 3 view .LVU6666
 17972 033e A1F1080C 		sub	ip, r1, #8
 17973 0342 C1ED007A 		vstr.32	s15, [r1]
1042:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pEnd4-- = m2 + m3;
 17974              		.loc 21 1042 7 is_stmt 1 discriminator 3 view .LVU6667
 17975              	.LVL2169:
 17976              		.loc 21 1042 21 is_stmt 0 discriminator 3 view .LVU6668
 17977 0346 36EE877A 		vadd.f32	s14, s13, s14
 17978              	.LVL2170:
 17979              		.loc 21 1042 16 discriminator 3 view .LVU6669
 17980 034a 01ED017A 		vstr.32	s14, [r1, #-4]
 933:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 17981              		.loc 21 933 35 is_stmt 1 discriminator 3 view .LVU6670
 933:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 17982              		.loc 21 933 36 is_stmt 0 discriminator 3 view .LVU6671
 17983 034e 0BF1FF3B 		add	fp, fp, #-1
 17984              	.LVL2171:
1032:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* use vertical symmetry col 4 */
 17985              		.loc 21 1032 10 discriminator 3 view .LVU6672
 17986 0352 0346     		mov	r3, r0
1009:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* use vertical symmetry col 3 */
 17987              		.loc 21 1009 10 discriminator 3 view .LVU6673
 17988 0354 1046     		mov	r0, r2
 17989              	.LVL2172:
 986:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* use vertical symmetry col 2 */
 17990              		.loc 21 986 10 discriminator 3 view .LVU6674
 17991 0356 5246     		mov	r2, r10
 17992              	.LVL2173:
 974:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       /* multiply by twiddle factors */
 17993              		.loc 21 974 17 discriminator 3 view .LVU6675
 17994 0358 CA46     		mov	r10, r9
 17995              	.LVL2174:
 17996              		.loc 21 1042 13 discriminator 3 view .LVU6676
 17997 035a 6146     		mov	r1, ip
1019:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 17998              		.loc 21 1019 13 discriminator 3 view .LVU6677
 17999 035c BC46     		mov	ip, r7
 18000              	.LVL2175:
 996:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 18001              		.loc 21 996 13 discriminator 3 view .LVU6678
 18002 035e B046     		mov	r8, r6
 969:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 18003              		.loc 21 969 13 discriminator 3 view .LVU6679
 18004 0360 2F46     		mov	r7, r5
 18005              	.LVL2176:
 951:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 18006              		.loc 21 951 10 discriminator 3 view .LVU6680
 18007 0362 019E     		ldr	r6, [sp, #4]
 18008              	.LVL2177:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 581


 18009              	.L526:
 933:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18010              		.loc 21 933 28 is_stmt 1 discriminator 1 view .LVU6681
 933:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18011              		.loc 21 933 5 is_stmt 0 discriminator 1 view .LVU6682
 18012 0364 BBF1000F 		cmp	fp, #0
 18013 0368 7FF4D9AE 		bne	.L527
1043:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
1044:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1045:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* MIDDLE */
1046:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* Twiddle factors are */
1047:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /*  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i */
1048:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1ap3_0 = p1[0] + p3[0];
 18014              		.loc 21 1048 5 is_stmt 1 view .LVU6683
 18015              		.loc 21 1048 17 is_stmt 0 view .LVU6684
 18016 036c 96ED004A 		vldr.32	s8, [r6]
 18017              		.loc 21 1048 25 view .LVU6685
 18018 0370 D0ED004A 		vldr.32	s9, [r0]
 18019              		.loc 21 1048 13 view .LVU6686
 18020 0374 34EE242A 		vadd.f32	s4, s8, s9
 18021              	.LVL2178:
1049:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1sp3_0 = p1[0] - p3[0];
 18022              		.loc 21 1049 5 is_stmt 1 view .LVU6687
 18023              		.loc 21 1049 13 is_stmt 0 view .LVU6688
 18024 0378 34EE644A 		vsub.f32	s8, s8, s9
 18025              	.LVL2179:
1050:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1ap3_1 = p1[1] + p3[1];
 18026              		.loc 21 1050 5 is_stmt 1 view .LVU6689
 18027              		.loc 21 1050 17 is_stmt 0 view .LVU6690
 18028 037c 96ED015A 		vldr.32	s10, [r6, #4]
 18029              		.loc 21 1050 25 view .LVU6691
 18030 0380 D0ED017A 		vldr.32	s15, [r0, #4]
 18031              		.loc 21 1050 13 view .LVU6692
 18032 0384 75EE272A 		vadd.f32	s5, s10, s15
 18033              	.LVL2180:
1051:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1sp3_1 = p1[1] - p3[1];
 18034              		.loc 21 1051 5 is_stmt 1 view .LVU6693
 18035              		.loc 21 1051 13 is_stmt 0 view .LVU6694
 18036 0388 35EE675A 		vsub.f32	s10, s10, s15
 18037              	.LVL2181:
1052:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1053:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* col 2 */
1054:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[0] = p1sp3_0 + p2[1] - p4[1];
 18038              		.loc 21 1054 5 is_stmt 1 view .LVU6695
 18039              		.loc 21 1054 25 is_stmt 0 view .LVU6696
 18040 038c D2ED017A 		vldr.32	s15, [r2, #4]
 18041              		.loc 21 1054 21 view .LVU6697
 18042 0390 77EE845A 		vadd.f32	s11, s15, s8
 18043              		.loc 21 1054 33 view .LVU6698
 18044 0394 D3ED014A 		vldr.32	s9, [r3, #4]
 18045              		.loc 21 1054 29 view .LVU6699
 18046 0398 75EEE45A 		vsub.f32	s11, s11, s9
 18047              		.loc 21 1054 11 view .LVU6700
 18048 039c CDED105A 		vstr.32	s11, [sp, #64]
1055:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[1] = p1sp3_1 - p2[0] + p4[0];
 18049              		.loc 21 1055 5 is_stmt 1 view .LVU6701
 18050              		.loc 21 1055 25 is_stmt 0 view .LVU6702
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 582


 18051 03a0 92ED003A 		vldr.32	s6, [r2]
 18052              		.loc 21 1055 21 view .LVU6703
 18053 03a4 75EE436A 		vsub.f32	s13, s10, s6
 18054              		.loc 21 1055 33 view .LVU6704
 18055 03a8 D3ED003A 		vldr.32	s7, [r3]
 18056              		.loc 21 1055 29 view .LVU6705
 18057 03ac 76EEA36A 		vadd.f32	s13, s13, s7
 18058              		.loc 21 1055 11 view .LVU6706
 18059 03b0 CDED116A 		vstr.32	s13, [sp, #68]
1056:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* col 3 */
1057:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t3[0] = p1ap3_0 - p2[0] - p4[0];
 18060              		.loc 21 1057 5 is_stmt 1 view .LVU6707
 18061              		.loc 21 1057 21 is_stmt 0 view .LVU6708
 18062 03b4 32EE436A 		vsub.f32	s12, s4, s6
 18063              		.loc 21 1057 29 view .LVU6709
 18064 03b8 36EE636A 		vsub.f32	s12, s12, s7
 18065              		.loc 21 1057 11 view .LVU6710
 18066 03bc 8DED0C6A 		vstr.32	s12, [sp, #48]
1058:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t3[1] = p1ap3_1 - p2[1] - p4[1];
 18067              		.loc 21 1058 5 is_stmt 1 view .LVU6711
 18068              		.loc 21 1058 21 is_stmt 0 view .LVU6712
 18069 03c0 32EEE77A 		vsub.f32	s14, s5, s15
 18070              		.loc 21 1058 29 view .LVU6713
 18071 03c4 37EE647A 		vsub.f32	s14, s14, s9
 18072              		.loc 21 1058 11 view .LVU6714
 18073 03c8 8DED0D7A 		vstr.32	s14, [sp, #52]
1059:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* col 4 */
1060:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[0] = p1sp3_0 - p2[1] + p4[1];
 18074              		.loc 21 1060 5 is_stmt 1 view .LVU6715
 18075              		.loc 21 1060 21 is_stmt 0 view .LVU6716
 18076 03cc 34EE674A 		vsub.f32	s8, s8, s15
 18077              	.LVL2182:
 18078              		.loc 21 1060 29 view .LVU6717
 18079 03d0 74EE844A 		vadd.f32	s9, s9, s8
 18080              		.loc 21 1060 11 view .LVU6718
 18081 03d4 CDED084A 		vstr.32	s9, [sp, #32]
1061:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[1] = p1sp3_1 + p2[0] - p4[0];
 18082              		.loc 21 1061 5 is_stmt 1 view .LVU6719
 18083              		.loc 21 1061 21 is_stmt 0 view .LVU6720
 18084 03d8 33EE055A 		vadd.f32	s10, s6, s10
 18085              	.LVL2183:
 18086              		.loc 21 1061 29 view .LVU6721
 18087 03dc 75EE637A 		vsub.f32	s15, s10, s7
 18088              		.loc 21 1061 11 view .LVU6722
 18089 03e0 CDED097A 		vstr.32	s15, [sp, #36]
1062:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* col 1 - Top */
1063:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p1++ = p1ap3_0 + p2[0] + p4[0];
 18090              		.loc 21 1063 5 is_stmt 1 view .LVU6723
 18091              		.loc 21 1063 21 is_stmt 0 view .LVU6724
 18092 03e4 33EE023A 		vadd.f32	s6, s6, s4
 18093              	.LVL2184:
 18094              		.loc 21 1063 29 view .LVU6725
 18095 03e8 73EE833A 		vadd.f32	s7, s7, s6
 18096              		.loc 21 1063 11 view .LVU6726
 18097 03ec C6ED003A 		vstr.32	s7, [r6]
 18098              	.LVL2185:
1064:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p1++ = p1ap3_1 + p2[1] + p4[1];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 583


 18099              		.loc 21 1064 5 is_stmt 1 view .LVU6727
 18100              		.loc 21 1064 25 is_stmt 0 view .LVU6728
 18101 03f0 92ED015A 		vldr.32	s10, [r2, #4]
 18102              		.loc 21 1064 21 view .LVU6729
 18103 03f4 35EE225A 		vadd.f32	s10, s10, s5
 18104              		.loc 21 1064 33 view .LVU6730
 18105 03f8 93ED014A 		vldr.32	s8, [r3, #4]
 18106              	.LVL2186:
 18107              		.loc 21 1064 29 view .LVU6731
 18108 03fc 35EE045A 		vadd.f32	s10, s10, s8
 18109              		.loc 21 1064 11 view .LVU6732
 18110 0400 86ED015A 		vstr.32	s10, [r6, #4]
1065:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1066:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* COL 2 */
1067:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twR = tw2[0];
 18111              		.loc 21 1067 5 is_stmt 1 view .LVU6733
 18112              		.loc 21 1067 9 is_stmt 0 view .LVU6734
 18113 0404 DAED003A 		vldr.32	s7, [r10]
 18114              	.LVL2187:
1068:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twI = tw2[1];
 18115              		.loc 21 1068 5 is_stmt 1 view .LVU6735
 18116              		.loc 21 1068 9 is_stmt 0 view .LVU6736
 18117 0408 9AED014A 		vldr.32	s8, [r10, #4]
 18118              	.LVL2188:
1069:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1070:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m0 = t2[0] * twR;
 18119              		.loc 21 1070 5 is_stmt 1 view .LVU6737
 18120              		.loc 21 1070 8 is_stmt 0 view .LVU6738
 18121 040c 25EEA35A 		vmul.f32	s10, s11, s7
 18122              	.LVL2189:
1071:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m1 = t2[1] * twI;
 18123              		.loc 21 1071 5 is_stmt 1 view .LVU6739
 18124              		.loc 21 1071 8 is_stmt 0 view .LVU6740
 18125 0410 26EE843A 		vmul.f32	s6, s13, s8
 18126              	.LVL2190:
1072:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m2 = t2[1] * twR;
 18127              		.loc 21 1072 5 is_stmt 1 view .LVU6741
 18128              		.loc 21 1072 8 is_stmt 0 view .LVU6742
 18129 0414 66EEA36A 		vmul.f32	s13, s13, s7
 18130              	.LVL2191:
1073:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m3 = t2[0] * twI;
 18131              		.loc 21 1073 5 is_stmt 1 view .LVU6743
 18132              		.loc 21 1073 8 is_stmt 0 view .LVU6744
 18133 0418 65EE845A 		vmul.f32	s11, s11, s8
 18134              	.LVL2192:
1074:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1075:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p2++ = m0 + m1;
 18135              		.loc 21 1075 5 is_stmt 1 view .LVU6745
 18136              		.loc 21 1075 16 is_stmt 0 view .LVU6746
 18137 041c 35EE035A 		vadd.f32	s10, s10, s6
 18138              	.LVL2193:
 18139              		.loc 21 1075 11 view .LVU6747
 18140 0420 82ED005A 		vstr.32	s10, [r2]
1076:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p2++ = m2 - m3;
 18141              		.loc 21 1076 5 is_stmt 1 view .LVU6748
 18142              	.LVL2194:
 18143              		.loc 21 1076 16 is_stmt 0 view .LVU6749
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 584


 18144 0424 76EEE56A 		vsub.f32	s13, s13, s11
 18145              	.LVL2195:
 18146              		.loc 21 1076 11 view .LVU6750
 18147 0428 C2ED016A 		vstr.32	s13, [r2, #4]
1077:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* COL 3 */
1078:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twR = tw3[0];
 18148              		.loc 21 1078 5 is_stmt 1 view .LVU6751
 18149              		.loc 21 1078 9 is_stmt 0 view .LVU6752
 18150 042c 94ED005A 		vldr.32	s10, [r4]
 18151              	.LVL2196:
1079:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twI = tw3[1];
 18152              		.loc 21 1079 5 is_stmt 1 view .LVU6753
 18153              		.loc 21 1079 9 is_stmt 0 view .LVU6754
 18154 0430 D4ED015A 		vldr.32	s11, [r4, #4]
 18155              	.LVL2197:
1080:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1081:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m0 = t3[0] * twR;
 18156              		.loc 21 1081 5 is_stmt 1 view .LVU6755
 18157              		.loc 21 1081 8 is_stmt 0 view .LVU6756
 18158 0434 66EE056A 		vmul.f32	s13, s12, s10
 18159              	.LVL2198:
1082:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m1 = t3[1] * twI;
 18160              		.loc 21 1082 5 is_stmt 1 view .LVU6757
 18161              		.loc 21 1082 8 is_stmt 0 view .LVU6758
 18162 0438 27EE254A 		vmul.f32	s8, s14, s11
 18163              	.LVL2199:
1083:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m2 = t3[1] * twR;
 18164              		.loc 21 1083 5 is_stmt 1 view .LVU6759
 18165              		.loc 21 1083 8 is_stmt 0 view .LVU6760
 18166 043c 27EE057A 		vmul.f32	s14, s14, s10
 18167              	.LVL2200:
1084:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m3 = t3[0] * twI;
 18168              		.loc 21 1084 5 is_stmt 1 view .LVU6761
 18169              		.loc 21 1084 8 is_stmt 0 view .LVU6762
 18170 0440 26EE256A 		vmul.f32	s12, s12, s11
 18171              	.LVL2201:
1085:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1086:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p3++ = m0 + m1;
 18172              		.loc 21 1086 5 is_stmt 1 view .LVU6763
 18173              		.loc 21 1086 16 is_stmt 0 view .LVU6764
 18174 0444 76EE846A 		vadd.f32	s13, s13, s8
 18175              	.LVL2202:
 18176              		.loc 21 1086 11 view .LVU6765
 18177 0448 C0ED006A 		vstr.32	s13, [r0]
1087:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p3++ = m2 - m3;
 18178              		.loc 21 1087 5 is_stmt 1 view .LVU6766
 18179              	.LVL2203:
 18180              		.loc 21 1087 16 is_stmt 0 view .LVU6767
 18181 044c 37EE467A 		vsub.f32	s14, s14, s12
 18182              	.LVL2204:
 18183              		.loc 21 1087 11 view .LVU6768
 18184 0450 80ED017A 		vstr.32	s14, [r0, #4]
1088:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* COL 4 */
1089:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twR = tw4[0];
 18185              		.loc 21 1089 5 is_stmt 1 view .LVU6769
 18186              		.loc 21 1089 9 is_stmt 0 view .LVU6770
 18187 0454 9EED006A 		vldr.32	s12, [lr]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 585


 18188              	.LVL2205:
1090:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twI = tw4[1];
 18189              		.loc 21 1090 5 is_stmt 1 view .LVU6771
 18190              		.loc 21 1090 9 is_stmt 0 view .LVU6772
 18191 0458 DEED016A 		vldr.32	s13, [lr, #4]
 18192              	.LVL2206:
1091:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1092:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m0 = t4[0] * twR;
 18193              		.loc 21 1092 5 is_stmt 1 view .LVU6773
 18194              		.loc 21 1092 8 is_stmt 0 view .LVU6774
 18195 045c 24EE867A 		vmul.f32	s14, s9, s12
 18196              	.LVL2207:
1093:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m1 = t4[1] * twI;
 18197              		.loc 21 1093 5 is_stmt 1 view .LVU6775
 18198              		.loc 21 1093 8 is_stmt 0 view .LVU6776
 18199 0460 67EEA65A 		vmul.f32	s11, s15, s13
 18200              	.LVL2208:
1094:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m2 = t4[1] * twR;
 18201              		.loc 21 1094 5 is_stmt 1 view .LVU6777
 18202              		.loc 21 1094 8 is_stmt 0 view .LVU6778
 18203 0464 67EE867A 		vmul.f32	s15, s15, s12
 18204              	.LVL2209:
1095:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m3 = t4[0] * twI;
 18205              		.loc 21 1095 5 is_stmt 1 view .LVU6779
 18206              		.loc 21 1095 8 is_stmt 0 view .LVU6780
 18207 0468 64EEA64A 		vmul.f32	s9, s9, s13
 18208              	.LVL2210:
1096:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1097:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p4++ = m0 + m1;
 18209              		.loc 21 1097 5 is_stmt 1 view .LVU6781
 18210              		.loc 21 1097 16 is_stmt 0 view .LVU6782
 18211 046c 37EE257A 		vadd.f32	s14, s14, s11
 18212              	.LVL2211:
 18213              		.loc 21 1097 11 view .LVU6783
 18214 0470 83ED007A 		vstr.32	s14, [r3]
1098:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p4++ = m2 - m3;
 18215              		.loc 21 1098 5 is_stmt 1 view .LVU6784
 18216              	.LVL2212:
 18217              		.loc 21 1098 16 is_stmt 0 view .LVU6785
 18218 0474 77EEE47A 		vsub.f32	s15, s15, s9
 18219              	.LVL2213:
 18220              		.loc 21 1098 11 view .LVU6786
 18221 0478 C3ED017A 		vstr.32	s15, [r3, #4]
1099:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* first col */
1101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 18222              		.loc 21 1101 5 is_stmt 1 view .LVU6787
 18223 047c BDF80840 		ldrh	r4, [sp, #8]
 18224              	.LVL2214:
 18225              		.loc 21 1101 5 is_stmt 0 view .LVU6788
 18226 0480 0423     		movs	r3, #4
 18227              	.LVL2215:
 18228              		.loc 21 1101 5 view .LVU6789
 18229 0482 069D     		ldr	r5, [sp, #24]
 18230 0484 6A68     		ldr	r2, [r5, #4]
 18231              	.LVL2216:
 18232              		.loc 21 1101 5 view .LVU6790
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 586


 18233 0486 2146     		mov	r1, r4
 18234              	.LVL2217:
 18235              		.loc 21 1101 5 view .LVU6791
 18236 0488 0798     		ldr	r0, [sp, #28]
 18237              	.LVL2218:
 18238              		.loc 21 1101 5 view .LVU6792
 18239 048a FFF7FEFF 		bl	arm_radix8_butterfly_f32
 18240              	.LVL2219:
1102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* second col */
1104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 18241              		.loc 21 1104 5 is_stmt 1 view .LVU6793
 18242 048e 0423     		movs	r3, #4
 18243 0490 6A68     		ldr	r2, [r5, #4]
 18244 0492 2146     		mov	r1, r4
 18245 0494 0398     		ldr	r0, [sp, #12]
 18246 0496 FFF7FEFF 		bl	arm_radix8_butterfly_f32
 18247              	.LVL2220:
1105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* third col */
1107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 18248              		.loc 21 1107 5 view .LVU6794
 18249 049a 0423     		movs	r3, #4
 18250 049c 6A68     		ldr	r2, [r5, #4]
 18251 049e 2146     		mov	r1, r4
 18252 04a0 0498     		ldr	r0, [sp, #16]
 18253 04a2 FFF7FEFF 		bl	arm_radix8_butterfly_f32
 18254              	.LVL2221:
1108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* fourth col */
1110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 18255              		.loc 21 1110 5 view .LVU6795
 18256 04a6 0423     		movs	r3, #4
 18257 04a8 6A68     		ldr	r2, [r5, #4]
 18258 04aa 2146     		mov	r1, r4
 18259 04ac 0598     		ldr	r0, [sp, #20]
 18260 04ae FFF7FEFF 		bl	arm_radix8_butterfly_f32
 18261              	.LVL2222:
1111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** }
 18262              		.loc 21 1111 1 is_stmt 0 view .LVU6796
 18263 04b2 15B0     		add	sp, sp, #84
 18264              	.LCFI99:
 18265              		.cfi_def_cfa_offset 52
 18266              		@ sp needed
 18267 04b4 BDEC048B 		vldm	sp!, {d8-d9}
 18268              	.LCFI100:
 18269              		.cfi_restore 82
 18270              		.cfi_restore 83
 18271              		.cfi_restore 80
 18272              		.cfi_restore 81
 18273              		.cfi_def_cfa_offset 36
 18274 04b8 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 18275              		.loc 21 1111 1 view .LVU6797
 18276              		.cfi_endproc
 18277              	.LFE127:
 18279              		.section	.text.arm_cfft_f32,"ax",%progbits
 18280              		.align	1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 587


 18281              		.global	arm_cfft_f32
 18282              		.syntax unified
 18283              		.thumb
 18284              		.thumb_func
 18286              	arm_cfft_f32:
 18287              	.LVL2223:
 18288              	.LFB128:
1112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** /**
1114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @addtogroup ComplexFFT
1115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @{
1116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  */
1117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** /**
1119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @brief         Processing function for the floating-point complex FFT.
1120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @param[in]     S              points to an instance of the floating-point CFFT structure
1121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @param[in,out] p1             points to the complex data buffer of size <code>2*fftLen</code>. Pr
1122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @param[in]     ifftFlag       flag that selects transform direction
1123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    - value = 0: forward transform
1124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    - value = 1: inverse transform
1125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
1126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    - value = 0: disables bit reversal of output
1127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****                    - value = 1: enables bit reversal of output
1128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   @return        none
1129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****  */
1130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** void arm_cfft_f32(
1132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   const arm_cfft_instance_f32 * S,
1133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         float32_t * p1,
1134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         uint8_t ifftFlag,
1135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****         uint8_t bitReverseFlag)
1136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** {
 18289              		.loc 21 1136 1 is_stmt 1 view -0
 18290              		.cfi_startproc
 18291              		@ args = 0, pretend = 0, frame = 0
 18292              		@ frame_needed = 0, uses_anonymous_args = 0
 18293              		.loc 21 1136 1 is_stmt 0 view .LVU6799
 18294 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 18295              	.LCFI101:
 18296              		.cfi_def_cfa_offset 24
 18297              		.cfi_offset 4, -24
 18298              		.cfi_offset 5, -20
 18299              		.cfi_offset 6, -16
 18300              		.cfi_offset 7, -12
 18301              		.cfi_offset 8, -8
 18302              		.cfi_offset 14, -4
 18303 0004 0646     		mov	r6, r0
 18304 0006 0C46     		mov	r4, r1
 18305 0008 1746     		mov	r7, r2
 18306 000a 9846     		mov	r8, r3
1137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   uint32_t  L = S->fftLen, l;
 18307              		.loc 21 1137 3 is_stmt 1 view .LVU6800
 18308              		.loc 21 1137 18 is_stmt 0 view .LVU6801
 18309 000c 0588     		ldrh	r5, [r0]
 18310              	.LVL2224:
1138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   float32_t invL, * pSrc;
 18311              		.loc 21 1138 3 is_stmt 1 view .LVU6802
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 588


1139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   if (ifftFlag == 1U)
 18312              		.loc 21 1140 3 view .LVU6803
 18313              		.loc 21 1140 6 is_stmt 0 view .LVU6804
 18314 000e 012A     		cmp	r2, #1
 18315 0010 0FD0     		beq	.L545
 18316              	.LVL2225:
 18317              	.L530:
1141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   {
1142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* Conjugate input data */
1143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pSrc = p1 + 1;
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     for (l = 0; l < L; l++)
1145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
1146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pSrc = -*pSrc;
1147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       pSrc += 2;
1148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
1149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   }
1150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   switch (L)
 18318              		.loc 21 1151 3 is_stmt 1 view .LVU6805
 18319 0012 B5F5807F 		cmp	r5, #256
 18320 0016 21D0     		beq	.L533
 18321 0018 25D8     		bhi	.L534
 18322 001a 402D     		cmp	r5, #64
 18323 001c 2AD0     		beq	.L535
 18324 001e 19D9     		bls	.L546
 18325 0020 802D     		cmp	r5, #128
 18326 0022 34D0     		beq	.L537
 18327              	.LVL2226:
 18328              	.L538:
1152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   {
1153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 16:
1154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 128:
1155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 1024:
1156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
1157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
1158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 32:
1159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 256:
1160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 2048:
1161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
1162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
1163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 64:
1164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 512:
1165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 4096:
1166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
1167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
1168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   }
1169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   if ( bitReverseFlag )
 18329              		.loc 21 1170 3 view .LVU6806
 18330              		.loc 21 1170 6 is_stmt 0 view .LVU6807
 18331 0024 B8F1000F 		cmp	r8, #0
 18332 0028 36D1     		bne	.L547
 18333              	.L540:
1171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
1172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   if (ifftFlag == 1U)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 589


 18334              		.loc 21 1173 3 is_stmt 1 view .LVU6808
 18335              		.loc 21 1173 6 is_stmt 0 view .LVU6809
 18336 002a 012F     		cmp	r7, #1
 18337 002c 3AD0     		beq	.L548
 18338              	.LVL2227:
 18339              	.L529:
1174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   {
1175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     invL = 1.0f / (float32_t)L;
1176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
1177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     /* Conjugate and scale output data */
1178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pSrc = p1;
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     for (l= 0; l < L; l++)
1180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
1181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pSrc++ *=   invL ;
1182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pSrc    = -(*pSrc) * invL;
1183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       pSrc++;
1184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
1185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   }
1186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** }
 18340              		.loc 21 1186 1 view .LVU6810
 18341 002e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 18342              	.LVL2228:
 18343              	.L545:
1143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     for (l = 0; l < L; l++)
 18344              		.loc 21 1143 5 is_stmt 1 view .LVU6811
1143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     for (l = 0; l < L; l++)
 18345              		.loc 21 1143 10 is_stmt 0 view .LVU6812
 18346 0032 01F1040C 		add	ip, r1, #4
 18347              	.LVL2229:
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18348              		.loc 21 1144 5 is_stmt 1 view .LVU6813
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18349              		.loc 21 1144 12 is_stmt 0 view .LVU6814
 18350 0036 0021     		movs	r1, #0
 18351              	.LVL2230:
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18352              		.loc 21 1144 5 view .LVU6815
 18353 0038 09E0     		b	.L531
 18354              	.LVL2231:
 18355              	.L532:
1146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       pSrc += 2;
 18356              		.loc 21 1146 7 is_stmt 1 discriminator 3 view .LVU6816
1146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       pSrc += 2;
 18357              		.loc 21 1146 16 is_stmt 0 discriminator 3 view .LVU6817
 18358 003a DCED007A 		vldr.32	s15, [ip]
1146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       pSrc += 2;
 18359              		.loc 21 1146 15 discriminator 3 view .LVU6818
 18360 003e F1EE677A 		vneg.f32	s15, s15
1146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       pSrc += 2;
 18361              		.loc 21 1146 13 discriminator 3 view .LVU6819
 18362 0042 6346     		mov	r3, ip
 18363 0044 0CF1080C 		add	ip, ip, #8
 18364              	.LVL2232:
1146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       pSrc += 2;
 18365              		.loc 21 1146 13 discriminator 3 view .LVU6820
 18366 0048 C3ED007A 		vstr.32	s15, [r3]
1147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 590


 18367              		.loc 21 1147 7 is_stmt 1 discriminator 3 view .LVU6821
 18368              	.LVL2233:
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18369              		.loc 21 1144 24 discriminator 3 view .LVU6822
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18370              		.loc 21 1144 25 is_stmt 0 discriminator 3 view .LVU6823
 18371 004c 0131     		adds	r1, r1, #1
 18372              	.LVL2234:
 18373              	.L531:
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18374              		.loc 21 1144 17 is_stmt 1 discriminator 1 view .LVU6824
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18375              		.loc 21 1144 5 is_stmt 0 discriminator 1 view .LVU6825
 18376 004e A942     		cmp	r1, r5
 18377 0050 F3D3     		bcc	.L532
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18378              		.loc 21 1144 5 discriminator 1 view .LVU6826
 18379 0052 DEE7     		b	.L530
 18380              	.LVL2235:
 18381              	.L546:
1151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   {
 18382              		.loc 21 1151 3 view .LVU6827
 18383 0054 102D     		cmp	r5, #16
 18384 0056 1AD0     		beq	.L537
 18385 0058 202D     		cmp	r5, #32
 18386 005a E3D1     		bne	.L538
 18387              	.L533:
1161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
 18388              		.loc 21 1161 5 is_stmt 1 view .LVU6828
 18389 005c 2146     		mov	r1, r4
 18390 005e 3046     		mov	r0, r6
 18391              	.LVL2236:
1161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
 18392              		.loc 21 1161 5 is_stmt 0 view .LVU6829
 18393 0060 FFF7FEFF 		bl	arm_cfft_radix8by4_f32
 18394              	.LVL2237:
1162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 64:
 18395              		.loc 21 1162 5 is_stmt 1 view .LVU6830
 18396 0064 DEE7     		b	.L538
 18397              	.LVL2238:
 18398              	.L534:
1151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   {
 18399              		.loc 21 1151 3 is_stmt 0 view .LVU6831
 18400 0066 B5F5006F 		cmp	r5, #2048
 18401 006a F7D0     		beq	.L533
 18402 006c 09D9     		bls	.L549
 18403 006e B5F5805F 		cmp	r5, #4096
 18404 0072 D7D1     		bne	.L538
 18405              	.L535:
1166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
 18406              		.loc 21 1166 5 is_stmt 1 view .LVU6832
 18407 0074 0123     		movs	r3, #1
 18408 0076 7268     		ldr	r2, [r6, #4]
 18409              	.LVL2239:
1166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
 18410              		.loc 21 1166 5 is_stmt 0 view .LVU6833
 18411 0078 2946     		mov	r1, r5
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 591


 18412 007a 2046     		mov	r0, r4
 18413              	.LVL2240:
1166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
 18414              		.loc 21 1166 5 view .LVU6834
 18415 007c FFF7FEFF 		bl	arm_radix8_butterfly_f32
 18416              	.LVL2241:
1167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   }
 18417              		.loc 21 1167 5 is_stmt 1 view .LVU6835
 18418 0080 D0E7     		b	.L538
 18419              	.LVL2242:
 18420              	.L549:
1151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   {
 18421              		.loc 21 1151 3 is_stmt 0 view .LVU6836
 18422 0082 B5F5007F 		cmp	r5, #512
 18423 0086 F5D0     		beq	.L535
 18424 0088 B5F5806F 		cmp	r5, #1024
 18425 008c CAD1     		bne	.L538
 18426              	.L537:
1156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
 18427              		.loc 21 1156 5 is_stmt 1 view .LVU6837
 18428 008e 2146     		mov	r1, r4
 18429 0090 3046     		mov	r0, r6
 18430              	.LVL2243:
1156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     break;
 18431              		.loc 21 1156 5 is_stmt 0 view .LVU6838
 18432 0092 FFF7FEFF 		bl	arm_cfft_radix8by2_f32
 18433              	.LVL2244:
1157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****   case 32:
 18434              		.loc 21 1157 5 is_stmt 1 view .LVU6839
 18435 0096 C5E7     		b	.L538
 18436              	.L547:
1171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 18437              		.loc 21 1171 5 view .LVU6840
 18438 0098 B268     		ldr	r2, [r6, #8]
 18439 009a B189     		ldrh	r1, [r6, #12]
 18440 009c 2046     		mov	r0, r4
 18441 009e FFF7FEFF 		bl	arm_bitreversal_32
 18442              	.LVL2245:
 18443 00a2 C2E7     		b	.L540
 18444              	.L548:
1175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 18445              		.loc 21 1175 5 view .LVU6841
1175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 18446              		.loc 21 1175 19 is_stmt 0 view .LVU6842
 18447 00a4 07EE905A 		vmov	s15, r5	@ int
 18448 00a8 F8EE677A 		vcvt.f32.u32	s15, s15
1175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 18449              		.loc 21 1175 10 view .LVU6843
 18450 00ac F7EE006A 		vmov.f32	s13, #1.0e+0
 18451 00b0 86EEA77A 		vdiv.f32	s14, s13, s15
 18452              	.LVL2246:
1178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     for (l= 0; l < L; l++)
 18453              		.loc 21 1178 5 is_stmt 1 view .LVU6844
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18454              		.loc 21 1179 5 view .LVU6845
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18455              		.loc 21 1179 11 is_stmt 0 view .LVU6846
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 592


 18456 00b4 0023     		movs	r3, #0
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18457              		.loc 21 1179 5 view .LVU6847
 18458 00b6 0DE0     		b	.L542
 18459              	.LVL2247:
 18460              	.L543:
1181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pSrc    = -(*pSrc) * invL;
 18461              		.loc 21 1181 7 is_stmt 1 discriminator 3 view .LVU6848
1181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       *pSrc    = -(*pSrc) * invL;
 18462              		.loc 21 1181 15 is_stmt 0 discriminator 3 view .LVU6849
 18463 00b8 D4ED007A 		vldr.32	s15, [r4]
 18464 00bc 67EE877A 		vmul.f32	s15, s15, s14
 18465 00c0 C4ED007A 		vstr.32	s15, [r4]
1182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       pSrc++;
 18466              		.loc 21 1182 7 is_stmt 1 discriminator 3 view .LVU6850
1182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       pSrc++;
 18467              		.loc 21 1182 20 is_stmt 0 discriminator 3 view .LVU6851
 18468 00c4 D4ED017A 		vldr.32	s15, [r4, #4]
1182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       pSrc++;
 18469              		.loc 21 1182 27 discriminator 3 view .LVU6852
 18470 00c8 67EEC77A 		vnmul.f32	s15, s15, s14
1182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****       pSrc++;
 18471              		.loc 21 1182 16 discriminator 3 view .LVU6853
 18472 00cc C4ED017A 		vstr.32	s15, [r4, #4]
1183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 18473              		.loc 21 1183 7 is_stmt 1 discriminator 3 view .LVU6854
1183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 18474              		.loc 21 1183 11 is_stmt 0 discriminator 3 view .LVU6855
 18475 00d0 0834     		adds	r4, r4, #8
 18476              	.LVL2248:
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18477              		.loc 21 1179 23 is_stmt 1 discriminator 3 view .LVU6856
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18478              		.loc 21 1179 24 is_stmt 0 discriminator 3 view .LVU6857
 18479 00d2 0133     		adds	r3, r3, #1
 18480              	.LVL2249:
 18481              	.L542:
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18482              		.loc 21 1179 16 is_stmt 1 discriminator 1 view .LVU6858
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18483              		.loc 21 1179 5 is_stmt 0 discriminator 1 view .LVU6859
 18484 00d4 AB42     		cmp	r3, r5
 18485 00d6 EFD3     		bcc	.L543
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 18486              		.loc 21 1179 5 discriminator 1 view .LVU6860
 18487 00d8 A9E7     		b	.L529
 18488              		.cfi_endproc
 18489              	.LFE128:
 18491              		.section	.text.stage_rfft_f32,"ax",%progbits
 18492              		.align	1
 18493              		.global	stage_rfft_f32
 18494              		.syntax unified
 18495              		.thumb
 18496              		.thumb_func
 18498              	stage_rfft_f32:
 18499              	.LVL2250:
 18500              	.LFB161:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 593


 18501              		.file 22 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * Title:        arm_rfft_fast_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * Description:  RFFT & RIFFT Floating point process function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** void stage_rfft_f32(
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   const arm_rfft_fast_instance_f32 * S,
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t * p,
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t * pOut)
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** {
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         int32_t  k;                                /* Loop Counter */
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t twR, twI;                         /* RFFT Twiddle coefficients */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   const float32_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t *pA = p;                          /* increasing pointer */
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t *pB = p;                          /* decreasing pointer */
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t t1a, t1b;                         /* temporary variables */
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t p0, p1, p2, p3;                   /* temporary variables */
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32x4x2_t tw,xA,xB;
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32x4x2_t tmp1, tmp2, res;
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         uint32x4_t     vecStridesFwd, vecStridesBkwd;
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         vecStridesFwd = vidupq_u32((uint32_t)0, 2);
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         vecStridesBkwd = -vecStridesFwd;
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         int blockCnt;
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 594


  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    k = (S->Sint).fftLen - 1;
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    /* Pack first and last sample of the frequency domain together */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    xBR = pB[0];
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    xBI = pB[1];
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    xAR = pA[0];
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    xAI = pA[1];
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    twR = *pCoeff++ ;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    twI = *pCoeff++ ;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    // U1 = XA(1) + XB(1); % It is real
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    t1a = xBR + xAR  ;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    // U2 = XB(1) - XA(1); % It is imaginary
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    t1b = xBI + xAI  ;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    *pOut++ = 0.5f * ( t1a + t1b );
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    *pOut++ = 0.5f * ( t1a - t1b );
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    pB  = p + 2*k;
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    pA += 2;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    blockCnt = k >> 2;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    while (blockCnt > 0)
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    {
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       /*
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          function X = my_split_rfft(X, ifftFlag)
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          % X is a series of real numbers
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          L  = length(X);
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          XC = X(1:2:end) +i*X(2:2:end);
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          XA = fft(XC);
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          XB = conj(XA([1 end:-1:2]));
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          TW = i*exp(-2*pi*i*[0:L/2-1]/L).';
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          for l = 2:L/2
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****             XA(l) = 1/2 * (XA(l) + XB(l) + TW(l) * (XB(l) - XA(l)));
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          end
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          X = XA;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xA = vld2q_f32(pA);
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pA += 8;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xB = vld2q_f32(pB);
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xB.val[0] = vldrwq_gather_shifted_offset_f32(pB, vecStridesBkwd);
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xB.val[1] = vldrwq_gather_shifted_offset_f32(&pB[1], vecStridesBkwd);
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xB.val[1] = vnegq_f32(xB.val[1]);
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pB -= 8;
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 595


 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       tw = vld2q_f32(pCoeff);
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pCoeff += 8;
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       tmp1.val[0] = vaddq_f32(xA.val[0],xB.val[0]);
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       tmp1.val[1] = vaddq_f32(xA.val[1],xB.val[1]);
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       tmp2.val[0] = vsubq_f32(xB.val[0],xA.val[0]);
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       tmp2.val[1] = vsubq_f32(xB.val[1],xA.val[1]);
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[0] = vmulq(tw.val[0], tmp2.val[0]);
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[0] = vfmsq(res.val[0],tw.val[1], tmp2.val[1]);
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[1] = vmulq(tw.val[0], tmp2.val[1]);
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[1] = vfmaq(res.val[1], tw.val[1], tmp2.val[0]);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[0] = vaddq_f32(res.val[0],tmp1.val[0] );
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[1] = vaddq_f32(res.val[1],tmp1.val[1] );
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[0] = vmulq_n_f32(res.val[0], 0.5f);
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[1] = vmulq_n_f32(res.val[1], 0.5f);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       vst2q_f32(pOut, res);
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pOut += 8;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****     
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       blockCnt--;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    } 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    blockCnt = k & 3;
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    while (blockCnt > 0)
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    {
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       /*
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          function X = my_split_rfft(X, ifftFlag)
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          % X is a series of real numbers
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          L  = length(X);
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          XC = X(1:2:end) +i*X(2:2:end);
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          XA = fft(XC);
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          XB = conj(XA([1 end:-1:2]));
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          TW = i*exp(-2*pi*i*[0:L/2-1]/L).';
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          for l = 2:L/2
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****             XA(l) = 1/2 * (XA(l) + XB(l) + TW(l) * (XB(l) - XA(l)));
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          end
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          X = XA;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       */
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xBI = pB[1];
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xBR = pB[0];
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xAR = pA[0];
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xAI = pA[1];
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       twR = *pCoeff++;
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       twI = *pCoeff++;
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 596


 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       t1a = xBR - xAR ;
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       t1b = xBI + xAI ;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       p0 = twR * t1a;
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       p1 = twI * t1a;
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       p2 = twR * t1b;
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       p3 = twI * t1b;
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pA += 2;
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pB -= 2;
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       blockCnt--;
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    }
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** }
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** /* Prepares data for inverse cfft */
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** void merge_rfft_f32(
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   const arm_rfft_fast_instance_f32 * S,
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t * p,
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t * pOut)
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** {
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         int32_t  k;                                /* Loop Counter */
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t twR, twI;                         /* RFFT Twiddle coefficients */
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   const float32_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t *pA = p;                          /* increasing pointer */
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t *pB = p;                          /* decreasing pointer */
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t t1a, t1b, r, s, t, u;             /* temporary variables */
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32x4x2_t tw,xA,xB;
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32x4x2_t tmp1, tmp2, res;
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         uint32x4_t     vecStridesFwd, vecStridesBkwd;
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         vecStridesFwd = vidupq_u32((uint32_t)0, 2);
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         vecStridesBkwd = -vecStridesFwd;
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         int blockCnt;
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    k = (S->Sint).fftLen - 1;
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    xAR = pA[0];
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    xAI = pA[1];
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    pCoeff += 2 ;
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    *pOut++ = 0.5f * ( xAR + xAI );
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    *pOut++ = 0.5f * ( xAR - xAI );
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    pB  =  p + 2*k ;
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    pA +=  2    ;
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    blockCnt = k >> 2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 597


 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    while (blockCnt > 0)
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    {
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       /* G is half of the frequency complex spectrum */
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       //for k = 2:N
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xA = vld2q_f32(pA);
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pA += 8;
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xB = vld2q_f32(pB);
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xB.val[0] = vldrwq_gather_shifted_offset_f32(pB, vecStridesBkwd);
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xB.val[1] = vldrwq_gather_shifted_offset_f32(&pB[1], vecStridesBkwd);
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xB.val[1] = vnegq_f32(xB.val[1]);
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pB -= 8;
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       tw = vld2q_f32(pCoeff);
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       tw.val[1] = vnegq_f32(tw.val[1]);
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pCoeff += 8;
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       tmp1.val[0] = vaddq_f32(xA.val[0],xB.val[0]);
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       tmp1.val[1] = vaddq_f32(xA.val[1],xB.val[1]);
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       tmp2.val[0] = vsubq_f32(xB.val[0],xA.val[0]);
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       tmp2.val[1] = vsubq_f32(xB.val[1],xA.val[1]);
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[0] = vmulq(tw.val[0], tmp2.val[0]);
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[0] = vfmsq(res.val[0],tw.val[1], tmp2.val[1]);
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[1] = vmulq(tw.val[0], tmp2.val[1]);
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[1] = vfmaq(res.val[1], tw.val[1], tmp2.val[0]);
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[0] = vaddq_f32(res.val[0],tmp1.val[0] );
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[1] = vaddq_f32(res.val[1],tmp1.val[1] );
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[0] = vmulq_n_f32(res.val[0], 0.5f);
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       res.val[1] = vmulq_n_f32(res.val[1], 0.5f);
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       vst2q_f32(pOut, res);
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pOut += 8;
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****     
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       blockCnt--;
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    }
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    blockCnt = k & 3;
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    while (blockCnt > 0)
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    {
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       /* G is half of the frequency complex spectrum */
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       //for k = 2:N
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xBI =   pB[1]    ;
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xBR =   pB[0]    ;
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xAR =  pA[0];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 598


 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xAI =  pA[1];
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       twR = *pCoeff++;
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       twI = *pCoeff++;
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       t1a = xAR - xBR ;
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       t1b = xAI + xBI ;
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       r = twR * t1a;
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       s = twI * t1b;
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       t = twI * t1a;
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       u = twR * t1b;
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pA += 2;
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pB -= 2;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       blockCnt--;
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    }
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** }
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** #else
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** void stage_rfft_f32(
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   const arm_rfft_fast_instance_f32 * S,
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t * p,
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t * pOut)
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** {
 18502              		.loc 22 314 1 is_stmt 1 view -0
 18503              		.cfi_startproc
 18504              		@ args = 0, pretend = 0, frame = 0
 18505              		@ frame_needed = 0, uses_anonymous_args = 0
 18506              		.loc 22 314 1 is_stmt 0 view .LVU6862
 18507 0000 00B5     		push	{lr}
 18508              	.LCFI102:
 18509              		.cfi_def_cfa_offset 4
 18510              		.cfi_offset 14, -4
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         int32_t  k;                                /* Loop Counter */
 18511              		.loc 22 315 9 is_stmt 1 view .LVU6863
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t twR, twI;                         /* RFFT Twiddle coefficients */
 18512              		.loc 22 316 9 view .LVU6864
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   const float32_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
 18513              		.loc 22 317 3 view .LVU6865
 18514              		.loc 22 317 21 is_stmt 0 view .LVU6866
 18515 0002 4369     		ldr	r3, [r0, #20]
 18516              	.LVL2251:
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t *pA = p;                          /* increasing pointer */
 18517              		.loc 22 318 9 is_stmt 1 view .LVU6867
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t *pB = p;                          /* decreasing pointer */
 18518              		.loc 22 319 9 view .LVU6868
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
 18519              		.loc 22 320 9 view .LVU6869
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t t1a, t1b;                         /* temporary variables */
 18520              		.loc 22 321 9 view .LVU6870
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t p0, p1, p2, p3;                   /* temporary variables */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 599


 18521              		.loc 22 322 9 view .LVU6871
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    k = (S->Sint).fftLen - 1;
 18522              		.loc 22 325 4 view .LVU6872
 18523              		.loc 22 325 17 is_stmt 0 view .LVU6873
 18524 0004 B0F800C0 		ldrh	ip, [r0]
 18525              		.loc 22 325 6 view .LVU6874
 18526 0008 0CF1FF3C 		add	ip, ip, #-1
 18527              	.LVL2252:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    /* Pack first and last sample of the frequency domain together */
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    xBR = pB[0];
 18528              		.loc 22 329 4 is_stmt 1 view .LVU6875
 18529              		.loc 22 329 8 is_stmt 0 view .LVU6876
 18530 000c D1ED007A 		vldr.32	s15, [r1]
 18531              	.LVL2253:
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    xBI = pB[1];
 18532              		.loc 22 330 4 is_stmt 1 view .LVU6877
 18533              		.loc 22 330 8 is_stmt 0 view .LVU6878
 18534 0010 91ED017A 		vldr.32	s14, [r1, #4]
 18535              	.LVL2254:
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    xAR = pA[0];
 18536              		.loc 22 331 4 is_stmt 1 view .LVU6879
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    xAI = pA[1];
 18537              		.loc 22 332 4 view .LVU6880
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    twR = *pCoeff++ ;
 18538              		.loc 22 334 4 view .LVU6881
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    twI = *pCoeff++ ;
 18539              		.loc 22 335 4 view .LVU6882
 18540              		.loc 22 335 17 is_stmt 0 view .LVU6883
 18541 0014 03F10800 		add	r0, r3, #8
 18542              	.LVL2255:
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    // U1 = XA(1) + XB(1); % It is real
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    t1a = xBR + xAR  ;
 18543              		.loc 22 339 4 is_stmt 1 view .LVU6884
 18544              		.loc 22 339 8 is_stmt 0 view .LVU6885
 18545 0018 77EEA77A 		vadd.f32	s15, s15, s15
 18546              	.LVL2256:
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    // U2 = XB(1) - XA(1); % It is imaginary
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    t1b = xBI + xAI  ;
 18547              		.loc 22 342 4 is_stmt 1 view .LVU6886
 18548              		.loc 22 342 8 is_stmt 0 view .LVU6887
 18549 001c 37EE077A 		vadd.f32	s14, s14, s14
 18550              	.LVL2257:
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    *pOut++ = 0.5f * ( t1a + t1b );
 18551              		.loc 22 346 4 is_stmt 1 view .LVU6888
 18552              		.loc 22 346 27 is_stmt 0 view .LVU6889
 18553 0020 77EE876A 		vadd.f32	s13, s15, s14
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 600


 18554              	.LVL2258:
 18555              		.loc 22 346 19 view .LVU6890
 18556 0024 B6EE006A 		vmov.f32	s12, #5.0e-1
 18557 0028 66EE866A 		vmul.f32	s13, s13, s12
 18558              		.loc 22 346 12 view .LVU6891
 18559 002c 1346     		mov	r3, r2
 18560              	.LVL2259:
 18561              		.loc 22 346 12 view .LVU6892
 18562 002e 0833     		adds	r3, r3, #8
 18563 0030 C2ED006A 		vstr.32	s13, [r2]
 18564              	.LVL2260:
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    *pOut++ = 0.5f * ( t1a - t1b );
 18565              		.loc 22 347 4 is_stmt 1 view .LVU6893
 18566              		.loc 22 347 27 is_stmt 0 view .LVU6894
 18567 0034 77EEC77A 		vsub.f32	s15, s15, s14
 18568              	.LVL2261:
 18569              		.loc 22 347 19 view .LVU6895
 18570 0038 67EE867A 		vmul.f32	s15, s15, s12
 18571              		.loc 22 347 12 view .LVU6896
 18572 003c C2ED017A 		vstr.32	s15, [r2, #4]
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    pB  = p + 2*k;
 18573              		.loc 22 350 4 is_stmt 1 view .LVU6897
 18574              		.loc 22 350 8 is_stmt 0 view .LVU6898
 18575 0040 01EBCC0E 		add	lr, r1, ip, lsl #3
 18576              	.LVL2262:
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    pA += 2;
 18577              		.loc 22 351 4 is_stmt 1 view .LVU6899
 18578              		.loc 22 351 7 is_stmt 0 view .LVU6900
 18579 0044 0831     		adds	r1, r1, #8
 18580              	.LVL2263:
 18581              	.L551:
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    do
 18582              		.loc 22 353 4 is_stmt 1 discriminator 1 view .LVU6901
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    {
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       /*
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          function X = my_split_rfft(X, ifftFlag)
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          % X is a series of real numbers
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          L  = length(X);
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          XC = X(1:2:end) +i*X(2:2:end);
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          XA = fft(XC);
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          XB = conj(XA([1 end:-1:2]));
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          TW = i*exp(-2*pi*i*[0:L/2-1]/L).';
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          for l = 2:L/2
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****             XA(l) = 1/2 * (XA(l) + XB(l) + TW(l) * (XB(l) - XA(l)));
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          end
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****          X = XA;
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       */
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xBI = pB[1];
 18583              		.loc 22 370 7 discriminator 1 view .LVU6902
 18584              		.loc 22 370 11 is_stmt 0 discriminator 1 view .LVU6903
 18585 0046 9EED015A 		vldr.32	s10, [lr, #4]
 18586              	.LVL2264:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 601


 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xBR = pB[0];
 18587              		.loc 22 371 7 is_stmt 1 discriminator 1 view .LVU6904
 18588              		.loc 22 371 11 is_stmt 0 discriminator 1 view .LVU6905
 18589 004a 7246     		mov	r2, lr
 18590 004c AEF1080E 		sub	lr, lr, #8
 18591              	.LVL2265:
 18592              		.loc 22 371 11 discriminator 1 view .LVU6906
 18593 0050 92ED007A 		vldr.32	s14, [r2]
 18594              	.LVL2266:
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xAR = pA[0];
 18595              		.loc 22 372 7 is_stmt 1 discriminator 1 view .LVU6907
 18596              		.loc 22 372 11 is_stmt 0 discriminator 1 view .LVU6908
 18597 0054 D1ED004A 		vldr.32	s9, [r1]
 18598              	.LVL2267:
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xAI = pA[1];
 18599              		.loc 22 373 7 is_stmt 1 discriminator 1 view .LVU6909
 18600              		.loc 22 373 11 is_stmt 0 discriminator 1 view .LVU6910
 18601 0058 D1ED017A 		vldr.32	s15, [r1, #4]
 18602              	.LVL2268:
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       twR = *pCoeff++;
 18603              		.loc 22 375 7 is_stmt 1 discriminator 1 view .LVU6911
 18604              		.loc 22 375 11 is_stmt 0 discriminator 1 view .LVU6912
 18605 005c D0ED006A 		vldr.32	s13, [r0]
 18606              	.LVL2269:
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       twI = *pCoeff++;
 18607              		.loc 22 376 7 is_stmt 1 discriminator 1 view .LVU6913
 18608              		.loc 22 376 11 is_stmt 0 discriminator 1 view .LVU6914
 18609 0060 D0ED015A 		vldr.32	s11, [r0, #4]
 18610 0064 0830     		adds	r0, r0, #8
 18611              	.LVL2270:
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       t1a = xBR - xAR ;
 18612              		.loc 22 378 7 is_stmt 1 discriminator 1 view .LVU6915
 18613              		.loc 22 378 11 is_stmt 0 discriminator 1 view .LVU6916
 18614 0066 37EE646A 		vsub.f32	s12, s14, s9
 18615              	.LVL2271:
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       t1b = xBI + xAI ;
 18616              		.loc 22 379 7 is_stmt 1 discriminator 1 view .LVU6917
 18617              		.loc 22 379 11 is_stmt 0 discriminator 1 view .LVU6918
 18618 006a 35EE274A 		vadd.f32	s8, s10, s15
 18619              	.LVL2272:
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       p0 = twR * t1a;
 18620              		.loc 22 383 7 is_stmt 1 discriminator 1 view .LVU6919
 18621              		.loc 22 383 10 is_stmt 0 discriminator 1 view .LVU6920
 18622 006e 66EE863A 		vmul.f32	s7, s13, s12
 18623              	.LVL2273:
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       p1 = twI * t1a;
 18624              		.loc 22 384 7 is_stmt 1 discriminator 1 view .LVU6921
 18625              		.loc 22 384 10 is_stmt 0 discriminator 1 view .LVU6922
 18626 0072 25EE866A 		vmul.f32	s12, s11, s12
 18627              	.LVL2274:
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       p2 = twR * t1b;
 18628              		.loc 22 385 7 is_stmt 1 discriminator 1 view .LVU6923
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 602


 18629              		.loc 22 385 10 is_stmt 0 discriminator 1 view .LVU6924
 18630 0076 66EE846A 		vmul.f32	s13, s13, s8
 18631              	.LVL2275:
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       p3 = twI * t1b;
 18632              		.loc 22 386 7 is_stmt 1 discriminator 1 view .LVU6925
 18633              		.loc 22 386 10 is_stmt 0 discriminator 1 view .LVU6926
 18634 007a 65EE845A 		vmul.f32	s11, s11, s8
 18635              	.LVL2276:
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 18636              		.loc 22 388 7 is_stmt 1 discriminator 1 view .LVU6927
 18637              		.loc 22 388 29 is_stmt 0 discriminator 1 view .LVU6928
 18638 007e 37EE247A 		vadd.f32	s14, s14, s9
 18639              	.LVL2277:
 18640              		.loc 22 388 35 discriminator 1 view .LVU6929
 18641 0082 37EE237A 		vadd.f32	s14, s14, s7
 18642              		.loc 22 388 40 discriminator 1 view .LVU6930
 18643 0086 37EE257A 		vadd.f32	s14, s14, s11
 18644              	.LVL2278:
 18645              		.loc 22 388 22 discriminator 1 view .LVU6931
 18646 008a F6EE005A 		vmov.f32	s11, #5.0e-1
 18647              	.LVL2279:
 18648              		.loc 22 388 22 discriminator 1 view .LVU6932
 18649 008e 27EE257A 		vmul.f32	s14, s14, s11
 18650              		.loc 22 388 15 discriminator 1 view .LVU6933
 18651 0092 83ED007A 		vstr.32	s14, [r3]
 18652              	.LVL2280:
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 18653              		.loc 22 389 7 is_stmt 1 discriminator 1 view .LVU6934
 18654              		.loc 22 389 29 is_stmt 0 discriminator 1 view .LVU6935
 18655 0096 77EEC57A 		vsub.f32	s15, s15, s10
 18656              	.LVL2281:
 18657              		.loc 22 389 35 discriminator 1 view .LVU6936
 18658 009a 77EE867A 		vadd.f32	s15, s15, s12
 18659              		.loc 22 389 40 discriminator 1 view .LVU6937
 18660 009e 77EEE67A 		vsub.f32	s15, s15, s13
 18661 00a2 1A46     		mov	r2, r3
 18662              	.LVL2282:
 18663              		.loc 22 389 12 discriminator 1 view .LVU6938
 18664 00a4 0833     		adds	r3, r3, #8
 18665              	.LVL2283:
 18666              		.loc 22 389 22 discriminator 1 view .LVU6939
 18667 00a6 67EEA57A 		vmul.f32	s15, s15, s11
 18668              		.loc 22 389 15 discriminator 1 view .LVU6940
 18669 00aa C2ED017A 		vstr.32	s15, [r2, #4]
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pA += 2;
 18670              		.loc 22 392 7 is_stmt 1 discriminator 1 view .LVU6941
 18671              		.loc 22 392 10 is_stmt 0 discriminator 1 view .LVU6942
 18672 00ae 0831     		adds	r1, r1, #8
 18673              	.LVL2284:
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pB -= 2;
 18674              		.loc 22 393 7 is_stmt 1 discriminator 1 view .LVU6943
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       k--;
 18675              		.loc 22 394 7 discriminator 1 view .LVU6944
 18676              		.loc 22 394 8 is_stmt 0 discriminator 1 view .LVU6945
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 603


 18677 00b0 0CF1FF3C 		add	ip, ip, #-1
 18678              	.LVL2285:
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    } while (k > 0);
 18679              		.loc 22 395 12 is_stmt 1 discriminator 1 view .LVU6946
 18680              		.loc 22 395 4 is_stmt 0 discriminator 1 view .LVU6947
 18681 00b4 BCF1000F 		cmp	ip, #0
 18682 00b8 C5DC     		bgt	.L551
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** }
 18683              		.loc 22 396 1 view .LVU6948
 18684 00ba 5DF804FB 		ldr	pc, [sp], #4
 18685              		.cfi_endproc
 18686              	.LFE161:
 18688              		.section	.text.merge_rfft_f32,"ax",%progbits
 18689              		.align	1
 18690              		.global	merge_rfft_f32
 18691              		.syntax unified
 18692              		.thumb
 18693              		.thumb_func
 18695              	merge_rfft_f32:
 18696              	.LVL2286:
 18697              	.LFB162:
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** /* Prepares data for inverse cfft */
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** void merge_rfft_f32(
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   const arm_rfft_fast_instance_f32 * S,
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t * p,
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t * pOut)
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** {
 18698              		.loc 22 403 1 is_stmt 1 view -0
 18699              		.cfi_startproc
 18700              		@ args = 0, pretend = 0, frame = 0
 18701              		@ frame_needed = 0, uses_anonymous_args = 0
 18702              		.loc 22 403 1 is_stmt 0 view .LVU6950
 18703 0000 10B5     		push	{r4, lr}
 18704              	.LCFI103:
 18705              		.cfi_def_cfa_offset 8
 18706              		.cfi_offset 4, -8
 18707              		.cfi_offset 14, -4
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         int32_t  k;                                /* Loop Counter */
 18708              		.loc 22 404 9 is_stmt 1 view .LVU6951
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t twR, twI;                         /* RFFT Twiddle coefficients */
 18709              		.loc 22 405 9 view .LVU6952
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   const float32_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
 18710              		.loc 22 406 3 view .LVU6953
 18711              		.loc 22 406 20 is_stmt 0 view .LVU6954
 18712 0002 4369     		ldr	r3, [r0, #20]
 18713              	.LVL2287:
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t *pA = p;                          /* increasing pointer */
 18714              		.loc 22 407 9 is_stmt 1 view .LVU6955
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t *pB = p;                          /* decreasing pointer */
 18715              		.loc 22 408 9 view .LVU6956
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
 18716              		.loc 22 409 9 view .LVU6957
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****         float32_t t1a, t1b, r, s, t, u;             /* temporary variables */
 18717              		.loc 22 410 9 view .LVU6958
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    k = (S->Sint).fftLen - 1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 604


 18718              		.loc 22 412 4 view .LVU6959
 18719              		.loc 22 412 17 is_stmt 0 view .LVU6960
 18720 0004 0088     		ldrh	r0, [r0]
 18721              	.LVL2288:
 18722              		.loc 22 412 6 view .LVU6961
 18723 0006 0138     		subs	r0, r0, #1
 18724              	.LVL2289:
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    xAR = pA[0];
 18725              		.loc 22 414 4 is_stmt 1 view .LVU6962
 18726              		.loc 22 414 8 is_stmt 0 view .LVU6963
 18727 0008 D1ED007A 		vldr.32	s15, [r1]
 18728              	.LVL2290:
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    xAI = pA[1];
 18729              		.loc 22 415 4 is_stmt 1 view .LVU6964
 18730              		.loc 22 415 8 is_stmt 0 view .LVU6965
 18731 000c 91ED016A 		vldr.32	s12, [r1, #4]
 18732              	.LVL2291:
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    pCoeff += 2 ;
 18733              		.loc 22 417 4 is_stmt 1 view .LVU6966
 18734              		.loc 22 417 11 is_stmt 0 view .LVU6967
 18735 0010 03F1080E 		add	lr, r3, #8
 18736              	.LVL2292:
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    *pOut++ = 0.5f * ( xAR + xAI );
 18737              		.loc 22 419 4 is_stmt 1 view .LVU6968
 18738              		.loc 22 419 27 is_stmt 0 view .LVU6969
 18739 0014 37EE867A 		vadd.f32	s14, s15, s12
 18740              	.LVL2293:
 18741              		.loc 22 419 19 view .LVU6970
 18742 0018 F6EE006A 		vmov.f32	s13, #5.0e-1
 18743 001c 27EE267A 		vmul.f32	s14, s14, s13
 18744              		.loc 22 419 12 view .LVU6971
 18745 0020 02F1080C 		add	ip, r2, #8
 18746 0024 82ED007A 		vstr.32	s14, [r2]
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    *pOut++ = 0.5f * ( xAR - xAI );
 18747              		.loc 22 420 4 is_stmt 1 view .LVU6972
 18748              		.loc 22 420 27 is_stmt 0 view .LVU6973
 18749 0028 77EEC67A 		vsub.f32	s15, s15, s12
 18750              	.LVL2294:
 18751              		.loc 22 420 19 view .LVU6974
 18752 002c 67EEA67A 		vmul.f32	s15, s15, s13
 18753              		.loc 22 420 12 view .LVU6975
 18754 0030 C2ED017A 		vstr.32	s15, [r2, #4]
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    pB  =  p + 2*k ;
 18755              		.loc 22 422 4 is_stmt 1 view .LVU6976
 18756              		.loc 22 422 8 is_stmt 0 view .LVU6977
 18757 0034 01EBC004 		add	r4, r1, r0, lsl #3
 18758              	.LVL2295:
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    pA +=  2	   ;
 18759              		.loc 22 423 4 is_stmt 1 view .LVU6978
 18760              		.loc 22 423 7 is_stmt 0 view .LVU6979
 18761 0038 0831     		adds	r1, r1, #8
 18762              	.LVL2296:
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 605


 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    while (k > 0)
 18763              		.loc 22 425 4 is_stmt 1 view .LVU6980
 18764              		.loc 22 425 10 is_stmt 0 view .LVU6981
 18765 003a 37E0     		b	.L554
 18766              	.LVL2297:
 18767              	.L555:
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    {
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       /* G is half of the frequency complex spectrum */
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       //for k = 2:N
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xBI =   pB[1]    ;
 18768              		.loc 22 430 7 is_stmt 1 view .LVU6982
 18769              		.loc 22 430 11 is_stmt 0 view .LVU6983
 18770 003c 94ED015A 		vldr.32	s10, [r4, #4]
 18771              	.LVL2298:
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xBR =   pB[0]    ;
 18772              		.loc 22 431 7 is_stmt 1 view .LVU6984
 18773              		.loc 22 431 11 is_stmt 0 view .LVU6985
 18774 0040 2346     		mov	r3, r4
 18775 0042 083C     		subs	r4, r4, #8
 18776              	.LVL2299:
 18777              		.loc 22 431 11 view .LVU6986
 18778 0044 93ED007A 		vldr.32	s14, [r3]
 18779              	.LVL2300:
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xAR =  pA[0];
 18780              		.loc 22 432 7 is_stmt 1 view .LVU6987
 18781              		.loc 22 432 11 is_stmt 0 view .LVU6988
 18782 0048 D1ED005A 		vldr.32	s11, [r1]
 18783              	.LVL2301:
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       xAI =  pA[1];
 18784              		.loc 22 433 7 is_stmt 1 view .LVU6989
 18785              		.loc 22 433 11 is_stmt 0 view .LVU6990
 18786 004c D1ED017A 		vldr.32	s15, [r1, #4]
 18787              	.LVL2302:
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       twR = *pCoeff++;
 18788              		.loc 22 435 7 is_stmt 1 view .LVU6991
 18789              		.loc 22 435 11 is_stmt 0 view .LVU6992
 18790 0050 7246     		mov	r2, lr
 18791 0052 0832     		adds	r2, r2, #8
 18792 0054 DEED006A 		vldr.32	s13, [lr]
 18793              	.LVL2303:
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       twI = *pCoeff++;
 18794              		.loc 22 436 7 is_stmt 1 view .LVU6993
 18795              		.loc 22 436 11 is_stmt 0 view .LVU6994
 18796 0058 9EED016A 		vldr.32	s12, [lr, #4]
 18797              	.LVL2304:
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       t1a = xAR - xBR ;
 18798              		.loc 22 438 7 is_stmt 1 view .LVU6995
 18799              		.loc 22 438 11 is_stmt 0 view .LVU6996
 18800 005c 35EEC74A 		vsub.f32	s8, s11, s14
 18801              	.LVL2305:
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       t1b = xAI + xBI ;
 18802              		.loc 22 439 7 is_stmt 1 view .LVU6997
 18803              		.loc 22 439 11 is_stmt 0 view .LVU6998
 18804 0060 75EE274A 		vadd.f32	s9, s10, s15
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 606


 18805              	.LVL2306:
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       r = twR * t1a;
 18806              		.loc 22 441 7 is_stmt 1 view .LVU6999
 18807              		.loc 22 441 9 is_stmt 0 view .LVU7000
 18808 0064 26EE843A 		vmul.f32	s6, s13, s8
 18809              	.LVL2307:
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       s = twI * t1b;
 18810              		.loc 22 442 7 is_stmt 1 view .LVU7001
 18811              		.loc 22 442 9 is_stmt 0 view .LVU7002
 18812 0068 66EE243A 		vmul.f32	s7, s12, s9
 18813              	.LVL2308:
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       t = twI * t1a;
 18814              		.loc 22 443 7 is_stmt 1 view .LVU7003
 18815              		.loc 22 443 9 is_stmt 0 view .LVU7004
 18816 006c 26EE046A 		vmul.f32	s12, s12, s8
 18817              	.LVL2309:
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       u = twR * t1b;
 18818              		.loc 22 444 7 is_stmt 1 view .LVU7005
 18819              		.loc 22 444 9 is_stmt 0 view .LVU7006
 18820 0070 66EEA46A 		vmul.f32	s13, s13, s9
 18821              	.LVL2310:
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 18822              		.loc 22 448 7 is_stmt 1 view .LVU7007
 18823              		.loc 22 448 29 is_stmt 0 view .LVU7008
 18824 0074 37EE257A 		vadd.f32	s14, s14, s11
 18825              	.LVL2311:
 18826              		.loc 22 448 35 view .LVU7009
 18827 0078 37EE437A 		vsub.f32	s14, s14, s6
 18828              		.loc 22 448 39 view .LVU7010
 18829 007c 37EE637A 		vsub.f32	s14, s14, s7
 18830              	.LVL2312:
 18831              		.loc 22 448 22 view .LVU7011
 18832 0080 F6EE005A 		vmov.f32	s11, #5.0e-1
 18833              	.LVL2313:
 18834              		.loc 22 448 22 view .LVU7012
 18835 0084 27EE257A 		vmul.f32	s14, s14, s11
 18836              		.loc 22 448 15 view .LVU7013
 18837 0088 6346     		mov	r3, ip
 18838              	.LVL2314:
 18839              		.loc 22 448 15 view .LVU7014
 18840 008a 0833     		adds	r3, r3, #8
 18841 008c 8CED007A 		vstr.32	s14, [ip]
 18842              	.LVL2315:
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 18843              		.loc 22 449 7 is_stmt 1 view .LVU7015
 18844              		.loc 22 449 29 is_stmt 0 view .LVU7016
 18845 0090 77EEC57A 		vsub.f32	s15, s15, s10
 18846              	.LVL2316:
 18847              		.loc 22 449 35 view .LVU7017
 18848 0094 77EE867A 		vadd.f32	s15, s15, s12
 18849              		.loc 22 449 39 view .LVU7018
 18850 0098 77EEE67A 		vsub.f32	s15, s15, s13
 18851              	.LVL2317:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 607


 18852              		.loc 22 449 22 view .LVU7019
 18853 009c 67EEA57A 		vmul.f32	s15, s15, s11
 18854              		.loc 22 449 15 view .LVU7020
 18855 00a0 CCED017A 		vstr.32	s15, [ip, #4]
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pA += 2;
 18856              		.loc 22 451 7 is_stmt 1 view .LVU7021
 18857              		.loc 22 451 10 is_stmt 0 view .LVU7022
 18858 00a4 0831     		adds	r1, r1, #8
 18859              	.LVL2318:
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       pB -= 2;
 18860              		.loc 22 452 7 is_stmt 1 view .LVU7023
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       k--;
 18861              		.loc 22 453 7 view .LVU7024
 18862              		.loc 22 453 8 is_stmt 0 view .LVU7025
 18863 00a6 0138     		subs	r0, r0, #1
 18864              	.LVL2319:
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 18865              		.loc 22 436 20 view .LVU7026
 18866 00a8 9646     		mov	lr, r2
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 18867              		.loc 22 449 12 view .LVU7027
 18868 00aa 9C46     		mov	ip, r3
 18869              	.LVL2320:
 18870              	.L554:
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    {
 18871              		.loc 22 425 10 is_stmt 1 view .LVU7028
 18872 00ac 0028     		cmp	r0, #0
 18873 00ae C5DC     		bgt	.L555
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    }
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** }
 18874              		.loc 22 456 1 is_stmt 0 view .LVU7029
 18875 00b0 10BD     		pop	{r4, pc}
 18876              		.loc 22 456 1 view .LVU7030
 18877              		.cfi_endproc
 18878              	.LFE162:
 18880              		.section	.text.arm_rfft_fast_f32,"ax",%progbits
 18881              		.align	1
 18882              		.global	arm_rfft_fast_f32
 18883              		.syntax unified
 18884              		.thumb
 18885              		.thumb_func
 18887              	arm_rfft_fast_f32:
 18888              	.LVL2321:
 18889              	.LFB163:
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** #endif /* defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE) */
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** /**
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @ingroup groupTransforms
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** */
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** /**
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @defgroup RealFFT Real FFT Functions
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 608


 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The CMSIS DSP library includes specialized algorithms for computing the
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    FFT of real data sequences.  The FFT is defined over complex data but
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    in many applications the input is real.  Real FFT algorithms take advantage
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    of the symmetry properties of the FFT and have a speed advantage over complex
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    algorithms of the same length.
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The Fast RFFT algorithm relays on the mixed radix CFFT that save processor usage
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The real length N forward FFT of a sequence is computed using the steps shown be
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    \image html RFFT.gif "Real Fast Fourier Transform"
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The real sequence is initially treated as if it were complex to perform a CFFT.
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    Later, a processing stage reshapes the data to obtain half of the frequency spec
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    in complex format. Except the first complex number that contains the two real nu
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    X[0] and X[N/2] all the data is complex. In other words, the first complex sampl
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    contains two real values packed.
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The input for the inverse RFFT should keep the same format as the output of the
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    forward RFFT. A first processing stage pre-process the data to later perform an
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    inverse CFFT.
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    \image html RIFFT.gif "Real Inverse Fast Fourier Transform"
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The algorithms for floating-point, Q15, and Q31 data are slightly different
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    and we describe each algorithm in turn.
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par           Floating-point
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The main functions are \ref arm_rfft_fast_f32() and \ref arm_rfft_fast_init_f32(
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The older functions \ref arm_rfft_f32() and \ref arm_rfft_init_f32() have been d
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    but are still documented.
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The FFT of a real N-point sequence has even symmetry in the frequency domain. 
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The second half of the data equals the conjugate of the first half flipped in fr
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    Looking at the data, we see that we can uniquely represent the FFT using only N/
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    These are packed into the output array in alternating real and imaginary compone
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    X = { real[0], imag[0], real[1], imag[1], real[2], imag[2] ...
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    real[(N/2)-1], imag[(N/2)-1 }
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    It happens that the first complex number (real[0], imag[0]) is actually
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    all real. real[0] represents the DC offset, and imag[0] should be 0.
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    (real[1], imag[1]) is the fundamental frequency, (real[2], imag[2]) is
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    the first harmonic and so on.
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The real FFT functions pack the frequency domain data in this fashion.
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The forward transform outputs the data in this form and the inverse
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    transform expects input data in this form. The function always performs
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    the needed bitreversal so that the input and output data is always in
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    normal order. The functions support lengths of [32, 64, 128, ..., 4096]
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    samples.
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par           Q15 and Q31
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The real algorithms are defined in a similar manner and utilize N/2 complex
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    transforms behind the scenes.
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The complex transforms used internally include scaling to prevent fixed-point
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    overflows.  The overall scaling equals 1/(fftLen/2).
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    Due to the use of complex transform internally, the source buffer is
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 609


 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    modified by the rfft.
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    A separate instance structure must be defined for each transform used but
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    twiddle factor and bit reversal tables can be reused.
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    There is also an associated initialization function for each data type.
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The initialization function performs the following operations:
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                     - Sets the values of the internal structure fields.
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                     - Initializes twiddle factor table and bit reversal table pointers.
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                     - Initializes the internal complex FFT data structure.
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @par
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    Use of the initialization function is optional **except for MVE versions where i
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    If you don't use the initialization functions, then the structures should be ini
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    similar to the one below:
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   <pre>
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       arm_rfft_instance_q31 S = {fftLenReal, fftLenBy2, ifftFlagR, bitReverseFlagR, twidCoefRModifi
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       arm_rfft_instance_q15 S = {fftLenReal, fftLenBy2, ifftFlagR, bitReverseFlagR, twidCoefRModifi
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   </pre>
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    where <code>fftLenReal</code> is the length of the real transform;
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    <code>fftLenBy2</code> length of  the internal complex transform (fftLenReal/2).
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    <code>ifftFlagR</code> Selects forward (=0) or inverse (=1) transform.
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    <code>bitReverseFlagR</code> Selects bit reversed output (=0) or normal order
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    output (=1).
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    <code>twidCoefRModifier</code> stride modifier for the twiddle factor table.
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    The value is based on the FFT length;
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    <code>pTwiddleAReal</code>points to the A array of twiddle coefficients;
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    <code>pTwiddleBReal</code>points to the B array of twiddle coefficients;
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    <code>pCfft</code> points to the CFFT Instance structure. The CFFT structure
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    must also be initialized.  
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** @par
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    Note that with MVE versions you can't initialize instance structures directly an
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    use the initialization function**.
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****  */
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** /**
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @addtogroup RealFFT
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @{
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** */
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** /**
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @brief         Processing function for the floating-point real FFT.
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @param[in]     S         points to an arm_rfft_fast_instance_f32 structure
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @param[in]     p         points to input buffer (Source buffer is modified by this function.)
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @param[in]     pOut      points to output buffer
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @param[in]     ifftFlag
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    - value = 0: RFFT
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****                    - value = 1: RIFFT
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   @return        none
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** */
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** void arm_rfft_fast_f32(
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   const arm_rfft_fast_instance_f32 * S,
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   float32_t * p,
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   float32_t * pOut,
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****   uint8_t ifftFlag)
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** {
 18890              		.loc 22 580 1 is_stmt 1 view -0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 610


 18891              		.cfi_startproc
 18892              		@ args = 0, pretend = 0, frame = 0
 18893              		@ frame_needed = 0, uses_anonymous_args = 0
 18894              		.loc 22 580 1 is_stmt 0 view .LVU7032
 18895 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 18896              	.LCFI104:
 18897              		.cfi_def_cfa_offset 24
 18898              		.cfi_offset 3, -24
 18899              		.cfi_offset 4, -20
 18900              		.cfi_offset 5, -16
 18901              		.cfi_offset 6, -12
 18902              		.cfi_offset 7, -8
 18903              		.cfi_offset 14, -4
 18904 0002 0446     		mov	r4, r0
 18905 0004 0D46     		mov	r5, r1
 18906 0006 1646     		mov	r6, r2
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    const arm_cfft_instance_f32 * Sint = &(S->Sint);
 18907              		.loc 22 581 4 is_stmt 1 view .LVU7033
 18908              	.LVL2322:
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    /* Calculation of Real FFT */
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    if (ifftFlag)
 18909              		.loc 22 584 4 view .LVU7034
 18910              		.loc 22 584 7 is_stmt 0 view .LVU7035
 18911 0008 1F46     		mov	r7, r3
 18912 000a 43B1     		cbz	r3, .L558
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    {
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       /*  Real FFT compression */
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       merge_rfft_f32(S, p, pOut);
 18913              		.loc 22 587 7 is_stmt 1 view .LVU7036
 18914 000c FFF7FEFF 		bl	merge_rfft_f32
 18915              	.LVL2323:
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       /* Complex radix-4 IFFT process */
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 18916              		.loc 22 589 7 view .LVU7037
 18917 0010 0123     		movs	r3, #1
 18918 0012 3A46     		mov	r2, r7
 18919 0014 3146     		mov	r1, r6
 18920 0016 2046     		mov	r0, r4
 18921 0018 FFF7FEFF 		bl	arm_cfft_f32
 18922              	.LVL2324:
 18923              	.L557:
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    }
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    else
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    {
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       /* Calculation of RFFT of input */
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       arm_cfft_f32( Sint, p, ifftFlag, 1);
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       /*  Real FFT extraction */
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****       stage_rfft_f32(S, p, pOut);
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    }
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** }
 18924              		.loc 22 599 1 is_stmt 0 view .LVU7038
 18925 001c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 18926              	.LVL2325:
 18927              	.L558:
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 611


 18928              		.loc 22 594 7 is_stmt 1 view .LVU7039
 18929 001e 0123     		movs	r3, #1
 18930              	.LVL2326:
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 18931              		.loc 22 594 7 is_stmt 0 view .LVU7040
 18932 0020 3A46     		mov	r2, r7
 18933              	.LVL2327:
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c **** 
 18934              		.loc 22 594 7 view .LVU7041
 18935 0022 FFF7FEFF 		bl	arm_cfft_f32
 18936              	.LVL2328:
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f32.c ****    }
 18937              		.loc 22 597 7 is_stmt 1 view .LVU7042
 18938 0026 3246     		mov	r2, r6
 18939 0028 2946     		mov	r1, r5
 18940 002a 2046     		mov	r0, r4
 18941 002c FFF7FEFF 		bl	stage_rfft_f32
 18942              	.LVL2329:
 18943              		.loc 22 599 1 is_stmt 0 view .LVU7043
 18944 0030 F4E7     		b	.L557
 18945              		.cfi_endproc
 18946              	.LFE163:
 18948              		.section	.text.stage_rfft_f64,"ax",%progbits
 18949              		.align	1
 18950              		.global	stage_rfft_f64
 18951              		.syntax unified
 18952              		.thumb
 18953              		.thumb_func
 18955              	stage_rfft_f64:
 18956              	.LVL2330:
 18957              	.LFB164:
 18958              		.file 23 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * Title:        arm_rfft_fast_f64.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * Description:  RFFT & RIFFT Double precision Floating point process function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 612


  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** void stage_rfft_f64(
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   const arm_rfft_fast_instance_f64 * S,
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t * p,
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t * pOut)
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** {
 18959              		.loc 23 35 1 is_stmt 1 view -0
 18960              		.cfi_startproc
 18961              		@ args = 0, pretend = 0, frame = 40
 18962              		@ frame_needed = 0, uses_anonymous_args = 0
 18963              		.loc 23 35 1 is_stmt 0 view .LVU7045
 18964 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 18965              	.LCFI105:
 18966              		.cfi_def_cfa_offset 36
 18967              		.cfi_offset 4, -36
 18968              		.cfi_offset 5, -32
 18969              		.cfi_offset 6, -28
 18970              		.cfi_offset 7, -24
 18971              		.cfi_offset 8, -20
 18972              		.cfi_offset 9, -16
 18973              		.cfi_offset 10, -12
 18974              		.cfi_offset 11, -8
 18975              		.cfi_offset 14, -4
 18976 0004 2DED088B 		vpush.64	{d8, d9, d10, d11}
 18977              	.LCFI106:
 18978              		.cfi_def_cfa_offset 68
 18979              		.cfi_offset 80, -68
 18980              		.cfi_offset 81, -64
 18981              		.cfi_offset 82, -60
 18982              		.cfi_offset 83, -56
 18983              		.cfi_offset 84, -52
 18984              		.cfi_offset 85, -48
 18985              		.cfi_offset 86, -44
 18986              		.cfi_offset 87, -40
 18987 0008 8BB0     		sub	sp, sp, #44
 18988              	.LCFI107:
 18989              		.cfi_def_cfa_offset 112
 18990 000a 8846     		mov	r8, r1
 18991 000c 9146     		mov	r9, r2
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         uint32_t  k;                                /* Loop Counter */
 18992              		.loc 23 36 9 is_stmt 1 view .LVU7046
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t twR, twI;                         /* RFFT Twiddle coefficients */
 18993              		.loc 23 37 9 view .LVU7047
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   const float64_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
 18994              		.loc 23 38 3 view .LVU7048
 18995              		.loc 23 38 21 is_stmt 0 view .LVU7049
 18996 000e 4469     		ldr	r4, [r0, #20]
 18997              	.LVL2331:
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t *pA = p;                          /* increasing pointer */
 18998              		.loc 23 39 9 is_stmt 1 view .LVU7050
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t *pB = p;                          /* decreasing pointer */
 18999              		.loc 23 40 9 view .LVU7051
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t xAR, xAI, xBR, xBI;               /* temporary variables */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 613


 19000              		.loc 23 41 9 view .LVU7052
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t t1a, t1b;                         /* temporary variables */
 19001              		.loc 23 42 9 view .LVU7053
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t p0, p1, p2, p3;                   /* temporary variables */
 19002              		.loc 23 43 9 view .LVU7054
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    k = (S->Sint).fftLen - 1;
 19003              		.loc 23 46 4 view .LVU7055
 19004              		.loc 23 46 17 is_stmt 0 view .LVU7056
 19005 0010 0288     		ldrh	r2, [r0]
 19006              	.LVL2332:
 19007              		.loc 23 46 25 view .LVU7057
 19008 0012 531E     		subs	r3, r2, #1
 19009 0014 0593     		str	r3, [sp, #20]
 19010              	.LVL2333:
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    /* Pack first and last sample of the frequency domain together */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    xBR = pB[0];
 19011              		.loc 23 50 4 is_stmt 1 view .LVU7058
 19012              		.loc 23 50 8 is_stmt 0 view .LVU7059
 19013 0016 D1E90001 		ldrd	r0, [r1]
 19014              	.LVL2334:
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    xBI = pB[1];
 19015              		.loc 23 51 4 is_stmt 1 view .LVU7060
 19016              		.loc 23 51 8 is_stmt 0 view .LVU7061
 19017 001a D8E90267 		ldrd	r6, [r8, #8]
 19018              	.LVL2335:
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    xAR = pA[0];
 19019              		.loc 23 52 4 is_stmt 1 view .LVU7062
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    xAI = pA[1];
 19020              		.loc 23 53 4 view .LVU7063
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    twR = *pCoeff++ ;
 19021              		.loc 23 55 4 view .LVU7064
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    twI = *pCoeff++ ;
 19022              		.loc 23 56 4 view .LVU7065
 19023              		.loc 23 56 17 is_stmt 0 view .LVU7066
 19024 001e 1034     		adds	r4, r4, #16
 19025              	.LVL2336:
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    // U1 = XA(1) + XB(1); % It is real
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    t1a = xBR + xAR  ;
 19026              		.loc 23 59 4 is_stmt 1 view .LVU7067
 19027              		.loc 23 59 8 is_stmt 0 view .LVU7068
 19028 0020 0246     		mov	r2, r0
 19029 0022 0B46     		mov	r3, r1
 19030              	.LVL2337:
 19031              		.loc 23 59 8 view .LVU7069
 19032 0024 FFF7FEFF 		bl	__aeabi_dadd
 19033              	.LVL2338:
 19034              		.loc 23 59 8 view .LVU7070
 19035 0028 8246     		mov	r10, r0
 19036 002a 8B46     		mov	fp, r1
 19037              	.LVL2339:
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 614


  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    // U2 = XB(1) - XA(1); % It is imaginary
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    t1b = xBI + xAI  ;
 19038              		.loc 23 62 4 is_stmt 1 view .LVU7071
 19039              		.loc 23 62 8 is_stmt 0 view .LVU7072
 19040 002c 3246     		mov	r2, r6
 19041 002e 3B46     		mov	r3, r7
 19042 0030 3046     		mov	r0, r6
 19043 0032 3946     		mov	r1, r7
 19044 0034 FFF7FEFF 		bl	__aeabi_dadd
 19045              	.LVL2340:
 19046 0038 0646     		mov	r6, r0
 19047              	.LVL2341:
 19048              		.loc 23 62 8 view .LVU7073
 19049 003a 0F46     		mov	r7, r1
 19050              	.LVL2342:
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    *pOut++ = 0.5 * ( t1a + t1b );
 19051              		.loc 23 66 4 is_stmt 1 view .LVU7074
 19052              		.loc 23 66 26 is_stmt 0 view .LVU7075
 19053 003c 0246     		mov	r2, r0
 19054 003e 0B46     		mov	r3, r1
 19055 0040 5046     		mov	r0, r10
 19056 0042 5946     		mov	r1, fp
 19057 0044 FFF7FEFF 		bl	__aeabi_dadd
 19058              	.LVL2343:
 19059              		.loc 23 66 18 view .LVU7076
 19060 0048 0022     		movs	r2, #0
 19061 004a 454B     		ldr	r3, .L564
 19062 004c FFF7FEFF 		bl	__aeabi_dmul
 19063              	.LVL2344:
 19064              		.loc 23 66 12 view .LVU7077
 19065 0050 4D46     		mov	r5, r9
 19066 0052 E5E80401 		strd	r0, [r5], #16
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    *pOut++ = 0.5 * ( t1a - t1b );
 19067              		.loc 23 67 4 is_stmt 1 view .LVU7078
 19068              		.loc 23 67 26 is_stmt 0 view .LVU7079
 19069 0056 3246     		mov	r2, r6
 19070 0058 3B46     		mov	r3, r7
 19071 005a 5046     		mov	r0, r10
 19072 005c 5946     		mov	r1, fp
 19073 005e FFF7FEFF 		bl	__aeabi_dsub
 19074              	.LVL2345:
 19075              		.loc 23 67 18 view .LVU7080
 19076 0062 0022     		movs	r2, #0
 19077 0064 3E4B     		ldr	r3, .L564
 19078 0066 FFF7FEFF 		bl	__aeabi_dmul
 19079              	.LVL2346:
 19080              		.loc 23 67 12 view .LVU7081
 19081 006a C9E90201 		strd	r0, [r9, #8]
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    pB  = p + 2*k;
 19082              		.loc 23 70 4 is_stmt 1 view .LVU7082
 19083              		.loc 23 70 8 is_stmt 0 view .LVU7083
 19084 006e 059B     		ldr	r3, [sp, #20]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 615


 19085 0070 08EB0319 		add	r9, r8, r3, lsl #4
 19086              	.LVL2347:
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    pA += 2;
 19087              		.loc 23 71 4 is_stmt 1 view .LVU7084
 19088              		.loc 23 71 7 is_stmt 0 view .LVU7085
 19089 0074 08F11008 		add	r8, r8, #16
 19090              	.LVL2348:
 19091              		.loc 23 71 7 view .LVU7086
 19092 0078 2E46     		mov	r6, r5
 19093              	.LVL2349:
 19094              		.loc 23 71 7 view .LVU7087
 19095 007a 2746     		mov	r7, r4
 19096              	.LVL2350:
 19097              	.L562:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    do
 19098              		.loc 23 73 4 is_stmt 1 discriminator 1 view .LVU7088
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    {
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       /*
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****          function X = my_split_rfft(X, ifftFlag)
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****          % X is a series of real numbers
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****          L  = length(X);
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****          XC = X(1:2:end) +i*X(2:2:end);
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****          XA = fft(XC);
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****          XB = conj(XA([1 end:-1:2]));
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****          TW = i*exp(-2*pi*i*[0:L/2-1]/L).';
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****          for l = 2:L/2
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****             XA(l) = 1/2 * (XA(l) + XB(l) + TW(l) * (XB(l) - XA(l)));
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****          end
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****          XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****          X = XA;
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       xBI = pB[1];
 19099              		.loc 23 90 7 discriminator 1 view .LVU7089
 19100              		.loc 23 90 11 is_stmt 0 discriminator 1 view .LVU7090
 19101 007c 99ED028B 		vldr.64	d8, [r9, #8]
 19102              	.LVL2351:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       xBR = pB[0];
 19103              		.loc 23 91 7 is_stmt 1 discriminator 1 view .LVU7091
 19104              		.loc 23 91 11 is_stmt 0 discriminator 1 view .LVU7092
 19105 0080 79E80401 		ldrd	r0, [r9], #-16
 19106              	.LVL2352:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       xAR = pA[0];
 19107              		.loc 23 92 7 is_stmt 1 discriminator 1 view .LVU7093
 19108              		.loc 23 92 11 is_stmt 0 discriminator 1 view .LVU7094
 19109 0084 D8E900AB 		ldrd	r10, [r8]
 19110              	.LVL2353:
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       xAI = pA[1];
 19111              		.loc 23 93 7 is_stmt 1 discriminator 1 view .LVU7095
 19112              		.loc 23 93 11 is_stmt 0 discriminator 1 view .LVU7096
 19113 0088 98ED029B 		vldr.64	d9, [r8, #8]
 19114              	.LVL2354:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       twR = *pCoeff++;
 19115              		.loc 23 95 7 is_stmt 1 discriminator 1 view .LVU7097
 19116              		.loc 23 95 11 is_stmt 0 discriminator 1 view .LVU7098
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 616


 19117 008c 97ED00AB 		vldr.64	d10, [r7]
 19118              	.LVL2355:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       twI = *pCoeff++;
 19119              		.loc 23 96 7 is_stmt 1 discriminator 1 view .LVU7099
 19120              		.loc 23 96 11 is_stmt 0 discriminator 1 view .LVU7100
 19121 0090 D7E90245 		ldrd	r4, [r7, #8]
 19122 0094 1037     		adds	r7, r7, #16
 19123              	.LVL2356:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       t1a = xBR - xAR ;
 19124              		.loc 23 98 7 is_stmt 1 discriminator 1 view .LVU7101
 19125              		.loc 23 98 11 is_stmt 0 discriminator 1 view .LVU7102
 19126 0096 5246     		mov	r2, r10
 19127 0098 5B46     		mov	r3, fp
 19128 009a 41EC1B0B 		vmov	d11, r0, r1
 19129 009e FFF7FEFF 		bl	__aeabi_dsub
 19130              	.LVL2357:
 19131              		.loc 23 98 11 discriminator 1 view .LVU7103
 19132 00a2 CDE90001 		strd	r0, [sp]
 19133              	.LVL2358:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       t1b = xBI + xAI ;
 19134              		.loc 23 99 7 is_stmt 1 discriminator 1 view .LVU7104
 19135              		.loc 23 99 11 is_stmt 0 discriminator 1 view .LVU7105
 19136 00a6 53EC192B 		vmov	r2, r3, d9
 19137 00aa 51EC180B 		vmov	r0, r1, d8
 19138              	.LVL2359:
 19139              		.loc 23 99 11 discriminator 1 view .LVU7106
 19140 00ae FFF7FEFF 		bl	__aeabi_dadd
 19141              	.LVL2360:
 19142 00b2 CDE90201 		strd	r0, [sp, #8]
 19143              	.LVL2361:
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       p0 = twR * t1a;
 19144              		.loc 23 103 7 is_stmt 1 discriminator 1 view .LVU7107
 19145              		.loc 23 103 10 is_stmt 0 discriminator 1 view .LVU7108
 19146 00b6 DDE90023 		ldrd	r2, [sp]
 19147 00ba 51EC1A0B 		vmov	r0, r1, d10
 19148              	.LVL2362:
 19149              		.loc 23 103 10 discriminator 1 view .LVU7109
 19150 00be FFF7FEFF 		bl	__aeabi_dmul
 19151              	.LVL2363:
 19152 00c2 CDE90601 		strd	r0, [sp, #24]
 19153              	.LVL2364:
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       p1 = twI * t1a;
 19154              		.loc 23 104 7 is_stmt 1 discriminator 1 view .LVU7110
 19155              		.loc 23 104 10 is_stmt 0 discriminator 1 view .LVU7111
 19156 00c6 DDE90023 		ldrd	r2, [sp]
 19157 00ca 2046     		mov	r0, r4
 19158              	.LVL2365:
 19159              		.loc 23 104 10 discriminator 1 view .LVU7112
 19160 00cc 2946     		mov	r1, r5
 19161 00ce FFF7FEFF 		bl	__aeabi_dmul
 19162              	.LVL2366:
 19163 00d2 CDE90001 		strd	r0, [sp]
 19164              	.LVL2367:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 617


 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       p2 = twR * t1b;
 19165              		.loc 23 105 7 is_stmt 1 discriminator 1 view .LVU7113
 19166              		.loc 23 105 10 is_stmt 0 discriminator 1 view .LVU7114
 19167 00d6 DDE90223 		ldrd	r2, [sp, #8]
 19168 00da 51EC1A0B 		vmov	r0, r1, d10
 19169              	.LVL2368:
 19170              		.loc 23 105 10 discriminator 1 view .LVU7115
 19171 00de FFF7FEFF 		bl	__aeabi_dmul
 19172              	.LVL2369:
 19173 00e2 CDE90801 		strd	r0, [sp, #32]
 19174              	.LVL2370:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       p3 = twI * t1b;
 19175              		.loc 23 106 7 is_stmt 1 discriminator 1 view .LVU7116
 19176              		.loc 23 106 10 is_stmt 0 discriminator 1 view .LVU7117
 19177 00e6 DDE90223 		ldrd	r2, [sp, #8]
 19178 00ea 2046     		mov	r0, r4
 19179              	.LVL2371:
 19180              		.loc 23 106 10 discriminator 1 view .LVU7118
 19181 00ec 2946     		mov	r1, r5
 19182 00ee FFF7FEFF 		bl	__aeabi_dmul
 19183              	.LVL2372:
 19184 00f2 0446     		mov	r4, r0
 19185              	.LVL2373:
 19186              		.loc 23 106 10 discriminator 1 view .LVU7119
 19187 00f4 0D46     		mov	r5, r1
 19188              	.LVL2374:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       *pOut++ = 0.5 * (xAR + xBR + p0 + p3 ); //xAR
 19189              		.loc 23 108 7 is_stmt 1 discriminator 1 view .LVU7120
 19190              		.loc 23 108 28 is_stmt 0 discriminator 1 view .LVU7121
 19191 00f6 5246     		mov	r2, r10
 19192 00f8 5B46     		mov	r3, fp
 19193 00fa 51EC1B0B 		vmov	r0, r1, d11
 19194 00fe FFF7FEFF 		bl	__aeabi_dadd
 19195              	.LVL2375:
 19196              		.loc 23 108 34 discriminator 1 view .LVU7122
 19197 0102 DDE90623 		ldrd	r2, [sp, #24]
 19198 0106 FFF7FEFF 		bl	__aeabi_dadd
 19199              	.LVL2376:
 19200              		.loc 23 108 39 discriminator 1 view .LVU7123
 19201 010a 2246     		mov	r2, r4
 19202 010c 2B46     		mov	r3, r5
 19203 010e FFF7FEFF 		bl	__aeabi_dadd
 19204              	.LVL2377:
 19205              		.loc 23 108 21 discriminator 1 view .LVU7124
 19206 0112 0022     		movs	r2, #0
 19207 0114 124B     		ldr	r3, .L564
 19208 0116 FFF7FEFF 		bl	__aeabi_dmul
 19209              	.LVL2378:
 19210              		.loc 23 108 15 discriminator 1 view .LVU7125
 19211 011a C6E90001 		strd	r0, [r6]
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       *pOut++ = 0.5 * (xAI - xBI + p1 - p2 ); //xAI
 19212              		.loc 23 109 7 is_stmt 1 discriminator 1 view .LVU7126
 19213              		.loc 23 109 28 is_stmt 0 discriminator 1 view .LVU7127
 19214 011e 53EC182B 		vmov	r2, r3, d8
 19215 0122 51EC190B 		vmov	r0, r1, d9
 19216 0126 FFF7FEFF 		bl	__aeabi_dsub
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 618


 19217              	.LVL2379:
 19218              		.loc 23 109 34 discriminator 1 view .LVU7128
 19219 012a DDE90023 		ldrd	r2, [sp]
 19220 012e FFF7FEFF 		bl	__aeabi_dadd
 19221              	.LVL2380:
 19222              		.loc 23 109 39 discriminator 1 view .LVU7129
 19223 0132 DDE90823 		ldrd	r2, [sp, #32]
 19224 0136 FFF7FEFF 		bl	__aeabi_dsub
 19225              	.LVL2381:
 19226 013a 3446     		mov	r4, r6
 19227              	.LVL2382:
 19228              		.loc 23 109 12 discriminator 1 view .LVU7130
 19229 013c 1036     		adds	r6, r6, #16
 19230              	.LVL2383:
 19231              		.loc 23 109 21 discriminator 1 view .LVU7131
 19232 013e 0022     		movs	r2, #0
 19233 0140 074B     		ldr	r3, .L564
 19234 0142 FFF7FEFF 		bl	__aeabi_dmul
 19235              	.LVL2384:
 19236              		.loc 23 109 15 discriminator 1 view .LVU7132
 19237 0146 C4E90201 		strd	r0, [r4, #8]
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       pA += 2;
 19238              		.loc 23 111 7 is_stmt 1 discriminator 1 view .LVU7133
 19239              		.loc 23 111 10 is_stmt 0 discriminator 1 view .LVU7134
 19240 014a 08F11008 		add	r8, r8, #16
 19241              	.LVL2385:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       pB -= 2;
 19242              		.loc 23 112 7 is_stmt 1 discriminator 1 view .LVU7135
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       k--;
 19243              		.loc 23 113 7 discriminator 1 view .LVU7136
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    } while (k > 0U);
 19244              		.loc 23 114 12 discriminator 1 view .LVU7137
 19245              		.loc 23 114 4 is_stmt 0 discriminator 1 view .LVU7138
 19246 014e 059B     		ldr	r3, [sp, #20]
 19247 0150 013B     		subs	r3, r3, #1
 19248              	.LVL2386:
 19249              		.loc 23 114 4 discriminator 1 view .LVU7139
 19250 0152 0593     		str	r3, [sp, #20]
 19251 0154 92D1     		bne	.L562
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** }
 19252              		.loc 23 115 1 view .LVU7140
 19253 0156 0BB0     		add	sp, sp, #44
 19254              	.LCFI108:
 19255              		.cfi_def_cfa_offset 68
 19256              	.LVL2387:
 19257              		.loc 23 115 1 view .LVU7141
 19258              		@ sp needed
 19259 0158 BDEC088B 		vldm	sp!, {d8-d11}
 19260              	.LCFI109:
 19261              		.cfi_restore 86
 19262              		.cfi_restore 87
 19263              		.cfi_restore 84
 19264              		.cfi_restore 85
 19265              		.cfi_restore 82
 19266              		.cfi_restore 83
 19267              		.cfi_restore 80
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 619


 19268              		.cfi_restore 81
 19269              		.cfi_def_cfa_offset 36
 19270              	.LVL2388:
 19271              		.loc 23 115 1 view .LVU7142
 19272 015c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 19273              	.LVL2389:
 19274              	.L565:
 19275              		.loc 23 115 1 view .LVU7143
 19276              		.align	2
 19277              	.L564:
 19278 0160 0000E03F 		.word	1071644672
 19279              		.cfi_endproc
 19280              	.LFE164:
 19282              		.section	.text.merge_rfft_f64,"ax",%progbits
 19283              		.align	1
 19284              		.global	merge_rfft_f64
 19285              		.syntax unified
 19286              		.thumb
 19287              		.thumb_func
 19289              	merge_rfft_f64:
 19290              	.LVL2390:
 19291              	.LFB165:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** /* Prepares data for inverse cfft */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** void merge_rfft_f64(
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   const arm_rfft_fast_instance_f64 * S,
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t * p,
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t * pOut)
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** {
 19292              		.loc 23 122 1 is_stmt 1 view -0
 19293              		.cfi_startproc
 19294              		@ args = 0, pretend = 0, frame = 40
 19295              		@ frame_needed = 0, uses_anonymous_args = 0
 19296              		.loc 23 122 1 is_stmt 0 view .LVU7145
 19297 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 19298              	.LCFI110:
 19299              		.cfi_def_cfa_offset 36
 19300              		.cfi_offset 4, -36
 19301              		.cfi_offset 5, -32
 19302              		.cfi_offset 6, -28
 19303              		.cfi_offset 7, -24
 19304              		.cfi_offset 8, -20
 19305              		.cfi_offset 9, -16
 19306              		.cfi_offset 10, -12
 19307              		.cfi_offset 11, -8
 19308              		.cfi_offset 14, -4
 19309 0004 2DED088B 		vpush.64	{d8, d9, d10, d11}
 19310              	.LCFI111:
 19311              		.cfi_def_cfa_offset 68
 19312              		.cfi_offset 80, -68
 19313              		.cfi_offset 81, -64
 19314              		.cfi_offset 82, -60
 19315              		.cfi_offset 83, -56
 19316              		.cfi_offset 84, -52
 19317              		.cfi_offset 85, -48
 19318              		.cfi_offset 86, -44
 19319              		.cfi_offset 87, -40
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 620


 19320 0008 8BB0     		sub	sp, sp, #44
 19321              	.LCFI112:
 19322              		.cfi_def_cfa_offset 112
 19323 000a 0C46     		mov	r4, r1
 19324 000c 1546     		mov	r5, r2
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         uint32_t  k;                                /* Loop Counter */
 19325              		.loc 23 123 9 is_stmt 1 view .LVU7146
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t twR, twI;                         /* RFFT Twiddle coefficients */
 19326              		.loc 23 124 9 view .LVU7147
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   const float64_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
 19327              		.loc 23 125 3 view .LVU7148
 19328              		.loc 23 125 20 is_stmt 0 view .LVU7149
 19329 000e 4369     		ldr	r3, [r0, #20]
 19330              	.LVL2391:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t *pA = p;                          /* increasing pointer */
 19331              		.loc 23 126 9 is_stmt 1 view .LVU7150
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t *pB = p;                          /* decreasing pointer */
 19332              		.loc 23 127 9 view .LVU7151
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t xAR, xAI, xBR, xBI;               /* temporary variables */
 19333              		.loc 23 128 9 view .LVU7152
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****         float64_t t1a, t1b, r, s, t, u;             /* temporary variables */
 19334              		.loc 23 129 9 view .LVU7153
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    k = (S->Sint).fftLen - 1;
 19335              		.loc 23 131 4 view .LVU7154
 19336              		.loc 23 131 17 is_stmt 0 view .LVU7155
 19337 0010 0288     		ldrh	r2, [r0]
 19338              	.LVL2392:
 19339              		.loc 23 131 25 view .LVU7156
 19340 0012 571E     		subs	r7, r2, #1
 19341              	.LVL2393:
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    xAR = pA[0];
 19342              		.loc 23 133 4 is_stmt 1 view .LVU7157
 19343              		.loc 23 133 8 is_stmt 0 view .LVU7158
 19344 0014 D1E900AB 		ldrd	r10, [r1]
 19345              	.LVL2394:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    xAI = pA[1];
 19346              		.loc 23 134 4 is_stmt 1 view .LVU7159
 19347              		.loc 23 134 8 is_stmt 0 view .LVU7160
 19348 0018 D1E90289 		ldrd	r8, [r1, #8]
 19349              	.LVL2395:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    pCoeff += 2 ;
 19350              		.loc 23 136 4 is_stmt 1 view .LVU7161
 19351              		.loc 23 136 11 is_stmt 0 view .LVU7162
 19352 001c 03F11006 		add	r6, r3, #16
 19353              	.LVL2396:
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    *pOut++ = 0.5 * ( xAR + xAI );
 19354              		.loc 23 138 4 is_stmt 1 view .LVU7163
 19355              		.loc 23 138 26 is_stmt 0 view .LVU7164
 19356 0020 4246     		mov	r2, r8
 19357 0022 4B46     		mov	r3, r9
 19358 0024 5046     		mov	r0, r10
 19359              	.LVL2397:
 19360              		.loc 23 138 26 view .LVU7165
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 621


 19361 0026 5946     		mov	r1, fp
 19362              	.LVL2398:
 19363              		.loc 23 138 26 view .LVU7166
 19364 0028 FFF7FEFF 		bl	__aeabi_dadd
 19365              	.LVL2399:
 19366              		.loc 23 138 18 view .LVU7167
 19367 002c 0022     		movs	r2, #0
 19368 002e 474B     		ldr	r3, .L570
 19369 0030 FFF7FEFF 		bl	__aeabi_dmul
 19370              	.LVL2400:
 19371              		.loc 23 138 12 view .LVU7168
 19372 0034 2A46     		mov	r2, r5
 19373 0036 E2E80401 		strd	r0, [r2], #16
 19374 003a 0592     		str	r2, [sp, #20]
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    *pOut++ = 0.5 * ( xAR - xAI );
 19375              		.loc 23 139 4 is_stmt 1 view .LVU7169
 19376              		.loc 23 139 26 is_stmt 0 view .LVU7170
 19377 003c 4246     		mov	r2, r8
 19378 003e 4B46     		mov	r3, r9
 19379 0040 5046     		mov	r0, r10
 19380 0042 5946     		mov	r1, fp
 19381 0044 FFF7FEFF 		bl	__aeabi_dsub
 19382              	.LVL2401:
 19383              		.loc 23 139 18 view .LVU7171
 19384 0048 0022     		movs	r2, #0
 19385 004a 404B     		ldr	r3, .L570
 19386 004c FFF7FEFF 		bl	__aeabi_dmul
 19387              	.LVL2402:
 19388              		.loc 23 139 12 view .LVU7172
 19389 0050 C5E90201 		strd	r0, [r5, #8]
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    pB  =  p + 2*k ;
 19390              		.loc 23 141 4 is_stmt 1 view .LVU7173
 19391              		.loc 23 141 8 is_stmt 0 view .LVU7174
 19392 0054 04EB0715 		add	r5, r4, r7, lsl #4
 19393              	.LVL2403:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    pA +=  2	   ;
 19394              		.loc 23 142 4 is_stmt 1 view .LVU7175
 19395              		.loc 23 142 7 is_stmt 0 view .LVU7176
 19396 0058 1034     		adds	r4, r4, #16
 19397              	.LVL2404:
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    while (k > 0U)
 19398              		.loc 23 144 4 is_stmt 1 view .LVU7177
 19399 005a 3346     		mov	r3, r6
 19400              		.loc 23 144 10 is_stmt 0 view .LVU7178
 19401 005c 6EE0     		b	.L567
 19402              	.LVL2405:
 19403              	.L568:
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    {
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       /* G is half of the frequency complex spectrum */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       //for k = 2:N
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       xBI =   pB[1]    ;
 19404              		.loc 23 149 7 is_stmt 1 view .LVU7179
 19405              		.loc 23 149 11 is_stmt 0 view .LVU7180
 19406 005e 95ED028B 		vldr.64	d8, [r5, #8]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 622


 19407              	.LVL2406:
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       xBR =   pB[0]    ;
 19408              		.loc 23 150 7 is_stmt 1 view .LVU7181
 19409              		.loc 23 150 11 is_stmt 0 view .LVU7182
 19410 0062 75E80412 		ldrd	r1, [r5], #-16
 19411              	.LVL2407:
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       xAR =  pA[0];
 19412              		.loc 23 151 7 is_stmt 1 view .LVU7183
 19413              		.loc 23 151 11 is_stmt 0 view .LVU7184
 19414 0066 D4E90089 		ldrd	r8, [r4]
 19415              	.LVL2408:
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       xAI =  pA[1];
 19416              		.loc 23 152 7 is_stmt 1 view .LVU7185
 19417              		.loc 23 152 11 is_stmt 0 view .LVU7186
 19418 006a 94ED029B 		vldr.64	d9, [r4, #8]
 19419              	.LVL2409:
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       twR = *pCoeff++;
 19420              		.loc 23 154 7 is_stmt 1 view .LVU7187
 19421              		.loc 23 154 11 is_stmt 0 view .LVU7188
 19422 006e 1E46     		mov	r6, r3
 19423 0070 F6E804AB 		ldrd	r10, [r6], #16
 19424              	.LVL2410:
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       twI = *pCoeff++;
 19425              		.loc 23 155 7 is_stmt 1 view .LVU7189
 19426              		.loc 23 155 11 is_stmt 0 view .LVU7190
 19427 0074 93ED02AB 		vldr.64	d10, [r3, #8]
 19428              	.LVL2411:
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       t1a = xAR - xBR ;
 19429              		.loc 23 157 7 is_stmt 1 view .LVU7191
 19430              		.loc 23 157 11 is_stmt 0 view .LVU7192
 19431 0078 42EC1B1B 		vmov	d11, r1, r2
 19432 007c 1346     		mov	r3, r2
 19433 007e 0A46     		mov	r2, r1
 19434 0080 4046     		mov	r0, r8
 19435 0082 4946     		mov	r1, r9
 19436              	.LVL2412:
 19437              		.loc 23 157 11 view .LVU7193
 19438 0084 FFF7FEFF 		bl	__aeabi_dsub
 19439              	.LVL2413:
 19440              		.loc 23 157 11 view .LVU7194
 19441 0088 CDE90001 		strd	r0, [sp]
 19442              	.LVL2414:
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       t1b = xAI + xBI ;
 19443              		.loc 23 158 7 is_stmt 1 view .LVU7195
 19444              		.loc 23 158 11 is_stmt 0 view .LVU7196
 19445 008c 53EC192B 		vmov	r2, r3, d9
 19446 0090 51EC180B 		vmov	r0, r1, d8
 19447              	.LVL2415:
 19448              		.loc 23 158 11 view .LVU7197
 19449 0094 FFF7FEFF 		bl	__aeabi_dadd
 19450              	.LVL2416:
 19451 0098 CDE90201 		strd	r0, [sp, #8]
 19452              	.LVL2417:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       r = twR * t1a;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 623


 19453              		.loc 23 160 7 is_stmt 1 view .LVU7198
 19454              		.loc 23 160 9 is_stmt 0 view .LVU7199
 19455 009c DDE90023 		ldrd	r2, [sp]
 19456 00a0 5046     		mov	r0, r10
 19457              	.LVL2418:
 19458              		.loc 23 160 9 view .LVU7200
 19459 00a2 5946     		mov	r1, fp
 19460 00a4 FFF7FEFF 		bl	__aeabi_dmul
 19461              	.LVL2419:
 19462 00a8 CDE90601 		strd	r0, [sp, #24]
 19463              	.LVL2420:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       s = twI * t1b;
 19464              		.loc 23 161 7 is_stmt 1 view .LVU7201
 19465              		.loc 23 161 9 is_stmt 0 view .LVU7202
 19466 00ac DDE90223 		ldrd	r2, [sp, #8]
 19467 00b0 51EC1A0B 		vmov	r0, r1, d10
 19468              	.LVL2421:
 19469              		.loc 23 161 9 view .LVU7203
 19470 00b4 FFF7FEFF 		bl	__aeabi_dmul
 19471              	.LVL2422:
 19472 00b8 CDE90801 		strd	r0, [sp, #32]
 19473              	.LVL2423:
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       t = twI * t1a;
 19474              		.loc 23 162 7 is_stmt 1 view .LVU7204
 19475              		.loc 23 162 9 is_stmt 0 view .LVU7205
 19476 00bc DDE90023 		ldrd	r2, [sp]
 19477 00c0 51EC1A0B 		vmov	r0, r1, d10
 19478              	.LVL2424:
 19479              		.loc 23 162 9 view .LVU7206
 19480 00c4 FFF7FEFF 		bl	__aeabi_dmul
 19481              	.LVL2425:
 19482 00c8 CDE90001 		strd	r0, [sp]
 19483              	.LVL2426:
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       u = twR * t1b;
 19484              		.loc 23 163 7 is_stmt 1 view .LVU7207
 19485              		.loc 23 163 9 is_stmt 0 view .LVU7208
 19486 00cc DDE90223 		ldrd	r2, [sp, #8]
 19487 00d0 5046     		mov	r0, r10
 19488              	.LVL2427:
 19489              		.loc 23 163 9 view .LVU7209
 19490 00d2 5946     		mov	r1, fp
 19491 00d4 FFF7FEFF 		bl	__aeabi_dmul
 19492              	.LVL2428:
 19493 00d8 8246     		mov	r10, r0
 19494              	.LVL2429:
 19495              		.loc 23 163 9 view .LVU7210
 19496 00da 8B46     		mov	fp, r1
 19497              	.LVL2430:
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       *pOut++ = 0.5 * (xAR + xBR - r - s ); //xAR
 19498              		.loc 23 167 7 is_stmt 1 view .LVU7211
 19499              		.loc 23 167 28 is_stmt 0 view .LVU7212
 19500 00dc 4246     		mov	r2, r8
 19501 00de 4B46     		mov	r3, r9
 19502 00e0 51EC1B0B 		vmov	r0, r1, d11
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 624


 19503 00e4 FFF7FEFF 		bl	__aeabi_dadd
 19504              	.LVL2431:
 19505              		.loc 23 167 34 view .LVU7213
 19506 00e8 DDE90623 		ldrd	r2, [sp, #24]
 19507 00ec FFF7FEFF 		bl	__aeabi_dsub
 19508              	.LVL2432:
 19509              		.loc 23 167 38 view .LVU7214
 19510 00f0 DDE90823 		ldrd	r2, [sp, #32]
 19511 00f4 FFF7FEFF 		bl	__aeabi_dsub
 19512              	.LVL2433:
 19513              		.loc 23 167 21 view .LVU7215
 19514 00f8 0022     		movs	r2, #0
 19515 00fa 144B     		ldr	r3, .L570
 19516 00fc FFF7FEFF 		bl	__aeabi_dmul
 19517              	.LVL2434:
 19518              		.loc 23 167 15 view .LVU7216
 19519 0100 DDF81490 		ldr	r9, [sp, #20]
 19520 0104 C846     		mov	r8, r9
 19521              	.LVL2435:
 19522              		.loc 23 167 15 view .LVU7217
 19523 0106 E8E80401 		strd	r0, [r8], #16
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       *pOut++ = 0.5 * (xAI - xBI + t - u ); //xAI
 19524              		.loc 23 168 7 is_stmt 1 view .LVU7218
 19525              		.loc 23 168 28 is_stmt 0 view .LVU7219
 19526 010a 53EC182B 		vmov	r2, r3, d8
 19527 010e 51EC190B 		vmov	r0, r1, d9
 19528 0112 FFF7FEFF 		bl	__aeabi_dsub
 19529              	.LVL2436:
 19530              		.loc 23 168 34 view .LVU7220
 19531 0116 DDE90023 		ldrd	r2, [sp]
 19532 011a FFF7FEFF 		bl	__aeabi_dadd
 19533              	.LVL2437:
 19534              		.loc 23 168 38 view .LVU7221
 19535 011e 5246     		mov	r2, r10
 19536 0120 5B46     		mov	r3, fp
 19537 0122 FFF7FEFF 		bl	__aeabi_dsub
 19538              	.LVL2438:
 19539              		.loc 23 168 21 view .LVU7222
 19540 0126 0022     		movs	r2, #0
 19541 0128 084B     		ldr	r3, .L570
 19542 012a FFF7FEFF 		bl	__aeabi_dmul
 19543              	.LVL2439:
 19544              		.loc 23 168 15 view .LVU7223
 19545 012e C9E90201 		strd	r0, [r9, #8]
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       pA += 2;
 19546              		.loc 23 170 7 is_stmt 1 view .LVU7224
 19547              		.loc 23 170 10 is_stmt 0 view .LVU7225
 19548 0132 1034     		adds	r4, r4, #16
 19549              	.LVL2440:
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       pB -= 2;
 19550              		.loc 23 171 7 is_stmt 1 view .LVU7226
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       k--;
 19551              		.loc 23 172 7 view .LVU7227
 19552              		.loc 23 172 8 is_stmt 0 view .LVU7228
 19553 0134 013F     		subs	r7, r7, #1
 19554              	.LVL2441:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 625


 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 19555              		.loc 23 155 20 view .LVU7229
 19556 0136 3346     		mov	r3, r6
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 19557              		.loc 23 168 12 view .LVU7230
 19558 0138 CDF81480 		str	r8, [sp, #20]
 19559              	.LVL2442:
 19560              	.L567:
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    {
 19561              		.loc 23 144 10 is_stmt 1 view .LVU7231
 19562 013c 002F     		cmp	r7, #0
 19563 013e 8ED1     		bne	.L568
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    }
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** }
 19564              		.loc 23 175 1 is_stmt 0 view .LVU7232
 19565 0140 0BB0     		add	sp, sp, #44
 19566              	.LCFI113:
 19567              		.cfi_def_cfa_offset 68
 19568              		@ sp needed
 19569 0142 BDEC088B 		vldm	sp!, {d8-d11}
 19570              	.LCFI114:
 19571              		.cfi_restore 86
 19572              		.cfi_restore 87
 19573              		.cfi_restore 84
 19574              		.cfi_restore 85
 19575              		.cfi_restore 82
 19576              		.cfi_restore 83
 19577              		.cfi_restore 80
 19578              		.cfi_restore 81
 19579              		.cfi_def_cfa_offset 36
 19580 0146 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 19581              	.LVL2443:
 19582              	.L571:
 19583              		.loc 23 175 1 view .LVU7233
 19584 014a 00BF     		.align	2
 19585              	.L570:
 19586 014c 0000E03F 		.word	1071644672
 19587              		.cfi_endproc
 19588              	.LFE165:
 19590              		.section	.text.arm_rfft_fast_f64,"ax",%progbits
 19591              		.align	1
 19592              		.global	arm_rfft_fast_f64
 19593              		.syntax unified
 19594              		.thumb
 19595              		.thumb_func
 19597              	arm_rfft_fast_f64:
 19598              	.LVL2444:
 19599              	.LFB166:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** /**
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   @ingroup groupTransforms
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** /**
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   @addtogroup RealFFT
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 626


 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   @{
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** */
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** /**
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   @brief         Processing function for the Double Precision floating-point real FFT.
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   @param[in]     S         points to an arm_rfft_fast_instance_f64 structure
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   @param[in]     p         points to input buffer (Source buffer is modified by this function.)
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   @param[in]     pOut      points to output buffer
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   @param[in]     ifftFlag
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****                    - value = 0: RFFT
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****                    - value = 1: RIFFT
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   @return        none
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** */
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** void arm_rfft_fast_f64(
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   arm_rfft_fast_instance_f64 * S,
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   float64_t * p,
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   float64_t * pOut,
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****   uint8_t ifftFlag)
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** {
 19600              		.loc 23 203 1 is_stmt 1 view -0
 19601              		.cfi_startproc
 19602              		@ args = 0, pretend = 0, frame = 0
 19603              		@ frame_needed = 0, uses_anonymous_args = 0
 19604              		.loc 23 203 1 is_stmt 0 view .LVU7235
 19605 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 19606              	.LCFI115:
 19607              		.cfi_def_cfa_offset 24
 19608              		.cfi_offset 3, -24
 19609              		.cfi_offset 4, -20
 19610              		.cfi_offset 5, -16
 19611              		.cfi_offset 6, -12
 19612              		.cfi_offset 7, -8
 19613              		.cfi_offset 14, -4
 19614 0002 0446     		mov	r4, r0
 19615 0004 0D46     		mov	r5, r1
 19616 0006 1646     		mov	r6, r2
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    arm_cfft_instance_f64 * Sint = &(S->Sint);
 19617              		.loc 23 204 4 is_stmt 1 view .LVU7236
 19618              	.LVL2445:
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    Sint->fftLen = S->fftLenRFFT / 2;
 19619              		.loc 23 205 4 view .LVU7237
 19620              		.loc 23 205 20 is_stmt 0 view .LVU7238
 19621 0008 028A     		ldrh	r2, [r0, #16]
 19622              	.LVL2446:
 19623              		.loc 23 205 17 view .LVU7239
 19624 000a 5208     		lsrs	r2, r2, #1
 19625 000c 0280     		strh	r2, [r0]	@ movhi
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    /* Calculation of Real FFT */
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    if (ifftFlag)
 19626              		.loc 23 208 4 is_stmt 1 view .LVU7240
 19627              		.loc 23 208 7 is_stmt 0 view .LVU7241
 19628 000e 1F46     		mov	r7, r3
 19629 0010 4BB1     		cbz	r3, .L573
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    {
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       /*  Real FFT compression */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 627


 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       merge_rfft_f64(S, p, pOut);
 19630              		.loc 23 211 7 is_stmt 1 view .LVU7242
 19631 0012 3246     		mov	r2, r6
 19632 0014 FFF7FEFF 		bl	merge_rfft_f64
 19633              	.LVL2447:
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       /* Complex radix-4 IFFT process */
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       arm_cfft_f64( Sint, pOut, ifftFlag, 1);
 19634              		.loc 23 214 7 view .LVU7243
 19635 0018 0123     		movs	r3, #1
 19636 001a 3A46     		mov	r2, r7
 19637 001c 3146     		mov	r1, r6
 19638 001e 2046     		mov	r0, r4
 19639 0020 FFF7FEFF 		bl	arm_cfft_f64
 19640              	.LVL2448:
 19641              	.L572:
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    }
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    else
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    {
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       /* Calculation of RFFT of input */
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       arm_cfft_f64( Sint, p, ifftFlag, 1);
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       /*  Real FFT extraction */
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****       stage_rfft_f64(S, p, pOut);
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    }
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** }
 19642              		.loc 23 224 1 is_stmt 0 view .LVU7244
 19643 0024 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 19644              	.LVL2449:
 19645              	.L573:
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 19646              		.loc 23 219 7 is_stmt 1 view .LVU7245
 19647 0026 0123     		movs	r3, #1
 19648              	.LVL2450:
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c **** 
 19649              		.loc 23 219 7 is_stmt 0 view .LVU7246
 19650 0028 3A46     		mov	r2, r7
 19651 002a FFF7FEFF 		bl	arm_cfft_f64
 19652              	.LVL2451:
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_f64.c ****    }
 19653              		.loc 23 222 7 is_stmt 1 view .LVU7247
 19654 002e 3246     		mov	r2, r6
 19655 0030 2946     		mov	r1, r5
 19656 0032 2046     		mov	r0, r4
 19657 0034 FFF7FEFF 		bl	stage_rfft_f64
 19658              	.LVL2452:
 19659              		.loc 23 224 1 is_stmt 0 view .LVU7248
 19660 0038 F4E7     		b	.L572
 19661              		.cfi_endproc
 19662              	.LFE166:
 19664              		.section	.text.arm_rfft_fast_init_f32,"ax",%progbits
 19665              		.align	1
 19666              		.global	arm_rfft_fast_init_f32
 19667              		.syntax unified
 19668              		.thumb
 19669              		.thumb_func
 19671              	arm_rfft_fast_init_f32:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 628


 19672              	.LVL2453:
 19673              	.LFB175:
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** /**
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @brief         Initialization function for the floating-point real FFT.
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @param[in,out] S       points to an arm_rfft_fast_instance_f32 structure
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @param[in]     fftLen  length of the Real Sequence
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @return        execution status
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @par           Description
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    The parameter <code>fftLen</code> specifies the length of RFFT/CIFFT process.
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096.
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   @par
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****                    This Function also initializes Twiddle factor table pointer and Bit reversal tab
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****  */
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** arm_status arm_rfft_fast_init_f32(
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   arm_rfft_fast_instance_f32 * S,
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   uint16_t fftLen)
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** {
 19674              		.loc 6 295 1 is_stmt 1 view -0
 19675              		.cfi_startproc
 19676              		@ args = 0, pretend = 0, frame = 0
 19677              		@ frame_needed = 0, uses_anonymous_args = 0
 19678              		.loc 6 295 1 is_stmt 0 view .LVU7250
 19679 0000 08B5     		push	{r3, lr}
 19680              	.LCFI116:
 19681              		.cfi_def_cfa_offset 8
 19682              		.cfi_offset 3, -8
 19683              		.cfi_offset 14, -4
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   typedef arm_status(*fft_init_ptr)( arm_rfft_fast_instance_f32 *);
 19684              		.loc 6 296 3 is_stmt 1 view .LVU7251
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   fft_init_ptr fptr = 0x0;
 19685              		.loc 6 297 3 view .LVU7252
 19686              	.LVL2454:
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   switch (fftLen)
 19687              		.loc 6 299 3 view .LVU7253
 19688 0002 B1F5007F 		cmp	r1, #512
 19689 0006 23D0     		beq	.L581
 19690 0008 13D8     		bhi	.L578
 19691 000a 8029     		cmp	r1, #128
 19692 000c 22D0     		beq	.L582
 19693 000e 04D9     		bls	.L591
 19694 0010 B1F5807F 		cmp	r1, #256
 19695 0014 0AD1     		bne	.L592
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   case 4096U:
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     fptr = arm_rfft_4096_fast_init_f32;
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   case 2048U:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 629


 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     fptr = arm_rfft_2048_fast_init_f32;
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   case 1024U:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     fptr = arm_rfft_1024_fast_init_f32;
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   case 512U:
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     fptr = arm_rfft_512_fast_init_f32;
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   case 256U:
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     fptr = arm_rfft_256_fast_init_f32;
 19696              		.loc 6 323 10 is_stmt 0 view .LVU7254
 19697 0016 154B     		ldr	r3, .L595
 19698 0018 17E0     		b	.L577
 19699              	.L591:
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 19700              		.loc 6 299 3 view .LVU7255
 19701 001a 2029     		cmp	r1, #32
 19702 001c 1CD0     		beq	.L583
 19703 001e 4029     		cmp	r1, #64
 19704 0020 01D1     		bne	.L593
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   case 128U:
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     fptr = arm_rfft_128_fast_init_f32;
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   case 64U:
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     fptr = arm_rfft_64_fast_init_f32;
 19705              		.loc 6 333 10 view .LVU7256
 19706 0022 134B     		ldr	r3, .L595+4
 19707 0024 11E0     		b	.L577
 19708              	.L593:
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 19709              		.loc 6 299 3 view .LVU7257
 19710 0026 4FF0FF30 		mov	r0, #-1
 19711              	.LVL2455:
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 19712              		.loc 6 299 3 view .LVU7258
 19713 002a 10E0     		b	.L580
 19714              	.LVL2456:
 19715              	.L592:
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 19716              		.loc 6 299 3 view .LVU7259
 19717 002c 4FF0FF30 		mov	r0, #-1
 19718              	.LVL2457:
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 19719              		.loc 6 299 3 view .LVU7260
 19720 0030 0DE0     		b	.L580
 19721              	.LVL2458:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 630


 19722              	.L578:
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 19723              		.loc 6 299 3 view .LVU7261
 19724 0032 B1F5006F 		cmp	r1, #2048
 19725 0036 11D0     		beq	.L586
 19726 0038 B1F5805F 		cmp	r1, #4096
 19727 003c 01D1     		bne	.L594
 19728 003e 0D4B     		ldr	r3, .L595+8
 19729 0040 03E0     		b	.L577
 19730              	.L594:
 19731 0042 B1F5806F 		cmp	r1, #1024
 19732 0046 0BD1     		bne	.L588
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 19733              		.loc 6 313 10 view .LVU7262
 19734 0048 0B4B     		ldr	r3, .L595+12
 19735              	.L577:
 19736              	.LVL2459:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   case 32U:
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     fptr = arm_rfft_32_fast_init_f32;
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** #endif
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   default:
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     return ARM_MATH_ARGUMENT_ERROR;
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   }
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   if( ! fptr ) return ARM_MATH_ARGUMENT_ERROR;
 19737              		.loc 6 345 3 is_stmt 1 view .LVU7263
 19738              		.loc 6 345 5 is_stmt 0 view .LVU7264
 19739 004a 63B1     		cbz	r3, .L589
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   return fptr( S );
 19740              		.loc 6 346 3 is_stmt 1 view .LVU7265
 19741              		.loc 6 346 10 is_stmt 0 view .LVU7266
 19742 004c 9847     		blx	r3
 19743              	.LVL2460:
 19744              	.L580:
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** 
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c **** }
 19745              		.loc 6 348 1 view .LVU7267
 19746 004e 08BD     		pop	{r3, pc}
 19747              	.LVL2461:
 19748              	.L581:
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 19749              		.loc 6 318 10 view .LVU7268
 19750 0050 0A4B     		ldr	r3, .L595+16
 19751 0052 FAE7     		b	.L577
 19752              	.L582:
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 19753              		.loc 6 328 10 view .LVU7269
 19754 0054 0A4B     		ldr	r3, .L595+20
 19755 0056 F8E7     		b	.L577
 19756              	.L583:
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 19757              		.loc 6 338 10 view .LVU7270
 19758 0058 0A4B     		ldr	r3, .L595+24
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 631


 19759 005a F6E7     		b	.L577
 19760              	.L586:
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****     break;
 19761              		.loc 6 308 10 view .LVU7271
 19762 005c 0A4B     		ldr	r3, .L595+28
 19763 005e F4E7     		b	.L577
 19764              	.L588:
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 19765              		.loc 6 299 3 view .LVU7272
 19766 0060 4FF0FF30 		mov	r0, #-1
 19767              	.LVL2462:
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   {
 19768              		.loc 6 299 3 view .LVU7273
 19769 0064 F3E7     		b	.L580
 19770              	.LVL2463:
 19771              	.L589:
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   return fptr( S );
 19772              		.loc 6 345 23 view .LVU7274
 19773 0066 4FF0FF30 		mov	r0, #-1
 19774              	.LVL2464:
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f32.c ****   return fptr( S );
 19775              		.loc 6 345 23 view .LVU7275
 19776 006a F0E7     		b	.L580
 19777              	.L596:
 19778              		.align	2
 19779              	.L595:
 19780 006c 00000000 		.word	arm_rfft_256_fast_init_f32
 19781 0070 00000000 		.word	arm_rfft_64_fast_init_f32
 19782 0074 00000000 		.word	arm_rfft_4096_fast_init_f32
 19783 0078 00000000 		.word	arm_rfft_1024_fast_init_f32
 19784 007c 00000000 		.word	arm_rfft_512_fast_init_f32
 19785 0080 00000000 		.word	arm_rfft_128_fast_init_f32
 19786 0084 00000000 		.word	arm_rfft_32_fast_init_f32
 19787 0088 00000000 		.word	arm_rfft_2048_fast_init_f32
 19788              		.cfi_endproc
 19789              	.LFE175:
 19791              		.section	.text.arm_rfft_fast_init_f64,"ax",%progbits
 19792              		.align	1
 19793              		.global	arm_rfft_fast_init_f64
 19794              		.syntax unified
 19795              		.thumb
 19796              		.thumb_func
 19798              	arm_rfft_fast_init_f64:
 19799              	.LVL2465:
 19800              	.LFB184:
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** /**
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @brief         Initialization function for the Double Precision floating-point real FFT.
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @param[in,out] S       points to an arm_rfft_fast_instance_f64 structure
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @param[in]     fftLen  length of the Real Sequence
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @return        execution status
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @par           Description
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    The parameter <code>fftLen</code> specifies the length of RFFT/CIFFT process.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 632


 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096.
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   @par
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****                    This Function also initializes Twiddle factor table pointer and Bit reversal tab
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****  */
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** arm_status arm_rfft_fast_init_f64(
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   arm_rfft_fast_instance_f64 * S,
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   uint16_t fftLen)
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** {
 19801              		.loc 1 287 1 is_stmt 1 view -0
 19802              		.cfi_startproc
 19803              		@ args = 0, pretend = 0, frame = 0
 19804              		@ frame_needed = 0, uses_anonymous_args = 0
 19805              		.loc 1 287 1 is_stmt 0 view .LVU7277
 19806 0000 08B5     		push	{r3, lr}
 19807              	.LCFI117:
 19808              		.cfi_def_cfa_offset 8
 19809              		.cfi_offset 3, -8
 19810              		.cfi_offset 14, -4
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   typedef arm_status(*fft_init_ptr)( arm_rfft_fast_instance_f64 *);
 19811              		.loc 1 288 3 is_stmt 1 view .LVU7278
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   fft_init_ptr fptr = 0x0;
 19812              		.loc 1 289 3 view .LVU7279
 19813              	.LVL2466:
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   switch (fftLen)
 19814              		.loc 1 291 3 view .LVU7280
 19815 0002 B1F5007F 		cmp	r1, #512
 19816 0006 23D0     		beq	.L602
 19817 0008 13D8     		bhi	.L599
 19818 000a 8029     		cmp	r1, #128
 19819 000c 22D0     		beq	.L603
 19820 000e 04D9     		bls	.L612
 19821 0010 B1F5807F 		cmp	r1, #256
 19822 0014 0AD1     		bne	.L613
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   {
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   case 4096U:
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     fptr = arm_rfft_4096_fast_init_f64;
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   case 2048U:
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     fptr = arm_rfft_2048_fast_init_f64;
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   case 1024U:
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     fptr = arm_rfft_1024_fast_init_f64;
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   case 512U:
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     fptr = arm_rfft_512_fast_init_f64;
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 633


 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   case 256U:
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     fptr = arm_rfft_256_fast_init_f64;
 19823              		.loc 1 315 10 is_stmt 0 view .LVU7281
 19824 0016 154B     		ldr	r3, .L616
 19825 0018 17E0     		b	.L598
 19826              	.L612:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   {
 19827              		.loc 1 291 3 view .LVU7282
 19828 001a 2029     		cmp	r1, #32
 19829 001c 1CD0     		beq	.L604
 19830 001e 4029     		cmp	r1, #64
 19831 0020 01D1     		bne	.L614
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   case 128U:
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     fptr = arm_rfft_128_fast_init_f64;
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   case 64U:
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     fptr = arm_rfft_64_fast_init_f64;
 19832              		.loc 1 325 10 view .LVU7283
 19833 0022 134B     		ldr	r3, .L616+4
 19834 0024 11E0     		b	.L598
 19835              	.L614:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   {
 19836              		.loc 1 291 3 view .LVU7284
 19837 0026 4FF0FF30 		mov	r0, #-1
 19838              	.LVL2467:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   {
 19839              		.loc 1 291 3 view .LVU7285
 19840 002a 10E0     		b	.L601
 19841              	.LVL2468:
 19842              	.L613:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   {
 19843              		.loc 1 291 3 view .LVU7286
 19844 002c 4FF0FF30 		mov	r0, #-1
 19845              	.LVL2469:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   {
 19846              		.loc 1 291 3 view .LVU7287
 19847 0030 0DE0     		b	.L601
 19848              	.LVL2470:
 19849              	.L599:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   {
 19850              		.loc 1 291 3 view .LVU7288
 19851 0032 B1F5006F 		cmp	r1, #2048
 19852 0036 11D0     		beq	.L607
 19853 0038 B1F5805F 		cmp	r1, #4096
 19854 003c 01D1     		bne	.L615
 19855 003e 0D4B     		ldr	r3, .L616+8
 19856 0040 03E0     		b	.L598
 19857              	.L615:
 19858 0042 B1F5806F 		cmp	r1, #1024
 19859 0046 0BD1     		bne	.L609
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 19860              		.loc 1 305 10 view .LVU7289
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 634


 19861 0048 0B4B     		ldr	r3, .L616+12
 19862              	.L598:
 19863              	.LVL2471:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   case 32U:
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     fptr = arm_rfft_32_fast_init_f64;
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** #endif
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   default:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     return ARM_MATH_ARGUMENT_ERROR;
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   }
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   if( ! fptr ) return ARM_MATH_ARGUMENT_ERROR;
 19864              		.loc 1 337 3 is_stmt 1 view .LVU7290
 19865              		.loc 1 337 5 is_stmt 0 view .LVU7291
 19866 004a 63B1     		cbz	r3, .L610
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   return fptr( S );
 19867              		.loc 1 338 3 is_stmt 1 view .LVU7292
 19868              		.loc 1 338 10 is_stmt 0 view .LVU7293
 19869 004c 9847     		blx	r3
 19870              	.LVL2472:
 19871              	.L601:
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** 
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c **** }
 19872              		.loc 1 340 1 view .LVU7294
 19873 004e 08BD     		pop	{r3, pc}
 19874              	.LVL2473:
 19875              	.L602:
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 19876              		.loc 1 310 10 view .LVU7295
 19877 0050 0A4B     		ldr	r3, .L616+16
 19878 0052 FAE7     		b	.L598
 19879              	.L603:
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 19880              		.loc 1 320 10 view .LVU7296
 19881 0054 0A4B     		ldr	r3, .L616+20
 19882 0056 F8E7     		b	.L598
 19883              	.L604:
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 19884              		.loc 1 330 10 view .LVU7297
 19885 0058 0A4B     		ldr	r3, .L616+24
 19886 005a F6E7     		b	.L598
 19887              	.L607:
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****     break;
 19888              		.loc 1 300 10 view .LVU7298
 19889 005c 0A4B     		ldr	r3, .L616+28
 19890 005e F4E7     		b	.L598
 19891              	.L609:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   {
 19892              		.loc 1 291 3 view .LVU7299
 19893 0060 4FF0FF30 		mov	r0, #-1
 19894              	.LVL2474:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   {
 19895              		.loc 1 291 3 view .LVU7300
 19896 0064 F3E7     		b	.L601
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 635


 19897              	.LVL2475:
 19898              	.L610:
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   return fptr( S );
 19899              		.loc 1 337 23 view .LVU7301
 19900 0066 4FF0FF30 		mov	r0, #-1
 19901              	.LVL2476:
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_fast_init_f64.c ****   return fptr( S );
 19902              		.loc 1 337 23 view .LVU7302
 19903 006a F0E7     		b	.L601
 19904              	.L617:
 19905              		.align	2
 19906              	.L616:
 19907 006c 00000000 		.word	arm_rfft_256_fast_init_f64
 19908 0070 00000000 		.word	arm_rfft_64_fast_init_f64
 19909 0074 00000000 		.word	arm_rfft_4096_fast_init_f64
 19910 0078 00000000 		.word	arm_rfft_1024_fast_init_f64
 19911 007c 00000000 		.word	arm_rfft_512_fast_init_f64
 19912 0080 00000000 		.word	arm_rfft_128_fast_init_f64
 19913 0084 00000000 		.word	arm_rfft_32_fast_init_f64
 19914 0088 00000000 		.word	arm_rfft_2048_fast_init_f64
 19915              		.cfi_endproc
 19916              	.LFE184:
 19918              		.section	.text.arm_split_rfft_f32,"ax",%progbits
 19919              		.align	1
 19920              		.global	arm_split_rfft_f32
 19921              		.syntax unified
 19922              		.thumb
 19923              		.thumb_func
 19925              	arm_split_rfft_f32:
 19926              	.LVL2477:
 19927              	.LFB192:
 19928              		.file 24 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * Title:        arm_rfft_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * Description:  RFFT & RIFFT Floating point process function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 636


  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** /* ----------------------------------------------------------------------
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * Internal functions prototypes
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  * -------------------------------------------------------------------- */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** extern void arm_radix4_butterfly_f32(
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pSrc,
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint16_t fftLen,
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const float32_t * pCoef,
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint16_t twidCoefModifier);
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** extern void arm_radix4_butterfly_inverse_f32(
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pSrc,
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint16_t fftLen,
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const float32_t * pCoef,
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint16_t twidCoefModifier,
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t onebyfftLen);
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** extern void arm_bitreversal_f32(
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pSrc,
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint16_t fftSize,
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint16_t bitRevFactor,
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const uint16_t * pBitRevTab);
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** void arm_split_rfft_f32(
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pSrc,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint32_t fftLen,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const float32_t * pATable,
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const float32_t * pBTable,
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pDst,
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint32_t modifier);
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** void arm_split_rifft_f32(
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pSrc,
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint32_t fftLen,
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const float32_t * pATable,
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const float32_t * pBTable,
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pDst,
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint32_t modifier);
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** /**
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @ingroup groupTransforms
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** /**
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @addtogroup RealFFT
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @{
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** /**
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @brief         Processing function for the floating-point RFFT/RIFFT.
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                  Source buffer is modified by this function.
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                  
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 637


  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @deprecated    Do not use this function.  It has been superceded by \ref arm_rfft_fast_f32 and wi
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[in]     S    points to an instance of the floating-point RFFT/RIFFT structure
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[in]     pSrc points to the input buffer
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[out]    pDst points to the output buffer
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @return        none
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @par
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                    For the RIFFT, the source buffer must at least have length 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                    fftLenReal + 2.
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                    The last two elements must be equal to what would be generated
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                    by the RFFT:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                      (pSrc[0] - pSrc[1]) and 0.0f
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** void arm_rfft_f32(
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const arm_rfft_instance_f32 * S,
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pSrc,
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pDst)
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** {
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const arm_cfft_radix4_instance_f32 *S_CFFT = S->pCfft;
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   /* Calculation of Real IFFT of input */
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   if (S->ifftFlagR == 1U)
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   {
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /*  Real IFFT core process */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      arm_split_rifft_f32 (pSrc, S->fftLenBy2, S->pTwiddleAReal, S->pTwiddleBReal, pDst, S->twidCoef
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /* Complex radix-4 IFFT process */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      arm_radix4_butterfly_inverse_f32 (pDst, S_CFFT->fftLen, S_CFFT->pTwiddle, S_CFFT->twidCoefModi
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* Bit reversal process */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     if (S->bitReverseFlagR == 1U)
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     {
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****       arm_bitreversal_f32 (pDst, S_CFFT->fftLen, S_CFFT->bitRevFactor, S_CFFT->pBitRevTable);
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     }
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   }
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   else
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   {
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* Calculation of RFFT of input */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* Complex radix-4 FFT process */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     arm_radix4_butterfly_f32 (pSrc, S_CFFT->fftLen, S_CFFT->pTwiddle, S_CFFT->twidCoefModifier);
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* Bit reversal process */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     if (S->bitReverseFlagR == 1U)
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     {
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****       arm_bitreversal_f32 (pSrc, S_CFFT->fftLen, S_CFFT->bitRevFactor, S_CFFT->pBitRevTable);
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     }
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /*  Real FFT core process */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     arm_split_rfft_f32 (pSrc, S->fftLenBy2, S->pTwiddleAReal, S->pTwiddleBReal, pDst, S->twidCoefRM
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   }
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** }
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** /**
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 638


 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @} end of RealFFT group
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  */
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** /**
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @brief         Core Real FFT process
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[in]     pSrc      points to input buffer
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[in]     fftLen    length of FFT
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[in]     pATable   points to twiddle Coef A buffer
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[in]     pBTable   points to twiddle Coef B buffer
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[out]    pDst      points to output buffer
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[in]     modifier  twiddle coefficient modifier that supports different size FFTs with the 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @return        none
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  */
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** void arm_split_rfft_f32(
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pSrc,
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint32_t fftLen,
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const float32_t * pATable,
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const float32_t * pBTable,
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pDst,
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint32_t modifier)
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** {
 19929              		.loc 24 161 1 is_stmt 1 view -0
 19930              		.cfi_startproc
 19931              		@ args = 8, pretend = 0, frame = 0
 19932              		@ frame_needed = 0, uses_anonymous_args = 0
 19933              		.loc 24 161 1 is_stmt 0 view .LVU7304
 19934 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 19935              	.LCFI118:
 19936              		.cfi_def_cfa_offset 32
 19937              		.cfi_offset 4, -32
 19938              		.cfi_offset 5, -28
 19939              		.cfi_offset 6, -24
 19940              		.cfi_offset 7, -20
 19941              		.cfi_offset 8, -16
 19942              		.cfi_offset 9, -12
 19943              		.cfi_offset 10, -8
 19944              		.cfi_offset 14, -4
 19945 0004 DDF82090 		ldr	r9, [sp, #32]
 19946 0008 099E     		ldr	r6, [sp, #36]
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint32_t i;                                    /* Loop Counter */
 19947              		.loc 24 162 9 is_stmt 1 view .LVU7305
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t outR, outI;                          /* Temporary variables for output */
 19948              		.loc 24 163 9 view .LVU7306
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const float32_t *pCoefA, *pCoefB;                    /* Temporary pointers for twiddle factors */
 19949              		.loc 24 164 3 view .LVU7307
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t CoefA1, CoefA2, CoefB1;              /* Temporary variables for twiddle coefficie
 19950              		.loc 24 165 9 view .LVU7308
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t *pDst1 = &pDst[2], *pDst2 = &pDst[(4U * fftLen) - 1U];      /* temp pointers for 
 19951              		.loc 24 166 9 view .LVU7309
 19952              		.loc 24 166 20 is_stmt 0 view .LVU7310
 19953 000a 09F1080A 		add	r10, r9, #8
 19954              	.LVL2478:
 19955              		.loc 24 166 52 view .LVU7311
 19956 000e 0D01     		lsls	r5, r1, #4
 19957 0010 043D     		subs	r5, r5, #4
 19958              		.loc 24 166 39 view .LVU7312
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 639


 19959 0012 4D44     		add	r5, r5, r9
 19960              	.LVL2479:
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t *pSrc1 = &pSrc[2], *pSrc2 = &pSrc[(2U * fftLen) - 1U];      /* temp pointers for 
 19961              		.loc 24 167 9 is_stmt 1 view .LVU7313
 19962              		.loc 24 167 20 is_stmt 0 view .LVU7314
 19963 0014 00F1080E 		add	lr, r0, #8
 19964              	.LVL2480:
 19965              		.loc 24 167 52 view .LVU7315
 19966 0018 4FEAC108 		lsl	r8, r1, #3
 19967 001c A8F1040C 		sub	ip, r8, #4
 19968              		.loc 24 167 39 view .LVU7316
 19969 0020 8444     		add	ip, ip, r0
 19970              	.LVL2481:
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   /* Init coefficient pointers */
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   pCoefA = &pATable[modifier * 2];
 19971              		.loc 24 170 3 is_stmt 1 view .LVU7317
 19972              		.loc 24 170 20 is_stmt 0 view .LVU7318
 19973 0022 F700     		lsls	r7, r6, #3
 19974              		.loc 24 170 10 view .LVU7319
 19975 0024 02EBC602 		add	r2, r2, r6, lsl #3
 19976              	.LVL2482:
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   pCoefB = &pBTable[modifier * 2];
 19977              		.loc 24 171 3 is_stmt 1 view .LVU7320
 19978              		.loc 24 171 10 is_stmt 0 view .LVU7321
 19979 0028 03EBC606 		add	r6, r3, r6, lsl #3
 19980              	.LVL2483:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   i = fftLen - 1U;
 19981              		.loc 24 173 3 is_stmt 1 view .LVU7322
 19982              		.loc 24 173 5 is_stmt 0 view .LVU7323
 19983 002c 4C1E     		subs	r4, r1, #1
 19984              	.LVL2484:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   while (i > 0U)
 19985              		.loc 24 175 3 is_stmt 1 view .LVU7324
 19986              		.loc 24 175 9 is_stmt 0 view .LVU7325
 19987 002e 3EE0     		b	.L619
 19988              	.LVL2485:
 19989              	.L620:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   {
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /*
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****        outR = (  pSrc[2 * i]             * pATable[2 * i]
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                - pSrc[2 * i + 1]         * pATable[2 * i + 1]
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                + pSrc[2 * n - 2 * i]     * pBTable[2 * i]
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                + pSrc[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****        outI = (  pIn[2 * i + 1]         * pATable[2 * i]
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                + pIn[2 * i]             * pATable[2 * i + 1]
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                + pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                - pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****       */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* read pATable[2 * i] */
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     CoefA1 = *pCoefA++;
 19990              		.loc 24 190 5 is_stmt 1 view .LVU7326
 19991              		.loc 24 190 12 is_stmt 0 view .LVU7327
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 640


 19992 0030 D2ED004A 		vldr.32	s9, [r2]
 19993              	.LVL2486:
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* pATable[2 * i + 1] */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     CoefA2 = *pCoefA;
 19994              		.loc 24 192 5 is_stmt 1 view .LVU7328
 19995              		.loc 24 192 12 is_stmt 0 view .LVU7329
 19996 0034 92ED016A 		vldr.32	s12, [r2, #4]
 19997              	.LVL2487:
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* pSrc[2 * i] * pATable[2 * i] */
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     outR = *pSrc1 * CoefA1;
 19998              		.loc 24 195 5 is_stmt 1 view .LVU7330
 19999              		.loc 24 195 12 is_stmt 0 view .LVU7331
 20000 0038 9EED007A 		vldr.32	s14, [lr]
 20001              		.loc 24 195 10 view .LVU7332
 20002 003c 67EE246A 		vmul.f32	s13, s14, s9
 20003              	.LVL2488:
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* pSrc[2 * i] * CoefA2 */
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     outI = *pSrc1++ * CoefA2;
 20004              		.loc 24 197 5 is_stmt 1 view .LVU7333
 20005              		.loc 24 197 10 is_stmt 0 view .LVU7334
 20006 0040 27EE067A 		vmul.f32	s14, s14, s12
 20007              	.LVL2489:
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* (pSrc[2 * i + 1] + pSrc[2 * fftLen - 2 * i + 1]) * CoefA2 */
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     outR -= (*pSrc1 + *pSrc2) * CoefA2;
 20008              		.loc 24 200 5 is_stmt 1 view .LVU7335
 20009              		.loc 24 200 14 is_stmt 0 view .LVU7336
 20010 0044 DEED017A 		vldr.32	s15, [lr, #4]
 20011              		.loc 24 200 23 view .LVU7337
 20012 0048 DCED005A 		vldr.32	s11, [ip]
 20013              		.loc 24 200 21 view .LVU7338
 20014 004c 37EEA55A 		vadd.f32	s10, s15, s11
 20015              		.loc 24 200 31 view .LVU7339
 20016 0050 25EE065A 		vmul.f32	s10, s10, s12
 20017              		.loc 24 200 10 view .LVU7340
 20018 0054 76EEC56A 		vsub.f32	s13, s13, s10
 20019              	.LVL2490:
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* pSrc[2 * i + 1] * CoefA1 */
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     outI += *pSrc1++ * CoefA1;
 20020              		.loc 24 202 5 is_stmt 1 view .LVU7341
 20021              		.loc 24 202 19 is_stmt 0 view .LVU7342
 20022 0058 0EF1080E 		add	lr, lr, #8
 20023              	.LVL2491:
 20024              		.loc 24 202 22 view .LVU7343
 20025 005c 67EEA47A 		vmul.f32	s15, s15, s9
 20026              		.loc 24 202 10 view .LVU7344
 20027 0060 77EE277A 		vadd.f32	s15, s14, s15
 20028              	.LVL2492:
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     CoefB1 = *pCoefB;
 20029              		.loc 24 204 5 is_stmt 1 view .LVU7345
 20030              		.loc 24 204 12 is_stmt 0 view .LVU7346
 20031 0064 96ED005A 		vldr.32	s10, [r6]
 20032              	.LVL2493:
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* pSrc[2 * fftLen - 2 * i + 1] * CoefB1 */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 641


 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     outI -= *pSrc2-- * CoefB1;
 20033              		.loc 24 207 5 is_stmt 1 view .LVU7347
 20034              		.loc 24 207 22 is_stmt 0 view .LVU7348
 20035 0068 65EE855A 		vmul.f32	s11, s11, s10
 20036              		.loc 24 207 10 view .LVU7349
 20037 006c 77EEE57A 		vsub.f32	s15, s15, s11
 20038              	.LVL2494:
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* pSrc[2 * fftLen - 2 * i] * CoefA2 */
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     outI -= *pSrc2 * CoefA2;
 20039              		.loc 24 209 5 is_stmt 1 view .LVU7350
 20040              		.loc 24 209 13 is_stmt 0 view .LVU7351
 20041 0070 1CED017A 		vldr.32	s14, [ip, #-4]
 20042              		.loc 24 209 20 view .LVU7352
 20043 0074 27EE066A 		vmul.f32	s12, s14, s12
 20044              	.LVL2495:
 20045              		.loc 24 209 10 view .LVU7353
 20046 0078 77EEC67A 		vsub.f32	s15, s15, s12
 20047              	.LVL2496:
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* pSrc[2 * fftLen - 2 * i] * CoefB1 */
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     outR += *pSrc2-- * CoefB1;
 20048              		.loc 24 212 5 is_stmt 1 view .LVU7354
 20049              		.loc 24 212 19 is_stmt 0 view .LVU7355
 20050 007c ACF1080C 		sub	ip, ip, #8
 20051              	.LVL2497:
 20052              		.loc 24 212 22 view .LVU7356
 20053 0080 27EE057A 		vmul.f32	s14, s14, s10
 20054              		.loc 24 212 10 view .LVU7357
 20055 0084 36EE877A 		vadd.f32	s14, s13, s14
 20056              	.LVL2498:
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* write output */
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     *pDst1++ = outR;
 20057              		.loc 24 215 5 is_stmt 1 view .LVU7358
 20058              		.loc 24 215 14 is_stmt 0 view .LVU7359
 20059 0088 5146     		mov	r1, r10
 20060 008a 0831     		adds	r1, r1, #8
 20061 008c 8AED007A 		vstr.32	s14, [r10]
 20062              	.LVL2499:
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     *pDst1++ = outI;
 20063              		.loc 24 216 5 is_stmt 1 view .LVU7360
 20064              		.loc 24 216 14 is_stmt 0 view .LVU7361
 20065 0090 CAED017A 		vstr.32	s15, [r10, #4]
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* write complex conjugate output */
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     *pDst2-- = -outI;
 20066              		.loc 24 219 5 is_stmt 1 view .LVU7362
 20067              	.LVL2500:
 20068              		.loc 24 219 16 is_stmt 0 view .LVU7363
 20069 0094 F1EE677A 		vneg.f32	s15, s15
 20070              	.LVL2501:
 20071              		.loc 24 219 14 view .LVU7364
 20072 0098 A5F10803 		sub	r3, r5, #8
 20073 009c C5ED007A 		vstr.32	s15, [r5]
 20074              	.LVL2502:
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     *pDst2-- = outR;
 20075              		.loc 24 220 5 is_stmt 1 view .LVU7365
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 642


 20076              		.loc 24 220 14 is_stmt 0 view .LVU7366
 20077 00a0 05ED017A 		vstr.32	s14, [r5, #-4]
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     /* update coefficient pointer */
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     pCoefB = pCoefB + (modifier * 2U);
 20078              		.loc 24 223 5 is_stmt 1 view .LVU7367
 20079              		.loc 24 223 12 is_stmt 0 view .LVU7368
 20080 00a4 3E44     		add	r6, r6, r7
 20081              	.LVL2503:
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     pCoefA = pCoefA + ((modifier * 2U) - 1U);
 20082              		.loc 24 224 5 is_stmt 1 view .LVU7369
 20083              		.loc 24 224 12 is_stmt 0 view .LVU7370
 20084 00a6 3A44     		add	r2, r2, r7
 20085              	.LVL2504:
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     i--;
 20086              		.loc 24 226 5 is_stmt 1 view .LVU7371
 20087              		.loc 24 226 6 is_stmt 0 view .LVU7372
 20088 00a8 013C     		subs	r4, r4, #1
 20089              	.LVL2505:
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20090              		.loc 24 220 11 view .LVU7373
 20091 00aa 1D46     		mov	r5, r3
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20092              		.loc 24 216 11 view .LVU7374
 20093 00ac 8A46     		mov	r10, r1
 20094              	.LVL2506:
 20095              	.L619:
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   {
 20096              		.loc 24 175 9 is_stmt 1 view .LVU7375
 20097 00ae 002C     		cmp	r4, #0
 20098 00b0 BED1     		bne	.L620
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   }
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   pDst[2U * fftLen] = pSrc[0] - pSrc[1];
 20099              		.loc 24 230 3 view .LVU7376
 20100              		.loc 24 230 27 is_stmt 0 view .LVU7377
 20101 00b2 D0ED007A 		vldr.32	s15, [r0]
 20102              		.loc 24 230 37 view .LVU7378
 20103 00b6 90ED017A 		vldr.32	s14, [r0, #4]
 20104              		.loc 24 230 7 view .LVU7379
 20105 00ba 09EB0803 		add	r3, r9, r8
 20106              		.loc 24 230 31 view .LVU7380
 20107 00be 77EEC77A 		vsub.f32	s15, s15, s14
 20108              		.loc 24 230 21 view .LVU7381
 20109 00c2 C3ED007A 		vstr.32	s15, [r3]
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   pDst[(2U * fftLen) + 1U] = 0.0f;
 20110              		.loc 24 231 3 is_stmt 1 view .LVU7382
 20111              		.loc 24 231 7 is_stmt 0 view .LVU7383
 20112 00c6 08F10408 		add	r8, r8, #4
 20113 00ca C844     		add	r8, r8, r9
 20114              		.loc 24 231 28 view .LVU7384
 20115 00cc 0023     		movs	r3, #0
 20116 00ce C8F80030 		str	r3, [r8]	@ float
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   pDst[0] = pSrc[0] + pSrc[1];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 643


 20117              		.loc 24 233 3 is_stmt 1 view .LVU7385
 20118              		.loc 24 233 17 is_stmt 0 view .LVU7386
 20119 00d2 D0ED007A 		vldr.32	s15, [r0]
 20120              		.loc 24 233 27 view .LVU7387
 20121 00d6 90ED017A 		vldr.32	s14, [r0, #4]
 20122              		.loc 24 233 21 view .LVU7388
 20123 00da 77EE877A 		vadd.f32	s15, s15, s14
 20124              		.loc 24 233 11 view .LVU7389
 20125 00de C9ED007A 		vstr.32	s15, [r9]
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   pDst[1] = 0.0f;
 20126              		.loc 24 234 3 is_stmt 1 view .LVU7390
 20127              		.loc 24 234 11 is_stmt 0 view .LVU7391
 20128 00e2 C9F80430 		str	r3, [r9, #4]	@ float
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** }
 20129              		.loc 24 236 1 view .LVU7392
 20130 00e6 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 20131              		.loc 24 236 1 view .LVU7393
 20132              		.cfi_endproc
 20133              	.LFE192:
 20135              		.section	.text.arm_split_rifft_f32,"ax",%progbits
 20136              		.align	1
 20137              		.global	arm_split_rifft_f32
 20138              		.syntax unified
 20139              		.thumb
 20140              		.thumb_func
 20142              	arm_split_rifft_f32:
 20143              	.LVL2507:
 20144              	.LFB193:
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** /**
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @brief         Core Real IFFT process
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[in]     pSrc      points to input buffer
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[in]     fftLen    length of FFT
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[in]     pATable   points to twiddle Coef A buffer
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[in]     pBTable   points to twiddle Coef B buffer
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[out]    pDst      points to output buffer
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @param[in]     modifier  twiddle coefficient modifier that supports different size FFTs with the 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   @return        none
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****  */
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** void arm_split_rifft_f32(
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pSrc,
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint32_t fftLen,
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const float32_t * pATable,
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const float32_t * pBTable,
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t * pDst,
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         uint32_t modifier)
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** {
 20145              		.loc 24 257 1 is_stmt 1 view -0
 20146              		.cfi_startproc
 20147              		@ args = 8, pretend = 0, frame = 0
 20148              		@ frame_needed = 0, uses_anonymous_args = 0
 20149              		.loc 24 257 1 is_stmt 0 view .LVU7395
 20150 0000 70B5     		push	{r4, r5, r6, lr}
 20151              	.LCFI119:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 644


 20152              		.cfi_def_cfa_offset 16
 20153              		.cfi_offset 4, -16
 20154              		.cfi_offset 5, -12
 20155              		.cfi_offset 6, -8
 20156              		.cfi_offset 14, -4
 20157 0002 049C     		ldr	r4, [sp, #16]
 20158 0004 059D     		ldr	r5, [sp, #20]
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t outR, outI;                          /* Temporary variables for output */
 20159              		.loc 24 258 9 is_stmt 1 view .LVU7396
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const float32_t *pCoefA, *pCoefB;                    /* Temporary pointers for twiddle factors */
 20160              		.loc 24 259 3 view .LVU7397
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t CoefA1, CoefA2, CoefB1;              /* Temporary variables for twiddle coefficie
 20161              		.loc 24 260 9 view .LVU7398
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****         float32_t *pSrc1 = &pSrc[0], *pSrc2 = &pSrc[(2U * fftLen) + 1U];
 20162              		.loc 24 261 9 view .LVU7399
 20163              	.LVL2508:
 20164              		.loc 24 261 52 is_stmt 0 view .LVU7400
 20165 0006 4FEAC10C 		lsl	ip, r1, #3
 20166 000a 0CF1040C 		add	ip, ip, #4
 20167              		.loc 24 261 39 view .LVU7401
 20168 000e 8444     		add	ip, ip, r0
 20169              	.LVL2509:
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   pCoefA = &pATable[0];
 20170              		.loc 24 263 3 is_stmt 1 view .LVU7402
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   pCoefB = &pBTable[0];
 20171              		.loc 24 264 3 view .LVU7403
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   while (fftLen > 0U)
 20172              		.loc 24 266 3 view .LVU7404
 20173              		.loc 24 266 9 is_stmt 0 view .LVU7405
 20174 0010 36E0     		b	.L623
 20175              	.LVL2510:
 20176              	.L624:
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   {
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /*
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****        outR = (  pIn[2 * i]             * pATable[2 * i]
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                + pIn[2 * i + 1]         * pATable[2 * i + 1]
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                + pIn[2 * n - 2 * i]     * pBTable[2 * i]
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                - pIn[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****        outI = (  pIn[2 * i + 1]         * pATable[2 * i]
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                - pIn[2 * i]             * pATable[2 * i + 1]
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                - pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****                - pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****       */
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      CoefA1 = *pCoefA++;
 20177              		.loc 24 280 6 is_stmt 1 view .LVU7406
 20178              		.loc 24 280 13 is_stmt 0 view .LVU7407
 20179 0012 92ED006A 		vldr.32	s12, [r2]
 20180              	.LVL2511:
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      CoefA2 = *pCoefA;
 20181              		.loc 24 281 6 is_stmt 1 view .LVU7408
 20182              		.loc 24 281 13 is_stmt 0 view .LVU7409
 20183 0016 D2ED014A 		vldr.32	s9, [r2, #4]
 20184              	.LVL2512:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 645


 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /* outR = (pSrc[2 * i] * CoefA1 */
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      outR = *pSrc1 * CoefA1;
 20185              		.loc 24 284 6 is_stmt 1 view .LVU7410
 20186              		.loc 24 284 13 is_stmt 0 view .LVU7411
 20187 001a D0ED007A 		vldr.32	s15, [r0]
 20188              		.loc 24 284 11 view .LVU7412
 20189 001e 67EE866A 		vmul.f32	s13, s15, s12
 20190              	.LVL2513:
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /* - pSrc[2 * i] * CoefA2 */
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      outI = -(*pSrc1++) * CoefA2;
 20191              		.loc 24 287 6 is_stmt 1 view .LVU7413
 20192              		.loc 24 287 11 is_stmt 0 view .LVU7414
 20193 0022 67EEE47A 		vnmul.f32	s15, s15, s9
 20194              	.LVL2514:
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /* (pSrc[2 * i + 1] + pSrc[2 * fftLen - 2 * i + 1]) * CoefA2 */
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      outR += (*pSrc1 + *pSrc2) * CoefA2;
 20195              		.loc 24 290 6 is_stmt 1 view .LVU7415
 20196              		.loc 24 290 15 is_stmt 0 view .LVU7416
 20197 0026 90ED015A 		vldr.32	s10, [r0, #4]
 20198              		.loc 24 290 24 view .LVU7417
 20199 002a DCED005A 		vldr.32	s11, [ip]
 20200              		.loc 24 290 22 view .LVU7418
 20201 002e 35EE257A 		vadd.f32	s14, s10, s11
 20202              		.loc 24 290 32 view .LVU7419
 20203 0032 27EE247A 		vmul.f32	s14, s14, s9
 20204              		.loc 24 290 11 view .LVU7420
 20205 0036 77EE266A 		vadd.f32	s13, s14, s13
 20206              	.LVL2515:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /* pSrc[2 * i + 1] * CoefA1 */
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      outI += (*pSrc1++) * CoefA1;
 20207              		.loc 24 293 6 is_stmt 1 view .LVU7421
 20208              		.loc 24 293 21 is_stmt 0 view .LVU7422
 20209 003a 0830     		adds	r0, r0, #8
 20210              	.LVL2516:
 20211              		.loc 24 293 25 view .LVU7423
 20212 003c 25EE065A 		vmul.f32	s10, s10, s12
 20213              		.loc 24 293 11 view .LVU7424
 20214 0040 77EE857A 		vadd.f32	s15, s15, s10
 20215              	.LVL2517:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      CoefB1 = *pCoefB;
 20216              		.loc 24 295 6 is_stmt 1 view .LVU7425
 20217              		.loc 24 295 13 is_stmt 0 view .LVU7426
 20218 0044 93ED007A 		vldr.32	s14, [r3]
 20219              	.LVL2518:
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /* - pSrc[2 * fftLen - 2 * i + 1] * CoefB1 */
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      outI -= *pSrc2-- * CoefB1;
 20220              		.loc 24 298 6 is_stmt 1 view .LVU7427
 20221              		.loc 24 298 23 is_stmt 0 view .LVU7428
 20222 0048 65EE875A 		vmul.f32	s11, s11, s14
 20223              		.loc 24 298 11 view .LVU7429
 20224 004c 77EEE57A 		vsub.f32	s15, s15, s11
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 646


 20225              	.LVL2519:
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /* pSrc[2 * fftLen - 2 * i] * CoefB1 */
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      outR += *pSrc2 * CoefB1;
 20226              		.loc 24 301 6 is_stmt 1 view .LVU7430
 20227              		.loc 24 301 14 is_stmt 0 view .LVU7431
 20228 0050 1CED016A 		vldr.32	s12, [ip, #-4]
 20229              	.LVL2520:
 20230              		.loc 24 301 21 view .LVU7432
 20231 0054 26EE077A 		vmul.f32	s14, s12, s14
 20232              	.LVL2521:
 20233              		.loc 24 301 11 view .LVU7433
 20234 0058 37EE267A 		vadd.f32	s14, s14, s13
 20235              	.LVL2522:
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /* pSrc[2 * fftLen - 2 * i] * CoefA2 */
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      outI += *pSrc2-- * CoefA2;
 20236              		.loc 24 304 6 is_stmt 1 view .LVU7434
 20237              		.loc 24 304 20 is_stmt 0 view .LVU7435
 20238 005c ACF1080C 		sub	ip, ip, #8
 20239              	.LVL2523:
 20240              		.loc 24 304 23 view .LVU7436
 20241 0060 26EE246A 		vmul.f32	s12, s12, s9
 20242              		.loc 24 304 11 view .LVU7437
 20243 0064 77EE867A 		vadd.f32	s15, s15, s12
 20244              	.LVL2524:
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /* write output */
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      *pDst++ = outR;
 20245              		.loc 24 307 6 is_stmt 1 view .LVU7438
 20246              		.loc 24 307 14 is_stmt 0 view .LVU7439
 20247 0068 04F1080E 		add	lr, r4, #8
 20248 006c 84ED007A 		vstr.32	s14, [r4]
 20249              	.LVL2525:
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      *pDst++ = outI;
 20250              		.loc 24 308 6 is_stmt 1 view .LVU7440
 20251              		.loc 24 308 14 is_stmt 0 view .LVU7441
 20252 0070 C4ED017A 		vstr.32	s15, [r4, #4]
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /* update coefficient pointer */
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      pCoefB = pCoefB + (modifier * 2);
 20253              		.loc 24 311 6 is_stmt 1 view .LVU7442
 20254              		.loc 24 311 13 is_stmt 0 view .LVU7443
 20255 0074 03EBC503 		add	r3, r3, r5, lsl #3
 20256              	.LVL2526:
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      pCoefA = pCoefA + (modifier * 2 - 1);
 20257              		.loc 24 312 6 is_stmt 1 view .LVU7444
 20258              		.loc 24 312 13 is_stmt 0 view .LVU7445
 20259 0078 02EBC502 		add	r2, r2, r5, lsl #3
 20260              	.LVL2527:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      /* Decrement loop count */
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****      fftLen--;
 20261              		.loc 24 315 6 is_stmt 1 view .LVU7446
 20262              		.loc 24 315 12 is_stmt 0 view .LVU7447
 20263 007c 0139     		subs	r1, r1, #1
 20264              	.LVL2528:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 647


 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20265              		.loc 24 308 11 view .LVU7448
 20266 007e 7446     		mov	r4, lr
 20267              	.LVL2529:
 20268              	.L623:
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   {
 20269              		.loc 24 266 9 is_stmt 1 view .LVU7449
 20270 0080 0029     		cmp	r1, #0
 20271 0082 C6D1     		bne	.L624
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   }
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** }
 20272              		.loc 24 318 1 is_stmt 0 view .LVU7450
 20273 0084 70BD     		pop	{r4, r5, r6, pc}
 20274              		.loc 24 318 1 view .LVU7451
 20275              		.cfi_endproc
 20276              	.LFE193:
 20278              		.section	.text.arm_rfft_f32,"ax",%progbits
 20279              		.align	1
 20280              		.global	arm_rfft_f32
 20281              		.syntax unified
 20282              		.thumb
 20283              		.thumb_func
 20285              	arm_rfft_f32:
 20286              	.LVL2530:
 20287              	.LFB191:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const arm_cfft_radix4_instance_f32 *S_CFFT = S->pCfft;
 20288              		.loc 24 101 1 is_stmt 1 view -0
 20289              		.cfi_startproc
 20290              		@ args = 0, pretend = 0, frame = 0
 20291              		@ frame_needed = 0, uses_anonymous_args = 0
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   const arm_cfft_radix4_instance_f32 *S_CFFT = S->pCfft;
 20292              		.loc 24 101 1 is_stmt 0 view .LVU7453
 20293 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 20294              	.LCFI120:
 20295              		.cfi_def_cfa_offset 20
 20296              		.cfi_offset 4, -20
 20297              		.cfi_offset 5, -16
 20298              		.cfi_offset 6, -12
 20299              		.cfi_offset 7, -8
 20300              		.cfi_offset 14, -4
 20301 0002 83B0     		sub	sp, sp, #12
 20302              	.LCFI121:
 20303              		.cfi_def_cfa_offset 32
 20304 0004 0446     		mov	r4, r0
 20305 0006 0E46     		mov	r6, r1
 20306 0008 1746     		mov	r7, r2
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20307              		.loc 24 102 3 is_stmt 1 view .LVU7454
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20308              		.loc 24 102 39 is_stmt 0 view .LVU7455
 20309 000a 4569     		ldr	r5, [r0, #20]
 20310              	.LVL2531:
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   {
 20311              		.loc 24 105 3 is_stmt 1 view .LVU7456
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   {
 20312              		.loc 24 105 8 is_stmt 0 view .LVU7457
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 648


 20313 000c 8379     		ldrb	r3, [r0, #6]	@ zero_extendqisi2
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   {
 20314              		.loc 24 105 6 view .LVU7458
 20315 000e 012B     		cmp	r3, #1
 20316 0010 13D0     		beq	.L631
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20317              		.loc 24 125 5 is_stmt 1 view .LVU7459
 20318 0012 AB89     		ldrh	r3, [r5, #12]
 20319 0014 6A68     		ldr	r2, [r5, #4]
 20320              	.LVL2532:
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20321              		.loc 24 125 5 is_stmt 0 view .LVU7460
 20322 0016 2988     		ldrh	r1, [r5]
 20323              	.LVL2533:
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20324              		.loc 24 125 5 view .LVU7461
 20325 0018 3046     		mov	r0, r6
 20326              	.LVL2534:
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20327              		.loc 24 125 5 view .LVU7462
 20328 001a FFF7FEFF 		bl	arm_radix4_butterfly_f32
 20329              	.LVL2535:
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     {
 20330              		.loc 24 128 5 is_stmt 1 view .LVU7463
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     {
 20331              		.loc 24 128 10 is_stmt 0 view .LVU7464
 20332 001e E379     		ldrb	r3, [r4, #7]	@ zero_extendqisi2
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     {
 20333              		.loc 24 128 8 view .LVU7465
 20334 0020 012B     		cmp	r3, #1
 20335 0022 25D0     		beq	.L632
 20336              	.L629:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****   }
 20337              		.loc 24 134 5 is_stmt 1 view .LVU7466
 20338 0024 A368     		ldr	r3, [r4, #8]
 20339 0026 0193     		str	r3, [sp, #4]
 20340 0028 0097     		str	r7, [sp]
 20341 002a 2369     		ldr	r3, [r4, #16]
 20342 002c E268     		ldr	r2, [r4, #12]
 20343 002e A188     		ldrh	r1, [r4, #4]
 20344 0030 3046     		mov	r0, r6
 20345 0032 FFF7FEFF 		bl	arm_split_rfft_f32
 20346              	.LVL2536:
 20347              	.L626:
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20348              		.loc 24 137 1 is_stmt 0 view .LVU7467
 20349 0036 03B0     		add	sp, sp, #12
 20350              	.LCFI122:
 20351              		.cfi_remember_state
 20352              		.cfi_def_cfa_offset 20
 20353              		@ sp needed
 20354 0038 F0BD     		pop	{r4, r5, r6, r7, pc}
 20355              	.LVL2537:
 20356              	.L631:
 20357              	.LCFI123:
 20358              		.cfi_restore_state
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 649


 20359              		.loc 24 108 6 is_stmt 1 view .LVU7468
 20360 003a 8368     		ldr	r3, [r0, #8]
 20361 003c 0193     		str	r3, [sp, #4]
 20362 003e 0092     		str	r2, [sp]
 20363 0040 0369     		ldr	r3, [r0, #16]
 20364 0042 C268     		ldr	r2, [r0, #12]
 20365              	.LVL2538:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20366              		.loc 24 108 6 is_stmt 0 view .LVU7469
 20367 0044 8188     		ldrh	r1, [r0, #4]
 20368              	.LVL2539:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20369              		.loc 24 108 6 view .LVU7470
 20370 0046 3046     		mov	r0, r6
 20371              	.LVL2540:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20372              		.loc 24 108 6 view .LVU7471
 20373 0048 FFF7FEFF 		bl	arm_split_rifft_f32
 20374              	.LVL2541:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c **** 
 20375              		.loc 24 112 6 is_stmt 1 view .LVU7472
 20376 004c 95ED040A 		vldr.32	s0, [r5, #16]
 20377 0050 AB89     		ldrh	r3, [r5, #12]
 20378 0052 6A68     		ldr	r2, [r5, #4]
 20379 0054 2988     		ldrh	r1, [r5]
 20380 0056 3846     		mov	r0, r7
 20381 0058 FFF7FEFF 		bl	arm_radix4_butterfly_inverse_f32
 20382              	.LVL2542:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     {
 20383              		.loc 24 115 5 view .LVU7473
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     {
 20384              		.loc 24 115 10 is_stmt 0 view .LVU7474
 20385 005c E379     		ldrb	r3, [r4, #7]	@ zero_extendqisi2
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     {
 20386              		.loc 24 115 8 view .LVU7475
 20387 005e 012B     		cmp	r3, #1
 20388 0060 E9D1     		bne	.L626
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     }
 20389              		.loc 24 117 7 is_stmt 1 view .LVU7476
 20390 0062 AB68     		ldr	r3, [r5, #8]
 20391 0064 EA89     		ldrh	r2, [r5, #14]
 20392 0066 2988     		ldrh	r1, [r5]
 20393 0068 3846     		mov	r0, r7
 20394 006a FFF7FEFF 		bl	arm_bitreversal_f32
 20395              	.LVL2543:
 20396 006e E2E7     		b	.L626
 20397              	.L632:
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_f32.c ****     }
 20398              		.loc 24 130 7 view .LVU7477
 20399 0070 AB68     		ldr	r3, [r5, #8]
 20400 0072 EA89     		ldrh	r2, [r5, #14]
 20401 0074 2988     		ldrh	r1, [r5]
 20402 0076 3046     		mov	r0, r6
 20403 0078 FFF7FEFF 		bl	arm_bitreversal_f32
 20404              	.LVL2544:
 20405 007c D2E7     		b	.L629
 20406              		.cfi_endproc
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 650


 20407              	.LFE191:
 20409              		.section	.text.arm_dct4_f32,"ax",%progbits
 20410              		.align	1
 20411              		.global	arm_dct4_f32
 20412              		.syntax unified
 20413              		.thumb
 20414              		.thumb_func
 20416              	arm_dct4_f32:
 20417              	.LVL2545:
 20418              	.LFB185:
 20419              		.file 25 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * Title:        arm_dct4_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * Description:  Processing function of DCT4 & IDCT4 F32
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @ingroup groupTransforms
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @defgroup DCT4_IDCT4 DCT Type IV Functions
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   Representation of signals by minimum number of values is important for storage and transmission.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   The possibility of large discontinuity between the beginning and end of a period of a signal
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   in DFT can be avoided by extending the signal so that it is even-symmetric.
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   Discrete Cosine Transform (DCT) is constructed such that its energy is heavily concentrated in th
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   spectrum and is very widely used in signal and image coding applications.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   The family of DCTs (DCT type- 1,2,3,4) is the outcome of different combinations of homogeneous bo
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   DCT has an excellent energy-packing capability, hence has many applications and in data compressi
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   DCT is essentially the Discrete Fourier Transform(DFT) of an even-extended real signal.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 651


  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   Reordering of the input data makes the computation of DCT just a problem of
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   computing the DFT of a real signal with a few additional operations.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   This approach provides regular, simple, and very efficient DCT algorithms for practical hardware 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   DCT type-II can be implemented using Fast fourier transform (FFT) internally, as the transform is
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   DCT4 is implemented using DCT2 as their implementations are similar except with some added pre-pr
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   DCT2 implementation can be described in the following steps:
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   - Re-ordering input
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   - Calculating Real FFT
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   - Multiplication of weights and Real FFT output and getting real part from the product.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   This process is explained by the block diagram below:
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   \image html DCT4.gif "Discrete Cosine Transform - type-IV"
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @par           Algorithm
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    The N-point type-IV DCT is defined as a real, linear transformation by the formu
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    \image html DCT4Equation.gif
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    where <code>k = 0, 1, 2, ..., N-1</code>
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @par
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    Its inverse is defined as follows:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    \image html IDCT4Equation.gif
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    where <code>n = 0, 1, 2, ..., N-1</code>
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @par
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    The DCT4 matrices become involutory (i.e. they are self-inverse) by multiplying 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    The symmetry of the transform matrix indicates that the fast algorithms for the 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    and inverse transform computation are identical.
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    Note that the implementation of Inverse DCT4 and DCT4 is same, hence same proces
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @par           Lengths supported by the transform:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    As DCT4 internally uses Real FFT, it supports all the lengths 128, 512, 2048 and
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    The library provides separate functions for Q15, Q31, and floating-point data ty
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @par           Instance Structure
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    The instances for Real FFT and FFT, cosine values table and twiddle factor table
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    A separate instance structure must be defined for each transform.
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    There are separate instance structure declarations for each of the 3 supported d
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                  
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @par           Initialization Functions
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    There is also an associated initialization function for each data type.
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    The initialization function performs the following operations:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    - Sets the values of the internal structure fields.
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    - Initializes Real FFT as its process function is used internally in DCT4, by ca
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @par
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    Use of the initialization function is optional.
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    However, if the initialization function is used, then the instance structure can
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    To place an instance structure into a const data section, the instance structure
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    Manually initialize the instance structure as follows:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   <pre>
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****       arm_dct4_instance_f32 S = {N, Nby2, normalize, pTwiddle, pCosFactor, pRfft, pCfft};
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****       arm_dct4_instance_q31 S = {N, Nby2, normalize, pTwiddle, pCosFactor, pRfft, pCfft};
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****       arm_dct4_instance_q15 S = {N, Nby2, normalize, pTwiddle, pCosFactor, pRfft, pCfft};
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   </pre>
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    where \c N is the length of the DCT4; \c Nby2 is half of the length of the DCT4;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    \c normalize is normalizing factor used and is equal to <code>sqrt(2/N)</code>;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    \c pTwiddle points to the twiddle factor table;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    \c pCosFactor points to the cosFactor table;
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    \c pRfft points to the real FFT instance;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 652


 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    \c pCfft points to the complex FFT instance;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    The CFFT and RFFT structures also needs to be initialized, refer to arm_cfft_rad
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    and arm_rfft_f32() respectively for details regarding static initialization.
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @par           Fixed-Point Behavior
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    Care must be taken when using the fixed-point versions of the DCT4 transform fun
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    In particular, the overflow and saturation behavior of the accumulator used in e
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****                    Refer to the function specific documentation below for usage guidelines.
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  /**
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @addtogroup DCT4_IDCT4
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @{
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** /**
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @brief         Processing function for the floating-point DCT4/IDCT4.
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @param[in]     S             points to an instance of the floating-point DCT4/IDCT4 structure
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @param[in]     pState        points to state buffer
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @param[in,out] pInlineBuffer points to the in-place input and output buffer
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   @return        none
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****  */
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** void arm_dct4_f32(
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   const arm_dct4_instance_f32 * S,
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****         float32_t * pState,
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****         float32_t * pInlineBuffer)
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** {
 20420              		.loc 25 131 1 view -0
 20421              		.cfi_startproc
 20422              		@ args = 0, pretend = 0, frame = 0
 20423              		@ frame_needed = 0, uses_anonymous_args = 0
 20424              		.loc 25 131 1 is_stmt 0 view .LVU7479
 20425 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 20426              	.LCFI124:
 20427              		.cfi_def_cfa_offset 24
 20428              		.cfi_offset 4, -24
 20429              		.cfi_offset 5, -20
 20430              		.cfi_offset 6, -16
 20431              		.cfi_offset 7, -12
 20432              		.cfi_offset 8, -8
 20433              		.cfi_offset 14, -4
 20434 0004 0546     		mov	r5, r0
 20435 0006 0E46     		mov	r6, r1
 20436 0008 1446     		mov	r4, r2
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   const float32_t *weights = S->pTwiddle;              /* Pointer to the Weights table */
 20437              		.loc 25 132 3 is_stmt 1 view .LVU7480
 20438              		.loc 25 132 20 is_stmt 0 view .LVU7481
 20439 000a 8768     		ldr	r7, [r0, #8]
 20440              	.LVL2546:
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   const float32_t *cosFact = S->pCosFactor;            /* Pointer to the cos factors table */
 20441              		.loc 25 133 3 is_stmt 1 view .LVU7482
 20442              		.loc 25 133 20 is_stmt 0 view .LVU7483
 20443 000c D0F80C80 		ldr	r8, [r0, #12]
 20444              	.LVL2547:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****         float32_t *pS1, *pS2, *pbuff;                  /* Temporary pointers for input buffer and p
 20445              		.loc 25 134 9 is_stmt 1 view .LVU7484
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 653


 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****         float32_t in;                                  /* Temporary variable */
 20446              		.loc 25 135 9 view .LVU7485
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****         uint32_t i;                                    /* Loop counter */
 20447              		.loc 25 136 9 view .LVU7486
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* DCT4 computation involves DCT2 (which is calculated using RFFT)
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    * along with some pre-processing and post-processing.
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    * Computational procedure is explained as follows:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    * (a) Pre-processing involves multiplying input with cos factor,
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *     r(n) = 2 * u(n) * cos(pi*(2*n+1)/(4*n))
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *              where,
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *                 r(n) -- output of preprocessing
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *                 u(n) -- input to preprocessing(actual Source buffer)
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    * (b) Calculation of DCT2 using FFT is divided into three steps:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *                  Step1: Re-ordering of even and odd elements of input.
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *                  Step2: Calculating FFT of the re-ordered input.
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *                  Step3: Taking the real part of the product of FFT output and weights.
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    * (c) Post-processing - DCT4 can be obtained from DCT2 output using the following equation:
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *                   Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *                        where,
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *                           Y4 -- DCT4 output,   Y2 -- DCT2 output
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    * (d) Multiplying the output with the normalizing factor sqrt(2/N).
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /*-------- Pre-processing ------------*/
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Multiplying input with cos factor i.e. r(n) = 2 * x(n) * cos(pi*(2*n+1)/(4*n)) */
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   arm_scale_f32(pInlineBuffer, 2.0f, pInlineBuffer, S->N);
 20448              		.loc 25 160 3 view .LVU7487
 20449 0010 0288     		ldrh	r2, [r0]
 20450              	.LVL2548:
 20451              		.loc 25 160 3 is_stmt 0 view .LVU7488
 20452 0012 2146     		mov	r1, r4
 20453              	.LVL2549:
 20454              		.loc 25 160 3 view .LVU7489
 20455 0014 B0EE000A 		vmov.f32	s0, #2.0e+0
 20456 0018 2046     		mov	r0, r4
 20457              	.LVL2550:
 20458              		.loc 25 160 3 view .LVU7490
 20459 001a FFF7FEFF 		bl	arm_scale_f32
 20460              	.LVL2551:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   arm_mult_f32(pInlineBuffer, cosFact, pInlineBuffer, S->N);
 20461              		.loc 25 161 3 is_stmt 1 view .LVU7491
 20462 001e 2B88     		ldrh	r3, [r5]
 20463 0020 2246     		mov	r2, r4
 20464 0022 4146     		mov	r1, r8
 20465 0024 2046     		mov	r0, r4
 20466 0026 FFF7FEFF 		bl	arm_mult_f32
 20467              	.LVL2552:
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* ----------------------------------------------------------------
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    * Step1: Re-ordering of even and odd elements as
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *             pState[i] =  pInlineBuffer[2*i] and
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *             pState[N-i-1] = pInlineBuffer[2*i+1] where i = 0 to N/2
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    ---------------------------------------------------------------------*/
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pS1 initialized to pState */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 654


 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pS1 = pState;
 20468              		.loc 25 170 3 view .LVU7492
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pS2 initialized to pState+N-1, so that it points to the end of the state buffer */
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pS2 = pState + (S->N - 1U);
 20469              		.loc 25 173 3 view .LVU7493
 20470              		.loc 25 173 20 is_stmt 0 view .LVU7494
 20471 002a 2988     		ldrh	r1, [r5]
 20472              		.loc 25 173 16 view .LVU7495
 20473 002c 01F18041 		add	r1, r1, #1073741824
 20474 0030 0139     		subs	r1, r1, #1
 20475              		.loc 25 173 7 view .LVU7496
 20476 0032 06EB8101 		add	r1, r6, r1, lsl #2
 20477              	.LVL2553:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pbuff initialized to input buffer */
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pbuff = pInlineBuffer;
 20478              		.loc 25 176 3 is_stmt 1 view .LVU7497
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Initializing the loop counter to N/2 >> 2 for loop unrolling by 4 */
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   i = S->Nby2 >> 2U;
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   do
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   {
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Re-ordering of even and odd elements */
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* pState[i] =  pInlineBuffer[2*i] */
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pS1++ = *pbuff++;
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* pState[N-i-1] = pInlineBuffer[2*i+1] */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pS2-- = *pbuff++;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pS1++ = *pbuff++;
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pS2-- = *pbuff++;
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pS1++ = *pbuff++;
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pS2-- = *pbuff++;
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pS1++ = *pbuff++;
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pS2-- = *pbuff++;
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Decrement loop counter */
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     i--;
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   } while (i > 0U);
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pbuff initialized to input buffer */
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pbuff = pInlineBuffer;
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pS1 initialized to pState */
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pS1 = pState;
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Initializing the loop counter to N/4 instead of N for loop unrolling */
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   i = S->N >> 2U;
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 655


 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Processing with loop unrolling 4 times as N is always multiple of 4.
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    * Compute 4 outputs at a time */
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   do
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   {
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Writing the re-ordered output back to inplace input buffer */
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = *pS1++;
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = *pS1++;
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = *pS1++;
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = *pS1++;
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Decrement the loop counter */
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     i--;
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   } while (i > 0U);
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* ---------------------------------------------------------
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *     Step2: Calculate RFFT for N-point input
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    * ---------------------------------------------------------- */
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   arm_rfft_f32 (S->pRfft, pInlineBuffer, pState);
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /*----------------------------------------------------------------------
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *  Step3: Multiply the FFT output with the weights.
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *----------------------------------------------------------------------*/
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   arm_cmplx_mult_cmplx_f32 (pState, weights, pState, S->N);
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* ----------- Post-processing ---------- */
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* DCT-IV can be obtained from DCT-II by the equation,
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *       Hence, Y4(0) = Y2(0)/2  */
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Getting only real part from the output and Converting to DCT-IV */
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Initializing the loop counter to N >> 2 for loop unrolling by 4 */
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   i = (S->N - 1U) >> 2U;
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pbuff initialized to input buffer. */
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pbuff = pInlineBuffer;
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pS1 initialized to pState */
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pS1 = pState;
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   in = *pS1++ * (float32_t) 0.5;
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* input buffer acts as inplace, so output values are stored in the input itself. */
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   *pbuff++ = in;
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pState pointer is incremented twice as the real values are located alternatively in the array 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pS1++;
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   do
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   {
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* pState pointer (pS1) is incremented twice as the real values are located alternatively in th
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     in = *pS1++ - in;
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = in;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 656


 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* points to the next real value */
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     pS1++;
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     in = *pS1++ - in;
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = in;
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     pS1++;
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     in = *pS1++ - in;
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = in;
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     pS1++;
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     in = *pS1++ - in;
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = in;
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     pS1++;
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Decrement the loop counter */
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     i--;
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   } while (i > 0U);
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    ** No loop unrolling is used. */
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   i = (S->N - 1U) % 0x4U;
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   while (i > 0U)
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   {
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* pState pointer (pS1) is incremented twice as the real values are located alternatively in th
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     in = *pS1++ - in;
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = in;
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* points to the next real value */
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     pS1++;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Decrement the loop counter */
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     i--;
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   }
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /*------------ Normalizing the output by multiplying with the normalizing factor ----------*/
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Initializing the loop counter to N/4 instead of N for loop unrolling */
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   i = S->N >> 2U;
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pbuff initialized to the pInlineBuffer(now contains the output values) */
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pbuff = pInlineBuffer;
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Processing with loop unrolling 4 times as N is always multiple of 4.  Compute 4 outputs at a t
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   do
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   {
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     in = *pbuff;
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = in * S->normalize;
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     in = *pbuff;
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = in * S->normalize;
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     in = *pbuff;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 657


 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = in * S->normalize;
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     in = *pbuff;
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = in * S->normalize;
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Decrement the loop counter */
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     i--;
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   } while (i > 0U);
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** #else
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Initializing the loop counter to N/2 */
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   i = S->Nby2;
 20479              		.loc 25 343 3 view .LVU7498
 20480              		.loc 25 343 8 is_stmt 0 view .LVU7499
 20481 0036 B5F802E0 		ldrh	lr, [r5, #2]
 20482              	.LVL2554:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 20483              		.loc 25 176 9 view .LVU7500
 20484 003a 2346     		mov	r3, r4
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 20485              		.loc 25 170 7 view .LVU7501
 20486 003c 3046     		mov	r0, r6
 20487              	.LVL2555:
 20488              	.L634:
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   do
 20489              		.loc 25 345 3 is_stmt 1 discriminator 1 view .LVU7502
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   {
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Re-ordering of even and odd elements */
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* pState[i] =  pInlineBuffer[2*i] */
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pS1++ = *pbuff++;
 20490              		.loc 25 349 5 discriminator 1 view .LVU7503
 20491              		.loc 25 349 14 is_stmt 0 discriminator 1 view .LVU7504
 20492 003e D3F800C0 		ldr	ip, [r3]	@ float
 20493              		.loc 25 349 12 discriminator 1 view .LVU7505
 20494 0042 C0F800C0 		str	ip, [r0]	@ float
 20495 0046 0430     		adds	r0, r0, #4
 20496              	.LVL2556:
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* pState[N-i-1] = pInlineBuffer[2*i+1] */
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pS2-- = *pbuff++;
 20497              		.loc 25 351 5 is_stmt 1 discriminator 1 view .LVU7506
 20498              		.loc 25 351 5 is_stmt 0 discriminator 1 view .LVU7507
 20499 0048 0A46     		mov	r2, r1
 20500              		.loc 25 351 9 discriminator 1 view .LVU7508
 20501 004a 0439     		subs	r1, r1, #4
 20502              	.LVL2557:
 20503              		.loc 25 351 14 discriminator 1 view .LVU7509
 20504 004c D3F804C0 		ldr	ip, [r3, #4]	@ float
 20505 0050 0833     		adds	r3, r3, #8
 20506              	.LVL2558:
 20507              		.loc 25 351 12 discriminator 1 view .LVU7510
 20508 0052 C2F800C0 		str	ip, [r2]	@ float
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Decrement the loop counter */
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     i--;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 658


 20509              		.loc 25 354 5 is_stmt 1 discriminator 1 view .LVU7511
 20510              	.LVL2559:
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   } while (i > 0U);
 20511              		.loc 25 355 11 discriminator 1 view .LVU7512
 20512              		.loc 25 355 3 is_stmt 0 discriminator 1 view .LVU7513
 20513 0056 BEF1010E 		subs	lr, lr, #1
 20514              	.LVL2560:
 20515              		.loc 25 355 3 discriminator 1 view .LVU7514
 20516 005a F0D1     		bne	.L634
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pbuff initialized to input buffer */
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pbuff = pInlineBuffer;
 20517              		.loc 25 358 3 is_stmt 1 view .LVU7515
 20518              	.LVL2561:
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pS1 initialized to pState */
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pS1 = pState;
 20519              		.loc 25 361 3 view .LVU7516
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Initializing the loop counter */
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   i = S->N;
 20520              		.loc 25 364 3 view .LVU7517
 20521              		.loc 25 364 8 is_stmt 0 view .LVU7518
 20522 005c 2888     		ldrh	r0, [r5]
 20523              	.LVL2562:
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 20524              		.loc 25 358 9 view .LVU7519
 20525 005e 2146     		mov	r1, r4
 20526              	.LVL2563:
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 20527              		.loc 25 361 7 view .LVU7520
 20528 0060 3246     		mov	r2, r6
 20529              	.LVL2564:
 20530              	.L635:
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   do
 20531              		.loc 25 366 3 is_stmt 1 discriminator 1 view .LVU7521
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   {
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Writing the re-ordered output back to inplace input buffer */
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = *pS1++;
 20532              		.loc 25 369 5 discriminator 1 view .LVU7522
 20533              		.loc 25 369 5 is_stmt 0 discriminator 1 view .LVU7523
 20534 0062 8C46     		mov	ip, r1
 20535              		.loc 25 369 11 discriminator 1 view .LVU7524
 20536 0064 0431     		adds	r1, r1, #4
 20537              	.LVL2565:
 20538              		.loc 25 369 16 discriminator 1 view .LVU7525
 20539 0066 1368     		ldr	r3, [r2]	@ float
 20540 0068 0432     		adds	r2, r2, #4
 20541              	.LVL2566:
 20542              		.loc 25 369 14 discriminator 1 view .LVU7526
 20543 006a CCF80030 		str	r3, [ip]	@ float
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Decrement the loop counter */
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     i--;
 20544              		.loc 25 372 5 is_stmt 1 discriminator 1 view .LVU7527
 20545              	.LVL2567:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 659


 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   } while (i > 0U);
 20546              		.loc 25 373 11 discriminator 1 view .LVU7528
 20547              		.loc 25 373 3 is_stmt 0 discriminator 1 view .LVU7529
 20548 006e 0138     		subs	r0, r0, #1
 20549              	.LVL2568:
 20550              		.loc 25 373 3 discriminator 1 view .LVU7530
 20551 0070 F7D1     		bne	.L635
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* ---------------------------------------------------------
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *     Step2: Calculate RFFT for N-point input
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    * ---------------------------------------------------------- */
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   arm_rfft_f32 (S->pRfft, pInlineBuffer, pState);
 20552              		.loc 25 380 3 is_stmt 1 view .LVU7531
 20553 0072 3246     		mov	r2, r6
 20554              	.LVL2569:
 20555              		.loc 25 380 3 is_stmt 0 view .LVU7532
 20556 0074 2146     		mov	r1, r4
 20557              	.LVL2570:
 20558              		.loc 25 380 3 view .LVU7533
 20559 0076 2869     		ldr	r0, [r5, #16]
 20560              	.LVL2571:
 20561              		.loc 25 380 3 view .LVU7534
 20562 0078 FFF7FEFF 		bl	arm_rfft_f32
 20563              	.LVL2572:
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /*----------------------------------------------------------------------
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *  Step3: Multiply the FFT output with the weights.
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *----------------------------------------------------------------------*/
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   arm_cmplx_mult_cmplx_f32 (pState, weights, pState, S->N);
 20564              		.loc 25 385 3 is_stmt 1 view .LVU7535
 20565 007c 2B88     		ldrh	r3, [r5]
 20566 007e 3246     		mov	r2, r6
 20567 0080 3946     		mov	r1, r7
 20568 0082 3046     		mov	r0, r6
 20569 0084 FFF7FEFF 		bl	arm_cmplx_mult_cmplx_f32
 20570              	.LVL2573:
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* ----------- Post-processing ---------- */
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* DCT-IV can be obtained from DCT-II by the equation,
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****    *       Hence, Y4(0) = Y2(0)/2  */
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Getting only real part from the output and Converting to DCT-IV */
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pbuff initialized to input buffer. */
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pbuff = pInlineBuffer;
 20571              		.loc 25 394 3 view .LVU7536
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pS1 initialized to pState */
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pS1 = pState;
 20572              		.loc 25 397 3 view .LVU7537
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   in = *pS1++ * (float32_t) 0.5;
 20573              		.loc 25 400 3 view .LVU7538
 20574              		.loc 25 400 8 is_stmt 0 view .LVU7539
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 660


 20575 0088 3346     		mov	r3, r6
 20576 008a 0836     		adds	r6, r6, #8
 20577              	.LVL2574:
 20578              		.loc 25 400 8 view .LVU7540
 20579 008c D3ED007A 		vldr.32	s15, [r3]
 20580              		.loc 25 400 6 view .LVU7541
 20581 0090 B6EE007A 		vmov.f32	s14, #5.0e-1
 20582 0094 67EE877A 		vmul.f32	s15, s15, s14
 20583              	.LVL2575:
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* input buffer acts as inplace, so output values are stored in the input itself. */
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   *pbuff++ = in;
 20584              		.loc 25 402 3 is_stmt 1 view .LVU7542
 20585              		.loc 25 402 9 is_stmt 0 view .LVU7543
 20586 0098 2046     		mov	r0, r4
 20587              	.LVL2576:
 20588              		.loc 25 402 12 view .LVU7544
 20589 009a E0EC017A 		vstmia.32	r0!, {s15}
 20590              	.LVL2577:
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pState pointer is incremented twice as the real values are located alternatively in the array 
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pS1++;
 20591              		.loc 25 405 3 is_stmt 1 view .LVU7545
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Initializing the loop counter */
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   i = (S->N - 1U);
 20592              		.loc 25 408 3 view .LVU7546
 20593              		.loc 25 408 9 is_stmt 0 view .LVU7547
 20594 009e 2A88     		ldrh	r2, [r5]
 20595              		.loc 25 408 5 view .LVU7548
 20596 00a0 013A     		subs	r2, r2, #1
 20597              	.LVL2578:
 20598              	.L636:
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   do
 20599              		.loc 25 410 3 is_stmt 1 discriminator 1 view .LVU7549
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   {
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* pState pointer (pS1) is incremented twice as the real values are located alternatively in th
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     in = *pS1++ - in;
 20600              		.loc 25 414 5 discriminator 1 view .LVU7550
 20601              		.loc 25 414 10 is_stmt 0 discriminator 1 view .LVU7551
 20602 00a2 3346     		mov	r3, r6
 20603 00a4 0836     		adds	r6, r6, #8
 20604              	.LVL2579:
 20605              		.loc 25 414 10 discriminator 1 view .LVU7552
 20606 00a6 93ED007A 		vldr.32	s14, [r3]
 20607              		.loc 25 414 8 discriminator 1 view .LVU7553
 20608 00aa 77EE677A 		vsub.f32	s15, s14, s15
 20609              	.LVL2580:
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = in;
 20610              		.loc 25 415 5 is_stmt 1 discriminator 1 view .LVU7554
 20611              		.loc 25 415 14 is_stmt 0 discriminator 1 view .LVU7555
 20612 00ae C0ED007A 		vstr.32	s15, [r0]
 20613 00b2 0430     		adds	r0, r0, #4
 20614              	.LVL2581:
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* points to the next real value */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 661


 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     pS1++;
 20615              		.loc 25 418 5 is_stmt 1 discriminator 1 view .LVU7556
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Decrement loop counter */
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     i--;
 20616              		.loc 25 421 5 discriminator 1 view .LVU7557
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   } while (i > 0U);
 20617              		.loc 25 422 11 discriminator 1 view .LVU7558
 20618              		.loc 25 422 3 is_stmt 0 discriminator 1 view .LVU7559
 20619 00b4 013A     		subs	r2, r2, #1
 20620              	.LVL2582:
 20621              		.loc 25 422 3 discriminator 1 view .LVU7560
 20622 00b6 F4D1     		bne	.L636
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /*------------ Normalizing the output by multiplying with the normalizing factor ----------*/
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* Initializing loop counter */
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   i = S->N;
 20623              		.loc 25 427 3 is_stmt 1 view .LVU7561
 20624              		.loc 25 427 8 is_stmt 0 view .LVU7562
 20625 00b8 2B88     		ldrh	r3, [r5]
 20626              	.LVL2583:
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   /* pbuff initialized to the pInlineBuffer (now contains the output values) */
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   pbuff = pInlineBuffer;
 20627              		.loc 25 430 3 is_stmt 1 view .LVU7563
 20628              	.L637:
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   do
 20629              		.loc 25 432 3 discriminator 1 view .LVU7564
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   {
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     in = *pbuff;
 20630              		.loc 25 435 5 discriminator 1 view .LVU7565
 20631              		.loc 25 435 8 is_stmt 0 discriminator 1 view .LVU7566
 20632 00ba 94ED007A 		vldr.32	s14, [r4]
 20633              	.LVL2584:
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     *pbuff++ = in * S->normalize;
 20634              		.loc 25 436 5 is_stmt 1 discriminator 1 view .LVU7567
 20635              		.loc 25 436 22 is_stmt 0 discriminator 1 view .LVU7568
 20636 00be D5ED017A 		vldr.32	s15, [r5, #4]
 20637 00c2 2246     		mov	r2, r4
 20638              		.loc 25 436 11 discriminator 1 view .LVU7569
 20639 00c4 0434     		adds	r4, r4, #4
 20640              	.LVL2585:
 20641              		.loc 25 436 19 discriminator 1 view .LVU7570
 20642 00c6 67EE877A 		vmul.f32	s15, s15, s14
 20643              		.loc 25 436 14 discriminator 1 view .LVU7571
 20644 00ca C2ED007A 		vstr.32	s15, [r2]
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     /* Decrement loop counter */
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****     i--;
 20645              		.loc 25 439 5 is_stmt 1 discriminator 1 view .LVU7572
 20646              	.LVL2586:
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c ****   } while (i > 0U);
 20647              		.loc 25 440 11 discriminator 1 view .LVU7573
 20648              		.loc 25 440 3 is_stmt 0 discriminator 1 view .LVU7574
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 662


 20649 00ce 013B     		subs	r3, r3, #1
 20650              	.LVL2587:
 20651              		.loc 25 440 3 discriminator 1 view .LVU7575
 20652 00d0 F3D1     		bne	.L637
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** 
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_f32.c **** }
 20653              		.loc 25 444 1 view .LVU7576
 20654 00d2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 20655              		.loc 25 444 1 view .LVU7577
 20656              		.cfi_endproc
 20657              	.LFE185:
 20659              		.section	.text.arm_split_rfft_q15,"ax",%progbits
 20660              		.align	1
 20661              		.global	arm_split_rfft_q15
 20662              		.syntax unified
 20663              		.thumb
 20664              		.thumb_func
 20666              	arm_split_rfft_q15:
 20667              	.LVL2588:
 20668              	.LFB195:
 20669              		.file 26 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * Title:        arm_rfft_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * Description:  RFFT & RIFFT Q15 process function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** /* ----------------------------------------------------------------------
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * Internal functions prototypes
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  * -------------------------------------------------------------------- */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 663


  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** void arm_split_rfft_q15(
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pSrc,
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t fftLen,
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t * pATable,
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t * pBTable,
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pDst,
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t modifier);
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** void arm_split_rifft_q15(
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pSrc,
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t fftLen,
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t * pATable,
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t * pBTable,
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pDst,
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t modifier);
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** /**
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @addtogroup RealFFT
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @{
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  */
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** /**
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @brief         Processing function for the Q15 RFFT/RIFFT.
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[in]     S     points to an instance of the Q15 RFFT/RIFFT structure
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[in]     pSrc  points to input buffer (Source buffer is modified by this function.)
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[out]    pDst  points to output buffer
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @return        none
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @par           Input an output formats
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    Internally input is downscaled by 2 for every stage to avoid saturations inside 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    Hence the output format is different for different RFFT sizes.
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    The input and output formats for different RFFT sizes and number of bits to upsc
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @par
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    \image html RFFTQ15.gif "Input and Output Formats for Q15 RFFT"
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @par
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    \image html RIFFTQ15.gif "Input and Output Formats for Q15 RIFFT"
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @par
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    If the input buffer is of length N, the output buffer must have length 2*N.
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    The input buffer is modified by this function.
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @par
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    For the RIFFT, the source buffer must at least have length 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    fftLenReal + 2.
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    The last two elements must be equal to what would be generated
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    by the RFFT:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                      (pSrc[0] - pSrc[1]) >> 1 and 0
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** void arm_rfft_q15(
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const arm_rfft_instance_q15 * S,
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pSrc,
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pDst)
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** {
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const arm_cfft_instance_q15 *S_CFFT = &(S->cfftInst);
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #else
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const arm_cfft_instance_q15 *S_CFFT = S->pCfft;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 664


  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t L2 = S->fftLenReal >> 1U;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   /* Calculation of RIFFT of input */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   if (S->ifftFlagR == 1U)
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   {
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****      /*  Real IFFT core process */
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****      arm_split_rifft_q15 (pSrc, L2, S->pTwiddleAReal, S->pTwiddleBReal, pDst, S->twidCoefRModifier)
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****      /* Complex IFFT process */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****      arm_cfft_q15 (S_CFFT, pDst, S->ifftFlagR, S->bitReverseFlagR);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****      arm_shift_q15(pDst, 1, pDst, S->fftLenReal);
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   }
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   else
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   {
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****      /* Calculation of RFFT of input */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****      /* Complex FFT process */
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****      arm_cfft_q15 (S_CFFT, pSrc, S->ifftFlagR, S->bitReverseFlagR);
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****      /*  Real FFT core process */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****      arm_split_rfft_q15 (pSrc, L2, S->pTwiddleAReal, S->pTwiddleBReal, pDst, S->twidCoefRModifier);
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   }
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** }
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** /**
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @} end of RealFFT group
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** /**
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @brief         Core Real FFT process
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[in]     pSrc      points to input buffer
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[in]     fftLen    length of FFT
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[in]     pATable   points to twiddle Coef A buffer
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[in]     pBTable   points to twiddle Coef B buffer
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[out]    pDst      points to output buffer
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[in]     modifier  twiddle coefficient modifier that supports different size FFTs with the 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @return        none
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @par
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    The function implements a Real FFT
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  */
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #include "arm_helium_utils.h"
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #include "arm_vec_fft.h"
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #if defined(__CMSIS_GCC_H)
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #define MVE_CMPLX_MULT_FX_AxB_S16(A,B)          vqdmladhxq_s16(vqdmlsdhq_s16((__typeof(A))vuninitia
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #define MVE_CMPLX_MULT_FX_AxConjB_S16(A,B)      vqdmladhq_s16(vqdmlsdhxq_s16((__typeof(A))vuninitia
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** void arm_split_rfft_q15(
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pSrc,
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 665


 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t fftLen,
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t * pATable,
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t * pBTable,
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pDst,
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t modifier)
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** {
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****    uint32_t        i;          /* Loop Counter */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     const q15_t    *pCoefA, *pCoefB;    /* Temporary pointers for twiddle factors */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     q15_t          *pOut1 = &pDst[2];
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     q15_t          *pIn1 = &pSrc[2];
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     uint16x8_t      offsetIn = { 6, 7, 4, 5, 2, 3, 0, 1 };
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     uint16x8_t      offsetCoef;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     const uint16_t  offsetCoefArr[16] = {
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         0, 0, 2, 2, 4, 4, 6, 6,
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         0, 1, 0, 1, 0, 1, 0, 1
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     };
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     offsetCoef = vmulq_n_u16(vld1q_u16(offsetCoefArr), modifier) + vld1q_u16(offsetCoefArr + 8);
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     offsetIn = vaddq_n_u16(offsetIn, (2 * fftLen - 8));
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     /* Init coefficient pointers */
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pCoefA = &pATable[modifier * 2];
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pCoefB = &pBTable[modifier * 2];
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     const q15_t    *pCoefAb, *pCoefBb;
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pCoefAb = pCoefA;
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pCoefBb = pCoefB;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pIn1 = &pSrc[2];
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     i = fftLen - 1U;
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     i = i / 4 + 1;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     while (i > 0U) {
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15x8_t         in1 = vld1q_s16(pIn1);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15x8_t         in2 = vldrhq_gather_shifted_offset_s16(pSrc, offsetIn);
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15x8_t         coefA = vldrhq_gather_shifted_offset_s16(pCoefAb, offsetCoef);
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15x8_t         coefB = vldrhq_gather_shifted_offset_s16(pCoefBb, offsetCoef);
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #if defined(__CMSIS_GCC_H)
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15x8_t         out = vhaddq_s16(MVE_CMPLX_MULT_FX_AxB_S16(in1, coefA),
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                                      MVE_CMPLX_MULT_FX_AxConjB_S16(coefB, in2));
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #else
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15x8_t         out = vhaddq_s16(MVE_CMPLX_MULT_FX_AxB(in1, coefA),
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                                      MVE_CMPLX_MULT_FX_AxConjB(coefB, in2));
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         vst1q_s16(pOut1, out);
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pOut1 += 8;
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         offsetCoef = vaddq_n_u16(offsetCoef, modifier * 8);
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         offsetIn -= 8;
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pIn1 += 8;
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         i -= 1;
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     }
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pDst[2 * fftLen] = (pSrc[0] - pSrc[1]) >> 1U;
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pDst[2 * fftLen + 1] = 0;
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 666


 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pDst[0] = (pSrc[0] + pSrc[1]) >> 1U;
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pDst[1] = 0;
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** }
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #else
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** void arm_split_rfft_q15(
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pSrc,
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t fftLen,
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t * pATable,
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t * pBTable,
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pDst,
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t modifier)
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** {       
 20670              		.loc 26 217 1 is_stmt 1 view -0
 20671              		.cfi_startproc
 20672              		@ args = 8, pretend = 0, frame = 8
 20673              		@ frame_needed = 0, uses_anonymous_args = 0
 20674              		.loc 26 217 1 is_stmt 0 view .LVU7579
 20675 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 20676              	.LCFI125:
 20677              		.cfi_def_cfa_offset 36
 20678              		.cfi_offset 4, -36
 20679              		.cfi_offset 5, -32
 20680              		.cfi_offset 6, -28
 20681              		.cfi_offset 7, -24
 20682              		.cfi_offset 8, -20
 20683              		.cfi_offset 9, -16
 20684              		.cfi_offset 10, -12
 20685              		.cfi_offset 11, -8
 20686              		.cfi_offset 14, -4
 20687 0004 83B0     		sub	sp, sp, #12
 20688              	.LCFI126:
 20689              		.cfi_def_cfa_offset 48
 20690 0006 0C46     		mov	r4, r1
 20691 0008 0191     		str	r1, [sp, #4]
 20692 000a 0D99     		ldr	r1, [sp, #52]
 20693              	.LVL2589:
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t i;                                    /* Loop Counter */
 20694              		.loc 26 218 9 is_stmt 1 view .LVU7580
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q31_t outR, outI;                              /* Temporary variables for output */
 20695              		.loc 26 219 9 view .LVU7581
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t *pCoefA, *pCoefB;                        /* Temporary pointers for twiddle factors */
 20696              		.loc 26 220 3 view .LVU7582
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t *pSrc1, *pSrc2;
 20697              		.loc 26 221 9 view .LVU7583
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #if defined (ARM_MATH_DSP)
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t *pD1, *pD2;
 20698              		.loc 26 223 9 view .LVU7584
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   /* Init coefficient pointers */
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   pCoefA = &pATable[modifier * 2];
 20699              		.loc 26 227 3 view .LVU7585
 20700              		.loc 26 227 20 is_stmt 0 view .LVU7586
 20701 000c 4FEA810B 		lsl	fp, r1, #2
 20702              		.loc 26 227 10 view .LVU7587
 20703 0010 02EB8102 		add	r2, r2, r1, lsl #2
 20704              	.LVL2590:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 667


 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   pCoefB = &pBTable[modifier * 2];
 20705              		.loc 26 228 3 is_stmt 1 view .LVU7588
 20706              		.loc 26 228 10 is_stmt 0 view .LVU7589
 20707 0014 03EB8103 		add	r3, r3, r1, lsl #2
 20708              	.LVL2591:
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   pSrc1 = &pSrc[2];
 20709              		.loc 26 230 3 is_stmt 1 view .LVU7590
 20710              		.loc 26 230 11 is_stmt 0 view .LVU7591
 20711 0018 00F1040A 		add	r10, r0, #4
 20712              	.LVL2592:
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   pSrc2 = &pSrc[(2U * fftLen) - 2U];
 20713              		.loc 26 231 3 is_stmt 1 view .LVU7592
 20714              		.loc 26 231 16 is_stmt 0 view .LVU7593
 20715 001c 2146     		mov	r1, r4
 20716 001e 04F18049 		add	r9, r4, #1073741824
 20717 0022 09F1FF39 		add	r9, r9, #-1
 20718              		.loc 26 231 11 view .LVU7594
 20719 0026 00EB8909 		add	r9, r0, r9, lsl #2
 20720              	.LVL2593:
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #if defined (ARM_MATH_DSP)
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     i = 1U;
 20721              		.loc 26 235 5 is_stmt 1 view .LVU7595
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pD1 = pDst + 2;
 20722              		.loc 26 236 5 view .LVU7596
 20723              		.loc 26 236 9 is_stmt 0 view .LVU7597
 20724 002a 0C9C     		ldr	r4, [sp, #48]
 20725              	.LVL2594:
 20726              		.loc 26 236 9 view .LVU7598
 20727 002c 251D     		adds	r5, r4, #4
 20728              	.LVL2595:
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pD2 = pDst + (4U * fftLen) - 2;
 20729              		.loc 26 237 5 is_stmt 1 view .LVU7599
 20730              		.loc 26 237 32 is_stmt 0 view .LVU7600
 20731 002e 4FEAC10E 		lsl	lr, r1, #3
 20732 0032 AEF1040E 		sub	lr, lr, #4
 20733              		.loc 26 237 9 view .LVU7601
 20734 0036 A644     		add	lr, lr, r4
 20735              	.LVL2596:
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     for (i = fftLen - 1; i > 0; i--)
 20736              		.loc 26 239 5 is_stmt 1 view .LVU7602
 20737              		.loc 26 239 12 is_stmt 0 view .LVU7603
 20738 0038 4C1E     		subs	r4, r1, #1
 20739              	.LVL2597:
 20740              		.loc 26 239 5 view .LVU7604
 20741 003a 21E0     		b	.L640
 20742              	.LVL2598:
 20743              	.L641:
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     {
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /*
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****           outR = (  pSrc[2 * i]             * pATable[2 * i]
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                   - pSrc[2 * i + 1]         * pATable[2 * i + 1]
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                   + pSrc[2 * n - 2 * i]     * pBTable[2 * i]
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                   + pSrc[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 668


 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****           outI = (  pIn[2 * i + 1]         * pATable[2 * i]
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                   + pIn[2 * i]             * pATable[2 * i + 1]
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                   + pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                   - pIn[2 * n - 2 * i + 1] * pBTable[2 * i])
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****          */
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* pSrc[2 * i] * pATable[2 * i] - pSrc[2 * i + 1] * pATable[2 * i + 1] */
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outR = __SMUSD(read_q15x2 (pSrc1), read_q15x2((q15_t *) pCoefA));
 20744              		.loc 26 256 9 is_stmt 1 discriminator 3 view .LVU7605
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 20745              		.loc 12 79 3 discriminator 3 view .LVU7606
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 20746              		.loc 12 82 3 discriminator 3 view .LVU7607
 20747 003c 5AF8041B 		ldr	r1, [r10], #4	@ unaligned
 20748              	.LVL2599:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 20749              		.loc 12 87 3 discriminator 3 view .LVU7608
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 20750              		.loc 12 79 3 discriminator 3 view .LVU7609
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 20751              		.loc 12 82 3 discriminator 3 view .LVU7610
 20752 0040 D2F800C0 		ldr	ip, [r2]	@ unaligned
 20753              	.LVL2600:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 20754              		.loc 12 87 3 discriminator 3 view .LVU7611
 20755              	.LBB1032:
 20756              	.LBI1032:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 20757              		.loc 13 1956 31 discriminator 3 view .LVU7612
 20758              	.LBB1033:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 20759              		.loc 13 1958 3 discriminator 3 view .LVU7613
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 20760              		.loc 13 1960 3 discriminator 3 view .LVU7614
 20761              		.syntax unified
 20762              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 20763 0044 41FB0CF6 		smusd r6, r1, ip
 20764              	@ 0 "" 2
 20765              	.LVL2601:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 20766              		.loc 13 1961 3 discriminator 3 view .LVU7615
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 20767              		.loc 13 1961 3 is_stmt 0 discriminator 3 view .LVU7616
 20768              		.thumb
 20769              		.syntax unified
 20770              	.LBE1033:
 20771              	.LBE1032:
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #else
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* -(pSrc[2 * i + 1] * pATable[2 * i + 1] - pSrc[2 * i] * pATable[2 * i]) */
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outR = -(__SMUSD(read_q15x2 (pSrc1), read_q15x2((q15_t *) pCoefA)));
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* pSrc[2 * n - 2 * i] * pBTable[2 * i] + pSrc[2 * n - 2 * i + 1] * pBTable[2 * i + 1]) */
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outR = __SMLAD(read_q15x2 (pSrc2), read_q15x2((q15_t *) pCoefB), outR) >> 16U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 669


 20772              		.loc 26 263 9 is_stmt 1 discriminator 3 view .LVU7617
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 20773              		.loc 12 79 3 discriminator 3 view .LVU7618
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 20774              		.loc 12 82 3 discriminator 3 view .LVU7619
 20775 0048 59F80479 		ldr	r7, [r9], #-4	@ unaligned
 20776              	.LVL2602:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 20777              		.loc 12 87 3 discriminator 3 view .LVU7620
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 20778              		.loc 12 79 3 discriminator 3 view .LVU7621
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 20779              		.loc 12 82 3 discriminator 3 view .LVU7622
 20780 004c D3F80080 		ldr	r8, [r3]	@ unaligned
 20781              	.LVL2603:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 20782              		.loc 12 87 3 discriminator 3 view .LVU7623
 20783              	.LBB1034:
 20784              	.LBI1034:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 20785              		.loc 13 1906 31 discriminator 3 view .LVU7624
 20786              	.LBB1035:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 20787              		.loc 13 1908 3 discriminator 3 view .LVU7625
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 20788              		.loc 13 1910 3 discriminator 3 view .LVU7626
 20789              		.syntax unified
 20790              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 20791 0050 27FB0866 		smlad r6, r7, r8, r6
 20792              	@ 0 "" 2
 20793              	.LVL2604:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 20794              		.loc 13 1911 3 discriminator 3 view .LVU7627
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 20795              		.loc 13 1911 3 is_stmt 0 discriminator 3 view .LVU7628
 20796              		.thumb
 20797              		.syntax unified
 20798              	.LBE1035:
 20799              	.LBE1034:
 20800              		.loc 26 263 80 discriminator 3 view .LVU7629
 20801 0054 360C     		lsrs	r6, r6, #16
 20802              	.LVL2605:
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* pIn[2 * n - 2 * i] * pBTable[2 * i + 1] - pIn[2 * n - 2 * i + 1] * pBTable[2 * i] */
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outI = __SMUSDX(read_q15x2_da (&pSrc2), read_q15x2((q15_t *) pCoefB));
 20803              		.loc 26 267 9 is_stmt 1 discriminator 3 view .LVU7630
 20804              	.LBB1036:
 20805              	.LBI1036:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 20806              		.loc 12 115 28 discriminator 3 view .LVU7631
 20807              	.LBB1037:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 20808              		.loc 12 118 3 discriminator 3 view .LVU7632
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 20809              		.loc 12 121 3 discriminator 3 view .LVU7633
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   return (val);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 670


 20810              		.loc 12 126 3 discriminator 3 view .LVU7634
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 20811              		.loc 12 127 3 discriminator 3 view .LVU7635
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 20812              		.loc 12 127 3 is_stmt 0 discriminator 3 view .LVU7636
 20813              	.LBE1037:
 20814              	.LBE1036:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 20815              		.loc 12 79 3 is_stmt 1 discriminator 3 view .LVU7637
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 20816              		.loc 12 82 3 discriminator 3 view .LVU7638
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 20817              		.loc 12 87 3 discriminator 3 view .LVU7639
 20818              	.LBB1038:
 20819              	.LBI1038:
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 20820              		.loc 13 1964 31 discriminator 3 view .LVU7640
 20821              	.LBB1039:
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 20822              		.loc 13 1966 3 discriminator 3 view .LVU7641
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 20823              		.loc 13 1968 3 discriminator 3 view .LVU7642
 20824              		.syntax unified
 20825              	@ 1968 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 20826 0056 47FB18F7 		smusdx r7, r7, r8
 20827              	@ 0 "" 2
 20828              	.LVL2606:
 20829              		.loc 13 1969 3 discriminator 3 view .LVU7643
 20830              		.loc 13 1969 3 is_stmt 0 discriminator 3 view .LVU7644
 20831              		.thumb
 20832              		.syntax unified
 20833              	.LBE1039:
 20834              	.LBE1038:
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #else
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outI = __SMUSDX(read_q15x2 ((q15_t *) pCoefB), read_q15x2_da (&pSrc2));
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* (pIn[2 * i + 1] * pATable[2 * i] + pIn[2 * i] * pATable[2 * i + 1] */
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outI = __SMLADX(read_q15x2_ia (&pSrc1), read_q15x2 ((q15_t *) pCoefA), outI);
 20835              		.loc 26 273 9 is_stmt 1 discriminator 3 view .LVU7645
 20836              	.LBB1040:
 20837              	.LBI1040:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 20838              		.loc 12 95 28 discriminator 3 view .LVU7646
 20839              	.LBB1041:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 20840              		.loc 12 98 3 discriminator 3 view .LVU7647
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 20841              		.loc 12 101 3 discriminator 3 view .LVU7648
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 20842              		.loc 12 106 2 discriminator 3 view .LVU7649
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 20843              		.loc 12 107 2 discriminator 3 view .LVU7650
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 20844              		.loc 12 107 2 is_stmt 0 discriminator 3 view .LVU7651
 20845              	.LBE1041:
 20846              	.LBE1040:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 671


  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 20847              		.loc 12 79 3 is_stmt 1 discriminator 3 view .LVU7652
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 20848              		.loc 12 82 3 discriminator 3 view .LVU7653
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 20849              		.loc 12 87 3 discriminator 3 view .LVU7654
 20850              	.LBB1042:
 20851              	.LBI1042:
1914:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 20852              		.loc 13 1914 31 discriminator 3 view .LVU7655
 20853              	.LBB1043:
1916:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 20854              		.loc 13 1916 3 discriminator 3 view .LVU7656
1918:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 20855              		.loc 13 1918 3 discriminator 3 view .LVU7657
 20856              		.syntax unified
 20857              	@ 1918 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 20858 005a 21FB1C71 		smladx r1, r1, ip, r7
 20859              	@ 0 "" 2
 20860              	.LVL2607:
1919:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 20861              		.loc 13 1919 3 discriminator 3 view .LVU7658
1919:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 20862              		.loc 13 1919 3 is_stmt 0 discriminator 3 view .LVU7659
 20863              		.thumb
 20864              		.syntax unified
 20865              	.LBE1043:
 20866              	.LBE1042:
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* write output */
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         *pD1++ = (q15_t) outR;
 20867              		.loc 26 276 9 is_stmt 1 discriminator 3 view .LVU7660
 20868              		.loc 26 276 18 is_stmt 0 discriminator 3 view .LVU7661
 20869 005e 36B2     		sxth	r6, r6
 20870              	.LVL2608:
 20871              		.loc 26 276 16 discriminator 3 view .LVU7662
 20872 0060 2F46     		mov	r7, r5
 20873 0062 27F8046B 		strh	r6, [r7], #4	@ movhi
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         *pD1++ = outI >> 16U;
 20874              		.loc 26 277 9 is_stmt 1 discriminator 3 view .LVU7663
 20875              		.loc 26 277 23 is_stmt 0 discriminator 3 view .LVU7664
 20876 0066 0914     		asrs	r1, r1, #16
 20877              	.LVL2609:
 20878              		.loc 26 277 16 discriminator 3 view .LVU7665
 20879 0068 6980     		strh	r1, [r5, #2]	@ movhi
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* write complex conjugate output */
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pD2[0] = (q15_t) outR;
 20880              		.loc 26 280 9 is_stmt 1 discriminator 3 view .LVU7666
 20881              		.loc 26 280 16 is_stmt 0 discriminator 3 view .LVU7667
 20882 006a AEF80060 		strh	r6, [lr]	@ movhi
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pD2[1] = -(outI >> 16U);
 20883              		.loc 26 281 9 is_stmt 1 discriminator 3 view .LVU7668
 20884              		.loc 26 281 16 is_stmt 0 discriminator 3 view .LVU7669
 20885 006e 4942     		rsbs	r1, r1, #0
 20886 0070 AEF80210 		strh	r1, [lr, #2]	@ movhi
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pD2 -= 2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 672


 20887              		.loc 26 282 9 is_stmt 1 discriminator 3 view .LVU7670
 20888              		.loc 26 282 13 is_stmt 0 discriminator 3 view .LVU7671
 20889 0074 AEF1040E 		sub	lr, lr, #4
 20890              	.LVL2610:
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* update coefficient pointer */
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pCoefB = pCoefB + (2U * modifier);
 20891              		.loc 26 285 9 is_stmt 1 discriminator 3 view .LVU7672
 20892              		.loc 26 285 16 is_stmt 0 discriminator 3 view .LVU7673
 20893 0078 5B44     		add	r3, r3, fp
 20894              	.LVL2611:
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pCoefA = pCoefA + (2U * modifier);
 20895              		.loc 26 286 9 is_stmt 1 discriminator 3 view .LVU7674
 20896              		.loc 26 286 16 is_stmt 0 discriminator 3 view .LVU7675
 20897 007a 5A44     		add	r2, r2, fp
 20898              	.LVL2612:
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     {
 20899              		.loc 26 239 33 is_stmt 1 discriminator 3 view .LVU7676
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     {
 20900              		.loc 26 239 34 is_stmt 0 discriminator 3 view .LVU7677
 20901 007c 013C     		subs	r4, r4, #1
 20902              	.LVL2613:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 20903              		.loc 26 277 13 discriminator 3 view .LVU7678
 20904 007e 3D46     		mov	r5, r7
 20905              	.LVL2614:
 20906              	.L640:
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     {
 20907              		.loc 26 239 26 is_stmt 1 discriminator 1 view .LVU7679
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     {
 20908              		.loc 26 239 5 is_stmt 0 discriminator 1 view .LVU7680
 20909 0080 002C     		cmp	r4, #0
 20910 0082 DBD1     		bne	.L641
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     }
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pDst[2U * fftLen]      = (pSrc[0] - pSrc[1]) >> 1U;
 20911              		.loc 26 289 5 is_stmt 1 view .LVU7681
 20912              		.loc 26 289 35 is_stmt 0 view .LVU7682
 20913 0084 B0F90030 		ldrsh	r3, [r0]
 20914              	.LVL2615:
 20915              		.loc 26 289 45 view .LVU7683
 20916 0088 B0F90220 		ldrsh	r2, [r0, #2]
 20917              	.LVL2616:
 20918              		.loc 26 289 39 view .LVU7684
 20919 008c 9B1A     		subs	r3, r3, r2
 20920              		.loc 26 289 50 view .LVU7685
 20921 008e 5B10     		asrs	r3, r3, #1
 20922              		.loc 26 289 9 view .LVU7686
 20923 0090 0199     		ldr	r1, [sp, #4]
 20924 0092 8A00     		lsls	r2, r1, #2
 20925              		.loc 26 289 28 view .LVU7687
 20926 0094 0C9C     		ldr	r4, [sp, #48]
 20927              	.LVL2617:
 20928              		.loc 26 289 28 view .LVU7688
 20929 0096 24F82130 		strh	r3, [r4, r1, lsl #2]	@ movhi
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pDst[2U * fftLen + 1U] = 0;
 20930              		.loc 26 290 5 is_stmt 1 view .LVU7689
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 673


 20931              		.loc 26 290 9 is_stmt 0 view .LVU7690
 20932 009a 931C     		adds	r3, r2, #2
 20933              		.loc 26 290 28 view .LVU7691
 20934 009c 0022     		movs	r2, #0
 20935 009e E252     		strh	r2, [r4, r3]	@ movhi
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pDst[0] = (pSrc[0] + pSrc[1]) >> 1U;
 20936              		.loc 26 292 5 is_stmt 1 view .LVU7692
 20937              		.loc 26 292 20 is_stmt 0 view .LVU7693
 20938 00a0 B0F90030 		ldrsh	r3, [r0]
 20939              		.loc 26 292 30 view .LVU7694
 20940 00a4 B0F90210 		ldrsh	r1, [r0, #2]
 20941              		.loc 26 292 24 view .LVU7695
 20942 00a8 0B44     		add	r3, r3, r1
 20943              		.loc 26 292 35 view .LVU7696
 20944 00aa 5B10     		asrs	r3, r3, #1
 20945              		.loc 26 292 13 view .LVU7697
 20946 00ac 2380     		strh	r3, [r4]	@ movhi
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pDst[1] = 0;
 20947              		.loc 26 293 5 is_stmt 1 view .LVU7698
 20948              		.loc 26 293 13 is_stmt 0 view .LVU7699
 20949 00ae 6280     		strh	r2, [r4, #2]	@ movhi
 20950              	.LVL2618:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #else
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     i = 1U;
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     while (i < fftLen)
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     {
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /*
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****           outR = (  pSrc[2 * i]             * pATable[2 * i]
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                   - pSrc[2 * i + 1]         * pATable[2 * i + 1]
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                   + pSrc[2 * n - 2 * i]     * pBTable[2 * i]
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                   + pSrc[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         */
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outR = *pSrc1 * *pCoefA;
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outR = outR - (*(pSrc1 + 1) * *(pCoefA + 1));
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outR = outR + (*pSrc2 * *pCoefB);
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outR = (outR + (*(pSrc2 + 1) * *(pCoefB + 1))) >> 16;
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /*
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****           outI = (  pIn[2 * i + 1]         * pATable[2 * i]
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                   + pIn[2 * i]             * pATable[2 * i + 1]
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                   + pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                   - pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         */
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outI = *pSrc2 * *(pCoefB + 1);
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outI = outI - (*(pSrc2 + 1) * *pCoefB);
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outI = outI + (*(pSrc1 + 1) * *pCoefA);
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outI = outI + (*pSrc1 * *(pCoefA + 1));
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* update input pointers */
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pSrc1 += 2U;
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pSrc2 -= 2U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 674


 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* write output */
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pDst[2U * i] = (q15_t) outR;
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pDst[2U * i + 1U] = outI >> 16U;
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* write complex conjugate output */
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pDst[(4U * fftLen) - (2U * i)] = (q15_t) outR;
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pDst[((4U * fftLen) - (2U * i)) + 1U] = -(outI >> 16U);
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* update coefficient pointer */
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pCoefB = pCoefB + (2U * modifier);
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pCoefA = pCoefA + (2U * modifier);
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         i++;
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     }
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pDst[2U * fftLen] = (pSrc[0] - pSrc[1]) >> 1;
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pDst[2U * fftLen + 1U] = 0;
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pDst[0] = (pSrc[0] + pSrc[1]) >> 1;
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pDst[1] = 0;
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** }
 20951              		.loc 26 351 1 view .LVU7700
 20952 00b0 03B0     		add	sp, sp, #12
 20953              	.LCFI127:
 20954              		.cfi_def_cfa_offset 36
 20955              		@ sp needed
 20956 00b2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 20957              		.loc 26 351 1 view .LVU7701
 20958              		.cfi_endproc
 20959              	.LFE195:
 20961              		.section	.text.arm_split_rifft_q15,"ax",%progbits
 20962              		.align	1
 20963              		.global	arm_split_rifft_q15
 20964              		.syntax unified
 20965              		.thumb
 20966              		.thumb_func
 20968              	arm_split_rifft_q15:
 20969              	.LVL2619:
 20970              	.LFB196:
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif /* defined(ARM_MATH_MVEI) */
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** /**
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @brief         Core Real IFFT process
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[in]     pSrc      points to input buffer
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[in]     fftLen    length of FFT
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[in]     pATable   points to twiddle Coef A buffer
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[in]     pBTable   points to twiddle Coef B buffer
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[out]    pDst      points to output buffer
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @param[in]     modifier  twiddle coefficient modifier that supports different size FFTs with the 
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @return        none
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   @par
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                    The function implements a Real IFFT
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 675


 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #include "arm_helium_utils.h"
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #include "arm_vec_fft.h"
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** void arm_split_rifft_q15(
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pSrc,
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t fftLen,
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t * pATable,
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t * pBTable,
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pDst,
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t modifier)
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** {
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****    uint32_t        i;                  /* Loop Counter */
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     const q15_t    *pCoefA, *pCoefB;    /* Temporary pointers for twiddle factors */
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     q15_t          *pIn1;
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     uint16x8_t      offset = { 6, 7, 4, 5, 2, 3, 0, 1 };
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     uint16x8_t      offsetCoef;
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     int16x8_t       conj = { 1, -1, 1, -1, 1, -1, 1, -1 }; /* conjugate */
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     const uint16_t  offsetCoefArr[16] = {
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         0, 0, 2, 2, 4, 4, 6, 6,
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         0, 1, 0, 1, 0, 1, 0, 1
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     };
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     offsetCoef = vmulq_n_u16(vld1q_u16(offsetCoefArr), modifier) + vld1q_u16(offsetCoefArr + 8);
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     offset = vaddq_n_u16(offset, (2 * fftLen - 6));
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     /* Init coefficient pointers */
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pCoefA = &pATable[0];
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pCoefB = &pBTable[0];
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     const q15_t    *pCoefAb, *pCoefBb;
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pCoefAb = pCoefA;
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pCoefBb = pCoefB;
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     pIn1 = &pSrc[0];
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     i = fftLen;
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     i = i / 4;
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     while (i > 0U) {
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15x8_t         in1 = vld1q_s16(pIn1);
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15x8_t         in2 = vldrhq_gather_shifted_offset_s16(pSrc, offset);
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15x8_t         coefA = vldrhq_gather_shifted_offset_s16(pCoefAb, offsetCoef);
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15x8_t         coefB = vldrhq_gather_shifted_offset_s16(pCoefBb, offsetCoef);
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         /* can we avoid the conjugate here ? */
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15x8_t         out = vhaddq_s16(MVE_CMPLX_MULT_FX_AxConjB(in1, coefA),
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                                      vmulq(conj, MVE_CMPLX_MULT_FX_AxB(in2, coefB)));
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         vst1q_s16(pDst, out);
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pDst += 8;
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         offsetCoef = vaddq_n_u16(offsetCoef, modifier * 8);
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         offset -= 8;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 676


 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         pIn1 += 8;
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         i -= 1;
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****     }
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** }
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #else
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** void arm_split_rifft_q15(
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pSrc,
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t fftLen,
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t * pATable,
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t * pBTable,
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t * pDst,
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t modifier)
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** {
 20971              		.loc 26 437 1 is_stmt 1 view -0
 20972              		.cfi_startproc
 20973              		@ args = 8, pretend = 0, frame = 0
 20974              		@ frame_needed = 0, uses_anonymous_args = 0
 20975              		.loc 26 437 1 is_stmt 0 view .LVU7703
 20976 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 20977              	.LCFI128:
 20978              		.cfi_def_cfa_offset 28
 20979              		.cfi_offset 4, -28
 20980              		.cfi_offset 5, -24
 20981              		.cfi_offset 6, -20
 20982              		.cfi_offset 7, -16
 20983              		.cfi_offset 8, -12
 20984              		.cfi_offset 9, -8
 20985              		.cfi_offset 14, -4
 20986 0004 079E     		ldr	r6, [sp, #28]
 20987 0006 089D     		ldr	r5, [sp, #32]
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         uint32_t i;                                    /* Loop Counter */
 20988              		.loc 26 438 9 is_stmt 1 view .LVU7704
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q31_t outR, outI;                              /* Temporary variables for output */
 20989              		.loc 26 439 9 view .LVU7705
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   const q15_t *pCoefA, *pCoefB;                        /* Temporary pointers for twiddle factors */
 20990              		.loc 26 440 3 view .LVU7706
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t *pSrc1, *pSrc2;
 20991              		.loc 26 441 9 view .LVU7707
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         q15_t *pDst1 = &pDst[0];
 20992              		.loc 26 442 9 view .LVU7708
 20993              	.LVL2620:
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   pCoefA = &pATable[0];
 20994              		.loc 26 444 3 view .LVU7709
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   pCoefB = &pBTable[0];
 20995              		.loc 26 445 3 view .LVU7710
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   pSrc1 = &pSrc[0];
 20996              		.loc 26 447 3 view .LVU7711
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   pSrc2 = &pSrc[2 * fftLen];
 20997              		.loc 26 448 3 view .LVU7712
 20998              		.loc 26 448 11 is_stmt 0 view .LVU7713
 20999 0008 00EB8104 		add	r4, r0, r1, lsl #2
 21000              	.LVL2621:
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   i = fftLen;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 677


 21001              		.loc 26 450 3 is_stmt 1 view .LVU7714
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   while (i > 0U)
 21002              		.loc 26 451 3 view .LVU7715
 21003              		.loc 26 451 9 is_stmt 0 view .LVU7716
 21004 000c 1FE0     		b	.L644
 21005              	.LVL2622:
 21006              	.L645:
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   {
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       /*
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outR = (  pIn[2 * i]             * pATable[2 * i]
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                 + pIn[2 * i + 1]         * pATable[2 * i + 1]
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                 + pIn[2 * n - 2 * i]     * pBTable[2 * i]
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                 - pIn[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****         outI = (  pIn[2 * i + 1]         * pATable[2 * i]
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                 - pIn[2 * i]             * pATable[2 * i + 1]
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                 - pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****                 - pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****        */
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #if defined (ARM_MATH_DSP)
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       /* pIn[2 * n - 2 * i] * pBTable[2 * i] - pIn[2 * n - 2 * i + 1] * pBTable[2 * i + 1]) */
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outR = __SMUSD(read_q15x2(pSrc2), read_q15x2((q15_t *) pCoefB));
 21007              		.loc 26 469 7 is_stmt 1 view .LVU7717
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 21008              		.loc 12 79 3 view .LVU7718
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 21009              		.loc 12 82 3 view .LVU7719
 21010 000e 54F804E9 		ldr	lr, [r4], #-4	@ unaligned
 21011              	.LVL2623:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 21012              		.loc 12 87 3 view .LVU7720
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 21013              		.loc 12 79 3 view .LVU7721
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 21014              		.loc 12 82 3 view .LVU7722
 21015 0012 D3F80090 		ldr	r9, [r3]	@ unaligned
 21016              	.LVL2624:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 21017              		.loc 12 87 3 view .LVU7723
 21018              	.LBB1044:
 21019              	.LBI1044:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 21020              		.loc 13 1956 31 view .LVU7724
 21021              	.LBB1045:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 21022              		.loc 13 1958 3 view .LVU7725
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 21023              		.loc 13 1960 3 view .LVU7726
 21024              		.syntax unified
 21025              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 21026 0016 4EFB09F7 		smusd r7, lr, r9
 21027              	@ 0 "" 2
 21028              	.LVL2625:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 678


 21029              		.loc 13 1961 3 view .LVU7727
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 21030              		.loc 13 1961 3 is_stmt 0 view .LVU7728
 21031              		.thumb
 21032              		.syntax unified
 21033              	.LBE1045:
 21034              	.LBE1044:
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #else
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       /* -(-pIn[2 * n - 2 * i] * pBTable[2 * i] + pIn[2 * n - 2 * i + 1] * pBTable[2 * i + 1])) */
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outR = -(__SMUSD(read_q15x2(pSrc2), read_q15x2((q15_t *) pCoefB)));
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       /* pIn[2 * i] * pATable[2 * i] + pIn[2 * i + 1] * pATable[2 * i + 1] + pIn[2 * n - 2 * i] * p
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outR = __SMLAD(read_q15x2(pSrc1), read_q15x2 ((q15_t *) pCoefA), outR) >> 16U;
 21035              		.loc 26 476 7 is_stmt 1 view .LVU7729
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 21036              		.loc 12 79 3 view .LVU7730
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 21037              		.loc 12 82 3 view .LVU7731
 21038 001a 50F8048B 		ldr	r8, [r0], #4	@ unaligned
 21039              	.LVL2626:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 21040              		.loc 12 87 3 view .LVU7732
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 21041              		.loc 12 79 3 view .LVU7733
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 21042              		.loc 12 82 3 view .LVU7734
 21043 001e D2F800C0 		ldr	ip, [r2]	@ unaligned
 21044              	.LVL2627:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 21045              		.loc 12 87 3 view .LVU7735
 21046              	.LBB1046:
 21047              	.LBI1046:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 21048              		.loc 13 1906 31 view .LVU7736
 21049              	.LBB1047:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 21050              		.loc 13 1908 3 view .LVU7737
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 21051              		.loc 13 1910 3 view .LVU7738
 21052              		.syntax unified
 21053              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 21054 0022 28FB0C77 		smlad r7, r8, ip, r7
 21055              	@ 0 "" 2
 21056              	.LVL2628:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 21057              		.loc 13 1911 3 view .LVU7739
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 21058              		.loc 13 1911 3 is_stmt 0 view .LVU7740
 21059              		.thumb
 21060              		.syntax unified
 21061              	.LBE1047:
 21062              	.LBE1046:
 21063              		.loc 26 476 78 view .LVU7741
 21064 0026 3F0C     		lsrs	r7, r7, #16
 21065              	.LVL2629:
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 679


 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       /* -pIn[2 * n - 2 * i] * pBTable[2 * i + 1] + pIn[2 * n - 2 * i + 1] * pBTable[2 * i] */
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outI = __SMUADX(read_q15x2_da (&pSrc2), read_q15x2((q15_t *) pCoefB));
 21066              		.loc 26 479 7 is_stmt 1 view .LVU7742
 21067              	.LBB1048:
 21068              	.LBI1048:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 21069              		.loc 12 115 28 view .LVU7743
 21070              	.LBB1049:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 21071              		.loc 12 118 3 view .LVU7744
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 21072              		.loc 12 121 3 view .LVU7745
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   return (val);
 21073              		.loc 12 126 3 view .LVU7746
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 21074              		.loc 12 127 3 view .LVU7747
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 21075              		.loc 12 127 3 is_stmt 0 view .LVU7748
 21076              	.LBE1049:
 21077              	.LBE1048:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 21078              		.loc 12 79 3 is_stmt 1 view .LVU7749
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 21079              		.loc 12 82 3 view .LVU7750
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 21080              		.loc 12 87 3 view .LVU7751
 21081              	.LBB1050:
 21082              	.LBI1050:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 21083              		.loc 13 1898 31 view .LVU7752
 21084              	.LBB1051:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 21085              		.loc 13 1900 3 view .LVU7753
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 21086              		.loc 13 1902 3 view .LVU7754
 21087              		.syntax unified
 21088              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 21089 0028 2EFB19FE 		smuadx lr, lr, r9
 21090              	@ 0 "" 2
 21091              	.LVL2630:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 21092              		.loc 13 1903 3 view .LVU7755
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 21093              		.loc 13 1903 3 is_stmt 0 view .LVU7756
 21094              		.thumb
 21095              		.syntax unified
 21096              	.LBE1051:
 21097              	.LBE1050:
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       /* pIn[2 * i + 1] * pATable[2 * i] - pIn[2 * i] * pATable[2 * i + 1] */
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outI = __SMLSDX(read_q15x2 ((q15_t *) pCoefA), read_q15x2_ia (&pSrc1), -outI);
 21098              		.loc 26 483 7 is_stmt 1 view .LVU7757
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 21099              		.loc 12 79 3 view .LVU7758
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 21100              		.loc 12 82 3 view .LVU7759
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 680


  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 21101              		.loc 12 87 3 view .LVU7760
 21102              	.LBB1052:
 21103              	.LBI1052:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 21104              		.loc 12 95 28 view .LVU7761
 21105              	.LBB1053:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 21106              		.loc 12 98 3 view .LVU7762
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 21107              		.loc 12 101 3 view .LVU7763
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 21108              		.loc 12 106 2 view .LVU7764
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 21109              		.loc 12 107 2 view .LVU7765
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 21110              		.loc 12 107 2 is_stmt 0 view .LVU7766
 21111              	.LBE1053:
 21112              	.LBE1052:
 21113              		.loc 26 483 78 view .LVU7767
 21114 002c CEF1000E 		rsb	lr, lr, #0
 21115              	.LVL2631:
 21116              	.LBB1054:
 21117              	.LBI1054:
1970:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1971:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1972:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
1973:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1974:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1975:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1976:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1977:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1978:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1980:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
 21118              		.loc 13 1980 31 is_stmt 1 view .LVU7768
 21119              	.LBB1055:
1981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1982:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 21120              		.loc 13 1982 3 view .LVU7769
1983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1984:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 21121              		.loc 13 1984 3 view .LVU7770
 21122              		.syntax unified
 21123              	@ 1984 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 21124 0030 4CFB18EC 		smlsdx ip, ip, r8, lr
 21125              	@ 0 "" 2
 21126              	.LVL2632:
1985:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 21127              		.loc 13 1985 3 view .LVU7771
 21128              		.loc 13 1985 3 is_stmt 0 view .LVU7772
 21129              		.thumb
 21130              		.syntax unified
 21131              	.LBE1055:
 21132              	.LBE1054:
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #else
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outI = __SMLSDX(read_q15x2_ia (&pSrc1), read_q15x2 ((q15_t *) pCoefA), -outI);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 681


 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       /* write output */
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       write_q15x2_ia (&pDst1, __PKHBT(outR, (outI >> 16U), 16));
 21133              		.loc 26 490 7 is_stmt 1 view .LVU7773
 21134              		.loc 26 490 31 is_stmt 0 view .LVU7774
 21135 0034 4FEA1C4C 		lsr	ip, ip, #16
 21136              	.LVL2633:
 21137              		.loc 26 490 31 view .LVU7775
 21138 0038 4FEA0C4C 		lsl	ip, ip, #16
 21139 003c 47EA0C0C 		orr	ip, r7, ip
 21140              	.LVL2634:
 21141              	.LBB1056:
 21142              	.LBI1056:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 21143              		.loc 12 136 27 is_stmt 1 view .LVU7776
 21144              	.LBB1057:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 21145              		.loc 12 140 3 view .LVU7777
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 21146              		.loc 12 142 3 view .LVU7778
 21147 0040 46F804CB 		str	ip, [r6], #4	@ unaligned
 21148              	.LVL2635:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 21149              		.loc 12 148 2 view .LVU7779
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 21150              		.loc 12 148 2 is_stmt 0 view .LVU7780
 21151              	.LBE1057:
 21152              	.LBE1056:
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #else
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       write_q15x2_ia (&pDst1, __PKHBT((outI >> 16U), outR, 16));
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #else  /* #if defined (ARM_MATH_DSP) */
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outR = *pSrc2 * *pCoefB;
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outR = outR - (*(pSrc2 + 1) * *(pCoefB + 1));
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outR = outR + (*pSrc1 * *pCoefA);
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outR = (outR + (*(pSrc1 + 1) * *(pCoefA + 1))) >> 16;
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outI = *(pSrc1 + 1) * *pCoefA;
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outI = outI - (*pSrc1 * *(pCoefA + 1));
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outI = outI - (*pSrc2 * *(pCoefB + 1));
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       outI = outI - (*(pSrc2 + 1) * *(pCoefB));
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       /* update input pointers */
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       pSrc1 += 2U;
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       pSrc2 -= 2U;
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       /* write output */
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       *pDst1++ = (q15_t) outR;
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       *pDst1++ = (q15_t) (outI >> 16);
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 682


 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       /* update coefficient pointer */
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       pCoefB = pCoefB + (2 * modifier);
 21153              		.loc 26 519 7 is_stmt 1 view .LVU7781
 21154              		.loc 26 519 14 is_stmt 0 view .LVU7782
 21155 0044 03EB8503 		add	r3, r3, r5, lsl #2
 21156              	.LVL2636:
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       pCoefA = pCoefA + (2 * modifier);
 21157              		.loc 26 520 7 is_stmt 1 view .LVU7783
 21158              		.loc 26 520 14 is_stmt 0 view .LVU7784
 21159 0048 02EB8502 		add	r2, r2, r5, lsl #2
 21160              	.LVL2637:
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****       i--;
 21161              		.loc 26 522 7 is_stmt 1 view .LVU7785
 21162              		.loc 26 522 8 is_stmt 0 view .LVU7786
 21163 004c 0139     		subs	r1, r1, #1
 21164              	.LVL2638:
 21165              	.L644:
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   {
 21166              		.loc 26 451 9 is_stmt 1 view .LVU7787
 21167 004e 0029     		cmp	r1, #0
 21168 0050 DDD1     		bne	.L645
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   }
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** }
 21169              		.loc 26 525 1 is_stmt 0 view .LVU7788
 21170 0052 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 21171              		.loc 26 525 1 view .LVU7789
 21172              		.cfi_endproc
 21173              	.LFE196:
 21175              		.section	.text.arm_rfft_q15,"ax",%progbits
 21176              		.align	1
 21177              		.global	arm_rfft_q15
 21178              		.syntax unified
 21179              		.thumb
 21180              		.thumb_func
 21182              	arm_rfft_q15:
 21183              	.LVL2639:
 21184              	.LFB194:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 21185              		.loc 26 86 1 is_stmt 1 view -0
 21186              		.cfi_startproc
 21187              		@ args = 0, pretend = 0, frame = 0
 21188              		@ frame_needed = 0, uses_anonymous_args = 0
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 21189              		.loc 26 86 1 is_stmt 0 view .LVU7791
 21190 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 21191              	.LCFI129:
 21192              		.cfi_def_cfa_offset 24
 21193              		.cfi_offset 4, -24
 21194              		.cfi_offset 5, -20
 21195              		.cfi_offset 6, -16
 21196              		.cfi_offset 7, -12
 21197              		.cfi_offset 8, -8
 21198              		.cfi_offset 14, -4
 21199 0004 82B0     		sub	sp, sp, #8
 21200              	.LCFI130:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 683


 21201              		.cfi_def_cfa_offset 32
 21202 0006 0446     		mov	r4, r0
 21203 0008 8846     		mov	r8, r1
 21204 000a 1546     		mov	r5, r2
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif
 21205              		.loc 26 90 3 is_stmt 1 view .LVU7792
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** #endif
 21206              		.loc 26 90 32 is_stmt 0 view .LVU7793
 21207 000c 4769     		ldr	r7, [r0, #20]
 21208              	.LVL2640:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 21209              		.loc 26 92 9 is_stmt 1 view .LVU7794
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 21210              		.loc 26 92 24 is_stmt 0 view .LVU7795
 21211 000e 0668     		ldr	r6, [r0]
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 21212              		.loc 26 92 18 view .LVU7796
 21213 0010 7608     		lsrs	r6, r6, #1
 21214              	.LVL2641:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   {
 21215              		.loc 26 95 3 is_stmt 1 view .LVU7797
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   {
 21216              		.loc 26 95 8 is_stmt 0 view .LVU7798
 21217 0012 0279     		ldrb	r2, [r0, #4]	@ zero_extendqisi2
 21218              	.LVL2642:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   {
 21219              		.loc 26 95 6 view .LVU7799
 21220 0014 012A     		cmp	r2, #1
 21221 0016 0FD0     		beq	.L651
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 21222              		.loc 26 110 6 is_stmt 1 view .LVU7800
 21223 0018 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 21224 001a 3846     		mov	r0, r7
 21225              	.LVL2643:
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 21226              		.loc 26 110 6 is_stmt 0 view .LVU7801
 21227 001c FFF7FEFF 		bl	arm_cfft_q15
 21228              	.LVL2644:
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   }
 21229              		.loc 26 113 6 is_stmt 1 view .LVU7802
 21230 0020 A368     		ldr	r3, [r4, #8]
 21231 0022 0193     		str	r3, [sp, #4]
 21232 0024 0095     		str	r5, [sp]
 21233 0026 2369     		ldr	r3, [r4, #16]
 21234 0028 E268     		ldr	r2, [r4, #12]
 21235 002a 3146     		mov	r1, r6
 21236 002c 4046     		mov	r0, r8
 21237 002e FFF7FEFF 		bl	arm_split_rfft_q15
 21238              	.LVL2645:
 21239              	.L647:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 21240              		.loc 26 116 1 is_stmt 0 view .LVU7803
 21241 0032 02B0     		add	sp, sp, #8
 21242              	.LCFI131:
 21243              		.cfi_remember_state
 21244              		.cfi_def_cfa_offset 24
 21245              		@ sp needed
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 684


 21246 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 21247              	.LVL2646:
 21248              	.L651:
 21249              	.LCFI132:
 21250              		.cfi_restore_state
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 21251              		.loc 26 98 6 is_stmt 1 view .LVU7804
 21252 0038 8368     		ldr	r3, [r0, #8]
 21253 003a 0193     		str	r3, [sp, #4]
 21254 003c 0095     		str	r5, [sp]
 21255 003e 0369     		ldr	r3, [r0, #16]
 21256 0040 C268     		ldr	r2, [r0, #12]
 21257 0042 3146     		mov	r1, r6
 21258              	.LVL2647:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 21259              		.loc 26 98 6 is_stmt 0 view .LVU7805
 21260 0044 4046     		mov	r0, r8
 21261              	.LVL2648:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 21262              		.loc 26 98 6 view .LVU7806
 21263 0046 FFF7FEFF 		bl	arm_split_rifft_q15
 21264              	.LVL2649:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c **** 
 21265              		.loc 26 101 6 is_stmt 1 view .LVU7807
 21266 004a 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 21267 004c 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 21268 004e 2946     		mov	r1, r5
 21269 0050 3846     		mov	r0, r7
 21270 0052 FFF7FEFF 		bl	arm_cfft_q15
 21271              	.LVL2650:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q15.c ****   }
 21272              		.loc 26 103 6 view .LVU7808
 21273 0056 2368     		ldr	r3, [r4]
 21274 0058 2A46     		mov	r2, r5
 21275 005a 0121     		movs	r1, #1
 21276 005c 2846     		mov	r0, r5
 21277 005e FFF7FEFF 		bl	arm_shift_q15
 21278              	.LVL2651:
 21279 0062 E6E7     		b	.L647
 21280              		.cfi_endproc
 21281              	.LFE194:
 21283              		.section	.text.arm_dct4_q15,"ax",%progbits
 21284              		.align	1
 21285              		.global	arm_dct4_q15
 21286              		.syntax unified
 21287              		.thumb
 21288              		.thumb_func
 21290              	arm_dct4_q15:
 21291              	.LVL2652:
 21292              	.LFB189:
 21293              		.file 27 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * Title:        arm_dct4_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * Description:  Processing function of DCT4 & IDCT4 Q15
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * $Date:        23 April 2021
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 685


   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   @addtogroup DCT4_IDCT4
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   @{
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   @brief         Processing function for the Q15 DCT4/IDCT4.
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   @param[in]     S             points to an instance of the Q15 DCT4 structure.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   @param[in]     pState        points to state buffer.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   @param[in,out] pInlineBuffer points to the in-place input and output buffer.
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   @return        none
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   @par           Input an output formats
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****                    Internally inputs are downscaled in the RFFT process function to avoid overflows
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****                    Number of bits downscaled, depends on the size of the transform. The input and o
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****                    formats for different DCT sizes and number of bits to upscale are mentioned in t
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****                    \image html dct4FormatsQ15Table.gif
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** void arm_dct4_q15(
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   const arm_dct4_instance_q15 * S,
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****         q15_t * pState,
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****         q15_t * pInlineBuffer)
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** {
 21294              		.loc 27 55 1 view -0
 21295              		.cfi_startproc
 21296              		@ args = 0, pretend = 0, frame = 0
 21297              		@ frame_needed = 0, uses_anonymous_args = 0
 21298              		.loc 27 55 1 is_stmt 0 view .LVU7810
 21299 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 21300              	.LCFI133:
 21301              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 686


 21302              		.cfi_offset 3, -24
 21303              		.cfi_offset 4, -20
 21304              		.cfi_offset 5, -16
 21305              		.cfi_offset 6, -12
 21306              		.cfi_offset 7, -8
 21307              		.cfi_offset 14, -4
 21308 0002 0546     		mov	r5, r0
 21309 0004 0E46     		mov	r6, r1
 21310 0006 1446     		mov	r4, r2
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   const q15_t *weights = S->pTwiddle;                  /* Pointer to the Weights table */
 21311              		.loc 27 56 3 is_stmt 1 view .LVU7811
 21312              		.loc 27 56 16 is_stmt 0 view .LVU7812
 21313 0008 8768     		ldr	r7, [r0, #8]
 21314              	.LVL2653:
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   const q15_t *cosFact = S->pCosFactor;                /* Pointer to the cos factors table */
 21315              		.loc 27 57 3 is_stmt 1 view .LVU7813
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****         q15_t *pS1, *pS2, *pbuff;                      /* Temporary pointers for input buffer and p
 21316              		.loc 27 58 9 view .LVU7814
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****         q15_t in;                                      /* Temporary variable */
 21317              		.loc 27 59 9 view .LVU7815
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****         uint32_t i;                                    /* Loop counter */
 21318              		.loc 27 60 9 view .LVU7816
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* DCT4 computation involves DCT2 (which is calculated using RFFT)
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    * along with some pre-processing and post-processing.
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    * Computational procedure is explained as follows:
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    * (a) Pre-processing involves multiplying input with cos factor,
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *     r(n) = 2 * u(n) * cos(pi*(2*n+1)/(4*n))
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *              where,
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *                 r(n) -- output of preprocessing
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *                 u(n) -- input to preprocessing(actual Source buffer)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    * (b) Calculation of DCT2 using FFT is divided into three steps:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *                  Step1: Re-ordering of even and odd elements of input.
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *                  Step2: Calculating FFT of the re-ordered input.
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *                  Step3: Taking the real part of the product of FFT output and weights.
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    * (c) Post-processing - DCT4 can be obtained from DCT2 output using the following equation:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *                   Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *                        where,
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *                           Y4 -- DCT4 output,   Y2 -- DCT2 output
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    * (d) Multiplying the output with the normalizing factor sqrt(2/N).
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /*-------- Pre-processing ------------*/
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Multiplying input with cos factor i.e. r(n) = 2 * x(n) * cos(pi*(2*n+1)/(4*n)) */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   arm_mult_q15 (pInlineBuffer, cosFact, pInlineBuffer, S->N);
 21319              		.loc 27 84 3 view .LVU7817
 21320 000a 0388     		ldrh	r3, [r0]
 21321 000c C168     		ldr	r1, [r0, #12]
 21322              	.LVL2654:
 21323              		.loc 27 84 3 is_stmt 0 view .LVU7818
 21324 000e 1046     		mov	r0, r2
 21325              	.LVL2655:
 21326              		.loc 27 84 3 view .LVU7819
 21327 0010 FFF7FEFF 		bl	arm_mult_q15
 21328              	.LVL2656:
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   arm_shift_q15 (pInlineBuffer, 1, pInlineBuffer, S->N);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 687


 21329              		.loc 27 85 3 is_stmt 1 view .LVU7820
 21330 0014 2B88     		ldrh	r3, [r5]
 21331 0016 2246     		mov	r2, r4
 21332 0018 0121     		movs	r1, #1
 21333 001a 2046     		mov	r0, r4
 21334 001c FFF7FEFF 		bl	arm_shift_q15
 21335              	.LVL2657:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* ----------------------------------------------------------------
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    * Step1: Re-ordering of even and odd elements as
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *             pState[i] =  pInlineBuffer[2*i] and
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *             pState[N-i-1] = pInlineBuffer[2*i+1] where i = 0 to N/2
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    ---------------------------------------------------------------------*/
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pS1 initialized to pState */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pS1 = pState;
 21336              		.loc 27 94 3 view .LVU7821
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pS2 initialized to pState+N-1, so that it points to the end of the state buffer */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pS2 = pState + (S->N - 1U);
 21337              		.loc 27 97 3 view .LVU7822
 21338              		.loc 27 97 20 is_stmt 0 view .LVU7823
 21339 0020 2888     		ldrh	r0, [r5]
 21340              		.loc 27 97 16 view .LVU7824
 21341 0022 00F10040 		add	r0, r0, #-2147483648
 21342 0026 0138     		subs	r0, r0, #1
 21343              		.loc 27 97 7 view .LVU7825
 21344 0028 06EB4000 		add	r0, r6, r0, lsl #1
 21345              	.LVL2658:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pbuff initialized to input buffer */
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pbuff = pInlineBuffer;
 21346              		.loc 27 100 3 is_stmt 1 view .LVU7826
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** #if defined (ARM_MATH_LOOPUNROLL)
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Initializing the loop counter to N/2 >> 2 for loop unrolling by 4 */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   i = S->Nby2 >> 2U;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   do
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   {
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Re-ordering of even and odd elements */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* pState[i] =  pInlineBuffer[2*i] */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pS1++ = *pbuff++;
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* pState[N-i-1] = pInlineBuffer[2*i+1] */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pS2-- = *pbuff++;
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pS1++ = *pbuff++;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pS2-- = *pbuff++;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pS1++ = *pbuff++;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pS2-- = *pbuff++;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pS1++ = *pbuff++;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 688


 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pS2-- = *pbuff++;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Decrement loop counter */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     i--;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   } while (i > 0U);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pbuff initialized to input buffer */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pbuff = pInlineBuffer;
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pS1 initialized to pState */
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pS1 = pState;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Initializing the loop counter to N/4 instead of N for loop unrolling */
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   i = S->N >> 2U;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Processing with loop unrolling 4 times as N is always multiple of 4.
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    * Compute 4 outputs at a time */
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   do
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   {
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Writing the re-ordered output back to inplace input buffer */
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = *pS1++;
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = *pS1++;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = *pS1++;
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = *pS1++;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Decrement the loop counter */
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     i--;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   } while (i > 0U);
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* ---------------------------------------------------------
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *     Step2: Calculate RFFT for N-point input
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    * ---------------------------------------------------------- */
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   arm_rfft_q15 (S->pRfft, pInlineBuffer, pState);
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /*----------------------------------------------------------------------
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *  Step3: Multiply the FFT output with the weights.
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *----------------------------------------------------------------------*/
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   arm_cmplx_mult_cmplx_q15 (pState, weights, pState, S->N);
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* The output of complex multiplication is in 3.13 format.
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    * Hence changing the format of N (i.e. 2*N elements) complex numbers to 1.15 format by shifting 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   arm_shift_q15 (pState, 2, pState, S->N * 2);
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* ----------- Post-processing ---------- */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* DCT-IV can be obtained from DCT-II by the equation,
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *       Hence, Y4(0) = Y2(0)/2  */
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Getting only real part from the output and Converting to DCT-IV */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Initializing the loop counter to N >> 2 for loop unrolling by 4 */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   i = (S->N - 1U) >> 2U;
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pbuff initialized to input buffer. */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pbuff = pInlineBuffer;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 689


 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pS1 initialized to pState */
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pS1 = pState;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   in = *pS1++ >> 1U;
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* input buffer acts as inplace, so output values are stored in the input itself. */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   *pbuff++ = in;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pState pointer is incremented twice as the real values are located alternatively in the array 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pS1++;
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   do
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   {
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* pState pointer (pS1) is incremented twice as the real values are located alternatively in th
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     in = *pS1++ - in;
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = in;
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* points to the next real value */
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     pS1++;
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     in = *pS1++ - in;
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = in;
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     pS1++;
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     in = *pS1++ - in;
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = in;
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     pS1++;
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     in = *pS1++ - in;
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = in;
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     pS1++;
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Decrement the loop counter */
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     i--;
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   } while (i > 0U);
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    ** No loop unrolling is used. */
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   i = (S->N - 1U) % 0x4U;
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   while (i > 0U)
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   {
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* pState pointer (pS1) is incremented twice as the real values are located alternatively in th
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     in = *pS1++ - in;
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = in;
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* points to the next real value */
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     pS1++;
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Decrement loop counter */
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     i--;
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   }
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 690


 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /*------------ Normalizing the output by multiplying with the normalizing factor ----------*/
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Initializing the loop counter to N/4 instead of N for loop unrolling */
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   i = S->N >> 2U;
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pbuff initialized to the pInlineBuffer(now contains the output values) */
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pbuff = pInlineBuffer;
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Processing with loop unrolling 4 times as N is always multiple of 4.  Compute 4 outputs at a t
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   do
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   {
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     in = *pbuff;
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = ((q15_t) (((q31_t) in * S->normalize) >> 15));
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     in = *pbuff;
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = ((q15_t) (((q31_t) in * S->normalize) >> 15));
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     in = *pbuff;
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = ((q15_t) (((q31_t) in * S->normalize) >> 15));
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     in = *pbuff;
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = ((q15_t) (((q31_t) in * S->normalize) >> 15));
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Decrement loop counter */
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     i--;
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   } while (i > 0U);
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** #else
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Initializing the loop counter to N/2 */
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   i = S->Nby2;
 21347              		.loc 27 271 3 view .LVU7827
 21348              		.loc 27 271 8 is_stmt 0 view .LVU7828
 21349 002c B5F802E0 		ldrh	lr, [r5, #2]
 21350              	.LVL2659:
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 21351              		.loc 27 100 9 view .LVU7829
 21352 0030 2346     		mov	r3, r4
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 21353              		.loc 27 94 7 view .LVU7830
 21354 0032 B446     		mov	ip, r6
 21355              	.LVL2660:
 21356              	.L653:
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   do
 21357              		.loc 27 273 3 is_stmt 1 discriminator 1 view .LVU7831
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   {
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Re-ordering of even and odd elements */
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* pState[i] =  pInlineBuffer[2*i] */
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pS1++ = *pbuff++;
 21358              		.loc 27 277 5 discriminator 1 view .LVU7832
 21359              		.loc 27 277 14 is_stmt 0 discriminator 1 view .LVU7833
 21360 0034 B3F90010 		ldrsh	r1, [r3]
 21361              		.loc 27 277 12 discriminator 1 view .LVU7834
 21362 0038 ACF80010 		strh	r1, [ip]	@ movhi
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 691


 21363 003c 0CF1020C 		add	ip, ip, #2
 21364              	.LVL2661:
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* pState[N-i-1] = pInlineBuffer[2*i+1] */
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pS2-- = *pbuff++;
 21365              		.loc 27 279 5 is_stmt 1 discriminator 1 view .LVU7835
 21366              		.loc 27 279 14 is_stmt 0 discriminator 1 view .LVU7836
 21367 0040 B3F90210 		ldrsh	r1, [r3, #2]
 21368 0044 0433     		adds	r3, r3, #4
 21369              	.LVL2662:
 21370              		.loc 27 279 12 discriminator 1 view .LVU7837
 21371 0046 0180     		strh	r1, [r0]	@ movhi
 21372 0048 0238     		subs	r0, r0, #2
 21373              	.LVL2663:
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Decrement the loop counter */
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     i--;
 21374              		.loc 27 282 5 is_stmt 1 discriminator 1 view .LVU7838
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   } while (i > 0U);
 21375              		.loc 27 283 11 discriminator 1 view .LVU7839
 21376              		.loc 27 283 3 is_stmt 0 discriminator 1 view .LVU7840
 21377 004a BEF1010E 		subs	lr, lr, #1
 21378              	.LVL2664:
 21379              		.loc 27 283 3 discriminator 1 view .LVU7841
 21380 004e F1D1     		bne	.L653
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pbuff initialized to input buffer */
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pbuff = pInlineBuffer;
 21381              		.loc 27 286 3 is_stmt 1 view .LVU7842
 21382              	.LVL2665:
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pS1 initialized to pState */
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pS1 = pState;
 21383              		.loc 27 289 3 view .LVU7843
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Initializing the loop counter */
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   i = S->N;
 21384              		.loc 27 292 3 view .LVU7844
 21385              		.loc 27 292 8 is_stmt 0 view .LVU7845
 21386 0050 2888     		ldrh	r0, [r5]
 21387              	.LVL2666:
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 21388              		.loc 27 286 9 view .LVU7846
 21389 0052 2146     		mov	r1, r4
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 21390              		.loc 27 289 7 view .LVU7847
 21391 0054 3246     		mov	r2, r6
 21392              	.LVL2667:
 21393              	.L654:
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   do
 21394              		.loc 27 294 3 is_stmt 1 discriminator 1 view .LVU7848
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   {
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Writing the re-ordered output back to inplace input buffer */
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = *pS1++;
 21395              		.loc 27 297 5 discriminator 1 view .LVU7849
 21396              		.loc 27 297 16 is_stmt 0 discriminator 1 view .LVU7850
 21397 0056 B2F900C0 		ldrsh	ip, [r2]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 692


 21398 005a 0232     		adds	r2, r2, #2
 21399              	.LVL2668:
 21400              		.loc 27 297 14 discriminator 1 view .LVU7851
 21401 005c A1F800C0 		strh	ip, [r1]	@ movhi
 21402 0060 0231     		adds	r1, r1, #2
 21403              	.LVL2669:
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Decrement the loop counter */
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     i--;
 21404              		.loc 27 300 5 is_stmt 1 discriminator 1 view .LVU7852
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   } while (i > 0U);
 21405              		.loc 27 301 11 discriminator 1 view .LVU7853
 21406              		.loc 27 301 3 is_stmt 0 discriminator 1 view .LVU7854
 21407 0062 0138     		subs	r0, r0, #1
 21408              	.LVL2670:
 21409              		.loc 27 301 3 discriminator 1 view .LVU7855
 21410 0064 F7D1     		bne	.L654
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* ---------------------------------------------------------
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *     Step2: Calculate RFFT for N-point input
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    * ---------------------------------------------------------- */
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   arm_rfft_q15 (S->pRfft, pInlineBuffer, pState);
 21411              		.loc 27 308 3 is_stmt 1 view .LVU7856
 21412 0066 3246     		mov	r2, r6
 21413              	.LVL2671:
 21414              		.loc 27 308 3 is_stmt 0 view .LVU7857
 21415 0068 2146     		mov	r1, r4
 21416              	.LVL2672:
 21417              		.loc 27 308 3 view .LVU7858
 21418 006a 2869     		ldr	r0, [r5, #16]
 21419              	.LVL2673:
 21420              		.loc 27 308 3 view .LVU7859
 21421 006c FFF7FEFF 		bl	arm_rfft_q15
 21422              	.LVL2674:
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /*----------------------------------------------------------------------
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *  Step3: Multiply the FFT output with the weights.
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *----------------------------------------------------------------------*/
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   arm_cmplx_mult_cmplx_q15 (pState, weights, pState, S->N);
 21423              		.loc 27 313 3 is_stmt 1 view .LVU7860
 21424 0070 2B88     		ldrh	r3, [r5]
 21425 0072 3246     		mov	r2, r6
 21426 0074 3946     		mov	r1, r7
 21427 0076 3046     		mov	r0, r6
 21428 0078 FFF7FEFF 		bl	arm_cmplx_mult_cmplx_q15
 21429              	.LVL2675:
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* The output of complex multiplication is in 3.13 format.
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    * Hence changing the format of N (i.e. 2*N elements) complex numbers to 1.15 format by shifting 
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   arm_shift_q15 (pState, 2, pState, S->N * 2);
 21430              		.loc 27 317 3 view .LVU7861
 21431              		.loc 27 317 38 is_stmt 0 view .LVU7862
 21432 007c 2B88     		ldrh	r3, [r5]
 21433              		.loc 27 317 3 view .LVU7863
 21434 007e 5B00     		lsls	r3, r3, #1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 693


 21435 0080 3246     		mov	r2, r6
 21436 0082 0221     		movs	r1, #2
 21437 0084 3046     		mov	r0, r6
 21438 0086 FFF7FEFF 		bl	arm_shift_q15
 21439              	.LVL2676:
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* ----------- Post-processing ---------- */
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* DCT-IV can be obtained from DCT-II by the equation,
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****    *       Hence, Y4(0) = Y2(0)/2  */
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Getting only real part from the output and Converting to DCT-IV */
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pbuff initialized to input buffer. */
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pbuff = pInlineBuffer;
 21440              		.loc 27 326 3 is_stmt 1 view .LVU7864
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pS1 initialized to pState */
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pS1 = pState;
 21441              		.loc 27 329 3 view .LVU7865
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   in = *pS1++ >> 1U;
 21442              		.loc 27 332 3 view .LVU7866
 21443              		.loc 27 332 8 is_stmt 0 view .LVU7867
 21444 008a 36F9043B 		ldrsh	r3, [r6], #4
 21445              	.LVL2677:
 21446              		.loc 27 332 6 view .LVU7868
 21447 008e 5B10     		asrs	r3, r3, #1
 21448              	.LVL2678:
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* input buffer acts as inplace, so output values are stored in the input itself. */
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   *pbuff++ = in;
 21449              		.loc 27 334 3 is_stmt 1 view .LVU7869
 21450              		.loc 27 334 9 is_stmt 0 view .LVU7870
 21451 0090 2146     		mov	r1, r4
 21452              	.LVL2679:
 21453              		.loc 27 334 12 view .LVU7871
 21454 0092 21F8023B 		strh	r3, [r1], #2	@ movhi
 21455              	.LVL2680:
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pState pointer is incremented twice as the real values are located alternatively in the array 
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pS1++;
 21456              		.loc 27 337 3 is_stmt 1 view .LVU7872
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Initializing the loop counter */
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   i = (S->N - 1U);
 21457              		.loc 27 340 3 view .LVU7873
 21458              		.loc 27 340 9 is_stmt 0 view .LVU7874
 21459 0096 2A88     		ldrh	r2, [r5]
 21460              		.loc 27 340 5 view .LVU7875
 21461 0098 013A     		subs	r2, r2, #1
 21462              	.LVL2681:
 21463              	.L655:
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   do
 21464              		.loc 27 342 3 is_stmt 1 discriminator 1 view .LVU7876
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   {
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 694


 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* pState pointer (pS1) is incremented twice as the real values are located alternatively in th
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     in = *pS1++ - in;
 21465              		.loc 27 346 5 discriminator 1 view .LVU7877
 21466              		.loc 27 346 10 is_stmt 0 discriminator 1 view .LVU7878
 21467 009a 36F8040B 		ldrh	r0, [r6], #4
 21468              	.LVL2682:
 21469              		.loc 27 346 17 discriminator 1 view .LVU7879
 21470 009e C31A     		subs	r3, r0, r3
 21471              	.LVL2683:
 21472              		.loc 27 346 8 discriminator 1 view .LVU7880
 21473 00a0 1BB2     		sxth	r3, r3
 21474              	.LVL2684:
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = in;
 21475              		.loc 27 347 5 is_stmt 1 discriminator 1 view .LVU7881
 21476              		.loc 27 347 14 is_stmt 0 discriminator 1 view .LVU7882
 21477 00a2 0B80     		strh	r3, [r1]	@ movhi
 21478 00a4 0231     		adds	r1, r1, #2
 21479              	.LVL2685:
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* points to the next real value */
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     pS1++;
 21480              		.loc 27 350 5 is_stmt 1 discriminator 1 view .LVU7883
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Decrement loop counter */
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     i--;
 21481              		.loc 27 353 5 discriminator 1 view .LVU7884
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   } while (i > 0U);
 21482              		.loc 27 354 11 discriminator 1 view .LVU7885
 21483              		.loc 27 354 3 is_stmt 0 discriminator 1 view .LVU7886
 21484 00a6 013A     		subs	r2, r2, #1
 21485              	.LVL2686:
 21486              		.loc 27 354 3 discriminator 1 view .LVU7887
 21487 00a8 F7D1     		bne	.L655
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /*------------ Normalizing the output by multiplying with the normalizing factor ----------*/
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* Initializing loop counter */
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   i = S->N;
 21488              		.loc 27 359 3 is_stmt 1 view .LVU7888
 21489              		.loc 27 359 8 is_stmt 0 view .LVU7889
 21490 00aa 2988     		ldrh	r1, [r5]
 21491              	.LVL2687:
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   /* pbuff initialized to the pInlineBuffer (now contains the output values) */
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   pbuff = pInlineBuffer;
 21492              		.loc 27 362 3 is_stmt 1 view .LVU7890
 21493              	.L656:
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   do
 21494              		.loc 27 364 3 discriminator 1 view .LVU7891
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   {
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     in = *pbuff;
 21495              		.loc 27 367 5 discriminator 1 view .LVU7892
 21496              		.loc 27 367 8 is_stmt 0 discriminator 1 view .LVU7893
 21497 00ac B4F90030 		ldrsh	r3, [r4]
 21498              	.LVL2688:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 695


 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     *pbuff++ = ((q15_t) (((q31_t) in * S->normalize) >> 15));
 21499              		.loc 27 368 5 is_stmt 1 discriminator 1 view .LVU7894
 21500              		.loc 27 368 41 is_stmt 0 discriminator 1 view .LVU7895
 21501 00b0 B5F90420 		ldrsh	r2, [r5, #4]
 21502              		.loc 27 368 38 discriminator 1 view .LVU7896
 21503 00b4 02FB03F3 		mul	r3, r2, r3
 21504              	.LVL2689:
 21505              		.loc 27 368 17 discriminator 1 view .LVU7897
 21506 00b8 43F3CF33 		sbfx	r3, r3, #15, #16
 21507              		.loc 27 368 14 discriminator 1 view .LVU7898
 21508 00bc 2380     		strh	r3, [r4]	@ movhi
 21509              	.LVL2690:
 21510              		.loc 27 368 14 discriminator 1 view .LVU7899
 21511 00be 0234     		adds	r4, r4, #2
 21512              	.LVL2691:
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     /* Decrement loop counter */
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****     i--;
 21513              		.loc 27 371 5 is_stmt 1 discriminator 1 view .LVU7900
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c ****   } while (i > 0U);
 21514              		.loc 27 373 11 discriminator 1 view .LVU7901
 21515              		.loc 27 373 3 is_stmt 0 discriminator 1 view .LVU7902
 21516 00c0 0139     		subs	r1, r1, #1
 21517              	.LVL2692:
 21518              		.loc 27 373 3 discriminator 1 view .LVU7903
 21519 00c2 F3D1     		bne	.L656
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** 
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q15.c **** }
 21520              		.loc 27 377 1 view .LVU7904
 21521 00c4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 21522              		.loc 27 377 1 view .LVU7905
 21523              		.cfi_endproc
 21524              	.LFE189:
 21526              		.section	.text.arm_split_rfft_q31,"ax",%progbits
 21527              		.align	1
 21528              		.global	arm_split_rfft_q31
 21529              		.syntax unified
 21530              		.thumb
 21531              		.thumb_func
 21533              	arm_split_rfft_q31:
 21534              	.LVL2693:
 21535              	.LFB198:
 21536              		.file 28 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * Title:        arm_rfft_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * Description:  FFT & RIFFT Q31 process function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** /*
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 696


  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** /* ----------------------------------------------------------------------
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * Internal functions prototypes
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  * -------------------------------------------------------------------- */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** void arm_split_rfft_q31(
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t * pSrc,
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         uint32_t fftLen,
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const q31_t * pATable,
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const q31_t * pBTable,
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t * pDst,
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         uint32_t modifier);
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** void arm_split_rifft_q31(
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t * pSrc,
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         uint32_t fftLen,
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const q31_t * pATable,
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const q31_t * pBTable,
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t * pDst,
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         uint32_t modifier);
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** /**
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @addtogroup RealFFT
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @{
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  */
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** /**
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @brief         Processing function for the Q31 RFFT/RIFFT.
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[in]     S     points to an instance of the Q31 RFFT/RIFFT structure
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[in]     pSrc  points to input buffer (Source buffer is modified by this function)
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[out]    pDst  points to output buffer
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @return        none
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @par           Input an output formats
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                    Internally input is downscaled by 2 for every stage to avoid saturations inside 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                    Hence the output format is different for different RFFT sizes.
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                    The input and output formats for different RFFT sizes and number of bits to upsc
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @par
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                    \image html RFFTQ31.gif "Input and Output Formats for Q31 RFFT"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 697


  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @par
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                    \image html RIFFTQ31.gif "Input and Output Formats for Q31 RIFFT"
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @par
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                    If the input buffer is of length N, the output buffer must have length 2*N.
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                    The input buffer is modified by this function.
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @par
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                    For the RIFFT, the source buffer must at least have length 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                    fftLenReal + 2.
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                    The last two elements must be equal to what would be generated
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                    by the RFFT:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                      (pSrc[0] - pSrc[1]) >> 1 and 0
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** void arm_rfft_q31(
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const arm_rfft_instance_q31 * S,
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t * pSrc,
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t * pDst)
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const arm_cfft_instance_q31 *S_CFFT = &(S->cfftInst);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #else
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const arm_cfft_instance_q31 *S_CFFT = S->pCfft;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #endif
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         uint32_t L2 = S->fftLenReal >> 1U;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   /* Calculation of RIFFT of input */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   if (S->ifftFlagR == 1U)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /*  Real IFFT core process */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      arm_split_rifft_q31 (pSrc, L2, S->pTwiddleAReal, S->pTwiddleBReal, pDst, S->twidCoefRModifier)
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* Complex IFFT process */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      arm_cfft_q31 (S_CFFT, pDst, S->ifftFlagR, S->bitReverseFlagR);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      arm_shift_q31(pDst, 1, pDst, S->fftLenReal);
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   }
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   else
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   {
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* Calculation of RFFT of input */
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* Complex FFT process */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      arm_cfft_q31 (S_CFFT, pSrc, S->ifftFlagR, S->bitReverseFlagR);
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /*  Real FFT core process */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      arm_split_rfft_q31 (pSrc, L2, S->pTwiddleAReal, S->pTwiddleBReal, pDst, S->twidCoefRModifier);
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   }
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** }
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** /**
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @} end of RealFFT group
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** /**
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @brief         Core Real FFT process
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[in]     pSrc      points to input buffer
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 698


 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[in]     fftLen    length of FFT
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[in]     pATable   points to twiddle Coef A buffer
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[in]     pBTable   points to twiddle Coef B buffer
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[out]    pDst      points to output buffer
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[in]     modifier  twiddle coefficient modifier that supports different size FFTs with the 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @return        none
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  */
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #include "arm_helium_utils.h"
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #include "arm_vec_fft.h"
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #if defined(__CMSIS_GCC_H)
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #define MVE_CMPLX_MULT_FX_AxB_S32(A,B)          vqdmladhxq_s32(vqdmlsdhq_s32((__typeof(A))vuninitia
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #define MVE_CMPLX_MULT_FX_AxConjB_S32(A,B)      vqdmladhq_s32(vqdmlsdhxq_s32((__typeof(A))vuninitia
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #endif 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** void arm_split_rfft_q31(
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     q31_t       *pSrc,
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     uint32_t     fftLen,
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     const q31_t       *pATable,
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     const q31_t       *pBTable,
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     q31_t       *pDst,
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     uint32_t     modifier)
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** {
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     uint32_t        i;          /* Loop Counter */
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     const q31_t    *pCoefA, *pCoefB;    /* Temporary pointers for twiddle factors */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     q31_t          *pOut1 = &pDst[2];
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     q31_t          *pIn1 = &pSrc[2];
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     uint32x4_t      offset = { 2, 3, 0, 1 };
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     uint32x4_t      offsetCoef = { 0, 1, modifier * 2, modifier * 2 + 1 };
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     offset = offset + (2 * fftLen - 4);
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     /* Init coefficient pointers */
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pCoefA = &pATable[modifier * 2];
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pCoefB = &pBTable[modifier * 2];
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     const q31_t    *pCoefAb, *pCoefBb;
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pCoefAb = pCoefA;
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pCoefBb = pCoefB;
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pIn1 = &pSrc[2];
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     i = fftLen - 1U;
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     i = i / 2 + 1;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     while (i > 0U) {
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31x4_t         in1 = vld1q_s32(pIn1);
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31x4_t         in2 = vldrwq_gather_shifted_offset_s32(pSrc, offset);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31x4_t         coefA = vldrwq_gather_shifted_offset_s32(pCoefAb, offsetCoef);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31x4_t         coefB = vldrwq_gather_shifted_offset_s32(pCoefBb, offsetCoef);
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #if defined(__CMSIS_GCC_H)
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31x4_t         out = vhaddq_s32(MVE_CMPLX_MULT_FX_AxB_S32(in1, coefA),MVE_CMPLX_MULT_FX_Ax
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 699


 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #else
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31x4_t         out = vhaddq_s32(MVE_CMPLX_MULT_FX_AxB(in1, coefA),MVE_CMPLX_MULT_FX_AxConj
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #endif
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         vst1q(pOut1, out);
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         pOut1 += 4;
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         offsetCoef += modifier * 4;
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         offset -= 4;
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         pIn1 += 4;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         i -= 1;
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     }
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pDst[2 * fftLen] = (pSrc[0] - pSrc[1]) >> 1U;
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pDst[2 * fftLen + 1] = 0;
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pDst[0] = (pSrc[0] + pSrc[1]) >> 1U;
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pDst[1] = 0;
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** }
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #else
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** void arm_split_rfft_q31(
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t * pSrc,
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         uint32_t fftLen,
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const q31_t * pATable,
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const q31_t * pBTable,
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t * pDst,
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         uint32_t modifier)
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** {
 21537              		.loc 28 210 1 is_stmt 1 view -0
 21538              		.cfi_startproc
 21539              		@ args = 8, pretend = 0, frame = 40
 21540              		@ frame_needed = 0, uses_anonymous_args = 0
 21541              		.loc 28 210 1 is_stmt 0 view .LVU7907
 21542 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 21543              	.LCFI134:
 21544              		.cfi_def_cfa_offset 36
 21545              		.cfi_offset 4, -36
 21546              		.cfi_offset 5, -32
 21547              		.cfi_offset 6, -28
 21548              		.cfi_offset 7, -24
 21549              		.cfi_offset 8, -20
 21550              		.cfi_offset 9, -16
 21551              		.cfi_offset 10, -12
 21552              		.cfi_offset 11, -8
 21553              		.cfi_offset 14, -4
 21554 0004 8BB0     		sub	sp, sp, #44
 21555              	.LCFI135:
 21556              		.cfi_def_cfa_offset 80
 21557 0006 0546     		mov	r5, r0
 21558 0008 0890     		str	r0, [sp, #32]
 21559 000a 0C46     		mov	r4, r1
 21560 000c 0991     		str	r1, [sp, #36]
 21561 000e 1599     		ldr	r1, [sp, #84]
 21562              	.LVL2694:
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         uint32_t i;                                    /* Loop Counter */
 21563              		.loc 28 211 9 is_stmt 1 view .LVU7908
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t outR, outI;                              /* Temporary variables for output */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 700


 21564              		.loc 28 212 9 view .LVU7909
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const q31_t *pCoefA, *pCoefB;                        /* Temporary pointers for twiddle factors */
 21565              		.loc 28 213 3 view .LVU7910
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t CoefA1, CoefA2, CoefB1;                  /* Temporary variables for twiddle coefficie
 21566              		.loc 28 214 9 view .LVU7911
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t *pOut1 = &pDst[2], *pOut2 = &pDst[4 * fftLen - 1];
 21567              		.loc 28 215 9 view .LVU7912
 21568              		.loc 28 215 16 is_stmt 0 view .LVU7913
 21569 0010 149E     		ldr	r6, [sp, #80]
 21570 0012 0836     		adds	r6, r6, #8
 21571 0014 0296     		str	r6, [sp, #8]
 21572              	.LVL2695:
 21573              		.loc 28 215 48 view .LVU7914
 21574 0016 2001     		lsls	r0, r4, #4
 21575              	.LVL2696:
 21576              		.loc 28 215 48 view .LVU7915
 21577 0018 0438     		subs	r0, r0, #4
 21578              		.loc 28 215 35 view .LVU7916
 21579 001a 149E     		ldr	r6, [sp, #80]
 21580              	.LVL2697:
 21581              		.loc 28 215 35 view .LVU7917
 21582 001c 0644     		add	r6, r6, r0
 21583 001e 0396     		str	r6, [sp, #12]
 21584              	.LVL2698:
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t *pIn1 =  &pSrc[2], *pIn2 =  &pSrc[2 * fftLen - 1];
 21585              		.loc 28 216 9 is_stmt 1 view .LVU7918
 21586              		.loc 28 216 16 is_stmt 0 view .LVU7919
 21587 0020 05F1080A 		add	r10, r5, #8
 21588              	.LVL2699:
 21589              		.loc 28 216 48 view .LVU7920
 21590 0024 2046     		mov	r0, r4
 21591 0026 E400     		lsls	r4, r4, #3
 21592              	.LVL2700:
 21593              		.loc 28 216 48 view .LVU7921
 21594 0028 0794     		str	r4, [sp, #28]
 21595 002a A4F10409 		sub	r9, r4, #4
 21596              		.loc 28 216 35 view .LVU7922
 21597 002e A944     		add	r9, r9, r5
 21598              	.LVL2701:
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   /* Init coefficient pointers */
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   pCoefA = &pATable[modifier * 2];
 21599              		.loc 28 219 3 is_stmt 1 view .LVU7923
 21600              		.loc 28 219 20 is_stmt 0 view .LVU7924
 21601 0030 CC00     		lsls	r4, r1, #3
 21602 0032 0694     		str	r4, [sp, #24]
 21603              		.loc 28 219 10 view .LVU7925
 21604 0034 02EBC108 		add	r8, r2, r1, lsl #3
 21605              	.LVL2702:
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   pCoefB = &pBTable[modifier * 2];
 21606              		.loc 28 220 3 is_stmt 1 view .LVU7926
 21607              		.loc 28 220 10 is_stmt 0 view .LVU7927
 21608 0038 03EBC10B 		add	fp, r3, r1, lsl #3
 21609              	.LVL2703:
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   i = fftLen - 1U;
 21610              		.loc 28 222 3 is_stmt 1 view .LVU7928
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 701


 21611              		.loc 28 222 5 is_stmt 0 view .LVU7929
 21612 003c 431E     		subs	r3, r0, #1
 21613              	.LVL2704:
 21614              		.loc 28 222 5 view .LVU7930
 21615 003e 0193     		str	r3, [sp, #4]
 21616              	.LVL2705:
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   while (i > 0U)
 21617              		.loc 28 224 3 is_stmt 1 view .LVU7931
 21618              		.loc 28 224 9 is_stmt 0 view .LVU7932
 21619 0040 98E0     		b	.L659
 21620              	.LVL2706:
 21621              	.L660:
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   {
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /*
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****        outR = (  pSrc[2 * i]             * pATable[2 * i]
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                - pSrc[2 * i + 1]         * pATable[2 * i + 1]
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                + pSrc[2 * n - 2 * i]     * pBTable[2 * i]
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                + pSrc[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****        outI = (  pIn[2 * i + 1]         * pATable[2 * i]
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                + pIn[2 * i]             * pATable[2 * i + 1]
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                + pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                - pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****       */
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      CoefA1 = *pCoefA++;
 21622              		.loc 28 238 6 is_stmt 1 view .LVU7933
 21623              		.loc 28 238 13 is_stmt 0 view .LVU7934
 21624 0042 D8F80010 		ldr	r1, [r8]
 21625              	.LVL2707:
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      CoefA2 = *pCoefA;
 21626              		.loc 28 239 6 is_stmt 1 view .LVU7935
 21627              		.loc 28 239 13 is_stmt 0 view .LVU7936
 21628 0046 D8F80420 		ldr	r2, [r8, #4]
 21629              	.LVL2708:
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* outR = (pSrc[2 * i] * pATable[2 * i] */
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      mult_32x32_keep32_R (outR, *pIn1, CoefA1);
 21630              		.loc 28 242 6 is_stmt 1 view .LVU7937
 21631 004a DAF80030 		ldr	r3, [r10]
 21632              	.LVL2709:
 21633              		.loc 28 242 6 is_stmt 0 view .LVU7938
 21634 004e DC17     		asrs	r4, r3, #31
 21635 0050 C817     		asrs	r0, r1, #31
 21636 0052 0490     		str	r0, [sp, #16]
 21637 0054 03FB00FC 		mul	ip, r3, r0
 21638 0058 01FB04CC 		mla	ip, r1, r4, ip
 21639 005c A3FB0105 		umull	r0, r5, r3, r1
 21640 0060 10F10040 		adds	r0, r0, #-2147483648
 21641 0064 4CEB050C 		adc	ip, ip, r5
 21642              	.LVL2710:
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* outI = pIn[2 * i] * pATable[2 * i + 1] */
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      mult_32x32_keep32_R (outI, *pIn1++, CoefA2);
 21643              		.loc 28 245 6 is_stmt 1 view .LVU7939
 21644              		.loc 28 245 6 is_stmt 0 view .LVU7940
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 702


 21645 0068 4FEAE27E 		asr	lr, r2, #31
 21646 006c 03FB0EF7 		mul	r7, r3, lr
 21647 0070 02FB0477 		mla	r7, r2, r4, r7
 21648 0074 A3FB0230 		umull	r3, r0, r3, r2
 21649 0078 13F10043 		adds	r3, r3, #-2147483648
 21650 007c 47EB0003 		adc	r3, r7, r0
 21651 0080 0593     		str	r3, [sp, #20]
 21652              	.LVL2711:
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* - pSrc[2 * i + 1] * pATable[2 * i + 1] */
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      multSub_32x32_keep32_R (outR, *pIn1, CoefA2);
 21653              		.loc 28 248 6 is_stmt 1 view .LVU7941
 21654 0082 0023     		movs	r3, #0
 21655 0084 DAF80400 		ldr	r0, [r10, #4]
 21656 0088 C617     		asrs	r6, r0, #31
 21657 008a 02FB06F4 		mul	r4, r2, r6
 21658 008e 00FB0E44 		mla	r4, r0, lr, r4
 21659 0092 2746     		mov	r7, r4
 21660 0094 A2FB0054 		umull	r5, r4, r2, r0
 21661 0098 3C44     		add	r4, r4, r7
 21662 009a 5D1B     		subs	r5, r3, r5
 21663 009c 6CEB0404 		sbc	r4, ip, r4
 21664 00a0 15F10045 		adds	r5, r5, #-2147483648
 21665 00a4 44F10004 		adc	r4, r4, #0
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* (pIn[2 * i + 1] * pATable[2 * i] */
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      multAcc_32x32_keep32_R (outI, *pIn1++, CoefA1);
 21666              		.loc 28 251 6 view .LVU7942
 21667 00a8 0AF1080A 		add	r10, r10, #8
 21668              	.LVL2712:
 21669              		.loc 28 251 6 is_stmt 0 view .LVU7943
 21670 00ac 01FB06F6 		mul	r6, r1, r6
 21671 00b0 049D     		ldr	r5, [sp, #16]
 21672 00b2 00FB0566 		mla	r6, r0, r5, r6
 21673 00b6 A1FB0010 		umull	r1, r0, r1, r0
 21674              	.LVL2713:
 21675              		.loc 28 251 6 view .LVU7944
 21676 00ba 0644     		add	r6, r6, r0
 21677 00bc 5918     		adds	r1, r3, r1
 21678 00be 11F10041 		adds	r1, r1, #-2147483648
 21679 00c2 0599     		ldr	r1, [sp, #20]
 21680 00c4 46EB0107 		adc	r7, r6, r1
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* pSrc[2 * n - 2 * i] * pBTable[2 * i]  */
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      multSub_32x32_keep32_R (outR, *pIn2, CoefA2);
 21681              		.loc 28 254 6 is_stmt 1 view .LVU7945
 21682 00c8 D9F80060 		ldr	r6, [r9]
 21683 00cc F117     		asrs	r1, r6, #31
 21684 00ce 02FB01FC 		mul	ip, r2, r1
 21685 00d2 06FB0ECC 		mla	ip, r6, lr, ip
 21686 00d6 A2FB0605 		umull	r0, r5, r2, r6
 21687 00da AC44     		add	ip, ip, r5
 21688 00dc 181A     		subs	r0, r3, r0
 21689 00de 64EB0C04 		sbc	r4, r4, ip
 21690 00e2 10F10040 		adds	r0, r0, #-2147483648
 21691 00e6 44F10004 		adc	r4, r4, #0
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      CoefB1 = *pCoefB;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 703


 21692              		.loc 28 255 6 view .LVU7946
 21693              		.loc 28 255 13 is_stmt 0 view .LVU7947
 21694 00ea DBF80050 		ldr	r5, [fp]
 21695              	.LVL2714:
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* pIn[2 * n - 2 * i] * pBTable[2 * i + 1] */
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      multSub_32x32_keep32_R (outI, *pIn2--, CoefB1);
 21696              		.loc 28 258 6 is_stmt 1 view .LVU7948
 21697              		.loc 28 258 6 is_stmt 0 view .LVU7949
 21698 00ee 4FEAE57C 		asr	ip, r5, #31
 21699 00f2 06FB0CF0 		mul	r0, r6, ip
 21700 00f6 05FB0101 		mla	r1, r5, r1, r0
 21701 00fa A6FB0560 		umull	r6, r0, r6, r5
 21702 00fe 0144     		add	r1, r1, r0
 21703 0100 9E1B     		subs	r6, r3, r6
 21704 0102 67EB0107 		sbc	r7, r7, r1
 21705 0106 16F10046 		adds	r6, r6, #-2147483648
 21706 010a 47F10007 		adc	r7, r7, #0
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* pSrc[2 * n - 2 * i + 1] * pBTable[2 * i + 1] */
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      multAcc_32x32_keep32_R (outR, *pIn2, CoefB1);
 21707              		.loc 28 261 6 is_stmt 1 view .LVU7950
 21708 010e 59F8041C 		ldr	r1, [r9, #-4]
 21709 0112 C817     		asrs	r0, r1, #31
 21710 0114 05FB00F6 		mul	r6, r5, r0
 21711 0118 01FB0C6C 		mla	ip, r1, ip, r6
 21712 011c A5FB0156 		umull	r5, r6, r5, r1
 21713              	.LVL2715:
 21714              		.loc 28 261 6 is_stmt 0 view .LVU7951
 21715 0120 B444     		add	ip, ip, r6
 21716 0122 5D19     		adds	r5, r3, r5
 21717 0124 15F10045 		adds	r5, r5, #-2147483648
 21718 0128 4CEB0404 		adc	r4, ip, r4
 21719              	.LVL2716:
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* pIn[2 * n - 2 * i + 1] * pBTable[2 * i] */
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      multSub_32x32_keep32_R (outI, *pIn2--, CoefA2);
 21720              		.loc 28 264 6 is_stmt 1 view .LVU7952
 21721 012c A9F10809 		sub	r9, r9, #8
 21722              	.LVL2717:
 21723              		.loc 28 264 6 is_stmt 0 view .LVU7953
 21724 0130 02FB00F0 		mul	r0, r2, r0
 21725 0134 01FB0E00 		mla	r0, r1, lr, r0
 21726 0138 A2FB0112 		umull	r1, r2, r2, r1
 21727              	.LVL2718:
 21728              		.loc 28 264 6 view .LVU7954
 21729 013c 1044     		add	r0, r0, r2
 21730 013e 5B1A     		subs	r3, r3, r1
 21731 0140 67EB0007 		sbc	r7, r7, r0
 21732 0144 13F10043 		adds	r3, r3, #-2147483648
 21733 0148 47F10007 		adc	r7, r7, #0
 21734              	.LVL2719:
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* write output */
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      *pOut1++ = outR;
 21735              		.loc 28 267 6 is_stmt 1 view .LVU7955
 21736              		.loc 28 267 15 is_stmt 0 view .LVU7956
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 704


 21737 014c 029A     		ldr	r2, [sp, #8]
 21738 014e 1346     		mov	r3, r2
 21739 0150 43F8084B 		str	r4, [r3], #8
 21740              	.LVL2720:
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      *pOut1++ = outI;
 21741              		.loc 28 268 6 is_stmt 1 view .LVU7957
 21742              		.loc 28 268 15 is_stmt 0 view .LVU7958
 21743 0154 5760     		str	r7, [r2, #4]
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* write complex conjugate output */
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      *pOut2-- = -outI;
 21744              		.loc 28 271 6 is_stmt 1 view .LVU7959
 21745              	.LVL2721:
 21746              		.loc 28 271 17 is_stmt 0 view .LVU7960
 21747 0156 7F42     		rsbs	r7, r7, #0
 21748              	.LVL2722:
 21749              		.loc 28 271 15 view .LVU7961
 21750 0158 0399     		ldr	r1, [sp, #12]
 21751 015a 0A46     		mov	r2, r1
 21752 015c 42F80879 		str	r7, [r2], #-8
 21753              	.LVL2723:
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      *pOut2-- = outR;
 21754              		.loc 28 272 6 is_stmt 1 view .LVU7962
 21755              		.loc 28 272 15 is_stmt 0 view .LVU7963
 21756 0160 41F8044C 		str	r4, [r1, #-4]
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* update coefficient pointer */
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      pCoefB = pCoefB + (2 * modifier);
 21757              		.loc 28 275 6 is_stmt 1 view .LVU7964
 21758              		.loc 28 275 13 is_stmt 0 view .LVU7965
 21759 0164 0699     		ldr	r1, [sp, #24]
 21760 0166 8B44     		add	fp, fp, r1
 21761              	.LVL2724:
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      pCoefA = pCoefA + (2 * modifier - 1);
 21762              		.loc 28 276 6 is_stmt 1 view .LVU7966
 21763              		.loc 28 276 13 is_stmt 0 view .LVU7967
 21764 0168 8844     		add	r8, r8, r1
 21765              	.LVL2725:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* Decrement loop count */
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      i--;
 21766              		.loc 28 279 6 is_stmt 1 view .LVU7968
 21767              		.loc 28 279 7 is_stmt 0 view .LVU7969
 21768 016a 0199     		ldr	r1, [sp, #4]
 21769 016c 0139     		subs	r1, r1, #1
 21770 016e 0191     		str	r1, [sp, #4]
 21771              	.LVL2726:
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 21772              		.loc 28 272 12 view .LVU7970
 21773 0170 0392     		str	r2, [sp, #12]
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 21774              		.loc 28 268 12 view .LVU7971
 21775 0172 0293     		str	r3, [sp, #8]
 21776              	.LVL2727:
 21777              	.L659:
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   {
 21778              		.loc 28 224 9 is_stmt 1 view .LVU7972
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 705


 21779 0174 019B     		ldr	r3, [sp, #4]
 21780 0176 002B     		cmp	r3, #0
 21781 0178 7FF463AF 		bne	.L660
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   }
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   pDst[2 * fftLen]     = (pSrc[0] - pSrc[1]) >> 1U;
 21782              		.loc 28 282 3 view .LVU7973
 21783              		.loc 28 282 31 is_stmt 0 view .LVU7974
 21784 017c 0899     		ldr	r1, [sp, #32]
 21785 017e 0B68     		ldr	r3, [r1]
 21786              		.loc 28 282 41 view .LVU7975
 21787 0180 4A68     		ldr	r2, [r1, #4]
 21788              		.loc 28 282 35 view .LVU7976
 21789 0182 9B1A     		subs	r3, r3, r2
 21790              		.loc 28 282 46 view .LVU7977
 21791 0184 5B10     		asrs	r3, r3, #1
 21792              		.loc 28 282 24 view .LVU7978
 21793 0186 149A     		ldr	r2, [sp, #80]
 21794 0188 0998     		ldr	r0, [sp, #36]
 21795 018a 42F83030 		str	r3, [r2, r0, lsl #3]
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   pDst[2 * fftLen + 1] = 0;
 21796              		.loc 28 283 3 is_stmt 1 view .LVU7979
 21797              		.loc 28 283 7 is_stmt 0 view .LVU7980
 21798 018e 079B     		ldr	r3, [sp, #28]
 21799 0190 0433     		adds	r3, r3, #4
 21800              		.loc 28 283 24 view .LVU7981
 21801 0192 0022     		movs	r2, #0
 21802 0194 1498     		ldr	r0, [sp, #80]
 21803 0196 C250     		str	r2, [r0, r3]
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   pDst[0] = (pSrc[0] + pSrc[1]) >> 1U;
 21804              		.loc 28 285 3 is_stmt 1 view .LVU7982
 21805              		.loc 28 285 18 is_stmt 0 view .LVU7983
 21806 0198 0B68     		ldr	r3, [r1]
 21807              		.loc 28 285 28 view .LVU7984
 21808 019a 4968     		ldr	r1, [r1, #4]
 21809              		.loc 28 285 22 view .LVU7985
 21810 019c 0B44     		add	r3, r3, r1
 21811              		.loc 28 285 33 view .LVU7986
 21812 019e 5B10     		asrs	r3, r3, #1
 21813              		.loc 28 285 11 view .LVU7987
 21814 01a0 0360     		str	r3, [r0]
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   pDst[1] = 0;
 21815              		.loc 28 286 3 is_stmt 1 view .LVU7988
 21816              		.loc 28 286 11 is_stmt 0 view .LVU7989
 21817 01a2 4260     		str	r2, [r0, #4]
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** }
 21818              		.loc 28 287 1 view .LVU7990
 21819 01a4 0BB0     		add	sp, sp, #44
 21820              	.LCFI136:
 21821              		.cfi_def_cfa_offset 36
 21822              		@ sp needed
 21823 01a6 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 21824              		.loc 28 287 1 view .LVU7991
 21825              		.cfi_endproc
 21826              	.LFE198:
 21828              		.section	.text.arm_split_rifft_q31,"ax",%progbits
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 706


 21829              		.align	1
 21830              		.global	arm_split_rifft_q31
 21831              		.syntax unified
 21832              		.thumb
 21833              		.thumb_func
 21835              	arm_split_rifft_q31:
 21836              	.LVL2728:
 21837              	.LFB199:
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #endif /* defined(ARM_MATH_MVEI) */
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** /**
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @brief         Core Real IFFT process
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[in]     pSrc      points to input buffer
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[in]     fftLen    length of FFT
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[in]     pATable   points to twiddle Coef A buffer
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[in]     pBTable   points to twiddle Coef B buffer
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[out]    pDst      points to output buffer
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @param[in]     modifier  twiddle coefficient modifier that supports different size FFTs with the 
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   @return        none
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****  */
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** void arm_split_rifft_q31(
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t * pSrc,
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         uint32_t fftLen,
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const q31_t * pATable,
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const q31_t * pBTable,
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t * pDst,
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         uint32_t modifier)
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** {
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     uint32_t        i;          /* Loop Counter */
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     const q31_t    *pCoefA, *pCoefB;    /* Temporary pointers for twiddle factors */
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     q31_t          *pIn1;
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     uint32x4_t      offset = { 2, 3, 0, 1 };
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     uint32x4_t      offsetCoef = { 0, 1, modifier * 2, modifier * 2 + 1 };
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     int32x4_t       conj = { 1, -1, 1, -1 };
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     offset = offset + (2 * fftLen - 2);
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     /* Init coefficient pointers */
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pCoefA = &pATable[0];
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pCoefB = &pBTable[0];
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     const q31_t    *pCoefAb, *pCoefBb;
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pCoefAb = pCoefA;
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pCoefBb = pCoefB;
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     pIn1 = &pSrc[0];
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     i = fftLen;
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     i = i >> 1;
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     while (i > 0U) {
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31x4_t         in1 = vld1q_s32(pIn1);
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31x4_t         in2 = vldrwq_gather_shifted_offset_s32(pSrc, offset);
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31x4_t         coefA = vldrwq_gather_shifted_offset_s32(pCoefAb, offsetCoef);
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31x4_t         coefB = vldrwq_gather_shifted_offset_s32(pCoefBb, offsetCoef);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 707


 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         /* can we avoid the conjugate here ? */
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #if defined(__CMSIS_GCC_H)
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31x4_t         out = vhaddq_s32(MVE_CMPLX_MULT_FX_AxConjB_S32(in1, coefA),
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                                      vmulq_s32(conj, MVE_CMPLX_MULT_FX_AxB_S32(in2, coefB)));
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #else
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31x4_t         out = vhaddq_s32(MVE_CMPLX_MULT_FX_AxConjB(in1, coefA),
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                                      vmulq_s32(conj, MVE_CMPLX_MULT_FX_AxB(in2, coefB)));
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #endif
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         vst1q_s32(pDst, out);
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         pDst += 4;
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         offsetCoef += modifier * 4;
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         offset -= 4;
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         pIn1 += 4;
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         i -= 1;
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****     }
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** }
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #else
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** void arm_split_rifft_q31(
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t * pSrc,
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         uint32_t fftLen,
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const q31_t * pATable,
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const q31_t * pBTable,
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t * pDst,
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         uint32_t modifier)
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** {       
 21838              		.loc 28 364 1 is_stmt 1 view -0
 21839              		.cfi_startproc
 21840              		@ args = 8, pretend = 0, frame = 16
 21841              		@ frame_needed = 0, uses_anonymous_args = 0
 21842              		.loc 28 364 1 is_stmt 0 view .LVU7993
 21843 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 21844              	.LCFI137:
 21845              		.cfi_def_cfa_offset 36
 21846              		.cfi_offset 4, -36
 21847              		.cfi_offset 5, -32
 21848              		.cfi_offset 6, -28
 21849              		.cfi_offset 7, -24
 21850              		.cfi_offset 8, -20
 21851              		.cfi_offset 9, -16
 21852              		.cfi_offset 10, -12
 21853              		.cfi_offset 11, -8
 21854              		.cfi_offset 14, -4
 21855 0004 85B0     		sub	sp, sp, #20
 21856              	.LCFI138:
 21857              		.cfi_def_cfa_offset 56
 21858 0006 8346     		mov	fp, r0
 21859 0008 0191     		str	r1, [sp, #4]
 21860 000a 0293     		str	r3, [sp, #8]
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t outR, outI;                              /* Temporary variables for output */
 21861              		.loc 28 365 9 is_stmt 1 view .LVU7994
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   const q31_t *pCoefA, *pCoefB;                        /* Temporary pointers for twiddle factors */
 21862              		.loc 28 366 3 view .LVU7995
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t CoefA1, CoefA2, CoefB1;                  /* Temporary variables for twiddle coefficie
 21863              		.loc 28 367 9 view .LVU7996
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 708


 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****         q31_t *pIn1 = &pSrc[0], *pIn2 = &pSrc[2 * fftLen + 1];
 21864              		.loc 28 368 9 view .LVU7997
 21865              	.LVL2729:
 21866              		.loc 28 368 46 is_stmt 0 view .LVU7998
 21867 000c 4FEAC108 		lsl	r8, r1, #3
 21868 0010 08F10408 		add	r8, r8, #4
 21869              		.loc 28 368 34 view .LVU7999
 21870 0014 8044     		add	r8, r8, r0
 21871              	.LVL2730:
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   pCoefA = &pATable[0];
 21872              		.loc 28 370 3 is_stmt 1 view .LVU8000
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   pCoefB = &pBTable[0];
 21873              		.loc 28 371 3 view .LVU8001
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   while (fftLen > 0U)
 21874              		.loc 28 373 3 view .LVU8002
 21875              		.loc 28 373 9 is_stmt 0 view .LVU8003
 21876 0016 8CE0     		b	.L663
 21877              	.LVL2731:
 21878              	.L664:
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   {
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /*
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****        outR = (  pIn[2 * i]             * pATable[2 * i]
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                + pIn[2 * i + 1]         * pATable[2 * i + 1]
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                + pIn[2 * n - 2 * i]     * pBTable[2 * i]
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                - pIn[2 * n - 2 * i + 1] * pBTable[2 * i + 1]);
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****        outI = (  pIn[2 * i + 1]         * pATable[2 * i]
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                - pIn[2 * i]             * pATable[2 * i + 1]
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                - pIn[2 * n - 2 * i]     * pBTable[2 * i + 1]
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****                - pIn[2 * n - 2 * i + 1] * pBTable[2 * i]);
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****       */
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      CoefA1 = *pCoefA++;
 21879              		.loc 28 387 6 is_stmt 1 view .LVU8004
 21880              		.loc 28 387 13 is_stmt 0 view .LVU8005
 21881 0018 1168     		ldr	r1, [r2]
 21882              	.LVL2732:
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      CoefA2 = *pCoefA;
 21883              		.loc 28 388 6 is_stmt 1 view .LVU8006
 21884              		.loc 28 388 13 is_stmt 0 view .LVU8007
 21885 001a 5068     		ldr	r0, [r2, #4]
 21886              	.LVL2733:
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* outR = (pIn[2 * i] * pATable[2 * i] */
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      mult_32x32_keep32_R (outR, *pIn1, CoefA1);
 21887              		.loc 28 391 6 is_stmt 1 view .LVU8008
 21888 001c DBF80030 		ldr	r3, [fp]
 21889              	.LVL2734:
 21890              		.loc 28 391 6 is_stmt 0 view .LVU8009
 21891 0020 DE17     		asrs	r6, r3, #31
 21892 0022 CC17     		asrs	r4, r1, #31
 21893 0024 0394     		str	r4, [sp, #12]
 21894 0026 03FB04FE 		mul	lr, r3, r4
 21895 002a 01FB06EE 		mla	lr, r1, r6, lr
 21896 002e A3FB0145 		umull	r4, r5, r3, r1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 709


 21897 0032 14F10044 		adds	r4, r4, #-2147483648
 21898 0036 4EEB050E 		adc	lr, lr, r5
 21899              	.LVL2735:
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* - pIn[2 * i] * pATable[2 * i + 1] */
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      mult_32x32_keep32_R (outI, *pIn1++, -CoefA2);
 21900              		.loc 28 394 6 is_stmt 1 view .LVU8010
 21901              		.loc 28 394 6 is_stmt 0 view .LVU8011
 21902 003a 4442     		rsbs	r4, r0, #0
 21903 003c E517     		asrs	r5, r4, #31
 21904 003e 03FB05F5 		mul	r5, r3, r5
 21905 0042 04FB0655 		mla	r5, r4, r6, r5
 21906 0046 A3FB0436 		umull	r3, r6, r3, r4
 21907 004a 13F10043 		adds	r3, r3, #-2147483648
 21908 004e 45EB0605 		adc	r5, r5, r6
 21909              	.LVL2736:
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* pIn[2 * i + 1] * pATable[2 * i + 1] */
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      multAcc_32x32_keep32_R (outR, *pIn1, CoefA2);
 21910              		.loc 28 397 6 is_stmt 1 view .LVU8012
 21911 0052 0023     		movs	r3, #0
 21912 0054 DBF80440 		ldr	r4, [fp, #4]
 21913 0058 E717     		asrs	r7, r4, #31
 21914 005a 4FEAE07A 		asr	r10, r0, #31
 21915 005e 04FB0AF9 		mul	r9, r4, r10
 21916 0062 00FB0799 		mla	r9, r0, r7, r9
 21917 0066 A4FB006C 		umull	r6, ip, r4, r0
 21918 006a CC44     		add	ip, ip, r9
 21919 006c 9E19     		adds	r6, r3, r6
 21920 006e 16F10046 		adds	r6, r6, #-2147483648
 21921 0072 4CEB0E0C 		adc	ip, ip, lr
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* pIn[2 * i + 1] * pATable[2 * i] */
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      multAcc_32x32_keep32_R (outI, *pIn1++, CoefA1);
 21922              		.loc 28 400 6 view .LVU8013
 21923 0076 0BF1080B 		add	fp, fp, #8
 21924              	.LVL2737:
 21925              		.loc 28 400 6 is_stmt 0 view .LVU8014
 21926 007a 01FB07F7 		mul	r7, r1, r7
 21927 007e 039E     		ldr	r6, [sp, #12]
 21928 0080 04FB0677 		mla	r7, r4, r6, r7
 21929 0084 A1FB0414 		umull	r1, r4, r1, r4
 21930              	.LVL2738:
 21931              		.loc 28 400 6 view .LVU8015
 21932 0088 2744     		add	r7, r7, r4
 21933 008a 5918     		adds	r1, r3, r1
 21934 008c 11F10041 		adds	r1, r1, #-2147483648
 21935 0090 47EB0505 		adc	r5, r7, r5
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* pIn[2 * n - 2 * i] * pBTable[2 * i] */
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      multAcc_32x32_keep32_R (outR, *pIn2, CoefA2);
 21936              		.loc 28 403 6 is_stmt 1 view .LVU8016
 21937 0094 D8F80070 		ldr	r7, [r8]
 21938 0098 F917     		asrs	r1, r7, #31
 21939 009a 00FB01F9 		mul	r9, r0, r1
 21940 009e 07FB0A99 		mla	r9, r7, r10, r9
 21941 00a2 A0FB074E 		umull	r4, lr, r0, r7
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 710


 21942 00a6 CE44     		add	lr, lr, r9
 21943 00a8 1C19     		adds	r4, r3, r4
 21944 00aa 14F10044 		adds	r4, r4, #-2147483648
 21945 00ae 4EEB0C0C 		adc	ip, lr, ip
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      CoefB1 = *pCoefB;
 21946              		.loc 28 404 6 view .LVU8017
 21947              		.loc 28 404 13 is_stmt 0 view .LVU8018
 21948 00b2 029C     		ldr	r4, [sp, #8]
 21949 00b4 2668     		ldr	r6, [r4]
 21950              	.LVL2739:
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* pIn[2 * n - 2 * i] * pBTable[2 * i + 1] */
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      multSub_32x32_keep32_R (outI, *pIn2--, CoefB1);
 21951              		.loc 28 407 6 is_stmt 1 view .LVU8019
 21952              		.loc 28 407 6 is_stmt 0 view .LVU8020
 21953 00b6 4FEAE67E 		asr	lr, r6, #31
 21954 00ba 07FB0EF4 		mul	r4, r7, lr
 21955 00be 06FB0141 		mla	r1, r6, r1, r4
 21956 00c2 A7FB0674 		umull	r7, r4, r7, r6
 21957 00c6 2144     		add	r1, r1, r4
 21958 00c8 DF1B     		subs	r7, r3, r7
 21959 00ca 65EB0105 		sbc	r5, r5, r1
 21960 00ce 17F10047 		adds	r7, r7, #-2147483648
 21961 00d2 45F10005 		adc	r5, r5, #0
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* pIn[2 * n - 2 * i + 1] * pBTable[2 * i + 1] */
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      multAcc_32x32_keep32_R (outR, *pIn2, CoefB1);
 21962              		.loc 28 410 6 is_stmt 1 view .LVU8021
 21963 00d6 58F8044C 		ldr	r4, [r8, #-4]
 21964 00da E117     		asrs	r1, r4, #31
 21965 00dc 06FB01F7 		mul	r7, r6, r1
 21966 00e0 04FB0E7E 		mla	lr, r4, lr, r7
 21967 00e4 A6FB0467 		umull	r6, r7, r6, r4
 21968              	.LVL2740:
 21969              		.loc 28 410 6 is_stmt 0 view .LVU8022
 21970 00e8 BE44     		add	lr, lr, r7
 21971 00ea 9E19     		adds	r6, r3, r6
 21972 00ec 16F10046 		adds	r6, r6, #-2147483648
 21973 00f0 4EEB0C07 		adc	r7, lr, ip
 21974              	.LVL2741:
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* pIn[2 * n - 2 * i + 1] * pBTable[2 * i] */
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      multAcc_32x32_keep32_R (outI, *pIn2--, CoefA2);
 21975              		.loc 28 413 6 is_stmt 1 view .LVU8023
 21976 00f4 A8F10808 		sub	r8, r8, #8
 21977              	.LVL2742:
 21978              		.loc 28 413 6 is_stmt 0 view .LVU8024
 21979 00f8 00FB01F1 		mul	r1, r0, r1
 21980 00fc 04FB0A11 		mla	r1, r4, r10, r1
 21981 0100 A0FB0404 		umull	r0, r4, r0, r4
 21982              	.LVL2743:
 21983              		.loc 28 413 6 view .LVU8025
 21984 0104 0C44     		add	r4, r4, r1
 21985 0106 1B18     		adds	r3, r3, r0
 21986 0108 13F10043 		adds	r3, r3, #-2147483648
 21987 010c 44EB0505 		adc	r5, r4, r5
 21988              	.LVL2744:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 711


 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* write output */
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      *pDst++ = outR;
 21989              		.loc 28 416 6 is_stmt 1 view .LVU8026
 21990              		.loc 28 416 14 is_stmt 0 view .LVU8027
 21991 0110 0E9B     		ldr	r3, [sp, #56]
 21992 0112 43F8087B 		str	r7, [r3], #8
 21993              	.LVL2745:
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      *pDst++ = outI;
 21994              		.loc 28 417 6 is_stmt 1 view .LVU8028
 21995              		.loc 28 417 14 is_stmt 0 view .LVU8029
 21996 0116 0E99     		ldr	r1, [sp, #56]
 21997 0118 4D60     		str	r5, [r1, #4]
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* update coefficient pointer */
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      pCoefB = pCoefB + (modifier * 2);
 21998              		.loc 28 420 6 is_stmt 1 view .LVU8030
 21999              		.loc 28 420 13 is_stmt 0 view .LVU8031
 22000 011a 029C     		ldr	r4, [sp, #8]
 22001 011c 0F99     		ldr	r1, [sp, #60]
 22002 011e 04EBC101 		add	r1, r4, r1, lsl #3
 22003 0122 0291     		str	r1, [sp, #8]
 22004              	.LVL2746:
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      pCoefA = pCoefA + (modifier * 2 - 1);
 22005              		.loc 28 421 6 is_stmt 1 view .LVU8032
 22006              		.loc 28 421 13 is_stmt 0 view .LVU8033
 22007 0124 0F99     		ldr	r1, [sp, #60]
 22008              	.LVL2747:
 22009              		.loc 28 421 13 view .LVU8034
 22010 0126 02EBC102 		add	r2, r2, r1, lsl #3
 22011              	.LVL2748:
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      /* Decrement loop count */
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****      fftLen--;
 22012              		.loc 28 424 6 is_stmt 1 view .LVU8035
 22013              		.loc 28 424 12 is_stmt 0 view .LVU8036
 22014 012a 0199     		ldr	r1, [sp, #4]
 22015 012c 0139     		subs	r1, r1, #1
 22016 012e 0191     		str	r1, [sp, #4]
 22017              	.LVL2749:
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 22018              		.loc 28 417 11 view .LVU8037
 22019 0130 0E93     		str	r3, [sp, #56]
 22020              	.LVL2750:
 22021              	.L663:
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   {
 22022              		.loc 28 373 9 is_stmt 1 view .LVU8038
 22023 0132 019B     		ldr	r3, [sp, #4]
 22024 0134 002B     		cmp	r3, #0
 22025 0136 7FF46FAF 		bne	.L664
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   }
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** }
 22026              		.loc 28 427 1 is_stmt 0 view .LVU8039
 22027 013a 05B0     		add	sp, sp, #20
 22028              	.LCFI139:
 22029              		.cfi_def_cfa_offset 36
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 712


 22030              		@ sp needed
 22031 013c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 22032              		.loc 28 427 1 view .LVU8040
 22033              		.cfi_endproc
 22034              	.LFE199:
 22036              		.section	.text.arm_rfft_q31,"ax",%progbits
 22037              		.align	1
 22038              		.global	arm_rfft_q31
 22039              		.syntax unified
 22040              		.thumb
 22041              		.thumb_func
 22043              	arm_rfft_q31:
 22044              	.LVL2751:
 22045              	.LFB197:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 22046              		.loc 28 87 1 is_stmt 1 view -0
 22047              		.cfi_startproc
 22048              		@ args = 0, pretend = 0, frame = 0
 22049              		@ frame_needed = 0, uses_anonymous_args = 0
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 22050              		.loc 28 87 1 is_stmt 0 view .LVU8042
 22051 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 22052              	.LCFI140:
 22053              		.cfi_def_cfa_offset 24
 22054              		.cfi_offset 4, -24
 22055              		.cfi_offset 5, -20
 22056              		.cfi_offset 6, -16
 22057              		.cfi_offset 7, -12
 22058              		.cfi_offset 8, -8
 22059              		.cfi_offset 14, -4
 22060 0004 82B0     		sub	sp, sp, #8
 22061              	.LCFI141:
 22062              		.cfi_def_cfa_offset 32
 22063 0006 0446     		mov	r4, r0
 22064 0008 8846     		mov	r8, r1
 22065 000a 1546     		mov	r5, r2
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #endif
 22066              		.loc 28 91 3 is_stmt 1 view .LVU8043
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** #endif
 22067              		.loc 28 91 32 is_stmt 0 view .LVU8044
 22068 000c 4769     		ldr	r7, [r0, #20]
 22069              	.LVL2752:
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 22070              		.loc 28 93 9 is_stmt 1 view .LVU8045
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 22071              		.loc 28 93 24 is_stmt 0 view .LVU8046
 22072 000e 0668     		ldr	r6, [r0]
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 22073              		.loc 28 93 18 view .LVU8047
 22074 0010 7608     		lsrs	r6, r6, #1
 22075              	.LVL2753:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   {
 22076              		.loc 28 96 3 is_stmt 1 view .LVU8048
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   {
 22077              		.loc 28 96 8 is_stmt 0 view .LVU8049
 22078 0012 0279     		ldrb	r2, [r0, #4]	@ zero_extendqisi2
 22079              	.LVL2754:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 713


  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   {
 22080              		.loc 28 96 6 view .LVU8050
 22081 0014 012A     		cmp	r2, #1
 22082 0016 0FD0     		beq	.L670
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 22083              		.loc 28 111 6 is_stmt 1 view .LVU8051
 22084 0018 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 22085 001a 3846     		mov	r0, r7
 22086              	.LVL2755:
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 22087              		.loc 28 111 6 is_stmt 0 view .LVU8052
 22088 001c FFF7FEFF 		bl	arm_cfft_q31
 22089              	.LVL2756:
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   }
 22090              		.loc 28 114 6 is_stmt 1 view .LVU8053
 22091 0020 A368     		ldr	r3, [r4, #8]
 22092 0022 0193     		str	r3, [sp, #4]
 22093 0024 0095     		str	r5, [sp]
 22094 0026 2369     		ldr	r3, [r4, #16]
 22095 0028 E268     		ldr	r2, [r4, #12]
 22096 002a 3146     		mov	r1, r6
 22097 002c 4046     		mov	r0, r8
 22098 002e FFF7FEFF 		bl	arm_split_rfft_q31
 22099              	.LVL2757:
 22100              	.L666:
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 22101              		.loc 28 117 1 is_stmt 0 view .LVU8054
 22102 0032 02B0     		add	sp, sp, #8
 22103              	.LCFI142:
 22104              		.cfi_remember_state
 22105              		.cfi_def_cfa_offset 24
 22106              		@ sp needed
 22107 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 22108              	.LVL2758:
 22109              	.L670:
 22110              	.LCFI143:
 22111              		.cfi_restore_state
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 22112              		.loc 28 99 6 is_stmt 1 view .LVU8055
 22113 0038 8368     		ldr	r3, [r0, #8]
 22114 003a 0193     		str	r3, [sp, #4]
 22115 003c 0095     		str	r5, [sp]
 22116 003e 0369     		ldr	r3, [r0, #16]
 22117 0040 C268     		ldr	r2, [r0, #12]
 22118 0042 3146     		mov	r1, r6
 22119              	.LVL2759:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 22120              		.loc 28 99 6 is_stmt 0 view .LVU8056
 22121 0044 4046     		mov	r0, r8
 22122              	.LVL2760:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 22123              		.loc 28 99 6 view .LVU8057
 22124 0046 FFF7FEFF 		bl	arm_split_rifft_q31
 22125              	.LVL2761:
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c **** 
 22126              		.loc 28 102 6 is_stmt 1 view .LVU8058
 22127 004a 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 714


 22128 004c 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 22129 004e 2946     		mov	r1, r5
 22130 0050 3846     		mov	r0, r7
 22131 0052 FFF7FEFF 		bl	arm_cfft_q31
 22132              	.LVL2762:
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_q31.c ****   }
 22133              		.loc 28 104 6 view .LVU8059
 22134 0056 2368     		ldr	r3, [r4]
 22135 0058 2A46     		mov	r2, r5
 22136 005a 0121     		movs	r1, #1
 22137 005c 2846     		mov	r0, r5
 22138 005e FFF7FEFF 		bl	arm_shift_q31
 22139              	.LVL2763:
 22140 0062 E6E7     		b	.L666
 22141              		.cfi_endproc
 22142              	.LFE197:
 22144              		.section	.text.arm_dct4_q31,"ax",%progbits
 22145              		.align	1
 22146              		.global	arm_dct4_q31
 22147              		.syntax unified
 22148              		.thumb
 22149              		.thumb_func
 22151              	arm_dct4_q31:
 22152              	.LVL2764:
 22153              	.LFB190:
 22154              		.file 29 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * Title:        arm_dct4_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * Description:  Processing function of DCT4 & IDCT4 Q31
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** /**
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 715


  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   @addtogroup DCT4_IDCT4
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   @{
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   @brief         Processing function for the Q31 DCT4/IDCT4.
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   @param[in]     S             points to an instance of the Q31 DCT4 structure.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   @param[in]     pState        points to state buffer.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   @param[in,out] pInlineBuffer points to the in-place input and output buffer.
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   @return        none
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   @par           Input an output formats
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****                    Input samples need to be downscaled by 1 bit to avoid saturations in the Q31 DCT
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****                    as the conversion from DCT2 to DCT4 involves one subtraction.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****                    Internally inputs are downscaled in the RFFT process function to avoid overflows
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****                    Number of bits downscaled, depends on the size of the transform.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****                    The input and output formats for different DCT sizes and number of bits to upsca
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****                    mentioned in the table below:
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****                    \image html dct4FormatsQ31Table.gif
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** void arm_dct4_q31(
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   const arm_dct4_instance_q31 * S,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****         q31_t * pState,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****         q31_t * pInlineBuffer)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** {
 22155              		.loc 29 58 1 view -0
 22156              		.cfi_startproc
 22157              		@ args = 0, pretend = 0, frame = 0
 22158              		@ frame_needed = 0, uses_anonymous_args = 0
 22159              		.loc 29 58 1 is_stmt 0 view .LVU8061
 22160 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 22161              	.LCFI144:
 22162              		.cfi_def_cfa_offset 24
 22163              		.cfi_offset 4, -24
 22164              		.cfi_offset 5, -20
 22165              		.cfi_offset 6, -16
 22166              		.cfi_offset 7, -12
 22167              		.cfi_offset 8, -8
 22168              		.cfi_offset 14, -4
 22169 0004 0546     		mov	r5, r0
 22170 0006 0E46     		mov	r6, r1
 22171 0008 1446     		mov	r4, r2
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   const q31_t *weights = S->pTwiddle;                  /* Pointer to the Weights table */
 22172              		.loc 29 59 3 is_stmt 1 view .LVU8062
 22173              		.loc 29 59 16 is_stmt 0 view .LVU8063
 22174 000a 8768     		ldr	r7, [r0, #8]
 22175              	.LVL2765:
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   const q31_t *cosFact = S->pCosFactor;                /* Pointer to the cos factors table */
 22176              		.loc 29 60 3 is_stmt 1 view .LVU8064
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****         q31_t *pS1, *pS2, *pbuff;                      /* Temporary pointers for input buffer and p
 22177              		.loc 29 61 9 view .LVU8065
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****         q31_t in;                                      /* Temporary variable */
 22178              		.loc 29 62 9 view .LVU8066
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****         uint32_t i;                                    /* Loop counter */
 22179              		.loc 29 63 9 view .LVU8067
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 716


  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* DCT4 computation involves DCT2 (which is calculated using RFFT)
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    * along with some pre-processing and post-processing.
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    * Computational procedure is explained as follows:
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    * (a) Pre-processing involves multiplying input with cos factor,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *     r(n) = 2 * u(n) * cos(pi*(2*n+1)/(4*n))
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *              where,
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *                 r(n) -- output of preprocessing
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *                 u(n) -- input to preprocessing(actual Source buffer)
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    * (b) Calculation of DCT2 using FFT is divided into three steps:
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *                  Step1: Re-ordering of even and odd elements of input.
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *                  Step2: Calculating FFT of the re-ordered input.
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *                  Step3: Taking the real part of the product of FFT output and weights.
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    * (c) Post-processing - DCT4 can be obtained from DCT2 output using the following equation:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *                   Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *                        where,
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *                           Y4 -- DCT4 output,   Y2 -- DCT2 output
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    * (d) Multiplying the output with the normalizing factor sqrt(2/N).
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /*-------- Pre-processing ------------*/
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Multiplying input with cos factor i.e. r(n) = 2 * x(n) * cos(pi*(2*n+1)/(4*n)) */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   arm_mult_q31 (pInlineBuffer, cosFact, pInlineBuffer, S->N);
 22180              		.loc 29 87 3 view .LVU8068
 22181 000c 0388     		ldrh	r3, [r0]
 22182 000e C168     		ldr	r1, [r0, #12]
 22183              	.LVL2766:
 22184              		.loc 29 87 3 is_stmt 0 view .LVU8069
 22185 0010 1046     		mov	r0, r2
 22186              	.LVL2767:
 22187              		.loc 29 87 3 view .LVU8070
 22188 0012 FFF7FEFF 		bl	arm_mult_q31
 22189              	.LVL2768:
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   arm_shift_q31 (pInlineBuffer, 1, pInlineBuffer, S->N);
 22190              		.loc 29 88 3 is_stmt 1 view .LVU8071
 22191 0016 2B88     		ldrh	r3, [r5]
 22192 0018 2246     		mov	r2, r4
 22193 001a 0121     		movs	r1, #1
 22194 001c 2046     		mov	r0, r4
 22195 001e FFF7FEFF 		bl	arm_shift_q31
 22196              	.LVL2769:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* ----------------------------------------------------------------
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    * Step1: Re-ordering of even and odd elements as
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *             pState[i] =  pInlineBuffer[2*i] and
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *             pState[N-i-1] = pInlineBuffer[2*i+1] where i = 0 to N/2
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    ---------------------------------------------------------------------*/
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pS1 initialized to pState */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pS1 = pState;
 22197              		.loc 29 97 3 view .LVU8072
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pS2 initialized to pState+N-1, so that it points to the end of the state buffer */
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pS2 = pState + (S->N - 1U);
 22198              		.loc 29 100 3 view .LVU8073
 22199              		.loc 29 100 20 is_stmt 0 view .LVU8074
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 717


 22200 0022 2888     		ldrh	r0, [r5]
 22201              		.loc 29 100 16 view .LVU8075
 22202 0024 00F18040 		add	r0, r0, #1073741824
 22203 0028 0138     		subs	r0, r0, #1
 22204              		.loc 29 100 7 view .LVU8076
 22205 002a 06EB8000 		add	r0, r6, r0, lsl #2
 22206              	.LVL2770:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to input buffer */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 22207              		.loc 29 103 3 is_stmt 1 view .LVU8077
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter to N/2 >> 2 for loop unrolling by 4 */
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   i = S->Nby2 >> 2U;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   do
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   {
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Re-ordering of even and odd elements */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* pState[i] =  pInlineBuffer[2*i] */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pS1++ = *pbuff++;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* pState[N-i-1] = pInlineBuffer[2*i+1] */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pS2-- = *pbuff++;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pS1++ = *pbuff++;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pS2-- = *pbuff++;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pS1++ = *pbuff++;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pS2-- = *pbuff++;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pS1++ = *pbuff++;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pS2-- = *pbuff++;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Decrement loop counter */
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     i--;
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   } while (i > 0U);
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to input buffer */
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pS1 initialized to pState */
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pS1 = pState;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter to N/4 instead of N for loop unrolling */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   i = S->N >> 2U;
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Processing with loop unrolling 4 times as N is always multiple of 4.
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    * Compute 4 outputs at a time */
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   do
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   {
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Writing the re-ordered output back to inplace input buffer */
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = *pS1++;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = *pS1++;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 718


 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = *pS1++;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = *pS1++;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     i--;
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   } while (i > 0U);
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* ---------------------------------------------------------
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *     Step2: Calculate RFFT for N-point input
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    * ---------------------------------------------------------- */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   arm_rfft_q31 (S->pRfft, pInlineBuffer, pState);
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /*----------------------------------------------------------------------
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *  Step3: Multiply the FFT output with the weights.
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *----------------------------------------------------------------------*/
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   arm_cmplx_mult_cmplx_q31 (pState, weights, pState, S->N);
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* The output of complex multiplication is in 3.29 format.
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    * Hence changing the format of N (i.e. 2*N elements) complex numbers to 1.31 format by shifting 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   arm_shift_q31 (pState, 2, pState, S->N * 2);
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* ----------- Post-processing ---------- */
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* DCT-IV can be obtained from DCT-II by the equation,
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *       Hence, Y4(0) = Y2(0)/2  */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Getting only real part from the output and Converting to DCT-IV */
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter to N >> 2 for loop unrolling by 4 */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   i = (S->N - 1U) >> 2U;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to input buffer. */
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pS1 initialized to pState */
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pS1 = pState;
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   in = *pS1++ >> 1U;
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* input buffer acts as inplace, so output values are stored in the input itself. */
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   *pbuff++ = in;
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pState pointer is incremented twice as the real values are located alternatively in the array 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pS1++;
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   do
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   {
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* pState pointer (pS1) is incremented twice as the real values are located alternatively in th
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     in = *pS1++ - in;
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = in;
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* points to the next real value */
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     pS1++;
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 719


 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     in = *pS1++ - in;
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = in;
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     pS1++;
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     in = *pS1++ - in;
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = in;
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     pS1++;
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     in = *pS1++ - in;
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = in;
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     pS1++;
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     i--;
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   } while (i > 0U);
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    ** No loop unrolling is used. */
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   i = (S->N - 1U) % 0x4U;
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   while (i > 0U)
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   {
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* pState pointer (pS1) is incremented twice as the real values are located alternatively in th
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     in = *pS1++ - in;
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = in;
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* points to the next real value */
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     pS1++;
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Decrement loop counter */
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     i--;
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   }
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /*------------ Normalizing the output by multiplying with the normalizing factor ----------*/
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter to N/4 instead of N for loop unrolling */
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   i = S->N >> 2U;
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to the pInlineBuffer(now contains the output values) */
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Processing with loop unrolling 4 times as N is always multiple of 4.  Compute 4 outputs at a t
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   do
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   {
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     in = *pbuff;
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     in = *pbuff;
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     in = *pbuff;
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     in = *pbuff;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 720


 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Decrement loop counter */
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     i--;
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   } while (i > 0U);
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** #else
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter to N/2 */
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   i = S->Nby2;
 22208              		.loc 29 274 3 view .LVU8078
 22209              		.loc 29 274 8 is_stmt 0 view .LVU8079
 22210 002e B5F80280 		ldrh	r8, [r5, #2]
 22211              	.LVL2771:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 22212              		.loc 29 103 9 view .LVU8080
 22213 0032 2346     		mov	r3, r4
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 22214              		.loc 29 97 7 view .LVU8081
 22215 0034 B646     		mov	lr, r6
 22216              	.LVL2772:
 22217              	.L672:
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   do
 22218              		.loc 29 276 3 is_stmt 1 discriminator 1 view .LVU8082
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   {
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Re-ordering of even and odd elements */
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* pState[i] =  pInlineBuffer[2*i] */
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pS1++ = *pbuff++;
 22219              		.loc 29 280 5 discriminator 1 view .LVU8083
 22220              		.loc 29 280 14 is_stmt 0 discriminator 1 view .LVU8084
 22221 0036 1968     		ldr	r1, [r3]
 22222              		.loc 29 280 12 discriminator 1 view .LVU8085
 22223 0038 CEF80010 		str	r1, [lr]
 22224 003c 0EF1040E 		add	lr, lr, #4
 22225              	.LVL2773:
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* pState[N-i-1] = pInlineBuffer[2*i+1] */
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pS2-- = *pbuff++;
 22226              		.loc 29 282 5 is_stmt 1 discriminator 1 view .LVU8086
 22227              		.loc 29 282 5 is_stmt 0 discriminator 1 view .LVU8087
 22228 0040 0146     		mov	r1, r0
 22229              		.loc 29 282 9 discriminator 1 view .LVU8088
 22230 0042 0438     		subs	r0, r0, #4
 22231              	.LVL2774:
 22232              		.loc 29 282 14 discriminator 1 view .LVU8089
 22233 0044 5A68     		ldr	r2, [r3, #4]
 22234 0046 0833     		adds	r3, r3, #8
 22235              	.LVL2775:
 22236              		.loc 29 282 12 discriminator 1 view .LVU8090
 22237 0048 0A60     		str	r2, [r1]
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     i--;
 22238              		.loc 29 285 5 is_stmt 1 discriminator 1 view .LVU8091
 22239              	.LVL2776:
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   } while (i > 0U);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 721


 22240              		.loc 29 286 11 discriminator 1 view .LVU8092
 22241              		.loc 29 286 3 is_stmt 0 discriminator 1 view .LVU8093
 22242 004a B8F10108 		subs	r8, r8, #1
 22243              	.LVL2777:
 22244              		.loc 29 286 3 discriminator 1 view .LVU8094
 22245 004e F2D1     		bne	.L672
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to input buffer */
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 22246              		.loc 29 289 3 is_stmt 1 view .LVU8095
 22247              	.LVL2778:
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pS1 initialized to pState */
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pS1 = pState;
 22248              		.loc 29 292 3 view .LVU8096
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter */
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   i = S->N;
 22249              		.loc 29 295 3 view .LVU8097
 22250              		.loc 29 295 8 is_stmt 0 view .LVU8098
 22251 0050 2888     		ldrh	r0, [r5]
 22252              	.LVL2779:
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 22253              		.loc 29 289 9 view .LVU8099
 22254 0052 2146     		mov	r1, r4
 22255              	.LVL2780:
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 22256              		.loc 29 292 7 view .LVU8100
 22257 0054 3246     		mov	r2, r6
 22258              	.LVL2781:
 22259              	.L673:
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   do
 22260              		.loc 29 297 3 is_stmt 1 discriminator 1 view .LVU8101
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   {
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Writing the re-ordered output back to inplace input buffer */
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = *pS1++;
 22261              		.loc 29 300 5 discriminator 1 view .LVU8102
 22262              		.loc 29 300 5 is_stmt 0 discriminator 1 view .LVU8103
 22263 0056 8C46     		mov	ip, r1
 22264              		.loc 29 300 11 discriminator 1 view .LVU8104
 22265 0058 0431     		adds	r1, r1, #4
 22266              	.LVL2782:
 22267              		.loc 29 300 16 discriminator 1 view .LVU8105
 22268 005a 1368     		ldr	r3, [r2]
 22269 005c 0432     		adds	r2, r2, #4
 22270              	.LVL2783:
 22271              		.loc 29 300 14 discriminator 1 view .LVU8106
 22272 005e CCF80030 		str	r3, [ip]
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     i--;
 22273              		.loc 29 303 5 is_stmt 1 discriminator 1 view .LVU8107
 22274              	.LVL2784:
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   } while (i > 0U);
 22275              		.loc 29 304 11 discriminator 1 view .LVU8108
 22276              		.loc 29 304 3 is_stmt 0 discriminator 1 view .LVU8109
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 722


 22277 0062 0138     		subs	r0, r0, #1
 22278              	.LVL2785:
 22279              		.loc 29 304 3 discriminator 1 view .LVU8110
 22280 0064 F7D1     		bne	.L673
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* ---------------------------------------------------------
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *     Step2: Calculate RFFT for N-point input
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    * ---------------------------------------------------------- */
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   arm_rfft_q31 (S->pRfft, pInlineBuffer, pState);
 22281              		.loc 29 311 3 is_stmt 1 view .LVU8111
 22282 0066 3246     		mov	r2, r6
 22283              	.LVL2786:
 22284              		.loc 29 311 3 is_stmt 0 view .LVU8112
 22285 0068 2146     		mov	r1, r4
 22286              	.LVL2787:
 22287              		.loc 29 311 3 view .LVU8113
 22288 006a 2869     		ldr	r0, [r5, #16]
 22289              	.LVL2788:
 22290              		.loc 29 311 3 view .LVU8114
 22291 006c FFF7FEFF 		bl	arm_rfft_q31
 22292              	.LVL2789:
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /*----------------------------------------------------------------------
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *  Step3: Multiply the FFT output with the weights.
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *----------------------------------------------------------------------*/
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   arm_cmplx_mult_cmplx_q31 (pState, weights, pState, S->N);
 22293              		.loc 29 316 3 is_stmt 1 view .LVU8115
 22294 0070 2B88     		ldrh	r3, [r5]
 22295 0072 3246     		mov	r2, r6
 22296 0074 3946     		mov	r1, r7
 22297 0076 3046     		mov	r0, r6
 22298 0078 FFF7FEFF 		bl	arm_cmplx_mult_cmplx_q31
 22299              	.LVL2790:
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* The output of complex multiplication is in 3.29 format.
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    * Hence changing the format of N (i.e. 2*N elements) complex numbers to 1.31 format by shifting 
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   arm_shift_q31(pState, 2, pState, S->N * 2);
 22300              		.loc 29 320 3 view .LVU8116
 22301              		.loc 29 320 37 is_stmt 0 view .LVU8117
 22302 007c 2B88     		ldrh	r3, [r5]
 22303              		.loc 29 320 3 view .LVU8118
 22304 007e 5B00     		lsls	r3, r3, #1
 22305 0080 3246     		mov	r2, r6
 22306 0082 0221     		movs	r1, #2
 22307 0084 3046     		mov	r0, r6
 22308 0086 FFF7FEFF 		bl	arm_shift_q31
 22309              	.LVL2791:
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* ----------- Post-processing ---------- */
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* DCT-IV can be obtained from DCT-II by the equation,
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****    *       Hence, Y4(0) = Y2(0)/2  */
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Getting only real part from the output and Converting to DCT-IV */
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to input buffer. */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 723


 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 22310              		.loc 29 329 3 is_stmt 1 view .LVU8119
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pS1 initialized to pState */
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pS1 = pState;
 22311              		.loc 29 332 3 view .LVU8120
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   in = *pS1++ >> 1U;
 22312              		.loc 29 335 3 view .LVU8121
 22313              		.loc 29 335 8 is_stmt 0 view .LVU8122
 22314 008a 56F8081B 		ldr	r1, [r6], #8
 22315              	.LVL2792:
 22316              		.loc 29 335 6 view .LVU8123
 22317 008e 4910     		asrs	r1, r1, #1
 22318              	.LVL2793:
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* input buffer acts as inplace, so output values are stored in the input itself. */
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   *pbuff++ = in;
 22319              		.loc 29 337 3 is_stmt 1 view .LVU8124
 22320              		.loc 29 337 9 is_stmt 0 view .LVU8125
 22321 0090 2346     		mov	r3, r4
 22322              	.LVL2794:
 22323              		.loc 29 337 12 view .LVU8126
 22324 0092 43F8041B 		str	r1, [r3], #4
 22325              	.LVL2795:
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pState pointer is incremented twice as the real values are located alternatively in the array 
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pS1++;
 22326              		.loc 29 340 3 is_stmt 1 view .LVU8127
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter */
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   i = (S->N - 1U);
 22327              		.loc 29 343 3 view .LVU8128
 22328              		.loc 29 343 9 is_stmt 0 view .LVU8129
 22329 0096 2A88     		ldrh	r2, [r5]
 22330              		.loc 29 343 5 view .LVU8130
 22331 0098 013A     		subs	r2, r2, #1
 22332              	.LVL2796:
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   while (i > 0U)
 22333              		.loc 29 345 3 is_stmt 1 view .LVU8131
 22334              		.loc 29 345 9 is_stmt 0 view .LVU8132
 22335 009a 05E0     		b	.L674
 22336              	.LVL2797:
 22337              	.L675:
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   {
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* pState pointer (pS1) is incremented twice as the real values are located alternatively in th
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     in = *pS1++ - in;
 22338              		.loc 29 349 5 is_stmt 1 view .LVU8133
 22339              		.loc 29 349 10 is_stmt 0 view .LVU8134
 22340 009c 56F8080B 		ldr	r0, [r6], #8
 22341              	.LVL2798:
 22342              		.loc 29 349 8 view .LVU8135
 22343 00a0 411A     		subs	r1, r0, r1
 22344              	.LVL2799:
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = in;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 724


 22345              		.loc 29 350 5 is_stmt 1 view .LVU8136
 22346              		.loc 29 350 14 is_stmt 0 view .LVU8137
 22347 00a2 43F8041B 		str	r1, [r3], #4
 22348              	.LVL2800:
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* points to the next real value */
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     pS1++;
 22349              		.loc 29 353 5 is_stmt 1 view .LVU8138
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Decrement loop counter */
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     i--;
 22350              		.loc 29 356 5 view .LVU8139
 22351              		.loc 29 356 6 is_stmt 0 view .LVU8140
 22352 00a6 013A     		subs	r2, r2, #1
 22353              	.LVL2801:
 22354              	.L674:
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   {
 22355              		.loc 29 345 9 is_stmt 1 view .LVU8141
 22356 00a8 002A     		cmp	r2, #0
 22357 00aa F7D1     		bne	.L675
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   }
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /*------------ Normalizing the output by multiplying with the normalizing factor ----------*/
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* Initializing loop counter */
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   i = S->N;
 22358              		.loc 29 362 3 view .LVU8142
 22359              		.loc 29 362 8 is_stmt 0 view .LVU8143
 22360 00ac 2888     		ldrh	r0, [r5]
 22361              	.LVL2802:
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to the pInlineBuffer (now contains the output values) */
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 22362              		.loc 29 365 3 is_stmt 1 view .LVU8144
 22363              	.L676:
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   do
 22364              		.loc 29 367 3 discriminator 1 view .LVU8145
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   {
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     in = *pbuff;
 22365              		.loc 29 370 5 discriminator 1 view .LVU8146
 22366              		.loc 29 370 8 is_stmt 0 discriminator 1 view .LVU8147
 22367 00ae 2368     		ldr	r3, [r4]
 22368              	.LVL2803:
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
 22369              		.loc 29 371 5 is_stmt 1 discriminator 1 view .LVU8148
 22370              		.loc 29 371 27 is_stmt 0 discriminator 1 view .LVU8149
 22371 00b0 DE17     		asrs	r6, r3, #31
 22372              		.loc 29 371 41 discriminator 1 view .LVU8150
 22373 00b2 6A68     		ldr	r2, [r5, #4]
 22374 00b4 D117     		asrs	r1, r2, #31
 22375              		.loc 29 371 38 discriminator 1 view .LVU8151
 22376 00b6 03FB01F1 		mul	r1, r3, r1
 22377 00ba 02FB0611 		mla	r1, r2, r6, r1
 22378 00be A3FB0232 		umull	r3, r2, r3, r2
 22379              	.LVL2804:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 725


 22380              		.loc 29 371 38 discriminator 1 view .LVU8152
 22381 00c2 1144     		add	r1, r1, r2
 22382              		.loc 29 371 54 discriminator 1 view .LVU8153
 22383 00c4 DB0F     		lsrs	r3, r3, #31
 22384 00c6 43EA4103 		orr	r3, r3, r1, lsl #1
 22385              		.loc 29 371 14 discriminator 1 view .LVU8154
 22386 00ca 2360     		str	r3, [r4]
 22387              	.LVL2805:
 22388              		.loc 29 371 14 discriminator 1 view .LVU8155
 22389 00cc 0434     		adds	r4, r4, #4
 22390              	.LVL2806:
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     /* Decrement loop counter */
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****     i--;
 22391              		.loc 29 374 5 is_stmt 1 discriminator 1 view .LVU8156
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c ****   } while (i > 0U);
 22392              		.loc 29 375 11 discriminator 1 view .LVU8157
 22393              		.loc 29 375 3 is_stmt 0 discriminator 1 view .LVU8158
 22394 00ce 0138     		subs	r0, r0, #1
 22395              	.LVL2807:
 22396              		.loc 29 375 3 discriminator 1 view .LVU8159
 22397 00d0 EDD1     		bne	.L676
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** 
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_q31.c **** }
 22398              		.loc 29 379 1 view .LVU8160
 22399 00d2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 22400              		.loc 29 379 1 view .LVU8161
 22401              		.cfi_endproc
 22402              	.LFE190:
 22404              		.section	.text.arm_rfft_init_q15,"ax",%progbits
 22405              		.align	1
 22406              		.global	arm_rfft_init_q15
 22407              		.syntax unified
 22408              		.thumb
 22409              		.thumb_func
 22411              	arm_rfft_init_q15:
 22412              	.LVL2808:
 22413              	.LFB201:
 22414              		.file 30 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * Title:        arm_rfft_init_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * Description:  RFFT & RIFFT Q15 initialisation function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 726


  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #include "arm_const_structs.h"
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** /**
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****   @addtogroup RealFFT
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****   @{
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  */
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** /**
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****   @brief         Initialization function for the Q15 RFFT/RIFFT.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****   @param[in,out] S              points to an instance of the Q15 RFFT/RIFFT structure
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****   @param[in]     fftLenReal     length of the FFT
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****   @param[in]     ifftFlagR      flag that selects transform direction
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    - value = 0: forward transform
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    - value = 1: inverse transform
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    - value = 0: disables bit reversal of output
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    - value = 1: enables bit reversal of output
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****   @return        execution status
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLenReal</code> is not a supported leng
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****   @par           Details
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    The parameter <code>fftLenReal</code> specifies length of RFFT/RIFFT Process.
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****   @par
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    The parameter <code>ifftFlagR</code> controls whether a forward or inverse trans
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****   @par
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    The parameter <code>bitReverseFlag</code> controls whether output is in normal o
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    Set(=1) bitReverseFlag for output to be in normal order otherwise output is in b
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****   @par
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                    This function also initializes Twiddle factor table.
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****  */
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** arm_status arm_rfft_init_q15(
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     arm_rfft_instance_q15 * S,
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     uint32_t fftLenReal,
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     uint32_t ifftFlagR,
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     uint32_t bitReverseFlag)
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** {
 22415              		.loc 30 70 1 is_stmt 1 view -0
 22416              		.cfi_startproc
 22417              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 727


 22418              		@ frame_needed = 0, uses_anonymous_args = 0
 22419              		@ link register save eliminated.
 22420              		.loc 30 70 1 is_stmt 0 view .LVU8163
 22421 0000 10B4     		push	{r4}
 22422              	.LCFI145:
 22423              		.cfi_def_cfa_offset 4
 22424              		.cfi_offset 4, -4
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****      /*  Initialise the default arm status */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     arm_status status = ARM_MATH_ARGUMENT_ERROR;
 22425              		.loc 30 72 5 is_stmt 1 view .LVU8164
 22426              	.LVL2809:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALLOW_TABLES)
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_REALCOEF_Q1
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     /*  Initialise the default arm status */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     status = ARM_MATH_SUCCESS;
 22427              		.loc 30 79 5 view .LVU8165
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     /*  Initialize the Real FFT length */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     S->fftLenReal = (uint16_t) fftLenReal;
 22428              		.loc 30 82 5 view .LVU8166
 22429 0002 89B2     		uxth	r1, r1
 22430              	.LVL2810:
 22431              		.loc 30 82 19 is_stmt 0 view .LVU8167
 22432 0004 0160     		str	r1, [r0]
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     /*  Initialize the Twiddle coefficientA pointer */
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     S->pTwiddleAReal = (q15_t *) realCoefAQ15;
 22433              		.loc 30 85 5 is_stmt 1 view .LVU8168
 22434              		.loc 30 85 22 is_stmt 0 view .LVU8169
 22435 0006 334C     		ldr	r4, .L699
 22436 0008 C460     		str	r4, [r0, #12]
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     /*  Initialize the Twiddle coefficientB pointer */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     S->pTwiddleBReal = (q15_t *) realCoefBQ15;
 22437              		.loc 30 88 5 is_stmt 1 view .LVU8170
 22438              		.loc 30 88 22 is_stmt 0 view .LVU8171
 22439 000a 334C     		ldr	r4, .L699+4
 22440 000c 0461     		str	r4, [r0, #16]
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     /*  Initialize the Flag for selection of RFFT or RIFFT */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     S->ifftFlagR = (uint8_t) ifftFlagR;
 22441              		.loc 30 91 5 is_stmt 1 view .LVU8172
 22442              		.loc 30 91 18 is_stmt 0 view .LVU8173
 22443 000e 0271     		strb	r2, [r0, #4]
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     /*  Initialize the Flag for calculation Bit reversal or not */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     S->bitReverseFlagR = (uint8_t) bitReverseFlag;
 22444              		.loc 30 94 5 is_stmt 1 view .LVU8174
 22445              		.loc 30 94 24 is_stmt 0 view .LVU8175
 22446 0010 4371     		strb	r3, [r0, #5]
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     /*  Initialization of coef modifier depending on the FFT length */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     switch (S->fftLenReal)
 22447              		.loc 30 97 5 is_stmt 1 view .LVU8176
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 728


 22448 0012 B1F5007F 		cmp	r1, #512
 22449 0016 46D0     		beq	.L679
 22450 0018 0CD9     		bls	.L693
 22451 001a B1F5805F 		cmp	r1, #4096
 22452 001e 36D0     		beq	.L687
 22453 0020 26D9     		bls	.L694
 22454 0022 B1F5005F 		cmp	r1, #8192
 22455 0026 51D1     		bne	.L691
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     {
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     case 8192U:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         S->twidCoefRModifier = 1U;
 22456              		.loc 30 101 9 view .LVU8177
 22457              		.loc 30 101 30 is_stmt 0 view .LVU8178
 22458 0028 0123     		movs	r3, #1
 22459              	.LVL2811:
 22460              		.loc 30 101 30 view .LVU8179
 22461 002a 8360     		str	r3, [r0, #8]
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            status=arm_cfft_init_q15(&(S->cfftInst),4096);
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            if (status != ARM_MATH_SUCCESS)
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            {
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                return(status);
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            }
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #else
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****           S->pCfft = &arm_cfft_sR_q15_len4096;
 22462              		.loc 30 110 11 is_stmt 1 view .LVU8180
 22463              		.loc 30 110 20 is_stmt 0 view .LVU8181
 22464 002c 2B4B     		ldr	r3, .L699+8
 22465 002e 4361     		str	r3, [r0, #20]
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         break;
 22466              		.loc 30 112 9 is_stmt 1 view .LVU8182
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22467              		.loc 30 79 12 is_stmt 0 view .LVU8183
 22468 0030 0020     		movs	r0, #0
 22469              	.LVL2812:
 22470              		.loc 30 112 9 view .LVU8184
 22471 0032 1AE0     		b	.L685
 22472              	.LVL2813:
 22473              	.L693:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     {
 22474              		.loc 30 97 5 view .LVU8185
 22475 0034 8029     		cmp	r1, #128
 22476 0036 3CD0     		beq	.L681
 22477 0038 08D9     		bls	.L695
 22478 003a B1F5807F 		cmp	r1, #256
 22479 003e 12D1     		bne	.L696
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     case 4096U:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         S->twidCoefRModifier = 2U;
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            status=arm_cfft_init_q15(&(S->cfftInst),2048);
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            if (status != ARM_MATH_SUCCESS)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 729


 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            {
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                return(status);
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            }
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #else
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            S->pCfft = &arm_cfft_sR_q15_len2048;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         break;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     case 2048U:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         S->twidCoefRModifier = 4U;
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            status=arm_cfft_init_q15(&(S->cfftInst),1024);
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            if (status != ARM_MATH_SUCCESS)
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            {
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                return(status);
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            }
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #else
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            S->pCfft = &arm_cfft_sR_q15_len1024;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         break;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     case 1024U:
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         S->twidCoefRModifier = 8U;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            status=arm_cfft_init_q15(&(S->cfftInst),512);
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            if (status != ARM_MATH_SUCCESS)
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            {
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                return(status);
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            }
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #else
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****           S->pCfft = &arm_cfft_sR_q15_len512;
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         break;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     case 512U:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         S->twidCoefRModifier = 16U;
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            status=arm_cfft_init_q15(&(S->cfftInst),256);
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            if (status != ARM_MATH_SUCCESS)
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            {
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                return(status);
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            }
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #else
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            S->pCfft = &arm_cfft_sR_q15_len256;
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         break;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     case 256U:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         S->twidCoefRModifier = 32U;
 22480              		.loc 30 176 9 is_stmt 1 view .LVU8186
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 730


 22481              		.loc 30 176 30 is_stmt 0 view .LVU8187
 22482 0040 2023     		movs	r3, #32
 22483              	.LVL2814:
 22484              		.loc 30 176 30 view .LVU8188
 22485 0042 8360     		str	r3, [r0, #8]
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            status=arm_cfft_init_q15(&(S->cfftInst),128);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            if (status != ARM_MATH_SUCCESS)
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            {
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                return(status);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            }
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #else
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            S->pCfft = &arm_cfft_sR_q15_len128;
 22486              		.loc 30 185 12 is_stmt 1 view .LVU8189
 22487              		.loc 30 185 21 is_stmt 0 view .LVU8190
 22488 0044 264B     		ldr	r3, .L699+12
 22489 0046 4361     		str	r3, [r0, #20]
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         break;
 22490              		.loc 30 187 9 is_stmt 1 view .LVU8191
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22491              		.loc 30 79 12 is_stmt 0 view .LVU8192
 22492 0048 0020     		movs	r0, #0
 22493              	.LVL2815:
 22494              		.loc 30 187 9 view .LVU8193
 22495 004a 0EE0     		b	.L685
 22496              	.LVL2816:
 22497              	.L695:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     {
 22498              		.loc 30 97 5 view .LVU8194
 22499 004c 2029     		cmp	r1, #32
 22500 004e 36D0     		beq	.L683
 22501 0050 4029     		cmp	r1, #64
 22502 0052 05D1     		bne	.L697
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     case 128U:
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         S->twidCoefRModifier = 64U;
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            status=arm_cfft_init_q15(&(S->cfftInst),64);
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            if (status != ARM_MATH_SUCCESS)
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            {
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                return(status);
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            }
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #else
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            S->pCfft = &arm_cfft_sR_q15_len64;
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         break;
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif 
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     case 64U:
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         S->twidCoefRModifier = 128U;
 22503              		.loc 30 206 9 is_stmt 1 view .LVU8195
 22504              		.loc 30 206 30 is_stmt 0 view .LVU8196
 22505 0054 8023     		movs	r3, #128
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 731


 22506              	.LVL2817:
 22507              		.loc 30 206 30 view .LVU8197
 22508 0056 8360     		str	r3, [r0, #8]
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            status=arm_cfft_init_q15(&(S->cfftInst),32);
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            if (status != ARM_MATH_SUCCESS)
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            {
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                return(status);
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            }
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #else
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****           S->pCfft = &arm_cfft_sR_q15_len32;
 22509              		.loc 30 215 11 is_stmt 1 view .LVU8198
 22510              		.loc 30 215 20 is_stmt 0 view .LVU8199
 22511 0058 224B     		ldr	r3, .L699+16
 22512 005a 4361     		str	r3, [r0, #20]
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         break;
 22513              		.loc 30 217 9 is_stmt 1 view .LVU8200
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22514              		.loc 30 79 12 is_stmt 0 view .LVU8201
 22515 005c 0020     		movs	r0, #0
 22516              	.LVL2818:
 22517              		.loc 30 217 9 view .LVU8202
 22518 005e 04E0     		b	.L685
 22519              	.LVL2819:
 22520              	.L697:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     {
 22521              		.loc 30 97 5 view .LVU8203
 22522 0060 4FF0FF30 		mov	r0, #-1
 22523              	.LVL2820:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     {
 22524              		.loc 30 97 5 view .LVU8204
 22525 0064 01E0     		b	.L685
 22526              	.LVL2821:
 22527              	.L696:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     {
 22528              		.loc 30 97 5 view .LVU8205
 22529 0066 4FF0FF30 		mov	r0, #-1
 22530              	.LVL2822:
 22531              	.L685:
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     case 32U:
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         S->twidCoefRModifier = 256U;
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            status=arm_cfft_init_q15(&(S->cfftInst),16);
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            if (status != ARM_MATH_SUCCESS)
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            {
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****                return(status);
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            }
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #else
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****            S->pCfft = &arm_cfft_sR_q15_len16;
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         break;
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 732


 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     default:
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         /*  Reporting argument error if rfftSize is not valid value */
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         status = ARM_MATH_ARGUMENT_ERROR;
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         break;
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     }
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     /* return the status of RFFT Init function */
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     return (status);
 22532              		.loc 30 243 5 is_stmt 1 view .LVU8206
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** }
 22533              		.loc 30 244 1 is_stmt 0 view .LVU8207
 22534 006a 5DF8044B 		ldr	r4, [sp], #4
 22535              	.LCFI146:
 22536              		.cfi_remember_state
 22537              		.cfi_restore 4
 22538              		.cfi_def_cfa_offset 0
 22539 006e 7047     		bx	lr
 22540              	.LVL2823:
 22541              	.L694:
 22542              	.LCFI147:
 22543              		.cfi_restore_state
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     {
 22544              		.loc 30 97 5 view .LVU8208
 22545 0070 B1F5806F 		cmp	r1, #1024
 22546 0074 11D0     		beq	.L689
 22547 0076 B1F5006F 		cmp	r1, #2048
 22548 007a 05D1     		bne	.L698
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22549              		.loc 30 131 9 is_stmt 1 view .LVU8209
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22550              		.loc 30 131 30 is_stmt 0 view .LVU8210
 22551 007c 0423     		movs	r3, #4
 22552              	.LVL2824:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22553              		.loc 30 131 30 view .LVU8211
 22554 007e 8360     		str	r3, [r0, #8]
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 22555              		.loc 30 140 12 is_stmt 1 view .LVU8212
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 22556              		.loc 30 140 21 is_stmt 0 view .LVU8213
 22557 0080 194B     		ldr	r3, .L699+20
 22558 0082 4361     		str	r3, [r0, #20]
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif 
 22559              		.loc 30 142 9 is_stmt 1 view .LVU8214
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22560              		.loc 30 79 12 is_stmt 0 view .LVU8215
 22561 0084 0020     		movs	r0, #0
 22562              	.LVL2825:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif 
 22563              		.loc 30 142 9 view .LVU8216
 22564 0086 F0E7     		b	.L685
 22565              	.LVL2826:
 22566              	.L698:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     {
 22567              		.loc 30 97 5 view .LVU8217
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 733


 22568 0088 4FF0FF30 		mov	r0, #-1
 22569              	.LVL2827:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     {
 22570              		.loc 30 97 5 view .LVU8218
 22571 008c EDE7     		b	.L685
 22572              	.LVL2828:
 22573              	.L687:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22574              		.loc 30 116 9 is_stmt 1 view .LVU8219
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22575              		.loc 30 116 30 is_stmt 0 view .LVU8220
 22576 008e 0223     		movs	r3, #2
 22577              	.LVL2829:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22578              		.loc 30 116 30 view .LVU8221
 22579 0090 8360     		str	r3, [r0, #8]
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 22580              		.loc 30 125 12 is_stmt 1 view .LVU8222
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 22581              		.loc 30 125 21 is_stmt 0 view .LVU8223
 22582 0092 164B     		ldr	r3, .L699+24
 22583 0094 4361     		str	r3, [r0, #20]
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
 22584              		.loc 30 127 9 is_stmt 1 view .LVU8224
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22585              		.loc 30 79 12 is_stmt 0 view .LVU8225
 22586 0096 0020     		movs	r0, #0
 22587              	.LVL2830:
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
 22588              		.loc 30 127 9 view .LVU8226
 22589 0098 E7E7     		b	.L685
 22590              	.LVL2831:
 22591              	.L689:
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22592              		.loc 30 146 9 is_stmt 1 view .LVU8227
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22593              		.loc 30 146 30 is_stmt 0 view .LVU8228
 22594 009a 0823     		movs	r3, #8
 22595              	.LVL2832:
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22596              		.loc 30 146 30 view .LVU8229
 22597 009c 8360     		str	r3, [r0, #8]
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 22598              		.loc 30 155 11 is_stmt 1 view .LVU8230
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 22599              		.loc 30 155 20 is_stmt 0 view .LVU8231
 22600 009e 144B     		ldr	r3, .L699+28
 22601 00a0 4361     		str	r3, [r0, #20]
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif 
 22602              		.loc 30 157 9 is_stmt 1 view .LVU8232
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22603              		.loc 30 79 12 is_stmt 0 view .LVU8233
 22604 00a2 0020     		movs	r0, #0
 22605              	.LVL2833:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif 
 22606              		.loc 30 157 9 view .LVU8234
 22607 00a4 E1E7     		b	.L685
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 734


 22608              	.LVL2834:
 22609              	.L679:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22610              		.loc 30 161 9 is_stmt 1 view .LVU8235
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22611              		.loc 30 161 30 is_stmt 0 view .LVU8236
 22612 00a6 1023     		movs	r3, #16
 22613              	.LVL2835:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22614              		.loc 30 161 30 view .LVU8237
 22615 00a8 8360     		str	r3, [r0, #8]
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 22616              		.loc 30 170 12 is_stmt 1 view .LVU8238
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 22617              		.loc 30 170 21 is_stmt 0 view .LVU8239
 22618 00aa 124B     		ldr	r3, .L699+32
 22619 00ac 4361     		str	r3, [r0, #20]
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
 22620              		.loc 30 172 9 is_stmt 1 view .LVU8240
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22621              		.loc 30 79 12 is_stmt 0 view .LVU8241
 22622 00ae 0020     		movs	r0, #0
 22623              	.LVL2836:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
 22624              		.loc 30 172 9 view .LVU8242
 22625 00b0 DBE7     		b	.L685
 22626              	.LVL2837:
 22627              	.L681:
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22628              		.loc 30 191 9 is_stmt 1 view .LVU8243
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22629              		.loc 30 191 30 is_stmt 0 view .LVU8244
 22630 00b2 4023     		movs	r3, #64
 22631              	.LVL2838:
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22632              		.loc 30 191 30 view .LVU8245
 22633 00b4 8360     		str	r3, [r0, #8]
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 22634              		.loc 30 200 12 is_stmt 1 view .LVU8246
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 22635              		.loc 30 200 21 is_stmt 0 view .LVU8247
 22636 00b6 104B     		ldr	r3, .L699+36
 22637 00b8 4361     		str	r3, [r0, #20]
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif 
 22638              		.loc 30 202 9 is_stmt 1 view .LVU8248
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22639              		.loc 30 79 12 is_stmt 0 view .LVU8249
 22640 00ba 0020     		movs	r0, #0
 22641              	.LVL2839:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif 
 22642              		.loc 30 202 9 view .LVU8250
 22643 00bc D5E7     		b	.L685
 22644              	.LVL2840:
 22645              	.L683:
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22646              		.loc 30 221 9 is_stmt 1 view .LVU8251
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 735


 22647              		.loc 30 221 30 is_stmt 0 view .LVU8252
 22648 00be 4FF48073 		mov	r3, #256
 22649              	.LVL2841:
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22650              		.loc 30 221 30 view .LVU8253
 22651 00c2 8360     		str	r3, [r0, #8]
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 22652              		.loc 30 230 12 is_stmt 1 view .LVU8254
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****         #endif
 22653              		.loc 30 230 21 is_stmt 0 view .LVU8255
 22654 00c4 0D4B     		ldr	r3, .L699+40
 22655 00c6 4361     		str	r3, [r0, #20]
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
 22656              		.loc 30 232 9 is_stmt 1 view .LVU8256
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** 
 22657              		.loc 30 79 12 is_stmt 0 view .LVU8257
 22658 00c8 0020     		movs	r0, #0
 22659              	.LVL2842:
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c **** #endif
 22660              		.loc 30 232 9 view .LVU8258
 22661 00ca CEE7     		b	.L685
 22662              	.LVL2843:
 22663              	.L691:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     {
 22664              		.loc 30 97 5 view .LVU8259
 22665 00cc 4FF0FF30 		mov	r0, #-1
 22666              	.LVL2844:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q15.c ****     {
 22667              		.loc 30 97 5 view .LVU8260
 22668 00d0 CBE7     		b	.L685
 22669              	.L700:
 22670 00d2 00BF     		.align	2
 22671              	.L699:
 22672 00d4 00000000 		.word	realCoefAQ15
 22673 00d8 00000000 		.word	realCoefBQ15
 22674 00dc 00000000 		.word	arm_cfft_sR_q15_len4096
 22675 00e0 00000000 		.word	arm_cfft_sR_q15_len128
 22676 00e4 00000000 		.word	arm_cfft_sR_q15_len32
 22677 00e8 00000000 		.word	arm_cfft_sR_q15_len1024
 22678 00ec 00000000 		.word	arm_cfft_sR_q15_len2048
 22679 00f0 00000000 		.word	arm_cfft_sR_q15_len512
 22680 00f4 00000000 		.word	arm_cfft_sR_q15_len256
 22681 00f8 00000000 		.word	arm_cfft_sR_q15_len64
 22682 00fc 00000000 		.word	arm_cfft_sR_q15_len16
 22683              		.cfi_endproc
 22684              	.LFE201:
 22686              		.section	.text.arm_dct4_init_q15,"ax",%progbits
 22687              		.align	1
 22688              		.global	arm_dct4_init_q15
 22689              		.syntax unified
 22690              		.thumb
 22691              		.thumb_func
 22693              	arm_dct4_init_q15:
 22694              	.LVL2845:
 22695              	.LFB187:
 22696              		.file 31 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** /* ----------------------------------------------------------------------
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 736


   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * Title:        arm_dct4_init_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * Description:  Initialization function of DCT-4 & IDCT4 Q15
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   @ingroup groupTransforms
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   @addtogroup DCT4_IDCT4
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   @brief         Initialization function for the Q15 DCT4/IDCT4.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   @param[in,out] S         points to an instance of Q15 DCT4/IDCT4 structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   @param[in]     S_RFFT    points to an instance of Q15 RFFT/RIFFT structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   @param[in]     S_CFFT    points to an instance of Q15 CFFT/CIFFT structure
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   @param[in]     N          length of the DCT4
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   @param[in]     Nby2       half of the length of the DCT4
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   @param[in]     normalize  normalizing factor
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   @return        execution status
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>N</code> is not a supported transform len
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   @par           Normalizing factor
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****                    The normalizing factor is <code>sqrt(2/N)</code>, which depends on the size of t
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****                    Normalizing factors in 1.15 format are mentioned in the table below for differen
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****                    \image html dct4NormalizingQ15Table.gif
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 737


  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** arm_status arm_dct4_init_q15(
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   arm_dct4_instance_q15 * S,
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   arm_rfft_instance_q15 * S_RFFT,
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   arm_cfft_radix4_instance_q15 * S_CFFT,
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   uint16_t N,
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   uint16_t Nby2,
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   q15_t normalize)
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** {
 22697              		.loc 31 67 1 is_stmt 1 view -0
 22698              		.cfi_startproc
 22699              		@ args = 8, pretend = 0, frame = 0
 22700              		@ frame_needed = 0, uses_anonymous_args = 0
 22701              		.loc 31 67 1 is_stmt 0 view .LVU8262
 22702 0000 10B5     		push	{r4, lr}
 22703              	.LCFI148:
 22704              		.cfi_def_cfa_offset 8
 22705              		.cfi_offset 4, -8
 22706              		.cfi_offset 14, -4
 22707 0002 0446     		mov	r4, r0
 22708 0004 0846     		mov	r0, r1
 22709              	.LVL2846:
 22710              		.loc 31 67 1 view .LVU8263
 22711 0006 1946     		mov	r1, r3
 22712              	.LVL2847:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   /*  Initialise the default arm status */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   arm_status status = ARM_MATH_SUCCESS;
 22713              		.loc 31 69 3 is_stmt 1 view .LVU8264
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   /* Initialize the DCT4 length */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   S->N = N;
 22714              		.loc 31 72 3 view .LVU8265
 22715              		.loc 31 72 8 is_stmt 0 view .LVU8266
 22716 0008 2380     		strh	r3, [r4]	@ movhi
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   /* Initialize the half of DCT4 length */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   S->Nby2 = Nby2;
 22717              		.loc 31 75 3 is_stmt 1 view .LVU8267
 22718              		.loc 31 75 11 is_stmt 0 view .LVU8268
 22719 000a BDF80830 		ldrh	r3, [sp, #8]
 22720              	.LVL2848:
 22721              		.loc 31 75 11 view .LVU8269
 22722 000e 6380     		strh	r3, [r4, #2]	@ movhi
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   /* Initialize the DCT4 Normalizing factor */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   S->normalize = normalize;
 22723              		.loc 31 78 3 is_stmt 1 view .LVU8270
 22724              		.loc 31 78 16 is_stmt 0 view .LVU8271
 22725 0010 BDF90C30 		ldrsh	r3, [sp, #12]
 22726 0014 A380     		strh	r3, [r4, #4]	@ movhi
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   /* Initialize Real FFT Instance */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   S->pRfft = S_RFFT;
 22727              		.loc 31 81 3 is_stmt 1 view .LVU8272
 22728              		.loc 31 81 12 is_stmt 0 view .LVU8273
 22729 0016 2061     		str	r0, [r4, #16]
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 738


  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   /* Initialize Complex FFT Instance */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   S->pCfft = S_CFFT;
 22730              		.loc 31 84 3 is_stmt 1 view .LVU8274
 22731              		.loc 31 84 12 is_stmt 0 view .LVU8275
 22732 0018 6261     		str	r2, [r4, #20]
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   switch (N)
 22733              		.loc 31 86 3 is_stmt 1 view .LVU8276
 22734 001a B1F5006F 		cmp	r1, #2048
 22735 001e 17D0     		beq	.L702
 22736 0020 0DD8     		bhi	.L703
 22737 0022 8029     		cmp	r1, #128
 22738 0024 1AD0     		beq	.L704
 22739 0026 B1F5007F 		cmp	r1, #512
 22740 002a 05D1     		bne	.L709
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     /* Initialize the table modifier values */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   case 8192U:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     S->pTwiddle = WeightsQ15_8192;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     S->pCosFactor = cos_factorsQ15_8192;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     break;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   #endif
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   case 2048U:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     S->pTwiddle = WeightsQ15_2048;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     S->pCosFactor = cos_factorsQ15_2048;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     break;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   #endif
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   case 512U:
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     S->pTwiddle = WeightsQ15_512;
 22741              		.loc 31 105 5 view .LVU8277
 22742              		.loc 31 105 17 is_stmt 0 view .LVU8278
 22743 002c 124B     		ldr	r3, .L710
 22744 002e A360     		str	r3, [r4, #8]
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     S->pCosFactor = cos_factorsQ15_512;
 22745              		.loc 31 106 5 is_stmt 1 view .LVU8279
 22746              		.loc 31 106 19 is_stmt 0 view .LVU8280
 22747 0030 124B     		ldr	r3, .L710+4
 22748 0032 E360     		str	r3, [r4, #12]
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     break;
 22749              		.loc 31 107 5 is_stmt 1 view .LVU8281
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
 22750              		.loc 31 69 14 is_stmt 0 view .LVU8282
 22751 0034 0024     		movs	r4, #0
 22752              	.LVL2849:
 22753              		.loc 31 107 5 view .LVU8283
 22754 0036 19E0     		b	.L706
 22755              	.LVL2850:
 22756              	.L709:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   {
 22757              		.loc 31 86 3 view .LVU8284
 22758 0038 4FF0FF34 		mov	r4, #-1
 22759              	.LVL2851:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 739


  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   {
 22760              		.loc 31 86 3 view .LVU8285
 22761 003c 16E0     		b	.L706
 22762              	.LVL2852:
 22763              	.L703:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   {
 22764              		.loc 31 86 3 view .LVU8286
 22765 003e B1F5005F 		cmp	r1, #8192
 22766 0042 11D1     		bne	.L707
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     S->pCosFactor = cos_factorsQ15_8192;
 22767              		.loc 31 91 5 is_stmt 1 view .LVU8287
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     S->pCosFactor = cos_factorsQ15_8192;
 22768              		.loc 31 91 17 is_stmt 0 view .LVU8288
 22769 0044 0E4B     		ldr	r3, .L710+8
 22770 0046 A360     		str	r3, [r4, #8]
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     break;
 22771              		.loc 31 92 5 is_stmt 1 view .LVU8289
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     break;
 22772              		.loc 31 92 19 is_stmt 0 view .LVU8290
 22773 0048 0E4B     		ldr	r3, .L710+12
 22774 004a E360     		str	r3, [r4, #12]
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   #endif
 22775              		.loc 31 93 5 is_stmt 1 view .LVU8291
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
 22776              		.loc 31 69 14 is_stmt 0 view .LVU8292
 22777 004c 0024     		movs	r4, #0
 22778              	.LVL2853:
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   #endif
 22779              		.loc 31 93 5 view .LVU8293
 22780 004e 0DE0     		b	.L706
 22781              	.LVL2854:
 22782              	.L702:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     S->pCosFactor = cos_factorsQ15_2048;
 22783              		.loc 31 98 5 is_stmt 1 view .LVU8294
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     S->pCosFactor = cos_factorsQ15_2048;
 22784              		.loc 31 98 17 is_stmt 0 view .LVU8295
 22785 0050 0D4B     		ldr	r3, .L710+16
 22786 0052 A360     		str	r3, [r4, #8]
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     break;
 22787              		.loc 31 99 5 is_stmt 1 view .LVU8296
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     break;
 22788              		.loc 31 99 19 is_stmt 0 view .LVU8297
 22789 0054 0D4B     		ldr	r3, .L710+20
 22790 0056 E360     		str	r3, [r4, #12]
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   #endif
 22791              		.loc 31 100 5 is_stmt 1 view .LVU8298
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
 22792              		.loc 31 69 14 is_stmt 0 view .LVU8299
 22793 0058 0024     		movs	r4, #0
 22794              	.LVL2855:
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   #endif
 22795              		.loc 31 100 5 view .LVU8300
 22796 005a 07E0     		b	.L706
 22797              	.LVL2856:
 22798              	.L704:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   #endif 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 740


 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q15_
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   case 128U:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     S->pTwiddle = WeightsQ15_128;
 22799              		.loc 31 112 5 is_stmt 1 view .LVU8301
 22800              		.loc 31 112 17 is_stmt 0 view .LVU8302
 22801 005c 0C4B     		ldr	r3, .L710+24
 22802 005e A360     		str	r3, [r4, #8]
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     S->pCosFactor = cos_factorsQ15_128;
 22803              		.loc 31 113 5 is_stmt 1 view .LVU8303
 22804              		.loc 31 113 19 is_stmt 0 view .LVU8304
 22805 0060 0C4B     		ldr	r3, .L710+28
 22806 0062 E360     		str	r3, [r4, #12]
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     break;
 22807              		.loc 31 114 5 is_stmt 1 view .LVU8305
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
 22808              		.loc 31 69 14 is_stmt 0 view .LVU8306
 22809 0064 0024     		movs	r4, #0
 22810              	.LVL2857:
 22811              		.loc 31 114 5 view .LVU8307
 22812 0066 01E0     		b	.L706
 22813              	.LVL2858:
 22814              	.L707:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   {
 22815              		.loc 31 86 3 view .LVU8308
 22816 0068 4FF0FF34 		mov	r4, #-1
 22817              	.LVL2859:
 22818              	.L706:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   #endif 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   default:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   }
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   /* Initialize the RFFT/RIFFT */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   arm_rfft_init_q15(S->pRfft, S->N, 0U, 1U);
 22819              		.loc 31 122 3 is_stmt 1 view .LVU8309
 22820 006c 0123     		movs	r3, #1
 22821 006e 0022     		movs	r2, #0
 22822              	.LVL2860:
 22823              		.loc 31 122 3 is_stmt 0 view .LVU8310
 22824 0070 FFF7FEFF 		bl	arm_rfft_init_q15
 22825              	.LVL2861:
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   /* return the status of DCT4 Init function */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c ****   return (status);
 22826              		.loc 31 125 3 is_stmt 1 view .LVU8311
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q15.c **** }
 22827              		.loc 31 126 1 is_stmt 0 view .LVU8312
 22828 0074 2046     		mov	r0, r4
 22829 0076 10BD     		pop	{r4, pc}
 22830              	.LVL2862:
 22831              	.L711:
 22832              		.loc 31 126 1 view .LVU8313
 22833              		.align	2
 22834              	.L710:
 22835 0078 00000000 		.word	WeightsQ15_512
 22836 007c 00000000 		.word	cos_factorsQ15_512
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 741


 22837 0080 00000000 		.word	WeightsQ15_8192
 22838 0084 00000000 		.word	cos_factorsQ15_8192
 22839 0088 00000000 		.word	WeightsQ15_2048
 22840 008c 00000000 		.word	cos_factorsQ15_2048
 22841 0090 00000000 		.word	WeightsQ15_128
 22842 0094 00000000 		.word	cos_factorsQ15_128
 22843              		.cfi_endproc
 22844              	.LFE187:
 22846              		.section	.text.arm_rfft_init_q31,"ax",%progbits
 22847              		.align	1
 22848              		.global	arm_rfft_init_q31
 22849              		.syntax unified
 22850              		.thumb
 22851              		.thumb_func
 22853              	arm_rfft_init_q31:
 22854              	.LVL2863:
 22855              	.LFB202:
 22856              		.file 32 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * Title:        arm_rfft_init_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * Description:  RFFT & RIFFT Q31 initialisation function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #include "arm_const_structs.h"
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****   @addtogroup RealFFT
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 742


  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****   @brief         Initialization function for the Q31 RFFT/RIFFT.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****   @param[in,out] S              points to an instance of the Q31 RFFT/RIFFT structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****   @param[in]     fftLenReal     length of the FFT
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****   @param[in]     ifftFlagR      flag that selects transform direction
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    - value = 0: forward transform
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    - value = 1: inverse transform
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    - value = 0: disables bit reversal of output
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    - value = 1: enables bit reversal of output
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****   @return        execution status
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLenReal</code> is not a supported leng
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****   @par           Details
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    The parameter <code>fftLenReal</code> specifies length of RFFT/RIFFT Process.
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    Supported FFT Lengths are 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****   @par
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    The parameter <code>ifftFlagR</code> controls whether a forward or inverse trans
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****   @par
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    The parameter <code>bitReverseFlag</code> controls whether output is in normal o
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    Set(=1) bitReverseFlag for output to be in normal order otherwise output is in b
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****   @par
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                    This function also initializes Twiddle factor table.
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** arm_status arm_rfft_init_q31(
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     arm_rfft_instance_q31 * S,
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     uint32_t fftLenReal,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     uint32_t ifftFlagR,
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     uint32_t bitReverseFlag)
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** {
 22857              		.loc 32 72 1 is_stmt 1 view -0
 22858              		.cfi_startproc
 22859              		@ args = 0, pretend = 0, frame = 0
 22860              		@ frame_needed = 0, uses_anonymous_args = 0
 22861              		@ link register save eliminated.
 22862              		.loc 32 72 1 is_stmt 0 view .LVU8315
 22863 0000 10B4     		push	{r4}
 22864              	.LCFI149:
 22865              		.cfi_def_cfa_offset 4
 22866              		.cfi_offset 4, -4
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****      /*  Initialise the default arm status */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     arm_status status = ARM_MATH_ARGUMENT_ERROR;
 22867              		.loc 32 74 5 is_stmt 1 view .LVU8316
 22868              	.LVL2864:
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALLOW_TABLES)
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_REALCOEF_Q3
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     /*  Initialise the default arm status */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     status = ARM_MATH_SUCCESS;
 22869              		.loc 32 81 5 view .LVU8317
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     /*  Initialize the Real FFT length */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 743


  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     S->fftLenReal = (uint16_t) fftLenReal;
 22870              		.loc 32 84 5 view .LVU8318
 22871 0002 89B2     		uxth	r1, r1
 22872              	.LVL2865:
 22873              		.loc 32 84 19 is_stmt 0 view .LVU8319
 22874 0004 0160     		str	r1, [r0]
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     /*  Initialize the Twiddle coefficientA pointer */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     S->pTwiddleAReal = (q31_t *) realCoefAQ31;
 22875              		.loc 32 87 5 is_stmt 1 view .LVU8320
 22876              		.loc 32 87 22 is_stmt 0 view .LVU8321
 22877 0006 334C     		ldr	r4, .L733
 22878 0008 C460     		str	r4, [r0, #12]
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     /*  Initialize the Twiddle coefficientB pointer */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     S->pTwiddleBReal = (q31_t *) realCoefBQ31;
 22879              		.loc 32 90 5 is_stmt 1 view .LVU8322
 22880              		.loc 32 90 22 is_stmt 0 view .LVU8323
 22881 000a 334C     		ldr	r4, .L733+4
 22882 000c 0461     		str	r4, [r0, #16]
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     /*  Initialize the Flag for selection of RFFT or RIFFT */
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     S->ifftFlagR = (uint8_t) ifftFlagR;
 22883              		.loc 32 93 5 is_stmt 1 view .LVU8324
 22884              		.loc 32 93 18 is_stmt 0 view .LVU8325
 22885 000e 0271     		strb	r2, [r0, #4]
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     /*  Initialize the Flag for calculation Bit reversal or not */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     S->bitReverseFlagR = (uint8_t) bitReverseFlag;
 22886              		.loc 32 96 5 is_stmt 1 view .LVU8326
 22887              		.loc 32 96 24 is_stmt 0 view .LVU8327
 22888 0010 4371     		strb	r3, [r0, #5]
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     /*  Initialization of coef modifier depending on the FFT length */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     switch (S->fftLenReal)
 22889              		.loc 32 99 5 is_stmt 1 view .LVU8328
 22890 0012 B1F5007F 		cmp	r1, #512
 22891 0016 46D0     		beq	.L713
 22892 0018 0CD9     		bls	.L727
 22893 001a B1F5805F 		cmp	r1, #4096
 22894 001e 36D0     		beq	.L721
 22895 0020 26D9     		bls	.L728
 22896 0022 B1F5005F 		cmp	r1, #8192
 22897 0026 51D1     		bne	.L725
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     {
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     case 8192U:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         S->twidCoefRModifier = 1U;
 22898              		.loc 32 105 9 view .LVU8329
 22899              		.loc 32 105 30 is_stmt 0 view .LVU8330
 22900 0028 0123     		movs	r3, #1
 22901              	.LVL2866:
 22902              		.loc 32 105 30 view .LVU8331
 22903 002a 8360     		str	r3, [r0, #8]
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 744


 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            status=arm_cfft_init_q31(&(S->cfftInst),4096);
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            if (status != ARM_MATH_SUCCESS)
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            {
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                return(status);
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            }
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #else
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            S->pCfft = &arm_cfft_sR_q31_len4096;
 22904              		.loc 32 114 12 is_stmt 1 view .LVU8332
 22905              		.loc 32 114 21 is_stmt 0 view .LVU8333
 22906 002c 2B4B     		ldr	r3, .L733+8
 22907 002e 4361     		str	r3, [r0, #20]
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         break;
 22908              		.loc 32 116 9 is_stmt 1 view .LVU8334
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 22909              		.loc 32 81 12 is_stmt 0 view .LVU8335
 22910 0030 0020     		movs	r0, #0
 22911              	.LVL2867:
 22912              		.loc 32 116 9 view .LVU8336
 22913 0032 1AE0     		b	.L719
 22914              	.LVL2868:
 22915              	.L727:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     {
 22916              		.loc 32 99 5 view .LVU8337
 22917 0034 8029     		cmp	r1, #128
 22918 0036 3CD0     		beq	.L715
 22919 0038 08D9     		bls	.L729
 22920 003a B1F5807F 		cmp	r1, #256
 22921 003e 12D1     		bne	.L730
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     case 4096U:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         S->twidCoefRModifier = 2U;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            status=arm_cfft_init_q31(&(S->cfftInst),2048);
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            if (status != ARM_MATH_SUCCESS)
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            {
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                return(status);
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            }
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #else
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            S->pCfft = &arm_cfft_sR_q31_len2048;
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         break;
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     case 2048U:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         S->twidCoefRModifier = 4U;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            status=arm_cfft_init_q31(&(S->cfftInst),1024);
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            if (status != ARM_MATH_SUCCESS)
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            {
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                return(status);
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            }
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #else
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 745


 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****           S->pCfft = &arm_cfft_sR_q31_len1024;
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         break;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     case 1024U:
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         S->twidCoefRModifier = 8U;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            status=arm_cfft_init_q31(&(S->cfftInst),512);
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            if (status != ARM_MATH_SUCCESS)
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            {
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                return(status);
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            }
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #else
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            S->pCfft = &arm_cfft_sR_q31_len512;
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         break;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     case 512U:
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         S->twidCoefRModifier = 16U;
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            status=arm_cfft_init_q31(&(S->cfftInst),256);
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            if (status != ARM_MATH_SUCCESS)
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            {
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                return(status);
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            }
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #else
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            S->pCfft = &arm_cfft_sR_q31_len256;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         break;
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     case 256U:
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         S->twidCoefRModifier = 32U;
 22922              		.loc 32 178 9 is_stmt 1 view .LVU8338
 22923              		.loc 32 178 30 is_stmt 0 view .LVU8339
 22924 0040 2023     		movs	r3, #32
 22925              	.LVL2869:
 22926              		.loc 32 178 30 view .LVU8340
 22927 0042 8360     		str	r3, [r0, #8]
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            status=arm_cfft_init_q31(&(S->cfftInst),128);
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            if (status != ARM_MATH_SUCCESS)
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            {
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                return(status);
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            }
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #else
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            S->pCfft = &arm_cfft_sR_q31_len128;
 22928              		.loc 32 186 12 is_stmt 1 view .LVU8341
 22929              		.loc 32 186 21 is_stmt 0 view .LVU8342
 22930 0044 264B     		ldr	r3, .L733+12
 22931 0046 4361     		str	r3, [r0, #20]
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         break;
 22932              		.loc 32 188 9 is_stmt 1 view .LVU8343
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 746


 22933              		.loc 32 81 12 is_stmt 0 view .LVU8344
 22934 0048 0020     		movs	r0, #0
 22935              	.LVL2870:
 22936              		.loc 32 188 9 view .LVU8345
 22937 004a 0EE0     		b	.L719
 22938              	.LVL2871:
 22939              	.L729:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     {
 22940              		.loc 32 99 5 view .LVU8346
 22941 004c 2029     		cmp	r1, #32
 22942 004e 36D0     		beq	.L717
 22943 0050 4029     		cmp	r1, #64
 22944 0052 05D1     		bne	.L731
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     case 128U:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         S->twidCoefRModifier = 64U;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            status=arm_cfft_init_q31(&(S->cfftInst),64);
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            if (status != ARM_MATH_SUCCESS)
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            {
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                return(status);
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            }
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #else
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            S->pCfft = &arm_cfft_sR_q31_len64;
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         break;
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     case 64U:
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         S->twidCoefRModifier = 128U;
 22945              		.loc 32 206 9 is_stmt 1 view .LVU8347
 22946              		.loc 32 206 30 is_stmt 0 view .LVU8348
 22947 0054 8023     		movs	r3, #128
 22948              	.LVL2872:
 22949              		.loc 32 206 30 view .LVU8349
 22950 0056 8360     		str	r3, [r0, #8]
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            status=arm_cfft_init_q31(&(S->cfftInst),32);
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            if (status != ARM_MATH_SUCCESS)
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            {
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                return(status);
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            }
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #else
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            S->pCfft = &arm_cfft_sR_q31_len32;
 22951              		.loc 32 214 12 is_stmt 1 view .LVU8350
 22952              		.loc 32 214 21 is_stmt 0 view .LVU8351
 22953 0058 224B     		ldr	r3, .L733+16
 22954 005a 4361     		str	r3, [r0, #20]
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         break;
 22955              		.loc 32 216 9 is_stmt 1 view .LVU8352
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 22956              		.loc 32 81 12 is_stmt 0 view .LVU8353
 22957 005c 0020     		movs	r0, #0
 22958              	.LVL2873:
 22959              		.loc 32 216 9 view .LVU8354
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 747


 22960 005e 04E0     		b	.L719
 22961              	.LVL2874:
 22962              	.L731:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     {
 22963              		.loc 32 99 5 view .LVU8355
 22964 0060 4FF0FF30 		mov	r0, #-1
 22965              	.LVL2875:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     {
 22966              		.loc 32 99 5 view .LVU8356
 22967 0064 01E0     		b	.L719
 22968              	.LVL2876:
 22969              	.L730:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     {
 22970              		.loc 32 99 5 view .LVU8357
 22971 0066 4FF0FF30 		mov	r0, #-1
 22972              	.LVL2877:
 22973              	.L719:
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOE
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     case 32U:
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         S->twidCoefRModifier = 256U;
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            status=arm_cfft_init_q31(&(S->cfftInst),16);
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            if (status != ARM_MATH_SUCCESS)
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            {
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****                return(status);
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            }
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #else
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****            S->pCfft = &arm_cfft_sR_q31_len16;
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         break;
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     default:
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         /*  Reporting argument error if rfftSize is not valid value */
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         status = ARM_MATH_ARGUMENT_ERROR;
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         break;
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     }
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     /* return the status of RFFT Init function */
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     return (status);
 22974              		.loc 32 241 5 is_stmt 1 view .LVU8358
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** }
 22975              		.loc 32 242 1 is_stmt 0 view .LVU8359
 22976 006a 5DF8044B 		ldr	r4, [sp], #4
 22977              	.LCFI150:
 22978              		.cfi_remember_state
 22979              		.cfi_restore 4
 22980              		.cfi_def_cfa_offset 0
 22981 006e 7047     		bx	lr
 22982              	.LVL2878:
 22983              	.L728:
 22984              	.LCFI151:
 22985              		.cfi_restore_state
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     {
 22986              		.loc 32 99 5 view .LVU8360
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 748


 22987 0070 B1F5806F 		cmp	r1, #1024
 22988 0074 11D0     		beq	.L723
 22989 0076 B1F5006F 		cmp	r1, #2048
 22990 007a 05D1     		bne	.L732
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 22991              		.loc 32 135 9 is_stmt 1 view .LVU8361
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 22992              		.loc 32 135 30 is_stmt 0 view .LVU8362
 22993 007c 0423     		movs	r3, #4
 22994              	.LVL2879:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 22995              		.loc 32 135 30 view .LVU8363
 22996 007e 8360     		str	r3, [r0, #8]
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 22997              		.loc 32 144 11 is_stmt 1 view .LVU8364
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 22998              		.loc 32 144 20 is_stmt 0 view .LVU8365
 22999 0080 194B     		ldr	r3, .L733+20
 23000 0082 4361     		str	r3, [r0, #20]
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 23001              		.loc 32 146 9 is_stmt 1 view .LVU8366
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 23002              		.loc 32 81 12 is_stmt 0 view .LVU8367
 23003 0084 0020     		movs	r0, #0
 23004              	.LVL2880:
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 23005              		.loc 32 146 9 view .LVU8368
 23006 0086 F0E7     		b	.L719
 23007              	.LVL2881:
 23008              	.L732:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     {
 23009              		.loc 32 99 5 view .LVU8369
 23010 0088 4FF0FF30 		mov	r0, #-1
 23011              	.LVL2882:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     {
 23012              		.loc 32 99 5 view .LVU8370
 23013 008c EDE7     		b	.L719
 23014              	.LVL2883:
 23015              	.L721:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 23016              		.loc 32 120 9 is_stmt 1 view .LVU8371
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 23017              		.loc 32 120 30 is_stmt 0 view .LVU8372
 23018 008e 0223     		movs	r3, #2
 23019              	.LVL2884:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 23020              		.loc 32 120 30 view .LVU8373
 23021 0090 8360     		str	r3, [r0, #8]
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 23022              		.loc 32 129 12 is_stmt 1 view .LVU8374
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 23023              		.loc 32 129 21 is_stmt 0 view .LVU8375
 23024 0092 164B     		ldr	r3, .L733+24
 23025 0094 4361     		str	r3, [r0, #20]
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 23026              		.loc 32 131 9 is_stmt 1 view .LVU8376
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 749


 23027              		.loc 32 81 12 is_stmt 0 view .LVU8377
 23028 0096 0020     		movs	r0, #0
 23029              	.LVL2885:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 23030              		.loc 32 131 9 view .LVU8378
 23031 0098 E7E7     		b	.L719
 23032              	.LVL2886:
 23033              	.L723:
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 23034              		.loc 32 150 9 is_stmt 1 view .LVU8379
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 23035              		.loc 32 150 30 is_stmt 0 view .LVU8380
 23036 009a 0823     		movs	r3, #8
 23037              	.LVL2887:
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 23038              		.loc 32 150 30 view .LVU8381
 23039 009c 8360     		str	r3, [r0, #8]
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 23040              		.loc 32 158 12 is_stmt 1 view .LVU8382
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 23041              		.loc 32 158 21 is_stmt 0 view .LVU8383
 23042 009e 144B     		ldr	r3, .L733+28
 23043 00a0 4361     		str	r3, [r0, #20]
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 23044              		.loc 32 160 9 is_stmt 1 view .LVU8384
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 23045              		.loc 32 81 12 is_stmt 0 view .LVU8385
 23046 00a2 0020     		movs	r0, #0
 23047              	.LVL2888:
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 23048              		.loc 32 160 9 view .LVU8386
 23049 00a4 E1E7     		b	.L719
 23050              	.LVL2889:
 23051              	.L713:
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 23052              		.loc 32 164 9 is_stmt 1 view .LVU8387
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 23053              		.loc 32 164 30 is_stmt 0 view .LVU8388
 23054 00a6 1023     		movs	r3, #16
 23055              	.LVL2890:
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 23056              		.loc 32 164 30 view .LVU8389
 23057 00a8 8360     		str	r3, [r0, #8]
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 23058              		.loc 32 172 12 is_stmt 1 view .LVU8390
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 23059              		.loc 32 172 21 is_stmt 0 view .LVU8391
 23060 00aa 124B     		ldr	r3, .L733+32
 23061 00ac 4361     		str	r3, [r0, #20]
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif 
 23062              		.loc 32 174 9 is_stmt 1 view .LVU8392
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 23063              		.loc 32 81 12 is_stmt 0 view .LVU8393
 23064 00ae 0020     		movs	r0, #0
 23065              	.LVL2891:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif 
 23066              		.loc 32 174 9 view .LVU8394
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 750


 23067 00b0 DBE7     		b	.L719
 23068              	.LVL2892:
 23069              	.L715:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 23070              		.loc 32 192 9 is_stmt 1 view .LVU8395
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 23071              		.loc 32 192 30 is_stmt 0 view .LVU8396
 23072 00b2 4023     		movs	r3, #64
 23073              	.LVL2893:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 23074              		.loc 32 192 30 view .LVU8397
 23075 00b4 8360     		str	r3, [r0, #8]
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 23076              		.loc 32 200 12 is_stmt 1 view .LVU8398
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 23077              		.loc 32 200 21 is_stmt 0 view .LVU8399
 23078 00b6 104B     		ldr	r3, .L733+36
 23079 00b8 4361     		str	r3, [r0, #20]
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 23080              		.loc 32 202 9 is_stmt 1 view .LVU8400
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 23081              		.loc 32 81 12 is_stmt 0 view .LVU8401
 23082 00ba 0020     		movs	r0, #0
 23083              	.LVL2894:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 23084              		.loc 32 202 9 view .LVU8402
 23085 00bc D5E7     		b	.L719
 23086              	.LVL2895:
 23087              	.L717:
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 23088              		.loc 32 220 9 is_stmt 1 view .LVU8403
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 23089              		.loc 32 220 30 is_stmt 0 view .LVU8404
 23090 00be 4FF48073 		mov	r3, #256
 23091              	.LVL2896:
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
 23092              		.loc 32 220 30 view .LVU8405
 23093 00c2 8360     		str	r3, [r0, #8]
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 23094              		.loc 32 228 12 is_stmt 1 view .LVU8406
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****         #endif
 23095              		.loc 32 228 21 is_stmt 0 view .LVU8407
 23096 00c4 0D4B     		ldr	r3, .L733+40
 23097 00c6 4361     		str	r3, [r0, #20]
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 23098              		.loc 32 230 9 is_stmt 1 view .LVU8408
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** 
 23099              		.loc 32 81 12 is_stmt 0 view .LVU8409
 23100 00c8 0020     		movs	r0, #0
 23101              	.LVL2897:
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c **** #endif
 23102              		.loc 32 230 9 view .LVU8410
 23103 00ca CEE7     		b	.L719
 23104              	.LVL2898:
 23105              	.L725:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     {
 23106              		.loc 32 99 5 view .LVU8411
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 751


 23107 00cc 4FF0FF30 		mov	r0, #-1
 23108              	.LVL2899:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_q31.c ****     {
 23109              		.loc 32 99 5 view .LVU8412
 23110 00d0 CBE7     		b	.L719
 23111              	.L734:
 23112 00d2 00BF     		.align	2
 23113              	.L733:
 23114 00d4 00000000 		.word	realCoefAQ31
 23115 00d8 00000000 		.word	realCoefBQ31
 23116 00dc 00000000 		.word	arm_cfft_sR_q31_len4096
 23117 00e0 00000000 		.word	arm_cfft_sR_q31_len128
 23118 00e4 00000000 		.word	arm_cfft_sR_q31_len32
 23119 00e8 00000000 		.word	arm_cfft_sR_q31_len1024
 23120 00ec 00000000 		.word	arm_cfft_sR_q31_len2048
 23121 00f0 00000000 		.word	arm_cfft_sR_q31_len512
 23122 00f4 00000000 		.word	arm_cfft_sR_q31_len256
 23123 00f8 00000000 		.word	arm_cfft_sR_q31_len64
 23124 00fc 00000000 		.word	arm_cfft_sR_q31_len16
 23125              		.cfi_endproc
 23126              	.LFE202:
 23128              		.section	.text.arm_dct4_init_q31,"ax",%progbits
 23129              		.align	1
 23130              		.global	arm_dct4_init_q31
 23131              		.syntax unified
 23132              		.thumb
 23133              		.thumb_func
 23135              	arm_dct4_init_q31:
 23136              	.LVL2900:
 23137              	.LFB188:
 23138              		.file 33 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * Title:        arm_dct4_init_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * Description:  Initialization function of DCT-4 & IDCT4 Q31
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  * limitations under the License.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 752


  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   @ingroup groupTransforms
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   @addtogroup DCT4_IDCT4
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   @brief  Initialization function for the Q31 DCT4/IDCT4.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   @param[in,out] S          points to an instance of Q31 DCT4/IDCT4 structure.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   @param[in]     S_RFFT     points to an instance of Q31 RFFT/RIFFT structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   @param[in]     S_CFFT     points to an instance of Q31 CFFT/CIFFT structure
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   @param[in]     N          length of the DCT4.
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   @param[in]     Nby2       half of the length of the DCT4.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   @param[in]     normalize  normalizing factor.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   @return        execution status
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>N</code> is not a supported transform len
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   @par           Normalizing factor:
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****                    The normalizing factor is <code>sqrt(2/N)</code>, which depends on the size of t
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****                    Normalizing factors in 1.31 format are mentioned in the table below for differen
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****                    \image html dct4NormalizingQ31Table.gif
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****  */
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** arm_status arm_dct4_init_q31(
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   arm_dct4_instance_q31 * S,
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   arm_rfft_instance_q31 * S_RFFT,
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   arm_cfft_radix4_instance_q31 * S_CFFT,
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   uint16_t N,
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   uint16_t Nby2,
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   q31_t normalize)
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** {
 23139              		.loc 33 67 1 is_stmt 1 view -0
 23140              		.cfi_startproc
 23141              		@ args = 8, pretend = 0, frame = 0
 23142              		@ frame_needed = 0, uses_anonymous_args = 0
 23143              		.loc 33 67 1 is_stmt 0 view .LVU8414
 23144 0000 10B5     		push	{r4, lr}
 23145              	.LCFI152:
 23146              		.cfi_def_cfa_offset 8
 23147              		.cfi_offset 4, -8
 23148              		.cfi_offset 14, -4
 23149 0002 0446     		mov	r4, r0
 23150 0004 0846     		mov	r0, r1
 23151              	.LVL2901:
 23152              		.loc 33 67 1 view .LVU8415
 23153 0006 1946     		mov	r1, r3
 23154              	.LVL2902:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 753


  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   /* Initialize the default arm status */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   arm_status status = ARM_MATH_SUCCESS;
 23155              		.loc 33 69 3 is_stmt 1 view .LVU8416
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   /* Initialize the DCT4 length */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   S->N = N;
 23156              		.loc 33 72 3 view .LVU8417
 23157              		.loc 33 72 8 is_stmt 0 view .LVU8418
 23158 0008 2380     		strh	r3, [r4]	@ movhi
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   /* Initialize the half of DCT4 length */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   S->Nby2 = Nby2;
 23159              		.loc 33 75 3 is_stmt 1 view .LVU8419
 23160              		.loc 33 75 11 is_stmt 0 view .LVU8420
 23161 000a BDF80830 		ldrh	r3, [sp, #8]
 23162              	.LVL2903:
 23163              		.loc 33 75 11 view .LVU8421
 23164 000e 6380     		strh	r3, [r4, #2]	@ movhi
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   /* Initialize the DCT4 Normalizing factor */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   S->normalize = normalize;
 23165              		.loc 33 78 3 is_stmt 1 view .LVU8422
 23166              		.loc 33 78 16 is_stmt 0 view .LVU8423
 23167 0010 039B     		ldr	r3, [sp, #12]
 23168 0012 6360     		str	r3, [r4, #4]
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   /* Initialize Real FFT Instance */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   S->pRfft = S_RFFT;
 23169              		.loc 33 81 3 is_stmt 1 view .LVU8424
 23170              		.loc 33 81 12 is_stmt 0 view .LVU8425
 23171 0014 2061     		str	r0, [r4, #16]
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   /* Initialize Complex FFT Instance */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   S->pCfft = S_CFFT;
 23172              		.loc 33 84 3 is_stmt 1 view .LVU8426
 23173              		.loc 33 84 12 is_stmt 0 view .LVU8427
 23174 0016 6261     		str	r2, [r4, #20]
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   switch (N)
 23175              		.loc 33 86 3 is_stmt 1 view .LVU8428
 23176 0018 B1F5006F 		cmp	r1, #2048
 23177 001c 17D0     		beq	.L736
 23178 001e 0DD8     		bhi	.L737
 23179 0020 8029     		cmp	r1, #128
 23180 0022 1AD0     		beq	.L738
 23181 0024 B1F5007F 		cmp	r1, #512
 23182 0028 05D1     		bne	.L743
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     /* Initialize the table modifier values */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   case 8192U:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     S->pTwiddle = WeightsQ31_8192;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     S->pCosFactor = cos_factorsQ31_8192;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     break;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   #endif
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 754


  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   case 2048U:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     S->pTwiddle = WeightsQ31_2048;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     S->pCosFactor = cos_factorsQ31_2048;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     break;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   #endif 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   case 512U:
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     S->pTwiddle = WeightsQ31_512;
 23183              		.loc 33 105 5 view .LVU8429
 23184              		.loc 33 105 17 is_stmt 0 view .LVU8430
 23185 002a 134B     		ldr	r3, .L744
 23186 002c A360     		str	r3, [r4, #8]
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     S->pCosFactor = cos_factorsQ31_512;
 23187              		.loc 33 106 5 is_stmt 1 view .LVU8431
 23188              		.loc 33 106 19 is_stmt 0 view .LVU8432
 23189 002e 134B     		ldr	r3, .L744+4
 23190 0030 E360     		str	r3, [r4, #12]
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     break;
 23191              		.loc 33 107 5 is_stmt 1 view .LVU8433
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
 23192              		.loc 33 69 14 is_stmt 0 view .LVU8434
 23193 0032 0024     		movs	r4, #0
 23194              	.LVL2904:
 23195              		.loc 33 107 5 view .LVU8435
 23196 0034 19E0     		b	.L740
 23197              	.LVL2905:
 23198              	.L743:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   {
 23199              		.loc 33 86 3 view .LVU8436
 23200 0036 4FF0FF34 		mov	r4, #-1
 23201              	.LVL2906:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   {
 23202              		.loc 33 86 3 view .LVU8437
 23203 003a 16E0     		b	.L740
 23204              	.LVL2907:
 23205              	.L737:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   {
 23206              		.loc 33 86 3 view .LVU8438
 23207 003c B1F5005F 		cmp	r1, #8192
 23208 0040 11D1     		bne	.L741
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     S->pCosFactor = cos_factorsQ31_8192;
 23209              		.loc 33 91 5 is_stmt 1 view .LVU8439
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     S->pCosFactor = cos_factorsQ31_8192;
 23210              		.loc 33 91 17 is_stmt 0 view .LVU8440
 23211 0042 0F4B     		ldr	r3, .L744+8
 23212 0044 A360     		str	r3, [r4, #8]
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     break;
 23213              		.loc 33 92 5 is_stmt 1 view .LVU8441
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     break;
 23214              		.loc 33 92 19 is_stmt 0 view .LVU8442
 23215 0046 0F4B     		ldr	r3, .L744+12
 23216 0048 E360     		str	r3, [r4, #12]
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   #endif
 23217              		.loc 33 93 5 is_stmt 1 view .LVU8443
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
 23218              		.loc 33 69 14 is_stmt 0 view .LVU8444
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 755


 23219 004a 0024     		movs	r4, #0
 23220              	.LVL2908:
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   #endif
 23221              		.loc 33 93 5 view .LVU8445
 23222 004c 0DE0     		b	.L740
 23223              	.LVL2909:
 23224              	.L736:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     S->pCosFactor = cos_factorsQ31_2048;
 23225              		.loc 33 98 5 is_stmt 1 view .LVU8446
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     S->pCosFactor = cos_factorsQ31_2048;
 23226              		.loc 33 98 17 is_stmt 0 view .LVU8447
 23227 004e 0E4B     		ldr	r3, .L744+16
 23228 0050 A360     		str	r3, [r4, #8]
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     break;
 23229              		.loc 33 99 5 is_stmt 1 view .LVU8448
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     break;
 23230              		.loc 33 99 19 is_stmt 0 view .LVU8449
 23231 0052 0E4B     		ldr	r3, .L744+20
 23232 0054 E360     		str	r3, [r4, #12]
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   #endif 
 23233              		.loc 33 100 5 is_stmt 1 view .LVU8450
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
 23234              		.loc 33 69 14 is_stmt 0 view .LVU8451
 23235 0056 0024     		movs	r4, #0
 23236              	.LVL2910:
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   #endif 
 23237              		.loc 33 100 5 view .LVU8452
 23238 0058 07E0     		b	.L740
 23239              	.LVL2911:
 23240              	.L738:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   #endif 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_Q31_
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   case 128U:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     S->pTwiddle = WeightsQ31_128;
 23241              		.loc 33 112 5 is_stmt 1 view .LVU8453
 23242              		.loc 33 112 17 is_stmt 0 view .LVU8454
 23243 005a 0D4B     		ldr	r3, .L744+24
 23244 005c A360     		str	r3, [r4, #8]
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     S->pCosFactor = cos_factorsQ31_128;
 23245              		.loc 33 113 5 is_stmt 1 view .LVU8455
 23246              		.loc 33 113 19 is_stmt 0 view .LVU8456
 23247 005e 0D4B     		ldr	r3, .L744+28
 23248 0060 E360     		str	r3, [r4, #12]
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     break;
 23249              		.loc 33 114 5 is_stmt 1 view .LVU8457
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
 23250              		.loc 33 69 14 is_stmt 0 view .LVU8458
 23251 0062 0024     		movs	r4, #0
 23252              	.LVL2912:
 23253              		.loc 33 114 5 view .LVU8459
 23254 0064 01E0     		b	.L740
 23255              	.LVL2913:
 23256              	.L741:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   {
 23257              		.loc 33 86 3 view .LVU8460
 23258 0066 4FF0FF34 		mov	r4, #-1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 756


 23259              	.LVL2914:
 23260              	.L740:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   #endif
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   default:
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   }
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   /* Initialize the RFFT/RIFFT Function */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   arm_rfft_init_q31(S->pRfft,  S->N, 0U, 1U);
 23261              		.loc 33 121 3 is_stmt 1 view .LVU8461
 23262 006a 0123     		movs	r3, #1
 23263 006c 0022     		movs	r2, #0
 23264              	.LVL2915:
 23265              		.loc 33 121 3 is_stmt 0 view .LVU8462
 23266 006e FFF7FEFF 		bl	arm_rfft_init_q31
 23267              	.LVL2916:
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   /* return the status of DCT4 Init function */
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c ****   return (status);
 23268              		.loc 33 124 3 is_stmt 1 view .LVU8463
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_q31.c **** }
 23269              		.loc 33 125 1 is_stmt 0 view .LVU8464
 23270 0072 2046     		mov	r0, r4
 23271 0074 10BD     		pop	{r4, pc}
 23272              	.LVL2917:
 23273              	.L745:
 23274              		.loc 33 125 1 view .LVU8465
 23275 0076 00BF     		.align	2
 23276              	.L744:
 23277 0078 00000000 		.word	WeightsQ31_512
 23278 007c 00000000 		.word	cos_factorsQ31_512
 23279 0080 00000000 		.word	WeightsQ31_8192
 23280 0084 00000000 		.word	cos_factorsQ31_8192
 23281 0088 00000000 		.word	WeightsQ31_2048
 23282 008c 00000000 		.word	cos_factorsQ31_2048
 23283 0090 00000000 		.word	WeightsQ31_128
 23284 0094 00000000 		.word	cos_factorsQ31_128
 23285              		.cfi_endproc
 23286              	.LFE188:
 23288              		.section	.text.arm_cfft_radix4_init_f32,"ax",%progbits
 23289              		.align	1
 23290              		.global	arm_cfft_radix4_init_f32
 23291              		.syntax unified
 23292              		.thumb
 23293              		.thumb_func
 23295              	arm_cfft_radix4_init_f32:
 23296              	.LVL2918:
 23297              	.LFB203:
 23298              		.file 34 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_in
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Title:        arm_cfft_radix4_init_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Description:  Radix-4 Decimation in Frequency Floating-point CFFT & CIFFT Initialization functio
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 757


   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @ingroup groupTransforms
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @addtogroup ComplexFFT
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @brief         Initialization function for the floating-point CFFT/CIFFT.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @deprecated    Do not use this function. It has been superceded by \ref arm_cfft_f32 and will be 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @param[in,out] S              points to an instance of the floating-point CFFT/CIFFT structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @param[in]     fftLen         length of the FFT
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @param[in]     ifftFlag       flag that selects transform direction
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - value = 0: forward transform
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - value = 1: inverse transform
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - value = 0: disables bit reversal of output
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - value = 1: enables bit reversal of output
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @return        execution status
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @par           Details
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    The parameter <code>ifftFlag</code> controls whether a forward or inverse transf
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @par
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    The parameter <code>bitReverseFlag</code> controls whether output is in normal o
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    Set(=1) bitReverseFlag for output to be in normal order otherwise output is in b
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @par
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Suppor
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @par
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    This Function also initializes Twiddle factor table pointer and Bit reversal tab
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 758


  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** arm_status arm_cfft_radix4_init_f32(
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   arm_cfft_radix4_instance_f32 * S,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint16_t fftLen,
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint8_t ifftFlag,
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint8_t bitReverseFlag)
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** {
 23299              		.loc 34 73 1 is_stmt 1 view -0
 23300              		.cfi_startproc
 23301              		@ args = 0, pretend = 0, frame = 0
 23302              		@ frame_needed = 0, uses_anonymous_args = 0
 23303              		@ link register save eliminated.
 23304              		.loc 34 73 1 is_stmt 0 view .LVU8467
 23305 0000 10B4     		push	{r4}
 23306              	.LCFI153:
 23307              		.cfi_def_cfa_offset 4
 23308              		.cfi_offset 4, -4
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****    /*  Initialise the default arm status */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   arm_status status = ARM_MATH_ARGUMENT_ERROR;
 23309              		.loc 34 75 3 is_stmt 1 view .LVU8468
 23310              	.LVL2919:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALLOW_TABLES)
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the default arm status */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   status = ARM_MATH_SUCCESS;
 23311              		.loc 34 82 3 view .LVU8469
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the FFT length */
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->fftLen = fftLen;
 23312              		.loc 34 85 3 view .LVU8470
 23313              		.loc 34 85 13 is_stmt 0 view .LVU8471
 23314 0002 0180     		strh	r1, [r0]	@ movhi
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Twiddle coefficient pointer */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->pTwiddle = (float32_t *) twiddleCoef;
 23315              		.loc 34 88 3 is_stmt 1 view .LVU8472
 23316              		.loc 34 88 15 is_stmt 0 view .LVU8473
 23317 0004 264C     		ldr	r4, .L757
 23318 0006 4460     		str	r4, [r0, #4]
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Flag for selection of CFFT or CIFFT */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->ifftFlag = ifftFlag;
 23319              		.loc 34 91 3 is_stmt 1 view .LVU8474
 23320              		.loc 34 91 15 is_stmt 0 view .LVU8475
 23321 0008 8270     		strb	r2, [r0, #2]
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Flag for calculation Bit reversal or not */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->bitReverseFlag = bitReverseFlag;
 23322              		.loc 34 94 3 is_stmt 1 view .LVU8476
 23323              		.loc 34 94 21 is_stmt 0 view .LVU8477
 23324 000a C370     		strb	r3, [r0, #3]
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 759


  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initializations of structure parameters depending on the FFT length */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   switch (S->fftLen)
 23325              		.loc 34 99 3 is_stmt 1 view .LVU8478
 23326 000c B1F5807F 		cmp	r1, #256
 23327 0010 2DD0     		beq	.L747
 23328 0012 11D9     		bls	.L755
 23329 0014 B1F5806F 		cmp	r1, #1024
 23330 0018 1FD0     		beq	.L752
 23331 001a B1F5805F 		cmp	r1, #4096
 23332 001e 3BD1     		bne	.L753
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 4096U:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 4096 point FFT */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 1U;
 23333              		.loc 34 106 5 view .LVU8479
 23334              		.loc 34 106 25 is_stmt 0 view .LVU8480
 23335 0020 0123     		movs	r3, #1
 23336              	.LVL2920:
 23337              		.loc 34 106 25 view .LVU8481
 23338 0022 8381     		strh	r3, [r0, #12]	@ movhi
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 1U;
 23339              		.loc 34 108 5 is_stmt 1 view .LVU8482
 23340              		.loc 34 108 21 is_stmt 0 view .LVU8483
 23341 0024 C381     		strh	r3, [r0, #14]	@ movhi
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) armBitRevTable;
 23342              		.loc 34 110 5 is_stmt 1 view .LVU8484
 23343              		.loc 34 110 21 is_stmt 0 view .LVU8485
 23344 0026 1F4B     		ldr	r3, .L757+4
 23345 0028 8360     		str	r3, [r0, #8]
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.000244140625;
 23346              		.loc 34 112 5 is_stmt 1 view .LVU8486
 23347              		.loc 34 112 20 is_stmt 0 view .LVU8487
 23348 002a 4FF06653 		mov	r3, #964689920
 23349 002e 0361     		str	r3, [r0, #16]	@ float
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 23350              		.loc 34 113 5 is_stmt 1 view .LVU8488
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23351              		.loc 34 82 10 is_stmt 0 view .LVU8489
 23352 0030 0020     		movs	r0, #0
 23353              	.LVL2921:
 23354              	.L751:
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 1024U:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 1024 point FFT */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 4U;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 4U;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 760


 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0009765625f;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 256U:
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 256 point FFT */
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 16U;
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 64U:
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 64 point FFT */
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 64U;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.015625f;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 16U:
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 16 point FFT */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 256U;
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0625f;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   default:
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Reporting argument error if fftSize is not valid value */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   }
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #endif
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #endif
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #endif
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   return (status);
 23355              		.loc 34 163 3 is_stmt 1 view .LVU8490
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** }
 23356              		.loc 34 164 1 is_stmt 0 view .LVU8491
 23357 0032 5DF8044B 		ldr	r4, [sp], #4
 23358              	.LCFI154:
 23359              		.cfi_remember_state
 23360              		.cfi_restore 4
 23361              		.cfi_def_cfa_offset 0
 23362 0036 7047     		bx	lr
 23363              	.LVL2922:
 23364              	.L755:
 23365              	.LCFI155:
 23366              		.cfi_restore_state
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
 23367              		.loc 34 99 3 view .LVU8492
 23368 0038 1029     		cmp	r1, #16
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 761


 23369 003a 22D0     		beq	.L749
 23370 003c 4029     		cmp	r1, #64
 23371 003e 09D1     		bne	.L756
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 23372              		.loc 34 139 5 is_stmt 1 view .LVU8493
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 23373              		.loc 34 139 25 is_stmt 0 view .LVU8494
 23374 0040 4023     		movs	r3, #64
 23375              	.LVL2923:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 23376              		.loc 34 139 25 view .LVU8495
 23377 0042 8381     		strh	r3, [r0, #12]	@ movhi
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 23378              		.loc 34 140 5 is_stmt 1 view .LVU8496
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 23379              		.loc 34 140 21 is_stmt 0 view .LVU8497
 23380 0044 C381     		strh	r3, [r0, #14]	@ movhi
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.015625f;
 23381              		.loc 34 141 5 is_stmt 1 view .LVU8498
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.015625f;
 23382              		.loc 34 141 21 is_stmt 0 view .LVU8499
 23383 0046 184B     		ldr	r3, .L757+8
 23384 0048 8360     		str	r3, [r0, #8]
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 23385              		.loc 34 142 5 is_stmt 1 view .LVU8500
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 23386              		.loc 34 142 20 is_stmt 0 view .LVU8501
 23387 004a 4FF07253 		mov	r3, #1015021568
 23388 004e 0361     		str	r3, [r0, #16]	@ float
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23389              		.loc 34 143 5 is_stmt 1 view .LVU8502
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23390              		.loc 34 82 10 is_stmt 0 view .LVU8503
 23391 0050 0020     		movs	r0, #0
 23392              	.LVL2924:
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23393              		.loc 34 143 5 view .LVU8504
 23394 0052 EEE7     		b	.L751
 23395              	.LVL2925:
 23396              	.L756:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
 23397              		.loc 34 99 3 view .LVU8505
 23398 0054 4FF0FF30 		mov	r0, #-1
 23399              	.LVL2926:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
 23400              		.loc 34 99 3 view .LVU8506
 23401 0058 EBE7     		b	.L751
 23402              	.LVL2927:
 23403              	.L752:
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 23404              		.loc 34 119 5 is_stmt 1 view .LVU8507
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 23405              		.loc 34 119 25 is_stmt 0 view .LVU8508
 23406 005a 0423     		movs	r3, #4
 23407              	.LVL2928:
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 23408              		.loc 34 119 25 view .LVU8509
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 762


 23409 005c 8381     		strh	r3, [r0, #12]	@ movhi
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 23410              		.loc 34 121 5 is_stmt 1 view .LVU8510
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 23411              		.loc 34 121 21 is_stmt 0 view .LVU8511
 23412 005e C381     		strh	r3, [r0, #14]	@ movhi
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 23413              		.loc 34 123 5 is_stmt 1 view .LVU8512
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 23414              		.loc 34 123 21 is_stmt 0 view .LVU8513
 23415 0060 124B     		ldr	r3, .L757+12
 23416 0062 8360     		str	r3, [r0, #8]
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 23417              		.loc 34 125 5 is_stmt 1 view .LVU8514
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 23418              		.loc 34 125 20 is_stmt 0 view .LVU8515
 23419 0064 4FF06A53 		mov	r3, #981467136
 23420 0068 0361     		str	r3, [r0, #16]	@ float
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23421              		.loc 34 126 5 is_stmt 1 view .LVU8516
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23422              		.loc 34 82 10 is_stmt 0 view .LVU8517
 23423 006a 0020     		movs	r0, #0
 23424              	.LVL2929:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23425              		.loc 34 126 5 view .LVU8518
 23426 006c E1E7     		b	.L751
 23427              	.LVL2930:
 23428              	.L747:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 23429              		.loc 34 131 5 is_stmt 1 view .LVU8519
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 23430              		.loc 34 131 25 is_stmt 0 view .LVU8520
 23431 006e 1023     		movs	r3, #16
 23432              	.LVL2931:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 23433              		.loc 34 131 25 view .LVU8521
 23434 0070 8381     		strh	r3, [r0, #12]	@ movhi
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 23435              		.loc 34 132 5 is_stmt 1 view .LVU8522
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 23436              		.loc 34 132 21 is_stmt 0 view .LVU8523
 23437 0072 C381     		strh	r3, [r0, #14]	@ movhi
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 23438              		.loc 34 133 5 is_stmt 1 view .LVU8524
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 23439              		.loc 34 133 21 is_stmt 0 view .LVU8525
 23440 0074 0E4B     		ldr	r3, .L757+16
 23441 0076 8360     		str	r3, [r0, #8]
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 23442              		.loc 34 134 5 is_stmt 1 view .LVU8526
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 23443              		.loc 34 134 20 is_stmt 0 view .LVU8527
 23444 0078 4FF06E53 		mov	r3, #998244352
 23445 007c 0361     		str	r3, [r0, #16]	@ float
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23446              		.loc 34 135 5 is_stmt 1 view .LVU8528
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 763


  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23447              		.loc 34 82 10 is_stmt 0 view .LVU8529
 23448 007e 0020     		movs	r0, #0
 23449              	.LVL2932:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23450              		.loc 34 135 5 view .LVU8530
 23451 0080 D7E7     		b	.L751
 23452              	.LVL2933:
 23453              	.L749:
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 23454              		.loc 34 147 5 is_stmt 1 view .LVU8531
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 23455              		.loc 34 147 25 is_stmt 0 view .LVU8532
 23456 0082 4FF48073 		mov	r3, #256
 23457              	.LVL2934:
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 23458              		.loc 34 147 25 view .LVU8533
 23459 0086 8381     		strh	r3, [r0, #12]	@ movhi
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 23460              		.loc 34 148 5 is_stmt 1 view .LVU8534
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 23461              		.loc 34 148 21 is_stmt 0 view .LVU8535
 23462 0088 C381     		strh	r3, [r0, #14]	@ movhi
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0625f;
 23463              		.loc 34 149 5 is_stmt 1 view .LVU8536
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0625f;
 23464              		.loc 34 149 21 is_stmt 0 view .LVU8537
 23465 008a 0A4B     		ldr	r3, .L757+20
 23466 008c 8360     		str	r3, [r0, #8]
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 23467              		.loc 34 150 5 is_stmt 1 view .LVU8538
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 23468              		.loc 34 150 20 is_stmt 0 view .LVU8539
 23469 008e 4FF07653 		mov	r3, #1031798784
 23470 0092 0361     		str	r3, [r0, #16]	@ float
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23471              		.loc 34 151 5 is_stmt 1 view .LVU8540
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23472              		.loc 34 82 10 is_stmt 0 view .LVU8541
 23473 0094 0020     		movs	r0, #0
 23474              	.LVL2935:
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 23475              		.loc 34 151 5 view .LVU8542
 23476 0096 CCE7     		b	.L751
 23477              	.LVL2936:
 23478              	.L753:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
 23479              		.loc 34 99 3 view .LVU8543
 23480 0098 4FF0FF30 		mov	r0, #-1
 23481              	.LVL2937:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
 23482              		.loc 34 99 3 view .LVU8544
 23483 009c C9E7     		b	.L751
 23484              	.L758:
 23485 009e 00BF     		.align	2
 23486              	.L757:
 23487 00a0 00000000 		.word	twiddleCoef_4096
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 764


 23488 00a4 00000000 		.word	armBitRevTable
 23489 00a8 7E000000 		.word	armBitRevTable+126
 23490 00ac 06000000 		.word	armBitRevTable+6
 23491 00b0 1E000000 		.word	armBitRevTable+30
 23492 00b4 FE010000 		.word	armBitRevTable+510
 23493              		.cfi_endproc
 23494              	.LFE203:
 23496              		.section	.text.arm_rfft_init_f32,"ax",%progbits
 23497              		.align	1
 23498              		.global	arm_rfft_init_f32
 23499              		.syntax unified
 23500              		.thumb
 23501              		.thumb_func
 23503              	arm_rfft_init_f32:
 23504              	.LVL2938:
 23505              	.LFB200:
 23506              		.file 35 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * Title:        arm_rfft_init_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * Description:  RFFT & RIFFT Floating point initialisation function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** /**
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @addtogroup RealFFT
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @{
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  */
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** /**
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @brief         Initialization function for the floating-point RFFT/RIFFT.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @deprecated    Do not use this function. It has been superceded by \ref arm_rfft_fast_init_f32 an
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 765


  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @param[in,out] S             points to an instance of the floating-point RFFT/RIFFT structure
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @param[in,out] S_CFFT        points to an instance of the floating-point CFFT/CIFFT structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @param[in]     fftLenReal     length of the FFT.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @param[in]     ifftFlagR      flag that selects transform direction
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    - value = 0: forward transform
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    - value = 1: inverse transform
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    - value = 0: disables bit reversal of output
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    - value = 1: enables bit reversal of output
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @return        execution status
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLenReal</code> is not a supported leng
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @par Description
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    The parameter <code>fftLenReal</code>specifies length of RFFT/RIFFT Process.
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    Supported FFT Lengths are 128, 512, 2048.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @par
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    The parameter <code>ifftFlagR</code> controls whether a forward or inverse trans
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    Set(=1) ifftFlagR to calculate RIFFT, otherwise RFFT is calculated.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @par
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    The parameter <code>bitReverseFlag</code> controls whether output is in normal o
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    Set(=1) bitReverseFlag for output to be in normal order otherwise output is in b
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   @par
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****                    This function also initializes Twiddle factor table.
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****  */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** arm_status arm_rfft_init_f32(
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   arm_rfft_instance_f32 * S,
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   arm_cfft_radix4_instance_f32 * S_CFFT,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   uint32_t fftLenReal,
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   uint32_t ifftFlagR,
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   uint32_t bitReverseFlag)
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** {
 23507              		.loc 35 73 1 is_stmt 1 view -0
 23508              		.cfi_startproc
 23509              		@ args = 4, pretend = 0, frame = 0
 23510              		@ frame_needed = 0, uses_anonymous_args = 0
 23511              		.loc 35 73 1 is_stmt 0 view .LVU8546
 23512 0000 10B5     		push	{r4, lr}
 23513              	.LCFI156:
 23514              		.cfi_def_cfa_offset 8
 23515              		.cfi_offset 4, -8
 23516              		.cfi_offset 14, -4
 23517 0002 8446     		mov	ip, r0
 23518 0004 0846     		mov	r0, r1
 23519              	.LVL2939:
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****    /*  Initialise the default arm status */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   arm_status status = ARM_MATH_ARGUMENT_ERROR;
 23520              		.loc 35 75 3 is_stmt 1 view .LVU8547
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALLOW_TABLES)
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_REALCOEF_F3
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   /*  Initialise the default arm status */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   status = ARM_MATH_SUCCESS;
 23521              		.loc 35 82 3 view .LVU8548
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 766


  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   /*  Initialize the Real FFT length */
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   S->fftLenReal = (uint16_t) fftLenReal;
 23522              		.loc 35 85 3 view .LVU8549
 23523              		.loc 35 85 19 is_stmt 0 view .LVU8550
 23524 0006 92B2     		uxth	r2, r2
 23525              	.LVL2940:
 23526              		.loc 35 85 17 view .LVU8551
 23527 0008 CCF80020 		str	r2, [ip]
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   /*  Initialize the Complex FFT length */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   S->fftLenBy2 = (uint16_t) fftLenReal / 2U;
 23528              		.loc 35 88 3 is_stmt 1 view .LVU8552
 23529              		.loc 35 88 16 is_stmt 0 view .LVU8553
 23530 000c 5108     		lsrs	r1, r2, #1
 23531              	.LVL2941:
 23532              		.loc 35 88 16 view .LVU8554
 23533 000e ACF80410 		strh	r1, [ip, #4]	@ movhi
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   /*  Initialize the Twiddle coefficientA pointer */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   S->pTwiddleAReal = (float32_t *) realCoefA;
 23534              		.loc 35 91 3 is_stmt 1 view .LVU8555
 23535              		.loc 35 91 20 is_stmt 0 view .LVU8556
 23536 0012 204C     		ldr	r4, .L770
 23537 0014 CCF80C40 		str	r4, [ip, #12]
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   /*  Initialize the Twiddle coefficientB pointer */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   S->pTwiddleBReal = (float32_t *) realCoefB;
 23538              		.loc 35 94 3 is_stmt 1 view .LVU8557
 23539              		.loc 35 94 20 is_stmt 0 view .LVU8558
 23540 0018 1F4C     		ldr	r4, .L770+4
 23541 001a CCF81040 		str	r4, [ip, #16]
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   /*  Initialize the Flag for selection of RFFT or RIFFT */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   S->ifftFlagR = (uint8_t) ifftFlagR;
 23542              		.loc 35 97 3 is_stmt 1 view .LVU8559
 23543              		.loc 35 97 18 is_stmt 0 view .LVU8560
 23544 001e DBB2     		uxtb	r3, r3
 23545              	.LVL2942:
 23546              		.loc 35 97 16 view .LVU8561
 23547 0020 8CF80630 		strb	r3, [ip, #6]
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   /*  Initialize the Flag for calculation Bit reversal or not */
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   S->bitReverseFlagR = (uint8_t) bitReverseFlag;
 23548              		.loc 35 100 3 is_stmt 1 view .LVU8562
 23549              		.loc 35 100 24 is_stmt 0 view .LVU8563
 23550 0024 9DF80840 		ldrb	r4, [sp, #8]	@ zero_extendqisi2
 23551              		.loc 35 100 22 view .LVU8564
 23552 0028 8CF80740 		strb	r4, [ip, #7]
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   /*  Initializations of structure parameters depending on the FFT length */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   switch (S->fftLenReal)
 23553              		.loc 35 103 3 is_stmt 1 view .LVU8565
 23554 002c B2F5006F 		cmp	r2, #2048
 23555 0030 15D0     		beq	.L760
 23556 0032 0CD8     		bhi	.L761
 23557 0034 802A     		cmp	r2, #128
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 767


 23558 0036 17D0     		beq	.L762
 23559 0038 B2F5007F 		cmp	r2, #512
 23560 003c 04D1     		bne	.L769
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   {
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     /* Init table modifier value */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   case 8192U:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     S->twidCoefRModifier = 1U;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     break;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   case 2048U:
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     S->twidCoefRModifier = 4U;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     break;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   case 512U:
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     S->twidCoefRModifier = 16U;
 23561              		.loc 35 113 5 view .LVU8566
 23562              		.loc 35 113 26 is_stmt 0 view .LVU8567
 23563 003e 1022     		movs	r2, #16
 23564 0040 CCF80820 		str	r2, [ip, #8]
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     break;
 23565              		.loc 35 114 5 is_stmt 1 view .LVU8568
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
 23566              		.loc 35 82 10 is_stmt 0 view .LVU8569
 23567 0044 0024     		movs	r4, #0
 23568              		.loc 35 114 5 view .LVU8570
 23569 0046 16E0     		b	.L764
 23570              	.L769:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   {
 23571              		.loc 35 103 3 view .LVU8571
 23572 0048 4FF0FF34 		mov	r4, #-1
 23573 004c 13E0     		b	.L764
 23574              	.L761:
 23575 004e B2F5005F 		cmp	r2, #8192
 23576 0052 0ED1     		bne	.L767
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     break;
 23577              		.loc 35 107 5 is_stmt 1 view .LVU8572
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     break;
 23578              		.loc 35 107 26 is_stmt 0 view .LVU8573
 23579 0054 0122     		movs	r2, #1
 23580 0056 CCF80820 		str	r2, [ip, #8]
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   case 2048U:
 23581              		.loc 35 108 5 is_stmt 1 view .LVU8574
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
 23582              		.loc 35 82 10 is_stmt 0 view .LVU8575
 23583 005a 0024     		movs	r4, #0
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   case 2048U:
 23584              		.loc 35 108 5 view .LVU8576
 23585 005c 0BE0     		b	.L764
 23586              	.L760:
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     break;
 23587              		.loc 35 110 5 is_stmt 1 view .LVU8577
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     break;
 23588              		.loc 35 110 26 is_stmt 0 view .LVU8578
 23589 005e 0422     		movs	r2, #4
 23590 0060 CCF80820 		str	r2, [ip, #8]
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   case 512U:
 23591              		.loc 35 111 5 is_stmt 1 view .LVU8579
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
 23592              		.loc 35 82 10 is_stmt 0 view .LVU8580
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 768


 23593 0064 0024     		movs	r4, #0
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   case 512U:
 23594              		.loc 35 111 5 view .LVU8581
 23595 0066 06E0     		b	.L764
 23596              	.L762:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   case 128U:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     S->twidCoefRModifier = 64U;
 23597              		.loc 35 116 5 is_stmt 1 view .LVU8582
 23598              		.loc 35 116 26 is_stmt 0 view .LVU8583
 23599 0068 4022     		movs	r2, #64
 23600 006a CCF80820 		str	r2, [ip, #8]
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     break;
 23601              		.loc 35 117 5 is_stmt 1 view .LVU8584
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
 23602              		.loc 35 82 10 is_stmt 0 view .LVU8585
 23603 006e 0024     		movs	r4, #0
 23604              		.loc 35 117 5 view .LVU8586
 23605 0070 01E0     		b	.L764
 23606              	.L767:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   {
 23607              		.loc 35 103 3 view .LVU8587
 23608 0072 4FF0FF34 		mov	r4, #-1
 23609              	.L764:
 23610              	.LVL2943:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   default:
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     /*  Reporting argument error if rfftSize is not valid value */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     break;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   }
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   /* Init Complex FFT Instance */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   S->pCfft = S_CFFT;
 23611              		.loc 35 125 3 is_stmt 1 view .LVU8588
 23612              		.loc 35 125 12 is_stmt 0 view .LVU8589
 23613 0076 CCF81400 		str	r0, [ip, #20]
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   if (S->ifftFlagR)
 23614              		.loc 35 127 3 is_stmt 1 view .LVU8590
 23615              		.loc 35 127 6 is_stmt 0 view .LVU8591
 23616 007a 2BB1     		cbz	r3, .L765
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   {
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     /* Initializes the CIFFT Module for fftLenreal/2 length */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     arm_cfft_radix4_init_f32(S->pCfft, S->fftLenBy2, 1U, 0U);
 23617              		.loc 35 130 5 is_stmt 1 view .LVU8592
 23618 007c 0023     		movs	r3, #0
 23619 007e 0122     		movs	r2, #1
 23620 0080 FFF7FEFF 		bl	arm_cfft_radix4_init_f32
 23621              	.LVL2944:
 23622              	.L766:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   }
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   else
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   {
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     /* Initializes the CFFT Module for fftLenreal/2 length */
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****     arm_cfft_radix4_init_f32(S->pCfft, S->fftLenBy2, 0U, 0U);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   }
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** #endif
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 769


 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** #endif
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   /* return the status of RFFT Init function */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   return (status);
 23623              		.loc 35 141 3 view .LVU8593
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c **** }
 23624              		.loc 35 143 1 is_stmt 0 view .LVU8594
 23625 0084 2046     		mov	r0, r4
 23626 0086 10BD     		pop	{r4, pc}
 23627              	.LVL2945:
 23628              	.L765:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   }
 23629              		.loc 35 135 5 is_stmt 1 view .LVU8595
 23630 0088 0023     		movs	r3, #0
 23631 008a 1A46     		mov	r2, r3
 23632 008c FFF7FEFF 		bl	arm_cfft_radix4_init_f32
 23633              	.LVL2946:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_rfft_init_f32.c ****   }
 23634              		.loc 35 135 5 is_stmt 0 view .LVU8596
 23635 0090 F8E7     		b	.L766
 23636              	.L771:
 23637 0092 00BF     		.align	2
 23638              	.L770:
 23639 0094 00000000 		.word	realCoefA
 23640 0098 00000000 		.word	realCoefB
 23641              		.cfi_endproc
 23642              	.LFE200:
 23644              		.section	.text.arm_dct4_init_f32,"ax",%progbits
 23645              		.align	1
 23646              		.global	arm_dct4_init_f32
 23647              		.syntax unified
 23648              		.thumb
 23649              		.thumb_func
 23651              	arm_dct4_init_f32:
 23652              	.LVL2947:
 23653              	.LFB186:
 23654              		.file 36 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * Title:        arm_dct4_init_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * Description:  Initialization function of DCT-4 & IDCT4 F32
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 770


  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   @ingroup groupTransforms
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   @addtogroup DCT4_IDCT4
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   @brief         Initialization function for the floating-point DCT4/IDCT4.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   @param[in,out] S          points to an instance of floating-point DCT4/IDCT4 structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   @param[in]     S_RFFT     points to an instance of floating-point RFFT/RIFFT structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   @param[in]     S_CFFT     points to an instance of floating-point CFFT/CIFFT structure
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   @param[in]     N			length of the DCT4
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   @param[in]     Nby2       half of the length of the DCT4
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   @param[in]     normalize  normalizing factor.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   @return        execution status
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>N</code> is not a supported transform len
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   @par           Normalizing factor
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****                    The normalizing factor is <code>sqrt(2/N)</code>, which depends on the size of t
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****                    Floating-point normalizing factors are mentioned in the table below for differen
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****                    \image html dct4NormalizingF32Table.gif
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****  */
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** arm_status arm_dct4_init_f32(
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   arm_dct4_instance_f32 * S,
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   arm_rfft_instance_f32 * S_RFFT,
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   arm_cfft_radix4_instance_f32 * S_CFFT,
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   uint16_t N,
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   uint16_t Nby2,
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   float32_t normalize)
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** {
 23655              		.loc 36 67 1 is_stmt 1 view -0
 23656              		.cfi_startproc
 23657              		@ args = 4, pretend = 0, frame = 0
 23658              		@ frame_needed = 0, uses_anonymous_args = 0
 23659              		.loc 36 67 1 is_stmt 0 view .LVU8598
 23660 0000 10B5     		push	{r4, lr}
 23661              	.LCFI157:
 23662              		.cfi_def_cfa_offset 8
 23663              		.cfi_offset 4, -8
 23664              		.cfi_offset 14, -4
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 771


 23665 0002 82B0     		sub	sp, sp, #8
 23666              	.LCFI158:
 23667              		.cfi_def_cfa_offset 16
 23668 0004 0446     		mov	r4, r0
 23669 0006 0846     		mov	r0, r1
 23670              	.LVL2948:
 23671              		.loc 36 67 1 view .LVU8599
 23672 0008 1146     		mov	r1, r2
 23673              	.LVL2949:
 23674              		.loc 36 67 1 view .LVU8600
 23675 000a 1A46     		mov	r2, r3
 23676              	.LVL2950:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   /* Initialize the default arm status */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   arm_status status = ARM_MATH_SUCCESS;
 23677              		.loc 36 69 3 is_stmt 1 view .LVU8601
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   /* Initialize the DCT4 length */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   S->N = N;
 23678              		.loc 36 73 3 view .LVU8602
 23679              		.loc 36 73 8 is_stmt 0 view .LVU8603
 23680 000c 2380     		strh	r3, [r4]	@ movhi
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   /* Initialize the half of DCT4 length */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   S->Nby2 = Nby2;
 23681              		.loc 36 76 3 is_stmt 1 view .LVU8604
 23682              		.loc 36 76 11 is_stmt 0 view .LVU8605
 23683 000e BDF81030 		ldrh	r3, [sp, #16]
 23684              	.LVL2951:
 23685              		.loc 36 76 11 view .LVU8606
 23686 0012 6380     		strh	r3, [r4, #2]	@ movhi
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   /* Initialize the DCT4 Normalizing factor */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   S->normalize = normalize;
 23687              		.loc 36 79 3 is_stmt 1 view .LVU8607
 23688              		.loc 36 79 16 is_stmt 0 view .LVU8608
 23689 0014 84ED010A 		vstr.32	s0, [r4, #4]
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   /* Initialize Real FFT Instance */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   S->pRfft = S_RFFT;
 23690              		.loc 36 82 3 is_stmt 1 view .LVU8609
 23691              		.loc 36 82 12 is_stmt 0 view .LVU8610
 23692 0018 2061     		str	r0, [r4, #16]
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   /* Initialize Complex FFT Instance */
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   S->pCfft = S_CFFT;
 23693              		.loc 36 85 3 is_stmt 1 view .LVU8611
 23694              		.loc 36 85 12 is_stmt 0 view .LVU8612
 23695 001a 6161     		str	r1, [r4, #20]
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   switch (N)
 23696              		.loc 36 87 3 is_stmt 1 view .LVU8613
 23697 001c B2F5006F 		cmp	r2, #2048
 23698 0020 17D0     		beq	.L773
 23699 0022 0DD8     		bhi	.L774
 23700 0024 802A     		cmp	r2, #128
 23701 0026 1AD0     		beq	.L775
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 772


 23702 0028 B2F5007F 		cmp	r2, #512
 23703 002c 05D1     		bne	.L780
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   {
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     /* Initialize the table modifier values */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   case 8192U:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     S->pTwiddle = Weights_8192;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     S->pCosFactor = cos_factors_8192;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     break;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   #endif
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   case 2048U:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     S->pTwiddle = Weights_2048;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     S->pCosFactor = cos_factors_2048;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     break;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   #endif
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   case 512U:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     S->pTwiddle = Weights_512;
 23704              		.loc 36 106 5 view .LVU8614
 23705              		.loc 36 106 17 is_stmt 0 view .LVU8615
 23706 002e 144B     		ldr	r3, .L781
 23707 0030 A360     		str	r3, [r4, #8]
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     S->pCosFactor = cos_factors_512;
 23708              		.loc 36 107 5 is_stmt 1 view .LVU8616
 23709              		.loc 36 107 19 is_stmt 0 view .LVU8617
 23710 0032 144B     		ldr	r3, .L781+4
 23711 0034 E360     		str	r3, [r4, #12]
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     break;
 23712              		.loc 36 108 5 is_stmt 1 view .LVU8618
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
 23713              		.loc 36 69 14 is_stmt 0 view .LVU8619
 23714 0036 0024     		movs	r4, #0
 23715              	.LVL2952:
 23716              		.loc 36 108 5 view .LVU8620
 23717 0038 19E0     		b	.L777
 23718              	.LVL2953:
 23719              	.L780:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   {
 23720              		.loc 36 87 3 view .LVU8621
 23721 003a 4FF0FF34 		mov	r4, #-1
 23722              	.LVL2954:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   {
 23723              		.loc 36 87 3 view .LVU8622
 23724 003e 16E0     		b	.L777
 23725              	.LVL2955:
 23726              	.L774:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   {
 23727              		.loc 36 87 3 view .LVU8623
 23728 0040 B2F5005F 		cmp	r2, #8192
 23729 0044 11D1     		bne	.L778
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     S->pCosFactor = cos_factors_8192;
 23730              		.loc 36 92 5 is_stmt 1 view .LVU8624
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     S->pCosFactor = cos_factors_8192;
 23731              		.loc 36 92 17 is_stmt 0 view .LVU8625
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 773


 23732 0046 104B     		ldr	r3, .L781+8
 23733 0048 A360     		str	r3, [r4, #8]
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     break;
 23734              		.loc 36 93 5 is_stmt 1 view .LVU8626
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     break;
 23735              		.loc 36 93 19 is_stmt 0 view .LVU8627
 23736 004a 104B     		ldr	r3, .L781+12
 23737 004c E360     		str	r3, [r4, #12]
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   #endif
 23738              		.loc 36 94 5 is_stmt 1 view .LVU8628
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
 23739              		.loc 36 69 14 is_stmt 0 view .LVU8629
 23740 004e 0024     		movs	r4, #0
 23741              	.LVL2956:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   #endif
 23742              		.loc 36 94 5 view .LVU8630
 23743 0050 0DE0     		b	.L777
 23744              	.LVL2957:
 23745              	.L773:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     S->pCosFactor = cos_factors_2048;
 23746              		.loc 36 99 5 is_stmt 1 view .LVU8631
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     S->pCosFactor = cos_factors_2048;
 23747              		.loc 36 99 17 is_stmt 0 view .LVU8632
 23748 0052 0F4B     		ldr	r3, .L781+16
 23749 0054 A360     		str	r3, [r4, #8]
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     break;
 23750              		.loc 36 100 5 is_stmt 1 view .LVU8633
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     break;
 23751              		.loc 36 100 19 is_stmt 0 view .LVU8634
 23752 0056 0F4B     		ldr	r3, .L781+20
 23753 0058 E360     		str	r3, [r4, #12]
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   #endif
 23754              		.loc 36 101 5 is_stmt 1 view .LVU8635
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
 23755              		.loc 36 69 14 is_stmt 0 view .LVU8636
 23756 005a 0024     		movs	r4, #0
 23757              	.LVL2958:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   #endif
 23758              		.loc 36 101 5 view .LVU8637
 23759 005c 07E0     		b	.L777
 23760              	.LVL2959:
 23761              	.L775:
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   #endif
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_DCT4_F32_
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   case 128U:
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     S->pTwiddle = Weights_128;
 23762              		.loc 36 113 5 is_stmt 1 view .LVU8638
 23763              		.loc 36 113 17 is_stmt 0 view .LVU8639
 23764 005e 0E4B     		ldr	r3, .L781+24
 23765 0060 A360     		str	r3, [r4, #8]
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     S->pCosFactor = cos_factors_128;
 23766              		.loc 36 114 5 is_stmt 1 view .LVU8640
 23767              		.loc 36 114 19 is_stmt 0 view .LVU8641
 23768 0062 0E4B     		ldr	r3, .L781+28
 23769 0064 E360     		str	r3, [r4, #12]
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     break;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 774


 23770              		.loc 36 115 5 is_stmt 1 view .LVU8642
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
 23771              		.loc 36 69 14 is_stmt 0 view .LVU8643
 23772 0066 0024     		movs	r4, #0
 23773              	.LVL2960:
 23774              		.loc 36 115 5 view .LVU8644
 23775 0068 01E0     		b	.L777
 23776              	.LVL2961:
 23777              	.L778:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   {
 23778              		.loc 36 87 3 view .LVU8645
 23779 006a 4FF0FF34 		mov	r4, #-1
 23780              	.LVL2962:
 23781              	.L777:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   #endif
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   default:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   }
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   /* Initialize the RFFT/RIFFT Function */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   arm_rfft_init_f32(S->pRfft, S->pCfft, S->N, 0U, 1U);
 23782              		.loc 36 122 3 is_stmt 1 view .LVU8646
 23783 006e 0123     		movs	r3, #1
 23784 0070 0093     		str	r3, [sp]
 23785              	.LVL2963:
 23786              		.loc 36 122 3 is_stmt 0 view .LVU8647
 23787 0072 0023     		movs	r3, #0
 23788 0074 FFF7FEFF 		bl	arm_rfft_init_f32
 23789              	.LVL2964:
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   /* return the status of DCT4 Init function */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c ****   return (status);
 23790              		.loc 36 125 3 is_stmt 1 view .LVU8648
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_dct4_init_f32.c **** }
 23791              		.loc 36 126 1 is_stmt 0 view .LVU8649
 23792 0078 2046     		mov	r0, r4
 23793 007a 02B0     		add	sp, sp, #8
 23794              	.LCFI159:
 23795              		.cfi_def_cfa_offset 8
 23796              		@ sp needed
 23797 007c 10BD     		pop	{r4, pc}
 23798              	.LVL2965:
 23799              	.L782:
 23800              		.loc 36 126 1 view .LVU8650
 23801 007e 00BF     		.align	2
 23802              	.L781:
 23803 0080 00000000 		.word	Weights_512
 23804 0084 00000000 		.word	cos_factors_512
 23805 0088 00000000 		.word	Weights_8192
 23806 008c 00000000 		.word	cos_factors_8192
 23807 0090 00000000 		.word	Weights_2048
 23808 0094 00000000 		.word	cos_factors_2048
 23809 0098 00000000 		.word	Weights_128
 23810 009c 00000000 		.word	cos_factors_128
 23811              		.cfi_endproc
 23812              	.LFE186:
 23814              		.section	.text.arm_cfft_radix4_init_q15,"ax",%progbits
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 775


 23815              		.align	1
 23816              		.global	arm_cfft_radix4_init_q15
 23817              		.syntax unified
 23818              		.thumb
 23819              		.thumb_func
 23821              	arm_cfft_radix4_init_q15:
 23822              	.LVL2966:
 23823              	.LFB204:
 23824              		.file 37 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_in
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * Title:        arm_cfft_radix4_init_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * Description:  Radix-4 Decimation in Frequency Q15 FFT & IFFT initialization function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @ingroup groupTransforms
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** /**
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @addtogroup ComplexFFT
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @{
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  */
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** /**
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @brief Initialization function for the Q15 CFFT/CIFFT.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_q15 and will be 
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @param[in,out] S              points to an instance of the Q15 CFFT/CIFFT structure
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @param[in]     fftLen         length of the FFT
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @param[in]     ifftFlag       flag that selects transform direction
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 776


  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****                    - value = 0: forward transform
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****                    - value = 1: inverse transform
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****                    - value = 0: disables bit reversal of output
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****                    - value = 1: enables bit reversal of output
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @return        execution status
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @par           Details
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****                    The parameter <code>ifftFlag</code> controls whether a forward or inverse transf
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****                    Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @par
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****                    The parameter <code>bitReverseFlag</code> controls whether output is in normal o
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****                    Set(=1) bitReverseFlag for output to be in normal order otherwise output is in b
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @par
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****                    The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Suppor
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   @par
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****                    This Function also initializes Twiddle factor table pointer and Bit reversal tab
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****  */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** arm_status arm_cfft_radix4_init_q15(
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   arm_cfft_radix4_instance_q15 * S,
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   uint16_t fftLen,
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   uint8_t ifftFlag,
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   uint8_t bitReverseFlag)
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** {
 23825              		.loc 37 75 1 is_stmt 1 view -0
 23826              		.cfi_startproc
 23827              		@ args = 0, pretend = 0, frame = 0
 23828              		@ frame_needed = 0, uses_anonymous_args = 0
 23829              		@ link register save eliminated.
 23830              		.loc 37 75 1 is_stmt 0 view .LVU8652
 23831 0000 10B4     		push	{r4}
 23832              	.LCFI160:
 23833              		.cfi_def_cfa_offset 4
 23834              		.cfi_offset 4, -4
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   /*  Initialise the default arm status */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   arm_status status = ARM_MATH_ARGUMENT_ERROR;
 23835              		.loc 37 77 3 is_stmt 1 view .LVU8653
 23836              	.LVL2967:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALLOW_TABLES)
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   /*  Initialise the default arm status */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   status = ARM_MATH_SUCCESS;
 23837              		.loc 37 84 3 view .LVU8654
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   /*  Initialise the FFT length */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   S->fftLen = fftLen;
 23838              		.loc 37 86 3 view .LVU8655
 23839              		.loc 37 86 13 is_stmt 0 view .LVU8656
 23840 0002 0180     		strh	r1, [r0]	@ movhi
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   /*  Initialise the Twiddle coefficient pointer */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   S->pTwiddle = (q15_t *) twiddleCoef_4096_q15;
 23841              		.loc 37 88 3 is_stmt 1 view .LVU8657
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 777


 23842              		.loc 37 88 15 is_stmt 0 view .LVU8658
 23843 0004 1E4C     		ldr	r4, .L794
 23844 0006 4460     		str	r4, [r0, #4]
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   /*  Initialise the Flag for selection of CFFT or CIFFT */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   S->ifftFlag = ifftFlag;
 23845              		.loc 37 90 3 is_stmt 1 view .LVU8659
 23846              		.loc 37 90 15 is_stmt 0 view .LVU8660
 23847 0008 8270     		strb	r2, [r0, #2]
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   /*  Initialise the Flag for calculation Bit reversal or not */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   S->bitReverseFlag = bitReverseFlag;
 23848              		.loc 37 92 3 is_stmt 1 view .LVU8661
 23849              		.loc 37 92 21 is_stmt 0 view .LVU8662
 23850 000a C370     		strb	r3, [r0, #3]
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREV_1024
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   /*  Initializations of structure parameters depending on the FFT length */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   switch (S->fftLen)
 23851              		.loc 37 97 3 is_stmt 1 view .LVU8663
 23852 000c B1F5807F 		cmp	r1, #256
 23853 0010 24D0     		beq	.L784
 23854 0012 0ED9     		bls	.L792
 23855 0014 B1F5806F 		cmp	r1, #1024
 23856 0018 19D0     		beq	.L789
 23857 001a B1F5805F 		cmp	r1, #4096
 23858 001e 2CD1     		bne	.L790
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   {
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   case 4096U:
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     /*  Initializations of structure parameters for 4096 point FFT */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     /*  Initialise the twiddle coef modifier value */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->twidCoefModifier = 1U;
 23859              		.loc 37 103 5 view .LVU8664
 23860              		.loc 37 103 25 is_stmt 0 view .LVU8665
 23861 0020 0123     		movs	r3, #1
 23862              	.LVL2968:
 23863              		.loc 37 103 25 view .LVU8666
 23864 0022 8381     		strh	r3, [r0, #12]	@ movhi
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     /*  Initialise the bit reversal table modifier */
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 1U;
 23865              		.loc 37 105 5 is_stmt 1 view .LVU8667
 23866              		.loc 37 105 21 is_stmt 0 view .LVU8668
 23867 0024 C381     		strh	r3, [r0, #14]	@ movhi
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     /*  Initialise the bit reversal table pointer */
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) armBitRevTable;
 23868              		.loc 37 107 5 is_stmt 1 view .LVU8669
 23869              		.loc 37 107 21 is_stmt 0 view .LVU8670
 23870 0026 174B     		ldr	r3, .L794+4
 23871 0028 8360     		str	r3, [r0, #8]
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     break;
 23872              		.loc 37 109 5 is_stmt 1 view .LVU8671
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   /*  Initialise the FFT length */
 23873              		.loc 37 84 10 is_stmt 0 view .LVU8672
 23874 002a 0020     		movs	r0, #0
 23875              	.LVL2969:
 23876              	.L788:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 778


 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   case 1024U:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     /*  Initializations of structure parameters for 1024 point FFT */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->twidCoefModifier = 4U;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 4U;
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     break;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   case 256U:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     /*  Initializations of structure parameters for 256 point FFT */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->twidCoefModifier = 16U;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 16U;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     break;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   case 64U:
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     /*  Initializations of structure parameters for 64 point FFT */
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->twidCoefModifier = 64U;
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 64U;
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     break;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   case 16U:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     /*  Initializations of structure parameters for 16 point FFT */
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->twidCoefModifier = 256U;
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 256U;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     break;
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   default:
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     /*  Reporting argument error if fftSize is not valid value */
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     break;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   }
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** #endif
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** #endif 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** #endif
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   return (status);
 23877              		.loc 37 152 3 is_stmt 1 view .LVU8673
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** }
 23878              		.loc 37 153 1 is_stmt 0 view .LVU8674
 23879 002c 5DF8044B 		ldr	r4, [sp], #4
 23880              	.LCFI161:
 23881              		.cfi_remember_state
 23882              		.cfi_restore 4
 23883              		.cfi_def_cfa_offset 0
 23884 0030 7047     		bx	lr
 23885              	.LVL2970:
 23886              	.L792:
 23887              	.LCFI162:
 23888              		.cfi_restore_state
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 779


 23889              		.loc 37 97 3 view .LVU8675
 23890 0032 1029     		cmp	r1, #16
 23891 0034 19D0     		beq	.L786
 23892 0036 4029     		cmp	r1, #64
 23893 0038 06D1     		bne	.L793
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 64U;
 23894              		.loc 37 129 5 is_stmt 1 view .LVU8676
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 64U;
 23895              		.loc 37 129 25 is_stmt 0 view .LVU8677
 23896 003a 4023     		movs	r3, #64
 23897              	.LVL2971:
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 64U;
 23898              		.loc 37 129 25 view .LVU8678
 23899 003c 8381     		strh	r3, [r0, #12]	@ movhi
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 23900              		.loc 37 130 5 is_stmt 1 view .LVU8679
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 23901              		.loc 37 130 21 is_stmt 0 view .LVU8680
 23902 003e C381     		strh	r3, [r0, #14]	@ movhi
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23903              		.loc 37 131 5 is_stmt 1 view .LVU8681
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23904              		.loc 37 131 21 is_stmt 0 view .LVU8682
 23905 0040 114B     		ldr	r3, .L794+8
 23906 0042 8360     		str	r3, [r0, #8]
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23907              		.loc 37 133 5 is_stmt 1 view .LVU8683
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   /*  Initialise the FFT length */
 23908              		.loc 37 84 10 is_stmt 0 view .LVU8684
 23909 0044 0020     		movs	r0, #0
 23910              	.LVL2972:
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23911              		.loc 37 133 5 view .LVU8685
 23912 0046 F1E7     		b	.L788
 23913              	.LVL2973:
 23914              	.L793:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   {
 23915              		.loc 37 97 3 view .LVU8686
 23916 0048 4FF0FF30 		mov	r0, #-1
 23917              	.LVL2974:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   {
 23918              		.loc 37 97 3 view .LVU8687
 23919 004c EEE7     		b	.L788
 23920              	.LVL2975:
 23921              	.L789:
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 4U;
 23922              		.loc 37 113 5 is_stmt 1 view .LVU8688
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 4U;
 23923              		.loc 37 113 25 is_stmt 0 view .LVU8689
 23924 004e 0423     		movs	r3, #4
 23925              	.LVL2976:
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 4U;
 23926              		.loc 37 113 25 view .LVU8690
 23927 0050 8381     		strh	r3, [r0, #12]	@ movhi
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 23928              		.loc 37 114 5 is_stmt 1 view .LVU8691
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 780


 23929              		.loc 37 114 21 is_stmt 0 view .LVU8692
 23930 0052 C381     		strh	r3, [r0, #14]	@ movhi
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23931              		.loc 37 115 5 is_stmt 1 view .LVU8693
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23932              		.loc 37 115 21 is_stmt 0 view .LVU8694
 23933 0054 0D4B     		ldr	r3, .L794+12
 23934 0056 8360     		str	r3, [r0, #8]
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23935              		.loc 37 117 5 is_stmt 1 view .LVU8695
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   /*  Initialise the FFT length */
 23936              		.loc 37 84 10 is_stmt 0 view .LVU8696
 23937 0058 0020     		movs	r0, #0
 23938              	.LVL2977:
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23939              		.loc 37 117 5 view .LVU8697
 23940 005a E7E7     		b	.L788
 23941              	.LVL2978:
 23942              	.L784:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 16U;
 23943              		.loc 37 121 5 is_stmt 1 view .LVU8698
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 16U;
 23944              		.loc 37 121 25 is_stmt 0 view .LVU8699
 23945 005c 1023     		movs	r3, #16
 23946              	.LVL2979:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 16U;
 23947              		.loc 37 121 25 view .LVU8700
 23948 005e 8381     		strh	r3, [r0, #12]	@ movhi
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 23949              		.loc 37 122 5 is_stmt 1 view .LVU8701
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 23950              		.loc 37 122 21 is_stmt 0 view .LVU8702
 23951 0060 C381     		strh	r3, [r0, #14]	@ movhi
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23952              		.loc 37 123 5 is_stmt 1 view .LVU8703
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23953              		.loc 37 123 21 is_stmt 0 view .LVU8704
 23954 0062 0B4B     		ldr	r3, .L794+16
 23955 0064 8360     		str	r3, [r0, #8]
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23956              		.loc 37 125 5 is_stmt 1 view .LVU8705
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   /*  Initialise the FFT length */
 23957              		.loc 37 84 10 is_stmt 0 view .LVU8706
 23958 0066 0020     		movs	r0, #0
 23959              	.LVL2980:
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23960              		.loc 37 125 5 view .LVU8707
 23961 0068 E0E7     		b	.L788
 23962              	.LVL2981:
 23963              	.L786:
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 256U;
 23964              		.loc 37 137 5 is_stmt 1 view .LVU8708
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 256U;
 23965              		.loc 37 137 25 is_stmt 0 view .LVU8709
 23966 006a 4FF48073 		mov	r3, #256
 23967              	.LVL2982:
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->bitRevFactor = 256U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 781


 23968              		.loc 37 137 25 view .LVU8710
 23969 006e 8381     		strh	r3, [r0, #12]	@ movhi
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 23970              		.loc 37 138 5 is_stmt 1 view .LVU8711
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 23971              		.loc 37 138 21 is_stmt 0 view .LVU8712
 23972 0070 C381     		strh	r3, [r0, #14]	@ movhi
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23973              		.loc 37 139 5 is_stmt 1 view .LVU8713
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23974              		.loc 37 139 21 is_stmt 0 view .LVU8714
 23975 0072 084B     		ldr	r3, .L794+20
 23976 0074 8360     		str	r3, [r0, #8]
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23977              		.loc 37 141 5 is_stmt 1 view .LVU8715
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   /*  Initialise the FFT length */
 23978              		.loc 37 84 10 is_stmt 0 view .LVU8716
 23979 0076 0020     		movs	r0, #0
 23980              	.LVL2983:
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c **** 
 23981              		.loc 37 141 5 view .LVU8717
 23982 0078 D8E7     		b	.L788
 23983              	.LVL2984:
 23984              	.L790:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   {
 23985              		.loc 37 97 3 view .LVU8718
 23986 007a 4FF0FF30 		mov	r0, #-1
 23987              	.LVL2985:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q15.c ****   {
 23988              		.loc 37 97 3 view .LVU8719
 23989 007e D5E7     		b	.L788
 23990              	.L795:
 23991              		.align	2
 23992              	.L794:
 23993 0080 00000000 		.word	twiddleCoef_4096_q15
 23994 0084 00000000 		.word	armBitRevTable
 23995 0088 7E000000 		.word	armBitRevTable+126
 23996 008c 06000000 		.word	armBitRevTable+6
 23997 0090 1E000000 		.word	armBitRevTable+30
 23998 0094 FE010000 		.word	armBitRevTable+510
 23999              		.cfi_endproc
 24000              	.LFE204:
 24002              		.section	.text.arm_cfft_radix4_init_q31,"ax",%progbits
 24003              		.align	1
 24004              		.global	arm_cfft_radix4_init_q31
 24005              		.syntax unified
 24006              		.thumb
 24007              		.thumb_func
 24009              	arm_cfft_radix4_init_q31:
 24010              	.LVL2986:
 24011              	.LFB205:
 24012              		.file 38 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_in
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * Title:        arm_cfft_radix4_init_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * Description:  Radix-4 Decimation in Frequency Q31 FFT & IFFT initialization function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 782


   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @ingroup groupTransforms
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @addtogroup ComplexFFT
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @brief         Initialization function for the Q31 CFFT/CIFFT.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_q31 and will be 
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @param[in,out] S              points to an instance of the Q31 CFFT/CIFFT structure.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @param[in]     fftLen         length of the FFT.
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @param[in]     ifftFlag       flag that selects transform direction
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****                    - value = 0: forward transform
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****                    - value = 1: inverse transform
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****                    - value = 0: disables bit reversal of output
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****                    - value = 1: enables bit reversal of output
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @return        execution status
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @par           Details
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****                    The parameter <code>ifftFlag</code> controls whether a forward or inverse transf
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****                    Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @par
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****                    The parameter <code>bitReverseFlag</code> controls whether output is in normal o
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****                    Set(=1) bitReverseFlag for output to be in normal order otherwise output is in b
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 783


  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @par
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****                    The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Suppor
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   @par
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****                    This Function also initializes Twiddle factor table pointer and Bit reversal tab
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** */
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** arm_status arm_cfft_radix4_init_q31(
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   arm_cfft_radix4_instance_q31 * S,
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   uint16_t fftLen,
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   uint8_t ifftFlag,
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   uint8_t bitReverseFlag)
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** {
 24013              		.loc 38 74 1 is_stmt 1 view -0
 24014              		.cfi_startproc
 24015              		@ args = 0, pretend = 0, frame = 0
 24016              		@ frame_needed = 0, uses_anonymous_args = 0
 24017              		@ link register save eliminated.
 24018              		.loc 38 74 1 is_stmt 0 view .LVU8721
 24019 0000 10B4     		push	{r4}
 24020              	.LCFI163:
 24021              		.cfi_def_cfa_offset 4
 24022              		.cfi_offset 4, -4
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   /*  Initialise the default arm status */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   arm_status status = ARM_MATH_ARGUMENT_ERROR;
 24023              		.loc 38 77 3 is_stmt 1 view .LVU8722
 24024              	.LVL2987:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALLOW_TABLES)
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   /*  Initialise the default arm status */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   status = ARM_MATH_SUCCESS;
 24025              		.loc 38 84 3 view .LVU8723
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   /*  Initialise the FFT length */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   S->fftLen = fftLen;
 24026              		.loc 38 86 3 view .LVU8724
 24027              		.loc 38 86 13 is_stmt 0 view .LVU8725
 24028 0002 0180     		strh	r1, [r0]	@ movhi
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   /*  Initialise the Twiddle coefficient pointer */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   S->pTwiddle = (q31_t *) twiddleCoef_4096_q31;
 24029              		.loc 38 88 3 is_stmt 1 view .LVU8726
 24030              		.loc 38 88 15 is_stmt 0 view .LVU8727
 24031 0004 1E4C     		ldr	r4, .L807
 24032 0006 4460     		str	r4, [r0, #4]
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   /*  Initialise the Flag for selection of CFFT or CIFFT */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   S->ifftFlag = ifftFlag;
 24033              		.loc 38 90 3 is_stmt 1 view .LVU8728
 24034              		.loc 38 90 15 is_stmt 0 view .LVU8729
 24035 0008 8270     		strb	r2, [r0, #2]
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   /*  Initialise the Flag for calculation Bit reversal or not */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   S->bitReverseFlag = bitReverseFlag;
 24036              		.loc 38 92 3 is_stmt 1 view .LVU8730
 24037              		.loc 38 92 21 is_stmt 0 view .LVU8731
 24038 000a C370     		strb	r3, [r0, #3]
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 784


  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREV_1024
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   /*  Initializations of Instance structure depending on the FFT length */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   switch (S->fftLen)
 24039              		.loc 38 97 3 is_stmt 1 view .LVU8732
 24040 000c B1F5807F 		cmp	r1, #256
 24041 0010 24D0     		beq	.L797
 24042 0012 0ED9     		bls	.L805
 24043 0014 B1F5806F 		cmp	r1, #1024
 24044 0018 19D0     		beq	.L802
 24045 001a B1F5805F 		cmp	r1, #4096
 24046 001e 2CD1     		bne	.L803
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   {
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initializations of structure parameters for 4096 point FFT */
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   case 4096U:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initialise the twiddle coef modifier value */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->twidCoefModifier = 1U;
 24047              		.loc 38 102 5 view .LVU8733
 24048              		.loc 38 102 25 is_stmt 0 view .LVU8734
 24049 0020 0123     		movs	r3, #1
 24050              	.LVL2988:
 24051              		.loc 38 102 25 view .LVU8735
 24052 0022 8381     		strh	r3, [r0, #12]	@ movhi
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 1U;
 24053              		.loc 38 104 5 is_stmt 1 view .LVU8736
 24054              		.loc 38 104 21 is_stmt 0 view .LVU8737
 24055 0024 C381     		strh	r3, [r0, #14]	@ movhi
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->pBitRevTable = (uint16_t *) armBitRevTable;
 24056              		.loc 38 106 5 is_stmt 1 view .LVU8738
 24057              		.loc 38 106 21 is_stmt 0 view .LVU8739
 24058 0026 174B     		ldr	r3, .L807+4
 24059 0028 8360     		str	r3, [r0, #8]
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 24060              		.loc 38 107 5 is_stmt 1 view .LVU8740
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   /*  Initialise the FFT length */
 24061              		.loc 38 84 10 is_stmt 0 view .LVU8741
 24062 002a 0020     		movs	r0, #0
 24063              	.LVL2989:
 24064              	.L801:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initializations of structure parameters for 1024 point FFT */
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   case 1024U:
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initialise the twiddle coef modifier value */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->twidCoefModifier = 4U;
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 4U;
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   case 256U:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initializations of structure parameters for 256 point FFT */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->twidCoefModifier = 16U;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 16U;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 785


 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   case 64U:
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initializations of structure parameters for 64 point FFT */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->twidCoefModifier = 64U;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 64U;
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   case 16U:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initializations of structure parameters for 16 point FFT */
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->twidCoefModifier = 256U;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 256U;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   default:
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Reporting argument error if fftSize is not valid value */
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   }
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** #endif
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** #endif
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** #endif
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   return (status);
 24065              		.loc 38 149 3 is_stmt 1 view .LVU8742
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** }
 24066              		.loc 38 150 1 is_stmt 0 view .LVU8743
 24067 002c 5DF8044B 		ldr	r4, [sp], #4
 24068              	.LCFI164:
 24069              		.cfi_remember_state
 24070              		.cfi_restore 4
 24071              		.cfi_def_cfa_offset 0
 24072 0030 7047     		bx	lr
 24073              	.LVL2990:
 24074              	.L805:
 24075              	.LCFI165:
 24076              		.cfi_restore_state
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   {
 24077              		.loc 38 97 3 view .LVU8744
 24078 0032 1029     		cmp	r1, #16
 24079 0034 19D0     		beq	.L799
 24080 0036 4029     		cmp	r1, #64
 24081 0038 06D1     		bne	.L806
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 64U;
 24082              		.loc 38 128 5 is_stmt 1 view .LVU8745
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 64U;
 24083              		.loc 38 128 25 is_stmt 0 view .LVU8746
 24084 003a 4023     		movs	r3, #64
 24085              	.LVL2991:
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 64U;
 24086              		.loc 38 128 25 view .LVU8747
 24087 003c 8381     		strh	r3, [r0, #12]	@ movhi
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 24088              		.loc 38 129 5 is_stmt 1 view .LVU8748
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 786


 24089              		.loc 38 129 21 is_stmt 0 view .LVU8749
 24090 003e C381     		strh	r3, [r0, #14]	@ movhi
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 24091              		.loc 38 130 5 is_stmt 1 view .LVU8750
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 24092              		.loc 38 130 21 is_stmt 0 view .LVU8751
 24093 0040 114B     		ldr	r3, .L807+8
 24094 0042 8360     		str	r3, [r0, #8]
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 24095              		.loc 38 131 5 is_stmt 1 view .LVU8752
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   /*  Initialise the FFT length */
 24096              		.loc 38 84 10 is_stmt 0 view .LVU8753
 24097 0044 0020     		movs	r0, #0
 24098              	.LVL2992:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 24099              		.loc 38 131 5 view .LVU8754
 24100 0046 F1E7     		b	.L801
 24101              	.LVL2993:
 24102              	.L806:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   {
 24103              		.loc 38 97 3 view .LVU8755
 24104 0048 4FF0FF30 		mov	r0, #-1
 24105              	.LVL2994:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   {
 24106              		.loc 38 97 3 view .LVU8756
 24107 004c EEE7     		b	.L801
 24108              	.LVL2995:
 24109              	.L802:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 24110              		.loc 38 112 5 is_stmt 1 view .LVU8757
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 24111              		.loc 38 112 25 is_stmt 0 view .LVU8758
 24112 004e 0423     		movs	r3, #4
 24113              	.LVL2996:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 24114              		.loc 38 112 25 view .LVU8759
 24115 0050 8381     		strh	r3, [r0, #12]	@ movhi
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 24116              		.loc 38 114 5 is_stmt 1 view .LVU8760
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 24117              		.loc 38 114 21 is_stmt 0 view .LVU8761
 24118 0052 C381     		strh	r3, [r0, #14]	@ movhi
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 24119              		.loc 38 116 5 is_stmt 1 view .LVU8762
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 24120              		.loc 38 116 21 is_stmt 0 view .LVU8763
 24121 0054 0D4B     		ldr	r3, .L807+12
 24122 0056 8360     		str	r3, [r0, #8]
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 24123              		.loc 38 117 5 is_stmt 1 view .LVU8764
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   /*  Initialise the FFT length */
 24124              		.loc 38 84 10 is_stmt 0 view .LVU8765
 24125 0058 0020     		movs	r0, #0
 24126              	.LVL2997:
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 24127              		.loc 38 117 5 view .LVU8766
 24128 005a E7E7     		b	.L801
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 787


 24129              	.LVL2998:
 24130              	.L797:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 16U;
 24131              		.loc 38 121 5 is_stmt 1 view .LVU8767
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 16U;
 24132              		.loc 38 121 25 is_stmt 0 view .LVU8768
 24133 005c 1023     		movs	r3, #16
 24134              	.LVL2999:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 16U;
 24135              		.loc 38 121 25 view .LVU8769
 24136 005e 8381     		strh	r3, [r0, #12]	@ movhi
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 24137              		.loc 38 122 5 is_stmt 1 view .LVU8770
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 24138              		.loc 38 122 21 is_stmt 0 view .LVU8771
 24139 0060 C381     		strh	r3, [r0, #14]	@ movhi
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 24140              		.loc 38 123 5 is_stmt 1 view .LVU8772
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 24141              		.loc 38 123 21 is_stmt 0 view .LVU8773
 24142 0062 0B4B     		ldr	r3, .L807+16
 24143 0064 8360     		str	r3, [r0, #8]
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 24144              		.loc 38 124 5 is_stmt 1 view .LVU8774
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   /*  Initialise the FFT length */
 24145              		.loc 38 84 10 is_stmt 0 view .LVU8775
 24146 0066 0020     		movs	r0, #0
 24147              	.LVL3000:
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 24148              		.loc 38 124 5 view .LVU8776
 24149 0068 E0E7     		b	.L801
 24150              	.LVL3001:
 24151              	.L799:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 256U;
 24152              		.loc 38 135 5 is_stmt 1 view .LVU8777
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 256U;
 24153              		.loc 38 135 25 is_stmt 0 view .LVU8778
 24154 006a 4FF48073 		mov	r3, #256
 24155              	.LVL3002:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->bitRevFactor = 256U;
 24156              		.loc 38 135 25 view .LVU8779
 24157 006e 8381     		strh	r3, [r0, #12]	@ movhi
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 24158              		.loc 38 136 5 is_stmt 1 view .LVU8780
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 24159              		.loc 38 136 21 is_stmt 0 view .LVU8781
 24160 0070 C381     		strh	r3, [r0, #14]	@ movhi
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 24161              		.loc 38 137 5 is_stmt 1 view .LVU8782
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****     break;
 24162              		.loc 38 137 21 is_stmt 0 view .LVU8783
 24163 0072 084B     		ldr	r3, .L807+20
 24164 0074 8360     		str	r3, [r0, #8]
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 24165              		.loc 38 138 5 is_stmt 1 view .LVU8784
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   /*  Initialise the FFT length */
 24166              		.loc 38 84 10 is_stmt 0 view .LVU8785
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 788


 24167 0076 0020     		movs	r0, #0
 24168              	.LVL3003:
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c **** 
 24169              		.loc 38 138 5 view .LVU8786
 24170 0078 D8E7     		b	.L801
 24171              	.LVL3004:
 24172              	.L803:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   {
 24173              		.loc 38 97 3 view .LVU8787
 24174 007a 4FF0FF30 		mov	r0, #-1
 24175              	.LVL3005:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_q31.c ****   {
 24176              		.loc 38 97 3 view .LVU8788
 24177 007e D5E7     		b	.L801
 24178              	.L808:
 24179              		.align	2
 24180              	.L807:
 24181 0080 00000000 		.word	twiddleCoef_4096_q31
 24182 0084 00000000 		.word	armBitRevTable
 24183 0088 7E000000 		.word	armBitRevTable+126
 24184 008c 06000000 		.word	armBitRevTable+6
 24185 0090 1E000000 		.word	armBitRevTable+30
 24186 0094 FE010000 		.word	armBitRevTable+510
 24187              		.cfi_endproc
 24188              	.LFE205:
 24190              		.section	.text.arm_cfft_radix2_init_f32,"ax",%progbits
 24191              		.align	1
 24192              		.global	arm_cfft_radix2_init_f32
 24193              		.syntax unified
 24194              		.thumb
 24195              		.thumb_func
 24197              	arm_cfft_radix2_init_f32:
 24198              	.LVL3006:
 24199              	.LFB206:
 24200              		.file 39 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_in
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Title:        arm_cfft_radix2_init_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Description:  Radix-2 Decimation in Frequency Floating-point CFFT & CIFFT Initialization functio
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 789


  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @ingroup groupTransforms
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @addtogroup ComplexFFT
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @brief         Initialization function for the floating-point CFFT/CIFFT.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_f32 and will be 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @param[in,out] S              points to an instance of the floating-point CFFT/CIFFT structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @param[in]     fftLen         length of the FFT
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @param[in]     ifftFlag       flag that selects transform direction
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    - value = 0: forward transform
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    - value = 1: inverse transform
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    - value = 0: disables bit reversal of output
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    - value = 1: enables bit reversal of output
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @return        execution status
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @par           Details
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    The parameter <code>ifftFlag</code> controls whether a forward or inverse transf
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @par
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    The parameter <code>bitReverseFlag</code> controls whether output is in normal o
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    Set(=1) bitReverseFlag for output to be in normal order otherwise output is in b
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @par
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Suppor
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   @par
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****                    This Function also initializes Twiddle factor table pointer and Bit reversal tab
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** arm_status arm_cfft_radix2_init_f32(
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   arm_cfft_radix2_instance_f32 * S,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   uint16_t fftLen,
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   uint8_t ifftFlag,
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   uint8_t bitReverseFlag)
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** {
 24201              		.loc 39 73 1 is_stmt 1 view -0
 24202              		.cfi_startproc
 24203              		@ args = 0, pretend = 0, frame = 0
 24204              		@ frame_needed = 0, uses_anonymous_args = 0
 24205              		@ link register save eliminated.
 24206              		.loc 39 73 1 is_stmt 0 view .LVU8790
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 790


 24207 0000 10B4     		push	{r4}
 24208              	.LCFI166:
 24209              		.cfi_def_cfa_offset 4
 24210              		.cfi_offset 4, -4
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****    /*  Initialise the default arm status */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   arm_status status = ARM_MATH_ARGUMENT_ERROR;
 24211              		.loc 39 75 3 is_stmt 1 view .LVU8791
 24212              	.LVL3007:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALLOW_TABLES)
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the default arm status */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   status = ARM_MATH_SUCCESS;
 24213              		.loc 39 82 3 view .LVU8792
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the FFT length */
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   S->fftLen = fftLen;
 24214              		.loc 39 85 3 view .LVU8793
 24215              		.loc 39 85 13 is_stmt 0 view .LVU8794
 24216 0002 0180     		strh	r1, [r0]	@ movhi
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the Twiddle coefficient pointer */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   S->pTwiddle = (float32_t *) twiddleCoef;
 24217              		.loc 39 88 3 is_stmt 1 view .LVU8795
 24218              		.loc 39 88 15 is_stmt 0 view .LVU8796
 24219 0004 434C     		ldr	r4, .L830
 24220 0006 4460     		str	r4, [r0, #4]
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the Flag for selection of CFFT or CIFFT */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   S->ifftFlag = ifftFlag;
 24221              		.loc 39 91 3 is_stmt 1 view .LVU8797
 24222              		.loc 39 91 15 is_stmt 0 view .LVU8798
 24223 0008 8270     		strb	r2, [r0, #2]
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the Flag for calculation Bit reversal or not */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   S->bitReverseFlag = bitReverseFlag;
 24224              		.loc 39 94 3 is_stmt 1 view .LVU8799
 24225              		.loc 39 94 21 is_stmt 0 view .LVU8800
 24226 000a C370     		strb	r3, [r0, #3]
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initializations of structure parameters depending on the FFT length */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   switch (S->fftLen)
 24227              		.loc 39 99 3 is_stmt 1 view .LVU8801
 24228 000c B1F5807F 		cmp	r1, #256
 24229 0010 5DD0     		beq	.L810
 24230 0012 10D9     		bls	.L824
 24231 0014 B1F5006F 		cmp	r1, #2048
 24232 0018 45D0     		beq	.L818
 24233 001a 31D9     		bls	.L825
 24234 001c B1F5805F 		cmp	r1, #4096
 24235 0020 74D1     		bne	.L822
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 791


 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 4096U:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 4096 point FFT */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 1U;
 24236              		.loc 39 106 5 view .LVU8802
 24237              		.loc 39 106 25 is_stmt 0 view .LVU8803
 24238 0022 0123     		movs	r3, #1
 24239              	.LVL3008:
 24240              		.loc 39 106 25 view .LVU8804
 24241 0024 8381     		strh	r3, [r0, #12]	@ movhi
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 1U;
 24242              		.loc 39 108 5 is_stmt 1 view .LVU8805
 24243              		.loc 39 108 21 is_stmt 0 view .LVU8806
 24244 0026 C381     		strh	r3, [r0, #14]	@ movhi
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) armBitRevTable;
 24245              		.loc 39 110 5 is_stmt 1 view .LVU8807
 24246              		.loc 39 110 21 is_stmt 0 view .LVU8808
 24247 0028 3B4B     		ldr	r3, .L830+4
 24248 002a 8360     		str	r3, [r0, #8]
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.000244140625;
 24249              		.loc 39 112 5 is_stmt 1 view .LVU8809
 24250              		.loc 39 112 20 is_stmt 0 view .LVU8810
 24251 002c 4FF06653 		mov	r3, #964689920
 24252 0030 0361     		str	r3, [r0, #16]	@ float
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24253              		.loc 39 113 5 is_stmt 1 view .LVU8811
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24254              		.loc 39 82 10 is_stmt 0 view .LVU8812
 24255 0032 0020     		movs	r0, #0
 24256              	.LVL3009:
 24257              		.loc 39 113 5 view .LVU8813
 24258 0034 21E0     		b	.L816
 24259              	.LVL3010:
 24260              	.L824:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 24261              		.loc 39 99 3 view .LVU8814
 24262 0036 4029     		cmp	r1, #64
 24263 0038 53D0     		beq	.L812
 24264 003a 0BD9     		bls	.L826
 24265 003c 8029     		cmp	r1, #128
 24266 003e 1AD1     		bne	.L827
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 2048U:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 2048 point FFT */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 2U;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 2U;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[1];
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.00048828125;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 792


 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 1024U:
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 1024 point FFT */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 4U;
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 4U;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0009765625f;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 512U:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 512 point FFT */
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 8U;
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 8U;
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[7];
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.001953125;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 256U:
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 256 point FFT */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 16U;
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 16U;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 128U:
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 128 point FFT */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 32U;
 24267              		.loc 39 164 5 is_stmt 1 view .LVU8815
 24268              		.loc 39 164 25 is_stmt 0 view .LVU8816
 24269 0040 2023     		movs	r3, #32
 24270              	.LVL3011:
 24271              		.loc 39 164 25 view .LVU8817
 24272 0042 8381     		strh	r3, [r0, #12]	@ movhi
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 32U;
 24273              		.loc 39 165 5 is_stmt 1 view .LVU8818
 24274              		.loc 39 165 21 is_stmt 0 view .LVU8819
 24275 0044 C381     		strh	r3, [r0, #14]	@ movhi
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[31];
 24276              		.loc 39 166 5 is_stmt 1 view .LVU8820
 24277              		.loc 39 166 21 is_stmt 0 view .LVU8821
 24278 0046 354B     		ldr	r3, .L830+8
 24279 0048 8360     		str	r3, [r0, #8]
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0078125;
 24280              		.loc 39 167 5 is_stmt 1 view .LVU8822
 24281              		.loc 39 167 20 is_stmt 0 view .LVU8823
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 793


 24282 004a 4FF07053 		mov	r3, #1006632960
 24283 004e 0361     		str	r3, [r0, #16]	@ float
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24284              		.loc 39 168 5 is_stmt 1 view .LVU8824
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24285              		.loc 39 82 10 is_stmt 0 view .LVU8825
 24286 0050 0020     		movs	r0, #0
 24287              	.LVL3012:
 24288              		.loc 39 168 5 view .LVU8826
 24289 0052 12E0     		b	.L816
 24290              	.LVL3013:
 24291              	.L826:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 24292              		.loc 39 99 3 view .LVU8827
 24293 0054 1029     		cmp	r1, #16
 24294 0056 4ED0     		beq	.L814
 24295 0058 2029     		cmp	r1, #32
 24296 005a 09D1     		bne	.L828
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 64U:
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 64 point FFT */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 64U;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 64U;
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.015625f;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 32U:
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 64 point FFT */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 128U;
 24297              		.loc 39 180 5 is_stmt 1 view .LVU8828
 24298              		.loc 39 180 25 is_stmt 0 view .LVU8829
 24299 005c 8023     		movs	r3, #128
 24300              	.LVL3014:
 24301              		.loc 39 180 25 view .LVU8830
 24302 005e 8381     		strh	r3, [r0, #12]	@ movhi
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 128U;
 24303              		.loc 39 181 5 is_stmt 1 view .LVU8831
 24304              		.loc 39 181 21 is_stmt 0 view .LVU8832
 24305 0060 C381     		strh	r3, [r0, #14]	@ movhi
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[127];
 24306              		.loc 39 182 5 is_stmt 1 view .LVU8833
 24307              		.loc 39 182 21 is_stmt 0 view .LVU8834
 24308 0062 2F4B     		ldr	r3, .L830+12
 24309 0064 8360     		str	r3, [r0, #8]
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.03125;
 24310              		.loc 39 183 5 is_stmt 1 view .LVU8835
 24311              		.loc 39 183 20 is_stmt 0 view .LVU8836
 24312 0066 4FF07453 		mov	r3, #1023410176
 24313 006a 0361     		str	r3, [r0, #16]	@ float
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24314              		.loc 39 184 5 is_stmt 1 view .LVU8837
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24315              		.loc 39 82 10 is_stmt 0 view .LVU8838
 24316 006c 0020     		movs	r0, #0
 24317              	.LVL3015:
 24318              		.loc 39 184 5 view .LVU8839
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 794


 24319 006e 04E0     		b	.L816
 24320              	.LVL3016:
 24321              	.L828:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 24322              		.loc 39 99 3 view .LVU8840
 24323 0070 4FF0FF30 		mov	r0, #-1
 24324              	.LVL3017:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 24325              		.loc 39 99 3 view .LVU8841
 24326 0074 01E0     		b	.L816
 24327              	.LVL3018:
 24328              	.L827:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 24329              		.loc 39 99 3 view .LVU8842
 24330 0076 4FF0FF30 		mov	r0, #-1
 24331              	.LVL3019:
 24332              	.L816:
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 16U:
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 16 point FFT */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 256U;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 256U;
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0625f;
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   default:
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Reporting argument error if fftSize is not valid value */
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   }
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** #endif
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** #endif
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** #endif
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   return (status);
 24333              		.loc 39 204 3 is_stmt 1 view .LVU8843
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** }
 24334              		.loc 39 205 1 is_stmt 0 view .LVU8844
 24335 007a 5DF8044B 		ldr	r4, [sp], #4
 24336              	.LCFI167:
 24337              		.cfi_remember_state
 24338              		.cfi_restore 4
 24339              		.cfi_def_cfa_offset 0
 24340 007e 7047     		bx	lr
 24341              	.LVL3020:
 24342              	.L825:
 24343              	.LCFI168:
 24344              		.cfi_restore_state
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 24345              		.loc 39 99 3 view .LVU8845
 24346 0080 B1F5007F 		cmp	r1, #512
 24347 0084 19D0     		beq	.L820
 24348 0086 B1F5806F 		cmp	r1, #1024
 24349 008a 09D1     		bne	.L829
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 795


 24350              		.loc 39 132 5 is_stmt 1 view .LVU8846
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 24351              		.loc 39 132 25 is_stmt 0 view .LVU8847
 24352 008c 0423     		movs	r3, #4
 24353              	.LVL3021:
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 24354              		.loc 39 132 25 view .LVU8848
 24355 008e 8381     		strh	r3, [r0, #12]	@ movhi
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 24356              		.loc 39 134 5 is_stmt 1 view .LVU8849
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 24357              		.loc 39 134 21 is_stmt 0 view .LVU8850
 24358 0090 C381     		strh	r3, [r0, #14]	@ movhi
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 24359              		.loc 39 136 5 is_stmt 1 view .LVU8851
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 24360              		.loc 39 136 21 is_stmt 0 view .LVU8852
 24361 0092 244B     		ldr	r3, .L830+16
 24362 0094 8360     		str	r3, [r0, #8]
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24363              		.loc 39 138 5 is_stmt 1 view .LVU8853
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24364              		.loc 39 138 20 is_stmt 0 view .LVU8854
 24365 0096 4FF06A53 		mov	r3, #981467136
 24366 009a 0361     		str	r3, [r0, #16]	@ float
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24367              		.loc 39 139 5 is_stmt 1 view .LVU8855
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24368              		.loc 39 82 10 is_stmt 0 view .LVU8856
 24369 009c 0020     		movs	r0, #0
 24370              	.LVL3022:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24371              		.loc 39 139 5 view .LVU8857
 24372 009e ECE7     		b	.L816
 24373              	.LVL3023:
 24374              	.L829:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 24375              		.loc 39 99 3 view .LVU8858
 24376 00a0 4FF0FF30 		mov	r0, #-1
 24377              	.LVL3024:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 24378              		.loc 39 99 3 view .LVU8859
 24379 00a4 E9E7     		b	.L816
 24380              	.LVL3025:
 24381              	.L818:
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 24382              		.loc 39 119 5 is_stmt 1 view .LVU8860
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 24383              		.loc 39 119 25 is_stmt 0 view .LVU8861
 24384 00a6 0223     		movs	r3, #2
 24385              	.LVL3026:
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 24386              		.loc 39 119 25 view .LVU8862
 24387 00a8 8381     		strh	r3, [r0, #12]	@ movhi
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 24388              		.loc 39 121 5 is_stmt 1 view .LVU8863
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 796


 24389              		.loc 39 121 21 is_stmt 0 view .LVU8864
 24390 00aa C381     		strh	r3, [r0, #14]	@ movhi
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 24391              		.loc 39 123 5 is_stmt 1 view .LVU8865
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 24392              		.loc 39 123 21 is_stmt 0 view .LVU8866
 24393 00ac 1E4B     		ldr	r3, .L830+20
 24394 00ae 8360     		str	r3, [r0, #8]
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24395              		.loc 39 125 5 is_stmt 1 view .LVU8867
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24396              		.loc 39 125 20 is_stmt 0 view .LVU8868
 24397 00b0 4FF06853 		mov	r3, #973078528
 24398 00b4 0361     		str	r3, [r0, #16]	@ float
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24399              		.loc 39 126 5 is_stmt 1 view .LVU8869
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24400              		.loc 39 82 10 is_stmt 0 view .LVU8870
 24401 00b6 0020     		movs	r0, #0
 24402              	.LVL3027:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24403              		.loc 39 126 5 view .LVU8871
 24404 00b8 DFE7     		b	.L816
 24405              	.LVL3028:
 24406              	.L820:
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 24407              		.loc 39 145 5 is_stmt 1 view .LVU8872
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 24408              		.loc 39 145 25 is_stmt 0 view .LVU8873
 24409 00ba 0823     		movs	r3, #8
 24410              	.LVL3029:
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 24411              		.loc 39 145 25 view .LVU8874
 24412 00bc 8381     		strh	r3, [r0, #12]	@ movhi
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 24413              		.loc 39 147 5 is_stmt 1 view .LVU8875
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 24414              		.loc 39 147 21 is_stmt 0 view .LVU8876
 24415 00be C381     		strh	r3, [r0, #14]	@ movhi
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 24416              		.loc 39 149 5 is_stmt 1 view .LVU8877
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 24417              		.loc 39 149 21 is_stmt 0 view .LVU8878
 24418 00c0 1A4B     		ldr	r3, .L830+24
 24419 00c2 8360     		str	r3, [r0, #8]
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24420              		.loc 39 151 5 is_stmt 1 view .LVU8879
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24421              		.loc 39 151 20 is_stmt 0 view .LVU8880
 24422 00c4 4FF06C53 		mov	r3, #989855744
 24423 00c8 0361     		str	r3, [r0, #16]	@ float
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24424              		.loc 39 152 5 is_stmt 1 view .LVU8881
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24425              		.loc 39 82 10 is_stmt 0 view .LVU8882
 24426 00ca 0020     		movs	r0, #0
 24427              	.LVL3030:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 797


 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24428              		.loc 39 152 5 view .LVU8883
 24429 00cc D5E7     		b	.L816
 24430              	.LVL3031:
 24431              	.L810:
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 16U;
 24432              		.loc 39 156 5 is_stmt 1 view .LVU8884
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 16U;
 24433              		.loc 39 156 25 is_stmt 0 view .LVU8885
 24434 00ce 1023     		movs	r3, #16
 24435              	.LVL3032:
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 16U;
 24436              		.loc 39 156 25 view .LVU8886
 24437 00d0 8381     		strh	r3, [r0, #12]	@ movhi
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 24438              		.loc 39 157 5 is_stmt 1 view .LVU8887
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 24439              		.loc 39 157 21 is_stmt 0 view .LVU8888
 24440 00d2 C381     		strh	r3, [r0, #14]	@ movhi
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 24441              		.loc 39 158 5 is_stmt 1 view .LVU8889
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 24442              		.loc 39 158 21 is_stmt 0 view .LVU8890
 24443 00d4 164B     		ldr	r3, .L830+28
 24444 00d6 8360     		str	r3, [r0, #8]
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24445              		.loc 39 159 5 is_stmt 1 view .LVU8891
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24446              		.loc 39 159 20 is_stmt 0 view .LVU8892
 24447 00d8 4FF06E53 		mov	r3, #998244352
 24448 00dc 0361     		str	r3, [r0, #16]	@ float
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24449              		.loc 39 160 5 is_stmt 1 view .LVU8893
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24450              		.loc 39 82 10 is_stmt 0 view .LVU8894
 24451 00de 0020     		movs	r0, #0
 24452              	.LVL3033:
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24453              		.loc 39 160 5 view .LVU8895
 24454 00e0 CBE7     		b	.L816
 24455              	.LVL3034:
 24456              	.L812:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 64U;
 24457              		.loc 39 172 5 is_stmt 1 view .LVU8896
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 64U;
 24458              		.loc 39 172 25 is_stmt 0 view .LVU8897
 24459 00e2 4023     		movs	r3, #64
 24460              	.LVL3035:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 64U;
 24461              		.loc 39 172 25 view .LVU8898
 24462 00e4 8381     		strh	r3, [r0, #12]	@ movhi
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 24463              		.loc 39 173 5 is_stmt 1 view .LVU8899
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 24464              		.loc 39 173 21 is_stmt 0 view .LVU8900
 24465 00e6 C381     		strh	r3, [r0, #14]	@ movhi
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.015625f;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 798


 24466              		.loc 39 174 5 is_stmt 1 view .LVU8901
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.015625f;
 24467              		.loc 39 174 21 is_stmt 0 view .LVU8902
 24468 00e8 124B     		ldr	r3, .L830+32
 24469 00ea 8360     		str	r3, [r0, #8]
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24470              		.loc 39 175 5 is_stmt 1 view .LVU8903
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24471              		.loc 39 175 20 is_stmt 0 view .LVU8904
 24472 00ec 4FF07253 		mov	r3, #1015021568
 24473 00f0 0361     		str	r3, [r0, #16]	@ float
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24474              		.loc 39 176 5 is_stmt 1 view .LVU8905
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24475              		.loc 39 82 10 is_stmt 0 view .LVU8906
 24476 00f2 0020     		movs	r0, #0
 24477              	.LVL3036:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24478              		.loc 39 176 5 view .LVU8907
 24479 00f4 C1E7     		b	.L816
 24480              	.LVL3037:
 24481              	.L814:
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 256U;
 24482              		.loc 39 188 5 is_stmt 1 view .LVU8908
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 256U;
 24483              		.loc 39 188 25 is_stmt 0 view .LVU8909
 24484 00f6 4FF48073 		mov	r3, #256
 24485              	.LVL3038:
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 256U;
 24486              		.loc 39 188 25 view .LVU8910
 24487 00fa 8381     		strh	r3, [r0, #12]	@ movhi
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 24488              		.loc 39 189 5 is_stmt 1 view .LVU8911
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 24489              		.loc 39 189 21 is_stmt 0 view .LVU8912
 24490 00fc C381     		strh	r3, [r0, #14]	@ movhi
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0625f;
 24491              		.loc 39 190 5 is_stmt 1 view .LVU8913
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0625f;
 24492              		.loc 39 190 21 is_stmt 0 view .LVU8914
 24493 00fe 0E4B     		ldr	r3, .L830+36
 24494 0100 8360     		str	r3, [r0, #8]
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24495              		.loc 39 191 5 is_stmt 1 view .LVU8915
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 24496              		.loc 39 191 20 is_stmt 0 view .LVU8916
 24497 0102 4FF07653 		mov	r3, #1031798784
 24498 0106 0361     		str	r3, [r0, #16]	@ float
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24499              		.loc 39 192 5 is_stmt 1 view .LVU8917
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24500              		.loc 39 82 10 is_stmt 0 view .LVU8918
 24501 0108 0020     		movs	r0, #0
 24502              	.LVL3039:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 24503              		.loc 39 192 5 view .LVU8919
 24504 010a B6E7     		b	.L816
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 799


 24505              	.LVL3040:
 24506              	.L822:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 24507              		.loc 39 99 3 view .LVU8920
 24508 010c 4FF0FF30 		mov	r0, #-1
 24509              	.LVL3041:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 24510              		.loc 39 99 3 view .LVU8921
 24511 0110 B3E7     		b	.L816
 24512              	.L831:
 24513 0112 00BF     		.align	2
 24514              	.L830:
 24515 0114 00000000 		.word	twiddleCoef_4096
 24516 0118 00000000 		.word	armBitRevTable
 24517 011c 3E000000 		.word	armBitRevTable+62
 24518 0120 FE000000 		.word	armBitRevTable+254
 24519 0124 06000000 		.word	armBitRevTable+6
 24520 0128 02000000 		.word	armBitRevTable+2
 24521 012c 0E000000 		.word	armBitRevTable+14
 24522 0130 1E000000 		.word	armBitRevTable+30
 24523 0134 7E000000 		.word	armBitRevTable+126
 24524 0138 FE010000 		.word	armBitRevTable+510
 24525              		.cfi_endproc
 24526              	.LFE206:
 24528              		.section	.text.arm_cfft_radix2_init_q15,"ax",%progbits
 24529              		.align	1
 24530              		.global	arm_cfft_radix2_init_q15
 24531              		.syntax unified
 24532              		.thumb
 24533              		.thumb_func
 24535              	arm_cfft_radix2_init_q15:
 24536              	.LVL3042:
 24537              	.LFB207:
 24538              		.file 40 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_in
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * Title:        arm_cfft_radix2_init_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * Description:  Radix-2 Decimation in Frequency Q15 FFT & IFFT initialization function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 800


  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** #include "arm_common_tables.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @ingroup groupTransforms
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** /**
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @addtogroup ComplexFFT
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @{
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****  */
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** /**
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @brief                        Initialization function for the Q15 CFFT/CIFFT.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @deprecated                   Do not use this function. It has been superseded by \ref arm_cfft_q
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @param[in,out] S              points to an instance of the Q15 CFFT/CIFFT structure.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @param[in]     fftLen         length of the FFT.
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @param[in]     ifftFlag       flag that selects transform direction
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****                    - value = 0: forward transform
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****                    - value = 1: inverse transform
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****                    - value = 0: disables bit reversal of output
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****                    - value = 1: enables bit reversal of output
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @return        execution status
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @par           Details
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****                    The parameter <code>ifftFlag</code> controls whether a forward or inverse transf
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****                    Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @par
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****                    The parameter <code>bitReverseFlag</code> controls whether output is in normal o
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****                    Set(=1) bitReverseFlag for output to be in normal order otherwise output is in b
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @par
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****                    The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Suppor
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   @par
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****                    This Function also initializes Twiddle factor table pointer and Bit reversal tab
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** */
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** arm_status arm_cfft_radix2_init_q15(
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   arm_cfft_radix2_instance_q15 * S,
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   uint16_t fftLen,
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   uint8_t ifftFlag,
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   uint8_t bitReverseFlag)
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** {
 24539              		.loc 40 74 1 is_stmt 1 view -0
 24540              		.cfi_startproc
 24541              		@ args = 0, pretend = 0, frame = 0
 24542              		@ frame_needed = 0, uses_anonymous_args = 0
 24543              		@ link register save eliminated.
 24544              		.loc 40 74 1 is_stmt 0 view .LVU8923
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 801


 24545 0000 10B4     		push	{r4}
 24546              	.LCFI169:
 24547              		.cfi_def_cfa_offset 4
 24548              		.cfi_offset 4, -4
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****    /*  Initialise the default arm status */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   arm_status status = ARM_MATH_ARGUMENT_ERROR;
 24549              		.loc 40 76 3 is_stmt 1 view .LVU8924
 24550              	.LVL3043:
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALLOW_TABLES)
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   /*  Initialise the default arm status */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   status = ARM_MATH_SUCCESS;
 24551              		.loc 40 83 3 view .LVU8925
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   /*  Initialise the FFT length */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   S->fftLen = fftLen;
 24552              		.loc 40 86 3 view .LVU8926
 24553              		.loc 40 86 13 is_stmt 0 view .LVU8927
 24554 0002 0180     		strh	r1, [r0]	@ movhi
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   /*  Initialise the Twiddle coefficient pointer */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   S->pTwiddle = (q15_t *) twiddleCoef_4096_q15;
 24555              		.loc 40 89 3 is_stmt 1 view .LVU8928
 24556              		.loc 40 89 15 is_stmt 0 view .LVU8929
 24557 0004 354C     		ldr	r4, .L853
 24558 0006 4460     		str	r4, [r0, #4]
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   /*  Initialise the Flag for selection of CFFT or CIFFT */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   S->ifftFlag = ifftFlag;
 24559              		.loc 40 91 3 is_stmt 1 view .LVU8930
 24560              		.loc 40 91 15 is_stmt 0 view .LVU8931
 24561 0008 8270     		strb	r2, [r0, #2]
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   /*  Initialise the Flag for calculation Bit reversal or not */
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   S->bitReverseFlag = bitReverseFlag;
 24562              		.loc 40 93 3 is_stmt 1 view .LVU8932
 24563              		.loc 40 93 21 is_stmt 0 view .LVU8933
 24564 000a C370     		strb	r3, [r0, #3]
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREV_1024
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   /*  Initializations of structure parameters depending on the FFT length */
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   switch (S->fftLen)
 24565              		.loc 40 98 3 is_stmt 1 view .LVU8934
 24566 000c B1F5807F 		cmp	r1, #256
 24567 0010 4BD0     		beq	.L833
 24568 0012 0DD9     		bls	.L847
 24569 0014 B1F5006F 		cmp	r1, #2048
 24570 0018 39D0     		beq	.L841
 24571 001a 28D9     		bls	.L848
 24572 001c B1F5805F 		cmp	r1, #4096
 24573 0020 59D1     		bne	.L845
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   {
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   case 4096U:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initializations of structure parameters for 4096 point FFT */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 802


 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initialise the twiddle coef modifier value */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->twidCoefModifier = 1U;
 24574              		.loc 40 104 5 view .LVU8935
 24575              		.loc 40 104 25 is_stmt 0 view .LVU8936
 24576 0022 0123     		movs	r3, #1
 24577              	.LVL3044:
 24578              		.loc 40 104 25 view .LVU8937
 24579 0024 8381     		strh	r3, [r0, #12]	@ movhi
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initialise the bit reversal table modifier */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 1U;
 24580              		.loc 40 106 5 is_stmt 1 view .LVU8938
 24581              		.loc 40 106 21 is_stmt 0 view .LVU8939
 24582 0026 C381     		strh	r3, [r0, #14]	@ movhi
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initialise the bit reversal table pointer */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) armBitRevTable;
 24583              		.loc 40 108 5 is_stmt 1 view .LVU8940
 24584              		.loc 40 108 21 is_stmt 0 view .LVU8941
 24585 0028 2D4B     		ldr	r3, .L853+4
 24586 002a 8360     		str	r3, [r0, #8]
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     break;
 24587              		.loc 40 110 5 is_stmt 1 view .LVU8942
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24588              		.loc 40 83 10 is_stmt 0 view .LVU8943
 24589 002c 0020     		movs	r0, #0
 24590              	.LVL3045:
 24591              		.loc 40 110 5 view .LVU8944
 24592 002e 1BE0     		b	.L839
 24593              	.LVL3046:
 24594              	.L847:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   {
 24595              		.loc 40 98 3 view .LVU8945
 24596 0030 4029     		cmp	r1, #64
 24597 0032 41D0     		beq	.L835
 24598 0034 08D9     		bls	.L849
 24599 0036 8029     		cmp	r1, #128
 24600 0038 14D1     		bne	.L850
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   case 2048U:
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initializations of structure parameters for 2048 point FFT */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initialise the twiddle coef modifier value */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->twidCoefModifier = 2U;
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initialise the bit reversal table modifier */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 2U;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initialise the bit reversal table pointer */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[1];
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     break;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   case 1024U:
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initializations of structure parameters for 1024 point FFT */
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->twidCoefModifier = 4U;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 4U;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     break;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 803


 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   case 512U:
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initializations of structure parameters for 512 point FFT */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->twidCoefModifier = 8U;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 8U;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[7];
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     break;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   case 256U:
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initializations of structure parameters for 256 point FFT */
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->twidCoefModifier = 16U;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 16U;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     break;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   case 128U:
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initializations of structure parameters for 128 point FFT */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->twidCoefModifier = 32U;
 24601              		.loc 40 150 5 is_stmt 1 view .LVU8946
 24602              		.loc 40 150 25 is_stmt 0 view .LVU8947
 24603 003a 2023     		movs	r3, #32
 24604              	.LVL3047:
 24605              		.loc 40 150 25 view .LVU8948
 24606 003c 8381     		strh	r3, [r0, #12]	@ movhi
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 32U;
 24607              		.loc 40 151 5 is_stmt 1 view .LVU8949
 24608              		.loc 40 151 21 is_stmt 0 view .LVU8950
 24609 003e C381     		strh	r3, [r0, #14]	@ movhi
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[31];
 24610              		.loc 40 152 5 is_stmt 1 view .LVU8951
 24611              		.loc 40 152 21 is_stmt 0 view .LVU8952
 24612 0040 284B     		ldr	r3, .L853+8
 24613 0042 8360     		str	r3, [r0, #8]
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     break;
 24614              		.loc 40 154 5 is_stmt 1 view .LVU8953
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24615              		.loc 40 83 10 is_stmt 0 view .LVU8954
 24616 0044 0020     		movs	r0, #0
 24617              	.LVL3048:
 24618              		.loc 40 154 5 view .LVU8955
 24619 0046 0FE0     		b	.L839
 24620              	.LVL3049:
 24621              	.L849:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   {
 24622              		.loc 40 98 3 view .LVU8956
 24623 0048 1029     		cmp	r1, #16
 24624 004a 3CD0     		beq	.L837
 24625 004c 2029     		cmp	r1, #32
 24626 004e 06D1     		bne	.L851
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   case 64U:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initializations of structure parameters for 64 point FFT */
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->twidCoefModifier = 64U;
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 64U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 804


 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     break;
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   case 32U:
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initializations of structure parameters for 32 point FFT */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->twidCoefModifier = 128U;
 24627              		.loc 40 166 5 is_stmt 1 view .LVU8957
 24628              		.loc 40 166 25 is_stmt 0 view .LVU8958
 24629 0050 8023     		movs	r3, #128
 24630              	.LVL3050:
 24631              		.loc 40 166 25 view .LVU8959
 24632 0052 8381     		strh	r3, [r0, #12]	@ movhi
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 128U;
 24633              		.loc 40 167 5 is_stmt 1 view .LVU8960
 24634              		.loc 40 167 21 is_stmt 0 view .LVU8961
 24635 0054 C381     		strh	r3, [r0, #14]	@ movhi
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[127];
 24636              		.loc 40 168 5 is_stmt 1 view .LVU8962
 24637              		.loc 40 168 21 is_stmt 0 view .LVU8963
 24638 0056 244B     		ldr	r3, .L853+12
 24639 0058 8360     		str	r3, [r0, #8]
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     break;
 24640              		.loc 40 170 5 is_stmt 1 view .LVU8964
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24641              		.loc 40 83 10 is_stmt 0 view .LVU8965
 24642 005a 0020     		movs	r0, #0
 24643              	.LVL3051:
 24644              		.loc 40 170 5 view .LVU8966
 24645 005c 04E0     		b	.L839
 24646              	.LVL3052:
 24647              	.L851:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   {
 24648              		.loc 40 98 3 view .LVU8967
 24649 005e 4FF0FF30 		mov	r0, #-1
 24650              	.LVL3053:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   {
 24651              		.loc 40 98 3 view .LVU8968
 24652 0062 01E0     		b	.L839
 24653              	.LVL3054:
 24654              	.L850:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   {
 24655              		.loc 40 98 3 view .LVU8969
 24656 0064 4FF0FF30 		mov	r0, #-1
 24657              	.LVL3055:
 24658              	.L839:
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   case 16U:
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initializations of structure parameters for 16 point FFT */
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->twidCoefModifier = 256U;
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 256U;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     break;
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   default:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 805


 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Reporting argument error if fftSize is not valid value */
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     break;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   }
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** #endif
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** #endif
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** #endif
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   return (status);
 24659              		.loc 40 189 3 is_stmt 1 view .LVU8970
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** }
 24660              		.loc 40 190 1 is_stmt 0 view .LVU8971
 24661 0068 5DF8044B 		ldr	r4, [sp], #4
 24662              	.LCFI170:
 24663              		.cfi_remember_state
 24664              		.cfi_restore 4
 24665              		.cfi_def_cfa_offset 0
 24666 006c 7047     		bx	lr
 24667              	.LVL3056:
 24668              	.L848:
 24669              	.LCFI171:
 24670              		.cfi_restore_state
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   {
 24671              		.loc 40 98 3 view .LVU8972
 24672 006e B1F5007F 		cmp	r1, #512
 24673 0072 13D0     		beq	.L843
 24674 0074 B1F5806F 		cmp	r1, #1024
 24675 0078 06D1     		bne	.L852
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 4U;
 24676              		.loc 40 126 5 is_stmt 1 view .LVU8973
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 4U;
 24677              		.loc 40 126 25 is_stmt 0 view .LVU8974
 24678 007a 0423     		movs	r3, #4
 24679              	.LVL3057:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 4U;
 24680              		.loc 40 126 25 view .LVU8975
 24681 007c 8381     		strh	r3, [r0, #12]	@ movhi
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 24682              		.loc 40 127 5 is_stmt 1 view .LVU8976
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 24683              		.loc 40 127 21 is_stmt 0 view .LVU8977
 24684 007e C381     		strh	r3, [r0, #14]	@ movhi
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24685              		.loc 40 128 5 is_stmt 1 view .LVU8978
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24686              		.loc 40 128 21 is_stmt 0 view .LVU8979
 24687 0080 1A4B     		ldr	r3, .L853+16
 24688 0082 8360     		str	r3, [r0, #8]
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24689              		.loc 40 130 5 is_stmt 1 view .LVU8980
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24690              		.loc 40 83 10 is_stmt 0 view .LVU8981
 24691 0084 0020     		movs	r0, #0
 24692              	.LVL3058:
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24693              		.loc 40 130 5 view .LVU8982
 24694 0086 EFE7     		b	.L839
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 806


 24695              	.LVL3059:
 24696              	.L852:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   {
 24697              		.loc 40 98 3 view .LVU8983
 24698 0088 4FF0FF30 		mov	r0, #-1
 24699              	.LVL3060:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   {
 24700              		.loc 40 98 3 view .LVU8984
 24701 008c ECE7     		b	.L839
 24702              	.LVL3061:
 24703              	.L841:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initialise the bit reversal table modifier */
 24704              		.loc 40 116 5 is_stmt 1 view .LVU8985
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initialise the bit reversal table modifier */
 24705              		.loc 40 116 25 is_stmt 0 view .LVU8986
 24706 008e 0223     		movs	r3, #2
 24707              	.LVL3062:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initialise the bit reversal table modifier */
 24708              		.loc 40 116 25 view .LVU8987
 24709 0090 8381     		strh	r3, [r0, #12]	@ movhi
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initialise the bit reversal table pointer */
 24710              		.loc 40 118 5 is_stmt 1 view .LVU8988
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     /*  Initialise the bit reversal table pointer */
 24711              		.loc 40 118 21 is_stmt 0 view .LVU8989
 24712 0092 C381     		strh	r3, [r0, #14]	@ movhi
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24713              		.loc 40 120 5 is_stmt 1 view .LVU8990
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24714              		.loc 40 120 21 is_stmt 0 view .LVU8991
 24715 0094 164B     		ldr	r3, .L853+20
 24716 0096 8360     		str	r3, [r0, #8]
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24717              		.loc 40 122 5 is_stmt 1 view .LVU8992
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24718              		.loc 40 83 10 is_stmt 0 view .LVU8993
 24719 0098 0020     		movs	r0, #0
 24720              	.LVL3063:
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24721              		.loc 40 122 5 view .LVU8994
 24722 009a E5E7     		b	.L839
 24723              	.LVL3064:
 24724              	.L843:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 8U;
 24725              		.loc 40 134 5 is_stmt 1 view .LVU8995
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 8U;
 24726              		.loc 40 134 25 is_stmt 0 view .LVU8996
 24727 009c 0823     		movs	r3, #8
 24728              	.LVL3065:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 8U;
 24729              		.loc 40 134 25 view .LVU8997
 24730 009e 8381     		strh	r3, [r0, #12]	@ movhi
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[7];
 24731              		.loc 40 135 5 is_stmt 1 view .LVU8998
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[7];
 24732              		.loc 40 135 21 is_stmt 0 view .LVU8999
 24733 00a0 C381     		strh	r3, [r0, #14]	@ movhi
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 807


 24734              		.loc 40 136 5 is_stmt 1 view .LVU9000
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24735              		.loc 40 136 21 is_stmt 0 view .LVU9001
 24736 00a2 144B     		ldr	r3, .L853+24
 24737 00a4 8360     		str	r3, [r0, #8]
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24738              		.loc 40 138 5 is_stmt 1 view .LVU9002
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24739              		.loc 40 83 10 is_stmt 0 view .LVU9003
 24740 00a6 0020     		movs	r0, #0
 24741              	.LVL3066:
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24742              		.loc 40 138 5 view .LVU9004
 24743 00a8 DEE7     		b	.L839
 24744              	.LVL3067:
 24745              	.L833:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 16U;
 24746              		.loc 40 142 5 is_stmt 1 view .LVU9005
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 16U;
 24747              		.loc 40 142 25 is_stmt 0 view .LVU9006
 24748 00aa 1023     		movs	r3, #16
 24749              	.LVL3068:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 16U;
 24750              		.loc 40 142 25 view .LVU9007
 24751 00ac 8381     		strh	r3, [r0, #12]	@ movhi
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 24752              		.loc 40 143 5 is_stmt 1 view .LVU9008
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 24753              		.loc 40 143 21 is_stmt 0 view .LVU9009
 24754 00ae C381     		strh	r3, [r0, #14]	@ movhi
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24755              		.loc 40 144 5 is_stmt 1 view .LVU9010
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24756              		.loc 40 144 21 is_stmt 0 view .LVU9011
 24757 00b0 114B     		ldr	r3, .L853+28
 24758 00b2 8360     		str	r3, [r0, #8]
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24759              		.loc 40 146 5 is_stmt 1 view .LVU9012
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24760              		.loc 40 83 10 is_stmt 0 view .LVU9013
 24761 00b4 0020     		movs	r0, #0
 24762              	.LVL3069:
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24763              		.loc 40 146 5 view .LVU9014
 24764 00b6 D7E7     		b	.L839
 24765              	.LVL3070:
 24766              	.L835:
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 64U;
 24767              		.loc 40 158 5 is_stmt 1 view .LVU9015
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 64U;
 24768              		.loc 40 158 25 is_stmt 0 view .LVU9016
 24769 00b8 4023     		movs	r3, #64
 24770              	.LVL3071:
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 64U;
 24771              		.loc 40 158 25 view .LVU9017
 24772 00ba 8381     		strh	r3, [r0, #12]	@ movhi
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 808


 24773              		.loc 40 159 5 is_stmt 1 view .LVU9018
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 24774              		.loc 40 159 21 is_stmt 0 view .LVU9019
 24775 00bc C381     		strh	r3, [r0, #14]	@ movhi
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24776              		.loc 40 160 5 is_stmt 1 view .LVU9020
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24777              		.loc 40 160 21 is_stmt 0 view .LVU9021
 24778 00be 0F4B     		ldr	r3, .L853+32
 24779 00c0 8360     		str	r3, [r0, #8]
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24780              		.loc 40 162 5 is_stmt 1 view .LVU9022
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24781              		.loc 40 83 10 is_stmt 0 view .LVU9023
 24782 00c2 0020     		movs	r0, #0
 24783              	.LVL3072:
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24784              		.loc 40 162 5 view .LVU9024
 24785 00c4 D0E7     		b	.L839
 24786              	.LVL3073:
 24787              	.L837:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 256U;
 24788              		.loc 40 174 5 is_stmt 1 view .LVU9025
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 256U;
 24789              		.loc 40 174 25 is_stmt 0 view .LVU9026
 24790 00c6 4FF48073 		mov	r3, #256
 24791              	.LVL3074:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->bitRevFactor = 256U;
 24792              		.loc 40 174 25 view .LVU9027
 24793 00ca 8381     		strh	r3, [r0, #12]	@ movhi
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 24794              		.loc 40 175 5 is_stmt 1 view .LVU9028
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 24795              		.loc 40 175 21 is_stmt 0 view .LVU9029
 24796 00cc C381     		strh	r3, [r0, #14]	@ movhi
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24797              		.loc 40 176 5 is_stmt 1 view .LVU9030
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24798              		.loc 40 176 21 is_stmt 0 view .LVU9031
 24799 00ce 0C4B     		ldr	r3, .L853+36
 24800 00d0 8360     		str	r3, [r0, #8]
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24801              		.loc 40 178 5 is_stmt 1 view .LVU9032
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24802              		.loc 40 83 10 is_stmt 0 view .LVU9033
 24803 00d2 0020     		movs	r0, #0
 24804              	.LVL3075:
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c **** 
 24805              		.loc 40 178 5 view .LVU9034
 24806 00d4 C8E7     		b	.L839
 24807              	.LVL3076:
 24808              	.L845:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   {
 24809              		.loc 40 98 3 view .LVU9035
 24810 00d6 4FF0FF30 		mov	r0, #-1
 24811              	.LVL3077:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q15.c ****   {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 809


 24812              		.loc 40 98 3 view .LVU9036
 24813 00da C5E7     		b	.L839
 24814              	.L854:
 24815              		.align	2
 24816              	.L853:
 24817 00dc 00000000 		.word	twiddleCoef_4096_q15
 24818 00e0 00000000 		.word	armBitRevTable
 24819 00e4 3E000000 		.word	armBitRevTable+62
 24820 00e8 FE000000 		.word	armBitRevTable+254
 24821 00ec 06000000 		.word	armBitRevTable+6
 24822 00f0 02000000 		.word	armBitRevTable+2
 24823 00f4 0E000000 		.word	armBitRevTable+14
 24824 00f8 1E000000 		.word	armBitRevTable+30
 24825 00fc 7E000000 		.word	armBitRevTable+126
 24826 0100 FE010000 		.word	armBitRevTable+510
 24827              		.cfi_endproc
 24828              	.LFE207:
 24830              		.section	.text.arm_cfft_radix2_init_q31,"ax",%progbits
 24831              		.align	1
 24832              		.global	arm_cfft_radix2_init_q31
 24833              		.syntax unified
 24834              		.thumb
 24835              		.thumb_func
 24837              	arm_cfft_radix2_init_q31:
 24838              	.LVL3078:
 24839              	.LFB208:
 24840              		.file 41 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_in
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * Title:        arm_cfft_radix2_init_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * Description:  Radix-2 Decimation in Frequency Fixed-point CFFT & CIFFT Initialization function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** #include "dsp/transform_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** #include "arm_common_tables.h"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 810


  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @ingroup groupTransforms
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @addtogroup ComplexFFT
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @brief         Initialization function for the Q31 CFFT/CIFFT.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_q31 and will be 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @param[in,out] S              points to an instance of the Q31 CFFT/CIFFT structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @param[in]     fftLen         length of the FFT
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @param[in]     ifftFlag       flag that selects transform direction
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****                    - value = 0: forward transform
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****                    - value = 1: inverse transform
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****                    - value = 0: disables bit reversal of output
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****                    - value = 1: enables bit reversal of output
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @return        execution status
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @par           Details
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****                    The parameter <code>ifftFlag</code> controls whether a forward or inverse transf
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****                    Set(=1) ifftFlag for calculation of CIFFT otherwise CFFT is calculated
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @par
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****                    The parameter <code>bitReverseFlag</code> controls whether output is in normal o
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****                    Set(=1) bitReverseFlag for output to be in normal order otherwise output is in b
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @par
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****                    The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Suppor
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   @par
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****                    This Function also initializes Twiddle factor table pointer and Bit reversal tab
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** arm_status arm_cfft_radix2_init_q31(
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   arm_cfft_radix2_instance_q31 * S,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   uint16_t fftLen,
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   uint8_t ifftFlag,
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   uint8_t bitReverseFlag)
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** {
 24841              		.loc 41 73 1 is_stmt 1 view -0
 24842              		.cfi_startproc
 24843              		@ args = 0, pretend = 0, frame = 0
 24844              		@ frame_needed = 0, uses_anonymous_args = 0
 24845              		@ link register save eliminated.
 24846              		.loc 41 73 1 is_stmt 0 view .LVU9038
 24847 0000 10B4     		push	{r4}
 24848              	.LCFI172:
 24849              		.cfi_def_cfa_offset 4
 24850              		.cfi_offset 4, -4
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   /*  Initialise the default arm status */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   arm_status status = ARM_MATH_ARGUMENT_ERROR;
 24851              		.loc 41 75 3 is_stmt 1 view .LVU9039
 24852              	.LVL3079:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 811


  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_FFT_ALLOW_TABLES)
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_TWIDDLECOEF
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   /*  Initialise the default arm status */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   status = ARM_MATH_SUCCESS;
 24853              		.loc 41 82 3 view .LVU9040
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   /*  Initialise the FFT length */
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   S->fftLen = fftLen;
 24854              		.loc 41 85 3 view .LVU9041
 24855              		.loc 41 85 13 is_stmt 0 view .LVU9042
 24856 0002 0180     		strh	r1, [r0]	@ movhi
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   /*  Initialise the Twiddle coefficient pointer */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   S->pTwiddle = (q31_t *) twiddleCoef_4096_q31;
 24857              		.loc 41 88 3 is_stmt 1 view .LVU9043
 24858              		.loc 41 88 15 is_stmt 0 view .LVU9044
 24859 0004 354C     		ldr	r4, .L876
 24860 0006 4460     		str	r4, [r0, #4]
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   /*  Initialise the Flag for selection of CFFT or CIFFT */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   S->ifftFlag = ifftFlag;
 24861              		.loc 41 91 3 is_stmt 1 view .LVU9045
 24862              		.loc 41 91 15 is_stmt 0 view .LVU9046
 24863 0008 8270     		strb	r2, [r0, #2]
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   /*  Initialise the Flag for calculation Bit reversal or not */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   S->bitReverseFlag = bitReverseFlag;
 24864              		.loc 41 94 3 is_stmt 1 view .LVU9047
 24865              		.loc 41 94 21 is_stmt 0 view .LVU9048
 24866 000a C370     		strb	r3, [r0, #3]
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** #if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || defined(ARM_TABLE_BITREV_1024
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   /*  Initializations of Instance structure depending on the FFT length */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   switch (S->fftLen)
 24867              		.loc 41 99 3 is_stmt 1 view .LVU9049
 24868 000c B1F5807F 		cmp	r1, #256
 24869 0010 4BD0     		beq	.L856
 24870 0012 0DD9     		bls	.L870
 24871 0014 B1F5006F 		cmp	r1, #2048
 24872 0018 39D0     		beq	.L864
 24873 001a 28D9     		bls	.L871
 24874 001c B1F5805F 		cmp	r1, #4096
 24875 0020 59D1     		bne	.L868
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   {
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initializations of structure parameters for 4096 point FFT */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   case 4096U:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the twiddle coef modifier value */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->twidCoefModifier = 1U;
 24876              		.loc 41 104 5 view .LVU9050
 24877              		.loc 41 104 25 is_stmt 0 view .LVU9051
 24878 0022 0123     		movs	r3, #1
 24879              	.LVL3080:
 24880              		.loc 41 104 25 view .LVU9052
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 812


 24881 0024 8381     		strh	r3, [r0, #12]	@ movhi
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 1U;
 24882              		.loc 41 106 5 is_stmt 1 view .LVU9053
 24883              		.loc 41 106 21 is_stmt 0 view .LVU9054
 24884 0026 C381     		strh	r3, [r0, #14]	@ movhi
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) armBitRevTable;
 24885              		.loc 41 108 5 is_stmt 1 view .LVU9055
 24886              		.loc 41 108 21 is_stmt 0 view .LVU9056
 24887 0028 2D4B     		ldr	r3, .L876+4
 24888 002a 8360     		str	r3, [r0, #8]
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 24889              		.loc 41 109 5 is_stmt 1 view .LVU9057
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 24890              		.loc 41 82 10 is_stmt 0 view .LVU9058
 24891 002c 0020     		movs	r0, #0
 24892              	.LVL3081:
 24893              		.loc 41 109 5 view .LVU9059
 24894 002e 1BE0     		b	.L862
 24895              	.LVL3082:
 24896              	.L870:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   {
 24897              		.loc 41 99 3 view .LVU9060
 24898 0030 4029     		cmp	r1, #64
 24899 0032 41D0     		beq	.L858
 24900 0034 08D9     		bls	.L872
 24901 0036 8029     		cmp	r1, #128
 24902 0038 14D1     		bne	.L873
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initializations of structure parameters for 2048 point FFT */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   case 2048U:
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the twiddle coef modifier value */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->twidCoefModifier = 2U;
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 2U;
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[1];
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initializations of structure parameters for 1024 point FFT */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   case 1024U:
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the twiddle coef modifier value */
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->twidCoefModifier = 4U;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 4U;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initializations of structure parameters for 512 point FFT */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   case 512U:
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the twiddle coef modifier value */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->twidCoefModifier = 8U;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 8U;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table pointer */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 813


 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[7];
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   case 256U:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initializations of structure parameters for 256 point FFT */
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->twidCoefModifier = 16U;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 16U;
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   case 128U:
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initializations of structure parameters for 128 point FFT */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->twidCoefModifier = 32U;
 24903              		.loc 41 150 5 is_stmt 1 view .LVU9061
 24904              		.loc 41 150 25 is_stmt 0 view .LVU9062
 24905 003a 2023     		movs	r3, #32
 24906              	.LVL3083:
 24907              		.loc 41 150 25 view .LVU9063
 24908 003c 8381     		strh	r3, [r0, #12]	@ movhi
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 32U;
 24909              		.loc 41 151 5 is_stmt 1 view .LVU9064
 24910              		.loc 41 151 21 is_stmt 0 view .LVU9065
 24911 003e C381     		strh	r3, [r0, #14]	@ movhi
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[31];
 24912              		.loc 41 152 5 is_stmt 1 view .LVU9066
 24913              		.loc 41 152 21 is_stmt 0 view .LVU9067
 24914 0040 284B     		ldr	r3, .L876+8
 24915 0042 8360     		str	r3, [r0, #8]
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 24916              		.loc 41 153 5 is_stmt 1 view .LVU9068
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 24917              		.loc 41 82 10 is_stmt 0 view .LVU9069
 24918 0044 0020     		movs	r0, #0
 24919              	.LVL3084:
 24920              		.loc 41 153 5 view .LVU9070
 24921 0046 0FE0     		b	.L862
 24922              	.LVL3085:
 24923              	.L872:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   {
 24924              		.loc 41 99 3 view .LVU9071
 24925 0048 1029     		cmp	r1, #16
 24926 004a 3CD0     		beq	.L860
 24927 004c 2029     		cmp	r1, #32
 24928 004e 06D1     		bne	.L874
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   case 64U:
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initializations of structure parameters for 64 point FFT */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->twidCoefModifier = 64U;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 64U;
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   case 32U:
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initializations of structure parameters for 32 point FFT */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->twidCoefModifier = 128U;
 24929              		.loc 41 164 5 is_stmt 1 view .LVU9072
 24930              		.loc 41 164 25 is_stmt 0 view .LVU9073
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 814


 24931 0050 8023     		movs	r3, #128
 24932              	.LVL3086:
 24933              		.loc 41 164 25 view .LVU9074
 24934 0052 8381     		strh	r3, [r0, #12]	@ movhi
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 128U;
 24935              		.loc 41 165 5 is_stmt 1 view .LVU9075
 24936              		.loc 41 165 21 is_stmt 0 view .LVU9076
 24937 0054 C381     		strh	r3, [r0, #14]	@ movhi
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[127];
 24938              		.loc 41 166 5 is_stmt 1 view .LVU9077
 24939              		.loc 41 166 21 is_stmt 0 view .LVU9078
 24940 0056 244B     		ldr	r3, .L876+12
 24941 0058 8360     		str	r3, [r0, #8]
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 24942              		.loc 41 167 5 is_stmt 1 view .LVU9079
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 24943              		.loc 41 82 10 is_stmt 0 view .LVU9080
 24944 005a 0020     		movs	r0, #0
 24945              	.LVL3087:
 24946              		.loc 41 167 5 view .LVU9081
 24947 005c 04E0     		b	.L862
 24948              	.LVL3088:
 24949              	.L874:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   {
 24950              		.loc 41 99 3 view .LVU9082
 24951 005e 4FF0FF30 		mov	r0, #-1
 24952              	.LVL3089:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   {
 24953              		.loc 41 99 3 view .LVU9083
 24954 0062 01E0     		b	.L862
 24955              	.LVL3090:
 24956              	.L873:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   {
 24957              		.loc 41 99 3 view .LVU9084
 24958 0064 4FF0FF30 		mov	r0, #-1
 24959              	.LVL3091:
 24960              	.L862:
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   case 16U:
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initializations of structure parameters for 16 point FFT */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->twidCoefModifier = 256U;
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 256U;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   default:
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Reporting argument error if fftSize is not valid value */
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   }
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** #endif
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** #endif 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** #endif
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   return (status);
 24961              		.loc 41 186 3 is_stmt 1 view .LVU9085
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 815


 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** }
 24962              		.loc 41 187 1 is_stmt 0 view .LVU9086
 24963 0068 5DF8044B 		ldr	r4, [sp], #4
 24964              	.LCFI173:
 24965              		.cfi_remember_state
 24966              		.cfi_restore 4
 24967              		.cfi_def_cfa_offset 0
 24968 006c 7047     		bx	lr
 24969              	.LVL3092:
 24970              	.L871:
 24971              	.LCFI174:
 24972              		.cfi_restore_state
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   {
 24973              		.loc 41 99 3 view .LVU9087
 24974 006e B1F5007F 		cmp	r1, #512
 24975 0072 13D0     		beq	.L866
 24976 0074 B1F5806F 		cmp	r1, #1024
 24977 0078 06D1     		bne	.L875
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 24978              		.loc 41 124 5 is_stmt 1 view .LVU9088
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 24979              		.loc 41 124 25 is_stmt 0 view .LVU9089
 24980 007a 0423     		movs	r3, #4
 24981              	.LVL3093:
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 24982              		.loc 41 124 25 view .LVU9090
 24983 007c 8381     		strh	r3, [r0, #12]	@ movhi
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 24984              		.loc 41 126 5 is_stmt 1 view .LVU9091
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 24985              		.loc 41 126 21 is_stmt 0 view .LVU9092
 24986 007e C381     		strh	r3, [r0, #14]	@ movhi
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 24987              		.loc 41 128 5 is_stmt 1 view .LVU9093
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 24988              		.loc 41 128 21 is_stmt 0 view .LVU9094
 24989 0080 1A4B     		ldr	r3, .L876+16
 24990 0082 8360     		str	r3, [r0, #8]
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 24991              		.loc 41 129 5 is_stmt 1 view .LVU9095
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 24992              		.loc 41 82 10 is_stmt 0 view .LVU9096
 24993 0084 0020     		movs	r0, #0
 24994              	.LVL3094:
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 24995              		.loc 41 129 5 view .LVU9097
 24996 0086 EFE7     		b	.L862
 24997              	.LVL3095:
 24998              	.L875:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   {
 24999              		.loc 41 99 3 view .LVU9098
 25000 0088 4FF0FF30 		mov	r0, #-1
 25001              	.LVL3096:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   {
 25002              		.loc 41 99 3 view .LVU9099
 25003 008c ECE7     		b	.L862
 25004              	.LVL3097:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 816


 25005              	.L864:
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 25006              		.loc 41 114 5 is_stmt 1 view .LVU9100
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 25007              		.loc 41 114 25 is_stmt 0 view .LVU9101
 25008 008e 0223     		movs	r3, #2
 25009              	.LVL3098:
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 25010              		.loc 41 114 25 view .LVU9102
 25011 0090 8381     		strh	r3, [r0, #12]	@ movhi
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 25012              		.loc 41 116 5 is_stmt 1 view .LVU9103
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 25013              		.loc 41 116 21 is_stmt 0 view .LVU9104
 25014 0092 C381     		strh	r3, [r0, #14]	@ movhi
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 25015              		.loc 41 118 5 is_stmt 1 view .LVU9105
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 25016              		.loc 41 118 21 is_stmt 0 view .LVU9106
 25017 0094 164B     		ldr	r3, .L876+20
 25018 0096 8360     		str	r3, [r0, #8]
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25019              		.loc 41 119 5 is_stmt 1 view .LVU9107
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25020              		.loc 41 82 10 is_stmt 0 view .LVU9108
 25021 0098 0020     		movs	r0, #0
 25022              	.LVL3099:
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25023              		.loc 41 119 5 view .LVU9109
 25024 009a E5E7     		b	.L862
 25025              	.LVL3100:
 25026              	.L866:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 25027              		.loc 41 134 5 is_stmt 1 view .LVU9110
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 25028              		.loc 41 134 25 is_stmt 0 view .LVU9111
 25029 009c 0823     		movs	r3, #8
 25030              	.LVL3101:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table modifier */
 25031              		.loc 41 134 25 view .LVU9112
 25032 009e 8381     		strh	r3, [r0, #12]	@ movhi
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 25033              		.loc 41 136 5 is_stmt 1 view .LVU9113
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     /*  Initialise the bit reversal table pointer */
 25034              		.loc 41 136 21 is_stmt 0 view .LVU9114
 25035 00a0 C381     		strh	r3, [r0, #14]	@ movhi
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 25036              		.loc 41 138 5 is_stmt 1 view .LVU9115
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 25037              		.loc 41 138 21 is_stmt 0 view .LVU9116
 25038 00a2 144B     		ldr	r3, .L876+24
 25039 00a4 8360     		str	r3, [r0, #8]
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25040              		.loc 41 139 5 is_stmt 1 view .LVU9117
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25041              		.loc 41 82 10 is_stmt 0 view .LVU9118
 25042 00a6 0020     		movs	r0, #0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 817


 25043              	.LVL3102:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25044              		.loc 41 139 5 view .LVU9119
 25045 00a8 DEE7     		b	.L862
 25046              	.LVL3103:
 25047              	.L856:
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 16U;
 25048              		.loc 41 143 5 is_stmt 1 view .LVU9120
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 16U;
 25049              		.loc 41 143 25 is_stmt 0 view .LVU9121
 25050 00aa 1023     		movs	r3, #16
 25051              	.LVL3104:
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 16U;
 25052              		.loc 41 143 25 view .LVU9122
 25053 00ac 8381     		strh	r3, [r0, #12]	@ movhi
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 25054              		.loc 41 144 5 is_stmt 1 view .LVU9123
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 25055              		.loc 41 144 21 is_stmt 0 view .LVU9124
 25056 00ae C381     		strh	r3, [r0, #14]	@ movhi
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 25057              		.loc 41 145 5 is_stmt 1 view .LVU9125
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 25058              		.loc 41 145 21 is_stmt 0 view .LVU9126
 25059 00b0 114B     		ldr	r3, .L876+28
 25060 00b2 8360     		str	r3, [r0, #8]
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25061              		.loc 41 146 5 is_stmt 1 view .LVU9127
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25062              		.loc 41 82 10 is_stmt 0 view .LVU9128
 25063 00b4 0020     		movs	r0, #0
 25064              	.LVL3105:
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25065              		.loc 41 146 5 view .LVU9129
 25066 00b6 D7E7     		b	.L862
 25067              	.LVL3106:
 25068              	.L858:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 64U;
 25069              		.loc 41 157 5 is_stmt 1 view .LVU9130
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 64U;
 25070              		.loc 41 157 25 is_stmt 0 view .LVU9131
 25071 00b8 4023     		movs	r3, #64
 25072              	.LVL3107:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 64U;
 25073              		.loc 41 157 25 view .LVU9132
 25074 00ba 8381     		strh	r3, [r0, #12]	@ movhi
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 25075              		.loc 41 158 5 is_stmt 1 view .LVU9133
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 25076              		.loc 41 158 21 is_stmt 0 view .LVU9134
 25077 00bc C381     		strh	r3, [r0, #14]	@ movhi
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 25078              		.loc 41 159 5 is_stmt 1 view .LVU9135
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 25079              		.loc 41 159 21 is_stmt 0 view .LVU9136
 25080 00be 0F4B     		ldr	r3, .L876+32
 25081 00c0 8360     		str	r3, [r0, #8]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 818


 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25082              		.loc 41 160 5 is_stmt 1 view .LVU9137
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25083              		.loc 41 82 10 is_stmt 0 view .LVU9138
 25084 00c2 0020     		movs	r0, #0
 25085              	.LVL3108:
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25086              		.loc 41 160 5 view .LVU9139
 25087 00c4 D0E7     		b	.L862
 25088              	.LVL3109:
 25089              	.L860:
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 256U;
 25090              		.loc 41 171 5 is_stmt 1 view .LVU9140
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 256U;
 25091              		.loc 41 171 25 is_stmt 0 view .LVU9141
 25092 00c6 4FF48073 		mov	r3, #256
 25093              	.LVL3110:
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->bitRevFactor = 256U;
 25094              		.loc 41 171 25 view .LVU9142
 25095 00ca 8381     		strh	r3, [r0, #12]	@ movhi
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 25096              		.loc 41 172 5 is_stmt 1 view .LVU9143
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 25097              		.loc 41 172 21 is_stmt 0 view .LVU9144
 25098 00cc C381     		strh	r3, [r0, #14]	@ movhi
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 25099              		.loc 41 173 5 is_stmt 1 view .LVU9145
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****     break;
 25100              		.loc 41 173 21 is_stmt 0 view .LVU9146
 25101 00ce 0C4B     		ldr	r3, .L876+36
 25102 00d0 8360     		str	r3, [r0, #8]
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25103              		.loc 41 174 5 is_stmt 1 view .LVU9147
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25104              		.loc 41 82 10 is_stmt 0 view .LVU9148
 25105 00d2 0020     		movs	r0, #0
 25106              	.LVL3111:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c **** 
 25107              		.loc 41 174 5 view .LVU9149
 25108 00d4 C8E7     		b	.L862
 25109              	.LVL3112:
 25110              	.L868:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   {
 25111              		.loc 41 99 3 view .LVU9150
 25112 00d6 4FF0FF30 		mov	r0, #-1
 25113              	.LVL3113:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_init_q31.c ****   {
 25114              		.loc 41 99 3 view .LVU9151
 25115 00da C5E7     		b	.L862
 25116              	.L877:
 25117              		.align	2
 25118              	.L876:
 25119 00dc 00000000 		.word	twiddleCoef_4096_q31
 25120 00e0 00000000 		.word	armBitRevTable
 25121 00e4 3E000000 		.word	armBitRevTable+62
 25122 00e8 FE000000 		.word	armBitRevTable+254
 25123 00ec 06000000 		.word	armBitRevTable+6
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 819


 25124 00f0 02000000 		.word	armBitRevTable+2
 25125 00f4 0E000000 		.word	armBitRevTable+14
 25126 00f8 1E000000 		.word	armBitRevTable+30
 25127 00fc 7E000000 		.word	armBitRevTable+126
 25128 0100 FE010000 		.word	armBitRevTable+510
 25129              		.cfi_endproc
 25130              	.LFE208:
 25132              		.text
 25133              	.Letext0:
 25134              		.file 42 "c:\\arm-none-eabi-gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 25135              		.file 43 "c:\\arm-none-eabi-gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 25136              		.file 44 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_types.h"
 25137              		.file 45 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/transform_functions.h"
 25138              		.file 46 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_common_tables.h"
 25139              		.file 47 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_const_structs.h"
 25140              		.file 48 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/basic_math_functions.h"
 25141              		.file 49 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/complex_math_functions.h"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 820


DEFINED SYMBOLS
                            *ABS*:00000000 TransformFunctions.c
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:20     .text.arm_rfft_32_fast_init_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:25     .text.arm_rfft_32_fast_init_f64:00000000 arm_rfft_32_fast_init_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:80     .text.arm_rfft_32_fast_init_f64:00000024 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:87     .text.arm_rfft_64_fast_init_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:92     .text.arm_rfft_64_fast_init_f64:00000000 arm_rfft_64_fast_init_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:146    .text.arm_rfft_64_fast_init_f64:00000024 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:153    .text.arm_rfft_128_fast_init_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:158    .text.arm_rfft_128_fast_init_f64:00000000 arm_rfft_128_fast_init_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:212    .text.arm_rfft_128_fast_init_f64:00000024 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:219    .text.arm_rfft_256_fast_init_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:224    .text.arm_rfft_256_fast_init_f64:00000000 arm_rfft_256_fast_init_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:278    .text.arm_rfft_256_fast_init_f64:00000028 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:285    .text.arm_rfft_512_fast_init_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:290    .text.arm_rfft_512_fast_init_f64:00000000 arm_rfft_512_fast_init_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:344    .text.arm_rfft_512_fast_init_f64:00000028 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:351    .text.arm_rfft_1024_fast_init_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:356    .text.arm_rfft_1024_fast_init_f64:00000000 arm_rfft_1024_fast_init_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:410    .text.arm_rfft_1024_fast_init_f64:0000002c $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:417    .text.arm_rfft_2048_fast_init_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:422    .text.arm_rfft_2048_fast_init_f64:00000000 arm_rfft_2048_fast_init_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:476    .text.arm_rfft_2048_fast_init_f64:0000002c $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:483    .text.arm_rfft_4096_fast_init_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:488    .text.arm_rfft_4096_fast_init_f64:00000000 arm_rfft_4096_fast_init_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:542    .text.arm_rfft_4096_fast_init_f64:0000002c $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:549    .text.arm_bitreversal_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:555    .text.arm_bitreversal_f32:00000000 arm_bitreversal_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:747    .text.arm_bitreversal_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:753    .text.arm_bitreversal_q31:00000000 arm_bitreversal_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:926    .text.arm_bitreversal_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:932    .text.arm_bitreversal_q15:00000000 arm_bitreversal_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:1048   .text.arm_bitreversal_64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:1054   .text.arm_bitreversal_64:00000000 arm_bitreversal_64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:1153   .text.arm_bitreversal_32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:1159   .text.arm_bitreversal_32:00000000 arm_bitreversal_32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:1238   .text.arm_bitreversal_16:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:1244   .text.arm_bitreversal_16:00000000 arm_bitreversal_16
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:1331   .text.arm_radix4_butterfly_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:1337   .text.arm_radix4_butterfly_f64:00000000 arm_radix4_butterfly_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:1924   .text.arm_cfft_radix4by2_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:1930   .text.arm_cfft_radix4by2_f64:00000000 arm_cfft_radix4by2_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2189   .text.arm_cfft_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2195   .text.arm_cfft_f64:00000000 arm_cfft_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2411   .text.arm_cfft_f64:000000f8 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2416   .text.arm_cfft_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2422   .text.arm_cfft_init_f32:00000000 arm_cfft_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2665   .text.arm_cfft_init_f32:000000f4 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2678   .text.arm_rfft_32_fast_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2683   .text.arm_rfft_32_fast_init_f32:00000000 arm_rfft_32_fast_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2736   .text.arm_rfft_32_fast_init_f32:00000020 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2741   .text.arm_rfft_64_fast_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2746   .text.arm_rfft_64_fast_init_f32:00000000 arm_rfft_64_fast_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2798   .text.arm_rfft_64_fast_init_f32:00000020 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2803   .text.arm_rfft_128_fast_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2808   .text.arm_rfft_128_fast_init_f32:00000000 arm_rfft_128_fast_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2860   .text.arm_rfft_128_fast_init_f32:00000020 $d
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 821


C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2865   .text.arm_rfft_256_fast_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2870   .text.arm_rfft_256_fast_init_f32:00000000 arm_rfft_256_fast_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2922   .text.arm_rfft_256_fast_init_f32:00000020 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2927   .text.arm_rfft_512_fast_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2932   .text.arm_rfft_512_fast_init_f32:00000000 arm_rfft_512_fast_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2984   .text.arm_rfft_512_fast_init_f32:00000024 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2989   .text.arm_rfft_1024_fast_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:2994   .text.arm_rfft_1024_fast_init_f32:00000000 arm_rfft_1024_fast_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3046   .text.arm_rfft_1024_fast_init_f32:00000024 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3051   .text.arm_rfft_2048_fast_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3056   .text.arm_rfft_2048_fast_init_f32:00000000 arm_rfft_2048_fast_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3108   .text.arm_rfft_2048_fast_init_f32:00000024 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3113   .text.arm_rfft_4096_fast_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3118   .text.arm_rfft_4096_fast_init_f32:00000000 arm_rfft_4096_fast_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3170   .text.arm_rfft_4096_fast_init_f32:00000024 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3175   .text.arm_cfft_init_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3181   .text.arm_cfft_init_f64:00000000 arm_cfft_init_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3424   .text.arm_cfft_init_f64:000000f4 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3437   .text.arm_cfft_init_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3443   .text.arm_cfft_init_q15:00000000 arm_cfft_init_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3686   .text.arm_cfft_init_q15:000000f4 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3699   .text.arm_cfft_init_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3705   .text.arm_cfft_init_q31:00000000 arm_cfft_init_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3948   .text.arm_cfft_init_q31:000000f4 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3961   .text.arm_radix2_butterfly_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:3967   .text.arm_radix2_butterfly_f32:00000000 arm_radix2_butterfly_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:4362   .text.arm_radix2_butterfly_inverse_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:4368   .text.arm_radix2_butterfly_inverse_f32:00000000 arm_radix2_butterfly_inverse_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:4756   .text.arm_cfft_radix2_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:4762   .text.arm_cfft_radix2_f32:00000000 arm_cfft_radix2_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:4835   .text.arm_radix2_butterfly_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:4841   .text.arm_radix2_butterfly_q15:00000000 arm_radix2_butterfly_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:5788   .text.arm_radix2_butterfly_inverse_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:5794   .text.arm_radix2_butterfly_inverse_q15:00000000 arm_radix2_butterfly_inverse_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:6667   .text.arm_cfft_radix2_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:6673   .text.arm_cfft_radix2_q15:00000000 arm_cfft_radix2_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:6735   .text.arm_radix2_butterfly_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:6741   .text.arm_radix2_butterfly_q31:00000000 arm_radix2_butterfly_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:7258   .text.arm_radix2_butterfly_inverse_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:7264   .text.arm_radix2_butterfly_inverse_q31:00000000 arm_radix2_butterfly_inverse_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:7768   .text.arm_cfft_radix2_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:7774   .text.arm_cfft_radix2_q31:00000000 arm_cfft_radix2_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:7836   .text.arm_radix4_butterfly_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:7842   .text.arm_radix4_butterfly_f32:00000000 arm_radix4_butterfly_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:8205   .text.arm_radix4_butterfly_inverse_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:8211   .text.arm_radix4_butterfly_inverse_f32:00000000 arm_radix4_butterfly_inverse_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:8764   .text.arm_cfft_radix4_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:8770   .text.arm_cfft_radix4_f32:00000000 arm_cfft_radix4_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:8843   .text.arm_radix4_butterfly_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:8849   .text.arm_radix4_butterfly_q15:00000000 arm_radix4_butterfly_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:10358  .text.arm_cfft_radix4by2_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:10364  .text.arm_cfft_radix4by2_q15:00000000 arm_cfft_radix4by2_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:10686  .text.arm_radix4_butterfly_inverse_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:10692  .text.arm_radix4_butterfly_inverse_q15:00000000 arm_radix4_butterfly_inverse_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:12200  .text.arm_cfft_radix4by2_inverse_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:12206  .text.arm_cfft_radix4by2_inverse_q15:00000000 arm_cfft_radix4by2_inverse_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:12527  .text.arm_cfft_q15:00000000 $t
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 822


C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:12533  .text.arm_cfft_q15:00000000 arm_cfft_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:12696  .text.arm_cfft_radix4_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:12702  .text.arm_cfft_radix4_q15:00000000 arm_cfft_radix4_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:12774  .text.arm_radix4_butterfly_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:12780  .text.arm_radix4_butterfly_q31:00000000 arm_radix4_butterfly_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:13821  .text.arm_cfft_radix4by2_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:13827  .text.arm_cfft_radix4by2_q31:00000000 arm_cfft_radix4by2_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:14082  .text.arm_radix4_butterfly_inverse_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:14088  .text.arm_radix4_butterfly_inverse_q31:00000000 arm_radix4_butterfly_inverse_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:15126  .text.arm_cfft_radix4by2_inverse_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:15132  .text.arm_cfft_radix4by2_inverse_q31:00000000 arm_cfft_radix4by2_inverse_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:15386  .text.arm_cfft_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:15392  .text.arm_cfft_q31:00000000 arm_cfft_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:15555  .text.arm_cfft_radix4_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:15561  .text.arm_cfft_radix4_q31:00000000 arm_cfft_radix4_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:15633  .text.arm_radix8_butterfly_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:15639  .text.arm_radix8_butterfly_f32:00000000 arm_radix8_butterfly_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:16767  .text.arm_radix8_butterfly_f32:00000554 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:16772  .text.arm_radix8_butterfly_f32:00000558 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:16860  .text.arm_cfft_radix8by2_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:16866  .text.arm_cfft_radix8by2_f32:00000000 arm_cfft_radix8by2_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:17286  .text.arm_cfft_radix8by4_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:17292  .text.arm_cfft_radix8by4_f32:00000000 arm_cfft_radix8by4_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:18280  .text.arm_cfft_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:18286  .text.arm_cfft_f32:00000000 arm_cfft_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:18492  .text.stage_rfft_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:18498  .text.stage_rfft_f32:00000000 stage_rfft_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:18689  .text.merge_rfft_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:18695  .text.merge_rfft_f32:00000000 merge_rfft_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:18881  .text.arm_rfft_fast_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:18887  .text.arm_rfft_fast_f32:00000000 arm_rfft_fast_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:18949  .text.stage_rfft_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:18955  .text.stage_rfft_f64:00000000 stage_rfft_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19278  .text.stage_rfft_f64:00000160 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19283  .text.merge_rfft_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19289  .text.merge_rfft_f64:00000000 merge_rfft_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19586  .text.merge_rfft_f64:0000014c $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19591  .text.arm_rfft_fast_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19597  .text.arm_rfft_fast_f64:00000000 arm_rfft_fast_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19665  .text.arm_rfft_fast_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19671  .text.arm_rfft_fast_init_f32:00000000 arm_rfft_fast_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19780  .text.arm_rfft_fast_init_f32:0000006c $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19792  .text.arm_rfft_fast_init_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19798  .text.arm_rfft_fast_init_f64:00000000 arm_rfft_fast_init_f64
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19907  .text.arm_rfft_fast_init_f64:0000006c $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19919  .text.arm_split_rfft_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:19925  .text.arm_split_rfft_f32:00000000 arm_split_rfft_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:20136  .text.arm_split_rifft_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:20142  .text.arm_split_rifft_f32:00000000 arm_split_rifft_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:20279  .text.arm_rfft_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:20285  .text.arm_rfft_f32:00000000 arm_rfft_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:20410  .text.arm_dct4_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:20416  .text.arm_dct4_f32:00000000 arm_dct4_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:20660  .text.arm_split_rfft_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:20666  .text.arm_split_rfft_q15:00000000 arm_split_rfft_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:20962  .text.arm_split_rifft_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:20968  .text.arm_split_rifft_q15:00000000 arm_split_rifft_q15
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 823


C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:21176  .text.arm_rfft_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:21182  .text.arm_rfft_q15:00000000 arm_rfft_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:21284  .text.arm_dct4_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:21290  .text.arm_dct4_q15:00000000 arm_dct4_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:21527  .text.arm_split_rfft_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:21533  .text.arm_split_rfft_q31:00000000 arm_split_rfft_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:21829  .text.arm_split_rifft_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:21835  .text.arm_split_rifft_q31:00000000 arm_split_rifft_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:22037  .text.arm_rfft_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:22043  .text.arm_rfft_q31:00000000 arm_rfft_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:22145  .text.arm_dct4_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:22151  .text.arm_dct4_q31:00000000 arm_dct4_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:22405  .text.arm_rfft_init_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:22411  .text.arm_rfft_init_q15:00000000 arm_rfft_init_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:22672  .text.arm_rfft_init_q15:000000d4 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:22687  .text.arm_dct4_init_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:22693  .text.arm_dct4_init_q15:00000000 arm_dct4_init_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:22835  .text.arm_dct4_init_q15:00000078 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:22847  .text.arm_rfft_init_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:22853  .text.arm_rfft_init_q31:00000000 arm_rfft_init_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23114  .text.arm_rfft_init_q31:000000d4 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23129  .text.arm_dct4_init_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23135  .text.arm_dct4_init_q31:00000000 arm_dct4_init_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23277  .text.arm_dct4_init_q31:00000078 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23289  .text.arm_cfft_radix4_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23295  .text.arm_cfft_radix4_init_f32:00000000 arm_cfft_radix4_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23487  .text.arm_cfft_radix4_init_f32:000000a0 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23497  .text.arm_rfft_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23503  .text.arm_rfft_init_f32:00000000 arm_rfft_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23639  .text.arm_rfft_init_f32:00000094 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23645  .text.arm_dct4_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23651  .text.arm_dct4_init_f32:00000000 arm_dct4_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23803  .text.arm_dct4_init_f32:00000080 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23815  .text.arm_cfft_radix4_init_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23821  .text.arm_cfft_radix4_init_q15:00000000 arm_cfft_radix4_init_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:23993  .text.arm_cfft_radix4_init_q15:00000080 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:24003  .text.arm_cfft_radix4_init_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:24009  .text.arm_cfft_radix4_init_q31:00000000 arm_cfft_radix4_init_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:24181  .text.arm_cfft_radix4_init_q31:00000080 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:24191  .text.arm_cfft_radix2_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:24197  .text.arm_cfft_radix2_init_f32:00000000 arm_cfft_radix2_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:24515  .text.arm_cfft_radix2_init_f32:00000114 $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:24529  .text.arm_cfft_radix2_init_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:24535  .text.arm_cfft_radix2_init_q15:00000000 arm_cfft_radix2_init_q15
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:24817  .text.arm_cfft_radix2_init_q15:000000dc $d
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:24831  .text.arm_cfft_radix2_init_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:24837  .text.arm_cfft_radix2_init_q31:00000000 arm_cfft_radix2_init_q31
C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s:25119  .text.arm_cfft_radix2_init_q31:000000dc $d

UNDEFINED SYMBOLS
armBitRevIndexTableF64_16
twiddleCoefF64_16
twiddleCoefF64_rfft_32
armBitRevIndexTableF64_32
twiddleCoefF64_32
twiddleCoefF64_rfft_64
armBitRevIndexTableF64_64
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 824


twiddleCoefF64_64
twiddleCoefF64_rfft_128
armBitRevIndexTableF64_128
twiddleCoefF64_128
twiddleCoefF64_rfft_256
armBitRevIndexTableF64_256
twiddleCoefF64_256
twiddleCoefF64_rfft_512
armBitRevIndexTableF64_512
twiddleCoefF64_512
twiddleCoefF64_rfft_1024
armBitRevIndexTableF64_1024
twiddleCoefF64_1024
twiddleCoefF64_rfft_2048
armBitRevIndexTableF64_2048
twiddleCoefF64_2048
twiddleCoefF64_rfft_4096
__aeabi_dadd
__aeabi_dsub
__aeabi_dmul
__aeabi_ui2d
__aeabi_ddiv
arm_cfft_sR_f32_len4096
arm_cfft_sR_f32_len128
arm_cfft_sR_f32_len32
arm_cfft_sR_f32_len1024
arm_cfft_sR_f32_len2048
arm_cfft_sR_f32_len512
arm_cfft_sR_f32_len256
arm_cfft_sR_f32_len64
arm_cfft_sR_f32_len16
twiddleCoef_rfft_32
twiddleCoef_rfft_64
twiddleCoef_rfft_128
twiddleCoef_rfft_256
twiddleCoef_rfft_512
twiddleCoef_rfft_1024
twiddleCoef_rfft_2048
twiddleCoef_rfft_4096
arm_cfft_sR_f64_len4096
arm_cfft_sR_f64_len128
arm_cfft_sR_f64_len32
arm_cfft_sR_f64_len1024
arm_cfft_sR_f64_len2048
arm_cfft_sR_f64_len512
arm_cfft_sR_f64_len256
arm_cfft_sR_f64_len64
arm_cfft_sR_f64_len16
arm_cfft_sR_q15_len4096
arm_cfft_sR_q15_len128
arm_cfft_sR_q15_len32
arm_cfft_sR_q15_len1024
arm_cfft_sR_q15_len2048
arm_cfft_sR_q15_len512
arm_cfft_sR_q15_len256
arm_cfft_sR_q15_len64
arm_cfft_sR_q15_len16
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccagWtKu.s 			page 825


arm_cfft_sR_q31_len4096
arm_cfft_sR_q31_len128
arm_cfft_sR_q31_len32
arm_cfft_sR_q31_len1024
arm_cfft_sR_q31_len2048
arm_cfft_sR_q31_len512
arm_cfft_sR_q31_len256
arm_cfft_sR_q31_len64
arm_cfft_sR_q31_len16
arm_scale_f32
arm_mult_f32
arm_cmplx_mult_cmplx_f32
arm_shift_q15
arm_mult_q15
arm_cmplx_mult_cmplx_q15
arm_shift_q31
arm_mult_q31
arm_cmplx_mult_cmplx_q31
realCoefAQ15
realCoefBQ15
WeightsQ15_512
cos_factorsQ15_512
WeightsQ15_8192
cos_factorsQ15_8192
WeightsQ15_2048
cos_factorsQ15_2048
WeightsQ15_128
cos_factorsQ15_128
realCoefAQ31
realCoefBQ31
WeightsQ31_512
cos_factorsQ31_512
WeightsQ31_8192
cos_factorsQ31_8192
WeightsQ31_2048
cos_factorsQ31_2048
WeightsQ31_128
cos_factorsQ31_128
twiddleCoef_4096
armBitRevTable
realCoefA
realCoefB
Weights_512
cos_factors_512
Weights_8192
cos_factors_8192
Weights_2048
cos_factors_2048
Weights_128
cos_factors_128
twiddleCoef_4096_q15
twiddleCoef_4096_q31
