--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136577 paths analyzed, 2506 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.746ns.
--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/_mult0002_10 (SLICE_X57Y121.BY), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff10_6 (FF)
  Destination:          inst_streamScaler/_mult0002_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff10_6 to inst_streamScaler/_mult0002_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y70.XQ      Tcko                  0.360   inst_streamScaler/coeff10<6>
                                                       inst_streamScaler/coeff10_6
    DSP48_X2Y29.A6       net (fanout=3)        3.560   inst_streamScaler/coeff10<6>
    DSP48_X2Y29.P10      Tdspdo_APL            4.402   inst_streamScaler/Mmult__mult0002
                                                       inst_streamScaler/Mmult__mult0002
    SLICE_X57Y121.BY     net (fanout=1)        1.132   inst_streamScaler/_mult0002<10>
    SLICE_X57Y121.CLK    Tdick                 0.292   inst_streamScaler/_mult0002_11
                                                       inst_streamScaler/_mult0002_10
    -------------------------------------------------  ---------------------------
    Total                                      9.746ns (5.054ns logic, 4.692ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff10_0 (FF)
  Destination:          inst_streamScaler/_mult0002_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff10_0 to inst_streamScaler/_mult0002_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.XQ      Tcko                  0.360   inst_streamScaler/coeff10<0>
                                                       inst_streamScaler/coeff10_0
    DSP48_X2Y29.A0       net (fanout=3)        3.393   inst_streamScaler/coeff10<0>
    DSP48_X2Y29.P10      Tdspdo_APL            4.402   inst_streamScaler/Mmult__mult0002
                                                       inst_streamScaler/Mmult__mult0002
    SLICE_X57Y121.BY     net (fanout=1)        1.132   inst_streamScaler/_mult0002<10>
    SLICE_X57Y121.CLK    Tdick                 0.292   inst_streamScaler/_mult0002_11
                                                       inst_streamScaler/_mult0002_10
    -------------------------------------------------  ---------------------------
    Total                                      9.579ns (5.054ns logic, 4.525ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff10_1 (FF)
  Destination:          inst_streamScaler/_mult0002_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff10_1 to inst_streamScaler/_mult0002_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.YQ      Tcko                  0.360   inst_streamScaler/coeff10<0>
                                                       inst_streamScaler/coeff10_1
    DSP48_X2Y29.A1       net (fanout=3)        3.182   inst_streamScaler/coeff10<1>
    DSP48_X2Y29.P10      Tdspdo_APL            4.402   inst_streamScaler/Mmult__mult0002
                                                       inst_streamScaler/Mmult__mult0002
    SLICE_X57Y121.BY     net (fanout=1)        1.132   inst_streamScaler/_mult0002<10>
    SLICE_X57Y121.CLK    Tdick                 0.292   inst_streamScaler/_mult0002_11
                                                       inst_streamScaler/_mult0002_10
    -------------------------------------------------  ---------------------------
    Total                                      9.368ns (5.054ns logic, 4.314ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/_mult0002_4 (SLICE_X57Y119.BY), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff10_6 (FF)
  Destination:          inst_streamScaler/_mult0002_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff10_6 to inst_streamScaler/_mult0002_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y70.XQ      Tcko                  0.360   inst_streamScaler/coeff10<6>
                                                       inst_streamScaler/coeff10_6
    DSP48_X2Y29.A6       net (fanout=3)        3.560   inst_streamScaler/coeff10<6>
    DSP48_X2Y29.P4       Tdspdo_APL            4.402   inst_streamScaler/Mmult__mult0002
                                                       inst_streamScaler/Mmult__mult0002
    SLICE_X57Y119.BY     net (fanout=1)        1.132   inst_streamScaler/_mult0002<4>
    SLICE_X57Y119.CLK    Tdick                 0.292   inst_streamScaler/_mult0002_5
                                                       inst_streamScaler/_mult0002_4
    -------------------------------------------------  ---------------------------
    Total                                      9.746ns (5.054ns logic, 4.692ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff10_0 (FF)
  Destination:          inst_streamScaler/_mult0002_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff10_0 to inst_streamScaler/_mult0002_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.XQ      Tcko                  0.360   inst_streamScaler/coeff10<0>
                                                       inst_streamScaler/coeff10_0
    DSP48_X2Y29.A0       net (fanout=3)        3.393   inst_streamScaler/coeff10<0>
    DSP48_X2Y29.P4       Tdspdo_APL            4.402   inst_streamScaler/Mmult__mult0002
                                                       inst_streamScaler/Mmult__mult0002
    SLICE_X57Y119.BY     net (fanout=1)        1.132   inst_streamScaler/_mult0002<4>
    SLICE_X57Y119.CLK    Tdick                 0.292   inst_streamScaler/_mult0002_5
                                                       inst_streamScaler/_mult0002_4
    -------------------------------------------------  ---------------------------
    Total                                      9.579ns (5.054ns logic, 4.525ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff10_1 (FF)
  Destination:          inst_streamScaler/_mult0002_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff10_1 to inst_streamScaler/_mult0002_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.YQ      Tcko                  0.360   inst_streamScaler/coeff10<0>
                                                       inst_streamScaler/coeff10_1
    DSP48_X2Y29.A1       net (fanout=3)        3.182   inst_streamScaler/coeff10<1>
    DSP48_X2Y29.P4       Tdspdo_APL            4.402   inst_streamScaler/Mmult__mult0002
                                                       inst_streamScaler/Mmult__mult0002
    SLICE_X57Y119.BY     net (fanout=1)        1.132   inst_streamScaler/_mult0002<4>
    SLICE_X57Y119.CLK    Tdick                 0.292   inst_streamScaler/_mult0002_5
                                                       inst_streamScaler/_mult0002_4
    -------------------------------------------------  ---------------------------
    Total                                      9.368ns (5.054ns logic, 4.314ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/_mult0002_12 (SLICE_X57Y123.BY), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff10_6 (FF)
  Destination:          inst_streamScaler/_mult0002_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.672ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff10_6 to inst_streamScaler/_mult0002_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y70.XQ      Tcko                  0.360   inst_streamScaler/coeff10<6>
                                                       inst_streamScaler/coeff10_6
    DSP48_X2Y29.A6       net (fanout=3)        3.560   inst_streamScaler/coeff10<6>
    DSP48_X2Y29.P12      Tdspdo_APL            4.402   inst_streamScaler/Mmult__mult0002
                                                       inst_streamScaler/Mmult__mult0002
    SLICE_X57Y123.BY     net (fanout=1)        1.058   inst_streamScaler/_mult0002<12>
    SLICE_X57Y123.CLK    Tdick                 0.292   inst_streamScaler/_mult0002_13
                                                       inst_streamScaler/_mult0002_12
    -------------------------------------------------  ---------------------------
    Total                                      9.672ns (5.054ns logic, 4.618ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff10_0 (FF)
  Destination:          inst_streamScaler/_mult0002_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff10_0 to inst_streamScaler/_mult0002_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.XQ      Tcko                  0.360   inst_streamScaler/coeff10<0>
                                                       inst_streamScaler/coeff10_0
    DSP48_X2Y29.A0       net (fanout=3)        3.393   inst_streamScaler/coeff10<0>
    DSP48_X2Y29.P12      Tdspdo_APL            4.402   inst_streamScaler/Mmult__mult0002
                                                       inst_streamScaler/Mmult__mult0002
    SLICE_X57Y123.BY     net (fanout=1)        1.058   inst_streamScaler/_mult0002<12>
    SLICE_X57Y123.CLK    Tdick                 0.292   inst_streamScaler/_mult0002_13
                                                       inst_streamScaler/_mult0002_12
    -------------------------------------------------  ---------------------------
    Total                                      9.505ns (5.054ns logic, 4.451ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff10_1 (FF)
  Destination:          inst_streamScaler/_mult0002_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.294ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff10_1 to inst_streamScaler/_mult0002_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.YQ      Tcko                  0.360   inst_streamScaler/coeff10<0>
                                                       inst_streamScaler/coeff10_1
    DSP48_X2Y29.A1       net (fanout=3)        3.182   inst_streamScaler/coeff10<1>
    DSP48_X2Y29.P12      Tdspdo_APL            4.402   inst_streamScaler/Mmult__mult0002
                                                       inst_streamScaler/Mmult__mult0002
    SLICE_X57Y123.BY     net (fanout=1)        1.058   inst_streamScaler/_mult0002<12>
    SLICE_X57Y123.CLK    Tdick                 0.292   inst_streamScaler/_mult0002_13
                                                       inst_streamScaler/_mult0002_12
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (5.054ns logic, 4.240ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculated_to/RAMB16_S36_inst1 (RAMB16_X0Y4.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               test_fixed_melexis_addr_5 (FF)
  Destination:          tfm_inst/inst_calculated_to/RAMB16_S36_inst1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (1.040 - 1.047)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: test_fixed_melexis_addr_5 to tfm_inst/inst_calculated_to/RAMB16_S36_inst1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.XQ       Tcko                  0.313   test_fixed_melexis_addr<5>
                                                       test_fixed_melexis_addr_5
    RAMB16_X0Y4.ADDRA10  net (fanout=2)        0.375   test_fixed_melexis_addr<5>
    RAMB16_X0Y4.CLKA     Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_calculated_to/RAMB16_S36_inst1
                                                       tfm_inst/inst_calculated_to/RAMB16_S36_inst1
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (-0.009ns logic, 0.375ns route)
                                                       (-2.5% logic, 102.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculated_to/RAMB16_S36_inst1 (RAMB16_X0Y4.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               test_fixed_melexis_addr_0 (FF)
  Destination:          tfm_inst/inst_calculated_to/RAMB16_S36_inst1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (1.040 - 1.047)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: test_fixed_melexis_addr_0 to tfm_inst/inst_calculated_to/RAMB16_S36_inst1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.YQ       Tcko                  0.313   test_fixed_melexis_addr<1>
                                                       test_fixed_melexis_addr_0
    RAMB16_X0Y4.ADDRA5   net (fanout=2)        0.499   test_fixed_melexis_addr<0>
    RAMB16_X0Y4.CLKA     Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_calculated_to/RAMB16_S36_inst1
                                                       tfm_inst/inst_calculated_to/RAMB16_S36_inst1
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (-0.009ns logic, 0.499ns route)
                                                       (-1.8% logic, 101.8% route)

--------------------------------------------------------------------------------

Paths for end point float2fixedce (SLICE_X14Y42.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd4 (FF)
  Destination:          float2fixedce (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd4 to float2fixedce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.XQ      Tcko                  0.313   state_FSM_FFd4
                                                       state_FSM_FFd4
    SLICE_X14Y42.G4      net (fanout=6)        0.332   state_FSM_FFd4
    SLICE_X14Y42.CLK     Tckg        (-Th)     0.143   float2fixedce
                                                       float2fixedce_mux00001
                                                       float2fixedce
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.170ns logic, 0.332ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y19.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y18.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X3Y8.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.746|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 136577 paths, 0 nets, and 5000 connections

Design statistics:
   Minimum period:   9.746ns{1}   (Maximum frequency: 102.606MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep  1 14:36:01 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 514 MB



