INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/riscv/riscv.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/riscv/riscv.srcs/sources_1/new/data_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/riscv/riscv.srcs/sources_1/new/instruction_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_csr_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_csr_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_exec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_exec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_issue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_issue
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_lsu
INFO: [VRFC 10-311] analyzing module riscv_lsu_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/riscv/riscv.srcs/sources_1/new/top_instruction_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_instruction_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/riscv/riscv.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
