asrt : assert property (@(posedge clk) disable iff (tb_reset)
    (fifo_empty && rd_pop) !== 1'b1
);