{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675088134361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675088134370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 19:45:34 2023 " "Processing started: Mon Jan 30 19:45:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675088134370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675088134370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Line_Follower -c Line_Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Line_Follower -c Line_Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675088134370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675088135039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675088135039 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Line_Follower.v(54) " "Verilog HDL information at Line_Follower.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675088147457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_1 data_1 Line_Follower.v(149) " "Verilog HDL Declaration information at Line_Follower.v(149): object \"Data_1\" differs only in case from object \"data_1\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 149 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_2 data_2 Line_Follower.v(150) " "Verilog HDL Declaration information at Line_Follower.v(150): object \"Data_2\" differs only in case from object \"data_2\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_3 data_3 Line_Follower.v(151) " "Verilog HDL Declaration information at Line_Follower.v(151): object \"Data_3\" differs only in case from object \"data_3\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_F rw_f Line_Follower.v(14) " "Verilog HDL Declaration information at Line_Follower.v(14): object \"RW_F\" differs only in case from object \"rw_f\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_B rw_b Line_Follower.v(15) " "Verilog HDL Declaration information at Line_Follower.v(15): object \"RW_B\" differs only in case from object \"rw_b\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_F lw_f Line_Follower.v(16) " "Verilog HDL Declaration information at Line_Follower.v(16): object \"LW_F\" differs only in case from object \"lw_f\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_B lw_b Line_Follower.v(17) " "Verilog HDL Declaration information at Line_Follower.v(17): object \"LW_B\" differs only in case from object \"lw_b\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx Tx Line_Follower.v(27) " "Verilog HDL Declaration information at Line_Follower.v(27): object \"tx\" differs only in case from object \"Tx\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G_letter g_letter Line_Follower.v(434) " "Verilog HDL Declaration information at Line_Follower.v(434): object \"G_letter\" differs only in case from object \"g_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 434 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B_letter b_letter Line_Follower.v(435) " "Verilog HDL Declaration information at Line_Follower.v(435): object \"B_letter\" differs only in case from object \"b_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 435 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_letter i_letter Line_Follower.v(436) " "Verilog HDL Declaration information at Line_Follower.v(436): object \"I_letter\" differs only in case from object \"i_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 436 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dash_letter_1 dash_letter_1 Line_Follower.v(438) " "Verilog HDL Declaration information at Line_Follower.v(438): object \"Dash_letter_1\" differs only in case from object \"dash_letter_1\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 438 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dash_letter_2 dash_letter_2 Line_Follower.v(440) " "Verilog HDL Declaration information at Line_Follower.v(440): object \"Dash_letter_2\" differs only in case from object \"dash_letter_2\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 440 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hash_letter hash_letter Line_Follower.v(441) " "Verilog HDL Declaration information at Line_Follower.v(441): object \"Hash_letter\" differs only in case from object \"hash_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 441 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Null_letter null_letter Line_Follower.v(442) " "Verilog HDL Declaration information at Line_Follower.v(442): object \"Null_letter\" differs only in case from object \"null_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 442 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675088147459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower.v 1 1 " "Found 1 design units, including 1 entities, in source file line_follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Follower " "Found entity 1: Line_Follower" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675088147461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675088147461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Line_Follower " "Elaborating entity \"Line_Follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675088147517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch5 Line_Follower.v(145) " "Verilog HDL or VHDL warning at Line_Follower.v(145): object \"Data_ch5\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675088147519 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch6 Line_Follower.v(146) " "Verilog HDL or VHDL warning at Line_Follower.v(146): object \"Data_ch6\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675088147519 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch7 Line_Follower.v(147) " "Verilog HDL or VHDL warning at Line_Follower.v(147): object \"Data_ch7\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675088147519 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dash_letter_1 Line_Follower.v(453) " "Verilog HDL or VHDL warning at Line_Follower.v(453): object \"dash_letter_1\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675088147520 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dash_letter_2 Line_Follower.v(460) " "Verilog HDL or VHDL warning at Line_Follower.v(460): object \"dash_letter_2\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 460 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675088147520 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Line_Follower.v(113) " "Verilog HDL assignment warning at Line_Follower.v(113): truncated value with size 2 to match size of target (1)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147533 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Line_Follower.v(238) " "Verilog HDL assignment warning at Line_Follower.v(238): truncated value with size 32 to match size of target (5)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147534 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Line_Follower.v(343) " "Verilog HDL assignment warning at Line_Follower.v(343): truncated value with size 32 to match size of target (5)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147536 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Line_Follower.v(446) " "Verilog HDL assignment warning at Line_Follower.v(446): truncated value with size 5 to match size of target (3)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147537 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Line_Follower.v(447) " "Verilog HDL assignment warning at Line_Follower.v(447): truncated value with size 5 to match size of target (3)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147537 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Line_Follower.v(481) " "Verilog HDL assignment warning at Line_Follower.v(481): truncated value with size 5 to match size of target (3)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147538 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Line_Follower.v(489) " "Verilog HDL assignment warning at Line_Follower.v(489): truncated value with size 32 to match size of target (3)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147538 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Line_Follower.v(495) " "Verilog HDL assignment warning at Line_Follower.v(495): truncated value with size 5 to match size of target (3)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147538 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Line_Follower.v(502) " "Verilog HDL assignment warning at Line_Follower.v(502): truncated value with size 5 to match size of target (3)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147538 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Line_Follower.v(503) " "Verilog HDL assignment warning at Line_Follower.v(503): truncated value with size 5 to match size of target (3)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147538 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Follower.v(513) " "Verilog HDL assignment warning at Line_Follower.v(513): truncated value with size 32 to match size of target (4)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147539 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Line_Follower.v(517) " "Verilog HDL assignment warning at Line_Follower.v(517): truncated value with size 5 to match size of target (3)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147539 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Follower.v(525) " "Verilog HDL assignment warning at Line_Follower.v(525): truncated value with size 32 to match size of target (4)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147539 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Line_Follower.v(529) " "Verilog HDL assignment warning at Line_Follower.v(529): truncated value with size 5 to match size of target (3)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147539 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Follower.v(536) " "Verilog HDL assignment warning at Line_Follower.v(536): truncated value with size 32 to match size of target (4)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147539 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Line_Follower.v(540) " "Verilog HDL assignment warning at Line_Follower.v(540): truncated value with size 5 to match size of target (3)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147539 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Line_Follower.v(545) " "Verilog HDL Case Statement warning at Line_Follower.v(545): case item expression never matches the case expression" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 545 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1675088147540 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Line_Follower.v(560) " "Verilog HDL Case Statement warning at Line_Follower.v(560): case item expression never matches the case expression" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 560 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1675088147540 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Line_Follower.v(571) " "Verilog HDL Case Statement warning at Line_Follower.v(571): case item expression never matches the case expression" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 571 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1675088147540 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Line_Follower.v(585) " "Verilog HDL Case Statement warning at Line_Follower.v(585): case item expression never matches the case expression" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 585 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1675088147540 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Follower.v(599) " "Verilog HDL assignment warning at Line_Follower.v(599): truncated value with size 32 to match size of target (4)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147540 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Line_Follower.v(603) " "Verilog HDL assignment warning at Line_Follower.v(603): truncated value with size 5 to match size of target (3)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147540 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Follower.v(610) " "Verilog HDL assignment warning at Line_Follower.v(610): truncated value with size 32 to match size of target (4)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147540 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Line_Follower.v(614) " "Verilog HDL assignment warning at Line_Follower.v(614): truncated value with size 5 to match size of target (3)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147541 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "Line_Follower.v(476) " "Verilog HDL warning at Line_Follower.v(476): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 476 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1675088147541 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(626) " "Verilog HDL assignment warning at Line_Follower.v(626): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147542 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(637) " "Verilog HDL assignment warning at Line_Follower.v(637): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147542 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(669) " "Verilog HDL assignment warning at Line_Follower.v(669): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147544 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(701) " "Verilog HDL assignment warning at Line_Follower.v(701): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147546 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(733) " "Verilog HDL assignment warning at Line_Follower.v(733): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147548 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(765) " "Verilog HDL assignment warning at Line_Follower.v(765): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147550 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(798) " "Verilog HDL assignment warning at Line_Follower.v(798): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147551 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(830) " "Verilog HDL assignment warning at Line_Follower.v(830): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147553 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(861) " "Verilog HDL assignment warning at Line_Follower.v(861): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147555 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(922) " "Verilog HDL assignment warning at Line_Follower.v(922): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675088147581 "|Line_Follower"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_chip_select GND " "Pin \"adc_chip_select\" is stuck at GND" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Desktop/verilog/final code/Line_Follower.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675088171416 "|Line_Follower|adc_chip_select"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1675088171416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675088171565 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1675088173927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/himan/Desktop/verilog/final code/output_files/Line_Follower.map.smsg " "Generated suppressed messages file C:/Users/himan/Desktop/verilog/final code/output_files/Line_Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675088174018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675088174221 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675088174221 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2398 " "Implemented 2398 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675088174406 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675088174406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2376 " "Implemented 2376 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675088174406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675088174406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675088174439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 30 19:46:14 2023 " "Processing ended: Mon Jan 30 19:46:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675088174439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675088174439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675088174439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675088174439 ""}
