
---------- Begin Simulation Statistics ----------
final_tick                               47144901207021664                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1169337                       # Simulator instruction rate (inst/s)
host_mem_usage                                1950876                       # Number of bytes of host memory used
host_op_rate                                  1447613                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.47                       # Real time elapsed on the host
host_tick_rate                              689893636                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    56678195                       # Number of instructions simulated
sim_ops                                      70166526                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033440                       # Number of seconds simulated
sim_ticks                                 33439508844                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.078493                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 556840                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3463260                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               502                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           637001                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2323441                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               286                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1163                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             877                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4380432                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 753887                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12948582                       # Number of instructions committed
system.cpu2.committedOps                     16519973                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              3.616925                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued           40                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified           40                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage           56                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4187058                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3503241                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3502064                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1177                       # DTB misses
system.cpu2.dtb.perms_faults                        2                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1711918                       # DTB read accesses
system.cpu2.dtb.read_hits                     1710806                       # DTB read hits
system.cpu2.dtb.read_misses                      1112                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          903                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 27834.139535                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 18061.446876                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev 35447.375667                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::0-32767          786     87.04%     87.04% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-65535            1      0.11%     87.15% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::98304-131071          108     11.96%     99.11% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::131072-163839            1      0.11%     99.22% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::163840-196607            1      0.11%     99.34% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::196608-229375            3      0.33%     99.67% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::229376-262143            2      0.22%     99.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::294912-327679            1      0.11%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          903                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          903    100.00%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          903                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1177                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1177                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          903                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          903                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2080                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1177                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1177    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1177                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1177                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1177                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          903                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1791323                       # DTB write accesses
system.cpu2.dtb.write_hits                    1791258                       # DTB write hits
system.cpu2.dtb.write_misses                       65                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26891324                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           400942                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          121388                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                       21055885                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.276478                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7650629                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7647008                       # DTB hits
system.cpu2.itb.inst_accesses                 7650629                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7647008                       # ITB inst hits
system.cpu2.itb.inst_misses                      3621                       # ITB inst misses
system.cpu2.itb.misses                           3621                       # DTB misses
system.cpu2.itb.perms_faults                        4                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3460                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 25006.508671                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 15098.789613                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev 37777.529314                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::0-32767         3004     86.82%     86.82% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::32768-65535            1      0.03%     86.85% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::65536-98303           39      1.13%     87.98% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::98304-131071          381     11.01%     98.99% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::131072-163839            5      0.14%     99.13% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::163840-196607            4      0.12%     99.25% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::196608-229375           14      0.40%     99.65% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::229376-262143            1      0.03%     99.68% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::262144-294911            1      0.03%     99.71% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::294912-327679            8      0.23%     99.94% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::327680-360447            1      0.03%     99.97% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::360448-393215            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3460                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3446     99.60%     99.60% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M           14      0.40%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3460                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3621                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3621                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3460                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3460                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         7081                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3621                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3621    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3621                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3621                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3621                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2           14                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3446                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        46834046                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13085008     79.21%     79.21% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92896      0.56%     79.77% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     98      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.77% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1552229      9.40%     89.17% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1789706     10.83%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16519973                       # Class of committed instruction
system.cpu2.tickCycles                       25778161                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       199753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        398042                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         6149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1493                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       225542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2045                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       454269                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3538                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 18                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            226730                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 9                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1735                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          425772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              422                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             422                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       226713                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       670063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         8292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         1173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                681430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     14294656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       234732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        40576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        25088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14595052                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          200400                       # Total snoops (count)
system.tol2bus.snoopTraffic                     52672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           427535                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030285                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.250079                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 419443     98.11%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5024      1.18%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1520      0.36%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1430      0.33%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     65      0.02%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                     37      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             427535                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          325723929                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         478437815                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           837522                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1359454                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5961860                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  18                       # Transaction distribution
system.membus.trans_dist::ReadResp             199622                       # Transaction distribution
system.membus.trans_dist::WriteReq                  9                       # Transaction distribution
system.membus.trans_dist::WriteResp                 9                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          796                       # Transaction distribution
system.membus.trans_dist::CleanEvict           197349                       # Transaction distribution
system.membus.trans_dist::ReadExReq               293                       # Transaction distribution
system.membus.trans_dist::ReadExResp              293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        199604                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       597923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       597977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 597977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12843328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12843436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12843436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               16                       # Total snoops (count)
system.membus.snoopTraffic                       1024                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            199924                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000080                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008946                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  199908     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              199924                       # Request fanout histogram
system.membus.reqLayer7.occupancy           286475374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               29982                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          849575444                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.5                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7420678                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7420678                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7420678                       # number of overall hits
system.cpu2.icache.overall_hits::total        7420678                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       223355                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        223355                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       223355                       # number of overall misses
system.cpu2.icache.overall_misses::total       223355                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst  15887798766                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  15887798766                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst  15887798766                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  15887798766                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7644033                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7644033                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7644033                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7644033                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.029220                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.029220                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.029220                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.029220                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 71132.496546                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 71132.496546                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 71132.496546                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 71132.496546                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst       223355                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       223355                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst       223355                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       223355                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst  15728324010                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  15728324010                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst  15728324010                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  15728324010                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.029220                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.029220                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.029220                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.029220                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 70418.499743                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70418.499743                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 70418.499743                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70418.499743                       # average overall mshr miss latency
system.cpu2.icache.replacements                223354                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7420678                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7420678                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       223355                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       223355                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst  15887798766                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  15887798766                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7644033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7644033                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.029220                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.029220                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 71132.496546                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 71132.496546                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst       223355                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       223355                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst  15728324010                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  15728324010                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.029220                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.029220                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 70418.499743                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70418.499743                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7643488                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           223354                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            34.221406                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst          256                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15511420                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15511420                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker        10215                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total        10215                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker        10215                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total        10215                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          634                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          634                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          634                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          634                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker     51326604                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     51326604                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker     51326604                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     51326604                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10849                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10849                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10849                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10849                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.058439                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.058439                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.058439                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.058439                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 80956.788644                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 80956.788644                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 80956.788644                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 80956.788644                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          634                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          634                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          634                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          634                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker     49515900                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     49515900                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker     49515900                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     49515900                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.058439                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.058439                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.058439                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.058439                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker 78100.788644                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 78100.788644                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker 78100.788644                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 78100.788644                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          634                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker        10215                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total        10215                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          634                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          634                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker     51326604                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     51326604                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10849                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10849                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.058439                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.058439                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 80956.788644                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 80956.788644                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          634                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          634                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker     49515900                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     49515900                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.058439                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.058439                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker 78100.788644                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 78100.788644                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs        10552                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          634                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    16.643533                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3           13                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        87426                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        87426                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2964                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2964                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2964                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2964                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          391                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          391                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          391                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          391                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker     21070140                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total     21070140                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker     21070140                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total     21070140                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3355                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3355                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3355                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3355                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.116542                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.116542                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.116542                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.116542                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker 53887.826087                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 53887.826087                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker 53887.826087                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 53887.826087                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          391                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          391                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker     19953444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total     19953444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker     19953444                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total     19953444                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.116542                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.116542                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.116542                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.116542                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker 51031.826087                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total 51031.826087                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker 51031.826087                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total 51031.826087                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          391                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2964                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2964                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          391                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          391                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker     21070140                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total     21070140                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3355                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3355                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.116542                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.116542                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker 53887.826087                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 53887.826087                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          391                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker     19953444                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total     19953444                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.116542                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.116542                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker 51031.826087                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 51031.826087                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs        15513                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          391                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    39.675192                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3           10                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        27231                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        27231                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3319610                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3319610                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3319702                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3319702                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data         3171                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          3171                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data         3209                       # number of overall misses
system.cpu2.dcache.overall_misses::total         3209                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    219782052                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    219782052                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    219782052                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    219782052                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3322781                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3322781                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3322911                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3322911                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000954                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000954                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000966                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000966                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 69310.013245                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 69310.013245                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 68489.265192                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 68489.265192                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.unused_prefetches               10                       # number of HardPF blocks evicted w/o reference
system.cpu2.dcache.writebacks::.writebacks          938                       # number of writebacks
system.cpu2.dcache.writebacks::total              938                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          474                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          474                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          474                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          474                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data         2697                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         2697                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data         2727                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.dcache.prefetcher           28                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         2755                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           27                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           27                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data    191564058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    191564058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data    193608240                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.dcache.prefetcher      1866364                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    195474604                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       608328                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       608328                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000812                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000812                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000821                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000829                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 71028.571746                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 71028.571746                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 70996.787679                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 66655.857143                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 70952.669328                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 22530.666667                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 22530.666667                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                  2755                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1530802                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1530802                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         2430                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2430                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data    172026876                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    172026876                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1533232                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1533232                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.001585                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.001585                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 70792.953086                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 70792.953086                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          125                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data         2305                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2305                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data           18                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           18                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data    166600476                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    166600476                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       608328                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       608328                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.001503                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.001503                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 72277.863774                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 72277.863774                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33796                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33796                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1788808                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1788808                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          741                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          741                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     47755176                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     47755176                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1789549                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1789549                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.000414                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000414                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 64446.931174                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64446.931174                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          349                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          349                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          392                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          392                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            9                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            9                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data     24963582                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     24963582                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.000219                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 63682.607143                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 63682.607143                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           92                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           92                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data           38                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total           38                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data          130                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total          130                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.292308                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.292308                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.cpu2.data           30                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total           30                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.cpu2.data      2044182                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total      2044182                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.cpu2.data     0.230769                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.230769                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu2.data 68139.400000                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total 68139.400000                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.HardPFReq_mshr_misses::.cpu2.dcache.prefetcher           28                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_misses::total           28                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_miss_latency::.cpu2.dcache.prefetcher      1866364                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_latency::total      1866364                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 66655.857143                       # average HardPFReq mshr miss latency
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::total 66655.857143                       # average HardPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          107                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          107                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data            8                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       162792                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       162792                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.069565                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.069565                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        20349                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        20349                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data            8                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          115                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          115                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1743787                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2755                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           632.953539                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   254.901356                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher     1.098644                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.995708                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.004292                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.011719                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6649037                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6649037                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     33439780164                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  33439780164                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  33439780164                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst          256                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                 233                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data          230                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher            3                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.898438                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.011719                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.910156                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.011719                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     33439780164                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  33439780164                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  33439780164                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst          256                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                 212                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data          206                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher            6                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.804688                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.023438                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.828125                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024          206                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          206                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.023438                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst               26087                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                 680                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker           233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           151                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27159                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst              26087                       # number of overall hits
system.l2.overall_hits::.cpu2.data                680                       # number of overall hits
system.l2.overall_hits::.cpu2.dcache.prefetcher            8                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker          233                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          151                       # number of overall hits
system.l2.overall_hits::total                   27159                       # number of overall hits
system.l2.demand_misses::.cpu2.inst            197268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              2020                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dcache.prefetcher           20                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dtb.walker          158                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.itb.walker          483                       # number of demand (read+write) misses
system.l2.demand_misses::total                 199949                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.inst           197268                       # number of overall misses
system.l2.overall_misses::.cpu2.data             2020                       # number of overall misses
system.l2.overall_misses::.cpu2.dcache.prefetcher           20                       # number of overall misses
system.l2.overall_misses::.cpu2.dtb.walker          158                       # number of overall misses
system.l2.overall_misses::.cpu2.itb.walker          483                       # number of overall misses
system.l2.overall_misses::total                199949                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.inst  15147038760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    182586222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dcache.prefetcher      1744292                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dtb.walker     15571626                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.itb.walker     45316152                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15392257052                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.inst  15147038760                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    182586222                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dcache.prefetcher      1744292                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dtb.walker     15571626                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.itb.walker     45316152                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15392257052                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst          223355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data            2700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dcache.prefetcher           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker          391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               227108                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst         223355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data           2700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dcache.prefetcher           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker          391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              227108                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.inst       0.883204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.748148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dcache.prefetcher     0.714286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dtb.walker     0.404092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.itb.walker     0.761830                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880414                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.inst      0.883204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.748148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dcache.prefetcher     0.714286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dtb.walker     0.404092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.itb.walker     0.761830                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880414                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.inst 76784.064116                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 90389.218812                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dcache.prefetcher 87214.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dtb.walker 98554.594937                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.itb.walker 93822.260870                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76980.915393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 76784.064116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 90389.218812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dcache.prefetcher 87214.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dtb.walker 98554.594937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.itb.walker 93822.260870                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76980.915393                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 796                       # number of writebacks
system.l2.writebacks::total                       796                       # number of writebacks
system.l2.demand_mshr_hits::.cpu2.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  51                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 51                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu2.inst       197250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         1989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dcache.prefetcher           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dtb.walker          158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.itb.walker          481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            199898                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst       197250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         1989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dcache.prefetcher           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dtb.walker          158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.itb.walker          481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           199898                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           27                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           27                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.inst  14442092280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data    173009340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dcache.prefetcher      1672892                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dtb.walker     15007566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.itb.walker     43430478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14675212556                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst  14442092280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data    173009340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dcache.prefetcher      1672892                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dtb.walker     15007566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.itb.walker     43430478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14675212556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       505512                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       505512                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.883123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.736667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dcache.prefetcher     0.714286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dtb.walker     0.404092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.itb.walker     0.758675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880189                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.883123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.736667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dcache.prefetcher     0.714286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dtb.walker     0.404092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.itb.walker     0.758675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.880189                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 73217.197871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 86983.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 83644.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dtb.walker 94984.594937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.itb.walker 90292.054054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73413.503667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 73217.197871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 86983.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 83644.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dtb.walker 94984.594937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.itb.walker 90292.054054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73413.503667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 18722.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 18722.666667                       # average overall mshr uncacheable latency
system.l2.replacements                         200373                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data           18                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           18                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       505512                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       505512                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        28084                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        28084                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            9                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            9                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks          939                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              939                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          939                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          939                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1250                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1250                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu2.data              129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   129                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu2.data            293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 293                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu2.data     25107096                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25107096                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu2.data          422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu2.data     0.694313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.694313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 85689.747440                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85689.747440                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu2.data          293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data     24061086                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24061086                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.694313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.694313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 82119.747440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82119.747440                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu2.inst        26087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data          551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker          233                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.inst       197268                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data         1727                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dcache.prefetcher           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dtb.walker          158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.itb.walker          483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          199656                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.inst  15147038760                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data    157479126                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dcache.prefetcher      1744292                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dtb.walker     15571626                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.itb.walker     45316152                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15367149956                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst       223355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data         2278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dcache.prefetcher           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker          391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        226686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.883204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.758121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dcache.prefetcher     0.714286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dtb.walker     0.404092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.itb.walker     0.761830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.880760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst 76784.064116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 91186.523451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dcache.prefetcher 87214.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dtb.walker 98554.594937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.itb.walker 93822.260870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76968.134972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu2.inst           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           31                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.itb.walker            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           51                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst       197250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data         1696                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dcache.prefetcher           20                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dtb.walker          158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.itb.walker          481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       199605                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst  14442092280                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data    148948254                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dcache.prefetcher      1672892                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dtb.walker     15007566                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.itb.walker     43430478                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14651151470                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.883123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.744513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dcache.prefetcher     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dtb.walker     0.404092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.itb.walker     0.758675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.880535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 73217.197871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 87823.262972                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 83644.600000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dtb.walker 94984.594937                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.itb.walker 90292.054054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73400.723779                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1108552                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    200373                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.532442                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.724544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.778029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.071861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.228010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.059687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     8032.144032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       99.891360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher     1.654725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker     7.662462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker    22.415055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.781502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.588732                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.980486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.002736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5956                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000854                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.006714                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.992432                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3798421                       # Number of tag accesses
system.l2.tags.data_accesses                  3798421                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.inst      12622912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        127296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dcache.prefetcher         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dtb.walker        10112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.itb.walker        30784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12792384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst     12622912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12622912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        50944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           50944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu2.inst         197233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           1989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dcache.prefetcher           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dtb.walker          158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.itb.walker          481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              199881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          796                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                796                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.inst        377484970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          3806754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dcache.prefetcher        38278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dtb.walker       302397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.itb.walker       920588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             382552987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst    377484970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        377484970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1523467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1523467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1523467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst       377484970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         3806754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dcache.prefetcher        38278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dtb.walker       302397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.itb.walker       920588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            384076455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples    394466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples      3830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dcache.prefetcher::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dtb.walker::samples       316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.itb.walker::samples       962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007804987120                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           94                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           94                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              608652                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1512                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      199881                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        796                       # Number of write requests accepted
system.mem_ctrls.readBursts                    399762                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1592                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             50172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             50064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             50542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               284                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3738619744                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2997105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12729934744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9355.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31855.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   363981                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1078                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                399762                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 1592                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  198451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  198596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    355.154057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   286.368096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.542611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            83      0.23%      0.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         5341     14.77%     15.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         2742      7.59%     22.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         2464      6.82%     29.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         2289      6.33%     35.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         2069      5.72%     41.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         2032      5.62%     47.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         2409      6.66%     53.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        16720     46.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36149                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           94                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4238.212766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1083.159123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6371.830477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           52     55.32%     55.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            7      7.45%     62.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            4      4.26%     67.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      1.06%     68.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            4      4.26%     72.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      2.13%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      1.06%     75.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            5      5.32%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            2      2.13%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            2      2.13%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            2      2.13%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      1.06%     88.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            2      2.13%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            1      1.06%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            1      1.06%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      1.06%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      1.06%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      1.06%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      1.06%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      1.06%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      1.06%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      1.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            94                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           94                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.978723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.945478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.077419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               47     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10     10.64%     60.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     30.85%     91.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      8.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            94                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12787648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   51072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12792384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                50944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       382.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    382.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33439502418                       # Total gap between requests
system.mem_ctrls.avgGap                     166633.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.inst     12622912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data       122560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dcache.prefetcher         1280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dtb.walker        10112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.itb.walker        30784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        51072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu2.inst 377484970.215551137924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 3665125.602524833288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dcache.prefetcher 38278.074177805051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dtb.walker 302396.786004659894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.itb.walker 920587.683976211469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1527295.159694421338                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.inst       394466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data         3978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dcache.prefetcher           40                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dtb.walker          316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.itb.walker          962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1592                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.inst  12483623536                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data    182097858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dcache.prefetcher      1657910                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dtb.walker     16567060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.itb.walker     45988380                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 773507511590                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     31646.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     45776.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dcache.prefetcher     41447.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dtb.walker     52427.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.itb.walker     47804.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 485871552.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         109971997.968010                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         38737298.880001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        686413527.072008                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2461146.912000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     239052367.260044                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1281419115.479960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     71261481.614397                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2429316935.186377                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         72.648105                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1468451326                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1118910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30852418838                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     33439780164                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  33439780164                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  33439780164                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst          256                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                 248                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data          245                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher            3                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.957031                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.011719                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968750                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.011719                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  33439780164                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------


