
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version Q-2019.12-SP5-5 for linux64 - Mar 21, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ---------------------------------------
# Step 1: Specify libraries
# ---------------------------------------
set link_library [list /home/ScalableArchiLab/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db ]
/home/ScalableArchiLab/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db
set target_library [list /home/ScalableArchiLab/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db ]
/home/ScalableArchiLab/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db
# ---------------------------------------
# Step 2: Read designs
# ---------------------------------------
analyze -format sverilog $env(LAB_PATH)/RTL/DMAC_CFG.sv
Running PRESTO HDLC
Compiling source file /home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_CFG.sv
Presto compilation completed successfully.
Loading db file '/home/ScalableArchiLab/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db'
Information: Using CCS timing libraries. (TIM-024)
1
analyze -format sverilog $env(LAB_PATH)/RTL/DMAC_ARBITER.sv
Running PRESTO HDLC
Compiling source file /home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_ARBITER.sv
Presto compilation completed successfully.
1
analyze -format sverilog $env(LAB_PATH)/RTL/DMAC_INITIATOR.sv
Running PRESTO HDLC
Compiling source file /home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_INITIATOR.sv
Presto compilation completed successfully.
1
analyze -format sverilog $env(LAB_PATH)/RTL/DMAC_FIFO.sv
Running PRESTO HDLC
Compiling source file /home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_FIFO.sv
Presto compilation completed successfully.
1
analyze -format sverilog $env(LAB_PATH)/RTL/DMAC_TOP.sv
Running PRESTO HDLC
Compiling source file /home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_TOP.sv
Presto compilation completed successfully.
1
set design_name         DMAC_TOP
DMAC_TOP
elaborate $design_name
Loading db file '/INST/syn/Q-2019.12-SP5-5/libraries/syn/gtech.db'
Loading db file '/INST/syn/Q-2019.12-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_ss0p75v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (DMAC_TOP)
Elaborated 1 design.
Current design is now 'DMAC_TOP'.
Information: Building the design 'DMAC_CFG'. (HDL-193)

Statistics for case statements in always block at line 91 in file
	'/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_CFG.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           107            |     no/auto      |
===============================================

Statistics for case statements in always block at line 147 in file
	'/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_CFG.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           152            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine DMAC_CFG line 91 in file
		'/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_CFG.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ch3_byte_len_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  ch0_src_addr_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  ch0_dst_addr_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  ch0_byte_len_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  ch1_src_addr_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  ch1_dst_addr_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  ch1_byte_len_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  ch2_src_addr_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  ch2_dst_addr_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  ch2_byte_len_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  ch3_src_addr_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  ch3_dst_addr_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DMAC_CFG line 147 in file
		'/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_CFG.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rdata_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (DMAC_CFG)
Information: Building the design 'DMAC_INITIATOR'. (HDL-193)

Statistics for case statements in always block at line 58 in file
	'/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_INITIATOR.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine DMAC_INITIATOR line 43 in file
		'/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_INITIATOR.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    src_addr_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    dst_addr_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (DMAC_INITIATOR)
Information: Building the design 'DMAC_ARBITER' instantiated from design 'DMAC_TOP' with
	the parameters "N_MASTER=4,DATA_SIZE=45". (HDL-193)
Warning:  /home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_ARBITER.sv:38: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 34 in file
	'/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_ARBITER.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine DMAC_ARBITER_N_MASTER4_DATA_SIZE45 line 85 in file
		'/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_ARBITER.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rr_ptr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    grant_idx_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================
|           block name/line             | Inputs | Outputs | # sel inputs |
===========================================================================
| DMAC_ARBITER_N_MASTER4_DATA_SIZE45/78 |   4    |    1    |      2       |
| DMAC_ARBITER_N_MASTER4_DATA_SIZE45/80 |   4    |   45    |      2       |
===========================================================================
Presto compilation completed successfully. (DMAC_ARBITER_N_MASTER4_DATA_SIZE45)
Information: Building the design 'DMAC_FIFO' instantiated from design 'DMAC_TOP' with
	the parameters "DATA_WIDTH=40,DEPTH_LG2=4". (HDL-193)

Inferred memory devices in process
	in routine DMAC_FIFO_DEPTH_LG24_DATA_WIDTH40 line 27 in file
		'/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_FIFO.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  640  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DMAC_FIFO_DEPTH_LG24_DATA_WIDTH40 line 39 in file
		'/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_FIFO.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rdptr_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      full_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      empty_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wrptr_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================
|           block name/line            | Inputs | Outputs | # sel inputs |
==========================================================================
| DMAC_FIFO_DEPTH_LG24_DATA_WIDTH40/95 |   16   |   40    |      4       |
==========================================================================
Presto compilation completed successfully. (DMAC_FIFO_DEPTH_LG24_DATA_WIDTH40)
Information: Building the design 'DMAC_FIFO' instantiated from design 'DMAC_TOP' with
	the parameters "DATA_WIDTH=37,DEPTH_LG2=4". (HDL-193)

Inferred memory devices in process
	in routine DMAC_FIFO_DEPTH_LG24_DATA_WIDTH37 line 27 in file
		'/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_FIFO.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  592  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DMAC_FIFO_DEPTH_LG24_DATA_WIDTH37 line 39 in file
		'/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/..//RTL/DMAC_FIFO.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rdptr_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      full_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      empty_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wrptr_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================
|           block name/line            | Inputs | Outputs | # sel inputs |
==========================================================================
| DMAC_FIFO_DEPTH_LG24_DATA_WIDTH37/95 |   16   |   37    |      4       |
==========================================================================
Presto compilation completed successfully. (DMAC_FIFO_DEPTH_LG24_DATA_WIDTH37)
1
# connect all the library components and designs
link

  Linking design 'DMAC_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32lvt_ss0p75v125c (library) /home/ScalableArchiLab/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db

1
# renames multiply references designs so that each
# instance references a unique design
uniquify
Information: Uniquified 4 instances of design 'DMAC_INITIATOR'. (OPT-1056)
1
# ---------------------------------------
# Step 3: Define design environments
# ---------------------------------------
#
# ---------------------------------------
# Step 4: Set design constraints
# ---------------------------------------
# ---------------------------------------
# Clock
# ---------------------------------------
set clk_name clk
clk
set clk_freq            100
100
# Reduce clock period to model wire delay (65% of original period)
set clk_period [expr 1000 / double($clk_freq)]
10.0
create_clock -period $clk_period $clk_name
1
set clk_uncertainty [expr $clk_period * 0.35]
3.5
set_clock_uncertainty -setup $clk_uncertainty $clk_name
1
# Set infinite drive strength
set_drive 0 $clk_name
1
set_ideal_network rst_n
1
# ---------------------------------------
# Input/Output
# ---------------------------------------
# Apply default timing constraints for modules
set_input_delay  1.0 [all_inputs]  -clock $clk_name
1
set_output_delay 1.0 [all_outputs] -clock $clk_name
1
# ---------------------------------------
# Area
# ---------------------------------------
# If max_area is set 0, DesignCompiler will minimize the design as small as possible
set_max_area 0 
1
# ---------------------------------------
# Step 5: Synthesize and optimzie the design
# ---------------------------------------
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 141 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'DMAC_FIFO_DEPTH_LG24_DATA_WIDTH37'
  Processing 'DMAC_FIFO_DEPTH_LG24_DATA_WIDTH40'
  Processing 'DMAC_ARBITER_N_MASTER4_DATA_SIZE45'
  Processing 'DMAC_INITIATOR_0'
  Processing 'DMAC_CFG'
  Processing 'DMAC_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'DMAC_FIFO_DEPTH_LG24_DATA_WIDTH37_DW01_cmp6_0_DW01_cmp6_2'
  Processing 'DMAC_FIFO_DEPTH_LG24_DATA_WIDTH37_DW01_inc_0_DW01_inc_1'
  Processing 'DMAC_FIFO_DEPTH_LG24_DATA_WIDTH37_DW01_inc_1_DW01_inc_2'
  Processing 'DMAC_FIFO_DEPTH_LG24_DATA_WIDTH40_DW01_cmp6_0_DW01_cmp6_3'
  Processing 'DMAC_FIFO_DEPTH_LG24_DATA_WIDTH40_DW01_inc_0_DW01_inc_3'
  Processing 'DMAC_FIFO_DEPTH_LG24_DATA_WIDTH40_DW01_inc_1_DW01_inc_4'
  Processing 'DMAC_INITIATOR_0_DW01_sub_0'
  Processing 'DMAC_INITIATOR_0_DW01_cmp2_0'
  Processing 'DMAC_INITIATOR_0_DW01_add_0'
  Processing 'DMAC_INITIATOR_0_DW01_add_1'
  Processing 'DMAC_INITIATOR_1_DW01_sub_0_DW01_sub_1'
  Processing 'DMAC_INITIATOR_1_DW01_cmp2_0_DW01_cmp2_1'
  Processing 'DMAC_INITIATOR_1_DW01_add_0_DW01_add_2'
  Processing 'DMAC_INITIATOR_1_DW01_add_1_DW01_add_3'
  Processing 'DMAC_INITIATOR_2_DW01_sub_0_DW01_sub_2'
  Processing 'DMAC_INITIATOR_2_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'DMAC_INITIATOR_2_DW01_add_0_DW01_add_4'
  Processing 'DMAC_INITIATOR_2_DW01_add_1_DW01_add_5'
  Processing 'DMAC_INITIATOR_3_DW01_sub_0_DW01_sub_3'
  Processing 'DMAC_INITIATOR_3_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'DMAC_INITIATOR_3_DW01_add_0_DW01_add_6'
  Processing 'DMAC_INITIATOR_3_DW01_add_1_DW01_add_7'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19   31691.0     37.62   26929.5   30112.9                          
    0:00:20   31688.5     37.62   26929.3   30112.9                          
    0:00:20   31688.5     37.62   26929.3   30112.9                          
    0:00:20   31688.5     37.62   26929.3   30112.9                          
    0:00:20   31688.5     37.62   26929.3   30112.9                          
    0:00:22   27576.4     35.38   13131.4       0.0                          
    0:00:22   27579.2     35.98   13520.7       0.0                          
    0:00:22   27581.2     36.22   13670.6       0.0                          
    0:00:22   27597.5     36.22   13595.3       0.0                          
    0:00:23   27595.0     36.22   13595.8       0.0                          
    0:00:23   27595.0     36.22   13595.8       0.0                          
    0:00:23   27595.0     36.22   13595.8       0.0                          
    0:00:23   27595.0     36.22   13595.8       0.0                          
    0:00:23   27595.0     36.22   13595.8       0.0                          
    0:00:23   27595.0     36.22   13595.8       0.0                          
    0:00:23   27595.0     36.22   13595.8       0.0                          
    0:00:23   27595.0     36.22   13595.8       0.0                          
    0:00:25   27976.4     10.25    6978.4     380.0 u_aw_fifo/mem_reg[1][1]/D
    0:00:25   28091.3      8.61    6222.6     477.9 u_aw_fifo/mem_reg[2][33]/D
    0:00:27   28157.9      7.96    5624.9       0.0 u_aw_fifo/mem_reg[11][7]/D
    0:00:28   28220.2      6.77    5063.2       0.0 u_aw_fifo/mem_reg[3][3]/D
    0:00:29   28370.1      6.14    4857.4       0.0 u_aw_fifo/mem_reg[6][7]/D
    0:00:30   28403.1      6.05    4495.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30   28403.1      6.05    4495.6       0.0                          
    0:00:30   28425.5      5.92    4338.3       0.0 u_aw_fifo/mem_reg[4][4]/D
    0:00:30   28431.6      5.89    4279.3       0.0 u_aw_fifo/mem_reg[4][32]/D
    0:00:30   28441.3      5.63    4150.0       0.0 u_aw_fifo/mem_reg[15][5]/D
    0:00:30   28450.9      5.59    3631.7       0.0 u_data_fifo/mem_reg[4][28]/D
    0:00:31   28448.9      5.49    3580.9       0.0 u_aw_fifo/mem_reg[15][5]/D
    0:00:31   28478.9      5.42    3503.7       0.0 u_aw_fifo/mem_reg[11][1]/D
    0:00:32   28504.3      5.04    3146.7       0.0 u_aw_fifo/mem_reg[11][1]/D
    0:00:32   28493.4      4.95    3094.3       0.0 u_aw_fifo/mem_reg[1][11]/D
    0:00:32   28492.1      4.61    2831.5       0.0 u_aw_fifo/mem_reg[11][14]/D
    0:00:33   28499.5      4.51    2753.3       0.0 u_aw_fifo/mem_reg[5][13]/D
    0:00:33   28504.5      4.32    2698.9       0.0 u_aw_fifo/mem_reg[5][10]/D
    0:00:33   28519.0      4.20    2694.6       0.0 u_aw_fifo/mem_reg[11][5]/D
    0:00:34   28527.9      4.06    2684.6       0.0 u_aw_fifo/mem_reg[11][5]/D
    0:00:34   28541.4      3.98    2672.5       0.0 u_aw_fifo/mem_reg[3][4]/D
    0:00:34   28509.6      3.89    2632.6       0.0 u_aw_fifo/mem_reg[0][12]/D
    0:00:34   28505.8      3.77    2607.4       0.0 u_aw_fifo/mem_reg[12][12]/D
    0:00:35   28518.5      3.70    2580.5       0.0 u_aw_fifo/mem_reg[2][13]/D
    0:00:35   28517.0      3.65    2559.7       0.0 u_aw_fifo/mem_reg[0][12]/D
    0:00:35   28535.3      3.60    2544.5       0.0 u_aw_fifo/mem_reg[10][4]/D
    0:00:36   28518.8      3.54    2499.0       0.0 u_aw_fifo/mem_reg[11][14]/D
    0:00:36   28522.6      3.10    2082.8       0.0 u_aw_fifo/mem_reg[3][6]/D
    0:00:37   28519.5      3.06    2061.4       0.0 u_aw_fifo/mem_reg[1][5]/D
    0:00:37   28533.5      2.99    1528.5       0.0 u_aw_fifo/mem_reg[1][5]/D
    0:00:37   28590.9      2.67    1482.2       0.0 u_aw_fifo/mem_reg[8][4]/D
    0:00:38   28591.2      1.86    1004.2       0.0 u_data_fifo/mem_reg[10][0]/D
    0:00:38   28667.2      1.86     934.1       0.0 u_data_fifo/mem_reg[9][0]/D
    0:00:39   28791.0      1.75     818.1       0.0 u_data_fifo/mem_reg[1][0]/D
    0:00:39   28792.7      1.54     762.4       0.0 u_aw_fifo/mem_reg[1][24]/D
    0:00:39   28845.6      1.43     746.3       0.0 u_aw_fifo/mem_reg[6][6]/D
    0:00:39   28844.3      1.37     704.1       0.0 u_aw_fifo/mem_reg[1][7]/D
    0:00:40   28854.7      1.36     687.8       0.0 u_aw_fifo/mem_reg[12][13]/D
    0:00:40   28861.9      1.33     661.0       0.0 u_aw_fifo/mem_reg[0][6]/D
    0:00:40   28881.2      1.28     644.6       0.0 u_aw_fifo/mem_reg[4][4]/D
    0:00:40   28887.0      1.24     591.3       0.0 u_cfg/rdata_reg[20]/D    
    0:00:41   28864.7      1.16     604.3       0.0 u_aw_fifo/mem_reg[11][4]/D
    0:00:41   28886.3      1.12     500.1       0.0 u_aw_fifo/mem_reg[6][6]/D
    0:00:42   28899.0      0.98     436.7       0.0 u_cfg/rdata_reg[20]/D    
    0:00:42   28926.4      0.91     394.6       0.0 u_aw_fifo/mem_reg[6][6]/D
    0:00:42   28955.1      0.86     370.8       0.0 u_aw_fifo/mem_reg[6][6]/D
    0:00:42   28960.0      0.71     303.1       0.0 u_aw_fifo/mem_reg[6][6]/D
    0:00:43   28960.5      0.67     289.8       0.0 u_cfg/rdata_reg[20]/D    
    0:00:43   28968.9      0.66     279.5       0.0 u_aw_fifo/mem_reg[7][16]/D
    0:00:43   28975.0      0.64     260.1       0.0 u_aw_fifo/mem_reg[7][20]/D
    0:00:43   28988.7      0.60     236.4       0.0 u_aw_fifo/mem_reg[13][4]/D
    0:00:43   29002.9      0.59     225.0       0.0 u_aw_fifo/mem_reg[10][13]/D
    0:00:44   29019.4      0.54     202.9       0.0 u_aw_fifo/mem_reg[15][8]/D
    0:00:44   29022.2      0.52     187.9       0.0 u_aw_fifo/mem_reg[15][35]/D
    0:00:44   29018.4      0.46     178.5       0.0 u_aw_fifo/mem_reg[7][1]/D
    0:00:44   29014.1      0.44     169.5       0.0 u_aw_fifo/mem_reg[8][4]/D
    0:00:44   29010.5      0.42     167.1       0.0 u_aw_fifo/mem_reg[5][35]/D
    0:00:44   28986.1      0.40     146.8       0.0 u_aw_fifo/mem_reg[6][8]/D
    0:00:45   28990.2      0.36     144.3       0.0 u_aw_fifo/mem_reg[0][8]/D
    0:00:45   28991.5      0.35     141.2       0.0 u_aw_fifo/mem_reg[4][1]/D
    0:00:45   28994.8      0.34     104.9       0.0 u_data_fifo/mem_reg[4][34]/D
    0:00:45   28994.3      0.33     100.1       0.0 u_aw_fifo/mem_reg[10][2]/D
    0:00:45   28993.5      0.31      85.3       0.0 u_aw_fifo/mem_reg[7][32]/D
    0:00:45   28992.0      0.30      76.4       0.0 u_aw_fifo/mem_reg[7][1]/D
    0:00:46   28995.8      0.29      73.0       0.0 u_aw_fifo/mem_reg[7][1]/D
    0:00:46   28997.1      0.14      22.4       0.0 u_aw_fifo/mem_reg[7][1]/D
    0:00:46   29001.1      0.10      11.7       0.0 u_aw_fifo/mem_reg[7][1]/D
    0:00:46   29004.2      0.10      11.6       0.0 u_aw_fifo/mem_reg[7][1]/D
    0:00:46   29003.2      0.10      11.6       0.0 u_aw_fifo/mem_reg[7][1]/D
    0:00:47   29004.9      0.04       0.2       0.0 u_aw_fifo/mem_reg[7][1]/D
    0:00:47   29000.4      0.00       0.0       0.0                          
    0:00:47   28997.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47   28997.8      0.00       0.0       0.0                          
    0:00:47   28997.8      0.00       0.0       0.0                          
    0:00:48   28604.9      3.73      63.4       0.0                          
    0:00:49   28369.6      3.40      58.1       0.0                          
    0:00:49   28216.1      3.40      52.7       0.0                          
    0:00:49   28130.7      3.40      52.7       0.0                          
    0:00:49   28042.8      3.40      52.9       0.0                          
    0:00:49   27998.0      3.40      52.8       0.0                          
    0:00:49   27956.6      3.40      53.0       0.0                          
    0:00:49   27923.1      3.40      53.2       0.0                          
    0:00:50   27910.6      3.40      53.1       0.0                          
    0:00:50   27893.6      3.40      53.1       0.0                          
    0:00:50   27893.6      3.40      53.1       0.0                          
    0:00:51   28011.5      1.06     471.1       0.0 u_aw_fifo/mem_reg[6][6]/D
    0:00:53   28018.1      0.44     217.9       0.0 u_aw_fifo/mem_reg[7][5]/D
    0:00:53   28019.6      0.44     217.9       0.0 u_aw_fifo/mem_reg[7][5]/D
    0:00:55   28023.2      0.41     185.4       0.0                          
    0:00:55   28032.6      0.35     110.8       0.0                          
    0:00:55   28034.9      0.30      79.5       0.0                          
    0:00:55   28033.6      0.29      80.9       0.0                          
    0:00:55   27833.9      3.25     294.9       0.0                          
    0:00:56   27776.7      1.69     113.9       0.0                          
    0:00:56   27775.4      1.65      87.7       0.0                          
    0:00:56   27775.4      1.65      87.7       0.0                          
    0:00:56   27775.4      1.65      87.7       0.0                          
    0:00:56   27775.4      1.65      87.7       0.0                          
    0:00:56   27775.4      1.65      87.7       0.0                          
    0:00:56   27775.4      1.65      87.7       0.0                          
    0:00:57   27706.8      0.00       0.0       0.0                          
    0:00:57   27660.5      0.00       0.0       0.0                          
    0:00:58   27350.0      0.00       0.0       0.0                          
    0:00:58   27093.8      0.00       0.0       0.0                          
    0:00:58   26955.3      0.00       0.0       0.0                          
    0:00:59   26766.4      0.00       0.0       0.0                          
    0:00:59   26552.5      0.00       0.0       0.0                          
    0:00:59   26362.1      0.00       0.0       0.0                          
    0:01:00   26229.9      0.00       0.0       0.0                          
    0:01:00   26212.7      0.00       0.0       0.0                          
    0:01:01   26208.9      0.00       0.0       0.0                          
    0:01:01   26200.7      0.00       0.0       0.0                          
    0:01:01   26198.7      0.00       0.0       0.0                          
    0:01:02   26137.2      0.02       0.3       0.0                          
    0:01:02   26136.2      0.02       0.3       0.0                          
    0:01:02   26136.2      0.02       0.3       0.0                          
    0:01:02   26136.2      0.02       0.3       0.0                          
    0:01:02   26136.2      0.02       0.3       0.0                          
    0:01:02   26136.2      0.02       0.3       0.0                          
    0:01:02   26136.2      0.02       0.3       0.0                          
    0:01:02   26138.7      0.00       0.0       0.0                          
    0:01:04   26115.8      0.19       1.8       0.0                          
    0:01:06   26102.6      0.12       2.3       0.0                          
    0:01:08   26089.7      0.22      11.1       0.0                          
    0:01:08   26086.4      0.22      11.0       0.0                          
    0:01:09   26084.1      0.22      10.8       0.0                          
    0:01:09   26081.0      0.22      10.8       0.0                          
    0:01:09   26077.5      0.22      10.8       0.0                          
    0:01:09   26075.7      0.22      10.7       0.0                          
    0:01:09   26075.7      0.22      10.7       0.0                          
    0:01:09   26075.7      0.22      10.7       0.0                          
    0:01:09   26075.7      0.22      10.7       0.0                          
    0:01:09   26075.7      0.22      10.7       0.0                          
    0:01:09   26075.7      0.22      10.7       0.0                          
    0:01:09   26075.7      0.22      10.7       0.0                          
    0:01:09   26075.7      0.22      10.7       0.0                          
    0:01:10   26111.5      0.13      11.6       0.0 u_aw_fifo/mem_reg[15][2]/D
    0:01:11   26112.8      0.12      10.7       0.0 u_aw_fifo/mem_reg[15][2]/D
    0:01:11   26122.4      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'DMAC_TOP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'channel[1].u_initiator/clk': 1940 load(s), 1 driver(s)
1
# ---------------------------------------
# Step 6: Analyze and resolve design problems
# ---------------------------------------
check_design  > $design_name.check_design.rpt
report_constraint -all_violators -verbose -sig 10 > $design_name.all_viol.rpt
report_design                             > $design_name.design.rpt
report_area -physical -hierarchy          > $design_name.area.rpt
report_timing -nworst 10 -max_paths 10    > $design_name.timing.rpt
report_power -analysis_effort high        > $design_name.power.rpt
report_cell                               > $design_name.cell.rpt
report_qor                                > $design_name.qor.rpt
report_reference                          > $design_name.reference.rpt
report_resources                          > $design_name.resources.rpt
report_hierarchy -full                    > $design_name.hierarchy.rpt
report_threshold_voltage_group            > $design_name.vth.rpt
# ---------------------------------------
# Step 7: Save the design database
# ---------------------------------------
write -hierarchy -format verilog -output  $design_name.netlist.v
Writing verilog file '/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/OUTPUT/DMAC_TOP.netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -hierarchy -format ddc     -output  $design_name.ddc
Writing ddc file 'DMAC_TOP.ddc'.
1
write_sdf -version 1.0                    $design_name.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/SOC43/Project2_Pipelined_DMA/STEP2/DMAC/SYN/OUTPUT/DMAC_TOP.sdf'. (WT-3)
1
write_sdc                                 $design_name.sdc
1
exit

Memory usage for this session 235 Mbytes.
Memory usage for this session including child processes 235 Mbytes.
CPU usage for this session 79 seconds ( 0.02 hours ).
Elapsed time for this session 80 seconds ( 0.02 hours ).

Thank you...
