0.7
2020.2
Oct 13 2023
20:47:58
F:/VIVADO_CLASS/20240521_project/20240521_project.sim/sim_1/behav/xsim/glbl.v,1605673890,verilog,,,,glbl,,uvm,,,,,,
F:/VIVADO_CLASS/20240521_project/20240521_project.srcs/sim_1/new/tb_register.sv,1716292976,systemVerilog,,,,$unit_tb_register_sv;register_intf;tb_register,,uvm,,,,,,
F:/VIVADO_CLASS/20240521_project/20240521_project.srcs/sources_1/new/16bit_register.v,1716282314,verilog,,,,register_16bit,,uvm,,,,,,
