<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_v80R_xml-00alp3_rc3-->
  <register_group name="Other">
    <gui_name language="en">Other</gui_name>
    <description language="en">Other</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-actlr.html" name="ACTLR" size="4">
      <gui_name language="en">Auxiliary Control Register</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED configuration and control options for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-actlr2.html" name="ACTLR2" size="4">
      <gui_name language="en">Auxiliary Control Register 2</gui_name>
      <description language="en">Provides additional space to the ACTLR register to hold IMPLEMENTATION DEFINED trap functionality for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-cpacr.html" name="CPACR" size="4">
      <gui_name language="en">Architectural Feature Access Control Register</gui_name>
      <description language="en">Controls access to trace, and to Advanced SIMD and floating-point functionality from EL0, EL1, and EL3.</description>
      <bitField conditional="false" enumerationId="CPACR_ASEDIS" name="ASEDIS">
        <gui_name language="en">ASEDIS</gui_name>
        <description language="en">Disables PL0 and PL1 execution of Advanced SIMD instructions.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CPACR_TRCDIS" name="TRCDIS">
        <gui_name language="en">TRCDIS</gui_name>
        <description language="en">Traps PL0 and PL1 System register accesses to all implemented trace registers to Undefined mode.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="cp11">
        <gui_name language="en">cp11</gui_name>
        <description language="en">The value of this field is ignored. If this field is programmed with a different value to the cp10 field then this field is UNKNOWN on a direct read of the CPACR.</description>
        <definition>[23:22]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="CPACR_cp10" name="cp10">
        <gui_name language="en">cp10</gui_name>
        <description language="en">Defines the access rights for the floating-point and Advanced SIMD functionality.</description>
        <definition>[21:20]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hactlr.html" name="HACTLR" size="4">
      <gui_name language="en">Hyp Auxiliary Control Register</gui_name>
      <description language="en">Controls IMPLEMENTATION DEFINED features of Hyp mode operation.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hactlr2.html" name="HACTLR2" size="4">
      <gui_name language="en">Hyp Auxiliary Control Register 2</gui_name>
      <description language="en">Provides additional space to the HACTLR register to hold IMPLEMENTATION DEFINED trap functionality.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-hsctlr.html" name="HSCTLR" size="4">
      <gui_name language="en">Hyp System Control Register</gui_name>
      <description language="en">Provides top level control of the system operation in Hyp mode.</description>
      <bitField conditional="false" enumerationId="HSCTLR_TE" name="TE">
        <gui_name language="en">TE</gui_name>
        <description language="en">T32 Exception Enable.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_EE" name="EE">
        <gui_name language="en">EE</gui_name>
        <description language="en">The value of the PSTATE.E bit on entry to Hyp mode.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_FI" name="FI">
        <gui_name language="en">FI</gui_name>
        <description language="en">Fast Interrupts enable.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_WXN" name="WXN">
        <gui_name language="en">WXN</gui_name>
        <description language="en">Write permission implies XN (Execute-never). For the EL2 translation regime, this bit can force all memory regions that are writable to be treated as XN.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_BR" name="BR">
        <gui_name language="en">BR</gui_name>
        <description language="en">Background Region enable for EL2.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_I" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">Instruction access Cacheability control, for accesses at EL2:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_SED" name="SED">
        <gui_name language="en">SED</gui_name>
        <description language="en">SETEND instruction disable. Disables SETEND instructions at EL2.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_ITD" name="ITD">
        <gui_name language="en">ITD</gui_name>
        <description language="en">IT Disable. Disables some uses of IT instructions at EL2.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_CP15BEN" name="CP15BEN">
        <gui_name language="en">CP15BEN</gui_name>
        <description language="en">System instruction memory barrier enable.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cacheability control, for data accesses at EL2:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_A" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Alignment check enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="HSCTLR_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">MPU enable for the EL2-controlled MPU.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v80R_xml-00alp3_rc3/xhtml/AArch32-sctlr.html" name="SCTLR" size="4">
      <gui_name language="en">System Control Register</gui_name>
      <description language="en">Provides the top level control of the system, including its memory system.</description>
      <bitField conditional="false" enumerationId="SCTLR_TE" name="TE">
        <gui_name language="en">TE</gui_name>
        <description language="en">T32 Exception Enable.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_EE" name="EE">
        <gui_name language="en">EE</gui_name>
        <description language="en">The value of the PSTATE.E bit on branch to an exception vector or coming out of reset.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField conditional="false" name="FI">
        <gui_name language="en">FI</gui_name>
        <description language="en">Fast Interrupts enable. This bit is a read-only copy of the HSCTLR.FI bit.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_UWXN" name="UWXN">
        <gui_name language="en">UWXN</gui_name>
        <description language="en">Unprivileged write permission implies EL1 XN (Execute-never). This bit can force all memory regions that are writable at EL0 to be treated as XN for accesses from software executing at EL1.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_WXN" name="WXN">
        <gui_name language="en">WXN</gui_name>
        <description language="en">Write permission implies XN (Execute-never). For the EL1&amp;0 translation regime, this bit can force all memory regions that are writable to be treated as XN.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_nTWE" name="nTWE">
        <gui_name language="en">nTWE</gui_name>
        <description language="en">Traps EL0 execution of WFE instructions to Undefined mode.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_BR" name="BR">
        <gui_name language="en">BR</gui_name>
        <description language="en">Background Region enable.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_nTWI" name="nTWI">
        <gui_name language="en">nTWI</gui_name>
        <description language="en">Traps EL0 execution of WFI instructions to Undefined mode.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_I" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">Instruction access Cacheability control, for accesses at EL1 and EL0:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_SED" name="SED">
        <gui_name language="en">SED</gui_name>
        <description language="en">SETEND instruction disable. Disables SETEND instructions at EL0 and EL1.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_ITD" name="ITD">
        <gui_name language="en">ITD</gui_name>
        <description language="en">IT Disable. Disables some uses of IT instructions at EL1 and EL0.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField conditional="false" name="UNK">
        <gui_name language="en">UNK</gui_name>
        <description language="en">Writes to this bit are IGNORED. Reads of this bit return an UNKNOWN value.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_CP15BEN" name="CP15BEN">
        <gui_name language="en">CP15BEN</gui_name>
        <description language="en">System instruction memory barrier enable.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cacheability control, for data accesses at EL1 and EL0:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_A" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Alignment check enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" enumerationId="SCTLR_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">MPU enable for EL1-controlled MPU.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="CPACR_ASEDIS">
    <tcf:enumItem description="This control permits execution of Advanced SIMD instructions at PL0 and PL1." name="This_control_permits_execution_of_Advanced_SIMD_instructions_at_PL0_and_PL1" number="0"/>
    <tcf:enumItem description="All instruction encodings that are Advanced SIMD instruction encodings, but are not also floating-point instruction encodings, are UNDEFINED at PL0 and PL1." name="All_instruction_encodings_that_are_Advanced_SIMD_instruction_encodings_but_are_not_also_floating_point_instruction_encodings_are_UNDEFINED_at_PL0_and_PL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPACR_TRCDIS">
    <tcf:enumItem description="This control has no effect on PL0 and PL1 System register accesses to trace registers." name="This_control_has_no_effect_on_PL0_and_PL1_System_register_accesses_to_trace_registers" number="0"/>
    <tcf:enumItem description="PL0 and PL1 System register accesses to all implemented trace registers are trapped to Undefined mode." name="PL0_and_PL1_System_register_accesses_to_all_implemented_trace_registers_are_trapped_to_Undefined_mode" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPACR_cp10">
    <tcf:enumItem description="PL0 and PL1 accesses to floating-point and Advanced SIMD registers or instructions are UNDEFINED." name="PL0_and_PL1_accesses_to_floating_point_and_Advanced_SIMD_registers_or_instructions_are_UNDEFINED" number="0"/>
    <tcf:enumItem description="PL0 accesses to floating-point and Advanced SIMD registers or instructions are UNDEFINED. " name="PL0_accesses_to_floating_point_and_Advanced_SIMD_registers_or_instructions_are_UNDEFINED" number="1"/>
    <tcf:enumItem description="Reserved. The effect of programming this field to this value is CONSTRAINED UNPREDICTABLE. See ." name="Reserved" number="2"/>
    <tcf:enumItem description="This control permits full access to the floating-point and Advanced SIMD functionality from PL0 and PL1." name="This_control_permits_full_access_to_the_floating_point_and_Advanced_SIMD_functionality_from_PL0_and_PL1" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_TE">
    <tcf:enumItem description="Exceptions, including reset, taken to A32 state." name="Exceptions_including_reset_taken_to_A32_state" number="0"/>
    <tcf:enumItem description="Exceptions, including reset, taken to T32 state." name="Exceptions_including_reset_taken_to_T32_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_EE">
    <tcf:enumItem description="Little-endian. PSTATE.E is cleared to 0 on entry to Hyp mode." name="Little_endian" number="0"/>
    <tcf:enumItem description="Big-endian. PSTATE.E is set to 1 on entry to Hyp mode." name="Big_endian" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_FI">
    <tcf:enumItem description="All performance features enabled." name="All_performance_features_enabled" number="0"/>
    <tcf:enumItem description="Low interrupt latency configuration. Some performance features disabled." name="Low_interrupt_latency_configuration" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_WXN">
    <tcf:enumItem description="This control has no effect on memory access permissions." name="This_control_has_no_effect_on_memory_access_permissions" number="0"/>
    <tcf:enumItem description="Any region that is writable in the EL2 translation regime is forced to XN for accesses from software executing at EL2." name="Any_region_that_is_writable_in_the_EL2_translation_regime_is_forced_to_XN_for_accesses_from_software_executing_at_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_BR">
    <tcf:enumItem description="EL2-controlled MPU background region disabled. Any EL2 transaction that does not match an EL2-controlled MPU region results in a fault." name="EL2_controlled_MPU_background_region_disabled" number="0"/>
    <tcf:enumItem description="EL2-controlled MPU background region enabled. For EL2 transactions that do not match an EL2-controlled MPU region, the EL2 background region attributes are used." name="EL2_controlled_MPU_background_region_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_I">
    <tcf:enumItem description="All instruction access to Normal memory from EL2 are Non-cacheable for all levels of instruction and unified cache..." name="All_instruction_access_to_Normal_memory_from_EL2_are_Non_cacheable_for_all_levels_of_instruction_and_unified_cache" number="0"/>
    <tcf:enumItem description="All instruction access to Normal memory from EL2 can be cached at all levels of instruction and unified cache..." name="All_instruction_access_to_Normal_memory_from_EL2_can_be_cached_at_all_levels_of_instruction_and_unified_cache" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_SED">
    <tcf:enumItem description="SETEND instruction execution is enabled at EL2." name="SETEND_instruction_execution_is_enabled_at_EL2" number="0"/>
    <tcf:enumItem description="SETEND instructions are UNDEFINED at EL2." name="SETEND_instructions_are_UNDEFINED_at_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_ITD">
    <tcf:enumItem description="All IT instruction functionality is enabled at EL2." name="All_IT_instruction_functionality_is_enabled_at_EL2" number="0"/>
    <tcf:enumItem description="Any attempt at EL2 to execute any of the following is UNDEFINED..." name="Any_attempt_at_EL2_to_execute_any_of_the_following_is_UNDEFINED" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_CP15BEN">
    <tcf:enumItem description="EL2 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is UNDEFINED." name="EL2_execution_of_the_CP15DMB_CP15DSB_and_CP15ISB_instructions_is_UNDEFINED" number="0"/>
    <tcf:enumItem description="EL2 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is enabled." name="EL2_execution_of_the_CP15DMB_CP15DSB_and_CP15ISB_instructions_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_C">
    <tcf:enumItem description="All data accesses to Normal memory from EL2 are Non-cacheable for all levels of data and unified cache." name="All_data_accesses_to_Normal_memory_from_EL2_are_Non_cacheable_for_all_levels_of_data_and_unified_cache" number="0"/>
    <tcf:enumItem description="All data accesses to Normal memory from EL2 can be cached at all levels of data and unified cache." name="All_data_accesses_to_Normal_memory_from_EL2_can_be_cached_at_all_levels_of_data_and_unified_cache" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_A">
    <tcf:enumItem description="Alignment fault checking disabled when executing at EL2..." name="Alignment_fault_checking_disabled_when_executing_at_EL2" number="0"/>
    <tcf:enumItem description="Alignment fault checking enabled when executing at EL2..." name="Alignment_fault_checking_enabled_when_executing_at_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSCTLR_M">
    <tcf:enumItem description="EL2-controlled MPU disabled..." name="EL2_controlled_MPU_disabled" number="0"/>
    <tcf:enumItem description="EL2-controlled MPU enabled." name="EL2_controlled_MPU_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_TE">
    <tcf:enumItem description="Exceptions, including reset, taken to A32 state." name="Exceptions_including_reset_taken_to_A32_state" number="0"/>
    <tcf:enumItem description="Exceptions, including reset, taken to T32 state." name="Exceptions_including_reset_taken_to_T32_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EE">
    <tcf:enumItem description="Little-endian. PSTATE.E is cleared to 0 on taking an exception or coming out of reset." name="Little_endian" number="0"/>
    <tcf:enumItem description="Big-endian. PSTATE.E is cleared to 0 on taking an exception or coming out of reset." name="Big_endian" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_UWXN">
    <tcf:enumItem description="This control has no effect on memory access permissions." name="This_control_has_no_effect_on_memory_access_permissions" number="0"/>
    <tcf:enumItem description="Any region that is writable at EL0 forced to XN for accesses from software executing at EL1." name="Any_region_that_is_writable_at_EL0_forced_to_XN_for_accesses_from_software_executing_at_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_WXN">
    <tcf:enumItem description="This control has no effect on memory access permissions." name="This_control_has_no_effect_on_memory_access_permissions" number="0"/>
    <tcf:enumItem description="Any region that is writable in the EL1&amp;0 translation regime is forced to XN for accesses from software executing at EL1 or EL0." name="Any_region_that_is_writable_in_the_EL1_0_translation_regime_is_forced_to_XN_for_accesses_from_software_executing_at_EL1_or_EL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_nTWE">
    <tcf:enumItem description="Any attempt to execute a WFE instruction at EL0 is trapped to Undefined mode, if the instruction would otherwise have caused the PE to enter a low-power state." name="Any_attempt_to_execute_a_WFE_instruction_at_EL0_is_trapped_to_Undefined_mode_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state" number="0"/>
    <tcf:enumItem description="This control has no effect on the EL0 execution of WFE instructions." name="This_control_has_no_effect_on_the_EL0_execution_of_WFE_instructions" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_BR">
    <tcf:enumItem description="EL1-controlled MPU background region disabled. Any EL1 transaction that does not match an EL1-controlled MPU region results in a fault." name="EL1_controlled_MPU_background_region_disabled" number="0"/>
    <tcf:enumItem description="EL1-controlled MPU background region enabled. For EL1 transactions that do not match an EL1-controlled MPU region, the EL1 background region attributes are used and access is permitted subject to any stage 2 checks." name="EL1_controlled_MPU_background_region_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_nTWI">
    <tcf:enumItem description="Any attempt to execute a WFI instruction at EL0 is trapped to Undefined mode, if the instruction would otherwise have caused the PE to enter a low-power state." name="Any_attempt_to_execute_a_WFI_instruction_at_EL0_is_trapped_to_Undefined_mode_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state" number="0"/>
    <tcf:enumItem description="This control has no effect on the EL0 execution of WFI instructions." name="This_control_has_no_effect_on_the_EL0_execution_of_WFI_instructions" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_I">
    <tcf:enumItem description="All instruction access to Normal memory from EL1 and EL0 are Non-cacheable for all levels of instruction and unified cache..." name="All_instruction_access_to_Normal_memory_from_EL1_and_EL0_are_Non_cacheable_for_all_levels_of_instruction_and_unified_cache" number="0"/>
    <tcf:enumItem description="All instruction access to Normal memory from EL1 and EL0 can be cached at all levels of instruction and unified cache..." name="All_instruction_access_to_Normal_memory_from_EL1_and_EL0_can_be_cached_at_all_levels_of_instruction_and_unified_cache" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_SED">
    <tcf:enumItem description="SETEND instruction execution is enabled at EL0 and EL1." name="SETEND_instruction_execution_is_enabled_at_EL0_and_EL1" number="0"/>
    <tcf:enumItem description="SETEND instructions are UNDEFINED at EL0 and EL1." name="SETEND_instructions_are_UNDEFINED_at_EL0_and_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_ITD">
    <tcf:enumItem description="All IT instruction functionality is enabled at EL1 and EL0." name="All_IT_instruction_functionality_is_enabled_at_EL1_and_EL0" number="0"/>
    <tcf:enumItem description="Any attempt at EL1 or EL0 to execute any of the following is UNDEFINED..." name="Any_attempt_at_EL1_or_EL0_to_execute_any_of_the_following_is_UNDEFINED" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_CP15BEN">
    <tcf:enumItem description="EL0 and EL1 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is UNDEFINED." name="EL0_and_EL1_execution_of_the_CP15DMB_CP15DSB_and_CP15ISB_instructions_is_UNDEFINED" number="0"/>
    <tcf:enumItem description="EL0 and EL1 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is enabled." name="EL0_and_EL1_execution_of_the_CP15DMB_CP15DSB_and_CP15ISB_instructions_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_C">
    <tcf:enumItem description="All data access to Normal memory from EL1 and EL0 are Non-cacheable for all levels of data and unified cache." name="All_data_access_to_Normal_memory_from_EL1_and_EL0_are_Non_cacheable_for_all_levels_of_data_and_unified_cache" number="0"/>
    <tcf:enumItem description="All data access to Normal memory from EL1 and EL0 can be cached at all levels of data and unified cache." name="All_data_access_to_Normal_memory_from_EL1_and_EL0_can_be_cached_at_all_levels_of_data_and_unified_cache" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_A">
    <tcf:enumItem description="Alignment fault checking disabled when executing at EL1 or EL0..." name="Alignment_fault_checking_disabled_when_executing_at_EL1_or_EL0" number="0"/>
    <tcf:enumItem description="Alignment fault checking enabled when executing at EL1 or EL0..." name="Alignment_fault_checking_enabled_when_executing_at_EL1_or_EL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_M">
    <tcf:enumItem description="EL1-controlled MPU disabled..." name="EL1_controlled_MPU_disabled" number="0"/>
    <tcf:enumItem description="EL1-controlled MPU enabled." name="EL1_controlled_MPU_enabled" number="1"/>
  </tcf:enumeration>
</register_list>
