// Seed: 3470454891
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  assign id_2 = 1;
  task id_3;
    logic id_4;
    input logic id_5;
    logic id_6;
    begin
      id_4 = id_2;
    end
  endtask
  assign id_4 = id_2;
  logic id_7;
  logic id_8;
  type_15(
      1, 1, 1
  );
  always @(posedge 1) begin
    for (id_4 = 1; 1'b0; id_5 = 1) begin
      id_3 = 1;
    end
  end
endmodule
module module_1 (
    input id_0,
    output reg id_1
    , id_7,
    input id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input id_6
);
  logic id_8 = id_5;
  logic id_9, id_10;
  always @* begin
    id_1 <= 1;
  end
  logic id_11;
endmodule
