$date
	Sat Mar 21 06:15:00 2020
$end
$version
	vzt2vcd
$end
$timescale 1ps $end
$scope module tbench_NV_NVDLA_partition_m $end
$scope module u_partition_ma $end
$var wire 1 A i0 $end
$var wire 1 B i1 $end
$var wire 1 C i2 $end
$var wire 3 D z [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
#0
xA
xB
xC
bzxx D
#100
0A
0B
0C
#111
bzx1 D
#115
bz01 D
#200
1A
#217
bz11 D
#300
0A
1B
#317
bz01 D
#400
1A
#411
bz00 D
#417
bz10 D
#500
0A
0B
1C
#511
bz11 D
#600
1A
#617
bz01 D
#700
0A
1B
#717
bz11 D
#800
1A
#811
bz10 D
#817
bz00 D
