<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_2</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_2</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_2</thread>
	</reg_ops>
	<thread>
		<name>gen_active_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_2</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_2</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>SobelFilter_N_Muxb_1_2_23_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>18281</id>
			<source_loc>17688</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>18282</id>
			<source_loc>17714</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>18283</id>
			<source_loc>17846</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>4</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>18284</id>
			<source_loc>17851</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>5</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>18285</id>
			<source_loc>17861</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>6</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter</name>
		<resource>
			<latency>0</latency>
			<delay>1.9864</delay>
			<module_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>((c * 299ULL + b * 587ULL) + a * 144ULL)</label>
			<unit_area>474.0120</unit_area>
			<comb_area>474.0120</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>474.0120</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>5.3314</delay>
			<module_name>SobelFilter_Div_8U_27_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>/</label>
			<unit_area>379.6200</unit_area>
			<comb_area>379.6200</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>379.6200</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9368</delay>
			<module_name>SobelFilter_Add2Mul2s8u8s8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(/*cliff*/sc_int&lt;32&gt;)(c + b * a)</label>
			<unit_area>216.1440</unit_area>
			<comb_area>216.1440</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>216.1440</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7379</delay>
			<module_name>SobelFilter_Add3u9u2Cati0u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(d + (b + a))</label>
			<unit_area>41.3820</unit_area>
			<comb_area>41.3820</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>41.3820</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4415</delay>
			<module_name>SobelFilter_Add2i1u9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>31.4640</unit_area>
			<comb_area>31.4640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.4640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3875</delay>
			<module_name>SobelFilter_Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 3ULL + a)</label>
			<unit_area>17.7840</unit_area>
			<comb_area>17.7840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1066</delay>
			<module_name>SobelFilter_Add2i1u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>3.4200</unit_area>
			<comb_area>3.4200</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0626</delay>
			<module_name>SobelFilter_LtiLLs11_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>4</count>
			<label>&lt;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>5.4720</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>SobelFilter_Add2n128s8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>3</count>
			<label>+</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0482</delay>
			<module_name>SobelFilter_Lti3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>1.0260</unit_area>
			<comb_area>1.0260</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0626</delay>
			<module_name>SobelFilter_Lti2s3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>SobelFilter_Add2i1u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0000</delay>
			<module_name>SobelFilter_Add2iLLu9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>0.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0000</delay>
			<module_name>SobelFilter_gen000001_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>0.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>SobelFilter_ROM_9X32_filter2</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>SobelFilter_RAM_1536X8_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>90</reg_bits>
		<reg_count>16</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>90</count>
			<total_area>492.4800</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1033.4400</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2704.7940</total_area>
		<comb_area>2208.3140</comb_area>
		<seq_area>488.4800</seq_area>
		<total_bits>90</total_bits>
		<state_count>22</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_2</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_2</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_2</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>SobelFilter_N_Muxb_1_2_23_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<thread>
		<name>gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>SobelFilter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>25</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>37</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>43</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>44</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>45</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>46</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>47</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>52</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>53</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>6</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>7</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>65</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>66</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>67</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>68</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>69</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl1</survivor>
		<absorbed>gs_ctrl5</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl1</survivor>
		<absorbed>gs_ctrl9</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl3</survivor>
		<absorbed>gs_ctrl7</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl3</survivor>
		<absorbed>gs_ctrl11</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl12</survivor>
		<absorbed>gs_ctrl13</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl15</survivor>
		<absorbed>gs_ctrl16</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>filter2</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>filter2</name>
			<module_name>SobelFilter_ROM_9X32_filter2</module_name>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<source_loc>985</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="32">sc_int</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>from_tb_b</name>
			<dimension>3</dimension>
			<dimension>512</dimension>
			<word_count>1536</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>12288</total_bits>
			<simple_depth>1536</simple_depth>
			<compact_depth>1536</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>from_tb_b</name>
			<module_name>SobelFilter_RAM_1536X8_1</module_name>
			<word_count>1536</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>12288</total_bits>
			<source_loc>2272</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>512</array>
					<datatype W="8">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>from_tb_g</name>
			<dimension>3</dimension>
			<dimension>512</dimension>
			<word_count>1536</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>12288</total_bits>
			<simple_depth>1536</simple_depth>
			<compact_depth>1536</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>from_tb_g</name>
			<module_name>SobelFilter_RAM_1536X8_1</module_name>
			<word_count>1536</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>12288</total_bits>
			<source_loc>2271</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>512</array>
					<datatype W="8">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>from_tb_r</name>
			<dimension>3</dimension>
			<dimension>512</dimension>
			<word_count>1536</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>12288</total_bits>
			<simple_depth>1536</simple_depth>
			<compact_depth>1536</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>from_tb_r</name>
			<module_name>SobelFilter_RAM_1536X8_1</module_name>
			<word_count>1536</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>12288</total_bits>
			<source_loc>2270</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>512</array>
					<datatype W="8">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>1.9864</delay>
		<module_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>((c * 299ULL + b * 587ULL) + a * 144ULL)</label>
		<unit_area>474.0120</unit_area>
		<comb_area>474.0120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>474.0120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>5.3314</delay>
		<module_name>SobelFilter_Div_8U_27_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>/</label>
		<unit_area>379.6200</unit_area>
		<comb_area>379.6200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>379.6200</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9368</delay>
		<module_name>SobelFilter_Add2Mul2s8u8s8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(/*cliff*/sc_int&lt;32&gt;)(c + b * a)</label>
		<unit_area>216.1440</unit_area>
		<comb_area>216.1440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>216.1440</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7379</delay>
		<module_name>SobelFilter_Add3u9u2Cati0u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(d + (b + a))</label>
		<unit_area>41.3820</unit_area>
		<comb_area>41.3820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>41.3820</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4415</delay>
		<module_name>SobelFilter_Add2i1u9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.4640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>SobelFilter_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>SobelFilter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.3120</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>SobelFilter_Add2i1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>3.4200</unit_area>
		<comb_area>3.4200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>6.8400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0626</delay>
		<module_name>SobelFilter_LtiLLs11_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>SobelFilter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>SobelFilter_N_Muxb_1_2_23_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0482</delay>
		<module_name>SobelFilter_Lti3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>1.0260</unit_area>
		<comb_area>1.0260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>SobelFilter_Add2n128s8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0626</delay>
		<module_name>SobelFilter_Lti2s3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>SobelFilter_Add2i1u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>0.6840</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_ROM_9X32_filter2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_1536X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>SobelFilter_Add2iLLu9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>0.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>SobelFilter_gen000001_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>0.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>129</reg_bits>
	<reg_count>38</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>129</count>
		<total_area>1016.4240</total_area>
		<unit_area>7.8793</unit_area>
		<comb_area>0.4666</comb_area>
		<seq_area>7.4127</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>755.5909</mux_area>
	<control_area>263.2378</control_area>
	<total_area>3254.4827</total_area>
	<comb_area>2298.2507</comb_area>
	<seq_area>956.2320</seq_area>
	<total_bits>129</total_bits>
	<state_count>66</state_count>
	<netlist>
		<module_name>SobelFilter</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>965</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>966</source_loc>
		</port>
		<source_loc>
			<id>18273</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>971,18268</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>18273</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>18337</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6054,972,17416,18239,18260</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>18337</source_loc>
		</port>
		<source_loc>
			<id>17953</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17690,17716</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>17953</source_loc>
		</port>
		<source_loc>
			<id>18144</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>974,18138</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_r_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>18144</source_loc>
		</port>
		<source_loc>
			<id>18351</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10346,975,17261</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_r_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>18351</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>18309</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17245,17841,17992,17993,17994</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_r_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18309</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>18186</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>977,18168</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_g_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>18186</source_loc>
		</port>
		<source_loc>
			<id>18365</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9720,978,17293</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_g_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>18365</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>18311</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17247,17847,17985,17986,17987</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_g_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18311</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>18213</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>980,18202</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_b_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>18213</source_loc>
		</port>
		<source_loc>
			<id>18375</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8790,981,17325</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_b_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>18375</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>18313</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17249,17852,17978,17979,17980</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_b_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18313</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>17136</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17658,17133,17135</sub_loc>
		</source_loc>
		<source_loc>
			<id>17138</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17136,17139,17141,17313</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_b_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>17138</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>17316</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17641,17315,17323,17314</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17316</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17326</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17642,17322,18218,18220</sub_loc>
		</source_loc>
		<source_loc>
			<id>18221</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17326,18222,18223</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_b_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18221</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17324</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17124</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17634,17121,17123</sub_loc>
		</source_loc>
		<source_loc>
			<id>17129</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17124,17130,17131,17281</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_g_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>17129</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>17284</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17617,17283,17291,17282</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17284</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17294</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17618,17290,18189,18191</sub_loc>
		</source_loc>
		<source_loc>
			<id>18193</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17294,18194,18195</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_g_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18193</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17292</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17110</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17610,17092,17104</sub_loc>
		</source_loc>
		<source_loc>
			<id>17116</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17110,17118,17119,17242</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_r_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>17116</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>17252</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17593,17251,17259,17250</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17252</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17262</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17594,17258,18154,18156</sub_loc>
		</source_loc>
		<source_loc>
			<id>18157</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17262,18158,18159</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_r_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18157</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17260</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_N_Muxb_1_2_23_4_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17417</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18333</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18238,17575,17412,17413,17418,17426,17427,18262</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18333</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_gen_busy_r_4_61_gen_busy_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17520</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3352</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>5725</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>967,857,3352</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_61_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5725</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3346</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>5723</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>967,857,3346</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_61_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5723</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2671</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>SobelFilter_gen000001_4_43_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>17365</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl19</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add2Mul2s8u8s8_4_30_in3</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>17216</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl18</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Div_8U_27_4_29_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>17829</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>17828</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bits_001</name>
			<datatype W="19">sc_uint</datatype>
			<source_loc>2427</source_loc>
		</signal>
		<signal>
			<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28_in1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>17222</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl17</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add2u2Mul2i3u2_4_22_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>17820</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6630</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17170,17194,17218</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add2u2Mul2i3u2_4_22_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>6630</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6633</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17172,17196,17220</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add2u2Mul2i3u2_4_22_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>6633</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl15</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>6620</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2422,2461,2500</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add3u9u2Cati0u2_4_21_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6620</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl14</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>6622</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17176,17200,17224</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add3u9u2Cati0u2_4_21_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>6622</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6625</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17178,17202,17226</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add3u9u2Cati0u2_4_21_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>6625</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl12</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Lti2s3_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17701</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl10</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl8</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl6</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Lti3u2_4_38_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17836</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add2iLLu9_4_18_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17721</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add3u9u2Cati0u2_4_21_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17818</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_gen000001_4_43_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17881</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2iLLu9_4_53_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17910</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_gen000001_4_49_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17893</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_45</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18030</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_44</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18022</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_42</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18018</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_41</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18016</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add2i1u2_4_26_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18014</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18316</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17167,17241,18013,18014</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_40</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18316</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add2i1u2_4_25_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18011</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2i1u1_4_12_out1</name>
			<datatype W="3">sc_int</datatype>
			<source_loc>18010</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18324</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17160,18020</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_43</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>18324</source_loc>
			<area>82.7640</area>
			<comb_area>0.0000</comb_area>
			<seq_area>82.7640</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_11</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add2i1u9_4_13_out1</name>
			<datatype W="11">sc_int</datatype>
			<source_loc>18008</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18331</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17385,17344,17114,17064,17381,17397,17153,17405,18002,18004,18003,18005,18006,18007,18008</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_38</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>18331</source_loc>
			<area>82.7640</area>
			<comb_area>0.0000</comb_area>
			<seq_area>82.7640</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_11</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Lti3u2_4_34_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17833</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18318</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17165,17062,18010,18011</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_39</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18318</source_loc>
			<area>22.5720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_3</module_name>
		</signal>
		<signal>
			<name>SobelFilter_LtiLLs11_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17698</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18298</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17243,17112,17999,18000</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_37_slice</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18298</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<source_loc>
			<id>17951</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17520,17687,17713,18272,18263</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_61_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>17951</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17954</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17528,17845,18140,18155,18139</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_57_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17954</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17955</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17544,17850,18180,18190,18178</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_58_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17955</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17956</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17560,17860,18205,18219,18204</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_59_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17956</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17338</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17572,17337,17858,17336</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17338</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17137</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17511,17134,17312,17334,17675,17859</sub_loc>
		</source_loc>
		<source_loc>
			<id>17981</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17137,17982,17983</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_b_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>17981</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>17306</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17556,17304,17848,17303</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17306</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17128</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17508,17122,17280,17302,17674,17849</sub_loc>
		</source_loc>
		<source_loc>
			<id>17988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17128,17989,17990</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_g_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>17988</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>17273</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17540,17272,17843,17271</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17273</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17115</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17505,17098,17240,17270,17673,17844</sub_loc>
		</source_loc>
		<source_loc>
			<id>17995</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17115,17996,17997</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_r_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>17995</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_LtiLLs11_4_56_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17913</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17423</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17500,17415,17671,17686,17689,17712,17715</sub_loc>
		</source_loc>
		<source_loc>
			<id>17967</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17423,17969,17973,17974,17975,17976,18261</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>17967</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add2n128s8_4_39_out1</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>17838</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2n128s8_4_40_out1</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>17839</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LtiLLs11_4_42_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17865</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2n128s8_4_41_out1</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>17840</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2Mul2s8u8s8_4_30_out1</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>17979</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LtiLLs11_4_20_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17724</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2671</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>17442</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17504,17435,17672,17688,17714,17846,17851,17861,18281,18282,18283,18284,18285</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17442</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>filter2_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18743</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>filter2_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>18018</source_loc>
		</signal>
		<signal>
			<name>from_tb_b_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2641</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18687</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18687</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_in1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>18722</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>17894</source_loc>
		</signal>
		<signal>
			<name>from_tb_g_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2641</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18687</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18687</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_in1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>18702</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>17890</source_loc>
		</signal>
		<signal>
			<name>from_tb_r_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2641</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18687</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18687</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_in1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17401</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>17886</source_loc>
		</signal>
		<source_loc>
			<id>18108</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17692,17718,18016,17874,17875,17886,17887,17909</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_RAM_1536X8_1</module_name>
			<name>from_tb_r</name>
			<instance_name>from_tb_r</instance_name>
			<thread>do_filter</thread>
			<port_conn>DIN,from_tb_r_DIN</port_conn>
			<port_conn>CE,from_tb_r_CE</port_conn>
			<port_conn>RW,from_tb_r_RW</port_conn>
			<port_conn>in1,from_tb_r_in1</port_conn>
			<port_conn>out1,from_tb_r_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>18108</source_loc>
		</module_inst>
		<source_loc>
			<id>18107</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17694,17720,18022,17878,17880,17890,17891,17911</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_RAM_1536X8_1</module_name>
			<name>from_tb_g</name>
			<instance_name>from_tb_g</instance_name>
			<thread>do_filter</thread>
			<port_conn>DIN,from_tb_g_DIN</port_conn>
			<port_conn>CE,from_tb_g_CE</port_conn>
			<port_conn>RW,from_tb_g_RW</port_conn>
			<port_conn>in1,from_tb_g_in1</port_conn>
			<port_conn>out1,from_tb_g_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>18107</source_loc>
		</module_inst>
		<source_loc>
			<id>18106</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17696,17722,18030,17882,17883,17894,17901,17907</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_RAM_1536X8_1</module_name>
			<name>from_tb_b</name>
			<instance_name>from_tb_b</instance_name>
			<thread>do_filter</thread>
			<port_conn>DIN,from_tb_b_DIN</port_conn>
			<port_conn>CE,from_tb_b_CE</port_conn>
			<port_conn>RW,from_tb_b_RW</port_conn>
			<port_conn>in1,from_tb_b_in1</port_conn>
			<port_conn>out1,from_tb_b_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>18106</source_loc>
		</module_inst>
		<source_loc>
			<id>18105</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18018</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_ROM_9X32_filter2</module_name>
			<name>filter2</name>
			<instance_name>filter2</instance_name>
			<thread>do_filter</thread>
			<port_conn>in1,filter2_in1</port_conn>
			<port_conn>out1,filter2_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>18105</source_loc>
		</module_inst>
		<source_loc>
			<id>1970</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>20</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>6655</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>966,1970</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_result_b_data</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>o_result_b_data</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2Mul2s8u8s8_4_30_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2n128s8_4_41_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_data</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>o_result_g_data</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2Mul2s8u8s8_4_30_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2n128s8_4_40_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_data</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>o_result_r_data</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2Mul2s8u8s8_4_30_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2n128s8_4_39_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_LtiLLs11_4_56_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_6_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_b_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_9_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>6.6490</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_gen_busy_r_4_61_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_57_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_58_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_59_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_37_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_37_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_39</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_14_out1</name>
				<name>SobelFilter_Lti3u2_4_34_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_38</name>
			<clock>i_clk</clock>
			<module_name>mux_11bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>33.2881</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_38</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2i1u9_4_13_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_14_out1</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
				<name>SobelFilter_LtiLLs11_4_56_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_39</name>
			<clock>i_clk</clock>
			<module_name>mux_3bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>9.3135</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>SobelFilter_Add2i1u1_4_12_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_39</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2i1u2_4_25_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_40</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_40</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2i1u2_4_26_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_Lti3u2_4_34_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_41</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>from_tb_r_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_41</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_42</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>filter2_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_42</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_43</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>SobelFilter_Add2i1u9_4_13_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_43</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_44</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>from_tb_g_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_44</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_45</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>from_tb_b_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_45</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2i1u1_4_12</name>
			<dissolved_from>SobelFilter_Add2i1u1_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_37_slice</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2i1u1_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2i1u9_4_13</name>
			<dissolved_from>SobelFilter_Add2i1u9_4_13</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2i1u9_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2340</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LtiLLs11_4_14</name>
			<dissolved_from>SobelFilter_LtiLLs11_4_14</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>s_reg_38</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LtiLLs11_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2312</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_in1</name>
			<async/>
			<module_name>mux_11bx7i0c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>86.1681</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_37_slice</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_r_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2iLLu9_4_18_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_21_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000001_4_43_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2iLLu9_4_53_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000001_4_49_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_DIN</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_r_DIN</name>
			</lhs>
			<rhs>
				<name>from_tb_r_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_r_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl2</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_Lti3u2_4_34_out1</name>
				<name>SobelFilter_Lti3u2_4_38_out1</name>
				<name>SobelFilter_LtiLLs11_4_56_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_r_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_in1</name>
			<async/>
			<module_name>mux_11bx7i0c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>86.1681</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_37_slice</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_g_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2iLLu9_4_18_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_21_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000001_4_43_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2iLLu9_4_53_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000001_4_49_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_DIN</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_g_DIN</name>
			</lhs>
			<rhs>
				<name>from_tb_g_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_g_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl6</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
				<name>SobelFilter_LtiLLs11_4_56_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_g_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_in1</name>
			<async/>
			<module_name>mux_11bx7i0c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>86.1681</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_37_slice</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_b_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2iLLu9_4_18_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_21_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000001_4_43_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2iLLu9_4_53_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000001_4_49_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl8</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_DIN</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_b_DIN</name>
			</lhs>
			<rhs>
				<name>from_tb_b_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_b_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl10</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
				<name>SobelFilter_LtiLLs11_4_56_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_b_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Lti2s3_4_15</name>
			<dissolved_from>SobelFilter_Lti2s3_4_15</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>s_reg_39</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Lti2s3_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2307</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2iLLu9_4_18</name>
			<dissolved_from>SobelFilter_Add2iLLu9_4_18</dissolved_from>
			<async/>
			<rhs>
				<value>1024</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2iLLu9_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17143</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LtiLLs11_4_20</name>
			<dissolved_from>SobelFilter_LtiLLs11_4_20</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>s_reg_38</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2312</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add3u9u2Cati0u2_4_21_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_21_in3</name>
			</lhs>
			<rhs>
				<name>s_reg_37_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_39</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl12</name>
				<name>SobelFilter_Lti3u2_4_34_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add3u9u2Cati0u2_4_21_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_21_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<cond>
				<name>gs_ctrl12</name>
				<name>SobelFilter_Lti3u2_4_34_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add3u9u2Cati0u2_4_21_in1</name>
			<async/>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_21_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_43</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add3u9u2Cati0u2_4_21</name>
			<dissolved_from>SobelFilter_Add3u9u2Cati0u2_4_21</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_21_in1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_21_in2</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_21_in3</name>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18688</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add2u2Mul2i3u2_4_22_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_37_slice</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2u2Mul2i3u2_4_22_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_39</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
				<name>SobelFilter_Lti3u2_4_34_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add2u2Mul2i3u2_4_22_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2u2Mul2i3u2_4_22_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
				<name>SobelFilter_Lti3u2_4_34_out1</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2u2Mul2i3u2_4_22</name>
			<dissolved_from>SobelFilter_Add2u2Mul2i3u2_4_22</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Add2u2Mul2i3u2_4_22_in1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2u2Mul2i3u2_4_22_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2u2Mul2i3u2_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18743</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_filter2_in1</name>
			<lhs>
				<name>filter2_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2u2Mul2i3u2_4_22_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Add2i1u2_4_25</name>
			<dissolved_from>SobelFilter_Add2i1u2_4_25</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_37_slice</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2i1u2_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2515</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2i1u2_4_26</name>
			<dissolved_from>SobelFilter_Add2i1u2_4_26</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2i1u2_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2515</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28_in1</name>
			<async/>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_45</name>
			</rhs>
			<lhs>
				<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28_in1</name>
			</lhs>
			<rhs>
				<name>from_tb_b_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl17</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_bits_001</name>
			<dissolved_from>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28</dissolved_from>
			<async/>
			<rhs>
				<value>144</value>
			</rhs>
			<rhs>
				<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28_in1</name>
			</rhs>
			<rhs>
				<value>587</value>
			</rhs>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<rhs>
				<value>299</value>
			</rhs>
			<rhs>
				<name>s_reg_41</name>
			</rhs>
			<lhs>
				<name>bits_001</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2427</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28</name>
			<dissolved_from>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>bits_001</name>
					</rhs>
					<lsb>3</lsb>
					<msb>18</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2429</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Div_8U_27_4_29</name>
			<dissolved_from>SobelFilter_Div_8U_27_4_29</dissolved_from>
			<async/>
			<rhs>
				<value>125</value>
			</rhs>
			<rhs>
				<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Div_8U_27_4_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2429</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add2Mul2s8u8s8_4_30_in3</name>
			<async/>
			<module_name>mux_8bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>26.9763</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>o_result_r_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2Mul2s8u8s8_4_30_in3</name>
			</lhs>
			<rhs>
				<name>o_result_g_data</name>
			</rhs>
			<rhs>
				<name>o_result_b_data</name>
			</rhs>
			<cond>
				<name>gs_ctrl18</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2Mul2s8u8s8_4_30</name>
			<dissolved_from>SobelFilter_Add2Mul2s8u8s8_4_30</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_42</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Div_8U_27_4_29_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2Mul2s8u8s8_4_30_in3</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2Mul2s8u8s8_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2436</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Lti3u2_4_34</name>
			<dissolved_from>SobelFilter_Lti3u2_4_34</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Lti3u2_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2397</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Lti3u2_4_38</name>
			<dissolved_from>SobelFilter_Lti3u2_4_38</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_39</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Lti3u2_4_38_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2397</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2n128s8_4_39</name>
			<dissolved_from>SobelFilter_Add2n128s8_4_39</dissolved_from>
			<async/>
			<rhs>
				<value>-128</value>
			</rhs>
			<rhs>
				<name>o_result_r_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2n128s8_4_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2524</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2n128s8_4_40</name>
			<dissolved_from>SobelFilter_Add2n128s8_4_40</dissolved_from>
			<async/>
			<rhs>
				<value>-128</value>
			</rhs>
			<rhs>
				<name>o_result_g_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2n128s8_4_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2524</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2n128s8_4_41</name>
			<dissolved_from>SobelFilter_Add2n128s8_4_41</dissolved_from>
			<async/>
			<rhs>
				<value>-128</value>
			</rhs>
			<rhs>
				<name>o_result_b_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2n128s8_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2524</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LtiLLs11_4_42</name>
			<dissolved_from>SobelFilter_LtiLLs11_4_42</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2312</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_gen000001_4_43_in1</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_gen000001_4_43_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl19</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen000001_4_43</name>
			<dissolved_from>SobelFilter_gen000001_4_43</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000001_4_43_in1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen000001_4_43_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17349</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2iLLu9_4_53</name>
			<dissolved_from>SobelFilter_Add2iLLu9_4_53</dissolved_from>
			<async/>
			<rhs>
				<value>1024</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2iLLu9_4_53_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17143</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen000001_4_49</name>
			<dissolved_from>SobelFilter_gen000001_4_49</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_gen000001_4_49_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17349</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LtiLLs11_4_56</name>
			<dissolved_from>SobelFilter_LtiLLs11_4_56</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>s_reg_38</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LtiLLs11_4_56_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2312</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>6655</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_5bx5i4c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>23.7966</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>16</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_14_out1</name>
				<name>SobelFilter_Lti2s3_4_15_out1</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_Lti3u2_4_34_out1</name>
				<name>SobelFilter_Lti3u2_4_38_out1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
				<name>SobelFilter_LtiLLs11_4_56_out1</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx8i8c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>22.1921</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl6</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl6</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl8</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl8</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl10</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl10</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl12</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl12</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl14</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl14</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl15</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl15</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl17</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl17</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl18</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl18</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl19</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl19</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_61_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_gen_busy_r_4_61_p8</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_61</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_61_gnew_req</name>
				<name>SobelFilter_gen_busy_r_4_61_gdiv</name>
				<name>SobelFilter_gen_busy_r_4_61_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_61_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12650</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_61_p7</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_61</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_61_gdiv</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_61_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12649</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_61_p6</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_61</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_61_gnew_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_61_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12637</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_61_p5</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_61</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_61_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12606</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_N_Muxb_1_2_23_4_10_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12376</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>SobelFilter_N_Muxb_1_2_23_4_10</name>
			<dissolved_from>SobelFilter_N_Muxb_1_2_23_4_10</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_N_Muxb_1_2_23_4_10_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>18754</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<assign>
			<name>drive_o_result_r_vld</name>
			<lhs>
				<name>o_result_r_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_result_r_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10539</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_r_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_57_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10393</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_57</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_57</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_vld</name>
			</rhs>
			<rhs>
				<name>o_result_r_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_57_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11690</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10257</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_r_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10124</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_3</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9917</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_o_result_g_vld</name>
			<lhs>
				<name>o_result_g_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_result_g_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10539</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_g_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_58_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9767</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_58</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_58</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_vld</name>
			</rhs>
			<rhs>
				<name>o_result_g_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_58_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11690</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10257</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_g_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9498</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_6</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9917</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<assign>
			<name>drive_o_result_b_vld</name>
			<lhs>
				<name>o_result_b_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_8_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_8</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_7_out1</name>
			</rhs>
			<rhs>
				<name>o_result_b_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10539</source_loc>
			<thread>gen_vld_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_b_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_b_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_59_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9139</source_loc>
			<thread>gen_unacked_req_2</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_59</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_59</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_vld</name>
			</rhs>
			<rhs>
				<name>o_result_b_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_59_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11690</source_loc>
			<thread>gen_stalling_2</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_7</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_7</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10257</source_loc>
			<thread>gen_active_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_b_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_b_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8507</source_loc>
			<thread>gen_prev_trig_reg_2</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_9</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_9</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9917</source_loc>
			<thread>gen_next_trig_reg_2</thread>
		</thread>
		<source_loc>
			<id>18064</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17884,17888,17892,17903,17908,17910</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2iLLu9_4</module_name>
			<name>SobelFilter_Add2iLLu9_4_53</name>
			<instance_name>SobelFilter_Add2iLLu9_4_53</instance_name>
			<source_loc>18064</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2iLLu9_4_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18063</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17717,17719,17721</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2iLLu9_4</module_name>
			<name>SobelFilter_Add2iLLu9_4_18</name>
			<instance_name>SobelFilter_Add2iLLu9_4_18</instance_name>
			<source_loc>18063</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2iLLu9_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18054</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18003,18005,18020,18008</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2i1u9_4</module_name>
			<name>SobelFilter_Add2i1u9_4_13</name>
			<instance_name>SobelFilter_Add2i1u9_4_13</instance_name>
			<source_loc>18054</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2i1u9_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18051</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18014</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2i1u2_4</module_name>
			<name>SobelFilter_Add2i1u2_4_26</name>
			<instance_name>SobelFilter_Add2i1u2_4_26</instance_name>
			<source_loc>18051</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2i1u2_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18048</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18011</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2i1u2_4</module_name>
			<name>SobelFilter_Add2i1u2_4_25</name>
			<instance_name>SobelFilter_Add2i1u2_4_25</instance_name>
			<source_loc>18048</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2i1u2_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18045</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18010</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2i1u1_4</module_name>
			<name>SobelFilter_Add2i1u1_4_12</name>
			<instance_name>SobelFilter_Add2i1u1_4_12</instance_name>
			<source_loc>18045</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2i1u1_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18038</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17993,17986,17979</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2Mul2s8u8s8_4</module_name>
			<name>SobelFilter_Add2Mul2s8u8s8_4_30</name>
			<instance_name>SobelFilter_Add2Mul2s8u8s8_4_30</instance_name>
			<source_loc>18038</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2Mul2s8u8s8_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17428</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17417</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_N_Muxb_1_2_23_4</module_name>
			<name>SobelFilter_N_Muxb_1_2_23_4_10</name>
			<instance_name>SobelFilter_N_Muxb_1_2_23_4_10</instance_name>
			<source_loc>17428</source_loc>
			<thread>gen_unvalidated_req</thread>
			<dissolved_to>SobelFilter_N_Muxb_1_2_23_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17339</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17336</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_9</name>
			<instance_name>SobelFilter_Not_1U_1U_1_9</instance_name>
			<source_loc>17339</source_loc>
			<thread>gen_next_trig_reg_2</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17328</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17324</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_8</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			<source_loc>17328</source_loc>
			<thread>gen_vld_2</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18065</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17838</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2n128s8_4</module_name>
			<name>SobelFilter_Add2n128s8_4_39</name>
			<instance_name>SobelFilter_Add2n128s8_4_39</instance_name>
			<source_loc>18065</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2n128s8_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18068</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17839</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2n128s8_4</module_name>
			<name>SobelFilter_Add2n128s8_4_40</name>
			<instance_name>SobelFilter_Add2n128s8_4_40</instance_name>
			<source_loc>18068</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2n128s8_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18071</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17840</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2n128s8_4</module_name>
			<name>SobelFilter_Add2n128s8_4_41</name>
			<instance_name>SobelFilter_Add2n128s8_4_41</instance_name>
			<source_loc>18071</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2n128s8_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18074</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17820</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2u2Mul2i3u2_4</module_name>
			<name>SobelFilter_Add2u2Mul2i3u2_4_22</name>
			<instance_name>SobelFilter_Add2u2Mul2i3u2_4_22</instance_name>
			<source_loc>18074</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2u2Mul2i3u2_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18077</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17814,17816,17818</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add3u9u2Cati0u2_4</module_name>
			<name>SobelFilter_Add3u9u2Cati0u2_4_21</name>
			<instance_name>SobelFilter_Add3u9u2Cati0u2_4_21</instance_name>
			<source_loc>18077</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add3u9u2Cati0u2_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18084</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17823,17826,17829</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Div_8U_27_4</module_name>
			<name>SobelFilter_Div_8U_27_4_29</name>
			<instance_name>SobelFilter_Div_8U_27_4_29</instance_name>
			<source_loc>18084</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Div_8U_27_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18090</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17701</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Lti2s3_4</module_name>
			<name>SobelFilter_Lti2s3_4_15</name>
			<instance_name>SobelFilter_Lti2s3_4_15</instance_name>
			<source_loc>18090</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Lti2s3_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18092</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17833</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Lti3u2_4</module_name>
			<name>SobelFilter_Lti3u2_4_34</name>
			<instance_name>SobelFilter_Lti3u2_4_34</instance_name>
			<source_loc>18092</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Lti3u2_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18095</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17836</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Lti3u2_4</module_name>
			<name>SobelFilter_Lti3u2_4_38</name>
			<instance_name>SobelFilter_Lti3u2_4_38</instance_name>
			<source_loc>18095</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Lti3u2_4_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18098</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17698</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LtiLLs11_4</module_name>
			<name>SobelFilter_LtiLLs11_4_14</name>
			<instance_name>SobelFilter_LtiLLs11_4_14</instance_name>
			<source_loc>18098</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LtiLLs11_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18099</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17724</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LtiLLs11_4</module_name>
			<name>SobelFilter_LtiLLs11_4_20</name>
			<instance_name>SobelFilter_LtiLLs11_4_20</instance_name>
			<source_loc>18099</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LtiLLs11_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18100</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17865</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LtiLLs11_4</module_name>
			<name>SobelFilter_LtiLLs11_4_42</name>
			<instance_name>SobelFilter_LtiLLs11_4_42</instance_name>
			<source_loc>18100</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LtiLLs11_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18101</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17913</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LtiLLs11_4</module_name>
			<name>SobelFilter_LtiLLs11_4_56</name>
			<instance_name>SobelFilter_LtiLLs11_4_56</instance_name>
			<source_loc>18101</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LtiLLs11_4_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18102</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17822,17825,17828</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4</module_name>
			<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28</name>
			<instance_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28</instance_name>
			<source_loc>18102</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>drive_bits_001</dissolved_to>
			<dissolved_to>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18103</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17873,17876,17881</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_gen000001_4</module_name>
			<name>SobelFilter_gen000001_4_43</name>
			<instance_name>SobelFilter_gen000001_4_43</instance_name>
			<source_loc>18103</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_gen000001_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18104</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17885,17889,17893</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_gen000001_4</module_name>
			<name>SobelFilter_gen000001_4_49</name>
			<instance_name>SobelFilter_gen000001_4_49</instance_name>
			<source_loc>18104</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_gen000001_4_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18145</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18139</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_57</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_57</instance_name>
			<source_loc>18145</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18187</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18178</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_58</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_58</instance_name>
			<source_loc>18187</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18214</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18204</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_59</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_59</instance_name>
			<source_loc>18214</source_loc>
			<thread>gen_stalling_2</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_59</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17253</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17250</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>17253</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17274</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17271</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_3</name>
			<instance_name>SobelFilter_Not_1U_1U_1_3</instance_name>
			<source_loc>17274</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17296</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17292</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_5</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>17296</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17317</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17314</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_7</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			<source_loc>17317</source_loc>
			<thread>gen_active_2</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17307</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17303</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_6</name>
			<instance_name>SobelFilter_Not_1U_1U_1_6</instance_name>
			<source_loc>17307</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17285</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17282</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_4</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>17285</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17264</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17260</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_2</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>17264</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18274</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18263</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_gen_busy_r_4</module_name>
			<name>SobelFilter_gen_busy_r_4_61</name>
			<instance_name>SobelFilter_gen_busy_r_4_61</instance_name>
			<source_loc>18274</source_loc>
			<thread>gen_busy</thread>
			<dissolved_to>SobelFilter_gen_busy_r_4_61_p8</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_61_p7</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_61_p6</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_61_p5</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 15 warnings, area=3254, bits=129</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>608</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>847</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90177</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>815</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90000</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>283</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>283</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>96</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>72</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>15</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>74</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>31</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>69</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>138</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>40</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>136</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>173</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>23</count>
		</message_count>
	</message_counts>
	<end_time>Mon May  3 02:43:23 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>5</real_time>
			<cpu_time>5</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>72</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>80</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>1</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>2</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>103</real_time>
			<cpu_time>12</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>103</real_time>
			<cpu_time>84</cpu_time>
		</phase>
	</timers>
	<footprint>539368</footprint>
	<subprocess_footprint>713220</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
