header:
  version: 17
  includes:
    - repo: meta-altera-fpga
      file: kas/base.yml
    - repo: meta-altera-fpga
      file: kas/poky.yml
    - repo: meta-altera-fpga
      file: kas/dev.yml
    - repo: meta-altera-fpga
      file: kas/docker.yml
repos:
  meta-driveonchip:
    path: meta-driveonchip
  meta-altera-fpga:
    path: meta-altera-fpga
    layers:
      meta-altera-bsp:
      meta-altera-core:
      meta-altera-devkit:
local_conf_header:
  meta-driveonchip: |
    PREFERRED_PROVIDER_virtual/kernel = "linux-socfpga-rt"
    IMAGE_BOOT_ARGS:append = " uio_pdrv_genirq.of_id=generic-uio"
    DT_SRC_URI:agilex5_mk_a5e065bb32aes1 ?= "file://agilex5_3x2_axis.dtsi"
    IMAGE_ROOTFS_EXTRA_SPACE = "5242880"
    FPGA_BST_SRC_URI = "file://top.core.rbf"
    SOCFPGA_FEATURES:append = " bitstream uio rt"

