Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 11:45:22 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stream_acc_design_wrapper_timing_summary_routed.rpt -pb stream_acc_design_wrapper_timing_summary_routed.pb -rpx stream_acc_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : stream_acc_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.970        0.000                      0                 8040        0.045        0.000                      0                 8040       48.750        0.000                       0                  2146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         83.970        0.000                      0                 8040        0.045        0.000                      0                 8040       48.750        0.000                       0                  2146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       83.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.970ns  (required time - arrival time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.982ns  (logic 7.478ns (53.483%)  route 6.504ns (46.517%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 102.845 - 100.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.680     2.974    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     3.856 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[6]
                         net (fo=14, routed)          4.023     7.879    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/s00_axis_tdata[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.730 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/PCOUT[47]
                         net (fo=1, routed)           0.002    11.732    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.250 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/P[0]
                         net (fo=2, routed)           1.381    14.632    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_n_105
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124    14.756 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21/O
                         net (fo=1, routed)           0.000    14.756    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.289 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.289    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.406    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.523    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.640 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.640    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.859 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_i_1/O[0]
                         net (fo=27, routed)          1.098    16.957    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/p_0_in[20]
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.666   102.845    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/s00_axis_aclk
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/CLK
                         clock pessimism              0.115   102.960    
                         clock uncertainty           -1.500   101.459    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.533   100.926    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                         -16.957    
  -------------------------------------------------------------------
                         slack                                 83.970    

Slack (MET) :             84.071ns  (required time - arrival time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.881ns  (logic 7.478ns (53.874%)  route 6.403ns (46.126%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 102.845 - 100.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.680     2.974    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     3.856 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[6]
                         net (fo=14, routed)          4.023     7.879    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/s00_axis_tdata[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.730 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/PCOUT[47]
                         net (fo=1, routed)           0.002    11.732    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.250 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/P[0]
                         net (fo=2, routed)           1.381    14.632    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_n_105
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124    14.756 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21/O
                         net (fo=1, routed)           0.000    14.756    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.289 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.289    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.406    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.523    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.640 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.640    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.859 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_i_1/O[0]
                         net (fo=27, routed)          0.997    16.855    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/p_0_in[20]
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.666   102.845    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/s00_axis_aclk
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/CLK
                         clock pessimism              0.115   102.960    
                         clock uncertainty           -1.500   101.459    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.533   100.926    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                         -16.855    
  -------------------------------------------------------------------
                         slack                                 84.071    

Slack (MET) :             84.110ns  (required time - arrival time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.842ns  (logic 7.478ns (54.024%)  route 6.364ns (45.976%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 102.845 - 100.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.680     2.974    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     3.856 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[6]
                         net (fo=14, routed)          4.023     7.879    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/s00_axis_tdata[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.730 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/PCOUT[47]
                         net (fo=1, routed)           0.002    11.732    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.250 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/P[0]
                         net (fo=2, routed)           1.381    14.632    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_n_105
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124    14.756 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21/O
                         net (fo=1, routed)           0.000    14.756    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.289 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.289    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.406    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.523    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.640 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.640    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.859 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_i_1/O[0]
                         net (fo=27, routed)          0.958    16.817    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/p_0_in[20]
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.666   102.845    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/s00_axis_aclk
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/CLK
                         clock pessimism              0.115   102.960    
                         clock uncertainty           -1.500   101.459    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.533   100.926    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                         -16.817    
  -------------------------------------------------------------------
                         slack                                 84.110    

Slack (MET) :             84.130ns  (required time - arrival time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.822ns  (logic 7.478ns (54.104%)  route 6.344ns (45.896%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 102.845 - 100.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.680     2.974    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     3.856 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[6]
                         net (fo=14, routed)          4.023     7.879    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/s00_axis_tdata[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.730 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/PCOUT[47]
                         net (fo=1, routed)           0.002    11.732    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.250 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/P[0]
                         net (fo=2, routed)           1.381    14.632    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_n_105
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124    14.756 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21/O
                         net (fo=1, routed)           0.000    14.756    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.289 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.289    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.406    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.523    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.640 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.640    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.859 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_i_1/O[0]
                         net (fo=27, routed)          0.938    16.796    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/p_0_in[20]
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.666   102.845    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/s00_axis_aclk
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/CLK
                         clock pessimism              0.115   102.960    
                         clock uncertainty           -1.500   101.459    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.533   100.926    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                         -16.796    
  -------------------------------------------------------------------
                         slack                                 84.130    

Slack (MET) :             84.252ns  (required time - arrival time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.700ns  (logic 7.478ns (54.586%)  route 6.222ns (45.414%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 102.845 - 100.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.680     2.974    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     3.856 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[6]
                         net (fo=14, routed)          4.023     7.879    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/s00_axis_tdata[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.730 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/PCOUT[47]
                         net (fo=1, routed)           0.002    11.732    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.250 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/P[0]
                         net (fo=2, routed)           1.381    14.632    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_n_105
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124    14.756 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21/O
                         net (fo=1, routed)           0.000    14.756    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.289 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.289    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.406    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.523    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.640 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.640    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.859 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_i_1/O[0]
                         net (fo=27, routed)          0.816    16.674    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/p_0_in[20]
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.666   102.845    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/s00_axis_aclk
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/CLK
                         clock pessimism              0.115   102.960    
                         clock uncertainty           -1.500   101.459    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.533   100.926    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                         -16.674    
  -------------------------------------------------------------------
                         slack                                 84.252    

Slack (MET) :             84.252ns  (required time - arrival time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.700ns  (logic 7.478ns (54.586%)  route 6.222ns (45.414%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 102.845 - 100.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.680     2.974    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     3.856 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[6]
                         net (fo=14, routed)          4.023     7.879    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/s00_axis_tdata[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.730 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/PCOUT[47]
                         net (fo=1, routed)           0.002    11.732    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.250 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/P[0]
                         net (fo=2, routed)           1.381    14.632    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_n_105
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124    14.756 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21/O
                         net (fo=1, routed)           0.000    14.756    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.289 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.289    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.406    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.523    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.640 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.640    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.859 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_i_1/O[0]
                         net (fo=27, routed)          0.816    16.674    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/p_0_in[20]
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.666   102.845    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/s00_axis_aclk
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/CLK
                         clock pessimism              0.115   102.960    
                         clock uncertainty           -1.500   101.459    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.533   100.926    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                         -16.674    
  -------------------------------------------------------------------
                         slack                                 84.252    

Slack (MET) :             84.252ns  (required time - arrival time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.700ns  (logic 7.478ns (54.586%)  route 6.222ns (45.414%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 102.845 - 100.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.680     2.974    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     3.856 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[6]
                         net (fo=14, routed)          4.023     7.879    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/s00_axis_tdata[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.730 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/PCOUT[47]
                         net (fo=1, routed)           0.002    11.732    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.250 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/P[0]
                         net (fo=2, routed)           1.381    14.632    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_n_105
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124    14.756 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21/O
                         net (fo=1, routed)           0.000    14.756    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.289 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.289    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.406    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.523    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.640 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.640    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.859 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_i_1/O[0]
                         net (fo=27, routed)          0.816    16.674    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/p_0_in[20]
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.666   102.845    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/s00_axis_aclk
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/CLK
                         clock pessimism              0.115   102.960    
                         clock uncertainty           -1.500   101.459    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.533   100.926    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                         -16.674    
  -------------------------------------------------------------------
                         slack                                 84.252    

Slack (MET) :             84.252ns  (required time - arrival time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.700ns  (logic 7.478ns (54.586%)  route 6.222ns (45.414%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 102.845 - 100.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.680     2.974    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     3.856 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[6]
                         net (fo=14, routed)          4.023     7.879    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/s00_axis_tdata[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.730 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/PCOUT[47]
                         net (fo=1, routed)           0.002    11.732    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.250 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/P[0]
                         net (fo=2, routed)           1.381    14.632    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_n_105
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124    14.756 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21/O
                         net (fo=1, routed)           0.000    14.756    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.289 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.289    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.406    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.523    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.640 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.640    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.859 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_i_1/O[0]
                         net (fo=27, routed)          0.816    16.674    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/p_0_in[20]
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.666   102.845    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/s00_axis_aclk
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/CLK
                         clock pessimism              0.115   102.960    
                         clock uncertainty           -1.500   101.459    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.533   100.926    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                         -16.674    
  -------------------------------------------------------------------
                         slack                                 84.252    

Slack (MET) :             84.252ns  (required time - arrival time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.700ns  (logic 7.478ns (54.586%)  route 6.222ns (45.414%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 102.845 - 100.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.680     2.974    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     3.856 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[6]
                         net (fo=14, routed)          4.023     7.879    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/s00_axis_tdata[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.730 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/PCOUT[47]
                         net (fo=1, routed)           0.002    11.732    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.250 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/P[0]
                         net (fo=2, routed)           1.381    14.632    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_n_105
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124    14.756 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21/O
                         net (fo=1, routed)           0.000    14.756    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.289 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.289    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.406    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.523    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.640 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.640    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.859 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_i_1/O[0]
                         net (fo=27, routed)          0.816    16.674    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/p_0_in[20]
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.666   102.845    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/s00_axis_aclk
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/CLK
                         clock pessimism              0.115   102.960    
                         clock uncertainty           -1.500   101.459    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.533   100.926    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                         -16.674    
  -------------------------------------------------------------------
                         slack                                 84.252    

Slack (MET) :             84.261ns  (required time - arrival time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.691ns  (logic 7.478ns (54.619%)  route 6.213ns (45.381%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 102.845 - 100.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.680     2.974    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     3.856 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[6]
                         net (fo=14, routed)          4.023     7.879    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/s00_axis_tdata[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.730 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/PCOUT[47]
                         net (fo=1, routed)           0.002    11.732    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.250 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/P[0]
                         net (fo=2, routed)           1.381    14.632    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_n_105
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124    14.756 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21/O
                         net (fo=1, routed)           0.000    14.756    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_21_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.289 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.289    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_4_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.406 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.406    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_3_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.523 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.523    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.640 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.640    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2_i_1_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.859 r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0_i_1/O[0]
                         net (fo=27, routed)          0.807    16.666    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/p_0_in[20]
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        1.666   102.845    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/s00_axis_aclk
    DSP48_X1Y15          DSP48E1                                      r  stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/CLK
                         clock pessimism              0.115   102.960    
                         clock uncertainty           -1.500   101.459    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.533   100.926    stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                         -16.666    
  -------------------------------------------------------------------
                         slack                                 84.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.572     0.908    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y86         FDRE                                         r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.119     1.168    stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X26Y86         SRLC32E                                      r  stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.838     1.204    stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.105%)  route 0.255ns (60.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.548     0.884    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X32Y71         FDRE                                         r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[13]/Q
                         net (fo=1, routed)           0.255     1.303    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X2Y13         RAMB36E1                                     r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.858     1.224    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y13         RAMB36E1                                     r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.281     0.943    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.239    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.656     0.992    stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    stream_acc_design_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  stream_acc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.885     1.251    stream_acc_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  stream_acc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    stream_acc_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.656     0.992    stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.285    stream_acc_design_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  stream_acc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.885     1.251    stream_acc_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  stream_acc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    stream_acc_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.404%)  route 0.092ns (39.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.564     0.900    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y73         FDRE                                         r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[15]/Q
                         net (fo=18, routed)          0.092     1.133    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17/DIA
    SLICE_X30Y73         RAMD64E                                      r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.829     1.195    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17/WCLK
    SLICE_X30Y73         RAMD64E                                      r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17/RAMA/CLK
                         clock pessimism             -0.282     0.913    
    SLICE_X30Y73         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.060    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.834%)  route 0.204ns (59.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.547     0.883    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y79         FDRE                                         r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=611, routed)         0.204     1.228    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/ADDRD2
    SLICE_X36Y79         RAMD64E                                      r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.813     1.179    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/WCLK
    SLICE_X36Y79         RAMD64E                                      r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMA/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X36Y79         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.151    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.834%)  route 0.204ns (59.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.547     0.883    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y79         FDRE                                         r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=611, routed)         0.204     1.228    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/ADDRD2
    SLICE_X36Y79         RAMD64E                                      r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.813     1.179    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/WCLK
    SLICE_X36Y79         RAMD64E                                      r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMB/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X36Y79         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.151    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.834%)  route 0.204ns (59.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.547     0.883    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y79         FDRE                                         r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=611, routed)         0.204     1.228    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/ADDRD2
    SLICE_X36Y79         RAMD64E                                      r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.813     1.179    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/WCLK
    SLICE_X36Y79         RAMD64E                                      r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMC/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X36Y79         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.151    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.834%)  route 0.204ns (59.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.547     0.883    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y79         FDRE                                         r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=611, routed)         0.204     1.228    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/ADDRD2
    SLICE_X36Y79         RAMD64E                                      r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.813     1.179    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/WCLK
    SLICE_X36Y79         RAMD64E                                      r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMD/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X36Y79         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.151    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.634%)  route 0.266ns (65.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.547     0.883    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X39Y79         FDRE                                         r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=612, routed)         0.266     1.290    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11/ADDRD0
    SLICE_X38Y79         RAMD64E                                      r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    stream_acc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  stream_acc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2149, routed)        0.813     1.179    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11/WCLK
    SLICE_X38Y79         RAMD64E                                      r  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11/RAMA/CLK
                         clock pessimism             -0.283     0.896    
    SLICE_X38Y79         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.206    stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { stream_acc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y9   stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y9   stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y9   stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y9   stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y11  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y11  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y10  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y10  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8   stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8   stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y69  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y69  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y69  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y69  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X36Y81  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X36Y81  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X36Y81  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X36Y81  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y73  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X46Y73  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y72  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y72  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y72  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y72  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X26Y74  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X26Y74  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X26Y74  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X26Y74  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X36Y81  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X36Y81  stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK



