#ifndef US_BUILD
#define US_BUILD

#include "node.inc"

inline bool addInst(Node *r, const std::vector<uint8_t> &opcode, const std::string &mnemo, int immSize)
{
	Node *current = r;

	for(size_t i = 0; i < opcode.size(); i++)
	{
		uint8_t byte = opcode[i];

		if(current->children.find(byte) == current->children.end())
		{
			current->children[byte] = new Node();
			current->children[byte]->opcode = std::vector<uint8_t>(opcode.begin(), opcode.begin() + i + 1);
		}

		current = current->children[byte];
	}

	current->is_term = true;
	current->mnemo = mnemo;
	current->immSize = immSize;

	return true;
}

inline bool buildTree(Node *r)
{
	// NOP
	addInst(r, {0x00}, "NOP", 0);

	// INC系
	addInst(r, {0x01, 0x00, 0x00}, "INC EAX", 0);
	addInst(r, {0x01, 0x00, 0x01}, "INC EBX", 0);
	addInst(r, {0x01, 0x00, 0x02}, "INC [EBX]", 0);
	addInst(r, {0x01, 0x00, 0x03}, "INC ECX", 0);
	addInst(r, {0x01, 0x00, 0x04}, "INC EDX", 0);
	addInst(r, {0x01, 0x00, 0x05}, "INC EEX", 0);
	addInst(r, {0x01, 0x00, 0x06}, "INC EDI", 0);

	// ADD系
	// ADD EAX, ...
	addInst(r, {0x01, 0x01, 0x00, 0x00}, "ADD EAX, IMM", 4);
	addInst(r, {0x01, 0x01, 0x00, 0x01}, "ADD EAX, EBX", 0);
	addInst(r, {0x01, 0x01, 0x00, 0x02}, "ADD EAX, ECX", 0);
	addInst(r, {0x01, 0x01, 0x00, 0x03}, "ADD EAX, EDX", 0);
	addInst(r, {0x01, 0x01, 0x00, 0x04}, "ADD EAX, EEX", 0);

	// ADD EBX, ...
	addInst(r, {0x01, 0x01, 0x01, 0x00}, "ADD EBX, IMM", 4);
	addInst(r, {0x01, 0x01, 0x01, 0x01}, "ADD EBX, EAX", 0);
	addInst(r, {0x01, 0x01, 0x01, 0x02}, "ADD EBX, ECX", 0);
	addInst(r, {0x01, 0x01, 0x01, 0x03}, "ADD EBX, EDX", 0);
	addInst(r, {0x01, 0x01, 0x01, 0x04}, "ADD EBX, EEX", 0);
	addInst(r, {0x01, 0x01, 0x01, 0x05}, "ADD [EBX], IMM", 4);
	addInst(r, {0x01, 0x01, 0x01, 0x06}, "ADD [EBX], EAX", 0);
	addInst(r, {0x01, 0x01, 0x01, 0x07}, "ADD [EBX], ECX", 0);
	addInst(r, {0x01, 0x01, 0x01, 0x08}, "ADD [EBX], EDX", 0);
	addInst(r, {0x01, 0x01, 0x01, 0x09}, "ADD [EBX], EEX", 0);

	// ADD ECX, ...
	addInst(r, {0x01, 0x01, 0x02, 0x00}, "ADD ECX, IMM", 4);
	addInst(r, {0x01, 0x01, 0x02, 0x01}, "ADD ECX, EAX", 0);
	addInst(r, {0x01, 0x01, 0x02, 0x02}, "ADD ECX, EBX", 0);
	addInst(r, {0x01, 0x01, 0x02, 0x03}, "ADD ECX, EDX", 0);
	addInst(r, {0x01, 0x01, 0x02, 0x04}, "ADD ECX, EEX", 0);

	// ADD EDX, ...
	addInst(r, {0x01, 0x01, 0x03, 0x00}, "ADD EDX, IMM", 4);
	addInst(r, {0x01, 0x01, 0x03, 0x01}, "ADD EDX, EAX", 0);
	addInst(r, {0x01, 0x01, 0x03, 0x02}, "ADD EDX, EBX", 0);
	addInst(r, {0x01, 0x01, 0x03, 0x03}, "ADD EDX, ECX", 0);
	addInst(r, {0x01, 0x01, 0x03, 0x04}, "ADD EDX, EEX", 0);

	// ADD EEX, ...
	addInst(r, {0x01, 0x01, 0x04, 0x00}, "ADD EEX, IMM", 4);
	addInst(r, {0x01, 0x01, 0x04, 0x01}, "ADD EEX, EAX", 0);
	addInst(r, {0x01, 0x01, 0x04, 0x02}, "ADD EEX, EBX", 0);
	addInst(r, {0x01, 0x01, 0x04, 0x03}, "ADD EEX, ECX", 0);
	addInst(r, {0x01, 0x01, 0x04, 0x04}, "ADD EEX, EDX", 0);

	// DEC系
	addInst(r, {0x02, 0x00, 0x00}, "DEC EAX", 0);
	addInst(r, {0x02, 0x00, 0x01}, "DEC EBX", 0);
	addInst(r, {0x02, 0x00, 0x02}, "DEC [EBX]", 0);
	addInst(r, {0x02, 0x00, 0x03}, "DEC ECX", 0);
	addInst(r, {0x02, 0x00, 0x04}, "DEC EDX", 0);
	addInst(r, {0x02, 0x00, 0x05}, "DEC EEX", 0);
	addInst(r, {0x02, 0x00, 0x06}, "DEC EDI", 0);

	// SUB系
	// SUB EAX, ...
	addInst(r, {0x02, 0x01, 0x00, 0x00}, "SUB EAX, IMM", 4);
	addInst(r, {0x02, 0x01, 0x00, 0x01}, "SUB EAX, EBX", 0);
	addInst(r, {0x02, 0x01, 0x00, 0x02}, "SUB EAX, ECX", 0);
	addInst(r, {0x02, 0x01, 0x00, 0x03}, "SUB EAX, EDX", 0);
	addInst(r, {0x02, 0x01, 0x00, 0x04}, "SUB EAX, EEX", 0);

	// SUB EBX, ...
	addInst(r, {0x02, 0x01, 0x01, 0x00}, "SUB EBX, IMM", 4);
	addInst(r, {0x02, 0x01, 0x01, 0x01}, "SUB EBX, EAX", 0);
	addInst(r, {0x02, 0x01, 0x01, 0x02}, "SUB EBX, ECX", 0);
	addInst(r, {0x02, 0x01, 0x01, 0x03}, "SUB EBX, EDX", 0);
	addInst(r, {0x02, 0x01, 0x01, 0x04}, "SUB EBX, EEX", 0);
	addInst(r, {0x02, 0x01, 0x01, 0x05}, "SUB [EBX], IMM", 4);
	addInst(r, {0x02, 0x01, 0x01, 0x06}, "SUB [EBX], EAX", 0);
	addInst(r, {0x02, 0x01, 0x01, 0x07}, "SUB [EBX], ECX", 0);
	addInst(r, {0x02, 0x01, 0x01, 0x08}, "SUB [EBX], EDX", 0);
	addInst(r, {0x02, 0x01, 0x01, 0x09}, "SUB [EBX], EEX", 0);

	// SUB ECX, ...
	addInst(r, {0x02, 0x02, 0x01, 0x00}, "SUB ECX, IMM", 4);
	addInst(r, {0x02, 0x02, 0x01, 0x01}, "SUB ECX, EAX", 0);
	addInst(r, {0x02, 0x02, 0x01, 0x02}, "SUB ECX, EBX", 0);
	addInst(r, {0x02, 0x02, 0x01, 0x03}, "SUB ECX, EDX", 0);
	addInst(r, {0x02, 0x02, 0x01, 0x04}, "SUB ECX, EEX", 0);

	// SUB EDX, ...
	addInst(r, {0x02, 0x03, 0x01, 0x00}, "SUB EDX, IMM", 4);
	addInst(r, {0x02, 0x03, 0x01, 0x01}, "SUB EDX, EAX", 0);
	addInst(r, {0x02, 0x03, 0x01, 0x02}, "SUB EDX, EBX", 0);
	addInst(r, {0x02, 0x03, 0x01, 0x03}, "SUB EDX, ECX", 0);
	addInst(r, {0x02, 0x03, 0x01, 0x04}, "SUB EDX, EEX", 0);

	// SUB EEX, ...
	addInst(r, {0x02, 0x04, 0x01, 0x00}, "SUB EEX, IMM", 4);
	addInst(r, {0x02, 0x04, 0x01, 0x01}, "SUB EEX, EAX", 0);
	addInst(r, {0x02, 0x04, 0x01, 0x02}, "SUB EEX, EBX", 0);
	addInst(r, {0x02, 0x04, 0x01, 0x03}, "SUB EEX, ECX", 0);
	addInst(r, {0x02, 0x04, 0x01, 0x04}, "SUB EEX, EDX", 0);

	// LD系
	// LD EAX, ...
	addInst(r, {0x03, 0x00, 0x00}, "LD EAX, IMM", 4);
	addInst(r, {0x03, 0x00, 0x01}, "LD EAX, EBX", 0);
	addInst(r, {0x03, 0x00, 0x02}, "LD EAX, ECX", 0);
	addInst(r, {0x03, 0x00, 0x03}, "LD EAX, EDX", 0);
	addInst(r, {0x03, 0x00, 0x04}, "LD EAX, EEX", 0);
	addInst(r, {0x03, 0x00, 0x05}, "LD EAX, [IMM]", 4);
	addInst(r, {0x03, 0x00, 0x06}, "LD EAX, [EBX]", 0);
	addInst(r, {0x03, 0x00, 0x07}, "LD EAX, [EDI]", 0);
	addInst(r, {0x03, 0x00, 0x08}, "LD EAX, [ESI]", 0);
	addInst(r, {0x03, 0x00, 0x09}, "LD EAX, [EBP]", 0);
	addInst(r, {0x03, 0x00, 0x0A}, "LD [EAX], IMM", 4);
	addInst(r, {0x03, 0x00, 0x0B}, "LD [EAX], EBX", 0);
	addInst(r, {0x03, 0x00, 0x0C}, "LD [EAX], ECX", 0);
	addInst(r, {0x03, 0x00, 0x0D}, "LD [EAX], EDX", 0);
	addInst(r, {0x03, 0x00, 0x0E}, "LD [EAX], EEX", 0);
	addInst(r, {0x03, 0x00, 0x0F}, "LD [EAX], EDI", 0);
	addInst(r, {0x03, 0x00, 0x10}, "LD [EAX], EBP", 0);

	// LD EBX, ...
	addInst(r, {0x03, 0x01, 0x00}, "LD EBX, IMM", 4);
	addInst(r, {0x03, 0x01, 0x01}, "LD EBX, EAX", 0);
	addInst(r, {0x03, 0x01, 0x02}, "LD EBX, ECX", 0);
	addInst(r, {0x03, 0x01, 0x03}, "LD EBX, EDX", 0);
	addInst(r, {0x03, 0x01, 0x04}, "LD EBX, EEX", 0);
	addInst(r, {0x03, 0x01, 0x05}, "LD EBX, [IMM]", 4);
	addInst(r, {0x03, 0x01, 0x06}, "LD EBX, [EDI]", 0);
	addInst(r, {0x03, 0x01, 0x07}, "LD EBX, [ESI]", 0);
	addInst(r, {0x03, 0x01, 0x08}, "LD EBX, [EBP]", 0);
	addInst(r, {0x03, 0x01, 0x09}, "LD [EBX], IMM", 4);
	addInst(r, {0x03, 0x01, 0x0A}, "LD [EBX], EAX", 0);
	addInst(r, {0x03, 0x01, 0x0B}, "LD [EBX], ECX", 0);
	addInst(r, {0x03, 0x01, 0x0C}, "LD [EBX], EDX", 0);
	addInst(r, {0x03, 0x01, 0x0D}, "LD [EBX], EEX", 0);
	addInst(r, {0x03, 0x01, 0x0E}, "LD [EBX], EDI", 0);
	addInst(r, {0x03, 0x01, 0x0F}, "LD [EBX], ESI", 0);
	addInst(r, {0x03, 0x01, 0x10}, "LD [EBX], EBP", 0);

	// LD ECX, ...
	addInst(r, {0x03, 0x02, 0x00}, "LD ECX, IMM", 4);
	addInst(r, {0x03, 0x02, 0x01}, "LD ECX, EAX", 0);
	addInst(r, {0x03, 0x02, 0x02}, "LD ECX, EBX", 0);
	addInst(r, {0x03, 0x02, 0x03}, "LD ECX, EDX", 0);
	addInst(r, {0x03, 0x02, 0x04}, "LD ECX, EEX", 0);

	// LD EDX, ...
	addInst(r, {0x03, 0x03, 0x00}, "LD EDX, IMM", 4);
	addInst(r, {0x03, 0x03, 0x01}, "LD EDX, EAX", 0);
	addInst(r, {0x03, 0x03, 0x02}, "LD EDX, EBX", 0);
	addInst(r, {0x03, 0x03, 0x03}, "LD EDX, ECX", 0);
	addInst(r, {0x03, 0x03, 0x04}, "LD EDX, EEX", 0);

	// LD EEX, ...
	addInst(r, {0x03, 0x04, 0x00}, "LD EEX, IMM", 4);
	addInst(r, {0x03, 0x04, 0x01}, "LD EEX, EAX", 0);
	addInst(r, {0x03, 0x04, 0x02}, "LD EEX, EBX", 0);
	addInst(r, {0x03, 0x04, 0x03}, "LD EEX, ECX", 0);
	addInst(r, {0x03, 0x04, 0x04}, "LD EEX, EDX", 0);

	// LD EDI, ...
	addInst(r, {0x03, 0x05, 0x00}, "LD EDI, IMM", 4);
	addInst(r, {0x03, 0x05, 0x01}, "LD EDI, EAX", 0);
	addInst(r, {0x03, 0x05, 0x02}, "LD EDI, EBX", 0);
	addInst(r, {0x03, 0x05, 0x03}, "LD EDI, ECX", 0);
	addInst(r, {0x03, 0x05, 0x04}, "LD EDI, EDX", 0);
	addInst(r, {0x03, 0x05, 0x05}, "LD EDI, EEX", 0);
	addInst(r, {0x03, 0x05, 0x06}, "LD EDI, [IMM]", 4);
	addInst(r, {0x03, 0x05, 0x07}, "LD EDI, [EBX]", 0);
	addInst(r, {0x03, 0x05, 0x08}, "LD EDI, [ESI]", 0);
	addInst(r, {0x03, 0x05, 0x09}, "LD EDI, [EBP]", 0);
	addInst(r, {0x03, 0x05, 0x0A}, "LD [EDI], IMM", 4);
	addInst(r, {0x03, 0x05, 0x0B}, "LD [EDI], EAX", 0);
	addInst(r, {0x03, 0x05, 0x0C}, "LD [EDI], EDX", 0);
	addInst(r, {0x03, 0x05, 0x0D}, "LD [EDI], ESI", 0);

	// LD ESI, ...
	addInst(r, {0x03, 0x06, 0x00}, "LD ESI, IMM", 4);
	addInst(r, {0x03, 0x06, 0x01}, "LD ESI, EAX", 0);
	addInst(r, {0x03, 0x06, 0x02}, "LD ESI, EBX", 0);
	addInst(r, {0x03, 0x06, 0x03}, "LD ESI, ECX", 0);
	addInst(r, {0x03, 0x06, 0x04}, "LD ESI, EDX", 0);
	addInst(r, {0x03, 0x06, 0x05}, "LD ESI, EEX", 0);
	addInst(r, {0x03, 0x06, 0x06}, "LD ESI, [IMM]", 4);
	addInst(r, {0x03, 0x06, 0x07}, "LD ESI, [EBX]", 0);
	addInst(r, {0x03, 0x06, 0x08}, "LD ESI, [EDI]", 0);
	addInst(r, {0x03, 0x06, 0x09}, "LD ESI, [EBP]", 0);
	addInst(r, {0x03, 0x06, 0x0A}, "LD [ESI], IMM", 4);
	addInst(r, {0x03, 0x06, 0x0B}, "LD [ESI], EAX", 0);
	addInst(r, {0x03, 0x06, 0x0C}, "LD [ESI], EDX", 0);
	addInst(r, {0x03, 0x06, 0x0D}, "LD [ESI], EDI", 0);

	// LD EBP, ...
	addInst(r, {0x03, 0x07, 0x00}, "LD EBP, IMM", 4);
	addInst(r, {0x03, 0x07, 0x01}, "LD EBP, EAX", 0);
	addInst(r, {0x03, 0x07, 0x02}, "LD EBP, EBX", 0);
	addInst(r, {0x03, 0x07, 0x03}, "LD EBP, ECX", 0);
	addInst(r, {0x03, 0x07, 0x04}, "LD EBP, EDX", 0);
	addInst(r, {0x03, 0x07, 0x05}, "LD EBP, EEX", 0);
	addInst(r, {0x03, 0x07, 0x06}, "LD EBP, [IMM]", 4);
	addInst(r, {0x03, 0x07, 0x07}, "LD EBP, [EBX]", 0);
	addInst(r, {0x03, 0x07, 0x08}, "LD EBP, [EDI]", 0);
	addInst(r, {0x03, 0x07, 0x09}, "LD EBP, [ESI]", 0);
	addInst(r, {0x03, 0x07, 0x0A}, "LD [EBP], IMM", 4);
	addInst(r, {0x03, 0x07, 0x0B}, "LD [EBP], EAX", 0);
	addInst(r, {0x03, 0x07, 0x0C}, "LD [EBP], EDX", 0);

	// OR系
	// OR EAX, ...
	addInst(r, {0x04, 0x00, 0x00}, "OR EAX, IMM", 4);
	addInst(r, {0x04, 0x00, 0x01}, "OR EAX, EBX", 0);
	addInst(r, {0x04, 0x00, 0x02}, "OR EAX, ECX", 0);
	addInst(r, {0x04, 0x00, 0x03}, "OR EAX, EDX", 0);
	addInst(r, {0x04, 0x00, 0x04}, "OR EAX, EEX", 0);

	// OR EBX, ...
	addInst(r, {0x04, 0x01, 0x00}, "OR EBX, IMM", 4);
	addInst(r, {0x04, 0x01, 0x01}, "OR EBX, EAX", 0);
	addInst(r, {0x04, 0x01, 0x02}, "OR EBX, ECX", 0);
	addInst(r, {0x04, 0x01, 0x03}, "OR EBX, EDX", 0);
	addInst(r, {0x04, 0x01, 0x04}, "OR EBX, EEX", 0);
	addInst(r, {0x04, 0x01, 0x05}, "OR [EBX], IMM", 4);
	addInst(r, {0x04, 0x01, 0x06}, "OR [EBX], EAX", 0);
	addInst(r, {0x04, 0x01, 0x07}, "OR [EBX], ECX", 0);
	addInst(r, {0x04, 0x01, 0x08}, "OR [EBX], EDX", 0);
	addInst(r, {0x04, 0x01, 0x09}, "OR [EBX], EEX", 0);

	// OR ECX, ...
	addInst(r, {0x04, 0x02, 0x00}, "OR ECX, IMM", 4);
	addInst(r, {0x04, 0x02, 0x01}, "OR ECX, EAX", 0);
	addInst(r, {0x04, 0x02, 0x02}, "OR ECX, EBX", 0);
	addInst(r, {0x04, 0x02, 0x03}, "OR ECX, EDX", 0);
	addInst(r, {0x04, 0x02, 0x04}, "OR ECX, EEX", 0);

	// OR EDX, ...
	addInst(r, {0x04, 0x03, 0x00}, "OR EDX, IMM", 4);
	addInst(r, {0x04, 0x03, 0x01}, "OR EDX, EAX", 0);
	addInst(r, {0x04, 0x03, 0x02}, "OR EDX, EBX", 0);
	addInst(r, {0x04, 0x03, 0x03}, "OR EDX, ECX", 0);
	addInst(r, {0x04, 0x03, 0x04}, "OR EDX, EEX", 0);

	// OR EEX, ...
	addInst(r, {0x04, 0x04, 0x00}, "OR EEX, IMM", 4);
	addInst(r, {0x04, 0x04, 0x01}, "OR EEX, EAX", 0);
	addInst(r, {0x04, 0x04, 0x02}, "OR EEX, EBX", 0);
	addInst(r, {0x04, 0x04, 0x03}, "OR EEX, ECX", 0);
	addInst(r, {0x04, 0x04, 0x04}, "OR EEX, EDX", 0);

	// AND系
	// AND EAX, ...
	addInst(r, {0x05, 0x00, 0x00}, "AND EAX, IMM", 4);
	addInst(r, {0x05, 0x00, 0x01}, "AND EAX, EBX", 0);
	addInst(r, {0x05, 0x00, 0x02}, "AND EAX, ECX", 0);
	addInst(r, {0x05, 0x00, 0x03}, "AND EAX, EDX", 0);
	addInst(r, {0x05, 0x00, 0x04}, "AND EAX, EEX", 0);

	// AND EBX, ...
	addInst(r, {0x05, 0x01, 0x00}, "AND EBX, IMM", 4);
	addInst(r, {0x05, 0x01, 0x01}, "AND EBX, EAX", 0);
	addInst(r, {0x05, 0x01, 0x02}, "AND EBX, ECX", 0);
	addInst(r, {0x05, 0x01, 0x03}, "AND EBX, EDX", 0);
	addInst(r, {0x05, 0x01, 0x04}, "AND EBX, EEX", 0);
	addInst(r, {0x05, 0x01, 0x05}, "AND [EBX], IMM", 4);
	addInst(r, {0x05, 0x01, 0x06}, "AND [EBX], EAX", 0);
	addInst(r, {0x05, 0x01, 0x07}, "AND [EBX], ECX", 0);
	addInst(r, {0x05, 0x01, 0x08}, "AND [EBX], EDX", 0);
	addInst(r, {0x05, 0x01, 0x09}, "AND [EBX], EEX", 0);

	// AND ECX, ...
	addInst(r, {0x05, 0x02, 0x00}, "AND ECX, IMM", 4);
	addInst(r, {0x05, 0x02, 0x01}, "AND ECX, EAX", 0);
	addInst(r, {0x05, 0x02, 0x02}, "AND ECX, EBX", 0);
	addInst(r, {0x05, 0x02, 0x03}, "AND ECX, EDX", 0);
	addInst(r, {0x05, 0x02, 0x04}, "AND ECX, EEX", 0);

	// AND EDX, ...
	addInst(r, {0x05, 0x03, 0x00}, "AND EDX, IMM", 4);
	addInst(r, {0x05, 0x03, 0x01}, "AND EDX, EAX", 0);
	addInst(r, {0x05, 0x03, 0x02}, "AND EDX, EBX", 0);
	addInst(r, {0x05, 0x03, 0x03}, "AND EDX, ECX", 0);
	addInst(r, {0x05, 0x03, 0x04}, "AND EDX, EEX", 0);

	// AND EEX, ...
	addInst(r, {0x05, 0x04, 0x00}, "AND EEX, IMM", 4);
	addInst(r, {0x05, 0x04, 0x01}, "AND EEX, EAX", 0);
	addInst(r, {0x05, 0x04, 0x02}, "AND EEX, EBX", 0);
	addInst(r, {0x05, 0x04, 0x03}, "AND EEX, ECX", 0);
	addInst(r, {0x05, 0x04, 0x04}, "AND EEX, EDX", 0);

	// XOR系
	// XOR EAX, ...
	addInst(r, {0x06, 0x00, 0x00}, "XOR EAX, IMM", 4);
	addInst(r, {0x06, 0x00, 0x01}, "XOR EAX, EAX", 0);
	addInst(r, {0x06, 0x00, 0x02}, "XOR EAX, EBX", 0);
	addInst(r, {0x06, 0x00, 0x03}, "XOR EAX, ECX", 0);
	addInst(r, {0x06, 0x00, 0x04}, "XOR EAX, EEX", 0);

	// XOR EBX, ...
	addInst(r, {0x06, 0x01, 0x00}, "XOR EBX, IMM", 4);
	addInst(r, {0x06, 0x01, 0x01}, "XOR EBX, EAX", 0);
	addInst(r, {0x06, 0x01, 0x02}, "XOR EBX, EBX", 0);
	addInst(r, {0x06, 0x01, 0x03}, "XOR EBX, ECX", 0);
	addInst(r, {0x06, 0x01, 0x04}, "XOR EBX, EEX", 0);
	addInst(r, {0x06, 0x01, 0x05}, "XOR [EBX], IMM", 4);
	addInst(r, {0x06, 0x01, 0x06}, "XOR [EBX], EAX", 0);
	addInst(r, {0x06, 0x01, 0x07}, "XOR [EBX], ECX", 0);
	addInst(r, {0x06, 0x01, 0x08}, "XOR [EBX], EDX", 0);
	addInst(r, {0x06, 0x01, 0x09}, "XOR [EBX], EEX", 0);

	// XOR ECX, ...
	addInst(r, {0x06, 0x02, 0x00}, "XOR ECX, IMM", 4);
	addInst(r, {0x06, 0x02, 0x01}, "XOR ECX, EAX", 0);
	addInst(r, {0x06, 0x02, 0x02}, "XOR ECX, EBX", 0);
	addInst(r, {0x06, 0x02, 0x03}, "XOR ECX, ECX", 0);
	addInst(r, {0x06, 0x02, 0x04}, "XOR ECX, EEX", 0);

	// XOR EDX, ...
	addInst(r, {0x06, 0x03, 0x00}, "XOR EDX, IMM", 4);
	addInst(r, {0x06, 0x03, 0x01}, "XOR EDX, EAX", 0);
	addInst(r, {0x06, 0x03, 0x02}, "XOR EDX, EBX", 0);
	addInst(r, {0x06, 0x03, 0x03}, "XOR EDX, ECX", 0);
	addInst(r, {0x06, 0x03, 0x04}, "XOR EDX, EEX", 0);

	// XOR EEX, ...
	addInst(r, {0x06, 0x04, 0x00}, "XOR EEX, IMM", 4);
	addInst(r, {0x06, 0x04, 0x01}, "XOR EEX, EAX", 0);
	addInst(r, {0x06, 0x04, 0x02}, "XOR EEX, EBX", 0);
	addInst(r, {0x06, 0x04, 0x03}, "XOR EEX, ECX", 0);
	addInst(r, {0x06, 0x04, 0x04}, "XOR EEX, EDX", 0);

	// NOT系
	addInst(r, {0x07, 0x00}, "NOT EAX", 0);
	addInst(r, {0x07, 0x01}, "NOT EBX", 0);
	addInst(r, {0x07, 0x02}, "NOT ECX", 0);
	addInst(r, {0x07, 0x03}, "NOT EDX", 0);
	addInst(r, {0x07, 0x04}, "NOT EEX", 0);

	// LST系
	// LST EAX, ...
	addInst(r, {0x08, 0x00, 0x00, 0x00}, "LST EAX, IMM", 4);
	addInst(r, {0x08, 0x00, 0x00, 0x01}, "LST EAX, EBX", 0);
	addInst(r, {0x08, 0x00, 0x00, 0x02}, "LST EAX, ECX", 0);
	addInst(r, {0x08, 0x00, 0x00, 0x03}, "LST EAX, EDX", 0);
	addInst(r, {0x08, 0x00, 0x00, 0x04}, "LST EAX, EEX", 0);

	// LST EBX, ...
	addInst(r, {0x08, 0x00, 0x01, 0x00}, "LST EBX, IMM", 4);
	addInst(r, {0x08, 0x00, 0x01, 0x01}, "LST EBX, EAX", 0);
	addInst(r, {0x08, 0x00, 0x01, 0x02}, "LST EBX, ECX", 0);
	addInst(r, {0x08, 0x00, 0x01, 0x03}, "LST EBX, EDX", 0);
	addInst(r, {0x08, 0x00, 0x01, 0x04}, "LST EBX, EEX", 0);
	addInst(r, {0x08, 0x00, 0x01, 0x05}, "LST [EBX], IMM", 4);
	addInst(r, {0x08, 0x00, 0x01, 0x06}, "LST [EBX], EAX", 0);
	addInst(r, {0x08, 0x00, 0x01, 0x07}, "LST [EBX], ECX", 0);
	addInst(r, {0x08, 0x00, 0x01, 0x08}, "LST [EBX], EDX", 0);
	addInst(r, {0x08, 0x00, 0x01, 0x09}, "LST [EBX], EEX", 0);

	// LST ECX, ...
	addInst(r, {0x08, 0x00, 0x02, 0x00}, "LST ECX, IMM", 4);
	addInst(r, {0x08, 0x00, 0x02, 0x01}, "LST ECX, EAX", 0);
	addInst(r, {0x08, 0x00, 0x02, 0x02}, "LST ECX, EBX", 0);
	addInst(r, {0x08, 0x00, 0x02, 0x03}, "LST ECX, EDX", 0);
	addInst(r, {0x08, 0x00, 0x02, 0x04}, "LST ECX, EEX", 0);

	// LST EDX, ...
	addInst(r, {0x08, 0x00, 0x03, 0x00}, "LST EDX, IMM", 4);
	addInst(r, {0x08, 0x00, 0x03, 0x01}, "LST EDX, EAX", 0);
	addInst(r, {0x08, 0x00, 0x03, 0x02}, "LST EDX, EBX", 0);
	addInst(r, {0x08, 0x00, 0x03, 0x03}, "LST EDX, ECX", 0);
	addInst(r, {0x08, 0x00, 0x03, 0x04}, "LST EDX, EEX", 0);

	// LST EEX, ...
	addInst(r, {0x08, 0x00, 0x04, 0x00}, "LST EEX, IMM", 4);
	addInst(r, {0x08, 0x00, 0x04, 0x01}, "LST EEX, EAX", 0);
	addInst(r, {0x08, 0x00, 0x04, 0x02}, "LST EEX, EBX", 0);
	addInst(r, {0x08, 0x00, 0x04, 0x03}, "LST EEX, ECX", 0);
	addInst(r, {0x08, 0x00, 0x04, 0x04}, "LST EEX, EDX", 0);

	// RST系
	// RST EAX, ...
	addInst(r, {0x08, 0x01, 0x00, 0x00}, "RST EAX, IMM", 4);
	addInst(r, {0x08, 0x01, 0x00, 0x01}, "RST EAX, EBX", 0);
	addInst(r, {0x08, 0x01, 0x00, 0x02}, "RST EAX, ECX", 0);
	addInst(r, {0x08, 0x01, 0x00, 0x03}, "RST EAX, EDX", 0);
	addInst(r, {0x08, 0x01, 0x00, 0x04}, "RST EAX, EEX", 0);

	// RST EBX, ...
	addInst(r, {0x08, 0x01, 0x01, 0x00}, "RST EBX, IMM", 4);
	addInst(r, {0x08, 0x01, 0x01, 0x01}, "RST EBX, EAX", 0);
	addInst(r, {0x08, 0x01, 0x01, 0x02}, "RST EBX, ECX", 0);
	addInst(r, {0x08, 0x01, 0x01, 0x03}, "RST EBX, EDX", 0);
	addInst(r, {0x08, 0x01, 0x01, 0x04}, "RST EBX, EEX", 0);
	addInst(r, {0x08, 0x01, 0x01, 0x05}, "RST [EBX], IMM", 4);
	addInst(r, {0x08, 0x01, 0x01, 0x06}, "RST [EBX], EAX", 0);
	addInst(r, {0x08, 0x01, 0x01, 0x07}, "RST [EBX], ECX", 0);
	addInst(r, {0x08, 0x01, 0x01, 0x08}, "RST [EBX], EDX", 0);
	addInst(r, {0x08, 0x01, 0x01, 0x09}, "RST [EBX], EEX", 0);

	// RST ECX, ...
	addInst(r, {0x08, 0x01, 0x02, 0x00}, "RST ECX, IMM", 4);
	addInst(r, {0x08, 0x01, 0x02, 0x01}, "RST ECX, EAX", 0);
	addInst(r, {0x08, 0x01, 0x02, 0x02}, "RST ECX, EBX", 0);
	addInst(r, {0x08, 0x01, 0x02, 0x03}, "RST ECX, EDX", 0);
	addInst(r, {0x08, 0x01, 0x02, 0x04}, "RST ECX, EEX", 0);

	// RST EDX, ...
	addInst(r, {0x08, 0x01, 0x03, 0x00}, "RST EDX, IMM", 4);
	addInst(r, {0x08, 0x01, 0x03, 0x01}, "RST EDX, EAX", 0);
	addInst(r, {0x08, 0x01, 0x03, 0x02}, "RST EDX, EBX", 0);
	addInst(r, {0x08, 0x01, 0x03, 0x03}, "RST EDX, ECX", 0);
	addInst(r, {0x08, 0x01, 0x03, 0x04}, "RST EDX, EEX", 0);

	// RST EEX, ...
	addInst(r, {0x08, 0x01, 0x04, 0x00}, "RST EEX, IMM", 4);
	addInst(r, {0x08, 0x01, 0x04, 0x01}, "RST EEX, EAX", 0);
	addInst(r, {0x08, 0x01, 0x04, 0x02}, "RST EEX, EBX", 0);
	addInst(r, {0x08, 0x01, 0x04, 0x03}, "RST EEX, ECX", 0);
	addInst(r, {0x08, 0x01, 0x04, 0x04}, "RST EEX, EDX", 0);

	// LLT系
	// LLT EAX, ...
	addInst(r, {0x09, 0x00, 0x00, 0x00}, "LLT EAX, IMM", 4);
	addInst(r, {0x09, 0x00, 0x00, 0x01}, "LLT EAX, EBX", 0);
	addInst(r, {0x09, 0x00, 0x00, 0x02}, "LLT EAX, ECX", 0);
	addInst(r, {0x09, 0x00, 0x00, 0x03}, "LLT EAX, EDX", 0);
	addInst(r, {0x09, 0x00, 0x00, 0x04}, "LLT EAX, EEX", 0);

	// LLT EBX, ...
	addInst(r, {0x09, 0x00, 0x01, 0x00}, "LLT EBX, IMM", 4);
	addInst(r, {0x09, 0x00, 0x01, 0x01}, "LLT EBX, EAX", 0);
	addInst(r, {0x09, 0x00, 0x01, 0x02}, "LLT EBX, ECX", 0);
	addInst(r, {0x09, 0x00, 0x01, 0x03}, "LLT EBX, EDX", 0);
	addInst(r, {0x09, 0x00, 0x01, 0x04}, "LLT EBX, EEX", 0);
	addInst(r, {0x09, 0x00, 0x01, 0x05}, "LLT [EBX], IMM", 4);
	addInst(r, {0x09, 0x00, 0x01, 0x06}, "LLT [EBX], EAX", 0);
	addInst(r, {0x09, 0x00, 0x01, 0x07}, "LLT [EBX], ECX", 0);
	addInst(r, {0x09, 0x00, 0x01, 0x08}, "LLT [EBX], EDX", 0);
	addInst(r, {0x09, 0x00, 0x01, 0x09}, "LLT [EBX], EEX", 0);

	// LLT ECX, ...
	addInst(r, {0x09, 0x00, 0x02, 0x00}, "LLT ECX, IMM", 4);
	addInst(r, {0x09, 0x00, 0x02, 0x01}, "LLT ECX, EAX", 0);
	addInst(r, {0x09, 0x00, 0x02, 0x02}, "LLT ECX, EBX", 0);
	addInst(r, {0x09, 0x00, 0x02, 0x03}, "LLT ECX, EDX", 0);
	addInst(r, {0x09, 0x00, 0x02, 0x04}, "LLT ECX, EEX", 0);

	// LLT EDX, ...
	addInst(r, {0x09, 0x00, 0x03, 0x00}, "LLT EDX, IMM", 4);
	addInst(r, {0x09, 0x00, 0x03, 0x01}, "LLT EDX, EAX", 0);
	addInst(r, {0x09, 0x00, 0x03, 0x02}, "LLT EDX, EBX", 0);
	addInst(r, {0x09, 0x00, 0x03, 0x03}, "LLT EDX, ECX", 0);
	addInst(r, {0x09, 0x00, 0x03, 0x04}, "LLT EDX, EEX", 0);

	// LLT EEX, ...
	addInst(r, {0x09, 0x00, 0x04, 0x00}, "LLT EEX, IMM", 4);
	addInst(r, {0x09, 0x00, 0x04, 0x01}, "LLT EEX, EAX", 0);
	addInst(r, {0x09, 0x00, 0x04, 0x02}, "LLT EEX, EBX", 0);
	addInst(r, {0x09, 0x00, 0x04, 0x03}, "LLT EEX, ECX", 0);
	addInst(r, {0x09, 0x00, 0x04, 0x04}, "LLT EEX, EDX", 0);

	// RLT系
	// RLT EAX, ...
	addInst(r, {0x09, 0x01, 0x00, 0x00}, "RLT EAX, IMM", 4);
	addInst(r, {0x09, 0x01, 0x00, 0x01}, "RLT EAX, EBX", 0);
	addInst(r, {0x09, 0x01, 0x00, 0x02}, "RLT EAX, ECX", 0);
	addInst(r, {0x09, 0x01, 0x00, 0x03}, "RLT EAX, EDX", 0);
	addInst(r, {0x09, 0x01, 0x00, 0x04}, "RLT EAX, EEX", 0);

	// RLT EBX, ...
	addInst(r, {0x09, 0x01, 0x01, 0x00}, "RLT EBX, IMM", 4);
	addInst(r, {0x09, 0x01, 0x01, 0x01}, "RLT EBX, EAX", 0);
	addInst(r, {0x09, 0x01, 0x01, 0x02}, "RLT EBX, ECX", 0);
	addInst(r, {0x09, 0x01, 0x01, 0x03}, "RLT EBX, EDX", 0);
	addInst(r, {0x09, 0x01, 0x01, 0x04}, "RLT EBX, EEX", 0);
	addInst(r, {0x09, 0x01, 0x01, 0x05}, "RLT [EBX], IMM", 4);
	addInst(r, {0x09, 0x01, 0x01, 0x06}, "RLT [EBX], EAX", 0);
	addInst(r, {0x09, 0x01, 0x01, 0x07}, "RLT [EBX], ECX", 0);
	addInst(r, {0x09, 0x01, 0x01, 0x08}, "RLT [EBX], EDX", 0);
	addInst(r, {0x09, 0x01, 0x01, 0x09}, "RLT [EBX], EEX", 0);

	// RLT ECX, ...
	addInst(r, {0x09, 0x01, 0x02, 0x00}, "RLT ECX, IMM", 4);
	addInst(r, {0x09, 0x01, 0x02, 0x01}, "RLT ECX, EAX", 0);
	addInst(r, {0x09, 0x01, 0x02, 0x02}, "RLT ECX, EBX", 0);
	addInst(r, {0x09, 0x01, 0x02, 0x03}, "RLT ECX, EDX", 0);
	addInst(r, {0x09, 0x01, 0x02, 0x04}, "RLT ECX, EEX", 0);

	// RLT EDX, ...
	addInst(r, {0x09, 0x01, 0x03, 0x00}, "RLT EDX, IMM", 4);
	addInst(r, {0x09, 0x01, 0x03, 0x01}, "RLT EDX, EAX", 0);
	addInst(r, {0x09, 0x01, 0x03, 0x02}, "RLT EDX, EBX", 0);
	addInst(r, {0x09, 0x01, 0x03, 0x03}, "RLT EDX, ECX", 0);
	addInst(r, {0x09, 0x01, 0x03, 0x04}, "RLT EDX, EEX", 0);

	// RLT EEX, ...
	addInst(r, {0x09, 0x01, 0x04, 0x00}, "RLT EEX, IMM", 4);
	addInst(r, {0x09, 0x01, 0x04, 0x01}, "RLT EEX, EAX", 0);
	addInst(r, {0x09, 0x01, 0x04, 0x02}, "RLT EEX, EBX", 0);
	addInst(r, {0x09, 0x01, 0x04, 0x03}, "RLT EEX, ECX", 0);
	addInst(r, {0x09, 0x01, 0x04, 0x04}, "RLT EEX, EDX", 0);

	// EQL系
	// EQL EAX, ...
	addInst(r, {0x0A, 0x00, 0x00, 0x00}, "EQL EAX, IMM", 4);
	addInst(r, {0x0A, 0x00, 0x00, 0x01}, "EQL EAX, EAX", 0);
	addInst(r, {0x0A, 0x00, 0x00, 0x02}, "EQL EAX, EBX", 0);
	addInst(r, {0x0A, 0x00, 0x00, 0x03}, "EQL EAX, ECX", 0);
	addInst(r, {0x0A, 0x00, 0x00, 0x04}, "EQL EAX, EDX", 0);
	addInst(r, {0x0A, 0x00, 0x00, 0x05}, "EQL EAX, EEX", 0);

	// EQL EBX, ...
	addInst(r, {0x0A, 0x00, 0x01, 0x00}, "EQL EBX, IMM", 4);
	addInst(r, {0x0A, 0x00, 0x01, 0x01}, "EQL EBX, EAX", 0);
	addInst(r, {0x0A, 0x00, 0x01, 0x02}, "EQL EBX, EBX", 0);
	addInst(r, {0x0A, 0x00, 0x01, 0x03}, "EQL EBX, ECX", 0);
	addInst(r, {0x0A, 0x00, 0x01, 0x04}, "EQL EBX, EDX", 0);
	addInst(r, {0x0A, 0x00, 0x01, 0x05}, "EQL EBX, EEX", 0);
	addInst(r, {0x0A, 0x00, 0x01, 0x06}, "EQL [EBX], IMM", 4);
	addInst(r, {0x0A, 0x00, 0x01, 0x07}, "EQL [EBX], EAX", 0);
	addInst(r, {0x0A, 0x00, 0x01, 0x08}, "EQL [EBX], EDX", 0);
	addInst(r, {0x0A, 0x00, 0x01, 0x09}, "EQL [EBX], EDX", 0);
	addInst(r, {0x0A, 0x00, 0x01, 0x0A}, "EQL [EBX], EEX", 0);

	// EQL ECX, ...
	addInst(r, {0x0A, 0x00, 0x02, 0x00}, "EQL ECX, IMM", 4);
	addInst(r, {0x0A, 0x00, 0x02, 0x01}, "EQL ECX, EAX", 0);
	addInst(r, {0x0A, 0x00, 0x02, 0x02}, "EQL ECX, EBX", 0);
	addInst(r, {0x0A, 0x00, 0x02, 0x03}, "EQL ECX, ECX", 0);
	addInst(r, {0x0A, 0x00, 0x02, 0x04}, "EQL ECX, EDX", 0);
	addInst(r, {0x0A, 0x00, 0x02, 0x05}, "EQL ECX, EEX", 0);

	// EQL EDX, ...
	addInst(r, {0x0A, 0x00, 0x03, 0x00}, "EQL EDX, IMM", 4);
	addInst(r, {0x0A, 0x00, 0x03, 0x01}, "EQL EDX, EAX", 0);
	addInst(r, {0x0A, 0x00, 0x03, 0x02}, "EQL EDX, EBX", 0);
	addInst(r, {0x0A, 0x00, 0x03, 0x03}, "EQL EDX, ECX", 0);
	addInst(r, {0x0A, 0x00, 0x03, 0x04}, "EQL EDX, EDX", 0);
	addInst(r, {0x0A, 0x00, 0x03, 0x05}, "EQL EDX, EEX", 0);

	// EQL EEX, ...
	addInst(r, {0x0A, 0x00, 0x04, 0x00}, "EQL EEX, IMM", 4);
	addInst(r, {0x0A, 0x00, 0x04, 0x01}, "EQL EEX, EAX", 0);
	addInst(r, {0x0A, 0x00, 0x04, 0x02}, "EQL EEX, EBX", 0);
	addInst(r, {0x0A, 0x00, 0x04, 0x03}, "EQL EEX, ECX", 0);
	addInst(r, {0x0A, 0x00, 0x04, 0x04}, "EQL EEX, EDX", 0);
	addInst(r, {0x0A, 0x00, 0x04, 0x05}, "EQL EEX, EEX", 0);

	// SML系
	// SML EAX, ...
	addInst(r, {0x0A, 0x01, 0x00, 0x00}, "SML EAX, IMM", 4);
	addInst(r, {0x0A, 0x01, 0x00, 0x01}, "SML EAX, EBX", 0);
	addInst(r, {0x0A, 0x01, 0x00, 0x02}, "SML EAX, ECX", 0);
	addInst(r, {0x0A, 0x01, 0x00, 0x03}, "SML EAX, EDX", 0);
	addInst(r, {0x0A, 0x01, 0x00, 0x04}, "SML EAX, EEX", 0);

	// SML EBX, ...
	addInst(r, {0x0A, 0x01, 0x01, 0x00}, "SML EBX, IMM", 4);
	addInst(r, {0x0A, 0x01, 0x01, 0x01}, "SML EBX, EAX", 0);
	addInst(r, {0x0A, 0x01, 0x01, 0x02}, "SML EBX, EBX", 0);
	addInst(r, {0x0A, 0x01, 0x01, 0x03}, "SML EBX, ECX", 0);
	addInst(r, {0x0A, 0x01, 0x01, 0x04}, "SML EBX, EDX", 0);
	addInst(r, {0x0A, 0x01, 0x01, 0x05}, "SML EBX, EEX", 0);
	addInst(r, {0x0A, 0x01, 0x01, 0x05}, "SML [EBX], IMM", 4);
	addInst(r, {0x0A, 0x01, 0x01, 0x06}, "SML [EBX], EAX", 0);
	addInst(r, {0x0A, 0x01, 0x01, 0x07}, "SML [EBX], ECX", 0);
	addInst(r, {0x0A, 0x01, 0x01, 0x08}, "SML [EBX], EDX", 0);
	addInst(r, {0x0A, 0x01, 0x01, 0x09}, "SML [EBX], EEX", 0);

	// SML ECX, ...
	addInst(r, {0x0A, 0x01, 0x02, 0x00}, "SML ECX, IMM", 4);
	addInst(r, {0x0A, 0x01, 0x02, 0x01}, "SML ECX, EAX", 0);
	addInst(r, {0x0A, 0x01, 0x02, 0x02}, "SML ECX, EBX", 0);
	addInst(r, {0x0A, 0x01, 0x02, 0x03}, "SML ECX, EDX", 0);
	addInst(r, {0x0A, 0x01, 0x02, 0x04}, "SML ECX, EEX", 0);

	// SML EDX, ...
	addInst(r, {0x0A, 0x01, 0x03, 0x00}, "SML EDX, IMM", 4);
	addInst(r, {0x0A, 0x01, 0x03, 0x01}, "SML EDX, EAX", 0);
	addInst(r, {0x0A, 0x01, 0x03, 0x02}, "SML EDX, EBX", 0);
	addInst(r, {0x0A, 0x01, 0x03, 0x03}, "SML EDX, ECX", 0);
	addInst(r, {0x0A, 0x01, 0x03, 0x04}, "SML EDX, EEX", 0);

	// SML EEX, ...
	addInst(r, {0x0A, 0x01, 0x04, 0x00}, "SML EEX, IMM", 4);
	addInst(r, {0x0A, 0x01, 0x04, 0x01}, "SML EEX, EAX", 0);
	addInst(r, {0x0A, 0x01, 0x04, 0x02}, "SML EEX, EBX", 0);
	addInst(r, {0x0A, 0x01, 0x04, 0x03}, "SML EEX, ECX", 0);
	addInst(r, {0x0A, 0x01, 0x04, 0x04}, "SML EEX, EDX", 0);

	// NEQ系
	// NEQ EAX, ...
	addInst(r, {0x0A, 0x02, 0x00, 0x00}, "NEQ EAX, IMM", 4);
	addInst(r, {0x0A, 0x02, 0x00, 0x01}, "NEQ EAX, EAX", 0);
	addInst(r, {0x0A, 0x02, 0x00, 0x02}, "NEQ EAX, EBX", 0);
	addInst(r, {0x0A, 0x02, 0x00, 0x03}, "NEQ EAX, ECX", 0);
	addInst(r, {0x0A, 0x02, 0x00, 0x04}, "NEQ EAX, EDX", 0);
	addInst(r, {0x0A, 0x02, 0x00, 0x05}, "NEQ EAX, EEX", 0);

	// NEQ EBX, ...
	addInst(r, {0x0A, 0x02, 0x01, 0x00}, "NEQ EBX, IMM", 4);
	addInst(r, {0x0A, 0x02, 0x01, 0x01}, "NEQ EBX, EAX", 0);
	addInst(r, {0x0A, 0x02, 0x01, 0x02}, "NEQ EBX, EBX", 0);
	addInst(r, {0x0A, 0x02, 0x01, 0x03}, "NEQ EBX, ECX", 0);
	addInst(r, {0x0A, 0x02, 0x01, 0x04}, "NEQ EBX, EDX", 0);
	addInst(r, {0x0A, 0x02, 0x01, 0x05}, "NEQ EBX, EEX", 0);
	addInst(r, {0x0A, 0x02, 0x01, 0x06}, "NEQ [EBX], IMM", 4);
	addInst(r, {0x0A, 0x02, 0x01, 0x07}, "NEQ [EBX], EAX", 0);
	addInst(r, {0x0A, 0x02, 0x01, 0x08}, "NEQ [EBX], ECX", 0);
	addInst(r, {0x0A, 0x02, 0x01, 0x09}, "NEQ [EBX], EDX", 0);
	addInst(r, {0x0A, 0x02, 0x01, 0x0A}, "NEQ [EBX], EEX", 0);

	// NEQ ECX, ...
	addInst(r, {0x0A, 0x02, 0x02, 0x00}, "NEQ ECX, IMM", 4);
	addInst(r, {0x0A, 0x02, 0x02, 0x01}, "NEQ ECX, EAX", 0);
	addInst(r, {0x0A, 0x02, 0x02, 0x02}, "NEQ ECX, EBX", 0);
	addInst(r, {0x0A, 0x02, 0x02, 0x03}, "NEQ ECX, ECX", 0);
	addInst(r, {0x0A, 0x02, 0x02, 0x04}, "NEQ ECX, EDX", 0);
	addInst(r, {0x0A, 0x02, 0x02, 0x05}, "NEQ ECX, EEX", 0);

	// NEQ EDX, ...
	addInst(r, {0x0A, 0x02, 0x03, 0x00}, "NEQ EDX, IMM", 4);
	addInst(r, {0x0A, 0x02, 0x03, 0x01}, "NEQ EDX, EAX", 0);
	addInst(r, {0x0A, 0x02, 0x03, 0x02}, "NEQ EDX, EBX", 0);
	addInst(r, {0x0A, 0x02, 0x03, 0x03}, "NEQ EDX, ECX", 0);
	addInst(r, {0x0A, 0x02, 0x03, 0x04}, "NEQ EDX, EDX", 0);
	addInst(r, {0x0A, 0x02, 0x03, 0x05}, "NEQ EDX, EEX", 0);

	// NEQ EEX, ...
	addInst(r, {0x0A, 0x02, 0x04, 0x00}, "NEQ EEX, IMM", 4);
	addInst(r, {0x0A, 0x02, 0x04, 0x01}, "NEQ EEX, EAX", 0);
	addInst(r, {0x0A, 0x02, 0x04, 0x02}, "NEQ EEX, EBX", 0);
	addInst(r, {0x0A, 0x02, 0x04, 0x03}, "NEQ EEX, ECX", 0);
	addInst(r, {0x0A, 0x02, 0x04, 0x04}, "NEQ EEX, EDX", 0);
	addInst(r, {0x0A, 0x02, 0x04, 0x05}, "NEQ EEX, EEX", 0);

	// JMP系
	// JMP...
	addInst(r, {0x0B, 0x00, 0x00}, "JMP IMM", 4);
	addInst(r, {0x0B, 0x00, 0x01}, "JMP EAX", 0);
	addInst(r, {0x0B, 0x00, 0x02}, "JMP EBX", 0);
	addInst(r, {0x0B, 0x00, 0x03}, "JMP [EBX]", 0);
	addInst(r, {0x0B, 0x00, 0x04}, "JMP ECX", 0);
	addInst(r, {0x0B, 0x00, 0x05}, "JMP EDX", 0);
	addInst(r, {0x0B, 0x00, 0x06}, "JMP EEX", 0);

	// JZ...
	addInst(r, {0x0B, 0x01, 0x00}, "JZ IMM", 4);
	addInst(r, {0x0B, 0x01, 0x01}, "JZ EAX", 0);
	addInst(r, {0x0B, 0x01, 0x02}, "JZ EBX", 0);
	addInst(r, {0x0B, 0x01, 0x03}, "JZ [EBX]", 0);
	addInst(r, {0x0B, 0x01, 0x04}, "JZ ECX", 0);
	addInst(r, {0x0B, 0x01, 0x05}, "JZ EDX", 0);
	addInst(r, {0x0B, 0x01, 0x06}, "JZ EEX", 0);

	// JS...
	addInst(r, {0x0B, 0x02, 0x00}, "JS IMM", 4);
	addInst(r, {0x0B, 0x02, 0x01}, "JS EAX", 0);
	addInst(r, {0x0B, 0x02, 0x02}, "JS EBX", 0);
	addInst(r, {0x0B, 0x02, 0x03}, "JS [EBX]", 0);
	addInst(r, {0x0B, 0x02, 0x04}, "JS ECX", 0);
	addInst(r, {0x0B, 0x02, 0x05}, "JS EDX", 0);
	addInst(r, {0x0B, 0x02, 0x06}, "JS EEX", 0);

	// JC...
	addInst(r, {0x0B, 0x03, 0x00}, "JC IMM", 4);
	addInst(r, {0x0B, 0x03, 0x01}, "JC EAX", 0);
	addInst(r, {0x0B, 0x03, 0x02}, "JC EBX", 0);
	addInst(r, {0x0B, 0x03, 0x03}, "JC [EBX]", 0);
	addInst(r, {0x0B, 0x03, 0x04}, "JC ECX", 0);
	addInst(r, {0x0B, 0x03, 0x05}, "JC EDX", 0);
	addInst(r, {0x0B, 0x03, 0x06}, "JC EEX", 0);

	// JNZ...
	addInst(r, {0x0B, 0x04, 0x00}, "JNZ IMM", 4);
	addInst(r, {0x0B, 0x04, 0x01}, "JNZ EAX", 0);
	addInst(r, {0x0B, 0x04, 0x02}, "JNZ EBX", 0);
	addInst(r, {0x0B, 0x04, 0x03}, "JNZ [EBX]", 0);
	addInst(r, {0x0B, 0x04, 0x04}, "JNZ ECX", 0);
	addInst(r, {0x0B, 0x04, 0x05}, "JNZ EDX", 0);
	addInst(r, {0x0B, 0x04, 0x06}, "JNZ EEX", 0);

	// JNS...
	addInst(r, {0x0B, 0x05, 0x00}, "JNS IMM", 4);
	addInst(r, {0x0B, 0x05, 0x01}, "JNS EAX", 0);
	addInst(r, {0x0B, 0x05, 0x02}, "JNS EBX", 0);
	addInst(r, {0x0B, 0x05, 0x03}, "JNS [EBX]", 0);
	addInst(r, {0x0B, 0x05, 0x04}, "JNS ECX", 0);
	addInst(r, {0x0B, 0x05, 0x05}, "JNS EDX", 0);
	addInst(r, {0x0B, 0x05, 0x06}, "JNS EEX", 0);

	// JNC...
	addInst(r, {0x0B, 0x06, 0x00}, "JNC IMM", 4);
	addInst(r, {0x0B, 0x06, 0x01}, "JNC EAX", 0);
	addInst(r, {0x0B, 0x06, 0x02}, "JNC EBX", 0);
	addInst(r, {0x0B, 0x06, 0x03}, "JNC [EBX]", 0);
	addInst(r, {0x0B, 0x06, 0x04}, "JNC ECX", 0);
	addInst(r, {0x0B, 0x06, 0x05}, "JNC EDX", 0);
	addInst(r, {0x0B, 0x06, 0x06}, "JNC EEX", 0);

	// CALL系
	addInst(r, {0x0C, 0x00}, "CALL EAX", 0);
	addInst(r, {0x0C, 0x01}, "CALL EBX", 0);
	addInst(r, {0x0C, 0x02}, "CALL ECX", 0);
	addInst(r, {0x0C, 0x03}, "CALL EDX", 0);
	addInst(r, {0x0C, 0x04}, "CALL EEX", 0);

	// PUSH系
	addInst(r, {0x0D, 0x00, 0x00}, "PUSH EAX", 0);
	addInst(r, {0x0D, 0x00, 0x01}, "PUSH EBX", 0);
	addInst(r, {0x0D, 0x00, 0x02}, "PUSH ECX", 0);
	addInst(r, {0x0D, 0x00, 0x03}, "PUSH EDX", 0);
	addInst(r, {0x0D, 0x00, 0x04}, "PUSH EEX", 0);
	addInst(r, {0x0D, 0x00, 0x05}, "PUSH EDI", 0);
	addInst(r, {0x0D, 0x00, 0x06}, "PUSH ESI", 0);

	// POP系
	addInst(r, {0x0D, 0x01, 0x00}, "POP EAX", 0);
	addInst(r, {0x0D, 0x01, 0x01}, "POP EBX", 0);
	addInst(r, {0x0D, 0x01, 0x02}, "POP ECX", 0);
	addInst(r, {0x0D, 0x01, 0x03}, "POP EDX", 0);
	addInst(r, {0x0D, 0x01, 0x04}, "POP EEX", 0);
	addInst(r, {0x0D, 0x01, 0x05}, "POP EDI", 0);
	addInst(r, {0x0D, 0x01, 0x06}, "POP ESI", 0);

	// RET
	addInst(r, {0x0E}, "RET", 0);

	// HALT
	addInst(r, {0x0F}, "HALT", 0);

	return true;
}

#endif
