#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x129704c00 .scope module, "Mux2_1_5" "Mux2_1_5" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inp1";
    .port_info 1 /INPUT 5 "inp2";
    .port_info 2 /INPUT 1 "stall_flag";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /OUTPUT 5 "out";
o0x130018010 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c34000_0 .net "cs", 0 0, o0x130018010;  0 drivers
o0x130018040 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600002c34090_0 .net "inp1", 4 0, o0x130018040;  0 drivers
o0x130018070 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600002c34120_0 .net "inp2", 4 0, o0x130018070;  0 drivers
v0x600002c341b0_0 .var "out", 4 0;
o0x1300180d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c34240_0 .net "stall_flag", 0 0, o0x1300180d0;  0 drivers
E_0x60000103d8f0 .event edge, v0x600002c34240_0, v0x600002c34000_0, v0x600002c34120_0, v0x600002c34090_0;
S_0x129704d70 .scope module, "pipeline" "pipeline" 3 15;
 .timescale -9 -12;
o0x1300181f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600002c3a6d0_0 .net "Mem_address", 31 0, o0x1300181f0;  0 drivers
v0x600002c3a760_0 .net "PCplus4Out", 31 0, v0x600002c37600_0;  1 drivers
v0x600002c3a7f0_0 .net "Read_Data", 31 0, v0x600002c34480_0;  1 drivers
v0x600002c3a880_0 .net "Write_data", 31 0, v0x600002c35050_0;  1 drivers
v0x600002c3a910_0 .net "alu_op", 1 0, v0x600002c38750_0;  1 drivers
v0x600002c3a9a0_0 .net "alu_op_out_id_ex", 1 0, v0x600002c365b0_0;  1 drivers
v0x600002c3aa30_0 .net "alu_res_out_wb", 31 0, v0x600002c34750_0;  1 drivers
v0x600002c3aac0_0 .net "alu_src", 0 0, v0x600002c387e0_0;  1 drivers
v0x600002c3ab50_0 .net "alu_src_out_id_ex", 0 0, v0x600002c366d0_0;  1 drivers
v0x600002c3abe0_0 .net "branch", 0 0, v0x600002c38870_0;  1 drivers
v0x600002c3ac70_0 .net "branch_address", 31 0, v0x600002c359e0_0;  1 drivers
v0x600002c3ad00_0 .net "branch_out_id_ex", 0 0, v0x600002c367f0_0;  1 drivers
v0x600002c3ad90_0 .var "clk", 0 0;
v0x600002c3ae20_0 .net "currpc_out", 31 0, v0x600002c377b0_0;  1 drivers
v0x600002c3aeb0_0 .net "flag_ex", 0 0, v0x600002c3a400_0;  1 drivers
v0x600002c3af40_0 .net "flag_id", 0 0, v0x600002c3a490_0;  1 drivers
v0x600002c3afd0_0 .net "flag_if", 0 0, v0x600002c3a5b0_0;  1 drivers
v0x600002c3b060_0 .net "imm_field_wo_sgn_ext", 15 0, v0x600002c39a70_0;  1 drivers
v0x600002c3b0f0_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x600002f34b40;  1 drivers
v0x600002c3b180_0 .net "inp_instn", 31 0, v0x600002c37de0_0;  1 drivers
o0x130019480 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x600002c3b210_0 .net "inst_imm_field", 15 0, o0x130019480;  0 drivers
v0x600002c3b2a0_0 .net "mem_read", 0 0, v0x600002c38990_0;  1 drivers
v0x600002c3b330_0 .net "mem_read_out_ex_dm", 0 0, v0x600002c35290_0;  1 drivers
v0x600002c3b3c0_0 .net "mem_read_out_id_ex", 0 0, v0x600002c36ac0_0;  1 drivers
v0x600002c3b450_0 .net "mem_to_reg", 0 0, v0x600002c38a20_0;  1 drivers
v0x600002c3b4e0_0 .net "mem_to_reg_out_dm_wb", 0 0, v0x600002c34a20_0;  1 drivers
v0x600002c3b570_0 .net "mem_to_reg_out_ex_dm", 0 0, v0x600002c353b0_0;  1 drivers
v0x600002c3b600_0 .net "mem_to_reg_out_id_ex", 0 0, v0x600002c36be0_0;  1 drivers
v0x600002c3b690_0 .net "mem_write", 0 0, v0x600002c38ab0_0;  1 drivers
v0x600002c3b720_0 .net "mem_write_out_ex_dm", 0 0, v0x600002c354d0_0;  1 drivers
v0x600002c3b7b0_0 .net "mem_write_out_id_ex", 0 0, v0x600002c36d00_0;  1 drivers
v0x600002c3b840_0 .net "nextpc", 31 0, v0x600002c37e70_0;  1 drivers
v0x600002c3b8d0_0 .net "nextpc_out", 31 0, v0x600002c36e20_0;  1 drivers
v0x600002c3b960_0 .net "out_instn", 31 0, v0x600002c379f0_0;  1 drivers
v0x600002c3b9f0_0 .net "pc_to_branch", 31 0, v0x600002c38000_0;  1 drivers
v0x600002c3ba80_0 .net "pcout", 31 0, v0x600002c35dd0_0;  1 drivers
o0x130019570 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600002c3bb10_0 .net "rd_in_id_ex", 4 0, o0x130019570;  0 drivers
v0x600002c3bba0_0 .net "rd_out_dm_wb", 4 0, v0x600002c34b40_0;  1 drivers
v0x600002c3bc30_0 .net "rd_out_ex_dm", 4 0, v0x600002c355f0_0;  1 drivers
o0x130018a30 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600002c3bcc0_0 .net "rd_out_id_ex", 4 0, o0x130018a30;  0 drivers
v0x600002c3bd50_0 .net "rd_out_wb", 4 0, v0x600002c38480_0;  1 drivers
v0x600002c3bde0_0 .net "read_data_out_wb", 31 0, v0x600002c34c60_0;  1 drivers
v0x600002c3be70_0 .net "reg_dst", 0 0, v0x600002c38bd0_0;  1 drivers
v0x600002c3bf00_0 .net "reg_dst_id_ex", 0 0, v0x600002c37060_0;  1 drivers
v0x600002c3c000_0 .net "reg_file_out_data1", 31 0, v0x600002c370f0_0;  1 drivers
v0x600002c3c090_0 .net "reg_file_out_data2", 31 0, v0x600002c37180_0;  1 drivers
v0x600002c3c120_0 .net "reg_file_rd_data1", 31 0, v0x600002c38fc0_0;  1 drivers
v0x600002c3c1b0_0 .net "reg_file_rd_data2", 31 0, v0x600002c39050_0;  1 drivers
v0x600002c3c240_0 .net "reg_wr_data", 31 0, v0x600002c386c0_0;  1 drivers
v0x600002c3c2d0_0 .net "reg_write", 0 0, v0x600002c38c60_0;  1 drivers
v0x600002c3c360_0 .net "reg_write_out_dm_wb", 0 0, v0x600002c34d80_0;  1 drivers
v0x600002c3c3f0_0 .net "reg_write_out_ex_dm", 0 0, v0x600002c35710_0;  1 drivers
v0x600002c3c480_0 .net "reg_write_out_id_ex", 0 0, v0x600002c373c0_0;  1 drivers
v0x600002c3c510_0 .net "reg_write_out_wb", 0 0, v0x600002c385a0_0;  1 drivers
v0x600002c3c5a0_0 .var "reset", 0 0;
v0x600002c3c630_0 .net "resultOut", 31 0, v0x600002c35f80_0;  1 drivers
v0x600002c3c6c0_0 .net "sgn_ext_imm", 31 0, v0x600002c39710_0;  1 drivers
v0x600002c3c750_0 .net "sgn_ext_imm_out", 31 0, v0x600002c37570_0;  1 drivers
v0x600002c3c7e0_0 .net "zero", 0 0, v0x600002c36490_0;  1 drivers
L_0x600002f34be0 .part v0x600002c379f0_0, 26, 6;
L_0x600002f34000 .part v0x600002c379f0_0, 21, 5;
L_0x600002f340a0 .part v0x600002c379f0_0, 16, 5;
L_0x600002f34140 .part v0x600002c379f0_0, 11, 5;
L_0x600002f341e0 .part v0x600002c379f0_0, 0, 16;
S_0x129705280 .scope module, "DM" "DataMemory" 3 204, 4 1 0, S_0x129704d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Mem_address";
    .port_info 1 /INPUT 1 "Mem_read";
    .port_info 2 /INPUT 1 "Mem_write";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_Data";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
v0x600002c342d0_0 .net "Mem_address", 31 0, o0x1300181f0;  alias, 0 drivers
v0x600002c34360_0 .net "Mem_read", 0 0, v0x600002c35290_0;  alias, 1 drivers
v0x600002c343f0_0 .net "Mem_write", 0 0, v0x600002c354d0_0;  alias, 1 drivers
v0x600002c34480_0 .var "Read_Data", 31 0;
v0x600002c34510_0 .net "Write_data", 31 0, v0x600002c35050_0;  alias, 1 drivers
v0x600002c345a0_0 .net "clk", 0 0, v0x600002c3ad90_0;  1 drivers
v0x600002c34630 .array "memory", 9 0, 31 0;
v0x600002c346c0_0 .net "reset", 0 0, v0x600002c3c5a0_0;  1 drivers
E_0x60000103da10 .event negedge, v0x600002c345a0_0;
E_0x60000103d2c0 .event edge, v0x600002c34360_0;
E_0x60000103d2f0 .event posedge, v0x600002c346c0_0;
S_0x1297053f0 .scope module, "DM_WB" "MEM_WB_reg" 3 214, 5 1 0, S_0x129704d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "rd_in_dm_wb";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 32 "read_data";
    .port_info 6 /OUTPUT 1 "mem_to_reg_out_dm_wb";
    .port_info 7 /OUTPUT 1 "reg_write_out_dm_wb";
    .port_info 8 /OUTPUT 32 "read_data_out";
    .port_info 9 /OUTPUT 32 "alu_res_out";
    .port_info 10 /INPUT 1 "reset";
    .port_info 11 /OUTPUT 5 "rd_out_dm_wb";
v0x600002c34750_0 .var "alu_res_out", 31 0;
v0x600002c347e0_0 .net "alu_result", 31 0, v0x600002c35f80_0;  alias, 1 drivers
v0x600002c34870_0 .net "clk", 0 0, v0x600002c3ad90_0;  alias, 1 drivers
v0x600002c34900_0 .var "flag_dm_wb", 0 0;
v0x600002c34990_0 .net "mem_to_reg", 0 0, v0x600002c353b0_0;  alias, 1 drivers
v0x600002c34a20_0 .var "mem_to_reg_out_dm_wb", 0 0;
v0x600002c34ab0_0 .net "rd_in_dm_wb", 4 0, v0x600002c355f0_0;  alias, 1 drivers
v0x600002c34b40_0 .var "rd_out_dm_wb", 4 0;
v0x600002c34bd0_0 .net "read_data", 31 0, v0x600002c34480_0;  alias, 1 drivers
v0x600002c34c60_0 .var "read_data_out", 31 0;
v0x600002c34cf0_0 .net "reg_write", 0 0, v0x600002c35710_0;  alias, 1 drivers
v0x600002c34d80_0 .var "reg_write_out_dm_wb", 0 0;
o0x130018670 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c34e10_0 .net "reset", 0 0, o0x130018670;  0 drivers
E_0x60000103d350 .event posedge, v0x600002c345a0_0;
E_0x60000103d380 .event posedge, v0x600002c34e10_0;
S_0x129705560 .scope module, "EX_DM" "EX_DM_register" 3 185, 6 1 0, S_0x129704d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_read_in";
    .port_info 1 /INPUT 1 "mem_write_in";
    .port_info 2 /INPUT 32 "Write_data_in";
    .port_info 3 /INPUT 5 "rd_in_ex_dm";
    .port_info 4 /OUTPUT 32 "Mem_address";
    .port_info 5 /OUTPUT 1 "mem_read_out_ex_dm";
    .port_info 6 /OUTPUT 1 "mem_write_out_ex_dm";
    .port_info 7 /OUTPUT 32 "Write_data_out";
    .port_info 8 /INPUT 1 "mem_to_reg_in";
    .port_info 9 /INPUT 1 "reg_write_in";
    .port_info 10 /OUTPUT 1 "mem_to_reg_out_ex_dm";
    .port_info 11 /OUTPUT 1 "reg_write_out_ex_dm";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "reset";
    .port_info 14 /OUTPUT 5 "rd_out_ex_dm";
o0x1300188e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600002c34ea0_0 .net "ALU_result", 31 0, o0x1300188e0;  0 drivers
v0x600002c34f30_0 .var "Mem_address", 31 0;
v0x600002c34fc0_0 .net "Write_data_in", 31 0, v0x600002c37180_0;  alias, 1 drivers
v0x600002c35050_0 .var "Write_data_out", 31 0;
v0x600002c350e0_0 .net "clk", 0 0, v0x600002c3ad90_0;  alias, 1 drivers
v0x600002c35170_0 .var "flag_ex_dm", 0 0;
v0x600002c35200_0 .net "mem_read_in", 0 0, v0x600002c36ac0_0;  alias, 1 drivers
v0x600002c35290_0 .var "mem_read_out_ex_dm", 0 0;
v0x600002c35320_0 .net "mem_to_reg_in", 0 0, v0x600002c36be0_0;  alias, 1 drivers
v0x600002c353b0_0 .var "mem_to_reg_out_ex_dm", 0 0;
v0x600002c35440_0 .net "mem_write_in", 0 0, v0x600002c36d00_0;  alias, 1 drivers
v0x600002c354d0_0 .var "mem_write_out_ex_dm", 0 0;
v0x600002c35560_0 .net "rd_in_ex_dm", 4 0, o0x130018a30;  alias, 0 drivers
v0x600002c355f0_0 .var "rd_out_ex_dm", 4 0;
v0x600002c35680_0 .net "reg_write_in", 0 0, v0x600002c373c0_0;  alias, 1 drivers
v0x600002c35710_0 .var "reg_write_out_ex_dm", 0 0;
v0x600002c357a0_0 .net "reset", 0 0, v0x600002c3c5a0_0;  alias, 1 drivers
S_0x129705840 .scope module, "Ex" "EX" 3 166, 7 1 0, S_0x129704d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "rs";
    .port_info 3 /INPUT 32 "rt";
    .port_info 4 /INPUT 32 "sign_ext";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUOp";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 32 "pc";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 32 "address";
    .port_info 12 /OUTPUT 32 "resultOut";
    .port_info 13 /OUTPUT 32 "pcout";
    .port_info 14 /OUTPUT 32 "offset";
P_0x1297059b0 .param/l "ADD" 0 7 47, C4<000000>;
P_0x1297059f0 .param/l "ADDI" 0 7 44, C4<00>;
P_0x129705a30 .param/l "BEQ" 0 7 45, C4<01>;
P_0x129705a70 .param/l "LW" 0 7 42, C4<00>;
P_0x129705ab0 .param/l "MUL" 0 7 49, C4<000010>;
P_0x129705af0 .param/l "RType" 0 7 46, C4<10>;
P_0x129705b30 .param/l "SUB" 0 7 48, C4<000001>;
P_0x129705b70 .param/l "SW" 0 7 43, C4<00>;
v0x600002c35830_0 .var "ALUControl", 3 0;
v0x600002c358c0_0 .net "ALUOp", 1 0, v0x600002c365b0_0;  alias, 1 drivers
v0x600002c35950_0 .net "ALUSrc", 0 0, v0x600002c366d0_0;  alias, 1 drivers
v0x600002c359e0_0 .var "address", 31 0;
v0x600002c35a70_0 .net "branch", 0 0, v0x600002c367f0_0;  alias, 1 drivers
v0x600002c35b00_0 .net "clk", 0 0, v0x600002c3ad90_0;  alias, 1 drivers
v0x600002c35b90_0 .var "data2", 31 0;
v0x600002c35c20_0 .net "funct", 5 0, L_0x600002f34280;  1 drivers
v0x600002c35cb0_0 .var "offset", 31 0;
v0x600002c35d40_0 .net "pc", 31 0, v0x600002c36e20_0;  alias, 1 drivers
v0x600002c35dd0_0 .var "pcout", 31 0;
v0x600002c35e60_0 .net "reset", 0 0, v0x600002c3c5a0_0;  alias, 1 drivers
v0x600002c35ef0_0 .var "result", 31 0;
v0x600002c35f80_0 .var "resultOut", 31 0;
v0x600002c36010_0 .net "rs", 31 0, v0x600002c370f0_0;  alias, 1 drivers
v0x600002c360a0_0 .net "rt", 31 0, v0x600002c37180_0;  alias, 1 drivers
v0x600002c36130_0 .net "sign_ext", 31 0, v0x600002c37570_0;  alias, 1 drivers
v0x600002c361c0_0 .net "stall_flag", 0 0, v0x600002c3a400_0;  alias, 1 drivers
v0x600002c36250_0 .var "t_address", 31 0;
v0x600002c362e0_0 .var "t_offset", 31 0;
v0x600002c36370_0 .var "t_pcout", 31 0;
v0x600002c36400_0 .var "t_zero", 0 0;
v0x600002c36490_0 .var "zero", 0 0;
L_0x600002f34280 .part v0x600002c37570_0, 0, 6;
S_0x129705d20 .scope module, "ID_EX" "ID_EX_reg" 3 116, 8 1 0, S_0x129704d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /INPUT 5 "rd_in_id_ex";
    .port_info 6 /INPUT 1 "alu_src";
    .port_info 7 /INPUT 2 "alu_op";
    .port_info 8 /INPUT 32 "nextpc";
    .port_info 9 /INPUT 32 "reg_file_rd_data1";
    .port_info 10 /INPUT 32 "reg_file_rd_data2";
    .port_info 11 /INPUT 32 "sgn_ext_imm";
    .port_info 12 /INPUT 16 "inst_imm_field";
    .port_info 13 /OUTPUT 32 "nextpc_out";
    .port_info 14 /OUTPUT 32 "reg_file_out_data1";
    .port_info 15 /OUTPUT 32 "reg_file_out_data2";
    .port_info 16 /OUTPUT 32 "sgn_ext_imm_out";
    .port_info 17 /OUTPUT 1 "reg_write_out_id_ex";
    .port_info 18 /OUTPUT 1 "mem_to_reg_out_id_ex";
    .port_info 19 /OUTPUT 1 "mem_write_out_id_ex";
    .port_info 20 /OUTPUT 1 "mem_read_out_id_ex";
    .port_info 21 /OUTPUT 1 "branch_out_id_ex";
    .port_info 22 /OUTPUT 1 "alu_src_out_id_ex";
    .port_info 23 /OUTPUT 2 "alu_op_out_id_ex";
    .port_info 24 /INPUT 1 "clk";
    .port_info 25 /INPUT 1 "reset";
    .port_info 26 /INPUT 1 "reg_dst";
    .port_info 27 /OUTPUT 1 "reg_dst_id_ex";
v0x600002c36520_0 .net "alu_op", 1 0, v0x600002c38750_0;  alias, 1 drivers
v0x600002c365b0_0 .var "alu_op_out_id_ex", 1 0;
v0x600002c36640_0 .net "alu_src", 0 0, v0x600002c387e0_0;  alias, 1 drivers
v0x600002c366d0_0 .var "alu_src_out_id_ex", 0 0;
v0x600002c36760_0 .net "branch", 0 0, v0x600002c38870_0;  alias, 1 drivers
v0x600002c367f0_0 .var "branch_out_id_ex", 0 0;
v0x600002c36880_0 .net "clk", 0 0, v0x600002c3ad90_0;  alias, 1 drivers
v0x600002c36910_0 .var "flag_id_ex", 0 0;
v0x600002c369a0_0 .net "inst_imm_field", 15 0, o0x130019480;  alias, 0 drivers
v0x600002c36a30_0 .net "mem_read", 0 0, v0x600002c38990_0;  alias, 1 drivers
v0x600002c36ac0_0 .var "mem_read_out_id_ex", 0 0;
v0x600002c36b50_0 .net "mem_to_reg", 0 0, v0x600002c38a20_0;  alias, 1 drivers
v0x600002c36be0_0 .var "mem_to_reg_out_id_ex", 0 0;
v0x600002c36c70_0 .net "mem_write", 0 0, v0x600002c38ab0_0;  alias, 1 drivers
v0x600002c36d00_0 .var "mem_write_out_id_ex", 0 0;
v0x600002c36d90_0 .net "nextpc", 31 0, v0x600002c37e70_0;  alias, 1 drivers
v0x600002c36e20_0 .var "nextpc_out", 31 0;
v0x600002c36eb0_0 .net "rd_in_id_ex", 4 0, o0x130019570;  alias, 0 drivers
v0x600002c36f40_0 .var "rd_out_id_ex", 4 0;
v0x600002c36fd0_0 .net "reg_dst", 0 0, v0x600002c38bd0_0;  alias, 1 drivers
v0x600002c37060_0 .var "reg_dst_id_ex", 0 0;
v0x600002c370f0_0 .var "reg_file_out_data1", 31 0;
v0x600002c37180_0 .var "reg_file_out_data2", 31 0;
v0x600002c37210_0 .net "reg_file_rd_data1", 31 0, v0x600002c38fc0_0;  alias, 1 drivers
v0x600002c372a0_0 .net "reg_file_rd_data2", 31 0, v0x600002c39050_0;  alias, 1 drivers
v0x600002c37330_0 .net "reg_write", 0 0, v0x600002c38c60_0;  alias, 1 drivers
v0x600002c373c0_0 .var "reg_write_out_id_ex", 0 0;
v0x600002c37450_0 .net "reset", 0 0, v0x600002c3c5a0_0;  alias, 1 drivers
v0x600002c374e0_0 .net "sgn_ext_imm", 31 0, v0x600002c39710_0;  alias, 1 drivers
v0x600002c37570_0 .var "sgn_ext_imm_out", 31 0;
S_0x129706130 .scope module, "IF" "IF_ID_reg" 3 55, 9 1 0, S_0x129704d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "currpc";
    .port_info 1 /INPUT 32 "nextpc";
    .port_info 2 /INPUT 32 "inp_instn";
    .port_info 3 /OUTPUT 32 "out_instn";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "PCplus4Out";
    .port_info 6 /OUTPUT 32 "currpc_out";
    .port_info 7 /INPUT 1 "reset";
v0x600002c37600_0 .var "PCplus4Out", 31 0;
v0x600002c37690_0 .net "clk", 0 0, v0x600002c3ad90_0;  alias, 1 drivers
v0x600002c37720_0 .net "currpc", 31 0, v0x600002c38000_0;  alias, 1 drivers
v0x600002c377b0_0 .var "currpc_out", 31 0;
v0x600002c37840_0 .var "flag_if_id", 0 0;
v0x600002c378d0_0 .net "inp_instn", 31 0, v0x600002c37de0_0;  alias, 1 drivers
v0x600002c37960_0 .net "nextpc", 31 0, v0x600002c37e70_0;  alias, 1 drivers
v0x600002c379f0_0 .var "out_instn", 31 0;
v0x600002c37a80_0 .net "reset", 0 0, v0x600002c3c5a0_0;  alias, 1 drivers
v0x600002c37b10_0 .var "t_currpc", 31 0;
v0x600002c37ba0_0 .var "t_inp_instn", 31 0;
v0x600002c37c30_0 .var "t_nextpc", 31 0;
S_0x1297062a0 .scope module, "IM" "Instruction_Memory" 3 39, 10 1 0, S_0x129704d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "inp_instn";
    .port_info 4 /OUTPUT 32 "nextpc";
    .port_info 5 /OUTPUT 32 "pc_to_branch";
    .port_info 6 /INPUT 1 "reset";
v0x600002c37cc0 .array "Imemory", 1023 0, 31 0;
v0x600002c37d50_0 .net "clk", 0 0, v0x600002c3ad90_0;  alias, 1 drivers
v0x600002c37de0_0 .var "inp_instn", 31 0;
v0x600002c37e70_0 .var "nextpc", 31 0;
v0x600002c37f00_0 .net "pc", 31 0, v0x600002c37e70_0;  alias, 1 drivers
v0x600002c38000_0 .var "pc_to_branch", 31 0;
v0x600002c38090_0 .net "reset", 0 0, v0x600002c3c5a0_0;  alias, 1 drivers
v0x600002c38120_0 .net "stall_flag", 0 0, v0x600002c3a5b0_0;  alias, 1 drivers
E_0x60000103d3b0 .event edge, v0x600002c36d90_0;
E_0x60000103d3e0 .event edge, v0x600002c345a0_0;
S_0x129706410 .scope module, "WB" "WriteBack" 3 228, 11 2 0, S_0x129704d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rd_in_wb";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 32 "alu_data_out";
    .port_info 4 /INPUT 32 "dm_data_out";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_data";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "reg_write_out_wb";
    .port_info 9 /OUTPUT 5 "rd_out_wb";
v0x600002c381b0_0 .net "alu_data_out", 31 0, v0x600002c34750_0;  alias, 1 drivers
v0x600002c38240_0 .net "clk", 0 0, v0x600002c3ad90_0;  alias, 1 drivers
v0x600002c382d0_0 .net "dm_data_out", 31 0, v0x600002c34c60_0;  alias, 1 drivers
v0x600002c38360_0 .net "mem_to_reg", 0 0, v0x600002c34a20_0;  alias, 1 drivers
v0x600002c383f0_0 .net "rd_in_wb", 4 0, v0x600002c34b40_0;  alias, 1 drivers
v0x600002c38480_0 .var "rd_out_wb", 4 0;
v0x600002c38510_0 .net "reg_write", 0 0, v0x600002c34d80_0;  alias, 1 drivers
v0x600002c385a0_0 .var "reg_write_out_wb", 0 0;
v0x600002c38630_0 .net "reset", 0 0, v0x600002c3c5a0_0;  alias, 1 drivers
v0x600002c386c0_0 .var "wb_data", 31 0;
S_0x129706580 .scope module, "cu" "ControlUnit" 3 67, 12 1 0, S_0x129704d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /INPUT 1 "reset";
    .port_info 10 /INPUT 1 "clk";
P_0x1297066f0 .param/l "ADDI" 0 12 12, C4<000100>;
P_0x129706730 .param/l "BEQ" 0 12 11, C4<000011>;
P_0x129706770 .param/l "LW" 0 12 9, C4<000001>;
P_0x1297067b0 .param/l "RType" 0 12 8, C4<000000>;
P_0x1297067f0 .param/l "SW" 0 12 10, C4<000010>;
v0x600002c38750_0 .var "alu_op", 1 0;
v0x600002c387e0_0 .var "alu_src", 0 0;
v0x600002c38870_0 .var "branch", 0 0;
v0x600002c38900_0 .net "clk", 0 0, v0x600002c3ad90_0;  alias, 1 drivers
v0x600002c38990_0 .var "mem_read", 0 0;
v0x600002c38a20_0 .var "mem_to_reg", 0 0;
v0x600002c38ab0_0 .var "mem_write", 0 0;
v0x600002c38b40_0 .net "opcode", 5 0, L_0x600002f34be0;  1 drivers
v0x600002c38bd0_0 .var "reg_dst", 0 0;
v0x600002c38c60_0 .var "reg_write", 0 0;
v0x600002c38cf0_0 .net "reset", 0 0, v0x600002c3c5a0_0;  alias, 1 drivers
S_0x129706940 .scope module, "tb" "instruction_decoder" 3 91, 13 8 0, S_0x129704d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "stall_flag_if";
    .port_info 2 /INPUT 1 "stall_flag_ex";
    .port_info 3 /OUTPUT 1 "stall_flag_id_out";
    .port_info 4 /OUTPUT 1 "stall_flag_if_out";
    .port_info 5 /OUTPUT 1 "stall_flag_ex_out";
    .port_info 6 /INPUT 1 "reg_write_cu";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 5 "inst_read_reg_addr1";
    .port_info 10 /INPUT 5 "inst_read_reg_addr2";
    .port_info 11 /INPUT 5 "rd";
    .port_info 12 /INPUT 32 "reg_wr_data";
    .port_info 13 /INPUT 16 "inst_imm_field";
    .port_info 14 /INPUT 1 "reg_write";
    .port_info 15 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 16 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 17 /OUTPUT 16 "imm_field_wo_sgn_ext";
    .port_info 18 /OUTPUT 32 "sgn_ext_imm";
    .port_info 19 /OUTPUT 32 "imm_sgn_ext_lft_shft";
    .port_info 20 /INPUT 5 "reg_wr_addr_wb";
v0x600002c39830_0 .net *"_ivl_2", 29 0, L_0x600002f34aa0;  1 drivers
L_0x130050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c398c0_0 .net *"_ivl_4", 1 0, L_0x130050010;  1 drivers
v0x600002c39950_0 .net "clk", 0 0, v0x600002c3ad90_0;  alias, 1 drivers
v0x600002c399e0_0 .var "flag_reg_wr_addr_wb", 4 0;
v0x600002c39a70_0 .var "imm_field_wo_sgn_ext", 15 0;
v0x600002c39b00_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x600002f34b40;  alias, 1 drivers
v0x600002c39b90_0 .net "inst_imm_field", 15 0, L_0x600002f341e0;  1 drivers
v0x600002c39c20_0 .net "inst_read_reg_addr1", 4 0, L_0x600002f34000;  1 drivers
v0x600002c39cb0_0 .net "inst_read_reg_addr2", 4 0, L_0x600002f340a0;  1 drivers
v0x600002c39d40_0 .net "rd", 4 0, L_0x600002f34140;  1 drivers
v0x600002c39dd0_0 .net "reg_file_rd_data1", 31 0, v0x600002c38fc0_0;  alias, 1 drivers
v0x600002c39e60_0 .net "reg_file_rd_data2", 31 0, v0x600002c39050_0;  alias, 1 drivers
v0x600002c39ef0_0 .net "reg_wr_addr_wb", 4 0, v0x600002c38480_0;  alias, 1 drivers
v0x600002c39f80_0 .net "reg_wr_data", 31 0, v0x600002c386c0_0;  alias, 1 drivers
v0x600002c3a010_0 .net "reg_write", 0 0, v0x600002c385a0_0;  alias, 1 drivers
v0x600002c3a0a0_0 .net "reg_write_cu", 0 0, v0x600002c38c60_0;  alias, 1 drivers
v0x600002c3a130 .array "registers_flag", 31 0, 0 0;
v0x600002c3a1c0_0 .net "reset", 0 0, v0x600002c3c5a0_0;  alias, 1 drivers
v0x600002c3a250_0 .net "sgn_ext_imm", 31 0, v0x600002c39710_0;  alias, 1 drivers
v0x600002c3a2e0_0 .net "stall_flag", 0 0, v0x600002c3a490_0;  alias, 1 drivers
v0x600002c3a370_0 .net "stall_flag_ex", 0 0, v0x600002c3a400_0;  alias, 1 drivers
v0x600002c3a400_0 .var "stall_flag_ex_out", 0 0;
v0x600002c3a490_0 .var "stall_flag_id_out", 0 0;
v0x600002c3a520_0 .net "stall_flag_if", 0 0, v0x600002c3a5b0_0;  alias, 1 drivers
v0x600002c3a5b0_0 .var "stall_flag_if_out", 0 0;
v0x600002c3a640_0 .var "t_reg_wr_addr_wb", 4 0;
L_0x600002f34aa0 .part v0x600002c39710_0, 0, 30;
L_0x600002f34b40 .concat [ 2 30 0 0], L_0x130050010, L_0x600002f34aa0;
S_0x129706cb0 .scope module, "registerFile" "RegisterFile" 13 113, 14 1 0, S_0x129706940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 5 "inst_read_reg_addr1";
    .port_info 2 /INPUT 5 "inst_read_reg_addr2";
    .port_info 3 /INPUT 5 "reg_wr_addr";
    .port_info 4 /INPUT 32 "reg_wr_data";
    .port_info 5 /INPUT 1 "reg_wr";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 8 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 9 /INPUT 1 "reset";
v0x600002c38d80_0 .net "clk", 0 0, v0x600002c3ad90_0;  alias, 1 drivers
v0x600002c38e10_0 .var/i "i", 31 0;
v0x600002c38ea0_0 .net "inst_read_reg_addr1", 4 0, L_0x600002f34000;  alias, 1 drivers
v0x600002c38f30_0 .net "inst_read_reg_addr2", 4 0, L_0x600002f340a0;  alias, 1 drivers
v0x600002c38fc0_0 .var "reg_file_rd_data1", 31 0;
v0x600002c39050_0 .var "reg_file_rd_data2", 31 0;
v0x600002c390e0_0 .net "reg_wr", 0 0, v0x600002c385a0_0;  alias, 1 drivers
v0x600002c39170_0 .net "reg_wr_addr", 4 0, v0x600002c38480_0;  alias, 1 drivers
v0x600002c39200_0 .net "reg_wr_data", 31 0, v0x600002c386c0_0;  alias, 1 drivers
v0x600002c39290 .array "registers", 31 0, 31 0;
v0x600002c39320 .array "registers_flag", 31 0, 0 0;
v0x600002c393b0_0 .net "reset", 0 0, v0x600002c3c5a0_0;  alias, 1 drivers
v0x600002c39440_0 .net "stall_flag", 0 0, v0x600002c3a490_0;  alias, 1 drivers
v0x600002c394d0_0 .var "t_reg_file_rd_data1", 31 0;
v0x600002c39560_0 .var "t_reg_file_rd_data2", 31 0;
v0x600002c395f0_0 .var "t_reg_wr_data", 31 0;
E_0x60000103d4d0 .event edge, v0x600002c346c0_0;
S_0x129706e20 .scope module, "signExtend" "SignExtend" 13 116, 15 1 0, S_0x129706940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 16 "inp";
    .port_info 2 /OUTPUT 32 "out";
v0x600002c39680_0 .net "inp", 15 0, L_0x600002f341e0;  alias, 1 drivers
v0x600002c39710_0 .var "out", 31 0;
v0x600002c397a0_0 .net "stall_flag", 0 0, v0x600002c3a490_0;  alias, 1 drivers
E_0x60000103d500 .event edge, v0x600002c39440_0, v0x600002c39680_0;
    .scope S_0x129704c00;
T_0 ;
    %wait E_0x60000103d8f0;
    %load/vec4 v0x600002c34240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x600002c34000_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x600002c34090_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x600002c34000_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x600002c34120_0;
    %jmp/1 T_0.5, 9;
T_0.4 ; End of true expr.
    %pushi/vec4 31, 31, 5;
    %jmp/0 T_0.5, 9;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x600002c341b0_0, 0, 5;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1297062a0;
T_1 ;
    %vpi_call 10 15 "$readmemb", "m.bin", v0x600002c37cc0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1297062a0;
T_2 ;
    %wait E_0x60000103d2f0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c37e70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1297062a0;
T_3 ;
    %wait E_0x60000103d3e0;
    %vpi_call 10 30 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b stall = %b\012", $time, v0x600002c37de0_0, v0x600002c37e70_0, v0x600002c38000_0, v0x600002c38120_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1297062a0;
T_4 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c38120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x600002c37f00_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x600002c37cc0, 4;
    %store/vec4 v0x600002c37de0_0, 0, 32;
    %load/vec4 v0x600002c37f00_0;
    %store/vec4 v0x600002c38000_0, 0, 32;
    %load/vec4 v0x600002c37f00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x600002c37e70_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1297062a0;
T_5 ;
    %wait E_0x60000103d3b0;
    %load/vec4 v0x600002c37e70_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 10 47 "$finish" {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x129706130;
T_6 ;
    %wait E_0x60000103d2f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c37840_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x129706130;
T_7 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c37960_0;
    %assign/vec4 v0x600002c37c30_0, 0;
    %load/vec4 v0x600002c37720_0;
    %assign/vec4 v0x600002c37b10_0, 0;
    %load/vec4 v0x600002c378d0_0;
    %store/vec4 v0x600002c37ba0_0, 0, 32;
    %jmp T_7;
    .thread T_7;
    .scope S_0x129706130;
T_8 ;
    %wait E_0x60000103da10;
    %load/vec4 v0x600002c37c30_0;
    %assign/vec4 v0x600002c37600_0, 0;
    %load/vec4 v0x600002c37b10_0;
    %assign/vec4 v0x600002c377b0_0, 0;
    %load/vec4 v0x600002c37ba0_0;
    %store/vec4 v0x600002c379f0_0, 0, 32;
    %vpi_call 9 26 "$display", "time = %3d IF ID: Ouput inst: %b", $time, v0x600002c379f0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x129706580;
T_9 ;
    %wait E_0x60000103d2f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38a20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c38750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c387e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38c60_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x129706580;
T_10 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c38b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c38bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c387e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c38c60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002c38750_0, 0;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c38990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c38a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c387e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c38c60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c38750_0, 0;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c38ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c387e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38c60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c38750_0, 0;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c38870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c387e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38c60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002c38750_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c387e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c38c60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c38750_0, 0;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x129706cb0;
T_11 ;
    %wait E_0x60000103d4d0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39290, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39320, 0, 4;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x129706cb0;
T_12 ;
    %wait E_0x60000103d350;
    %vpi_call 14 55 "$display", "time = %3d, Register file: read reg 1 = %d, read reg 2 = %d, stall_flag = %d", $time, v0x600002c38ea0_0, v0x600002c38f30_0, v0x600002c39440_0 {0 0 0};
    %load/vec4 v0x600002c39200_0;
    %assign/vec4 v0x600002c395f0_0, 0;
    %load/vec4 v0x600002c39440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x600002c38ea0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002c39290, 4;
    %assign/vec4 v0x600002c394d0_0, 0;
    %load/vec4 v0x600002c38f30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002c39290, 4;
    %assign/vec4 v0x600002c394d0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x129706cb0;
T_13 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c394d0_0;
    %store/vec4 v0x600002c38fc0_0, 0, 32;
    %load/vec4 v0x600002c39560_0;
    %store/vec4 v0x600002c39050_0, 0, 32;
    %vpi_call 14 76 "$display", "time=%3d, register data1=%d, register data2=%d \012", $time, v0x600002c38fc0_0, v0x600002c39050_0 {0 0 0};
    %load/vec4 v0x600002c390e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x600002c39200_0;
    %load/vec4 v0x600002c39170_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x600002c39290, 4, 0;
    %delay 1000, 0;
    %load/vec4 v0x600002c39170_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002c39290, 4;
    %vpi_call 14 81 "$display", "time=%3d, ans=%b addr=%b data=%b \012", $time, S<0,vec4,u32>, v0x600002c39170_0, v0x600002c39200_0 {1 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x129706cb0;
T_14 ;
    %wait E_0x60000103d350;
    %vpi_call 14 87 "$display", "time: %3d", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c38e10_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x600002c38e10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 14 89 "$display", "Register ", v0x600002c38e10_0, " ", &A<v0x600002c39290, v0x600002c38e10_0 > {0 0 0};
    %load/vec4 v0x600002c38e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c38e10_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x129706e20;
T_15 ;
    %wait E_0x60000103d500;
    %load/vec4 v0x600002c397a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x600002c39680_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.2, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x600002c39680_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %load/vec4 v0x600002c39680_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_15.4, 9;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x600002c39680_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_15.5, 9;
T_15.4 ; End of true expr.
    %pushi/vec4 65535, 65535, 32;
    %jmp/0 T_15.5, 9;
 ; End of false expr.
    %blend;
T_15.5;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %store/vec4 v0x600002c39710_0, 0, 32;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x129706940;
T_16 ;
    %wait E_0x60000103d2f0;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3a400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3a490_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x129706940;
T_17 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c39c20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002c3a130, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x600002c39cb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600002c3a130, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3a5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c3a490_0, 0;
T_17.0 ;
    %vpi_call 13 102 "$display", "DECODE UNIT TESTING" {0 0 0};
    %jmp T_17;
    .thread T_17;
    .scope S_0x129706940;
T_18 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c3a2e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x600002c39b90_0;
    %assign/vec4 v0x600002c39a70_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x129706940;
T_19 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c39ef0_0;
    %store/vec4 v0x600002c3a640_0, 0, 5;
    %jmp T_19;
    .thread T_19;
    .scope S_0x129706940;
T_20 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c3a640_0;
    %assign/vec4 v0x600002c399e0_0, 0;
    %load/vec4 v0x600002c3a010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600002c39ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c3a130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c3a400_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x129705d20;
T_21 ;
    %wait E_0x60000103d2f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c36910_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x129705d20;
T_22 ;
    %wait E_0x60000103da10;
    %load/vec4 v0x600002c36d90_0;
    %assign/vec4 v0x600002c36e20_0, 0;
    %load/vec4 v0x600002c36760_0;
    %assign/vec4 v0x600002c367f0_0, 0;
    %load/vec4 v0x600002c37210_0;
    %assign/vec4 v0x600002c370f0_0, 0;
    %load/vec4 v0x600002c372a0_0;
    %assign/vec4 v0x600002c37180_0, 0;
    %load/vec4 v0x600002c374e0_0;
    %assign/vec4 v0x600002c37570_0, 0;
    %load/vec4 v0x600002c36eb0_0;
    %assign/vec4 v0x600002c36f40_0, 0;
    %load/vec4 v0x600002c37330_0;
    %assign/vec4 v0x600002c373c0_0, 0;
    %load/vec4 v0x600002c36b50_0;
    %assign/vec4 v0x600002c36be0_0, 0;
    %load/vec4 v0x600002c36c70_0;
    %assign/vec4 v0x600002c36d00_0, 0;
    %load/vec4 v0x600002c36a30_0;
    %assign/vec4 v0x600002c36ac0_0, 0;
    %load/vec4 v0x600002c36640_0;
    %assign/vec4 v0x600002c366d0_0, 0;
    %load/vec4 v0x600002c36520_0;
    %assign/vec4 v0x600002c365b0_0, 0;
    %load/vec4 v0x600002c36fd0_0;
    %assign/vec4 v0x600002c37060_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x129705840;
T_23 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c361c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x600002c35950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x600002c360a0_0;
    %assign/vec4 v0x600002c35b90_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x600002c36130_0;
    %assign/vec4 v0x600002c35b90_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x129705840;
T_24 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c361c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x600002c35d40_0;
    %store/vec4 v0x600002c36370_0, 0, 32;
    %load/vec4 v0x600002c358c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %jmp T_24.7;
T_24.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002c35830_0, 0, 4;
    %load/vec4 v0x600002c36130_0;
    %store/vec4 v0x600002c362e0_0, 0, 32;
    %load/vec4 v0x600002c362e0_0;
    %store/vec4 v0x600002c35b90_0, 0, 32;
    %jmp T_24.7;
T_24.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002c35830_0, 0, 4;
    %load/vec4 v0x600002c36130_0;
    %store/vec4 v0x600002c362e0_0, 0, 32;
    %load/vec4 v0x600002c362e0_0;
    %store/vec4 v0x600002c35b90_0, 0, 32;
    %jmp T_24.7;
T_24.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002c35830_0, 0, 4;
    %jmp T_24.7;
T_24.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002c35830_0, 0, 4;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x600002c35c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %jmp T_24.11;
T_24.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002c35830_0, 0, 4;
    %jmp T_24.11;
T_24.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002c35830_0, 0, 4;
    %jmp T_24.11;
T_24.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002c35830_0, 0, 4;
    %jmp T_24.11;
T_24.11 ;
    %pop/vec4 1;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x129705840;
T_25 ;
    %wait E_0x60000103d2f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c36490_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x129705840;
T_26 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c361c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x600002c36010_0;
    %load/vec4 v0x600002c35b90_0;
    %cmp/e;
    %jmp/0xz  T_26.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c36400_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c36400_0, 0;
T_26.3 ;
    %load/vec4 v0x600002c35830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %jmp T_26.7;
T_26.4 ;
    %vpi_call 7 113 "$display", "time = %3d, data1=%d, data2=%d \012", $time, v0x600002c36010_0, v0x600002c35b90_0 {0 0 0};
    %load/vec4 v0x600002c36010_0;
    %load/vec4 v0x600002c35b90_0;
    %add;
    %assign/vec4 v0x600002c35ef0_0, 0;
    %jmp T_26.7;
T_26.5 ;
    %load/vec4 v0x600002c36010_0;
    %load/vec4 v0x600002c35b90_0;
    %sub;
    %assign/vec4 v0x600002c35ef0_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x600002c36010_0;
    %load/vec4 v0x600002c35b90_0;
    %mul;
    %assign/vec4 v0x600002c35ef0_0, 0;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %load/vec4 v0x600002c35a70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002c36400_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x600002c36130_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x600002c362e0_0, 0, 32;
T_26.8 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x129705840;
T_27 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c361c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x600002c35a70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600002c36400_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x600002c36130_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x600002c362e0_0, 0, 32;
    %load/vec4 v0x600002c35cb0_0;
    %load/vec4 v0x600002c35d40_0;
    %add;
    %store/vec4 v0x600002c36250_0, 0, 32;
    %load/vec4 v0x600002c36250_0;
    %store/vec4 v0x600002c36370_0, 0, 32;
T_27.2 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x129705840;
T_28 ;
    %wait E_0x60000103da10;
    %load/vec4 v0x600002c361c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x600002c36400_0;
    %assign/vec4 v0x600002c36490_0, 0;
    %load/vec4 v0x600002c36250_0;
    %assign/vec4 v0x600002c359e0_0, 0;
    %load/vec4 v0x600002c362e0_0;
    %assign/vec4 v0x600002c35cb0_0, 0;
    %load/vec4 v0x600002c36370_0;
    %assign/vec4 v0x600002c35dd0_0, 0;
    %load/vec4 v0x600002c35ef0_0;
    %assign/vec4 v0x600002c35f80_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x129705840;
T_29 ;
    %wait E_0x60000103d350;
    %vpi_call 7 166 "$display", "EX", v0x600002c35f80_0 {0 0 0};
    %jmp T_29;
    .thread T_29;
    .scope S_0x129705560;
T_30 ;
    %wait E_0x60000103d2f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c35170_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x129705560;
T_31 ;
    %wait E_0x60000103da10;
    %load/vec4 v0x600002c35560_0;
    %assign/vec4 v0x600002c355f0_0, 0;
    %load/vec4 v0x600002c35200_0;
    %assign/vec4 v0x600002c35290_0, 0;
    %load/vec4 v0x600002c35440_0;
    %assign/vec4 v0x600002c354d0_0, 0;
    %load/vec4 v0x600002c34fc0_0;
    %assign/vec4 v0x600002c35050_0, 0;
    %load/vec4 v0x600002c35320_0;
    %assign/vec4 v0x600002c353b0_0, 0;
    %load/vec4 v0x600002c35680_0;
    %assign/vec4 v0x600002c35710_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x129705560;
T_32 ;
    %wait E_0x60000103d350;
    %vpi_call 6 31 "$display", "EX_DM", v0x600002c355f0_0 {0 0 0};
    %jmp T_32;
    .thread T_32;
    .scope S_0x129705280;
T_33 ;
    %wait E_0x60000103d2f0;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c34630, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c34630, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c34630, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c34630, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c34630, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c34630, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c34630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c34630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c34630, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c34630, 0, 4;
    %jmp T_33;
    .thread T_33;
    .scope S_0x129705280;
T_34 ;
    %wait E_0x60000103d2c0;
    %delay 1000, 0;
    %load/vec4 v0x600002c34360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %ix/getv 4, v0x600002c342d0_0;
    %load/vec4a v0x600002c34630, 4;
    %assign/vec4 v0x600002c34480_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x129705280;
T_35 ;
    %wait E_0x60000103da10;
    %delay 1000, 0;
    %load/vec4 v0x600002c343f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.0, 4;
    %load/vec4 v0x600002c34510_0;
    %ix/getv 3, v0x600002c342d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c34630, 0, 4;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1297053f0;
T_36 ;
    %wait E_0x60000103d380;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c34900_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1297053f0;
T_37 ;
    %wait E_0x60000103da10;
    %load/vec4 v0x600002c34ab0_0;
    %assign/vec4 v0x600002c34b40_0, 0;
    %load/vec4 v0x600002c34990_0;
    %assign/vec4 v0x600002c34a20_0, 0;
    %load/vec4 v0x600002c34cf0_0;
    %assign/vec4 v0x600002c34d80_0, 0;
    %load/vec4 v0x600002c34bd0_0;
    %assign/vec4 v0x600002c34c60_0, 0;
    %load/vec4 v0x600002c347e0_0;
    %assign/vec4 v0x600002c34750_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1297053f0;
T_38 ;
    %wait E_0x60000103d350;
    %vpi_call 5 30 "$display", "DM_WB", v0x600002c34750_0, " ", v0x600002c34b40_0 {0 0 0};
    %jmp T_38;
    .thread T_38;
    .scope S_0x129706410;
T_39 ;
    %wait E_0x60000103d350;
    %load/vec4 v0x600002c383f0_0;
    %assign/vec4 v0x600002c38480_0, 0;
    %load/vec4 v0x600002c38510_0;
    %assign/vec4 v0x600002c385a0_0, 0;
    %load/vec4 v0x600002c38360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0x600002c382d0_0;
    %assign/vec4 v0x600002c386c0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x600002c381b0_0;
    %assign/vec4 v0x600002c386c0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x129706410;
T_40 ;
    %wait E_0x60000103d350;
    %vpi_call 11 22 "$display", "Writeback ", v0x600002c38480_0, " ", v0x600002c386c0_0 {0 0 0};
    %jmp T_40;
    .thread T_40;
    .scope S_0x129704d70;
T_41 ;
    %wait E_0x60000103d3e0;
    %delay 100000, 0;
    %load/vec4 v0x600002c3ad90_0;
    %inv;
    %assign/vec4 v0x600002c3ad90_0, 0;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x129704d70;
T_42 ;
    %vpi_call 3 249 "$monitor", "time=%3d, reg_wr_data=%d \012", $time, v0x600002c3c240_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c3c5a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c3ad90_0, 0, 1;
    %end;
    .thread T_42;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./decode_unit/Mux2_1_5.v";
    "pipeline.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./registers/EX_DM_reg.v";
    "./execution/EX.v";
    "./registers/ID_EX_reg.v";
    "./registers/IF_ID_reg.v";
    "./IF_Unit/Instruction_Memory.v";
    "./write_back/write_back.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
