ModuloClockingWizard_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/ModuloClockingWizard/ip/ModuloClockingWizard_clk_wiz_0_0/ModuloClockingWizard_clk_wiz_0_0_clk_wiz.v,incdir="../../../../TP-5-Integrador.gen/sources_1/bd/ModuloClockingWizard/ipshared/c2c6"incdir="../../../../TP-5-Integrador.gen/sources_1/bd/ModuloClockingWizard/ipshared/c2c6"
ModuloClockingWizard_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/ModuloClockingWizard/ip/ModuloClockingWizard_clk_wiz_0_0/ModuloClockingWizard_clk_wiz_0_0.v,incdir="../../../../TP-5-Integrador.gen/sources_1/bd/ModuloClockingWizard/ipshared/c2c6"incdir="../../../../TP-5-Integrador.gen/sources_1/bd/ModuloClockingWizard/ipshared/c2c6"
ModuloClockingWizard.v,verilog,xil_defaultlib,../../../bd/ModuloClockingWizard/sim/ModuloClockingWizard.v,incdir="../../../../TP-5-Integrador.gen/sources_1/bd/ModuloClockingWizard/ipshared/c2c6"incdir="../../../../TP-5-Integrador.gen/sources_1/bd/ModuloClockingWizard/ipshared/c2c6"
glbl.v,Verilog,xil_defaultlib,glbl.v
