// Seed: 2917030479
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri id_5,
    output wor id_6,
    input tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    output tri id_10,
    output tri id_11,
    input supply0 id_12,
    input wor id_13,
    input tri0 id_14,
    output supply1 id_15,
    output supply0 id_16,
    output wire id_17,
    output supply1 id_18
);
  wire id_20;
  assign module_1.type_36 = 0;
  wire id_21;
  wire id_22, id_23;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input uwire id_2,
    output wand id_3,
    input wire id_4,
    output supply0 id_5,
    input tri1 id_6,
    output uwire id_7,
    input wand id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11,
    input wire id_12,
    output uwire id_13,
    input uwire id_14,
    output supply0 id_15,
    input wire id_16,
    output tri0 id_17,
    input tri0 id_18,
    output wor id_19,
    input tri0 id_20,
    output uwire id_21,
    output tri0 id_22,
    input wand id_23,
    output tri id_24
);
  wire id_26;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_4,
      id_9,
      id_8,
      id_18,
      id_24,
      id_8,
      id_23,
      id_0,
      id_24,
      id_5,
      id_8,
      id_16,
      id_4,
      id_7,
      id_5,
      id_11,
      id_5
  );
endmodule
