<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LCSE-PIII.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../RS_232_GUAY/ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="NEXYS_TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="NEXYS_TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="NEXYS_TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="NEXYS_TOP.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NEXYS_TOP.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="NEXYS_TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="NEXYS_TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="NEXYS_TOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="NEXYS_TOP_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NEXYS_TOP_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="NEXYS_TOP_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NEXYS_TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RS232top_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RS232top_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RS232top_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RS232top_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dma_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dma_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ram.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_64_bytes_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ram_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_gp_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ram_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ram_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ram_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ram_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1451996547" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1451996547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1451996547" xil_pn:in_ck="-6715305558853794444" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1451996547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NEXYS_TOP.vhd"/>
      <outfile xil_pn:name="PIC_pkg.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RS232_RX.vhd"/>
      <outfile xil_pn:name="RS232_test.vhd"/>
      <outfile xil_pn:name="RS232top.vhd"/>
      <outfile xil_pn:name="ShiftRegister.vhd"/>
      <outfile xil_pn:name="dma.vhd"/>
      <outfile xil_pn:name="ram_gp.vhd"/>
      <outfile xil_pn:name="ram_peripheals.vhd"/>
      <outfile xil_pn:name="rs232_tx.vhd"/>
      <outfile xil_pn:name="tb_RS232_DMA_RAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1451996578" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8396856778655059414" xil_pn:start_ts="1451996578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1451996578" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8409157772071901864" xil_pn:start_ts="1451996578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1451996548" xil_pn:in_ck="-4148305301712075846" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6519426924635958425" xil_pn:start_ts="1451996547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../RS_232_GUAY/ipcore_dir/FIFO.ngc"/>
      <outfile xil_pn:name="../../RS_232_GUAY/ipcore_dir/FIFO.vhd"/>
      <outfile xil_pn:name="../../RS_232_GUAY/ipcore_dir/clk_50.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1451996548" xil_pn:in_ck="5958932050467219870" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1451996548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../RS_232_GUAY/ipcore_dir/FIFO.vhd"/>
      <outfile xil_pn:name="../../RS_232_GUAY/ipcore_dir/clk_50.vhd"/>
      <outfile xil_pn:name="NEXYS_TOP.vhd"/>
      <outfile xil_pn:name="PIC_pkg.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RS232_RX.vhd"/>
      <outfile xil_pn:name="RS232_test.vhd"/>
      <outfile xil_pn:name="RS232top.vhd"/>
      <outfile xil_pn:name="ShiftRegister.vhd"/>
      <outfile xil_pn:name="dma.vhd"/>
      <outfile xil_pn:name="ram_gp.vhd"/>
      <outfile xil_pn:name="ram_peripheals.vhd"/>
      <outfile xil_pn:name="rs232_tx.vhd"/>
      <outfile xil_pn:name="tb_RS232_DMA_RAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1451996587" xil_pn:in_ck="5958932050467219870" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2637897170864478980" xil_pn:start_ts="1451996578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RS232top_TB_beh.prj"/>
      <outfile xil_pn:name="RS232top_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1451996587" xil_pn:in_ck="2312931160414852952" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6193164697879781967" xil_pn:start_ts="1451996587">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RS232top_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1448866058" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1448866058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1450019445" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-331745822149142838" xil_pn:start_ts="1450019445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1450019445" xil_pn:in_ck="-4148305301712075846" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6519426924635958425" xil_pn:start_ts="1450019445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../RS_232_GUAY/ipcore_dir/FIFO.ngc"/>
      <outfile xil_pn:name="../../RS_232_GUAY/ipcore_dir/FIFO.vhd"/>
      <outfile xil_pn:name="../../RS_232_GUAY/ipcore_dir/clk_50.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1448866058" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1448866058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1450019445" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3921323526213567628" xil_pn:start_ts="1450019445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448866058" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1448866058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1450019445" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8239579832666872733" xil_pn:start_ts="1450019445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1450026892" xil_pn:in_ck="-1631576778186792254" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3441679604400245490" xil_pn:start_ts="1450026880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="NEXYS_TOP.lso"/>
      <outfile xil_pn:name="NEXYS_TOP.ngc"/>
      <outfile xil_pn:name="NEXYS_TOP.ngr"/>
      <outfile xil_pn:name="NEXYS_TOP.prj"/>
      <outfile xil_pn:name="NEXYS_TOP.stx"/>
      <outfile xil_pn:name="NEXYS_TOP.syr"/>
      <outfile xil_pn:name="NEXYS_TOP.xst"/>
      <outfile xil_pn:name="NEXYS_TOP_stx_beh.prj"/>
      <outfile xil_pn:name="NEXYS_TOP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
