# SPICE Codes
## Rectifier 
![F[SMD Multiplier Architecture](https://raw.githubusercontent.com/pravinzode/Sept-2025-Verilog_HDL/main/images/FSMD_Multiplier_Architecture.PNG](https://github.com/pravinzode/CDAC-CMOS-Dec-2025/blob/main/images/Full_Wave_Rectifier.png))

---
## ðŸ“œ Multiplier Modules 
```verilog



```

