
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Parsing `cmd_param_bram.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: cmd_param_bram.v
Parsing Verilog input from `cmd_param_bram.v' to AST representation.
Generating RTLIL representation for module `\cmd_param_bram'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -json cmd_param_bram.json -blif cmd_param_bram.blif' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Finding top of design hierarchy..
root of   0 design levels: cmd_param_bram      
Automatically selected cmd_param_bram as design top module.

2.2.2. Analyzing design hierarchy..
Top module:  \cmd_param_bram

2.2.3. Analyzing design hierarchy..
Top module:  \cmd_param_bram
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 10 switch rules as full_case in process $proc$cmd_param_bram.v:207$124 in module cmd_param_bram.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
  Set init value: \rst = 1'1
  Set init value: \scl = 1'1
  Set init value: \dc = 1'1
  Set init value: \mosi = 1'1
  Set init value: \cs = 1'1
  Set init value: \cmd_counter = 5'00000
  Set init value: \param_counter = 7'0000000
  Set init value: \num_params_left = 8'00000000
  Set init value: \bit_counter = 3'111
  Set init value: \state = 8'00000000
  Set init value: \delay = 16'0000000000000000

2.3.4. Executing PROC_ARST pass (detect async resets in processes).

2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
     1/254: $1\bit_counter[2:0]
     2/254: $1\delay[15:0]
     3/254: $1\state[7:0]
     4/254: $1\cs[0:0]
     5/254: $1\mosi[0:0]
     6/254: $1\dc[0:0]
     7/254: $1\scl[0:0]
     8/254: $1\rst[0:0]
     9/254: $1\num_params_left[7:0]
    10/254: $1\param_counter[6:0]
    11/254: $3\cmd_counter[4:0]
    12/254: $0$memwr$\param_bram$cmd_param_bram.v:185$121_DATA[7:0]$509
    13/254: $0$memwr$\param_bram$cmd_param_bram.v:185$121_ADDR[31:0]$508
    14/254: $0$memwr$\param_bram$cmd_param_bram.v:184$120_DATA[7:0]$507
    15/254: $0$memwr$\param_bram$cmd_param_bram.v:184$120_ADDR[31:0]$506
    16/254: $0$memwr$\param_bram$cmd_param_bram.v:183$119_DATA[7:0]$505
    17/254: $0$memwr$\param_bram$cmd_param_bram.v:183$119_ADDR[31:0]$504
    18/254: $0$memwr$\param_bram$cmd_param_bram.v:182$118_DATA[7:0]$503
    19/254: $0$memwr$\param_bram$cmd_param_bram.v:182$118_ADDR[31:0]$502
    20/254: $0$memwr$\param_bram$cmd_param_bram.v:181$117_DATA[7:0]$501
    21/254: $0$memwr$\param_bram$cmd_param_bram.v:181$117_ADDR[31:0]$500
    22/254: $0$memwr$\param_bram$cmd_param_bram.v:180$116_DATA[7:0]$499
    23/254: $0$memwr$\param_bram$cmd_param_bram.v:180$116_ADDR[31:0]$498
    24/254: $0$memwr$\param_bram$cmd_param_bram.v:179$115_DATA[7:0]$497
    25/254: $0$memwr$\param_bram$cmd_param_bram.v:179$115_ADDR[31:0]$496
    26/254: $0$memwr$\param_bram$cmd_param_bram.v:178$114_DATA[7:0]$495
    27/254: $0$memwr$\param_bram$cmd_param_bram.v:178$114_ADDR[31:0]$494
    28/254: $0$memwr$\param_bram$cmd_param_bram.v:177$113_DATA[7:0]$493
    29/254: $0$memwr$\param_bram$cmd_param_bram.v:177$113_ADDR[31:0]$492
    30/254: $0$memwr$\param_bram$cmd_param_bram.v:176$112_DATA[7:0]$491
    31/254: $0$memwr$\param_bram$cmd_param_bram.v:176$112_ADDR[31:0]$490
    32/254: $0$memwr$\param_bram$cmd_param_bram.v:175$111_DATA[7:0]$489
    33/254: $0$memwr$\param_bram$cmd_param_bram.v:175$111_ADDR[31:0]$488
    34/254: $0$memwr$\param_bram$cmd_param_bram.v:174$110_DATA[7:0]$487
    35/254: $0$memwr$\param_bram$cmd_param_bram.v:174$110_ADDR[31:0]$486
    36/254: $0$memwr$\param_bram$cmd_param_bram.v:173$109_DATA[7:0]$485
    37/254: $0$memwr$\param_bram$cmd_param_bram.v:173$109_ADDR[31:0]$484
    38/254: $0$memwr$\param_bram$cmd_param_bram.v:172$108_DATA[7:0]$483
    39/254: $0$memwr$\param_bram$cmd_param_bram.v:172$108_ADDR[31:0]$482
    40/254: $0$memwr$\param_bram$cmd_param_bram.v:171$107_DATA[7:0]$481
    41/254: $0$memwr$\param_bram$cmd_param_bram.v:171$107_ADDR[31:0]$480
    42/254: $0$memwr$\param_bram$cmd_param_bram.v:170$106_DATA[7:0]$479
    43/254: $0$memwr$\param_bram$cmd_param_bram.v:170$106_ADDR[31:0]$478
    44/254: $0$memwr$\param_bram$cmd_param_bram.v:169$105_DATA[7:0]$477
    45/254: $0$memwr$\param_bram$cmd_param_bram.v:169$105_ADDR[31:0]$476
    46/254: $0$memwr$\param_bram$cmd_param_bram.v:168$104_DATA[7:0]$475
    47/254: $0$memwr$\param_bram$cmd_param_bram.v:168$104_ADDR[31:0]$474
    48/254: $0$memwr$\param_bram$cmd_param_bram.v:167$103_DATA[7:0]$473
    49/254: $0$memwr$\param_bram$cmd_param_bram.v:167$103_ADDR[31:0]$472
    50/254: $0$memwr$\param_bram$cmd_param_bram.v:166$102_DATA[7:0]$471
    51/254: $0$memwr$\param_bram$cmd_param_bram.v:166$102_ADDR[31:0]$470
    52/254: $0$memwr$\param_bram$cmd_param_bram.v:165$101_DATA[7:0]$469
    53/254: $0$memwr$\param_bram$cmd_param_bram.v:165$101_ADDR[31:0]$468
    54/254: $0$memwr$\param_bram$cmd_param_bram.v:164$100_DATA[7:0]$467
    55/254: $0$memwr$\param_bram$cmd_param_bram.v:164$100_ADDR[31:0]$466
    56/254: $0$memwr$\param_bram$cmd_param_bram.v:163$99_DATA[7:0]$465
    57/254: $0$memwr$\param_bram$cmd_param_bram.v:163$99_ADDR[31:0]$464
    58/254: $0$memwr$\param_bram$cmd_param_bram.v:162$98_DATA[7:0]$463
    59/254: $0$memwr$\param_bram$cmd_param_bram.v:162$98_ADDR[31:0]$462
    60/254: $0$memwr$\param_bram$cmd_param_bram.v:161$97_DATA[7:0]$461
    61/254: $0$memwr$\param_bram$cmd_param_bram.v:161$97_ADDR[31:0]$460
    62/254: $0$memwr$\param_bram$cmd_param_bram.v:160$96_DATA[7:0]$459
    63/254: $0$memwr$\param_bram$cmd_param_bram.v:160$96_ADDR[31:0]$458
    64/254: $0$memwr$\param_bram$cmd_param_bram.v:159$95_DATA[7:0]$457
    65/254: $0$memwr$\param_bram$cmd_param_bram.v:159$95_ADDR[31:0]$456
    66/254: $0$memwr$\param_bram$cmd_param_bram.v:158$94_DATA[7:0]$455
    67/254: $0$memwr$\param_bram$cmd_param_bram.v:158$94_ADDR[31:0]$454
    68/254: $0$memwr$\param_bram$cmd_param_bram.v:157$93_DATA[7:0]$453
    69/254: $0$memwr$\param_bram$cmd_param_bram.v:157$93_ADDR[31:0]$452
    70/254: $0$memwr$\param_bram$cmd_param_bram.v:156$92_DATA[7:0]$451
    71/254: $0$memwr$\param_bram$cmd_param_bram.v:156$92_ADDR[31:0]$450
    72/254: $0$memwr$\param_bram$cmd_param_bram.v:155$91_DATA[7:0]$449
    73/254: $0$memwr$\param_bram$cmd_param_bram.v:155$91_ADDR[31:0]$448
    74/254: $0$memwr$\param_bram$cmd_param_bram.v:154$90_DATA[7:0]$447
    75/254: $0$memwr$\param_bram$cmd_param_bram.v:154$90_ADDR[31:0]$446
    76/254: $0$memwr$\param_bram$cmd_param_bram.v:153$89_DATA[7:0]$445
    77/254: $0$memwr$\param_bram$cmd_param_bram.v:153$89_ADDR[31:0]$444
    78/254: $0$memwr$\param_bram$cmd_param_bram.v:152$88_DATA[7:0]$443
    79/254: $0$memwr$\param_bram$cmd_param_bram.v:152$88_ADDR[31:0]$442
    80/254: $0$memwr$\param_bram$cmd_param_bram.v:151$87_DATA[7:0]$441
    81/254: $0$memwr$\param_bram$cmd_param_bram.v:151$87_ADDR[31:0]$440
    82/254: $0$memwr$\param_bram$cmd_param_bram.v:150$86_DATA[7:0]$439
    83/254: $0$memwr$\param_bram$cmd_param_bram.v:150$86_ADDR[31:0]$438
    84/254: $0$memwr$\param_bram$cmd_param_bram.v:149$85_DATA[7:0]$437
    85/254: $0$memwr$\param_bram$cmd_param_bram.v:149$85_ADDR[31:0]$436
    86/254: $0$memwr$\param_bram$cmd_param_bram.v:148$84_DATA[7:0]$435
    87/254: $0$memwr$\param_bram$cmd_param_bram.v:148$84_ADDR[31:0]$434
    88/254: $0$memwr$\param_bram$cmd_param_bram.v:147$83_DATA[7:0]$433
    89/254: $0$memwr$\param_bram$cmd_param_bram.v:147$83_ADDR[31:0]$432
    90/254: $0$memwr$\param_bram$cmd_param_bram.v:146$82_DATA[7:0]$431
    91/254: $0$memwr$\param_bram$cmd_param_bram.v:146$82_ADDR[31:0]$430
    92/254: $0$memwr$\param_bram$cmd_param_bram.v:145$81_DATA[7:0]$429
    93/254: $0$memwr$\param_bram$cmd_param_bram.v:145$81_ADDR[31:0]$428
    94/254: $0$memwr$\param_bram$cmd_param_bram.v:144$80_DATA[7:0]$427
    95/254: $0$memwr$\param_bram$cmd_param_bram.v:144$80_ADDR[31:0]$426
    96/254: $0$memwr$\param_bram$cmd_param_bram.v:143$79_DATA[7:0]$425
    97/254: $0$memwr$\param_bram$cmd_param_bram.v:143$79_ADDR[31:0]$424
    98/254: $0$memwr$\param_bram$cmd_param_bram.v:142$78_DATA[7:0]$423
    99/254: $0$memwr$\param_bram$cmd_param_bram.v:142$78_ADDR[31:0]$422
   100/254: $0$memwr$\param_bram$cmd_param_bram.v:141$77_DATA[7:0]$421
   101/254: $0$memwr$\param_bram$cmd_param_bram.v:141$77_ADDR[31:0]$420
   102/254: $0$memwr$\param_bram$cmd_param_bram.v:140$76_DATA[7:0]$419
   103/254: $0$memwr$\param_bram$cmd_param_bram.v:140$76_ADDR[31:0]$418
   104/254: $0$memwr$\param_bram$cmd_param_bram.v:139$75_DATA[7:0]$417
   105/254: $0$memwr$\param_bram$cmd_param_bram.v:139$75_ADDR[31:0]$416
   106/254: $0$memwr$\param_bram$cmd_param_bram.v:138$74_DATA[7:0]$415
   107/254: $0$memwr$\param_bram$cmd_param_bram.v:138$74_ADDR[31:0]$414
   108/254: $0$memwr$\param_bram$cmd_param_bram.v:137$73_DATA[7:0]$413
   109/254: $0$memwr$\param_bram$cmd_param_bram.v:137$73_ADDR[31:0]$412
   110/254: $0$memwr$\param_bram$cmd_param_bram.v:136$72_DATA[7:0]$411
   111/254: $0$memwr$\param_bram$cmd_param_bram.v:136$72_ADDR[31:0]$410
   112/254: $0$memwr$\param_bram$cmd_param_bram.v:135$71_DATA[7:0]$409
   113/254: $0$memwr$\param_bram$cmd_param_bram.v:135$71_ADDR[31:0]$408
   114/254: $0$memwr$\param_bram$cmd_param_bram.v:134$70_DATA[7:0]$407
   115/254: $0$memwr$\param_bram$cmd_param_bram.v:134$70_ADDR[31:0]$406
   116/254: $0$memwr$\param_bram$cmd_param_bram.v:133$69_DATA[7:0]$405
   117/254: $0$memwr$\param_bram$cmd_param_bram.v:133$69_ADDR[31:0]$404
   118/254: $0$memwr$\param_bram$cmd_param_bram.v:132$68_DATA[7:0]$403
   119/254: $0$memwr$\param_bram$cmd_param_bram.v:132$68_ADDR[31:0]$402
   120/254: $0$memwr$\param_bram$cmd_param_bram.v:131$67_DATA[7:0]$401
   121/254: $0$memwr$\param_bram$cmd_param_bram.v:131$67_ADDR[31:0]$400
   122/254: $0$memwr$\param_bram$cmd_param_bram.v:130$66_DATA[7:0]$399
   123/254: $0$memwr$\param_bram$cmd_param_bram.v:130$66_ADDR[31:0]$398
   124/254: $0$memwr$\param_bram$cmd_param_bram.v:129$65_DATA[7:0]$397
   125/254: $0$memwr$\param_bram$cmd_param_bram.v:129$65_ADDR[31:0]$396
   126/254: $0$memwr$\param_bram$cmd_param_bram.v:128$64_DATA[7:0]$395
   127/254: $0$memwr$\param_bram$cmd_param_bram.v:128$64_ADDR[31:0]$394
   128/254: $0$memwr$\param_bram$cmd_param_bram.v:127$63_DATA[7:0]$393
   129/254: $0$memwr$\param_bram$cmd_param_bram.v:127$63_ADDR[31:0]$392
   130/254: $0$memwr$\param_bram$cmd_param_bram.v:126$62_DATA[7:0]$391
   131/254: $0$memwr$\param_bram$cmd_param_bram.v:126$62_ADDR[31:0]$390
   132/254: $0$memwr$\param_bram$cmd_param_bram.v:125$61_DATA[7:0]$389
   133/254: $0$memwr$\param_bram$cmd_param_bram.v:125$61_ADDR[31:0]$388
   134/254: $0$memwr$\param_bram$cmd_param_bram.v:124$60_DATA[7:0]$387
   135/254: $0$memwr$\param_bram$cmd_param_bram.v:124$60_ADDR[31:0]$386
   136/254: $0$memwr$\param_bram$cmd_param_bram.v:123$59_DATA[7:0]$385
   137/254: $0$memwr$\param_bram$cmd_param_bram.v:123$59_ADDR[31:0]$384
   138/254: $0$memwr$\param_bram$cmd_param_bram.v:122$58_DATA[7:0]$383
   139/254: $0$memwr$\param_bram$cmd_param_bram.v:122$58_ADDR[31:0]$382
   140/254: $0$memwr$\param_bram$cmd_param_bram.v:121$57_DATA[7:0]$381
   141/254: $0$memwr$\param_bram$cmd_param_bram.v:121$57_ADDR[31:0]$380
   142/254: $0$memwr$\param_bram$cmd_param_bram.v:120$56_DATA[7:0]$379
   143/254: $0$memwr$\param_bram$cmd_param_bram.v:120$56_ADDR[31:0]$378
   144/254: $0$memwr$\param_bram$cmd_param_bram.v:119$55_DATA[7:0]$377
   145/254: $0$memwr$\param_bram$cmd_param_bram.v:119$55_ADDR[31:0]$376
   146/254: $0$memwr$\param_bram$cmd_param_bram.v:118$54_DATA[7:0]$375
   147/254: $0$memwr$\param_bram$cmd_param_bram.v:118$54_ADDR[31:0]$374
   148/254: $0$memwr$\param_bram$cmd_param_bram.v:117$53_DATA[7:0]$373
   149/254: $0$memwr$\param_bram$cmd_param_bram.v:117$53_ADDR[31:0]$372
   150/254: $0$memwr$\param_bram$cmd_param_bram.v:116$52_DATA[7:0]$371
   151/254: $0$memwr$\param_bram$cmd_param_bram.v:116$52_ADDR[31:0]$370
   152/254: $0$memwr$\param_bram$cmd_param_bram.v:115$51_DATA[7:0]$369
   153/254: $0$memwr$\param_bram$cmd_param_bram.v:115$51_ADDR[31:0]$368
   154/254: $0$memwr$\param_bram$cmd_param_bram.v:114$50_DATA[7:0]$367
   155/254: $0$memwr$\param_bram$cmd_param_bram.v:114$50_ADDR[31:0]$366
   156/254: $0$memwr$\param_bram$cmd_param_bram.v:113$49_DATA[7:0]$365
   157/254: $0$memwr$\param_bram$cmd_param_bram.v:113$49_ADDR[31:0]$364
   158/254: $0$memwr$\param_bram$cmd_param_bram.v:112$48_DATA[7:0]$363
   159/254: $0$memwr$\param_bram$cmd_param_bram.v:112$48_ADDR[31:0]$362
   160/254: $0$memwr$\param_bram$cmd_param_bram.v:111$47_DATA[7:0]$361
   161/254: $0$memwr$\param_bram$cmd_param_bram.v:111$47_ADDR[31:0]$360
   162/254: $0$memwr$\param_bram$cmd_param_bram.v:110$46_DATA[7:0]$359
   163/254: $0$memwr$\param_bram$cmd_param_bram.v:110$46_ADDR[31:0]$358
   164/254: $0\frame_size[13:0]
   165/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:107$45_DATA[7:0]$357
   166/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:107$45_ADDR[31:0]$356
   167/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:106$44_DATA[7:0]$355
   168/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:106$44_ADDR[31:0]$354
   169/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:105$43_DATA[7:0]$353
   170/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:105$43_ADDR[31:0]$352
   171/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:104$42_DATA[7:0]$351
   172/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:104$42_ADDR[31:0]$350
   173/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:103$41_DATA[7:0]$349
   174/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:103$41_ADDR[31:0]$348
   175/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:102$40_DATA[7:0]$347
   176/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:102$40_ADDR[31:0]$346
   177/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:101$39_DATA[7:0]$345
   178/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:101$39_ADDR[31:0]$344
   179/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:100$38_DATA[7:0]$343
   180/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:100$38_ADDR[31:0]$342
   181/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:99$37_DATA[7:0]$341
   182/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:99$37_ADDR[31:0]$340
   183/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:98$36_DATA[7:0]$339
   184/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:98$36_ADDR[31:0]$338
   185/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:97$35_DATA[7:0]$337
   186/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:97$35_ADDR[31:0]$336
   187/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:96$34_DATA[7:0]$335
   188/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:96$34_ADDR[31:0]$334
   189/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:95$33_DATA[7:0]$333
   190/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:95$33_ADDR[31:0]$332
   191/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:94$32_DATA[7:0]$331
   192/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:94$32_ADDR[31:0]$330
   193/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:93$31_DATA[7:0]$329
   194/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:93$31_ADDR[31:0]$328
   195/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:92$30_DATA[7:0]$327
   196/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:92$30_ADDR[31:0]$326
   197/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:91$29_DATA[7:0]$325
   198/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:91$29_ADDR[31:0]$324
   199/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:90$28_DATA[7:0]$323
   200/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:90$28_ADDR[31:0]$322
   201/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:89$27_DATA[7:0]$321
   202/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:89$27_ADDR[31:0]$320
   203/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:88$26_DATA[7:0]$319
   204/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:88$26_ADDR[31:0]$318
   205/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:87$25_DATA[7:0]$317
   206/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:87$25_ADDR[31:0]$316
   207/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:86$24_DATA[7:0]$315
   208/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:86$24_ADDR[31:0]$314
   209/254: $0$memwr$\cmd_bram$cmd_param_bram.v:84$23_DATA[7:0]$313
   210/254: $0$memwr$\cmd_bram$cmd_param_bram.v:84$23_ADDR[31:0]$312
   211/254: $0$memwr$\cmd_bram$cmd_param_bram.v:83$22_DATA[7:0]$311
   212/254: $0$memwr$\cmd_bram$cmd_param_bram.v:83$22_ADDR[31:0]$310
   213/254: $0$memwr$\cmd_bram$cmd_param_bram.v:82$21_DATA[7:0]$309
   214/254: $0$memwr$\cmd_bram$cmd_param_bram.v:82$21_ADDR[31:0]$308
   215/254: $0$memwr$\cmd_bram$cmd_param_bram.v:81$20_DATA[7:0]$307
   216/254: $0$memwr$\cmd_bram$cmd_param_bram.v:81$20_ADDR[31:0]$306
   217/254: $0$memwr$\cmd_bram$cmd_param_bram.v:80$19_DATA[7:0]$305
   218/254: $0$memwr$\cmd_bram$cmd_param_bram.v:80$19_ADDR[31:0]$304
   219/254: $0$memwr$\cmd_bram$cmd_param_bram.v:79$18_DATA[7:0]$303
   220/254: $0$memwr$\cmd_bram$cmd_param_bram.v:79$18_ADDR[31:0]$302
   221/254: $0$memwr$\cmd_bram$cmd_param_bram.v:78$17_DATA[7:0]$301
   222/254: $0$memwr$\cmd_bram$cmd_param_bram.v:78$17_ADDR[31:0]$300
   223/254: $0$memwr$\cmd_bram$cmd_param_bram.v:77$16_DATA[7:0]$299
   224/254: $0$memwr$\cmd_bram$cmd_param_bram.v:77$16_ADDR[31:0]$298
   225/254: $0$memwr$\cmd_bram$cmd_param_bram.v:76$15_DATA[7:0]$297
   226/254: $0$memwr$\cmd_bram$cmd_param_bram.v:76$15_ADDR[31:0]$296
   227/254: $0$memwr$\cmd_bram$cmd_param_bram.v:75$14_DATA[7:0]$295
   228/254: $0$memwr$\cmd_bram$cmd_param_bram.v:75$14_ADDR[31:0]$294
   229/254: $0$memwr$\cmd_bram$cmd_param_bram.v:74$13_DATA[7:0]$293
   230/254: $0$memwr$\cmd_bram$cmd_param_bram.v:74$13_ADDR[31:0]$292
   231/254: $0$memwr$\cmd_bram$cmd_param_bram.v:73$12_DATA[7:0]$291
   232/254: $0$memwr$\cmd_bram$cmd_param_bram.v:73$12_ADDR[31:0]$290
   233/254: $0$memwr$\cmd_bram$cmd_param_bram.v:72$11_DATA[7:0]$289
   234/254: $0$memwr$\cmd_bram$cmd_param_bram.v:72$11_ADDR[31:0]$288
   235/254: $0$memwr$\cmd_bram$cmd_param_bram.v:71$10_DATA[7:0]$287
   236/254: $0$memwr$\cmd_bram$cmd_param_bram.v:71$10_ADDR[31:0]$286
   237/254: $0$memwr$\cmd_bram$cmd_param_bram.v:70$9_DATA[7:0]$285
   238/254: $0$memwr$\cmd_bram$cmd_param_bram.v:70$9_ADDR[31:0]$284
   239/254: $0$memwr$\cmd_bram$cmd_param_bram.v:69$8_DATA[7:0]$283
   240/254: $0$memwr$\cmd_bram$cmd_param_bram.v:69$8_ADDR[31:0]$282
   241/254: $0$memwr$\cmd_bram$cmd_param_bram.v:68$7_DATA[7:0]$281
   242/254: $0$memwr$\cmd_bram$cmd_param_bram.v:68$7_ADDR[31:0]$280
   243/254: $0$memwr$\cmd_bram$cmd_param_bram.v:67$6_DATA[7:0]$279
   244/254: $0$memwr$\cmd_bram$cmd_param_bram.v:67$6_ADDR[31:0]$278
   245/254: $0$memwr$\cmd_bram$cmd_param_bram.v:66$5_DATA[7:0]$277
   246/254: $0$memwr$\cmd_bram$cmd_param_bram.v:66$5_ADDR[31:0]$276
   247/254: $0$memwr$\cmd_bram$cmd_param_bram.v:65$4_DATA[7:0]$275
   248/254: $0$memwr$\cmd_bram$cmd_param_bram.v:65$4_ADDR[31:0]$274
   249/254: $0$memwr$\cmd_bram$cmd_param_bram.v:64$3_DATA[7:0]$273
   250/254: $0$memwr$\cmd_bram$cmd_param_bram.v:64$3_ADDR[31:0]$272
   251/254: $0$memwr$\cmd_bram$cmd_param_bram.v:63$2_DATA[7:0]$271
   252/254: $0$memwr$\cmd_bram$cmd_param_bram.v:63$2_ADDR[31:0]$270
   253/254: $0$memwr$\cmd_bram$cmd_param_bram.v:62$1_DATA[7:0]$269
   254/254: $0$memwr$\cmd_bram$cmd_param_bram.v:62$1_ADDR[31:0]$268
Creating decoders for process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
     1/13: $2\cmd_counter[4:0]
     2/13: $1\cmd_counter[4:0]
     3/13: $0\cmd_counter[4:0]
     4/13: $0\delay[15:0]
     5/13: $0\state[7:0]
     6/13: $0\bit_counter[2:0]
     7/13: $0\data[7:0]
     8/13: $0\num_params_left[7:0]
     9/13: $0\param_counter[6:0]
    10/13: $0\cs[0:0]
    11/13: $0\mosi[0:0]
    12/13: $0\dc[0:0]
    13/13: $0\rst[0:0]
Creating decoders for process `\cmd_param_bram.$proc$cmd_param_bram.v:204$122'.
     1/1: $0\scl[0:0]

2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\cmd_param_bram.\frame_size' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:62$1_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:62$1_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:63$2_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:63$2_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:64$3_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:64$3_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:65$4_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:65$4_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:66$5_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:66$5_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:67$6_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:67$6_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:68$7_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:68$7_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:69$8_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:69$8_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:70$9_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:70$9_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:71$10_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:71$10_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:72$11_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:72$11_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:73$12_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:73$12_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:74$13_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:74$13_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:75$14_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:75$14_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:76$15_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:76$15_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:77$16_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:77$16_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:78$17_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:78$17_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:79$18_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:79$18_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:80$19_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:80$19_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:81$20_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:81$20_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:82$21_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:82$21_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:83$22_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:83$22_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:84$23_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:84$23_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:86$24_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:86$24_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:87$25_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:87$25_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:88$26_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:88$26_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:89$27_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:89$27_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:90$28_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:90$28_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:91$29_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:91$29_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:92$30_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:92$30_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:93$31_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:93$31_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:94$32_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:94$32_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:95$33_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:95$33_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:96$34_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:96$34_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:97$35_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:97$35_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:98$36_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:98$36_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:99$37_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:99$37_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:100$38_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:100$38_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:101$39_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:101$39_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:102$40_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:102$40_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:103$41_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:103$41_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:104$42_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:104$42_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:105$43_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:105$43_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:106$44_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:106$44_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:107$45_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:107$45_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:110$46_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:110$46_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:111$47_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:111$47_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:112$48_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:112$48_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:113$49_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:113$49_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:114$50_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:114$50_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:115$51_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:115$51_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:116$52_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:116$52_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:117$53_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:117$53_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:118$54_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:118$54_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:119$55_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:119$55_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:120$56_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:120$56_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:121$57_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:121$57_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:122$58_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:122$58_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:123$59_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:123$59_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:124$60_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:124$60_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:125$61_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:125$61_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:126$62_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:126$62_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:127$63_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:127$63_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:128$64_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:128$64_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:129$65_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:129$65_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:130$66_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:130$66_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:131$67_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:131$67_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:132$68_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:132$68_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:133$69_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:133$69_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:134$70_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:134$70_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:135$71_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:135$71_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:136$72_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:136$72_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:137$73_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:137$73_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:138$74_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:138$74_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:139$75_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:139$75_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:140$76_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:140$76_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:141$77_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:141$77_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:142$78_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:142$78_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:143$79_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:143$79_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:144$80_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:144$80_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:145$81_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:145$81_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:146$82_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:146$82_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:147$83_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:147$83_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:148$84_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:148$84_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:149$85_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:149$85_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:150$86_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:150$86_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:151$87_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:151$87_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:152$88_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:152$88_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:153$89_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:153$89_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:154$90_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:154$90_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:155$91_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:155$91_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:156$92_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:156$92_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:157$93_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:157$93_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:158$94_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:158$94_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:159$95_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:159$95_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:160$96_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:160$96_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:161$97_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:161$97_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:162$98_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:162$98_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:163$99_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:163$99_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:164$100_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:164$100_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:165$101_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:165$101_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:166$102_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:166$102_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:167$103_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:167$103_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:168$104_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:168$104_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:169$105_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:169$105_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:170$106_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:170$106_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:171$107_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:171$107_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:172$108_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:172$108_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:173$109_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:173$109_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:174$110_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:174$110_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:175$111_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:175$111_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:176$112_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:176$112_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:177$113_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:177$113_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:178$114_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:178$114_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:179$115_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:179$115_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:180$116_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:180$116_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:181$117_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:181$117_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:182$118_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:182$118_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:183$119_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:183$119_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:184$120_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:184$120_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:185$121_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:185$121_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$267'.

2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\cmd_param_bram.\rst' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `\cmd_param_bram.\dc' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `\cmd_param_bram.\mosi' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `\cmd_param_bram.\cs' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\cmd_param_bram.\cmd_counter' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\cmd_param_bram.\param_counter' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\cmd_param_bram.\num_params_left' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\cmd_param_bram.\data' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\cmd_param_bram.\bit_counter' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\cmd_param_bram.\state' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\cmd_param_bram.\delay' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\cmd_param_bram.\scl' using process `\cmd_param_bram.$proc$cmd_param_bram.v:204$122'.
  created $dff cell `$procdff$681' with positive edge clock.

2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `cmd_param_bram.$proc$cmd_param_bram.v:60$267'.
Found and cleaned up 10 empty switches in `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
Removing empty process `cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
Removing empty process `cmd_param_bram.$proc$cmd_param_bram.v:204$122'.
Cleaned up 10 empty switches.

2.4. Executing FLATTEN pass (flatten design).
No more expansions possible.

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~6 debug messages>

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 535 unused wires.
<suppressed ~1 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
checking module cmd_param_bram..
found and reported 0 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$521.
Removed 1 multiplexer ports.
<suppressed ~11 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
    New ctrl vector for $pmux cell $procmux$555: { $procmux$591_CMP $procmux$550_CMP $procmux$586_CMP $procmux$546_CMP $procmux$522_CMP $auto$opt_reduce.cc:132:opt_mux$683 $procmux$575_CMP $procmux$568_CMP $procmux$564_CMP $procmux$560_CMP $procmux$556_CMP }
    New ctrl vector for $mux cell $procmux$598: { }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$682: { $procmux$576_CMP $procmux$577_CMP }
  Optimizing cells in module \cmd_param_bram.
Performed a total of 3 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
Performed a total of 0 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.10.16. Finished OPT passes. (There is nothing left to do.)

2.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:62$146 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:63$147 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:64$148 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:65$149 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:66$150 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:67$151 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:68$152 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:69$153 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:70$154 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:71$155 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:72$156 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:73$157 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:74$158 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:75$159 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:76$160 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:77$161 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:78$162 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:79$163 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:80$164 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:81$165 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:82$166 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:83$167 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:84$168 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:100$183 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:101$184 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:102$185 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:103$186 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:104$187 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:105$188 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:106$189 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:107$190 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:86$169 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:87$170 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:88$171 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:89$172 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:90$173 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:91$174 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:92$175 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:93$176 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:94$177 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:95$178 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:96$179 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:97$180 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:98$181 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:99$182 (num_cmd_params_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:110$191 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:111$192 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:112$193 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:113$194 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:114$195 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:115$196 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:116$197 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:117$198 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:118$199 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:119$200 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:120$201 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:121$202 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:122$203 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:123$204 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:124$205 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:125$206 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:126$207 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:127$208 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:128$209 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:129$210 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:130$211 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:131$212 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:132$213 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:133$214 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:134$215 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:135$216 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:136$217 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:137$218 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:138$219 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:139$220 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:140$221 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:141$222 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:142$223 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:143$224 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:144$225 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:145$226 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:146$227 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:147$228 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:148$229 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:149$230 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:150$231 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:151$232 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:152$233 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:153$234 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:154$235 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:155$236 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:156$237 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:157$238 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:158$239 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:159$240 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:160$241 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:161$242 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:162$243 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:163$244 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:164$245 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:165$246 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:166$247 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:167$248 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:168$249 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:169$250 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:170$251 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:171$252 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:172$253 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:173$254 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:174$255 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:175$256 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:176$257 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:177$258 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:178$259 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:179$260 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:180$261 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:181$262 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:182$263 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:183$264 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:184$265 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:185$266 (param_bram).
Removed top 1 address bits (of 6) from memory read port cmd_param_bram.$memrd$\num_cmd_params_bram$cmd_param_bram.v:309$140 (num_cmd_params_bram).
Removed top 15 bits (of 16) from port B of cell cmd_param_bram.$add$cmd_param_bram.v:221$126 ($add).
Removed top 9 bits (of 16) from port B of cell cmd_param_bram.$lt$cmd_param_bram.v:219$125 ($lt).
Removed top 1 bits (of 6) from port B of cell cmd_param_bram.$lt$cmd_param_bram.v:247$129 ($lt).
Removed top 5 bits (of 6) from port B of cell cmd_param_bram.$add$cmd_param_bram.v:250$131 ($add).
Removed top 1 bits (of 6) from port Y of cell cmd_param_bram.$add$cmd_param_bram.v:250$131 ($add).
Removed top 2 bits (of 3) from port B of cell cmd_param_bram.$sub$cmd_param_bram.v:275$135 ($sub).
Removed top 5 bits (of 6) from port B of cell cmd_param_bram.$sub$cmd_param_bram.v:309$141 ($sub).
Removed top 1 bits (of 6) from port Y of cell cmd_param_bram.$sub$cmd_param_bram.v:309$141 ($sub).
Removed top 7 bits (of 8) from port B of cell cmd_param_bram.$gt$cmd_param_bram.v:318$142 ($gt).
Removed top 7 bits (of 8) from port B of cell cmd_param_bram.$sub$cmd_param_bram.v:321$144 ($sub).
Removed top 6 bits (of 7) from port B of cell cmd_param_bram.$add$cmd_param_bram.v:322$145 ($add).
Removed top 5 bits (of 8) from port B of cell cmd_param_bram.$procmux$522_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell cmd_param_bram.$procmux$546_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell cmd_param_bram.$procmux$550_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell cmd_param_bram.$procmux$553 ($mux).
Removed top 4 bits (of 8) from port B of cell cmd_param_bram.$procmux$556_CMP0 ($eq).
Removed top 6 bits (of 8) from mux cell cmd_param_bram.$procmux$558 ($mux).
Removed top 4 bits (of 8) from port B of cell cmd_param_bram.$procmux$560_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell cmd_param_bram.$procmux$562 ($mux).
Removed top 4 bits (of 8) from port B of cell cmd_param_bram.$procmux$564_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell cmd_param_bram.$procmux$566 ($mux).
Removed top 5 bits (of 8) from port B of cell cmd_param_bram.$procmux$568_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell cmd_param_bram.$procmux$570 ($mux).
Removed top 4 bits (of 8) from mux cell cmd_param_bram.$procmux$573 ($mux).
Removed top 5 bits (of 8) from port B of cell cmd_param_bram.$procmux$575_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell cmd_param_bram.$procmux$576_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell cmd_param_bram.$procmux$577_CMP0 ($eq).
Removed top 7 bits (of 8) from mux cell cmd_param_bram.$procmux$579 ($mux).
Removed top 5 bits (of 8) from mux cell cmd_param_bram.$procmux$583 ($mux).
Removed top 6 bits (of 8) from port B of cell cmd_param_bram.$procmux$586_CMP0 ($eq).
Removed top 6 bits (of 8) from mux cell cmd_param_bram.$procmux$588 ($mux).
Removed top 1 bits (of 6) from wire cmd_param_bram.$add$cmd_param_bram.v:250$131_Y.
Removed top 4 bits (of 8) from wire cmd_param_bram.$procmux$553_Y.
Removed top 6 bits (of 8) from wire cmd_param_bram.$procmux$558_Y.
Removed top 4 bits (of 8) from wire cmd_param_bram.$procmux$562_Y.
Removed top 4 bits (of 8) from wire cmd_param_bram.$procmux$566_Y.
Removed top 4 bits (of 8) from wire cmd_param_bram.$procmux$570_Y.
Removed top 4 bits (of 8) from wire cmd_param_bram.$procmux$573_Y.
Removed top 6 bits (of 8) from wire cmd_param_bram.$procmux$588_Y.
Removed top 1 bits (of 6) from wire cmd_param_bram.$sub$cmd_param_bram.v:309$141_Y.

2.12. Executing PEEPOPT pass (run peephole optimizers).

2.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

2.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module cmd_param_bram that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\param_bram$cmd_param_bram.v:320$143 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$556_CMP $gt$cmd_param_bram.v:318$142_Y }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\num_cmd_params_bram$cmd_param_bram.v:309$140 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$560_CMP \scl }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\cmd_bram$cmd_param_bram.v:249$130 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$522_CMP $lt$cmd_param_bram.v:247$129_Y }.
    No candidates found.

2.15. Executing TECHMAP pass (map to technology primitives).

2.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.15.2. Continuing TECHMAP pass.
Using template $paramod$77ad031fce233083715243f95e3cd2547d931e42\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~264 debug messages>

2.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cmd_param_bram:
  creating $macc model for $add$cmd_param_bram.v:221$126 ($add).
  creating $macc model for $add$cmd_param_bram.v:250$131 ($add).
  creating $macc model for $add$cmd_param_bram.v:322$145 ($add).
  creating $macc model for $sub$cmd_param_bram.v:275$135 ($sub).
  creating $macc model for $sub$cmd_param_bram.v:309$141 ($sub).
  creating $macc model for $sub$cmd_param_bram.v:321$144 ($sub).
  creating $alu model for $macc $sub$cmd_param_bram.v:321$144.
  creating $alu model for $macc $sub$cmd_param_bram.v:309$141.
  creating $alu model for $macc $sub$cmd_param_bram.v:275$135.
  creating $alu model for $macc $add$cmd_param_bram.v:322$145.
  creating $alu model for $macc $add$cmd_param_bram.v:250$131.
  creating $alu model for $macc $add$cmd_param_bram.v:221$126.
  creating $alu model for $gt$cmd_param_bram.v:318$142 ($gt): new $alu
  creating $alu model for $lt$cmd_param_bram.v:219$125 ($lt): new $alu
  creating $alu model for $lt$cmd_param_bram.v:235$127 ($lt): new $alu
  creating $alu model for $lt$cmd_param_bram.v:247$129 ($lt): new $alu
  creating $alu cell for $lt$cmd_param_bram.v:247$129: $auto$alumacc.cc:474:replace_alu$699
  creating $alu cell for $lt$cmd_param_bram.v:235$127: $auto$alumacc.cc:474:replace_alu$710
  creating $alu cell for $lt$cmd_param_bram.v:219$125: $auto$alumacc.cc:474:replace_alu$715
  creating $alu cell for $gt$cmd_param_bram.v:318$142: $auto$alumacc.cc:474:replace_alu$726
  creating $alu cell for $add$cmd_param_bram.v:221$126: $auto$alumacc.cc:474:replace_alu$731
  creating $alu cell for $add$cmd_param_bram.v:250$131: $auto$alumacc.cc:474:replace_alu$734
  creating $alu cell for $add$cmd_param_bram.v:322$145: $auto$alumacc.cc:474:replace_alu$737
  creating $alu cell for $sub$cmd_param_bram.v:275$135: $auto$alumacc.cc:474:replace_alu$740
  creating $alu cell for $sub$cmd_param_bram.v:309$141: $auto$alumacc.cc:474:replace_alu$743
  creating $alu cell for $sub$cmd_param_bram.v:321$144: $auto$alumacc.cc:474:replace_alu$746
  created 10 $alu and 0 $macc cells.

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~12 debug messages>

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$702: { $auto$alumacc.cc:490:replace_alu$700 [0] $auto$alumacc.cc:490:replace_alu$700 [1] $auto$alumacc.cc:490:replace_alu$700 [2] $auto$alumacc.cc:490:replace_alu$700 [3] $auto$alumacc.cc:490:replace_alu$700 [4] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$718: { $auto$alumacc.cc:490:replace_alu$716 [0] $auto$alumacc.cc:490:replace_alu$716 [1] $auto$alumacc.cc:490:replace_alu$716 [2] $auto$alumacc.cc:490:replace_alu$716 [3] $auto$alumacc.cc:490:replace_alu$716 [4] $auto$alumacc.cc:490:replace_alu$716 [5] $auto$alumacc.cc:490:replace_alu$716 [6] $auto$alumacc.cc:490:replace_alu$716 [7] $auto$alumacc.cc:490:replace_alu$716 [8] $auto$alumacc.cc:490:replace_alu$716 [9] $auto$alumacc.cc:490:replace_alu$716 [10] $auto$alumacc.cc:490:replace_alu$716 [11] $auto$alumacc.cc:490:replace_alu$716 [12] $auto$alumacc.cc:490:replace_alu$716 [13] $auto$alumacc.cc:490:replace_alu$716 [14] $auto$alumacc.cc:490:replace_alu$716 [15] }
  Optimizing cells in module \cmd_param_bram.
Performed a total of 2 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 4 unused cells and 8 unused wires.
<suppressed ~5 debug messages>

2.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.19.9. Rerunning OPT passes. (Maybe there is more to do..)

2.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

2.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
Performed a total of 0 changes.

2.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.19.16. Finished OPT passes. (There is nothing left to do.)

2.20. Executing FSM pass (extract and optimize FSM).

2.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking cmd_param_bram.state as FSM state register:
    Register has an initialization value.

2.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.21.5. Finished fast OPT passes.

2.22. Executing MEMORY pass.

2.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memrd$\cmd_bram$cmd_param_bram.v:249$130' in module `\cmd_param_bram': no (compatible) $dff found.
Checking cell `$memrd$\num_cmd_params_bram$cmd_param_bram.v:309$140' in module `\cmd_param_bram': no (compatible) $dff found.
Checking cell `$memrd$\param_bram$cmd_param_bram.v:320$143' in module `\cmd_param_bram': no (compatible) $dff found.

2.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

2.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\cmd_bram' in module `\cmd_param_bram':
  $meminit$\cmd_bram$cmd_param_bram.v:62$146 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:63$147 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:64$148 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:65$149 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:66$150 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:67$151 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:68$152 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:69$153 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:70$154 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:71$155 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:72$156 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:73$157 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:74$158 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:75$159 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:76$160 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:77$161 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:78$162 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:79$163 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:80$164 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:81$165 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:82$166 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:83$167 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:84$168 ($meminit)
  $memrd$\cmd_bram$cmd_param_bram.v:249$130 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\num_cmd_params_bram' in module `\cmd_param_bram':
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:86$169 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:87$170 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:88$171 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:89$172 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:90$173 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:91$174 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:92$175 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:93$176 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:94$177 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:95$178 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:96$179 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:97$180 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:98$181 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:99$182 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:100$183 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:101$184 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:102$185 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:103$186 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:104$187 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:105$188 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:106$189 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:107$190 ($meminit)
  $memrd$\num_cmd_params_bram$cmd_param_bram.v:309$140 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\param_bram' in module `\cmd_param_bram':
  $meminit$\param_bram$cmd_param_bram.v:110$191 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:111$192 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:112$193 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:113$194 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:114$195 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:115$196 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:116$197 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:117$198 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:118$199 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:119$200 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:120$201 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:121$202 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:122$203 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:123$204 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:124$205 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:125$206 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:126$207 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:127$208 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:128$209 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:129$210 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:130$211 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:131$212 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:132$213 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:133$214 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:134$215 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:135$216 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:136$217 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:137$218 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:138$219 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:139$220 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:140$221 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:141$222 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:142$223 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:143$224 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:144$225 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:145$226 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:146$227 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:147$228 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:148$229 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:149$230 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:150$231 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:151$232 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:152$233 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:153$234 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:154$235 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:155$236 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:156$237 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:157$238 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:158$239 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:159$240 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:160$241 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:161$242 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:162$243 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:163$244 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:164$245 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:165$246 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:166$247 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:167$248 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:168$249 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:169$250 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:170$251 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:171$252 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:172$253 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:173$254 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:174$255 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:175$256 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:176$257 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:177$258 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:178$259 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:179$260 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:180$261 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:181$262 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:182$263 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:183$264 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:184$265 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:185$266 ($meminit)
  $memrd$\param_bram$cmd_param_bram.v:320$143 ($memrd)

2.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing cmd_param_bram.cmd_bram:
  Properties: ports=1 bits=184 rports=1 wports=0 dbits=8 abits=5 words=23
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=233 dwaste=8 bwaste=3912 waste=3912 efficiency=4
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=489 dwaste=0 bwaste=3912 waste=3912 efficiency=4
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1001 dwaste=0 bwaste=4004 waste=4004 efficiency=2
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2025 dwaste=0 bwaste=4050 waste=4050 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing cmd_param_bram.num_cmd_params_bram:
  Properties: ports=1 bits=176 rports=1 wports=0 dbits=8 abits=5 words=22
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=234 dwaste=8 bwaste=3920 waste=3920 efficiency=4
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=490 dwaste=0 bwaste=3920 waste=3920 efficiency=4
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1002 dwaste=0 bwaste=4008 waste=4008 efficiency=2
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2026 dwaste=0 bwaste=4052 waste=4052 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing cmd_param_bram.param_bram:
  Properties: ports=1 bits=608 rports=1 wports=0 dbits=8 abits=7 words=76
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=180 dwaste=8 bwaste=3488 waste=3488 efficiency=14
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=436 dwaste=0 bwaste=3488 waste=3488 efficiency=14
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=948 dwaste=0 bwaste=3792 waste=3792 efficiency=7
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1972 dwaste=0 bwaste=3944 waste=3944 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  No acceptable bram resources found.

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

2.25.2. Continuing TECHMAP pass.
No more expansions possible.

2.26. Executing ICE40_BRAMINIT pass.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.27.5. Finished fast OPT passes.

2.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \cmd_bram in module \cmd_param_bram:
  created 23 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \num_cmd_params_bram in module \cmd_param_bram:
  created 22 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \param_bram in module \cmd_param_bram:
  created 76 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 127 $mux cells.
  write interface: 0 write mux blocks.

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~145 debug messages>

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

2.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $procmux$553:
      Old ports: A=4'1011, B=4'0100, Y=$auto$wreduce.cc:455:run$685 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$685 [2] $auto$wreduce.cc:455:run$685 [0] }
      New connections: { $auto$wreduce.cc:455:run$685 [3] $auto$wreduce.cc:455:run$685 [1] } = { $auto$wreduce.cc:455:run$685 [0] $auto$wreduce.cc:455:run$685 [0] }
    Consolidated identical input bits for $mux cell $procmux$562:
      Old ports: A=4'1000, B=4'0110, Y=$auto$wreduce.cc:455:run$687 [3:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:455:run$687 [3] $auto$wreduce.cc:455:run$687 [1] }
      New connections: { $auto$wreduce.cc:455:run$687 [2] $auto$wreduce.cc:455:run$687 [0] } = { $auto$wreduce.cc:455:run$687 [1] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$566:
      Old ports: A=4'0111, B=4'1000, Y=$auto$wreduce.cc:455:run$688 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$688 [3] $auto$wreduce.cc:455:run$688 [0] }
      New connections: $auto$wreduce.cc:455:run$688 [2:1] = { $auto$wreduce.cc:455:run$688 [0] $auto$wreduce.cc:455:run$688 [0] }
    Consolidated identical input bits for $mux cell $procmux$570:
      Old ports: A=4'1000, B=4'0111, Y=$auto$wreduce.cc:455:run$689 [3:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:455:run$689 [3] $auto$wreduce.cc:455:run$689 [0] }
      New connections: $auto$wreduce.cc:455:run$689 [2:1] = { $auto$wreduce.cc:455:run$689 [0] $auto$wreduce.cc:455:run$689 [0] }
    Consolidated identical input bits for $mux cell $procmux$583:
      Old ports: A=3'011, B=3'100, Y=$procmux$583_Y [2:0]
      New ports: A=2'01, B=2'10, Y={ $procmux$583_Y [2] $procmux$583_Y [0] }
      New connections: $procmux$583_Y [1] = $procmux$583_Y [0]
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $procmux$573:
      Old ports: A=$auto$wreduce.cc:455:run$689 [3:0], B=4'1001, Y=$auto$wreduce.cc:455:run$690 [3:0]
      New ports: A={ $auto$wreduce.cc:455:run$689 [3] $auto$wreduce.cc:455:run$689 [0] $auto$wreduce.cc:455:run$689 [0] }, B=3'101, Y={ $auto$wreduce.cc:455:run$690 [3] $auto$wreduce.cc:455:run$690 [1:0] }
      New connections: $auto$wreduce.cc:455:run$690 [2] = $auto$wreduce.cc:455:run$690 [1]
  Optimizing cells in module \cmd_param_bram.
Performed a total of 6 changes.

2.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\param_bram[75]$1185 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[74]$1183 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[73]$1181 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[72]$1179 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[71]$1177 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[70]$1175 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[69]$1173 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[68]$1171 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[67]$1169 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[66]$1167 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[65]$1165 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[64]$1163 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[63]$1161 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[62]$1159 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[61]$1157 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[60]$1155 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[59]$1153 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[58]$1151 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[57]$1149 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[56]$1147 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[55]$1145 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[54]$1143 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[53]$1141 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[52]$1139 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[51]$1137 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[50]$1135 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[49]$1133 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[48]$1131 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[47]$1129 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[46]$1127 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[45]$1125 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[44]$1123 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[43]$1121 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[42]$1119 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[41]$1117 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[40]$1115 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[39]$1113 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[38]$1111 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[37]$1109 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[36]$1107 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[35]$1105 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[34]$1103 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[33]$1101 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[32]$1099 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[31]$1097 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[30]$1095 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[29]$1093 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[28]$1091 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[27]$1089 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[26]$1087 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[25]$1085 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[24]$1083 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[23]$1081 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[22]$1079 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[21]$1077 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[20]$1075 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[19]$1073 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[18]$1071 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[17]$1069 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[16]$1067 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[15]$1065 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[14]$1063 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[13]$1061 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[12]$1059 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[11]$1057 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[10]$1055 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[9]$1053 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[8]$1051 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[7]$1049 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[6]$1047 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[5]$1045 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[4]$1043 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[3]$1041 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[2]$1039 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[1]$1037 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[0]$1035 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[21]$940 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[20]$938 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[19]$936 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[18]$934 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[17]$932 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[16]$930 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[15]$928 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[14]$926 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[13]$924 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[12]$922 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[11]$920 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[10]$918 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[9]$916 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[8]$914 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[7]$912 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[6]$910 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[5]$908 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[4]$906 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[3]$904 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[2]$902 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[1]$900 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[0]$898 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[22]$803 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[21]$801 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[20]$799 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[19]$797 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[18]$795 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[17]$793 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[16]$791 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[15]$789 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[14]$787 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[13]$785 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[12]$783 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[11]$781 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[10]$779 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[9]$777 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[8]$775 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[7]$773 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[6]$771 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[5]$769 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[4]$767 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[3]$765 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[2]$763 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[1]$761 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[0]$759 ($dff) from module cmd_param_bram.
Replaced 121 DFF cells.

2.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 378 unused wires.
<suppressed ~1 debug messages>

2.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~7 debug messages>

2.29.9. Rerunning OPT passes. (Maybe there is more to do..)

2.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

2.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][0]$850:
      Old ports: A=8'10110001, B=8'10110010, Y=$memory\cmd_bram$rdmux[0][3][0]$a$827
      New ports: A=2'01, B=2'10, Y=$memory\cmd_bram$rdmux[0][3][0]$a$827 [1:0]
      New connections: $memory\cmd_bram$rdmux[0][3][0]$a$827 [7:2] = 6'101100
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][10]$880:
      Old ports: A=8'00101010, B=8'00101011, Y=$memory\cmd_bram$rdmux[0][3][5]$a$842
      New ports: A=1'0, B=1'1, Y=$memory\cmd_bram$rdmux[0][3][5]$a$842 [0]
      New connections: $memory\cmd_bram$rdmux[0][3][5]$a$842 [7:1] = 7'0010101
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][11]$883:
      Old ports: A=8'00101100, B=8'xxxxxxxx, Y=$memory\cmd_bram$rdmux[0][3][5]$b$843
      New ports: A=2'10, B=2'xx, Y={ $memory\cmd_bram$rdmux[0][3][5]$b$843 [2] $memory\cmd_bram$rdmux[0][3][5]$b$843 [0] }
      New connections: { $memory\cmd_bram$rdmux[0][3][5]$b$843 [7:3] $memory\cmd_bram$rdmux[0][3][5]$b$843 [1] } = { $memory\cmd_bram$rdmux[0][3][5]$b$843 [0] $memory\cmd_bram$rdmux[0][3][5]$b$843 [0] $memory\cmd_bram$rdmux[0][3][5]$b$843 [2] $memory\cmd_bram$rdmux[0][3][5]$b$843 [0] $memory\cmd_bram$rdmux[0][3][5]$b$843 [2] $memory\cmd_bram$rdmux[0][3][5]$b$843 [0] }
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][1]$853:
      Old ports: A=8'10110011, B=8'10110100, Y=$memory\cmd_bram$rdmux[0][3][0]$b$828
      New ports: A=2'01, B=2'10, Y={ $memory\cmd_bram$rdmux[0][3][0]$b$828 [2] $memory\cmd_bram$rdmux[0][3][0]$b$828 [0] }
      New connections: { $memory\cmd_bram$rdmux[0][3][0]$b$828 [7:3] $memory\cmd_bram$rdmux[0][3][0]$b$828 [1] } = { 5'10110 $memory\cmd_bram$rdmux[0][3][0]$b$828 [0] }
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][2]$856:
      Old ports: A=8'11000000, B=8'11000001, Y=$memory\cmd_bram$rdmux[0][3][1]$a$830
      New ports: A=1'0, B=1'1, Y=$memory\cmd_bram$rdmux[0][3][1]$a$830 [0]
      New connections: $memory\cmd_bram$rdmux[0][3][1]$a$830 [7:1] = 7'1100000
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][3]$859:
      Old ports: A=8'11000010, B=8'11000011, Y=$memory\cmd_bram$rdmux[0][3][1]$b$831
      New ports: A=1'0, B=1'1, Y=$memory\cmd_bram$rdmux[0][3][1]$b$831 [0]
      New connections: $memory\cmd_bram$rdmux[0][3][1]$b$831 [7:1] = 7'1100001
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][4]$862:
      Old ports: A=8'11000100, B=8'11000101, Y=$memory\cmd_bram$rdmux[0][3][2]$a$833
      New ports: A=1'0, B=1'1, Y=$memory\cmd_bram$rdmux[0][3][2]$a$833 [0]
      New connections: $memory\cmd_bram$rdmux[0][3][2]$a$833 [7:1] = 7'1100010
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][5]$865:
      Old ports: A=8'11100000, B=8'11100001, Y=$memory\cmd_bram$rdmux[0][3][2]$b$834
      New ports: A=1'0, B=1'1, Y=$memory\cmd_bram$rdmux[0][3][2]$b$834 [0]
      New connections: $memory\cmd_bram$rdmux[0][3][2]$b$834 [7:1] = 7'1110000
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][6]$868:
      Old ports: A=8'11111100, B=8'00111010, Y=$memory\cmd_bram$rdmux[0][3][3]$a$836
      New ports: A=2'10, B=2'01, Y=$memory\cmd_bram$rdmux[0][3][3]$a$836 [2:1]
      New connections: { $memory\cmd_bram$rdmux[0][3][3]$a$836 [7:3] $memory\cmd_bram$rdmux[0][3][3]$a$836 [0] } = { $memory\cmd_bram$rdmux[0][3][3]$a$836 [2] $memory\cmd_bram$rdmux[0][3][3]$a$836 [2] 4'1110 }
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][7]$871:
      Old ports: A=8'00110110, B=8'00100001, Y=$memory\cmd_bram$rdmux[0][3][3]$b$837
      New ports: A=2'10, B=2'01, Y=$memory\cmd_bram$rdmux[0][3][3]$b$837 [1:0]
      New connections: $memory\cmd_bram$rdmux[0][3][3]$b$837 [7:2] = { 3'001 $memory\cmd_bram$rdmux[0][3][3]$b$837 [1] 1'0 $memory\cmd_bram$rdmux[0][3][3]$b$837 [1] }
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][8]$874:
      Old ports: A=8'00101001, B=8'00101010, Y=$memory\cmd_bram$rdmux[0][3][4]$a$839
      New ports: A=2'01, B=2'10, Y=$memory\cmd_bram$rdmux[0][3][4]$a$839 [1:0]
      New connections: $memory\cmd_bram$rdmux[0][3][4]$a$839 [7:2] = 6'001010
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][9]$877:
      Old ports: A=8'00101011, B=8'00101100, Y=$memory\cmd_bram$rdmux[0][3][4]$b$840
      New ports: A=2'01, B=2'10, Y={ $memory\cmd_bram$rdmux[0][3][4]$b$840 [2] $memory\cmd_bram$rdmux[0][3][4]$b$840 [0] }
      New connections: { $memory\cmd_bram$rdmux[0][3][4]$b$840 [7:3] $memory\cmd_bram$rdmux[0][3][4]$b$840 [1] } = { 5'00101 $memory\cmd_bram$rdmux[0][3][4]$b$840 [0] }
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][3][5]$978:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][3][5]$a$979, B=8'xxxxxxxx, Y=$memory\num_cmd_params_bram$rdmux[0][2][2]$b$959
      New ports: A=2'10, B=2'xx, Y={ $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [2] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] }
      New connections: { $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [7:3] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [1] } = { $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] }
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][4][1]$990:
      Old ports: A=8'00000110, B=8'00000001, Y=$memory\num_cmd_params_bram$rdmux[0][3][0]$b$965
      New ports: A=2'10, B=2'01, Y=$memory\num_cmd_params_bram$rdmux[0][3][0]$b$965 [1:0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][3][0]$b$965 [7:2] = { 5'00000 $memory\num_cmd_params_bram$rdmux[0][3][0]$b$965 [1] }
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][4][2]$993:
      Old ports: A=8'00000011, B=8'00000001, Y=$memory\num_cmd_params_bram$rdmux[0][3][1]$a$967
      New ports: A=1'1, B=1'0, Y=$memory\num_cmd_params_bram$rdmux[0][3][1]$a$967 [1]
      New connections: { $memory\num_cmd_params_bram$rdmux[0][3][1]$a$967 [7:2] $memory\num_cmd_params_bram$rdmux[0][3][1]$a$967 [0] } = 7'0000001
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][4][4]$999:
      Old ports: A=8'00000010, B=8'00000001, Y=$memory\num_cmd_params_bram$rdmux[0][3][2]$a$970
      New ports: A=2'10, B=2'01, Y=$memory\num_cmd_params_bram$rdmux[0][3][2]$a$970 [1:0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][3][2]$a$970 [7:2] = 6'000000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][4][7]$1008:
      Old ports: A=8'00000001, B=8'00000000, Y=$memory\num_cmd_params_bram$rdmux[0][3][3]$b$974
      New ports: A=1'1, B=1'0, Y=$memory\num_cmd_params_bram$rdmux[0][3][3]$b$974 [0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][3][3]$b$974 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][4][8]$1011:
      Old ports: A=8'00000000, B=8'00000100, Y=$memory\num_cmd_params_bram$rdmux[0][3][4]$a$976
      New ports: A=1'0, B=1'1, Y=$memory\num_cmd_params_bram$rdmux[0][3][4]$a$976 [2]
      New connections: { $memory\num_cmd_params_bram$rdmux[0][3][4]$a$976 [7:3] $memory\num_cmd_params_bram$rdmux[0][3][4]$a$976 [1:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][4][9]$1014:
      Old ports: A=8'00000100, B=8'00000000, Y=$memory\num_cmd_params_bram$rdmux[0][3][4]$b$977
      New ports: A=1'1, B=1'0, Y=$memory\num_cmd_params_bram$rdmux[0][3][4]$b$977 [2]
      New connections: { $memory\num_cmd_params_bram$rdmux[0][3][4]$b$977 [7:3] $memory\num_cmd_params_bram$rdmux[0][3][4]$b$977 [1:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][0]$1376:
      Old ports: A=8'00000101, B=8'00111100, Y=$memory\param_bram$rdmux[0][5][0]$a$1281
      New ports: A=2'01, B=2'10, Y={ $memory\param_bram$rdmux[0][5][0]$a$1281 [3] $memory\param_bram$rdmux[0][5][0]$a$1281 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][0]$a$1281 [7:4] $memory\param_bram$rdmux[0][5][0]$a$1281 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][5][0]$a$1281 [3] $memory\param_bram$rdmux[0][5][0]$a$1281 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][10]$1406:
      Old ports: A=8'01101010, B=8'10001101, Y=$memory\param_bram$rdmux[0][5][5]$a$1296
      New ports: A=2'10, B=2'01, Y=$memory\param_bram$rdmux[0][5][5]$a$1296 [1:0]
      New connections: $memory\param_bram$rdmux[0][5][5]$a$1296 [7:2] = { $memory\param_bram$rdmux[0][5][5]$a$1296 [0] $memory\param_bram$rdmux[0][5][5]$a$1296 [1] $memory\param_bram$rdmux[0][5][5]$a$1296 [1] 2'01 $memory\param_bram$rdmux[0][5][5]$a$1296 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][11]$1409:
      Old ports: A=8'11101110, B=8'00001111, Y=$memory\param_bram$rdmux[0][5][5]$b$1297
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][5]$b$1297 [5] $memory\param_bram$rdmux[0][5][5]$b$1297 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][5]$b$1297 [7:6] $memory\param_bram$rdmux[0][5][5]$b$1297 [4:1] } = { $memory\param_bram$rdmux[0][5][5]$b$1297 [5] $memory\param_bram$rdmux[0][5][5]$b$1297 [5] 4'0111 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][12]$1412:
      Old ports: A=8'00000111, B=8'00001110, Y=$memory\param_bram$rdmux[0][5][6]$a$1299
      New ports: A=2'01, B=2'10, Y={ $memory\param_bram$rdmux[0][5][6]$a$1299 [3] $memory\param_bram$rdmux[0][5][6]$a$1299 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][6]$a$1299 [7:4] $memory\param_bram$rdmux[0][5][6]$a$1299 [2:1] } = 6'000011
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][13]$1415:
      Old ports: A=8'00001000, B=8'00000111, Y=$memory\param_bram$rdmux[0][5][6]$b$1300
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][6]$b$1300 [3] $memory\param_bram$rdmux[0][5][6]$b$1300 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][6]$b$1300 [7:4] $memory\param_bram$rdmux[0][5][6]$b$1300 [2:1] } = { 4'0000 $memory\param_bram$rdmux[0][5][6]$b$1300 [0] $memory\param_bram$rdmux[0][5][6]$b$1300 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][14]$1418:
      Old ports: A=8'00010000, B=8'00000111, Y=$memory\param_bram$rdmux[0][5][7]$a$1302
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][7]$a$1302 [4] $memory\param_bram$rdmux[0][5][7]$a$1302 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][7]$a$1302 [7:5] $memory\param_bram$rdmux[0][5][7]$a$1302 [3:1] } = { 4'0000 $memory\param_bram$rdmux[0][5][7]$a$1302 [0] $memory\param_bram$rdmux[0][5][7]$a$1302 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][15]$1421:
      Old ports: A=8'00000010, B=8'00000111, Y=$memory\param_bram$rdmux[0][5][7]$b$1303
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][7]$b$1303 [0]
      New connections: $memory\param_bram$rdmux[0][5][7]$b$1303 [7:1] = { 5'00000 $memory\param_bram$rdmux[0][5][7]$b$1303 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][16]$1424:
      Old ports: A=8'00001001, B=8'00001111, Y=$memory\param_bram$rdmux[0][5][8]$a$1305
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][8]$a$1305 [1]
      New connections: { $memory\param_bram$rdmux[0][5][8]$a$1305 [7:2] $memory\param_bram$rdmux[0][5][8]$a$1305 [0] } = { 5'00001 $memory\param_bram$rdmux[0][5][8]$a$1305 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][17]$1427:
      Old ports: A=8'00100101, B=8'00110110, Y=$memory\param_bram$rdmux[0][5][8]$b$1306
      New ports: A=2'01, B=2'10, Y=$memory\param_bram$rdmux[0][5][8]$b$1306 [1:0]
      New connections: $memory\param_bram$rdmux[0][5][8]$b$1306 [7:2] = { 3'001 $memory\param_bram$rdmux[0][5][8]$b$1306 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][18]$1430:
      Old ports: A=8'00000000, B=8'00001000, Y=$memory\param_bram$rdmux[0][5][9]$a$1308
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][9]$a$1308 [3]
      New connections: { $memory\param_bram$rdmux[0][5][9]$a$1308 [7:4] $memory\param_bram$rdmux[0][5][9]$a$1308 [2:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][19]$1433:
      Old ports: A=8'00000100, B=8'00010000, Y=$memory\param_bram$rdmux[0][5][9]$b$1309
      New ports: A=2'01, B=2'10, Y={ $memory\param_bram$rdmux[0][5][9]$b$1309 [4] $memory\param_bram$rdmux[0][5][9]$b$1309 [2] }
      New connections: { $memory\param_bram$rdmux[0][5][9]$b$1309 [7:5] $memory\param_bram$rdmux[0][5][9]$b$1309 [3] $memory\param_bram$rdmux[0][5][9]$b$1309 [1:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][1]$1379:
      Old ports: A=8'00111100, B=8'00000101, Y=$memory\param_bram$rdmux[0][5][0]$b$1282
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][0]$b$1282 [3] $memory\param_bram$rdmux[0][5][0]$b$1282 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][0]$b$1282 [7:4] $memory\param_bram$rdmux[0][5][0]$b$1282 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][5][0]$b$1282 [3] $memory\param_bram$rdmux[0][5][0]$b$1282 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][20]$1436:
      Old ports: A=8'00001010, B=8'00001101, Y=$memory\param_bram$rdmux[0][5][10]$a$1311
      New ports: A=2'10, B=2'01, Y=$memory\param_bram$rdmux[0][5][10]$a$1311 [1:0]
      New connections: $memory\param_bram$rdmux[0][5][10]$a$1311 [7:2] = { 5'00001 $memory\param_bram$rdmux[0][5][10]$a$1311 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][21]$1439:
      Old ports: A=8'00001000, B=8'00000111, Y=$memory\param_bram$rdmux[0][5][10]$b$1312
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][10]$b$1312 [3] $memory\param_bram$rdmux[0][5][10]$b$1312 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][10]$b$1312 [7:4] $memory\param_bram$rdmux[0][5][10]$b$1312 [2:1] } = { 4'0000 $memory\param_bram$rdmux[0][5][10]$b$1312 [0] $memory\param_bram$rdmux[0][5][10]$b$1312 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][22]$1442:
      Old ports: A=8'00001111, B=8'00000111, Y=$memory\param_bram$rdmux[0][5][11]$a$1314
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][11]$a$1314 [3]
      New connections: { $memory\param_bram$rdmux[0][5][11]$a$1314 [7:4] $memory\param_bram$rdmux[0][5][11]$a$1314 [2:0] } = 7'0000111
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][23]$1445:
      Old ports: A=8'00000010, B=8'00000111, Y=$memory\param_bram$rdmux[0][5][11]$b$1315
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][11]$b$1315 [0]
      New connections: $memory\param_bram$rdmux[0][5][11]$b$1315 [7:1] = { 5'00000 $memory\param_bram$rdmux[0][5][11]$b$1315 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][24]$1448:
      Old ports: A=8'00001001, B=8'00001111, Y=$memory\param_bram$rdmux[0][5][12]$a$1317
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][12]$a$1317 [1]
      New connections: { $memory\param_bram$rdmux[0][5][12]$a$1317 [7:2] $memory\param_bram$rdmux[0][5][12]$a$1317 [0] } = { 5'00001 $memory\param_bram$rdmux[0][5][12]$a$1317 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][25]$1451:
      Old ports: A=8'00100101, B=8'00110101, Y=$memory\param_bram$rdmux[0][5][12]$b$1318
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][12]$b$1318 [4]
      New connections: { $memory\param_bram$rdmux[0][5][12]$b$1318 [7:5] $memory\param_bram$rdmux[0][5][12]$b$1318 [3:0] } = 7'0010101
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][26]$1454:
      Old ports: A=8'00000000, B=8'00001001, Y=$memory\param_bram$rdmux[0][5][13]$a$1320
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][13]$a$1320 [0]
      New connections: $memory\param_bram$rdmux[0][5][13]$a$1320 [7:1] = { 4'0000 $memory\param_bram$rdmux[0][5][13]$a$1320 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][27]$1457:
      Old ports: A=8'00000100, B=8'00010000, Y=$memory\param_bram$rdmux[0][5][13]$b$1321
      New ports: A=2'01, B=2'10, Y={ $memory\param_bram$rdmux[0][5][13]$b$1321 [4] $memory\param_bram$rdmux[0][5][13]$b$1321 [2] }
      New connections: { $memory\param_bram$rdmux[0][5][13]$b$1321 [7:5] $memory\param_bram$rdmux[0][5][13]$b$1321 [3] $memory\param_bram$rdmux[0][5][13]$b$1321 [1:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][28]$1460:
      Old ports: A=8'10000000, B=8'00000101, Y=$memory\param_bram$rdmux[0][5][14]$a$1323
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][14]$a$1323 [7] $memory\param_bram$rdmux[0][5][14]$a$1323 [0] }
      New connections: $memory\param_bram$rdmux[0][5][14]$a$1323 [6:1] = { 4'0000 $memory\param_bram$rdmux[0][5][14]$a$1323 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][29]$1463:
      Old ports: A=8'01111000, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][14]$b$1324
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][14]$b$1324 [3]
      New connections: { $memory\param_bram$rdmux[0][5][14]$b$1324 [7:4] $memory\param_bram$rdmux[0][5][14]$b$1324 [2:0] } = { 1'0 $memory\param_bram$rdmux[0][5][14]$b$1324 [3] $memory\param_bram$rdmux[0][5][14]$b$1324 [3] $memory\param_bram$rdmux[0][5][14]$b$1324 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][30]$1466:
      Old ports: A=8'00011010, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][15]$a$1326
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][15]$a$1326 [1]
      New connections: { $memory\param_bram$rdmux[0][5][15]$a$1326 [7:2] $memory\param_bram$rdmux[0][5][15]$a$1326 [0] } = { 3'000 $memory\param_bram$rdmux[0][5][15]$a$1326 [1] $memory\param_bram$rdmux[0][5][15]$a$1326 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][31]$1469:
      Old ports: A=8'01101001, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][15]$b$1327
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][15]$b$1327 [0]
      New connections: $memory\param_bram$rdmux[0][5][15]$b$1327 [7:1] = { 1'0 $memory\param_bram$rdmux[0][5][15]$b$1327 [0] $memory\param_bram$rdmux[0][5][15]$b$1327 [0] 1'0 $memory\param_bram$rdmux[0][5][15]$b$1327 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][32]$1472:
      Old ports: A=8'00000001, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][16]$a$1329
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][16]$a$1329 [0]
      New connections: $memory\param_bram$rdmux[0][5][16]$a$1329 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][33]$1475:
      Old ports: A=8'10100000, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][16]$b$1330
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][16]$b$1330 [5]
      New connections: { $memory\param_bram$rdmux[0][5][16]$b$1330 [7:6] $memory\param_bram$rdmux[0][5][16]$b$1330 [4:0] } = { $memory\param_bram$rdmux[0][5][16]$b$1330 [5] 6'000000 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][34]$1478:
      Old ports: A=8'00000001, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][17]$a$1332
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][17]$a$1332 [0]
      New connections: $memory\param_bram$rdmux[0][5][17]$a$1332 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][35]$1481:
      Old ports: A=8'10100000, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][17]$b$1333
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][17]$b$1333 [5]
      New connections: { $memory\param_bram$rdmux[0][5][17]$b$1333 [7:6] $memory\param_bram$rdmux[0][5][17]$b$1333 [4:0] } = { $memory\param_bram$rdmux[0][5][17]$b$1333 [5] 6'000000 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][36]$1484:
      Old ports: A=8'00011010, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][18]$a$1335
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][18]$a$1335 [1]
      New connections: { $memory\param_bram$rdmux[0][5][18]$a$1335 [7:2] $memory\param_bram$rdmux[0][5][18]$a$1335 [0] } = { 3'000 $memory\param_bram$rdmux[0][5][18]$a$1335 [1] $memory\param_bram$rdmux[0][5][18]$a$1335 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][37]$1487:
      Old ports: A=8'01101001, B=8'11111111, Y=$memory\param_bram$rdmux[0][5][18]$b$1336
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][18]$b$1336 [1]
      New connections: { $memory\param_bram$rdmux[0][5][18]$b$1336 [7:2] $memory\param_bram$rdmux[0][5][18]$b$1336 [0] } = { $memory\param_bram$rdmux[0][5][18]$b$1336 [1] 2'11 $memory\param_bram$rdmux[0][5][18]$b$1336 [1] 1'1 $memory\param_bram$rdmux[0][5][18]$b$1336 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][3]$1385:
      Old ports: A=8'00000101, B=8'00111100, Y=$memory\param_bram$rdmux[0][5][1]$b$1285
      New ports: A=2'01, B=2'10, Y={ $memory\param_bram$rdmux[0][5][1]$b$1285 [3] $memory\param_bram$rdmux[0][5][1]$b$1285 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][1]$b$1285 [7:4] $memory\param_bram$rdmux[0][5][1]$b$1285 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][5][1]$b$1285 [3] $memory\param_bram$rdmux[0][5][1]$b$1285 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][4]$1388:
      Old ports: A=8'00111100, B=8'00000101, Y=$memory\param_bram$rdmux[0][5][2]$a$1287
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][2]$a$1287 [3] $memory\param_bram$rdmux[0][5][2]$a$1287 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][2]$a$1287 [7:4] $memory\param_bram$rdmux[0][5][2]$a$1287 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][5][2]$a$1287 [3] $memory\param_bram$rdmux[0][5][2]$a$1287 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][6]$1394:
      Old ports: A=8'00000011, B=8'10101011, Y=$memory\param_bram$rdmux[0][5][3]$a$1290
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][3]$a$1290 [3]
      New connections: { $memory\param_bram$rdmux[0][5][3]$a$1290 [7:4] $memory\param_bram$rdmux[0][5][3]$a$1290 [2:0] } = { $memory\param_bram$rdmux[0][5][3]$a$1290 [3] 1'0 $memory\param_bram$rdmux[0][5][3]$a$1290 [3] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][7]$1397:
      Old ports: A=8'00001011, B=8'00000100, Y=$memory\param_bram$rdmux[0][5][3]$b$1291
      New ports: A=2'01, B=2'10, Y={ $memory\param_bram$rdmux[0][5][3]$b$1291 [2] $memory\param_bram$rdmux[0][5][3]$b$1291 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][3]$b$1291 [7:3] $memory\param_bram$rdmux[0][5][3]$b$1291 [1] } = { 4'0000 $memory\param_bram$rdmux[0][5][3]$b$1291 [0] $memory\param_bram$rdmux[0][5][3]$b$1291 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][8]$1400:
      Old ports: A=8'11000101, B=8'00001101, Y=$memory\param_bram$rdmux[0][5][4]$a$1293
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][4]$a$1293 [6] $memory\param_bram$rdmux[0][5][4]$a$1293 [3] }
      New connections: { $memory\param_bram$rdmux[0][5][4]$a$1293 [7] $memory\param_bram$rdmux[0][5][4]$a$1293 [5:4] $memory\param_bram$rdmux[0][5][4]$a$1293 [2:0] } = { $memory\param_bram$rdmux[0][5][4]$a$1293 [6] 5'00101 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][9]$1403:
      Old ports: A=8'00000000, B=8'10001101, Y=$memory\param_bram$rdmux[0][5][4]$b$1294
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][4]$b$1294 [0]
      New connections: $memory\param_bram$rdmux[0][5][4]$b$1294 [7:1] = { $memory\param_bram$rdmux[0][5][4]$b$1294 [0] 3'000 $memory\param_bram$rdmux[0][5][4]$b$1294 [0] $memory\param_bram$rdmux[0][5][4]$b$1294 [0] 1'0 }
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][0]$826:
      Old ports: A=$memory\cmd_bram$rdmux[0][3][0]$a$827, B=$memory\cmd_bram$rdmux[0][3][0]$b$828, Y=$memory\cmd_bram$rdmux[0][2][0]$a$815
      New ports: A={ 1'0 $memory\cmd_bram$rdmux[0][3][0]$a$827 [1:0] }, B={ $memory\cmd_bram$rdmux[0][3][0]$b$828 [2] $memory\cmd_bram$rdmux[0][3][0]$b$828 [0] $memory\cmd_bram$rdmux[0][3][0]$b$828 [0] }, Y=$memory\cmd_bram$rdmux[0][2][0]$a$815 [2:0]
      New connections: $memory\cmd_bram$rdmux[0][2][0]$a$815 [7:3] = 5'10110
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][1]$829:
      Old ports: A=$memory\cmd_bram$rdmux[0][3][1]$a$830, B=$memory\cmd_bram$rdmux[0][3][1]$b$831, Y=$memory\cmd_bram$rdmux[0][2][0]$b$816
      New ports: A={ 1'0 $memory\cmd_bram$rdmux[0][3][1]$a$830 [0] }, B={ 1'1 $memory\cmd_bram$rdmux[0][3][1]$b$831 [0] }, Y=$memory\cmd_bram$rdmux[0][2][0]$b$816 [1:0]
      New connections: $memory\cmd_bram$rdmux[0][2][0]$b$816 [7:2] = 6'110000
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][2]$832:
      Old ports: A=$memory\cmd_bram$rdmux[0][3][2]$a$833, B=$memory\cmd_bram$rdmux[0][3][2]$b$834, Y=$memory\cmd_bram$rdmux[0][2][1]$a$818
      New ports: A={ 2'01 $memory\cmd_bram$rdmux[0][3][2]$a$833 [0] }, B={ 2'10 $memory\cmd_bram$rdmux[0][3][2]$b$834 [0] }, Y={ $memory\cmd_bram$rdmux[0][2][1]$a$818 [5] $memory\cmd_bram$rdmux[0][2][1]$a$818 [2] $memory\cmd_bram$rdmux[0][2][1]$a$818 [0] }
      New connections: { $memory\cmd_bram$rdmux[0][2][1]$a$818 [7:6] $memory\cmd_bram$rdmux[0][2][1]$a$818 [4:3] $memory\cmd_bram$rdmux[0][2][1]$a$818 [1] } = 5'11000
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][3]$835:
      Old ports: A=$memory\cmd_bram$rdmux[0][3][3]$a$836, B=$memory\cmd_bram$rdmux[0][3][3]$b$837, Y=$memory\cmd_bram$rdmux[0][2][1]$b$819
      New ports: A={ $memory\cmd_bram$rdmux[0][3][3]$a$836 [2] 2'11 $memory\cmd_bram$rdmux[0][3][3]$a$836 [2:1] 1'0 }, B={ 1'0 $memory\cmd_bram$rdmux[0][3][3]$b$837 [1] 1'0 $memory\cmd_bram$rdmux[0][3][3]$b$837 [1] $memory\cmd_bram$rdmux[0][3][3]$b$837 [1:0] }, Y={ $memory\cmd_bram$rdmux[0][2][1]$b$819 [6] $memory\cmd_bram$rdmux[0][2][1]$b$819 [4:0] }
      New connections: { $memory\cmd_bram$rdmux[0][2][1]$b$819 [7] $memory\cmd_bram$rdmux[0][2][1]$b$819 [5] } = { $memory\cmd_bram$rdmux[0][2][1]$b$819 [6] 1'1 }
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][4]$838:
      Old ports: A=$memory\cmd_bram$rdmux[0][3][4]$a$839, B=$memory\cmd_bram$rdmux[0][3][4]$b$840, Y=$memory\cmd_bram$rdmux[0][2][2]$a$821
      New ports: A={ 1'0 $memory\cmd_bram$rdmux[0][3][4]$a$839 [1:0] }, B={ $memory\cmd_bram$rdmux[0][3][4]$b$840 [2] $memory\cmd_bram$rdmux[0][3][4]$b$840 [0] $memory\cmd_bram$rdmux[0][3][4]$b$840 [0] }, Y=$memory\cmd_bram$rdmux[0][2][2]$a$821 [2:0]
      New connections: $memory\cmd_bram$rdmux[0][2][2]$a$821 [7:3] = 5'00101
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][5]$841:
      Old ports: A=$memory\cmd_bram$rdmux[0][3][5]$a$842, B=$memory\cmd_bram$rdmux[0][3][5]$b$843, Y=$memory\cmd_bram$rdmux[0][2][2]$b$822
      New ports: A={ 4'0101 $memory\cmd_bram$rdmux[0][3][5]$a$842 [0] }, B={ $memory\cmd_bram$rdmux[0][3][5]$b$843 [0] $memory\cmd_bram$rdmux[0][3][5]$b$843 [2] $memory\cmd_bram$rdmux[0][3][5]$b$843 [2] $memory\cmd_bram$rdmux[0][3][5]$b$843 [0] $memory\cmd_bram$rdmux[0][3][5]$b$843 [0] }, Y=$memory\cmd_bram$rdmux[0][2][2]$b$822 [4:0]
      New connections: $memory\cmd_bram$rdmux[0][2][2]$b$822 [7:5] = { $memory\cmd_bram$rdmux[0][2][2]$b$822 [4] $memory\cmd_bram$rdmux[0][2][2]$b$822 [4:3] }
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][3][0]$963:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][3][0]$a$964, B=$memory\num_cmd_params_bram$rdmux[0][3][0]$b$965, Y=$memory\num_cmd_params_bram$rdmux[0][2][0]$a$952
      New ports: A=3'011, B={ $memory\num_cmd_params_bram$rdmux[0][3][0]$b$965 [1] $memory\num_cmd_params_bram$rdmux[0][3][0]$b$965 [1:0] }, Y=$memory\num_cmd_params_bram$rdmux[0][2][0]$a$952 [2:0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][2][0]$a$952 [7:3] = 5'00000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][3][1]$966:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][3][1]$a$967, B=8'00000010, Y=$memory\num_cmd_params_bram$rdmux[0][2][0]$b$953
      New ports: A={ $memory\num_cmd_params_bram$rdmux[0][3][1]$a$967 [1] 1'1 }, B=2'10, Y=$memory\num_cmd_params_bram$rdmux[0][2][0]$b$953 [1:0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][2][0]$b$953 [7:2] = 6'000000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][3][2]$969:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][3][2]$a$970, B=8'00010000, Y=$memory\num_cmd_params_bram$rdmux[0][2][1]$a$955
      New ports: A={ 1'0 $memory\num_cmd_params_bram$rdmux[0][3][2]$a$970 [1:0] }, B=3'100, Y={ $memory\num_cmd_params_bram$rdmux[0][2][1]$a$955 [4] $memory\num_cmd_params_bram$rdmux[0][2][1]$a$955 [1:0] }
      New connections: { $memory\num_cmd_params_bram$rdmux[0][2][1]$a$955 [7:5] $memory\num_cmd_params_bram$rdmux[0][2][1]$a$955 [3:2] } = 5'00000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][3][3]$972:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][3][3]$a$973, B=$memory\num_cmd_params_bram$rdmux[0][3][3]$b$974, Y=$memory\num_cmd_params_bram$rdmux[0][2][1]$b$956
      New ports: A=1'1, B=$memory\num_cmd_params_bram$rdmux[0][3][3]$b$974 [0], Y=$memory\num_cmd_params_bram$rdmux[0][2][1]$b$956 [0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][2][1]$b$956 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][3][4]$975:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][3][4]$a$976, B=$memory\num_cmd_params_bram$rdmux[0][3][4]$b$977, Y=$memory\num_cmd_params_bram$rdmux[0][2][2]$a$958
      New ports: A=$memory\num_cmd_params_bram$rdmux[0][3][4]$a$976 [2], B=$memory\num_cmd_params_bram$rdmux[0][3][4]$b$977 [2], Y=$memory\num_cmd_params_bram$rdmux[0][2][2]$a$958 [2]
      New connections: { $memory\num_cmd_params_bram$rdmux[0][2][2]$a$958 [7:3] $memory\num_cmd_params_bram$rdmux[0][2][2]$a$958 [1:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][0]$1280:
      Old ports: A=$memory\param_bram$rdmux[0][5][0]$a$1281, B=$memory\param_bram$rdmux[0][5][0]$b$1282, Y=$memory\param_bram$rdmux[0][4][0]$a$1233
      New ports: A={ $memory\param_bram$rdmux[0][5][0]$a$1281 [3] $memory\param_bram$rdmux[0][5][0]$a$1281 [0] }, B={ $memory\param_bram$rdmux[0][5][0]$b$1282 [3] $memory\param_bram$rdmux[0][5][0]$b$1282 [0] }, Y={ $memory\param_bram$rdmux[0][4][0]$a$1233 [3] $memory\param_bram$rdmux[0][4][0]$a$1233 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][0]$a$1233 [7:4] $memory\param_bram$rdmux[0][4][0]$a$1233 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][4][0]$a$1233 [3] $memory\param_bram$rdmux[0][4][0]$a$1233 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][10]$1310:
      Old ports: A=$memory\param_bram$rdmux[0][5][10]$a$1311, B=$memory\param_bram$rdmux[0][5][10]$b$1312, Y=$memory\param_bram$rdmux[0][4][5]$a$1248
      New ports: A={ 1'1 $memory\param_bram$rdmux[0][5][10]$a$1311 [1:0] }, B={ $memory\param_bram$rdmux[0][5][10]$b$1312 [3] $memory\param_bram$rdmux[0][5][10]$b$1312 [0] $memory\param_bram$rdmux[0][5][10]$b$1312 [0] }, Y={ $memory\param_bram$rdmux[0][4][5]$a$1248 [3] $memory\param_bram$rdmux[0][4][5]$a$1248 [1:0] }
      New connections: { $memory\param_bram$rdmux[0][4][5]$a$1248 [7:4] $memory\param_bram$rdmux[0][4][5]$a$1248 [2] } = { 4'0000 $memory\param_bram$rdmux[0][4][5]$a$1248 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][11]$1313:
      Old ports: A=$memory\param_bram$rdmux[0][5][11]$a$1314, B=$memory\param_bram$rdmux[0][5][11]$b$1315, Y=$memory\param_bram$rdmux[0][4][5]$b$1249
      New ports: A={ $memory\param_bram$rdmux[0][5][11]$a$1314 [3] 1'1 }, B={ 1'0 $memory\param_bram$rdmux[0][5][11]$b$1315 [0] }, Y={ $memory\param_bram$rdmux[0][4][5]$b$1249 [3] $memory\param_bram$rdmux[0][4][5]$b$1249 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][5]$b$1249 [7:4] $memory\param_bram$rdmux[0][4][5]$b$1249 [2:1] } = { 4'0000 $memory\param_bram$rdmux[0][4][5]$b$1249 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][12]$1316:
      Old ports: A=$memory\param_bram$rdmux[0][5][12]$a$1317, B=$memory\param_bram$rdmux[0][5][12]$b$1318, Y=$memory\param_bram$rdmux[0][4][6]$a$1251
      New ports: A={ 3'001 $memory\param_bram$rdmux[0][5][12]$a$1317 [1] $memory\param_bram$rdmux[0][5][12]$a$1317 [1] }, B={ 1'1 $memory\param_bram$rdmux[0][5][12]$b$1318 [4] 3'010 }, Y=$memory\param_bram$rdmux[0][4][6]$a$1251 [5:1]
      New connections: { $memory\param_bram$rdmux[0][4][6]$a$1251 [7:6] $memory\param_bram$rdmux[0][4][6]$a$1251 [0] } = 3'001
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][13]$1319:
      Old ports: A=$memory\param_bram$rdmux[0][5][13]$a$1320, B=$memory\param_bram$rdmux[0][5][13]$b$1321, Y=$memory\param_bram$rdmux[0][4][6]$b$1252
      New ports: A={ 2'00 $memory\param_bram$rdmux[0][5][13]$a$1320 [0] }, B={ $memory\param_bram$rdmux[0][5][13]$b$1321 [4] $memory\param_bram$rdmux[0][5][13]$b$1321 [2] 1'0 }, Y={ $memory\param_bram$rdmux[0][4][6]$b$1252 [4] $memory\param_bram$rdmux[0][4][6]$b$1252 [2] $memory\param_bram$rdmux[0][4][6]$b$1252 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][6]$b$1252 [7:5] $memory\param_bram$rdmux[0][4][6]$b$1252 [3] $memory\param_bram$rdmux[0][4][6]$b$1252 [1] } = { 3'000 $memory\param_bram$rdmux[0][4][6]$b$1252 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][14]$1322:
      Old ports: A=$memory\param_bram$rdmux[0][5][14]$a$1323, B=$memory\param_bram$rdmux[0][5][14]$b$1324, Y=$memory\param_bram$rdmux[0][4][7]$a$1254
      New ports: A={ $memory\param_bram$rdmux[0][5][14]$a$1323 [7] 1'0 $memory\param_bram$rdmux[0][5][14]$a$1323 [0] }, B={ 1'0 $memory\param_bram$rdmux[0][5][14]$b$1324 [3] 1'0 }, Y={ $memory\param_bram$rdmux[0][4][7]$a$1254 [7] $memory\param_bram$rdmux[0][4][7]$a$1254 [3] $memory\param_bram$rdmux[0][4][7]$a$1254 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][7]$a$1254 [6:4] $memory\param_bram$rdmux[0][4][7]$a$1254 [2:1] } = { $memory\param_bram$rdmux[0][4][7]$a$1254 [3] $memory\param_bram$rdmux[0][4][7]$a$1254 [3] $memory\param_bram$rdmux[0][4][7]$a$1254 [3] $memory\param_bram$rdmux[0][4][7]$a$1254 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][15]$1325:
      Old ports: A=$memory\param_bram$rdmux[0][5][15]$a$1326, B=$memory\param_bram$rdmux[0][5][15]$b$1327, Y=$memory\param_bram$rdmux[0][4][7]$b$1255
      New ports: A={ $memory\param_bram$rdmux[0][5][15]$a$1326 [1] $memory\param_bram$rdmux[0][5][15]$a$1326 [1] 1'0 }, B={ $memory\param_bram$rdmux[0][5][15]$b$1327 [0] 1'0 $memory\param_bram$rdmux[0][5][15]$b$1327 [0] }, Y={ $memory\param_bram$rdmux[0][4][7]$b$1255 [3] $memory\param_bram$rdmux[0][4][7]$b$1255 [1:0] }
      New connections: { $memory\param_bram$rdmux[0][4][7]$b$1255 [7:4] $memory\param_bram$rdmux[0][4][7]$b$1255 [2] } = { 1'0 $memory\param_bram$rdmux[0][4][7]$b$1255 [0] $memory\param_bram$rdmux[0][4][7]$b$1255 [0] $memory\param_bram$rdmux[0][4][7]$b$1255 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][16]$1328:
      Old ports: A=$memory\param_bram$rdmux[0][5][16]$a$1329, B=$memory\param_bram$rdmux[0][5][16]$b$1330, Y=$memory\param_bram$rdmux[0][4][8]$a$1257
      New ports: A={ 1'0 $memory\param_bram$rdmux[0][5][16]$a$1329 [0] }, B={ $memory\param_bram$rdmux[0][5][16]$b$1330 [5] 1'0 }, Y={ $memory\param_bram$rdmux[0][4][8]$a$1257 [5] $memory\param_bram$rdmux[0][4][8]$a$1257 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][8]$a$1257 [7:6] $memory\param_bram$rdmux[0][4][8]$a$1257 [4:1] } = { $memory\param_bram$rdmux[0][4][8]$a$1257 [5] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][17]$1331:
      Old ports: A=$memory\param_bram$rdmux[0][5][17]$a$1332, B=$memory\param_bram$rdmux[0][5][17]$b$1333, Y=$memory\param_bram$rdmux[0][4][8]$b$1258
      New ports: A={ 1'0 $memory\param_bram$rdmux[0][5][17]$a$1332 [0] }, B={ $memory\param_bram$rdmux[0][5][17]$b$1333 [5] 1'0 }, Y={ $memory\param_bram$rdmux[0][4][8]$b$1258 [5] $memory\param_bram$rdmux[0][4][8]$b$1258 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][8]$b$1258 [7:6] $memory\param_bram$rdmux[0][4][8]$b$1258 [4:1] } = { $memory\param_bram$rdmux[0][4][8]$b$1258 [5] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][18]$1334:
      Old ports: A=$memory\param_bram$rdmux[0][5][18]$a$1335, B=$memory\param_bram$rdmux[0][5][18]$b$1336, Y=$memory\param_bram$rdmux[0][4][9]$a$1260
      New ports: A={ $memory\param_bram$rdmux[0][5][18]$a$1335 [1] 1'0 $memory\param_bram$rdmux[0][5][18]$a$1335 [1] 1'0 }, B={ 1'1 $memory\param_bram$rdmux[0][5][18]$b$1336 [1] $memory\param_bram$rdmux[0][5][18]$b$1336 [1] 1'1 }, Y=$memory\param_bram$rdmux[0][4][9]$a$1260 [3:0]
      New connections: $memory\param_bram$rdmux[0][4][9]$a$1260 [7:4] = { $memory\param_bram$rdmux[0][4][9]$a$1260 [2] $memory\param_bram$rdmux[0][4][9]$a$1260 [0] $memory\param_bram$rdmux[0][4][9]$a$1260 [0] $memory\param_bram$rdmux[0][4][9]$a$1260 [1] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][1]$1283:
      Old ports: A=$memory\param_bram$rdmux[0][5][1]$a$1284, B=$memory\param_bram$rdmux[0][5][1]$b$1285, Y=$memory\param_bram$rdmux[0][4][0]$b$1234
      New ports: A=2'10, B={ $memory\param_bram$rdmux[0][5][1]$b$1285 [3] $memory\param_bram$rdmux[0][5][1]$b$1285 [0] }, Y={ $memory\param_bram$rdmux[0][4][0]$b$1234 [3] $memory\param_bram$rdmux[0][4][0]$b$1234 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][0]$b$1234 [7:4] $memory\param_bram$rdmux[0][4][0]$b$1234 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][4][0]$b$1234 [3] $memory\param_bram$rdmux[0][4][0]$b$1234 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][2]$1286:
      Old ports: A=$memory\param_bram$rdmux[0][5][2]$a$1287, B=8'00111100, Y=$memory\param_bram$rdmux[0][4][1]$a$1236
      New ports: A={ $memory\param_bram$rdmux[0][5][2]$a$1287 [3] $memory\param_bram$rdmux[0][5][2]$a$1287 [0] }, B=2'10, Y={ $memory\param_bram$rdmux[0][4][1]$a$1236 [3] $memory\param_bram$rdmux[0][4][1]$a$1236 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][1]$a$1236 [7:4] $memory\param_bram$rdmux[0][4][1]$a$1236 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][4][1]$a$1236 [3] $memory\param_bram$rdmux[0][4][1]$a$1236 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][3]$1289:
      Old ports: A=$memory\param_bram$rdmux[0][5][3]$a$1290, B=$memory\param_bram$rdmux[0][5][3]$b$1291, Y=$memory\param_bram$rdmux[0][4][1]$b$1237
      New ports: A={ $memory\param_bram$rdmux[0][5][3]$a$1290 [3] $memory\param_bram$rdmux[0][5][3]$a$1290 [3] 2'01 }, B={ 1'0 $memory\param_bram$rdmux[0][5][3]$b$1291 [0] $memory\param_bram$rdmux[0][5][3]$b$1291 [2] $memory\param_bram$rdmux[0][5][3]$b$1291 [0] }, Y={ $memory\param_bram$rdmux[0][4][1]$b$1237 [5] $memory\param_bram$rdmux[0][4][1]$b$1237 [3:2] $memory\param_bram$rdmux[0][4][1]$b$1237 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][1]$b$1237 [7:6] $memory\param_bram$rdmux[0][4][1]$b$1237 [4] $memory\param_bram$rdmux[0][4][1]$b$1237 [1] } = { $memory\param_bram$rdmux[0][4][1]$b$1237 [5] 2'00 $memory\param_bram$rdmux[0][4][1]$b$1237 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][4]$1292:
      Old ports: A=$memory\param_bram$rdmux[0][5][4]$a$1293, B=$memory\param_bram$rdmux[0][5][4]$b$1294, Y=$memory\param_bram$rdmux[0][4][2]$a$1239
      New ports: A={ $memory\param_bram$rdmux[0][5][4]$a$1293 [6] $memory\param_bram$rdmux[0][5][4]$a$1293 [6] $memory\param_bram$rdmux[0][5][4]$a$1293 [3] 1'1 }, B={ $memory\param_bram$rdmux[0][5][4]$b$1294 [0] 1'0 $memory\param_bram$rdmux[0][5][4]$b$1294 [0] $memory\param_bram$rdmux[0][5][4]$b$1294 [0] }, Y={ $memory\param_bram$rdmux[0][4][2]$a$1239 [7:6] $memory\param_bram$rdmux[0][4][2]$a$1239 [3] $memory\param_bram$rdmux[0][4][2]$a$1239 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][2]$a$1239 [5:4] $memory\param_bram$rdmux[0][4][2]$a$1239 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][4][2]$a$1239 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][5]$1295:
      Old ports: A=$memory\param_bram$rdmux[0][5][5]$a$1296, B=$memory\param_bram$rdmux[0][5][5]$b$1297, Y=$memory\param_bram$rdmux[0][4][2]$b$1240
      New ports: A={ $memory\param_bram$rdmux[0][5][5]$a$1296 [0] $memory\param_bram$rdmux[0][5][5]$a$1296 [1:0] $memory\param_bram$rdmux[0][5][5]$a$1296 [1:0] }, B={ $memory\param_bram$rdmux[0][5][5]$b$1297 [5] $memory\param_bram$rdmux[0][5][5]$b$1297 [5] 2'11 $memory\param_bram$rdmux[0][5][5]$b$1297 [0] }, Y={ $memory\param_bram$rdmux[0][4][2]$b$1240 [7] $memory\param_bram$rdmux[0][4][2]$b$1240 [5] $memory\param_bram$rdmux[0][4][2]$b$1240 [2:0] }
      New connections: { $memory\param_bram$rdmux[0][4][2]$b$1240 [6] $memory\param_bram$rdmux[0][4][2]$b$1240 [4:3] } = { $memory\param_bram$rdmux[0][4][2]$b$1240 [5] 2'01 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][6]$1298:
      Old ports: A=$memory\param_bram$rdmux[0][5][6]$a$1299, B=$memory\param_bram$rdmux[0][5][6]$b$1300, Y=$memory\param_bram$rdmux[0][4][3]$a$1242
      New ports: A={ $memory\param_bram$rdmux[0][5][6]$a$1299 [3] 1'1 $memory\param_bram$rdmux[0][5][6]$a$1299 [0] }, B={ $memory\param_bram$rdmux[0][5][6]$b$1300 [3] $memory\param_bram$rdmux[0][5][6]$b$1300 [0] $memory\param_bram$rdmux[0][5][6]$b$1300 [0] }, Y={ $memory\param_bram$rdmux[0][4][3]$a$1242 [3] $memory\param_bram$rdmux[0][4][3]$a$1242 [1:0] }
      New connections: { $memory\param_bram$rdmux[0][4][3]$a$1242 [7:4] $memory\param_bram$rdmux[0][4][3]$a$1242 [2] } = { 4'0000 $memory\param_bram$rdmux[0][4][3]$a$1242 [1] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][7]$1301:
      Old ports: A=$memory\param_bram$rdmux[0][5][7]$a$1302, B=$memory\param_bram$rdmux[0][5][7]$b$1303, Y=$memory\param_bram$rdmux[0][4][3]$b$1243
      New ports: A={ $memory\param_bram$rdmux[0][5][7]$a$1302 [4] $memory\param_bram$rdmux[0][5][7]$a$1302 [0] $memory\param_bram$rdmux[0][5][7]$a$1302 [0] }, B={ 2'01 $memory\param_bram$rdmux[0][5][7]$b$1303 [0] }, Y={ $memory\param_bram$rdmux[0][4][3]$b$1243 [4] $memory\param_bram$rdmux[0][4][3]$b$1243 [1:0] }
      New connections: { $memory\param_bram$rdmux[0][4][3]$b$1243 [7:5] $memory\param_bram$rdmux[0][4][3]$b$1243 [3:2] } = { 4'0000 $memory\param_bram$rdmux[0][4][3]$b$1243 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][8]$1304:
      Old ports: A=$memory\param_bram$rdmux[0][5][8]$a$1305, B=$memory\param_bram$rdmux[0][5][8]$b$1306, Y=$memory\param_bram$rdmux[0][4][4]$a$1245
      New ports: A={ 3'001 $memory\param_bram$rdmux[0][5][8]$a$1305 [1] $memory\param_bram$rdmux[0][5][8]$a$1305 [1] 1'1 }, B={ 1'1 $memory\param_bram$rdmux[0][5][8]$b$1306 [1] 2'01 $memory\param_bram$rdmux[0][5][8]$b$1306 [1:0] }, Y=$memory\param_bram$rdmux[0][4][4]$a$1245 [5:0]
      New connections: $memory\param_bram$rdmux[0][4][4]$a$1245 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][9]$1307:
      Old ports: A=$memory\param_bram$rdmux[0][5][9]$a$1308, B=$memory\param_bram$rdmux[0][5][9]$b$1309, Y=$memory\param_bram$rdmux[0][4][4]$b$1246
      New ports: A={ 1'0 $memory\param_bram$rdmux[0][5][9]$a$1308 [3] 1'0 }, B={ $memory\param_bram$rdmux[0][5][9]$b$1309 [4] 1'0 $memory\param_bram$rdmux[0][5][9]$b$1309 [2] }, Y=$memory\param_bram$rdmux[0][4][4]$b$1246 [4:2]
      New connections: { $memory\param_bram$rdmux[0][4][4]$b$1246 [7:5] $memory\param_bram$rdmux[0][4][4]$b$1246 [1:0] } = 5'00000
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][2][0]$814:
      Old ports: A=$memory\cmd_bram$rdmux[0][2][0]$a$815, B=$memory\cmd_bram$rdmux[0][2][0]$b$816, Y=$memory\cmd_bram$rdmux[0][1][0]$a$809
      New ports: A={ 2'01 $memory\cmd_bram$rdmux[0][2][0]$a$815 [2:0] }, B={ 3'100 $memory\cmd_bram$rdmux[0][2][0]$b$816 [1:0] }, Y={ $memory\cmd_bram$rdmux[0][1][0]$a$809 [6] $memory\cmd_bram$rdmux[0][1][0]$a$809 [4] $memory\cmd_bram$rdmux[0][1][0]$a$809 [2:0] }
      New connections: { $memory\cmd_bram$rdmux[0][1][0]$a$809 [7] $memory\cmd_bram$rdmux[0][1][0]$a$809 [5] $memory\cmd_bram$rdmux[0][1][0]$a$809 [3] } = { 1'1 $memory\cmd_bram$rdmux[0][1][0]$a$809 [4] 1'0 }
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][2][1]$817:
      Old ports: A=$memory\cmd_bram$rdmux[0][2][1]$a$818, B=$memory\cmd_bram$rdmux[0][2][1]$b$819, Y=$memory\cmd_bram$rdmux[0][1][0]$b$810
      New ports: A={ 1'1 $memory\cmd_bram$rdmux[0][2][1]$a$818 [5] 2'00 $memory\cmd_bram$rdmux[0][2][1]$a$818 [2] 1'0 $memory\cmd_bram$rdmux[0][2][1]$a$818 [0] }, B={ $memory\cmd_bram$rdmux[0][2][1]$b$819 [6] 1'1 $memory\cmd_bram$rdmux[0][2][1]$b$819 [4:0] }, Y=$memory\cmd_bram$rdmux[0][1][0]$b$810 [6:0]
      New connections: $memory\cmd_bram$rdmux[0][1][0]$b$810 [7] = $memory\cmd_bram$rdmux[0][1][0]$b$810 [6]
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][2][2]$820:
      Old ports: A=$memory\cmd_bram$rdmux[0][2][2]$a$821, B=$memory\cmd_bram$rdmux[0][2][2]$b$822, Y=$memory\cmd_bram$rdmux[0][1][1]$a$812
      New ports: A={ 2'01 $memory\cmd_bram$rdmux[0][2][2]$a$821 [2:0] }, B=$memory\cmd_bram$rdmux[0][2][2]$b$822 [4:0], Y=$memory\cmd_bram$rdmux[0][1][1]$a$812 [4:0]
      New connections: $memory\cmd_bram$rdmux[0][1][1]$a$812 [7:5] = { $memory\cmd_bram$rdmux[0][1][1]$a$812 [4] $memory\cmd_bram$rdmux[0][1][1]$a$812 [4:3] }
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][2][0]$951:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][2][0]$a$952, B=$memory\num_cmd_params_bram$rdmux[0][2][0]$b$953, Y=$memory\num_cmd_params_bram$rdmux[0][1][0]$a$946
      New ports: A=$memory\num_cmd_params_bram$rdmux[0][2][0]$a$952 [2:0], B={ 1'0 $memory\num_cmd_params_bram$rdmux[0][2][0]$b$953 [1:0] }, Y=$memory\num_cmd_params_bram$rdmux[0][1][0]$a$946 [2:0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][1][0]$a$946 [7:3] = 5'00000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][2][1]$954:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][2][1]$a$955, B=$memory\num_cmd_params_bram$rdmux[0][2][1]$b$956, Y=$memory\num_cmd_params_bram$rdmux[0][1][0]$b$947
      New ports: A={ $memory\num_cmd_params_bram$rdmux[0][2][1]$a$955 [4] $memory\num_cmd_params_bram$rdmux[0][2][1]$a$955 [1:0] }, B={ 2'00 $memory\num_cmd_params_bram$rdmux[0][2][1]$b$956 [0] }, Y={ $memory\num_cmd_params_bram$rdmux[0][1][0]$b$947 [4] $memory\num_cmd_params_bram$rdmux[0][1][0]$b$947 [1:0] }
      New connections: { $memory\num_cmd_params_bram$rdmux[0][1][0]$b$947 [7:5] $memory\num_cmd_params_bram$rdmux[0][1][0]$b$947 [3:2] } = 5'00000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][2][2]$957:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][2][2]$a$958, B={ $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [2] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] }, Y=$memory\num_cmd_params_bram$rdmux[0][1][1]$a$949
      New ports: A={ $memory\num_cmd_params_bram$rdmux[0][2][2]$a$958 [2] 1'0 }, B={ $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [2] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$959 [0] }, Y={ $memory\num_cmd_params_bram$rdmux[0][1][1]$a$949 [2] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$949 [0] }
      New connections: { $memory\num_cmd_params_bram$rdmux[0][1][1]$a$949 [7:3] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$949 [1] } = { $memory\num_cmd_params_bram$rdmux[0][1][1]$a$949 [0] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$949 [0] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$949 [0] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$949 [0] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$949 [0] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$949 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][0]$1232:
      Old ports: A=$memory\param_bram$rdmux[0][4][0]$a$1233, B=$memory\param_bram$rdmux[0][4][0]$b$1234, Y=$memory\param_bram$rdmux[0][3][0]$a$1209
      New ports: A={ $memory\param_bram$rdmux[0][4][0]$a$1233 [3] $memory\param_bram$rdmux[0][4][0]$a$1233 [0] }, B={ $memory\param_bram$rdmux[0][4][0]$b$1234 [3] $memory\param_bram$rdmux[0][4][0]$b$1234 [0] }, Y={ $memory\param_bram$rdmux[0][3][0]$a$1209 [3] $memory\param_bram$rdmux[0][3][0]$a$1209 [0] }
      New connections: { $memory\param_bram$rdmux[0][3][0]$a$1209 [7:4] $memory\param_bram$rdmux[0][3][0]$a$1209 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][3][0]$a$1209 [3] $memory\param_bram$rdmux[0][3][0]$a$1209 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][1]$1235:
      Old ports: A=$memory\param_bram$rdmux[0][4][1]$a$1236, B=$memory\param_bram$rdmux[0][4][1]$b$1237, Y=$memory\param_bram$rdmux[0][3][0]$b$1210
      New ports: A={ 1'0 $memory\param_bram$rdmux[0][4][1]$a$1236 [3] $memory\param_bram$rdmux[0][4][1]$a$1236 [3] $memory\param_bram$rdmux[0][4][1]$a$1236 [3] 2'10 $memory\param_bram$rdmux[0][4][1]$a$1236 [0] }, B={ $memory\param_bram$rdmux[0][4][1]$b$1237 [5] $memory\param_bram$rdmux[0][4][1]$b$1237 [5] 1'0 $memory\param_bram$rdmux[0][4][1]$b$1237 [3:2] $memory\param_bram$rdmux[0][4][1]$b$1237 [0] $memory\param_bram$rdmux[0][4][1]$b$1237 [0] }, Y={ $memory\param_bram$rdmux[0][3][0]$b$1210 [7] $memory\param_bram$rdmux[0][3][0]$b$1210 [5:0] }
      New connections: $memory\param_bram$rdmux[0][3][0]$b$1210 [6] = 1'0
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][2]$1238:
      Old ports: A=$memory\param_bram$rdmux[0][4][2]$a$1239, B=$memory\param_bram$rdmux[0][4][2]$b$1240, Y=$memory\param_bram$rdmux[0][3][1]$a$1212
      New ports: A={ $memory\param_bram$rdmux[0][4][2]$a$1239 [7:6] 1'0 $memory\param_bram$rdmux[0][4][2]$a$1239 [3] $memory\param_bram$rdmux[0][4][2]$a$1239 [0] 1'0 $memory\param_bram$rdmux[0][4][2]$a$1239 [0] }, B={ $memory\param_bram$rdmux[0][4][2]$b$1240 [7] $memory\param_bram$rdmux[0][4][2]$b$1240 [5] $memory\param_bram$rdmux[0][4][2]$b$1240 [5] 1'1 $memory\param_bram$rdmux[0][4][2]$b$1240 [2:0] }, Y={ $memory\param_bram$rdmux[0][3][1]$a$1212 [7:5] $memory\param_bram$rdmux[0][3][1]$a$1212 [3:0] }
      New connections: $memory\param_bram$rdmux[0][3][1]$a$1212 [4] = 1'0
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][3]$1241:
      Old ports: A=$memory\param_bram$rdmux[0][4][3]$a$1242, B=$memory\param_bram$rdmux[0][4][3]$b$1243, Y=$memory\param_bram$rdmux[0][3][1]$b$1213
      New ports: A={ 1'0 $memory\param_bram$rdmux[0][4][3]$a$1242 [3] $memory\param_bram$rdmux[0][4][3]$a$1242 [1] $memory\param_bram$rdmux[0][4][3]$a$1242 [1:0] }, B={ $memory\param_bram$rdmux[0][4][3]$b$1243 [4] 1'0 $memory\param_bram$rdmux[0][4][3]$b$1243 [0] $memory\param_bram$rdmux[0][4][3]$b$1243 [1:0] }, Y=$memory\param_bram$rdmux[0][3][1]$b$1213 [4:0]
      New connections: $memory\param_bram$rdmux[0][3][1]$b$1213 [7:5] = 3'000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][4]$1244:
      Old ports: A=$memory\param_bram$rdmux[0][4][4]$a$1245, B=$memory\param_bram$rdmux[0][4][4]$b$1246, Y=$memory\param_bram$rdmux[0][3][2]$a$1215
      New ports: A=$memory\param_bram$rdmux[0][4][4]$a$1245 [5:0], B={ 1'0 $memory\param_bram$rdmux[0][4][4]$b$1246 [4:2] 2'00 }, Y=$memory\param_bram$rdmux[0][3][2]$a$1215 [5:0]
      New connections: $memory\param_bram$rdmux[0][3][2]$a$1215 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][5]$1247:
      Old ports: A=$memory\param_bram$rdmux[0][4][5]$a$1248, B=$memory\param_bram$rdmux[0][4][5]$b$1249, Y=$memory\param_bram$rdmux[0][3][2]$b$1216
      New ports: A={ $memory\param_bram$rdmux[0][4][5]$a$1248 [3] $memory\param_bram$rdmux[0][4][5]$a$1248 [1:0] }, B={ $memory\param_bram$rdmux[0][4][5]$b$1249 [3] 1'1 $memory\param_bram$rdmux[0][4][5]$b$1249 [0] }, Y={ $memory\param_bram$rdmux[0][3][2]$b$1216 [3] $memory\param_bram$rdmux[0][3][2]$b$1216 [1:0] }
      New connections: { $memory\param_bram$rdmux[0][3][2]$b$1216 [7:4] $memory\param_bram$rdmux[0][3][2]$b$1216 [2] } = { 4'0000 $memory\param_bram$rdmux[0][3][2]$b$1216 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][6]$1250:
      Old ports: A=$memory\param_bram$rdmux[0][4][6]$a$1251, B=$memory\param_bram$rdmux[0][4][6]$b$1252, Y=$memory\param_bram$rdmux[0][3][3]$a$1218
      New ports: A={ $memory\param_bram$rdmux[0][4][6]$a$1251 [5:1] 1'1 }, B={ 1'0 $memory\param_bram$rdmux[0][4][6]$b$1252 [4] $memory\param_bram$rdmux[0][4][6]$b$1252 [0] $memory\param_bram$rdmux[0][4][6]$b$1252 [2] 1'0 $memory\param_bram$rdmux[0][4][6]$b$1252 [0] }, Y=$memory\param_bram$rdmux[0][3][3]$a$1218 [5:0]
      New connections: $memory\param_bram$rdmux[0][3][3]$a$1218 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][7]$1253:
      Old ports: A=$memory\param_bram$rdmux[0][4][7]$a$1254, B=$memory\param_bram$rdmux[0][4][7]$b$1255, Y=$memory\param_bram$rdmux[0][3][3]$b$1219
      New ports: A={ $memory\param_bram$rdmux[0][4][7]$a$1254 [7] $memory\param_bram$rdmux[0][4][7]$a$1254 [3] $memory\param_bram$rdmux[0][4][7]$a$1254 [3] $memory\param_bram$rdmux[0][4][7]$a$1254 [3] $memory\param_bram$rdmux[0][4][7]$a$1254 [0] 1'0 $memory\param_bram$rdmux[0][4][7]$a$1254 [0] }, B={ 1'0 $memory\param_bram$rdmux[0][4][7]$b$1255 [0] $memory\param_bram$rdmux[0][4][7]$b$1255 [1] $memory\param_bram$rdmux[0][4][7]$b$1255 [3] 1'0 $memory\param_bram$rdmux[0][4][7]$b$1255 [1:0] }, Y={ $memory\param_bram$rdmux[0][3][3]$b$1219 [7] $memory\param_bram$rdmux[0][3][3]$b$1219 [5:0] }
      New connections: $memory\param_bram$rdmux[0][3][3]$b$1219 [6] = $memory\param_bram$rdmux[0][3][3]$b$1219 [5]
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][8]$1256:
      Old ports: A=$memory\param_bram$rdmux[0][4][8]$a$1257, B=$memory\param_bram$rdmux[0][4][8]$b$1258, Y=$memory\param_bram$rdmux[0][3][4]$a$1221
      New ports: A={ $memory\param_bram$rdmux[0][4][8]$a$1257 [5] $memory\param_bram$rdmux[0][4][8]$a$1257 [0] }, B={ $memory\param_bram$rdmux[0][4][8]$b$1258 [5] $memory\param_bram$rdmux[0][4][8]$b$1258 [0] }, Y={ $memory\param_bram$rdmux[0][3][4]$a$1221 [5] $memory\param_bram$rdmux[0][3][4]$a$1221 [0] }
      New connections: { $memory\param_bram$rdmux[0][3][4]$a$1221 [7:6] $memory\param_bram$rdmux[0][3][4]$a$1221 [4:1] } = { $memory\param_bram$rdmux[0][3][4]$a$1221 [5] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][9]$1259:
      Old ports: A=$memory\param_bram$rdmux[0][4][9]$a$1260, B=8'xxxxxxxx, Y=$memory\param_bram$rdmux[0][3][4]$b$1222
      New ports: A=$memory\param_bram$rdmux[0][4][9]$a$1260 [3:0], B=4'xxxx, Y=$memory\param_bram$rdmux[0][3][4]$b$1222 [3:0]
      New connections: $memory\param_bram$rdmux[0][3][4]$b$1222 [7:4] = { $memory\param_bram$rdmux[0][3][4]$b$1222 [2] $memory\param_bram$rdmux[0][3][4]$b$1222 [0] $memory\param_bram$rdmux[0][3][4]$b$1222 [0] $memory\param_bram$rdmux[0][3][4]$b$1222 [1] }
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][1][1]$811:
      Old ports: A=$memory\cmd_bram$rdmux[0][1][1]$a$812, B=8'xxxxxxxx, Y=$memory\cmd_bram$rdmux[0][0][0]$b$807
      New ports: A=$memory\cmd_bram$rdmux[0][1][1]$a$812 [4:0], B=5'xxxxx, Y=$memory\cmd_bram$rdmux[0][0][0]$b$807 [4:0]
      New connections: $memory\cmd_bram$rdmux[0][0][0]$b$807 [7:5] = { $memory\cmd_bram$rdmux[0][0][0]$b$807 [4] $memory\cmd_bram$rdmux[0][0][0]$b$807 [4:3] }
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][1][0]$945:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][1][0]$a$946, B=$memory\num_cmd_params_bram$rdmux[0][1][0]$b$947, Y=$memory\num_cmd_params_bram$rdmux[0][0][0]$a$943
      New ports: A={ 1'0 $memory\num_cmd_params_bram$rdmux[0][1][0]$a$946 [2:0] }, B={ $memory\num_cmd_params_bram$rdmux[0][1][0]$b$947 [4] 1'0 $memory\num_cmd_params_bram$rdmux[0][1][0]$b$947 [1:0] }, Y={ $memory\num_cmd_params_bram$rdmux[0][0][0]$a$943 [4] $memory\num_cmd_params_bram$rdmux[0][0][0]$a$943 [2:0] }
      New connections: { $memory\num_cmd_params_bram$rdmux[0][0][0]$a$943 [7:5] $memory\num_cmd_params_bram$rdmux[0][0][0]$a$943 [3] } = 4'0000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][1][1]$948:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][1][1]$a$949, B=8'xxxxxxxx, Y=$memory\num_cmd_params_bram$rdmux[0][0][0]$b$944
      New ports: A={ $memory\num_cmd_params_bram$rdmux[0][1][1]$a$949 [2] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$949 [0] }, B=2'xx, Y={ $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [2] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [0] }
      New connections: { $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [7:3] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [1] } = { $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][3][0]$1208:
      Old ports: A=$memory\param_bram$rdmux[0][3][0]$a$1209, B=$memory\param_bram$rdmux[0][3][0]$b$1210, Y=$memory\param_bram$rdmux[0][2][0]$a$1197
      New ports: A={ 1'0 $memory\param_bram$rdmux[0][3][0]$a$1209 [3] $memory\param_bram$rdmux[0][3][0]$a$1209 [3] $memory\param_bram$rdmux[0][3][0]$a$1209 [3] 2'10 $memory\param_bram$rdmux[0][3][0]$a$1209 [0] }, B={ $memory\param_bram$rdmux[0][3][0]$b$1210 [7] $memory\param_bram$rdmux[0][3][0]$b$1210 [5:0] }, Y={ $memory\param_bram$rdmux[0][2][0]$a$1197 [7] $memory\param_bram$rdmux[0][2][0]$a$1197 [5:0] }
      New connections: $memory\param_bram$rdmux[0][2][0]$a$1197 [6] = 1'0
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][3][2]$1214:
      Old ports: A=$memory\param_bram$rdmux[0][3][2]$a$1215, B=$memory\param_bram$rdmux[0][3][2]$b$1216, Y=$memory\param_bram$rdmux[0][2][1]$a$1200
      New ports: A=$memory\param_bram$rdmux[0][3][2]$a$1215 [5:0], B={ 2'00 $memory\param_bram$rdmux[0][3][2]$b$1216 [3] $memory\param_bram$rdmux[0][3][2]$b$1216 [0] $memory\param_bram$rdmux[0][3][2]$b$1216 [1:0] }, Y=$memory\param_bram$rdmux[0][2][1]$a$1200 [5:0]
      New connections: $memory\param_bram$rdmux[0][2][1]$a$1200 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][3][4]$1220:
      Old ports: A=$memory\param_bram$rdmux[0][3][4]$a$1221, B=$memory\param_bram$rdmux[0][3][4]$b$1222, Y=$memory\param_bram$rdmux[0][2][2]$a$1203
      New ports: A={ $memory\param_bram$rdmux[0][3][4]$a$1221 [5] 1'0 $memory\param_bram$rdmux[0][3][4]$a$1221 [5] 3'000 $memory\param_bram$rdmux[0][3][4]$a$1221 [0] }, B={ $memory\param_bram$rdmux[0][3][4]$b$1222 [2] $memory\param_bram$rdmux[0][3][4]$b$1222 [0] $memory\param_bram$rdmux[0][3][4]$b$1222 [0] $memory\param_bram$rdmux[0][3][4]$b$1222 [3:0] }, Y={ $memory\param_bram$rdmux[0][2][2]$a$1203 [7:5] $memory\param_bram$rdmux[0][2][2]$a$1203 [3:0] }
      New connections: $memory\param_bram$rdmux[0][2][2]$a$1203 [4] = $memory\param_bram$rdmux[0][2][2]$a$1203 [1]
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][0][0]$942:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][0][0]$a$943, B=$memory\num_cmd_params_bram$rdmux[0][0][0]$b$944, Y=$memrd$\num_cmd_params_bram$cmd_param_bram.v:309$140_DATA
      New ports: A={ $memory\num_cmd_params_bram$rdmux[0][0][0]$a$943 [4] 1'0 $memory\num_cmd_params_bram$rdmux[0][0][0]$a$943 [2:0] }, B={ $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [2] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$944 [0] }, Y=$memrd$\num_cmd_params_bram$cmd_param_bram.v:309$140_DATA [4:0]
      New connections: $memrd$\num_cmd_params_bram$cmd_param_bram.v:309$140_DATA [7:5] = { $memrd$\num_cmd_params_bram$cmd_param_bram.v:309$140_DATA [3] $memrd$\num_cmd_params_bram$cmd_param_bram.v:309$140_DATA [3] $memrd$\num_cmd_params_bram$cmd_param_bram.v:309$140_DATA [3] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][2][2]$1202:
      Old ports: A=$memory\param_bram$rdmux[0][2][2]$a$1203, B=8'xxxxxxxx, Y=$memory\param_bram$rdmux[0][1][1]$a$1194
      New ports: A={ $memory\param_bram$rdmux[0][2][2]$a$1203 [7:5] $memory\param_bram$rdmux[0][2][2]$a$1203 [3:0] }, B=7'xxxxxxx, Y={ $memory\param_bram$rdmux[0][1][1]$a$1194 [7:5] $memory\param_bram$rdmux[0][1][1]$a$1194 [3:0] }
      New connections: $memory\param_bram$rdmux[0][1][1]$a$1194 [4] = $memory\param_bram$rdmux[0][1][1]$a$1194 [1]
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][1][1]$1193:
      Old ports: A=$memory\param_bram$rdmux[0][1][1]$a$1194, B=8'xxxxxxxx, Y=$memory\param_bram$rdmux[0][0][0]$b$1189
      New ports: A={ $memory\param_bram$rdmux[0][1][1]$a$1194 [7:5] $memory\param_bram$rdmux[0][1][1]$a$1194 [3:0] }, B=7'xxxxxxx, Y={ $memory\param_bram$rdmux[0][0][0]$b$1189 [7:5] $memory\param_bram$rdmux[0][0][0]$b$1189 [3:0] }
      New connections: $memory\param_bram$rdmux[0][0][0]$b$1189 [4] = $memory\param_bram$rdmux[0][0][0]$b$1189 [1]
  Optimizing cells in module \cmd_param_bram.
Performed a total of 110 changes.

2.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
<suppressed ~135 debug messages>
Removed a total of 45 cells.

2.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

2.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~1 debug messages>

2.29.16. Rerunning OPT passes. (Maybe there is more to do..)

2.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

2.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][0]$826:
      Old ports: A={ 1'0 $memory\cmd_bram$rdmux[0][3][0]$a$827 [1:0] }, B={ $memory\cmd_bram$rdmux[0][3][0]$a$827 [1:0] $memory\cmd_bram$rdmux[0][3][0]$a$827 [0] }, Y=$memory\cmd_bram$rdmux[0][2][0]$a$815 [2:0]
      New ports: A={ 1'0 $memory\cmd_bram$rdmux[0][3][0]$a$827 [1] }, B=$memory\cmd_bram$rdmux[0][3][0]$a$827 [1:0], Y=$memory\cmd_bram$rdmux[0][2][0]$a$815 [2:1]
      New connections: $memory\cmd_bram$rdmux[0][2][0]$a$815 [0] = $memory\cmd_bram$rdmux[0][3][0]$a$827 [0]
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][1]$829:
      Old ports: A={ 1'0 $memory\cmd_bram$rdmux[0][3][1]$a$830 [0] }, B={ 1'1 $memory\cmd_bram$rdmux[0][3][1]$a$830 [0] }, Y=$memory\cmd_bram$rdmux[0][2][0]$b$816 [1:0]
      New ports: A=1'0, B=1'1, Y=$memory\cmd_bram$rdmux[0][2][0]$b$816 [1]
      New connections: $memory\cmd_bram$rdmux[0][2][0]$b$816 [0] = $memory\cmd_bram$rdmux[0][3][1]$a$830 [0]
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][2]$832:
      Old ports: A={ 2'01 $memory\cmd_bram$rdmux[0][3][1]$a$830 [0] }, B={ 2'10 $memory\cmd_bram$rdmux[0][3][1]$a$830 [0] }, Y={ $memory\cmd_bram$rdmux[0][2][1]$a$818 [5] $memory\cmd_bram$rdmux[0][2][1]$a$818 [2] $memory\cmd_bram$rdmux[0][2][1]$a$818 [0] }
      New ports: A=2'01, B=2'10, Y={ $memory\cmd_bram$rdmux[0][2][1]$a$818 [5] $memory\cmd_bram$rdmux[0][2][1]$a$818 [2] }
      New connections: $memory\cmd_bram$rdmux[0][2][1]$a$818 [0] = $memory\cmd_bram$rdmux[0][3][1]$a$830 [0]
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][3]$835:
      Old ports: A={ $memory\cmd_bram$rdmux[0][3][3]$a$836 [7] 2'11 $memory\cmd_bram$rdmux[0][3][3]$a$836 [7] $memory\cmd_bram$rdmux[0][3][3]$a$836 [1] 1'0 }, B={ 1'0 $memory\cmd_bram$rdmux[0][3][3]$a$836 [7] 1'0 $memory\cmd_bram$rdmux[0][3][3]$a$836 [7] $memory\cmd_bram$rdmux[0][3][3]$a$836 [7] $memory\cmd_bram$rdmux[0][3][3]$a$836 [1] }, Y={ $memory\cmd_bram$rdmux[0][2][1]$b$819 [7] $memory\cmd_bram$rdmux[0][2][1]$b$819 [4:0] }
      New ports: A={ $memory\cmd_bram$rdmux[0][3][3]$a$836 [7] 2'11 $memory\cmd_bram$rdmux[0][3][3]$a$836 [1] 1'0 }, B={ 1'0 $memory\cmd_bram$rdmux[0][3][3]$a$836 [7] 1'0 $memory\cmd_bram$rdmux[0][3][3]$a$836 [7] $memory\cmd_bram$rdmux[0][3][3]$a$836 [1] }, Y={ $memory\cmd_bram$rdmux[0][2][1]$b$819 [7] $memory\cmd_bram$rdmux[0][2][1]$b$819 [4:3] $memory\cmd_bram$rdmux[0][2][1]$b$819 [1:0] }
      New connections: $memory\cmd_bram$rdmux[0][2][1]$b$819 [2] = $memory\cmd_bram$rdmux[0][3][3]$a$836 [7]
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][10]$1310:
      Old ports: A={ 1'1 $memory\param_bram$rdmux[0][5][0]$b$1282 [5] $memory\param_bram$rdmux[0][5][0]$b$1282 [0] }, B={ $memory\param_bram$rdmux[0][5][0]$b$1282 [5] $memory\param_bram$rdmux[0][5][0]$b$1282 [0] $memory\param_bram$rdmux[0][5][0]$b$1282 [0] }, Y={ $memory\param_bram$rdmux[0][4][5]$a$1248 [3] $memory\param_bram$rdmux[0][4][5]$a$1248 [1] $memory\param_bram$rdmux[0][4][5]$a$1248 [2] }
      New ports: A={ 1'1 $memory\param_bram$rdmux[0][5][0]$b$1282 [5] }, B={ $memory\param_bram$rdmux[0][5][0]$b$1282 [5] $memory\param_bram$rdmux[0][5][0]$b$1282 [0] }, Y={ $memory\param_bram$rdmux[0][4][5]$a$1248 [3] $memory\param_bram$rdmux[0][4][5]$a$1248 [1] }
      New connections: $memory\param_bram$rdmux[0][4][5]$a$1248 [2] = $memory\param_bram$rdmux[0][5][0]$b$1282 [0]
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][15]$1325:
      Old ports: A={ $memory\param_bram$rdmux[0][5][11]$a$1314 [3] $memory\param_bram$rdmux[0][5][11]$a$1314 [3] 1'0 }, B={ $memory\param_bram$rdmux[0][5][11]$a$1314 [3] 1'0 $memory\param_bram$rdmux[0][5][11]$a$1314 [3] }, Y={ $memory\param_bram$rdmux[0][4][7]$b$1255 [3] $memory\param_bram$rdmux[0][4][7]$b$1255 [4] $memory\param_bram$rdmux[0][4][7]$b$1255 [6] }
      New ports: A={ $memory\param_bram$rdmux[0][5][11]$a$1314 [3] 1'0 }, B={ 1'0 $memory\param_bram$rdmux[0][5][11]$a$1314 [3] }, Y={ $memory\param_bram$rdmux[0][4][7]$b$1255 [4] $memory\param_bram$rdmux[0][4][7]$b$1255 [6] }
      New connections: $memory\param_bram$rdmux[0][4][7]$b$1255 [3] = $memory\param_bram$rdmux[0][5][11]$a$1314 [3]
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][5]$1295:
      Old ports: A={ $memory\param_bram$rdmux[0][5][0]$b$1282 [0] $memory\param_bram$rdmux[0][5][0]$b$1282 [5] $memory\param_bram$rdmux[0][5][0]$b$1282 [0] $memory\param_bram$rdmux[0][5][0]$b$1282 [5] $memory\param_bram$rdmux[0][5][0]$b$1282 [0] }, B={ $memory\param_bram$rdmux[0][5][0]$b$1282 [5] $memory\param_bram$rdmux[0][5][0]$b$1282 [5] 2'11 $memory\param_bram$rdmux[0][5][0]$b$1282 [0] }, Y={ $memory\param_bram$rdmux[0][4][2]$b$1240 [7:6] $memory\param_bram$rdmux[0][4][2]$b$1240 [2:0] }
      New ports: A={ $memory\param_bram$rdmux[0][5][0]$b$1282 [0] $memory\param_bram$rdmux[0][5][0]$b$1282 [0] $memory\param_bram$rdmux[0][5][0]$b$1282 [5] }, B={ $memory\param_bram$rdmux[0][5][0]$b$1282 [5] 2'11 }, Y={ $memory\param_bram$rdmux[0][4][2]$b$1240 [7] $memory\param_bram$rdmux[0][4][2]$b$1240 [2:1] }
      New connections: { $memory\param_bram$rdmux[0][4][2]$b$1240 [6] $memory\param_bram$rdmux[0][4][2]$b$1240 [0] } = { $memory\param_bram$rdmux[0][5][0]$b$1282 [5] $memory\param_bram$rdmux[0][5][0]$b$1282 [0] }
  Optimizing cells in module \cmd_param_bram.
Performed a total of 7 changes.

2.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.29.23. Rerunning OPT passes. (Maybe there is more to do..)

2.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

2.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
Performed a total of 0 changes.

2.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.29.27. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.29.30. Finished OPT passes. (There is nothing left to do.)

2.30. Executing TECHMAP pass (map to technology primitives).

2.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$1297efc30c1e19551d1f4e269f2cbfa7dd15f801\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=11 for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=1\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~578 debug messages>

2.31. Executing ICE40_OPT pass (performing simple optimizations).

2.31.1. Running ICE40 specific optimizations.

2.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~464 debug messages>

2.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
<suppressed ~480 debug messages>
Removed a total of 160 cells.

2.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 91 unused cells and 446 unused wires.
<suppressed ~92 debug messages>

2.31.6. Rerunning OPT passes. (Removed registers in this run.)

2.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$699.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$710.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$715.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$715.BB [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$726.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$726.BB [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$731.slice[0].carry: CO=\delay [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$734.slice[0].carry: CO=\cmd_counter [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$737.slice[0].carry: CO=\param_counter [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$740.slice[0].carry: CO=\bit_counter [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$743.slice[0].carry: CO=\cmd_counter [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$746.slice[0].carry: CO=\num_params_left [0]
Mapping SB_LUT4 cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$731.slice[1].adder back to logic.
Mapping SB_LUT4 cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$734.slice[1].adder back to logic.
Mapping SB_LUT4 cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$737.slice[1].adder back to logic.
Mapping SB_LUT4 cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$740.slice[1].adder back to logic.
Mapping SB_LUT4 cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$743.slice[1].adder back to logic.
Mapping SB_LUT4 cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$746.slice[1].adder back to logic.

2.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~77 debug messages>

2.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

2.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

2.31.12. Rerunning OPT passes. (Removed registers in this run.)

2.31.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$699.slice[1].carry: CO=1'1
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$710.slice[1].carry: CO=1'1

2.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.31.18. Rerunning OPT passes. (Removed registers in this run.)

2.31.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$699.slice[2].carry: CO=1'1
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$710.slice[2].carry: CO=1'1

2.31.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.31.22. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.31.24. Rerunning OPT passes. (Removed registers in this run.)

2.31.25. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$699.slice[3].carry: CO=$auto$alumacc.cc:474:replace_alu$699.BB [3]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$710.slice[3].carry: CO=1'1

2.31.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.31.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.31.28. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.31.30. Rerunning OPT passes. (Removed registers in this run.)

2.31.31. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$710.slice[4].carry: CO=1'1

2.31.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.31.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.31.34. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.31.36. Rerunning OPT passes. (Removed registers in this run.)

2.31.37. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$710.slice[5].carry: CO=\delay [5]

2.31.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.31.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.31.40. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.31.42. Rerunning OPT passes. (Removed registers in this run.)

2.31.43. Running ICE40 specific optimizations.

2.31.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.31.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.31.46. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.31.48. Finished OPT passes. (There is nothing left to do.)

2.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

2.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module cmd_param_bram:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2431 to $_DFFE_PP_ for $0\rst[0:0] -> \rst.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2433 to $_DFFE_PP_ for $0\dc[0:0] -> \dc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2434 to $_DFFE_PP_ for $0\mosi[0:0] -> \mosi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2435 to $_DFFE_PP_ for $0\cs[0:0] -> \cs.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2436 to $_DFFE_PP_ for $0\cmd_counter[4:0] [0] -> \cmd_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2437 to $_DFFE_PP_ for $0\cmd_counter[4:0] [1] -> \cmd_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2438 to $_DFFE_PP_ for $0\cmd_counter[4:0] [2] -> \cmd_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2439 to $_DFFE_PP_ for $0\cmd_counter[4:0] [3] -> \cmd_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2440 to $_DFFE_PP_ for $0\cmd_counter[4:0] [4] -> \cmd_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2441 to $_DFFE_PP_ for $0\param_counter[6:0] [0] -> \param_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2442 to $_DFFE_PP_ for $0\param_counter[6:0] [1] -> \param_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2443 to $_DFFE_PP_ for $0\param_counter[6:0] [2] -> \param_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2444 to $_DFFE_PP_ for $0\param_counter[6:0] [3] -> \param_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2445 to $_DFFE_PP_ for $0\param_counter[6:0] [4] -> \param_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2446 to $_DFFE_PP_ for $0\param_counter[6:0] [5] -> \param_counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2447 to $_DFFE_PP_ for $0\param_counter[6:0] [6] -> \param_counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2448 to $_DFFE_PP_ for $0\num_params_left[7:0] [0] -> \num_params_left [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2449 to $_DFFE_PP_ for $0\num_params_left[7:0] [1] -> \num_params_left [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2450 to $_DFFE_PP_ for $0\num_params_left[7:0] [2] -> \num_params_left [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2451 to $_DFFE_PP_ for $0\num_params_left[7:0] [3] -> \num_params_left [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2452 to $_DFFE_PP_ for $0\num_params_left[7:0] [4] -> \num_params_left [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2453 to $_DFFE_PP_ for $0\num_params_left[7:0] [5] -> \num_params_left [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2454 to $_DFFE_PP_ for $0\num_params_left[7:0] [6] -> \num_params_left [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2455 to $_DFFE_PP_ for $0\num_params_left[7:0] [7] -> \num_params_left [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2456 to $_DFFE_PP_ for $0\data[7:0] [0] -> \data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2457 to $_DFFE_PP_ for $0\data[7:0] [1] -> \data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2458 to $_DFFE_PP_ for $0\data[7:0] [2] -> \data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2459 to $_DFFE_PP_ for $0\data[7:0] [3] -> \data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2460 to $_DFFE_PP_ for $0\data[7:0] [4] -> \data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2461 to $_DFFE_PP_ for $0\data[7:0] [5] -> \data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2462 to $_DFFE_PP_ for $0\data[7:0] [6] -> \data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2463 to $_DFFE_PP_ for $0\data[7:0] [7] -> \data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2464 to $_DFFE_PP_ for $0\bit_counter[2:0] [0] -> \bit_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2465 to $_DFFE_PP_ for $0\bit_counter[2:0] [1] -> \bit_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2466 to $_DFFE_PP_ for $0\bit_counter[2:0] [2] -> \bit_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2467 to $_DFFE_PP_ for $0\state[7:0] [0] -> \state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2468 to $_DFFE_PP_ for $0\state[7:0] [1] -> \state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2469 to $_DFFE_PP_ for $0\state[7:0] [2] -> \state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2470 to $_DFFE_PP_ for $0\state[7:0] [3] -> \state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2471 to $_DFFE_PP_ for $0\state[7:0] [4] -> \state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2472 to $_DFFE_PP_ for $0\state[7:0] [5] -> \state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2473 to $_DFFE_PP_ for $0\state[7:0] [6] -> \state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2474 to $_DFFE_PP_ for $0\state[7:0] [7] -> \state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2475 to $_DFFE_PP_ for $0\delay[15:0] [0] -> \delay [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2476 to $_DFFE_PP_ for $0\delay[15:0] [1] -> \delay [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2477 to $_DFFE_PP_ for $0\delay[15:0] [2] -> \delay [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2478 to $_DFFE_PP_ for $0\delay[15:0] [3] -> \delay [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2479 to $_DFFE_PP_ for $0\delay[15:0] [4] -> \delay [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2480 to $_DFFE_PP_ for $0\delay[15:0] [5] -> \delay [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2481 to $_DFFE_PP_ for $0\delay[15:0] [6] -> \delay [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2482 to $_DFFE_PP_ for $0\delay[15:0] [7] -> \delay [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2483 to $_DFFE_PP_ for $0\delay[15:0] [8] -> \delay [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2484 to $_DFFE_PP_ for $0\delay[15:0] [9] -> \delay [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2485 to $_DFFE_PP_ for $0\delay[15:0] [10] -> \delay [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2486 to $_DFFE_PP_ for $0\delay[15:0] [11] -> \delay [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2487 to $_DFFE_PP_ for $0\delay[15:0] [12] -> \delay [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2488 to $_DFFE_PP_ for $0\delay[15:0] [13] -> \delay [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2489 to $_DFFE_PP_ for $0\delay[15:0] [14] -> \delay [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2490 to $_DFFE_PP_ for $0\delay[15:0] [15] -> \delay [15].

2.34. Executing TECHMAP pass (map to technology primitives).

2.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

2.34.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~60 debug messages>

2.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~136 debug messages>

2.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in cmd_param_bram.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2491 (SB_DFF): \scl = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2483 (SB_DFFE): \delay [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2439 (SB_DFFE): \cmd_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2433 (SB_DFFE): \dc = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2434 (SB_DFFE): \mosi = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2435 (SB_DFFE): \cs = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2438 (SB_DFFE): \cmd_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2440 (SB_DFFE): \cmd_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2431 (SB_DFFE): \rst = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2437 (SB_DFFE): \cmd_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2441 (SB_DFFE): \param_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2442 (SB_DFFE): \param_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2443 (SB_DFFE): \param_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2444 (SB_DFFE): \param_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2445 (SB_DFFE): \param_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2446 (SB_DFFE): \param_counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2449 (SB_DFFE): \num_params_left [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2436 (SB_DFFE): \cmd_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2447 (SB_DFFE): \param_counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2450 (SB_DFFE): \num_params_left [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2451 (SB_DFFE): \num_params_left [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2452 (SB_DFFE): \num_params_left [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2453 (SB_DFFE): \num_params_left [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2454 (SB_DFFE): \num_params_left [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2455 (SB_DFFE): \num_params_left [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2448 (SB_DFFE): \num_params_left [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2465 (SB_DFFE): \bit_counter [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2472 (SB_DFFE): \state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2466 (SB_DFFE): \bit_counter [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2468 (SB_DFFE): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2469 (SB_DFFE): \state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2470 (SB_DFFE): \state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2464 (SB_DFFE): \bit_counter [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2471 (SB_DFFE): \state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2473 (SB_DFFE): \state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2474 (SB_DFFE): \state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2475 (SB_DFFE): \delay [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2476 (SB_DFFE): \delay [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2477 (SB_DFFE): \delay [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2478 (SB_DFFE): \delay [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2479 (SB_DFFE): \delay [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2480 (SB_DFFE): \delay [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2481 (SB_DFFE): \delay [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2467 (SB_DFFE): \state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2482 (SB_DFFE): \delay [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2484 (SB_DFFE): \delay [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2485 (SB_DFFE): \delay [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2486 (SB_DFFE): \delay [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2487 (SB_DFFE): \delay [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2488 (SB_DFFE): \delay [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2489 (SB_DFFE): \delay [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2490 (SB_DFFE): \delay [15] = 0

2.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in cmd_param_bram.

2.39. Executing ICE40_OPT pass (performing simple optimizations).

2.39.1. Running ICE40 specific optimizations.

2.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~63 debug messages>

2.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

2.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 434 unused wires.
<suppressed ~1 debug messages>

2.39.6. Rerunning OPT passes. (Removed registers in this run.)

2.39.7. Running ICE40 specific optimizations.

2.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.39.12. Finished OPT passes. (There is nothing left to do.)

2.40. Executing TECHMAP pass (map to technology primitives).

2.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.40.2. Continuing TECHMAP pass.
No more expansions possible.

2.41. Executing ABC pass (technology mapping using ABC).

2.41.1. Extracting gate netlist of module `\cmd_param_bram' to `<abc-temp-dir>/input.blif'..
Extracted 567 gates and 661 wires to a netlist network with 92 inputs and 92 outputs.

2.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     137.
ABC: Participating nodes from both networks       =     313.
ABC: Participating nodes from the first network   =     137. (  56.85 % of nodes)
ABC: Participating nodes from the second network  =     176. (  73.03 % of nodes)
ABC: Node pairs (any polarity)                    =     137. (  56.85 % of names can be moved)
ABC: Node pairs (same polarity)                   =     125. (  51.87 % of names can be moved)
ABC: Total runtime =     0.04 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      480
ABC RESULTS:        internal signals:      477
ABC RESULTS:           input signals:       92
ABC RESULTS:          output signals:       92
Removing temp directory.
Removed 0 unused cells and 292 unused wires.

2.42. Executing TECHMAP pass (map to technology primitives).

2.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001110010101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111001111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011011101001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000100010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010001000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011111000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
No more expansions possible.
<suppressed ~1296 debug messages>
Removed 0 unused cells and 480 unused wires.

2.43. Executing HIERARCHY pass (managing design hierarchy).

2.43.1. Analyzing design hierarchy..
Top module:  \cmd_param_bram

2.43.2. Analyzing design hierarchy..
Top module:  \cmd_param_bram
Removed 0 unused modules.

2.44. Printing statistics.

=== cmd_param_bram ===

   Number of wires:                389
   Number of wire bits:           1418
   Number of public wires:         140
   Number of public wire bits:    1048
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                403
     SB_CARRY                       65
     SB_DFF                          1
     SB_DFFE                        59
     SB_LUT4                       278

2.45. Executing CHECK pass (checking for obvious problems).
checking module cmd_param_bram..
found and reported 0 problems.

2.46. Executing BLIF backend.

2.47. Executing JSON backend.

End of script. Logfile hash: 111f248a58
CPU: user 2.94s system 0.17s, MEM: 32.39 MB total, 26.91 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 17% 27x opt_clean (0 sec), 15% 27x opt_expr (0 sec), ...
