#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug  8 20:07:30 2025
# Process ID         : 494269
# Current directory  : /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado
# Command line       : vivado
# Log file           : /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/vivado.log
# Journal file       : /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/vivado.jou
# Running On         : prabathbk-GF63-Thin-11UC
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency      : 1317.026 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16454 MB
# Swap memory        : 0 MB
# Total Virtual      : 16454 MB
# Available Virtual  : 4974 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1 -part xc7vx485tffg1157-1
add_files -norecurse {/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/axi_memory_model.sv /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_with_buffer.v /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/tb/tb_systolic_array_acc.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_systolic_array_acc.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
