// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v341_address0,
        v341_ce0,
        v341_q0,
        acc_outp_V_address0,
        acc_outp_V_ce0,
        acc_outp_V_q0,
        acc_outp_V_1_address0,
        acc_outp_V_1_ce0,
        acc_outp_V_1_q0,
        acc_outp_V_2_address0,
        acc_outp_V_2_ce0,
        acc_outp_V_2_q0,
        acc_outp_V_3_address0,
        acc_outp_V_3_ce0,
        acc_outp_V_3_q0,
        acc_outp_V_4_address0,
        acc_outp_V_4_ce0,
        acc_outp_V_4_q0,
        acc_outp_V_5_address0,
        acc_outp_V_5_ce0,
        acc_outp_V_5_q0,
        acc_outp_V_6_address0,
        acc_outp_V_6_ce0,
        acc_outp_V_6_q0,
        acc_outp_V_7_address0,
        acc_outp_V_7_ce0,
        acc_outp_V_7_q0,
        acc_outp_V_8_address0,
        acc_outp_V_8_ce0,
        acc_outp_V_8_q0,
        acc_outp_V_9_address0,
        acc_outp_V_9_ce0,
        acc_outp_V_9_q0,
        acc_outp_V_10_address0,
        acc_outp_V_10_ce0,
        acc_outp_V_10_q0,
        acc_outp_V_11_address0,
        acc_outp_V_11_ce0,
        acc_outp_V_11_q0,
        v13_0_address0,
        v13_0_ce0,
        v13_0_we0,
        v13_0_d0,
        v13_1_address0,
        v13_1_ce0,
        v13_1_we0,
        v13_1_d0,
        v13_2_address0,
        v13_2_ce0,
        v13_2_we0,
        v13_2_d0,
        v13_3_address0,
        v13_3_ce0,
        v13_3_we0,
        v13_3_d0,
        v13_4_address0,
        v13_4_ce0,
        v13_4_we0,
        v13_4_d0,
        v13_5_address0,
        v13_5_ce0,
        v13_5_we0,
        v13_5_d0,
        v13_6_address0,
        v13_6_ce0,
        v13_6_we0,
        v13_6_d0,
        v13_7_address0,
        v13_7_ce0,
        v13_7_we0,
        v13_7_d0,
        v13_8_address0,
        v13_8_ce0,
        v13_8_we0,
        v13_8_d0,
        v13_9_address0,
        v13_9_ce0,
        v13_9_we0,
        v13_9_d0,
        v13_10_address0,
        v13_10_ce0,
        v13_10_we0,
        v13_10_d0,
        v13_11_address0,
        v13_11_ce0,
        v13_11_we0,
        v13_11_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] v341_address0;
output   v341_ce0;
input  [31:0] v341_q0;
output  [9:0] acc_outp_V_address0;
output   acc_outp_V_ce0;
input  [23:0] acc_outp_V_q0;
output  [9:0] acc_outp_V_1_address0;
output   acc_outp_V_1_ce0;
input  [23:0] acc_outp_V_1_q0;
output  [9:0] acc_outp_V_2_address0;
output   acc_outp_V_2_ce0;
input  [23:0] acc_outp_V_2_q0;
output  [9:0] acc_outp_V_3_address0;
output   acc_outp_V_3_ce0;
input  [23:0] acc_outp_V_3_q0;
output  [9:0] acc_outp_V_4_address0;
output   acc_outp_V_4_ce0;
input  [23:0] acc_outp_V_4_q0;
output  [9:0] acc_outp_V_5_address0;
output   acc_outp_V_5_ce0;
input  [23:0] acc_outp_V_5_q0;
output  [9:0] acc_outp_V_6_address0;
output   acc_outp_V_6_ce0;
input  [23:0] acc_outp_V_6_q0;
output  [9:0] acc_outp_V_7_address0;
output   acc_outp_V_7_ce0;
input  [23:0] acc_outp_V_7_q0;
output  [9:0] acc_outp_V_8_address0;
output   acc_outp_V_8_ce0;
input  [23:0] acc_outp_V_8_q0;
output  [9:0] acc_outp_V_9_address0;
output   acc_outp_V_9_ce0;
input  [23:0] acc_outp_V_9_q0;
output  [9:0] acc_outp_V_10_address0;
output   acc_outp_V_10_ce0;
input  [23:0] acc_outp_V_10_q0;
output  [9:0] acc_outp_V_11_address0;
output   acc_outp_V_11_ce0;
input  [23:0] acc_outp_V_11_q0;
output  [9:0] v13_0_address0;
output   v13_0_ce0;
output   v13_0_we0;
output  [7:0] v13_0_d0;
output  [9:0] v13_1_address0;
output   v13_1_ce0;
output   v13_1_we0;
output  [7:0] v13_1_d0;
output  [9:0] v13_2_address0;
output   v13_2_ce0;
output   v13_2_we0;
output  [7:0] v13_2_d0;
output  [9:0] v13_3_address0;
output   v13_3_ce0;
output   v13_3_we0;
output  [7:0] v13_3_d0;
output  [9:0] v13_4_address0;
output   v13_4_ce0;
output   v13_4_we0;
output  [7:0] v13_4_d0;
output  [9:0] v13_5_address0;
output   v13_5_ce0;
output   v13_5_we0;
output  [7:0] v13_5_d0;
output  [9:0] v13_6_address0;
output   v13_6_ce0;
output   v13_6_we0;
output  [7:0] v13_6_d0;
output  [9:0] v13_7_address0;
output   v13_7_ce0;
output   v13_7_we0;
output  [7:0] v13_7_d0;
output  [9:0] v13_8_address0;
output   v13_8_ce0;
output   v13_8_we0;
output  [7:0] v13_8_d0;
output  [9:0] v13_9_address0;
output   v13_9_ce0;
output   v13_9_we0;
output  [7:0] v13_9_d0;
output  [9:0] v13_10_address0;
output   v13_10_ce0;
output   v13_10_we0;
output  [7:0] v13_10_d0;
output  [9:0] v13_11_address0;
output   v13_11_ce0;
output   v13_11_we0;
output  [7:0] v13_11_d0;

reg ap_idle;
reg v341_ce0;
reg acc_outp_V_ce0;
reg acc_outp_V_1_ce0;
reg acc_outp_V_2_ce0;
reg acc_outp_V_3_ce0;
reg acc_outp_V_4_ce0;
reg acc_outp_V_5_ce0;
reg acc_outp_V_6_ce0;
reg acc_outp_V_7_ce0;
reg acc_outp_V_8_ce0;
reg acc_outp_V_9_ce0;
reg acc_outp_V_10_ce0;
reg acc_outp_V_11_ce0;
reg v13_0_ce0;
reg v13_0_we0;
reg v13_1_ce0;
reg v13_1_we0;
reg v13_2_ce0;
reg v13_2_we0;
reg v13_3_ce0;
reg v13_3_we0;
reg v13_4_ce0;
reg v13_4_we0;
reg v13_5_ce0;
reg v13_5_we0;
reg v13_6_ce0;
reg v13_6_we0;
reg v13_7_ce0;
reg v13_7_we0;
reg v13_8_ce0;
reg v13_8_we0;
reg v13_9_ce0;
reg v13_9_we0;
reg v13_10_ce0;
reg v13_10_we0;
reg v13_11_ce0;
reg v13_11_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln62_fu_506_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln63_fu_521_p2;
reg   [0:0] icmp_ln63_reg_800;
wire   [63:0] zext_ln63_fu_535_p1;
reg   [63:0] zext_ln63_reg_805;
reg   [63:0] zext_ln63_reg_805_pp0_iter1_reg;
reg   [63:0] zext_ln63_reg_805_pp0_iter2_reg;
reg   [63:0] zext_ln63_reg_805_pp0_iter3_reg;
reg   [63:0] zext_ln63_reg_805_pp0_iter4_reg;
reg   [63:0] zext_ln63_reg_805_pp0_iter5_reg;
reg   [63:0] zext_ln63_reg_805_pp0_iter6_reg;
reg   [63:0] zext_ln63_reg_805_pp0_iter7_reg;
reg   [63:0] zext_ln63_reg_805_pp0_iter8_reg;
reg   [63:0] zext_ln63_reg_805_pp0_iter9_reg;
reg   [63:0] zext_ln63_reg_805_pp0_iter10_reg;
reg   [63:0] zext_ln63_reg_805_pp0_iter11_reg;
reg   [63:0] zext_ln63_reg_805_pp0_iter12_reg;
reg   [63:0] zext_ln63_reg_805_pp0_iter13_reg;
wire   [3:0] select_ln62_1_fu_576_p3;
reg   [3:0] select_ln62_1_reg_881;
reg   [3:0] select_ln62_1_reg_881_pp0_iter2_reg;
reg   [3:0] select_ln62_1_reg_881_pp0_iter3_reg;
reg   [3:0] select_ln62_1_reg_881_pp0_iter4_reg;
reg   [3:0] select_ln62_1_reg_881_pp0_iter5_reg;
reg   [3:0] select_ln62_1_reg_881_pp0_iter6_reg;
reg   [3:0] select_ln62_1_reg_881_pp0_iter7_reg;
reg   [3:0] select_ln62_1_reg_881_pp0_iter8_reg;
reg   [3:0] select_ln62_1_reg_881_pp0_iter9_reg;
reg   [3:0] select_ln62_1_reg_881_pp0_iter10_reg;
reg   [3:0] select_ln62_1_reg_881_pp0_iter11_reg;
reg   [3:0] select_ln62_1_reg_881_pp0_iter12_reg;
reg   [3:0] select_ln62_1_reg_881_pp0_iter13_reg;
wire   [23:0] v32_V_fu_583_p14;
reg   [23:0] v32_V_reg_886;
reg   [31:0] v341_load_reg_901;
wire   [31:0] grp_fu_485_p1;
reg   [31:0] v34_reg_906;
wire   [31:0] grp_fu_481_p2;
reg   [31:0] v35_reg_916;
reg   [0:0] p_Result_s_reg_921;
reg   [0:0] p_Result_s_reg_921_pp0_iter13_reg;
wire   [22:0] p_Result_36_fu_651_p1;
reg   [22:0] p_Result_36_reg_926;
wire   [0:0] isNeg_fu_665_p3;
reg   [0:0] isNeg_reg_931;
wire   [8:0] ush_fu_683_p3;
reg   [8:0] ush_reg_936;
wire   [7:0] val_fu_745_p3;
reg   [7:0] val_reg_941;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln62_fu_622_p1;
reg   [9:0] j3_fu_144;
wire   [9:0] add_ln63_fu_551_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_j3_load;
reg   [3:0] i3_fu_148;
reg   [13:0] indvar_flatten7_fu_152;
wire   [13:0] add_ln62_1_fu_512_p2;
reg   [13:0] ap_sig_allocacmp_indvar_flatten7_load;
wire   [7:0] result_V_fu_757_p3;
wire   [31:0] grp_fu_481_p1;
wire  signed [31:0] grp_fu_485_p0;
wire   [9:0] select_ln62_fu_527_p3;
wire   [3:0] add_ln62_fu_570_p2;
wire   [3:0] v32_V_fu_583_p13;
wire   [31:0] data_V_fu_630_p1;
wire   [7:0] xs_exp_V_fu_641_p4;
wire   [8:0] zext_ln346_fu_655_p1;
wire   [8:0] add_ln346_fu_659_p2;
wire   [7:0] sub_ln1512_fu_673_p2;
wire  signed [8:0] sext_ln1512_fu_679_p1;
wire   [24:0] mantissa_fu_691_p4;
wire  signed [31:0] sext_ln1488_fu_704_p1;
wire   [54:0] zext_ln15_fu_700_p1;
wire   [54:0] zext_ln1488_fu_707_p1;
wire   [54:0] r_V_fu_711_p2;
wire   [0:0] tmp_fu_723_p3;
wire   [54:0] r_V_53_fu_717_p2;
wire   [7:0] zext_ln818_fu_731_p1;
wire   [7:0] tmp_s_fu_735_p4;
wire   [7:0] result_V_11_fu_752_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U2246(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v34_reg_906),
    .din1(grp_fu_481_p1),
    .ce(1'b1),
    .dout(grp_fu_481_p2)
);

Bert_layer_sitofp_32s_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32s_32_6_no_dsp_1_U2247(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_485_p0),
    .ce(1'b1),
    .dout(grp_fu_485_p1)
);

Bert_layer_mux_124_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 24 ),
    .din8_WIDTH( 24 ),
    .din9_WIDTH( 24 ),
    .din10_WIDTH( 24 ),
    .din11_WIDTH( 24 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
mux_124_24_1_1_U2248(
    .din0(acc_outp_V_q0),
    .din1(acc_outp_V_1_q0),
    .din2(acc_outp_V_2_q0),
    .din3(acc_outp_V_3_q0),
    .din4(acc_outp_V_4_q0),
    .din5(acc_outp_V_5_q0),
    .din6(acc_outp_V_6_q0),
    .din7(acc_outp_V_7_q0),
    .din8(acc_outp_V_8_q0),
    .din9(acc_outp_V_9_q0),
    .din10(acc_outp_V_10_q0),
    .din11(acc_outp_V_11_q0),
    .din12(v32_V_fu_583_p13),
    .dout(v32_V_fu_583_p14)
);

Bert_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i3_fu_148 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            i3_fu_148 <= select_ln62_1_fu_576_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln62_fu_506_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten7_fu_152 <= add_ln62_1_fu_512_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten7_fu_152 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln62_fu_506_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j3_fu_144 <= add_ln63_fu_551_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j3_fu_144 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        isNeg_reg_931 <= add_ln346_fu_659_p2[32'd8];
        p_Result_36_reg_926 <= p_Result_36_fu_651_p1;
        p_Result_s_reg_921 <= data_V_fu_630_p1[32'd31];
        p_Result_s_reg_921_pp0_iter13_reg <= p_Result_s_reg_921;
        select_ln62_1_reg_881_pp0_iter10_reg <= select_ln62_1_reg_881_pp0_iter9_reg;
        select_ln62_1_reg_881_pp0_iter11_reg <= select_ln62_1_reg_881_pp0_iter10_reg;
        select_ln62_1_reg_881_pp0_iter12_reg <= select_ln62_1_reg_881_pp0_iter11_reg;
        select_ln62_1_reg_881_pp0_iter13_reg <= select_ln62_1_reg_881_pp0_iter12_reg;
        select_ln62_1_reg_881_pp0_iter2_reg <= select_ln62_1_reg_881;
        select_ln62_1_reg_881_pp0_iter3_reg <= select_ln62_1_reg_881_pp0_iter2_reg;
        select_ln62_1_reg_881_pp0_iter4_reg <= select_ln62_1_reg_881_pp0_iter3_reg;
        select_ln62_1_reg_881_pp0_iter5_reg <= select_ln62_1_reg_881_pp0_iter4_reg;
        select_ln62_1_reg_881_pp0_iter6_reg <= select_ln62_1_reg_881_pp0_iter5_reg;
        select_ln62_1_reg_881_pp0_iter7_reg <= select_ln62_1_reg_881_pp0_iter6_reg;
        select_ln62_1_reg_881_pp0_iter8_reg <= select_ln62_1_reg_881_pp0_iter7_reg;
        select_ln62_1_reg_881_pp0_iter9_reg <= select_ln62_1_reg_881_pp0_iter8_reg;
        ush_reg_936 <= ush_fu_683_p3;
        v341_load_reg_901 <= v341_q0;
        v34_reg_906 <= grp_fu_485_p1;
        v35_reg_916 <= grp_fu_481_p2;
        val_reg_941 <= val_fu_745_p3;
        zext_ln63_reg_805_pp0_iter10_reg[9 : 0] <= zext_ln63_reg_805_pp0_iter9_reg[9 : 0];
        zext_ln63_reg_805_pp0_iter11_reg[9 : 0] <= zext_ln63_reg_805_pp0_iter10_reg[9 : 0];
        zext_ln63_reg_805_pp0_iter12_reg[9 : 0] <= zext_ln63_reg_805_pp0_iter11_reg[9 : 0];
        zext_ln63_reg_805_pp0_iter13_reg[9 : 0] <= zext_ln63_reg_805_pp0_iter12_reg[9 : 0];
        zext_ln63_reg_805_pp0_iter2_reg[9 : 0] <= zext_ln63_reg_805_pp0_iter1_reg[9 : 0];
        zext_ln63_reg_805_pp0_iter3_reg[9 : 0] <= zext_ln63_reg_805_pp0_iter2_reg[9 : 0];
        zext_ln63_reg_805_pp0_iter4_reg[9 : 0] <= zext_ln63_reg_805_pp0_iter3_reg[9 : 0];
        zext_ln63_reg_805_pp0_iter5_reg[9 : 0] <= zext_ln63_reg_805_pp0_iter4_reg[9 : 0];
        zext_ln63_reg_805_pp0_iter6_reg[9 : 0] <= zext_ln63_reg_805_pp0_iter5_reg[9 : 0];
        zext_ln63_reg_805_pp0_iter7_reg[9 : 0] <= zext_ln63_reg_805_pp0_iter6_reg[9 : 0];
        zext_ln63_reg_805_pp0_iter8_reg[9 : 0] <= zext_ln63_reg_805_pp0_iter7_reg[9 : 0];
        zext_ln63_reg_805_pp0_iter9_reg[9 : 0] <= zext_ln63_reg_805_pp0_iter8_reg[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        select_ln62_1_reg_881 <= select_ln62_1_fu_576_p3;
        v32_V_reg_886 <= v32_V_fu_583_p14;
        zext_ln63_reg_805_pp0_iter1_reg[9 : 0] <= zext_ln63_reg_805[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln62_fu_506_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln63_reg_800 <= icmp_ln63_fu_521_p2;
        zext_ln63_reg_805[9 : 0] <= zext_ln63_fu_535_p1[9 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_outp_V_10_ce0 = 1'b1;
    end else begin
        acc_outp_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_outp_V_11_ce0 = 1'b1;
    end else begin
        acc_outp_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_outp_V_1_ce0 = 1'b1;
    end else begin
        acc_outp_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_outp_V_2_ce0 = 1'b1;
    end else begin
        acc_outp_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_outp_V_3_ce0 = 1'b1;
    end else begin
        acc_outp_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_outp_V_4_ce0 = 1'b1;
    end else begin
        acc_outp_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_outp_V_5_ce0 = 1'b1;
    end else begin
        acc_outp_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_outp_V_6_ce0 = 1'b1;
    end else begin
        acc_outp_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_outp_V_7_ce0 = 1'b1;
    end else begin
        acc_outp_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_outp_V_8_ce0 = 1'b1;
    end else begin
        acc_outp_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_outp_V_9_ce0 = 1'b1;
    end else begin
        acc_outp_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_outp_V_ce0 = 1'b1;
    end else begin
        acc_outp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_506_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten7_load = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten7_load = indvar_flatten7_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j3_load = 10'd0;
    end else begin
        ap_sig_allocacmp_j3_load = j3_fu_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        v13_0_ce0 = 1'b1;
    end else begin
        v13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (select_ln62_1_reg_881_pp0_iter13_reg == 4'd0))) begin
        v13_0_we0 = 1'b1;
    end else begin
        v13_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        v13_10_ce0 = 1'b1;
    end else begin
        v13_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (select_ln62_1_reg_881_pp0_iter13_reg == 4'd10))) begin
        v13_10_we0 = 1'b1;
    end else begin
        v13_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        v13_11_ce0 = 1'b1;
    end else begin
        v13_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((select_ln62_1_reg_881_pp0_iter13_reg == 4'd11) | ((select_ln62_1_reg_881_pp0_iter13_reg == 4'd12) | ((select_ln62_1_reg_881_pp0_iter13_reg == 4'd13) | ((select_ln62_1_reg_881_pp0_iter13_reg == 4'd14) | (select_ln62_1_reg_881_pp0_iter13_reg == 4'd15))))))) begin
        v13_11_we0 = 1'b1;
    end else begin
        v13_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        v13_1_ce0 = 1'b1;
    end else begin
        v13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (select_ln62_1_reg_881_pp0_iter13_reg == 4'd1))) begin
        v13_1_we0 = 1'b1;
    end else begin
        v13_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        v13_2_ce0 = 1'b1;
    end else begin
        v13_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (select_ln62_1_reg_881_pp0_iter13_reg == 4'd2))) begin
        v13_2_we0 = 1'b1;
    end else begin
        v13_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        v13_3_ce0 = 1'b1;
    end else begin
        v13_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (select_ln62_1_reg_881_pp0_iter13_reg == 4'd3))) begin
        v13_3_we0 = 1'b1;
    end else begin
        v13_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        v13_4_ce0 = 1'b1;
    end else begin
        v13_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (select_ln62_1_reg_881_pp0_iter13_reg == 4'd4))) begin
        v13_4_we0 = 1'b1;
    end else begin
        v13_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        v13_5_ce0 = 1'b1;
    end else begin
        v13_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (select_ln62_1_reg_881_pp0_iter13_reg == 4'd5))) begin
        v13_5_we0 = 1'b1;
    end else begin
        v13_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        v13_6_ce0 = 1'b1;
    end else begin
        v13_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (select_ln62_1_reg_881_pp0_iter13_reg == 4'd6))) begin
        v13_6_we0 = 1'b1;
    end else begin
        v13_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        v13_7_ce0 = 1'b1;
    end else begin
        v13_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (select_ln62_1_reg_881_pp0_iter13_reg == 4'd7))) begin
        v13_7_we0 = 1'b1;
    end else begin
        v13_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        v13_8_ce0 = 1'b1;
    end else begin
        v13_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (select_ln62_1_reg_881_pp0_iter13_reg == 4'd8))) begin
        v13_8_we0 = 1'b1;
    end else begin
        v13_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        v13_9_ce0 = 1'b1;
    end else begin
        v13_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (select_ln62_1_reg_881_pp0_iter13_reg == 4'd9))) begin
        v13_9_we0 = 1'b1;
    end else begin
        v13_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v341_ce0 = 1'b1;
    end else begin
        v341_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_outp_V_10_address0 = zext_ln63_fu_535_p1;

assign acc_outp_V_11_address0 = zext_ln63_fu_535_p1;

assign acc_outp_V_1_address0 = zext_ln63_fu_535_p1;

assign acc_outp_V_2_address0 = zext_ln63_fu_535_p1;

assign acc_outp_V_3_address0 = zext_ln63_fu_535_p1;

assign acc_outp_V_4_address0 = zext_ln63_fu_535_p1;

assign acc_outp_V_5_address0 = zext_ln63_fu_535_p1;

assign acc_outp_V_6_address0 = zext_ln63_fu_535_p1;

assign acc_outp_V_7_address0 = zext_ln63_fu_535_p1;

assign acc_outp_V_8_address0 = zext_ln63_fu_535_p1;

assign acc_outp_V_9_address0 = zext_ln63_fu_535_p1;

assign acc_outp_V_address0 = zext_ln63_fu_535_p1;

assign add_ln346_fu_659_p2 = ($signed(zext_ln346_fu_655_p1) + $signed(9'd385));

assign add_ln62_1_fu_512_p2 = (ap_sig_allocacmp_indvar_flatten7_load + 14'd1);

assign add_ln62_fu_570_p2 = (i3_fu_148 + 4'd1);

assign add_ln63_fu_551_p2 = (select_ln62_fu_527_p3 + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign data_V_fu_630_p1 = v35_reg_916;

assign grp_fu_481_p1 = v341_load_reg_901;

assign grp_fu_485_p0 = $signed(v32_V_reg_886);

assign icmp_ln62_fu_506_p2 = ((ap_sig_allocacmp_indvar_flatten7_load == 14'd9216) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_521_p2 = ((ap_sig_allocacmp_j3_load == 10'd768) ? 1'b1 : 1'b0);

assign isNeg_fu_665_p3 = add_ln346_fu_659_p2[32'd8];

assign mantissa_fu_691_p4 = {{{{1'd1}, {p_Result_36_reg_926}}}, {1'd0}};

assign p_Result_36_fu_651_p1 = data_V_fu_630_p1[22:0];

assign r_V_53_fu_717_p2 = zext_ln15_fu_700_p1 << zext_ln1488_fu_707_p1;

assign r_V_fu_711_p2 = zext_ln15_fu_700_p1 >> zext_ln1488_fu_707_p1;

assign result_V_11_fu_752_p2 = (8'd0 - val_reg_941);

assign result_V_fu_757_p3 = ((p_Result_s_reg_921_pp0_iter13_reg[0:0] == 1'b1) ? result_V_11_fu_752_p2 : val_reg_941);

assign select_ln62_1_fu_576_p3 = ((icmp_ln63_reg_800[0:0] == 1'b1) ? add_ln62_fu_570_p2 : i3_fu_148);

assign select_ln62_fu_527_p3 = ((icmp_ln63_fu_521_p2[0:0] == 1'b1) ? 10'd0 : ap_sig_allocacmp_j3_load);

assign sext_ln1488_fu_704_p1 = $signed(ush_reg_936);

assign sext_ln1512_fu_679_p1 = $signed(sub_ln1512_fu_673_p2);

assign sub_ln1512_fu_673_p2 = (8'd127 - xs_exp_V_fu_641_p4);

assign tmp_fu_723_p3 = r_V_fu_711_p2[32'd24];

assign tmp_s_fu_735_p4 = {{r_V_53_fu_717_p2[31:24]}};

assign ush_fu_683_p3 = ((isNeg_fu_665_p3[0:0] == 1'b1) ? sext_ln1512_fu_679_p1 : add_ln346_fu_659_p2);

assign v13_0_address0 = zext_ln63_reg_805_pp0_iter13_reg;

assign v13_0_d0 = result_V_fu_757_p3;

assign v13_10_address0 = zext_ln63_reg_805_pp0_iter13_reg;

assign v13_10_d0 = result_V_fu_757_p3;

assign v13_11_address0 = zext_ln63_reg_805_pp0_iter13_reg;

assign v13_11_d0 = result_V_fu_757_p3;

assign v13_1_address0 = zext_ln63_reg_805_pp0_iter13_reg;

assign v13_1_d0 = result_V_fu_757_p3;

assign v13_2_address0 = zext_ln63_reg_805_pp0_iter13_reg;

assign v13_2_d0 = result_V_fu_757_p3;

assign v13_3_address0 = zext_ln63_reg_805_pp0_iter13_reg;

assign v13_3_d0 = result_V_fu_757_p3;

assign v13_4_address0 = zext_ln63_reg_805_pp0_iter13_reg;

assign v13_4_d0 = result_V_fu_757_p3;

assign v13_5_address0 = zext_ln63_reg_805_pp0_iter13_reg;

assign v13_5_d0 = result_V_fu_757_p3;

assign v13_6_address0 = zext_ln63_reg_805_pp0_iter13_reg;

assign v13_6_d0 = result_V_fu_757_p3;

assign v13_7_address0 = zext_ln63_reg_805_pp0_iter13_reg;

assign v13_7_d0 = result_V_fu_757_p3;

assign v13_8_address0 = zext_ln63_reg_805_pp0_iter13_reg;

assign v13_8_d0 = result_V_fu_757_p3;

assign v13_9_address0 = zext_ln63_reg_805_pp0_iter13_reg;

assign v13_9_d0 = result_V_fu_757_p3;

assign v32_V_fu_583_p13 = ((icmp_ln63_reg_800[0:0] == 1'b1) ? add_ln62_fu_570_p2 : i3_fu_148);

assign v341_address0 = zext_ln62_fu_622_p1;

assign val_fu_745_p3 = ((isNeg_reg_931[0:0] == 1'b1) ? zext_ln818_fu_731_p1 : tmp_s_fu_735_p4);

assign xs_exp_V_fu_641_p4 = {{data_V_fu_630_p1[30:23]}};

assign zext_ln1488_fu_707_p1 = $unsigned(sext_ln1488_fu_704_p1);

assign zext_ln15_fu_700_p1 = mantissa_fu_691_p4;

assign zext_ln346_fu_655_p1 = xs_exp_V_fu_641_p4;

assign zext_ln62_fu_622_p1 = select_ln62_1_reg_881_pp0_iter5_reg;

assign zext_ln63_fu_535_p1 = select_ln62_fu_527_p3;

assign zext_ln818_fu_731_p1 = tmp_fu_723_p3;

always @ (posedge ap_clk) begin
    zext_ln63_reg_805[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter2_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter3_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter4_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter5_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter6_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter7_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter8_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter9_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter10_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter11_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter12_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln63_reg_805_pp0_iter13_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //Bert_layer_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3
