

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_s'
================================================================
* Date:           Mon Apr 29 02:51:16 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.134 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      107|      107|  0.535 us|  0.535 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      105|      105|         3|          1|          1|   104|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      867|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|      128|       64|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|      309|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      437|     1039|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                Memory                               |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1_U  |pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   24|     1|          312|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_U    |pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_s_void_pdEe  |        0|  64|  32|    0|    13|   24|     1|          312|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                |                                                                                  |        0| 128|  64|    0|    26|   48|     2|          624|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_130_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln76_fu_166_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_220_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_585_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_192_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_2_fu_337_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_333_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_190                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_192                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_216                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_245                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op102_write_state3   |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_124_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln55_4_fu_327_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_5_fu_154_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_6_fu_160_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_fu_140_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln65_12_fu_395_p2            |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_13_fu_415_p2            |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_14_fu_487_p2            |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_15_fu_507_p2            |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_16_fu_527_p2            |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln65_fu_375_p2               |      icmp|   0|  0|  37|          30|          30|
    |icmp_ln76_fu_172_p2               |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln80_fu_226_p2               |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln86_fu_571_p2               |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |res_pack_7_fu_559_p3              |    select|   0|  0|  16|           1|          16|
    |res_pack_fu_447_p3                |    select|   0|  0|  16|           1|          16|
    |select_ln65_12_fu_407_p3          |    select|   0|  0|  30|           1|          30|
    |select_ln65_14_fu_499_p3          |    select|   0|  0|  30|           1|          30|
    |select_ln65_15_fu_519_p3          |    select|   0|  0|  30|           1|          30|
    |select_ln65_fu_387_p3             |    select|   0|  0|  30|           1|          30|
    |select_ln86_fu_577_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_184_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_12_fu_401_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_13_fu_421_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_14_fu_493_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_15_fu_513_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_16_fu_533_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_fu_381_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 867|         570|         445|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_109_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_reg_105  |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|    7|         14|
    |indvar_flatten_fu_88                     |   9|          2|    7|         14|
    |layer4_out_blk_n                         |   9|          2|    1|          2|
    |layer5_out_blk_n                         |   9|          2|    1|          2|
    |pX_1                                     |   9|          2|   32|         64|
    |pY_1                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |sX_1                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 108|         24|  179|        358|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln55_2_reg_638                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                    |   1|   0|    1|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_105                                      |  32|   0|   32|          0|
    |icmp_ln109_reg_612                                                           |   1|   0|    1|          0|
    |icmp_ln55_5_reg_620                                                          |   1|   0|    1|          0|
    |icmp_ln55_6_reg_625                                                          |   1|   0|    1|          0|
    |icmp_ln55_reg_616                                                            |   1|   0|    1|          0|
    |icmp_ln55_reg_616_pp0_iter1_reg                                              |   1|   0|    1|          0|
    |icmp_ln76_reg_630                                                            |   1|   0|    1|          0|
    |icmp_ln80_reg_634                                                            |   1|   0|    1|          0|
    |indvar_flatten_fu_88                                                         |   7|   0|    7|          0|
    |pX_1                                                                         |  32|   0|   32|          0|
    |pY_1                                                                         |  32|   0|   32|          0|
    |res_pack_7_reg_647                                                           |  16|   0|   16|          0|
    |res_pack_reg_642                                                             |  16|   0|   16|          0|
    |sX_1                                                                         |  32|   0|   32|          0|
    |sY_1                                                                         |  32|   0|   32|          0|
    |start_once_reg                                                               |   1|   0|    1|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4  |  24|   0|   24|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5  |  24|   0|   24|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6  |  24|   0|   24|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7  |  24|   0|   24|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 309|   0|  309|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5>|  return value|
|layer4_out_dout            |   in|   48|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|    8|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|    8|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_empty_n         |   in|    1|     ap_fifo|                                                                layer4_out|       pointer|
|layer4_out_read            |  out|    1|     ap_fifo|                                                                layer4_out|       pointer|
|layer5_out_din             |  out|   32|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    6|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    6|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                                layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                                layer5_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer5_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer4_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln109 = store i7 0, i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 9 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln109 = br void %entry2.i" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%icmp_ln109 = icmp_eq  i7 %indvar_flatten_load, i7 104" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln109 = add i7 %indvar_flatten_load, i7 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'add' 'add_ln109' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc15, void %for.end17" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sX_1_load = load i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 15 'load' 'sX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 16 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_1_load = load i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 17 'load' 'pX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %if.end.i, void %land.lhs.true.i" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 18 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pY_1_load = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 19 'load' 'pY_1_load' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.88ns)   --->   "%icmp_ln55_5 = icmp_sgt  i32 %pY_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 20 'icmp' 'icmp_ln55_5' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln55_6 = icmp_sgt  i32 %pX_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 21 'icmp' 'icmp_ln55_6' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln76 = add i32 %pX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 22 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 13" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 23 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else40.i, void %if.then29.i" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 24 'br' 'br_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:89->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 25 'store' 'store_ln89' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 26 'select' 'select_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_1_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 27 'add' 'add_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 28 'store' 'store_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln78 = store i32 0, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:78->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 30 'store' 'store_ln78' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln79 = store i32 0, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:79->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 31 'store' 'store_ln79' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pY_1_load_1 = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 32 'load' 'pY_1_load_1' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%add_ln80 = add i32 %pY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 33 'add' 'add_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.88ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 8" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 34 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else.i, void %if.then32.i" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 35 'br' 'br_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:84->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 36 'store' 'store_ln84' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln81 = store i32 0, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 37 'store' 'store_ln81' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln83 = br void %if.end39.i" [firmware/nnet_utils/nnet_pooling_stream.h:83->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 38 'br' 'br_ln83' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln111 = store i7 %add_ln109, i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 39 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln111 = br void %entry2.i" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 40 'br' 'br_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 104, i64 104, i64 104"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [firmware/nnet_utils/nnet_pooling_stream.h:113]   --->   Operation 43 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 44 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.26ns)   --->   "%layer4_out_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %layer4_out" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 45 'read' 'layer4_out_read' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 104> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i48 %layer4_out_read" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 46 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln115_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %layer4_out_read, i32 24, i32 47" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 47 'partselect' 'trunc_ln115_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.61ns)   --->   "%p_s = memshiftread i24 @_ssdm_op_MemShiftRead.[13 x i24]P0A, i24 12, i24 %trunc_ln115, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 48 'memshiftread' 'p_s' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 24> <Depth = 13> <ShiftMem>
ST_2 : Operation 49 [1/1] (0.61ns)   --->   "%p_0 = memshiftread i24 @_ssdm_op_MemShiftRead.[13 x i24]P0A, i24 12, i24 %trunc_ln115_4, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 49 'memshiftread' 'p_0' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 24> <Depth = 13> <ShiftMem>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12 = load i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 50 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13 = load i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 51 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14 = load i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 52 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15 = load i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 53 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %p_s, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 54 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %p_0, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 55 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %trunc_ln115, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 56 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %trunc_ln115_4, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 57 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sY_1_load = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 58 'load' 'sY_1_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%icmp_ln55_4 = icmp_eq  i32 %sY_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 59 'icmp' 'icmp_ln55_4' <Predicate = (icmp_ln55)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_2)   --->   "%and_ln55 = and i1 %icmp_ln55_5, i1 %icmp_ln55_6" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 60 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_2 = and i1 %and_ln55, i1 %icmp_ln55_4" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 61 'and' 'and_ln55_2' <Predicate = (icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_2, void %if.end.i, void %for.body19.i" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 62 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln63_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %p_s, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 64 'bitconcatenate' 'shl_ln63_s' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln63_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 65 'bitconcatenate' 'shl_ln63_1' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln63_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %trunc_ln115, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 66 'bitconcatenate' 'shl_ln63_2' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.86ns)   --->   "%icmp_ln65 = icmp_ult  i30 %shl_ln, i30 %shl_ln63_s" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 67 'icmp' 'icmp_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln65 = xor i1 %icmp_ln65, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 68 'xor' 'xor_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln65, i30 %shl_ln, i30 %shl_ln63_s" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 69 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.86ns)   --->   "%icmp_ln65_12 = icmp_ult  i30 %shl_ln63_1, i30 %shl_ln63_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 70 'icmp' 'icmp_ln65_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_12)   --->   "%xor_ln65_12 = xor i1 %icmp_ln65_12, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 71 'xor' 'xor_ln65_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln65_12 = select i1 %xor_ln65_12, i30 %shl_ln63_1, i30 %shl_ln63_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 72 'select' 'select_ln65_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.86ns)   --->   "%icmp_ln65_13 = icmp_ult  i30 %select_ln65, i30 %select_ln65_12" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 73 'icmp' 'icmp_ln65_13' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node res_pack)   --->   "%xor_ln65_13 = xor i1 %icmp_ln65_13, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 74 'xor' 'xor_ln65_13' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node res_pack)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %select_ln65, i32 12, i32 27" [firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 75 'partselect' 'tmp_s' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node res_pack)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %select_ln65_12, i32 12, i32 27" [firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 76 'partselect' 'tmp_8' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.24ns) (out node of the LUT)   --->   "%res_pack = select i1 %xor_ln65_13, i16 %tmp_s, i16 %tmp_8" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 77 'select' 'res_pack' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln63_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 78 'bitconcatenate' 'shl_ln63_3' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln63_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %p_0, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 79 'bitconcatenate' 'shl_ln63_4' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln63_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 80 'bitconcatenate' 'shl_ln63_5' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln63_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %trunc_ln115_4, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 81 'bitconcatenate' 'shl_ln63_6' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.86ns)   --->   "%icmp_ln65_14 = icmp_ult  i30 %shl_ln63_3, i30 %shl_ln63_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 82 'icmp' 'icmp_ln65_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_14)   --->   "%xor_ln65_14 = xor i1 %icmp_ln65_14, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 83 'xor' 'xor_ln65_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln65_14 = select i1 %xor_ln65_14, i30 %shl_ln63_3, i30 %shl_ln63_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 84 'select' 'select_ln65_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.86ns)   --->   "%icmp_ln65_15 = icmp_ult  i30 %shl_ln63_5, i30 %shl_ln63_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 85 'icmp' 'icmp_ln65_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_15)   --->   "%xor_ln65_15 = xor i1 %icmp_ln65_15, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 86 'xor' 'xor_ln65_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln65_15 = select i1 %xor_ln65_15, i30 %shl_ln63_5, i30 %shl_ln63_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 87 'select' 'select_ln65_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.86ns)   --->   "%icmp_ln65_16 = icmp_ult  i30 %select_ln65_14, i30 %select_ln65_15" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 88 'icmp' 'icmp_ln65_16' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node res_pack_7)   --->   "%xor_ln65_16 = xor i1 %icmp_ln65_16, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 89 'xor' 'xor_ln65_16' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node res_pack_7)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %select_ln65_14, i32 12, i32 27" [firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 90 'partselect' 'tmp_9' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node res_pack_7)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %select_ln65_15, i32 12, i32 27" [firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 91 'partselect' 'tmp_10' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.24ns) (out node of the LUT)   --->   "%res_pack_7 = select i1 %xor_ln65_16, i16 %tmp_9, i16 %tmp_10" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 92 'select' 'res_pack_7' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sY_1_load_1 = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 93 'load' 'sY_1_load_1' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 94 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 95 'select' 'select_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_1_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 96 'add' 'add_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end39.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.38>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln86, void %if.else.i, i32 0, void %if.then32.i" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 98 'phi' 'storemerge' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %storemerge, i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:82->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 99 'store' 'store_ln82' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [firmware/nnet_utils/nnet_pooling_stream.h:88->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 100 'br' 'br_ln88' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 104 'ret' 'ret_ln118' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %res_pack_7, i16 %res_pack" [firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 101 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.40ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %layer5_out, i32 %tmp_6" [firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 102 'write' 'write_ln72' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 24> <FIFO>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end.i" [firmware/nnet_utils/nnet_pooling_stream.h:73->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 103 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten                                                               (alloca           ) [ 0100]
specinterface_ln0                                                            (specinterface    ) [ 0000]
specinterface_ln0                                                            (specinterface    ) [ 0000]
store_ln109                                                                  (store            ) [ 0000]
br_ln109                                                                     (br               ) [ 0000]
indvar_flatten_load                                                          (load             ) [ 0000]
icmp_ln109                                                                   (icmp             ) [ 0111]
add_ln109                                                                    (add              ) [ 0000]
br_ln109                                                                     (br               ) [ 0000]
sX_1_load                                                                    (load             ) [ 0000]
icmp_ln55                                                                    (icmp             ) [ 0111]
pX_1_load                                                                    (load             ) [ 0000]
br_ln55                                                                      (br               ) [ 0000]
pY_1_load                                                                    (load             ) [ 0000]
icmp_ln55_5                                                                  (icmp             ) [ 0110]
icmp_ln55_6                                                                  (icmp             ) [ 0110]
add_ln76                                                                     (add              ) [ 0000]
icmp_ln76                                                                    (icmp             ) [ 0111]
br_ln76                                                                      (br               ) [ 0000]
store_ln89                                                                   (store            ) [ 0000]
select_ln91                                                                  (select           ) [ 0000]
add_ln91                                                                     (add              ) [ 0000]
store_ln91                                                                   (store            ) [ 0000]
br_ln0                                                                       (br               ) [ 0000]
store_ln78                                                                   (store            ) [ 0000]
store_ln79                                                                   (store            ) [ 0000]
pY_1_load_1                                                                  (load             ) [ 0000]
add_ln80                                                                     (add              ) [ 0000]
icmp_ln80                                                                    (icmp             ) [ 0111]
br_ln80                                                                      (br               ) [ 0000]
store_ln84                                                                   (store            ) [ 0000]
store_ln81                                                                   (store            ) [ 0000]
br_ln83                                                                      (br               ) [ 0110]
store_ln111                                                                  (store            ) [ 0000]
br_ln111                                                                     (br               ) [ 0000]
specloopname_ln0                                                             (specloopname     ) [ 0000]
speclooptripcount_ln0                                                        (speclooptripcount) [ 0000]
specpipeline_ln113                                                           (specpipeline     ) [ 0000]
specloopname_ln111                                                           (specloopname     ) [ 0000]
layer4_out_read                                                              (read             ) [ 0000]
trunc_ln115                                                                  (trunc            ) [ 0000]
trunc_ln115_4                                                                (partselect       ) [ 0000]
p_s                                                                          (memshiftread     ) [ 0000]
p_0                                                                          (memshiftread     ) [ 0000]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12 (load             ) [ 0000]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13 (load             ) [ 0000]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14 (load             ) [ 0000]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15 (load             ) [ 0000]
store_ln214                                                                  (store            ) [ 0000]
store_ln214                                                                  (store            ) [ 0000]
store_ln214                                                                  (store            ) [ 0000]
store_ln214                                                                  (store            ) [ 0000]
sY_1_load                                                                    (load             ) [ 0000]
icmp_ln55_4                                                                  (icmp             ) [ 0000]
and_ln55                                                                     (and              ) [ 0000]
and_ln55_2                                                                   (and              ) [ 0111]
br_ln55                                                                      (br               ) [ 0000]
shl_ln                                                                       (bitconcatenate   ) [ 0000]
shl_ln63_s                                                                   (bitconcatenate   ) [ 0000]
shl_ln63_1                                                                   (bitconcatenate   ) [ 0000]
shl_ln63_2                                                                   (bitconcatenate   ) [ 0000]
icmp_ln65                                                                    (icmp             ) [ 0000]
xor_ln65                                                                     (xor              ) [ 0000]
select_ln65                                                                  (select           ) [ 0000]
icmp_ln65_12                                                                 (icmp             ) [ 0000]
xor_ln65_12                                                                  (xor              ) [ 0000]
select_ln65_12                                                               (select           ) [ 0000]
icmp_ln65_13                                                                 (icmp             ) [ 0000]
xor_ln65_13                                                                  (xor              ) [ 0000]
tmp_s                                                                        (partselect       ) [ 0000]
tmp_8                                                                        (partselect       ) [ 0000]
res_pack                                                                     (select           ) [ 0101]
shl_ln63_3                                                                   (bitconcatenate   ) [ 0000]
shl_ln63_4                                                                   (bitconcatenate   ) [ 0000]
shl_ln63_5                                                                   (bitconcatenate   ) [ 0000]
shl_ln63_6                                                                   (bitconcatenate   ) [ 0000]
icmp_ln65_14                                                                 (icmp             ) [ 0000]
xor_ln65_14                                                                  (xor              ) [ 0000]
select_ln65_14                                                               (select           ) [ 0000]
icmp_ln65_15                                                                 (icmp             ) [ 0000]
xor_ln65_15                                                                  (xor              ) [ 0000]
select_ln65_15                                                               (select           ) [ 0000]
icmp_ln65_16                                                                 (icmp             ) [ 0000]
xor_ln65_16                                                                  (xor              ) [ 0000]
tmp_9                                                                        (partselect       ) [ 0000]
tmp_10                                                                       (partselect       ) [ 0000]
res_pack_7                                                                   (select           ) [ 0101]
sY_1_load_1                                                                  (load             ) [ 0000]
icmp_ln86                                                                    (icmp             ) [ 0000]
select_ln86                                                                  (select           ) [ 0000]
add_ln86                                                                     (add              ) [ 0000]
br_ln0                                                                       (br               ) [ 0000]
storemerge                                                                   (phi              ) [ 0110]
store_ln82                                                                   (store            ) [ 0000]
br_ln88                                                                      (br               ) [ 0000]
tmp_6                                                                        (bitconcatenate   ) [ 0000]
write_ln72                                                                   (write            ) [ 0000]
br_ln73                                                                      (br               ) [ 0000]
ret_ln118                                                                    (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer4_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sY_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pY_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pX_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sX_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[13 x i24]P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="layer4_out_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="48" slack="0"/>
<pin id="94" dir="0" index="1" bw="48" slack="0"/>
<pin id="95" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer4_out_read/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln72_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="storemerge_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="storemerge_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln109_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="7" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln109_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="7" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln109_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sX_1_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_1_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln55_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="pX_1_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_1_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="pY_1_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_1_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln55_5_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_5/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln55_6_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_6/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln76_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln76_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln89_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln91_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln91_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln91_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln78_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln79_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="pY_1_load_1_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_1_load_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln80_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln80_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln84_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln81_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln111_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln115_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="48" slack="0"/>
<pin id="251" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln115_4_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="0"/>
<pin id="255" dir="0" index="1" bw="48" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln115_4/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_s_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="24" slack="0"/>
<pin id="265" dir="0" index="1" bw="24" slack="0"/>
<pin id="266" dir="0" index="2" bw="24" slack="0"/>
<pin id="267" dir="0" index="3" bw="1" slack="0"/>
<pin id="268" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_0_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="24" slack="0"/>
<pin id="275" dir="0" index="1" bw="24" slack="0"/>
<pin id="276" dir="0" index="2" bw="24" slack="0"/>
<pin id="277" dir="0" index="3" bw="1" slack="0"/>
<pin id="278" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="24" slack="0"/>
<pin id="285" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="24" slack="0"/>
<pin id="289" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="0"/>
<pin id="293" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="24" slack="0"/>
<pin id="297" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln214_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="24" slack="0"/>
<pin id="301" dir="0" index="1" bw="24" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln214_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="24" slack="0"/>
<pin id="307" dir="0" index="1" bw="24" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln214_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="0"/>
<pin id="313" dir="0" index="1" bw="24" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln214_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="24" slack="0"/>
<pin id="319" dir="0" index="1" bw="24" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sY_1_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_1_load/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln55_4_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_4/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="and_ln55_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="1" slack="1"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="and_ln55_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55_2/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="shl_ln_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="30" slack="0"/>
<pin id="345" dir="0" index="1" bw="24" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="shl_ln63_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="30" slack="0"/>
<pin id="353" dir="0" index="1" bw="24" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln63_s/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="shl_ln63_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="30" slack="0"/>
<pin id="361" dir="0" index="1" bw="24" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln63_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shl_ln63_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="30" slack="0"/>
<pin id="369" dir="0" index="1" bw="24" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln63_2/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln65_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="30" slack="0"/>
<pin id="377" dir="0" index="1" bw="30" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="xor_ln65_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln65_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="30" slack="0"/>
<pin id="390" dir="0" index="2" bw="30" slack="0"/>
<pin id="391" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln65_12_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="30" slack="0"/>
<pin id="397" dir="0" index="1" bw="30" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_12/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln65_12_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_12/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln65_12_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="30" slack="0"/>
<pin id="410" dir="0" index="2" bw="30" slack="0"/>
<pin id="411" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_12/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln65_13_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="30" slack="0"/>
<pin id="417" dir="0" index="1" bw="30" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_13/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="xor_ln65_13_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_13/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_s_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="30" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_8_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="30" slack="0"/>
<pin id="440" dir="0" index="2" bw="5" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="res_pack_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="0" index="2" bw="16" slack="0"/>
<pin id="451" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_pack/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="shl_ln63_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="30" slack="0"/>
<pin id="457" dir="0" index="1" bw="24" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln63_3/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="shl_ln63_4_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="30" slack="0"/>
<pin id="465" dir="0" index="1" bw="24" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln63_4/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="shl_ln63_5_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="30" slack="0"/>
<pin id="473" dir="0" index="1" bw="24" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln63_5/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="shl_ln63_6_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="30" slack="0"/>
<pin id="481" dir="0" index="1" bw="24" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln63_6/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln65_14_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="30" slack="0"/>
<pin id="489" dir="0" index="1" bw="30" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_14/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="xor_ln65_14_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_14/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln65_14_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="30" slack="0"/>
<pin id="502" dir="0" index="2" bw="30" slack="0"/>
<pin id="503" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_14/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln65_15_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="30" slack="0"/>
<pin id="509" dir="0" index="1" bw="30" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_15/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="xor_ln65_15_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_15/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln65_15_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="30" slack="0"/>
<pin id="522" dir="0" index="2" bw="30" slack="0"/>
<pin id="523" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_15/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln65_16_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="30" slack="0"/>
<pin id="529" dir="0" index="1" bw="30" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_16/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln65_16_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65_16/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_9_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="0" index="1" bw="30" slack="0"/>
<pin id="542" dir="0" index="2" bw="5" slack="0"/>
<pin id="543" dir="0" index="3" bw="6" slack="0"/>
<pin id="544" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_10_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="0" index="1" bw="30" slack="0"/>
<pin id="552" dir="0" index="2" bw="5" slack="0"/>
<pin id="553" dir="0" index="3" bw="6" slack="0"/>
<pin id="554" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="res_pack_7_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="16" slack="0"/>
<pin id="562" dir="0" index="2" bw="16" slack="0"/>
<pin id="563" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_pack_7/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sY_1_load_1_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_1_load_1/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln86_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln86_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="0" index="2" bw="32" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln86_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln82_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_6_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="16" slack="1"/>
<pin id="601" dir="0" index="2" bw="16" slack="1"/>
<pin id="602" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="605" class="1005" name="indvar_flatten_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="0"/>
<pin id="607" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="612" class="1005" name="icmp_ln109_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="616" class="1005" name="icmp_ln55_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln55_5_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55_5 "/>
</bind>
</comp>

<comp id="625" class="1005" name="icmp_ln55_6_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55_6 "/>
</bind>
</comp>

<comp id="630" class="1005" name="icmp_ln76_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="634" class="1005" name="icmp_ln80_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="638" class="1005" name="and_ln55_2_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln55_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="res_pack_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="1"/>
<pin id="644" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_pack "/>
</bind>
</comp>

<comp id="647" class="1005" name="res_pack_7_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="1"/>
<pin id="649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_pack_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="86" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="146" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="146" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="166" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="140" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="136" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="184" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="220" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="130" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="92" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="92" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="249" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="70" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="279"><net_src comp="66" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="72" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="253" pin="4"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="16" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="18" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="263" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="12" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="273" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="14" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="249" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="253" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="18" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="4" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="24" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="327" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="74" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="283" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="76" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="263" pin="4"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="76" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="74" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="291" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="76" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="249" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="76" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="343" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="351" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="343" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="351" pin="3"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="359" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="367" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="70" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="359" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="367" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="387" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="407" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="70" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="78" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="387" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="80" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="82" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="443"><net_src comp="78" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="407" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="80" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="82" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="452"><net_src comp="421" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="427" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="437" pin="4"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="74" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="287" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="76" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="273" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="74" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="295" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="484"><net_src comp="74" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="253" pin="4"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="76" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="455" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="463" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="70" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="455" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="463" pin="3"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="471" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="479" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="70" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="471" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="479" pin="3"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="499" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="519" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="70" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="545"><net_src comp="78" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="499" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="80" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="82" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="555"><net_src comp="78" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="519" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="80" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="82" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="564"><net_src comp="533" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="539" pin="4"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="549" pin="4"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="4" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="567" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="24" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="34" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="24" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="567" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="577" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="585" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="596"><net_src comp="109" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="4" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="84" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="598" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="608"><net_src comp="88" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="615"><net_src comp="124" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="140" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="154" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="628"><net_src comp="160" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="633"><net_src comp="172" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="226" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="337" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="447" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="650"><net_src comp="559" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="598" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer5_out | {3 }
	Port: sY_1 | {2 }
	Port: pY_1 | {1 }
	Port: pX_1 | {1 }
	Port: sX_1 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 | {2 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {2 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {2 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1 | {2 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer | {2 }
 - Input state : 
	Port: pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5> : layer4_out | {2 }
	Port: pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5> : sY_1 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5> : pY_1 | {1 }
	Port: pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5> : pX_1 | {1 }
	Port: pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5> : sX_1 | {1 }
	Port: pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer_1 | {2 }
	Port: pooling2d_cl<array<ap_ufixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_2u_0_line_buffer | {2 }
  - Chain level:
	State 1
		store_ln109 : 1
		indvar_flatten_load : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		icmp_ln55 : 1
		br_ln55 : 2
		icmp_ln55_5 : 1
		icmp_ln55_6 : 1
		add_ln76 : 1
		icmp_ln76 : 2
		br_ln76 : 3
		store_ln89 : 2
		select_ln91 : 2
		add_ln91 : 3
		store_ln91 : 4
		add_ln80 : 1
		icmp_ln80 : 2
		br_ln80 : 3
		store_ln84 : 2
		store_ln111 : 3
	State 2
		p_s : 1
		p_0 : 1
		store_ln214 : 2
		store_ln214 : 2
		store_ln214 : 1
		store_ln214 : 1
		icmp_ln55_4 : 1
		and_ln55_2 : 2
		br_ln55 : 2
		shl_ln : 1
		shl_ln63_s : 2
		shl_ln63_1 : 1
		shl_ln63_2 : 1
		icmp_ln65 : 3
		xor_ln65 : 4
		select_ln65 : 4
		icmp_ln65_12 : 2
		xor_ln65_12 : 3
		select_ln65_12 : 3
		icmp_ln65_13 : 5
		xor_ln65_13 : 6
		tmp_s : 5
		tmp_8 : 4
		res_pack : 6
		shl_ln63_3 : 1
		shl_ln63_4 : 2
		shl_ln63_5 : 1
		shl_ln63_6 : 1
		icmp_ln65_14 : 3
		xor_ln65_14 : 4
		select_ln65_14 : 4
		icmp_ln65_15 : 2
		xor_ln65_15 : 3
		select_ln65_15 : 3
		icmp_ln65_16 : 5
		xor_ln65_16 : 6
		tmp_9 : 5
		tmp_10 : 4
		res_pack_7 : 6
		icmp_ln86 : 1
		select_ln86 : 2
		add_ln86 : 3
		storemerge : 4
		store_ln82 : 5
	State 3
		write_ln72 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln109_fu_124     |    0    |    14   |
|          |      icmp_ln55_fu_140      |    0    |    39   |
|          |     icmp_ln55_5_fu_154     |    0    |    39   |
|          |     icmp_ln55_6_fu_160     |    0    |    39   |
|          |      icmp_ln76_fu_172      |    0    |    39   |
|          |      icmp_ln80_fu_226      |    0    |    39   |
|   icmp   |     icmp_ln55_4_fu_327     |    0    |    39   |
|          |      icmp_ln65_fu_375      |    0    |    37   |
|          |     icmp_ln65_12_fu_395    |    0    |    37   |
|          |     icmp_ln65_13_fu_415    |    0    |    37   |
|          |     icmp_ln65_14_fu_487    |    0    |    37   |
|          |     icmp_ln65_15_fu_507    |    0    |    37   |
|          |     icmp_ln65_16_fu_527    |    0    |    37   |
|          |      icmp_ln86_fu_571      |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |     select_ln91_fu_184     |    0    |    32   |
|          |     select_ln65_fu_387     |    0    |    30   |
|          |    select_ln65_12_fu_407   |    0    |    30   |
|  select  |       res_pack_fu_447      |    0    |    16   |
|          |    select_ln65_14_fu_499   |    0    |    30   |
|          |    select_ln65_15_fu_519   |    0    |    30   |
|          |      res_pack_7_fu_559     |    0    |    16   |
|          |     select_ln86_fu_577     |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |      add_ln109_fu_130      |    0    |    14   |
|          |       add_ln76_fu_166      |    0    |    39   |
|    add   |       add_ln91_fu_192      |    0    |    39   |
|          |       add_ln80_fu_220      |    0    |    39   |
|          |       add_ln86_fu_585      |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |       xor_ln65_fu_381      |    0    |    2    |
|          |     xor_ln65_12_fu_401     |    0    |    2    |
|    xor   |     xor_ln65_13_fu_421     |    0    |    2    |
|          |     xor_ln65_14_fu_493     |    0    |    2    |
|          |     xor_ln65_15_fu_513     |    0    |    2    |
|          |     xor_ln65_16_fu_533     |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |       and_ln55_fu_333      |    0    |    2    |
|          |      and_ln55_2_fu_337     |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | layer4_out_read_read_fu_92 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln72_write_fu_98   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln115_fu_249     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    trunc_ln115_4_fu_253    |    0    |    0    |
|          |        tmp_s_fu_427        |    0    |    0    |
|partselect|        tmp_8_fu_437        |    0    |    0    |
|          |        tmp_9_fu_539        |    0    |    0    |
|          |        tmp_10_fu_549       |    0    |    0    |
|----------|----------------------------|---------|---------|
|memshiftread|         p_s_fu_263         |    0    |    0    |
|          |         p_0_fu_273         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        shl_ln_fu_343       |    0    |    0    |
|          |      shl_ln63_s_fu_351     |    0    |    0    |
|          |      shl_ln63_1_fu_359     |    0    |    0    |
|          |      shl_ln63_2_fu_367     |    0    |    0    |
|bitconcatenate|      shl_ln63_3_fu_455     |    0    |    0    |
|          |      shl_ln63_4_fu_463     |    0    |    0    |
|          |      shl_ln63_5_fu_471     |    0    |    0    |
|          |      shl_ln63_6_fu_479     |    0    |    0    |
|          |        tmp_6_fu_598        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   911   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  and_ln55_2_reg_638  |    1   |
|  icmp_ln109_reg_612  |    1   |
|  icmp_ln55_5_reg_620 |    1   |
|  icmp_ln55_6_reg_625 |    1   |
|   icmp_ln55_reg_616  |    1   |
|   icmp_ln76_reg_630  |    1   |
|   icmp_ln80_reg_634  |    1   |
|indvar_flatten_reg_605|    7   |
|  res_pack_7_reg_647  |   16   |
|   res_pack_reg_642   |   16   |
|  storemerge_reg_105  |   32   |
+----------------------+--------+
|         Total        |   78   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   911  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   78   |    -   |
+-----------+--------+--------+
|   Total   |   78   |   911  |
+-----------+--------+--------+
