

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Sun Nov 13 20:46:11 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.30 ns|  6.296 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |   min  | max |   Type  |
    +---------+---------+----------+----------+--------+-----+---------+
    |   104621|        ?|  0.659 ms|         ?|  104622|    ?|       no|
    +---------+---------+----------+----------+--------+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 142
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 140 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 143 [1/1] (1.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size"   --->   Operation 143 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln171_10_loc = alloca i64 1"   --->   Operation 144 'alloca' 'trunc_ln171_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln171_loc = alloca i64 1"   --->   Operation 145 'alloca' 'trunc_ln171_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln171_9_loc = alloca i64 1"   --->   Operation 146 'alloca' 'trunc_ln171_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln171_8_loc = alloca i64 1"   --->   Operation 147 'alloca' 'trunc_ln171_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln171_7_loc = alloca i64 1"   --->   Operation 148 'alloca' 'trunc_ln171_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln171_6_loc = alloca i64 1"   --->   Operation 149 'alloca' 'trunc_ln171_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln171_5_loc = alloca i64 1"   --->   Operation 150 'alloca' 'trunc_ln171_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln171_4_loc = alloca i64 1"   --->   Operation 151 'alloca' 'trunc_ln171_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln171_3_loc = alloca i64 1"   --->   Operation 152 'alloca' 'trunc_ln171_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln171_2_loc = alloca i64 1"   --->   Operation 153 'alloca' 'trunc_ln171_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln171_1_loc = alloca i64 1"   --->   Operation 154 'alloca' 'trunc_ln171_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln_loc = alloca i64 1"   --->   Operation 155 'alloca' 'trunc_ln_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%val_size5_4_loc = alloca i64 1"   --->   Operation 156 'alloca' 'val_size5_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%val_size4_3_loc = alloca i64 1"   --->   Operation 157 'alloca' 'val_size4_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%val_size3_3_loc = alloca i64 1"   --->   Operation 158 'alloca' 'val_size3_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%val_size2_3_loc = alloca i64 1"   --->   Operation 159 'alloca' 'val_size2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%val_size1_3_loc = alloca i64 1"   --->   Operation 160 'alloca' 'val_size1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%val_size0_3_loc = alloca i64 1"   --->   Operation 161 'alloca' 'val_size0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%size5_16_loc = alloca i64 1"   --->   Operation 162 'alloca' 'size5_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%size4_15_loc = alloca i64 1"   --->   Operation 163 'alloca' 'size4_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%size3_15_loc = alloca i64 1"   --->   Operation 164 'alloca' 'size3_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%size2_15_loc = alloca i64 1"   --->   Operation 165 'alloca' 'size2_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%size1_15_loc = alloca i64 1"   --->   Operation 166 'alloca' 'size1_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%size0_15_loc = alloca i64 1"   --->   Operation 167 'alloca' 'size0_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%dst_buf0 = alloca i64 1" [top.cpp:149]   --->   Operation 168 'alloca' 'dst_buf0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%dst_buf0_8 = alloca i64 1" [top.cpp:149]   --->   Operation 169 'alloca' 'dst_buf0_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%dst_buf0_9 = alloca i64 1" [top.cpp:149]   --->   Operation 170 'alloca' 'dst_buf0_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%dst_buf0_10 = alloca i64 1" [top.cpp:149]   --->   Operation 171 'alloca' 'dst_buf0_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%dst_buf0_11 = alloca i64 1" [top.cpp:149]   --->   Operation 172 'alloca' 'dst_buf0_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%dst_buf0_12 = alloca i64 1" [top.cpp:149]   --->   Operation 173 'alloca' 'dst_buf0_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%dst_buf0_13 = alloca i64 1" [top.cpp:149]   --->   Operation 174 'alloca' 'dst_buf0_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%dst_buf0_14 = alloca i64 1" [top.cpp:149]   --->   Operation 175 'alloca' 'dst_buf0_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%dst_buf1 = alloca i64 1" [top.cpp:149]   --->   Operation 176 'alloca' 'dst_buf1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%dst_buf1_8 = alloca i64 1" [top.cpp:149]   --->   Operation 177 'alloca' 'dst_buf1_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%dst_buf1_9 = alloca i64 1" [top.cpp:149]   --->   Operation 178 'alloca' 'dst_buf1_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%dst_buf1_10 = alloca i64 1" [top.cpp:149]   --->   Operation 179 'alloca' 'dst_buf1_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%dst_buf1_11 = alloca i64 1" [top.cpp:149]   --->   Operation 180 'alloca' 'dst_buf1_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%dst_buf1_12 = alloca i64 1" [top.cpp:149]   --->   Operation 181 'alloca' 'dst_buf1_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%dst_buf1_13 = alloca i64 1" [top.cpp:149]   --->   Operation 182 'alloca' 'dst_buf1_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%dst_buf1_14 = alloca i64 1" [top.cpp:149]   --->   Operation 183 'alloca' 'dst_buf1_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%dst_buf2 = alloca i64 1" [top.cpp:149]   --->   Operation 184 'alloca' 'dst_buf2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%dst_buf2_8 = alloca i64 1" [top.cpp:149]   --->   Operation 185 'alloca' 'dst_buf2_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%dst_buf2_9 = alloca i64 1" [top.cpp:149]   --->   Operation 186 'alloca' 'dst_buf2_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%dst_buf2_10 = alloca i64 1" [top.cpp:149]   --->   Operation 187 'alloca' 'dst_buf2_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%dst_buf2_11 = alloca i64 1" [top.cpp:149]   --->   Operation 188 'alloca' 'dst_buf2_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%dst_buf2_12 = alloca i64 1" [top.cpp:149]   --->   Operation 189 'alloca' 'dst_buf2_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%dst_buf2_13 = alloca i64 1" [top.cpp:149]   --->   Operation 190 'alloca' 'dst_buf2_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%dst_buf2_14 = alloca i64 1" [top.cpp:149]   --->   Operation 191 'alloca' 'dst_buf2_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%dst_buf3 = alloca i64 1" [top.cpp:149]   --->   Operation 192 'alloca' 'dst_buf3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%dst_buf3_8 = alloca i64 1" [top.cpp:149]   --->   Operation 193 'alloca' 'dst_buf3_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%dst_buf3_9 = alloca i64 1" [top.cpp:149]   --->   Operation 194 'alloca' 'dst_buf3_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%dst_buf3_10 = alloca i64 1" [top.cpp:149]   --->   Operation 195 'alloca' 'dst_buf3_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%dst_buf3_11 = alloca i64 1" [top.cpp:149]   --->   Operation 196 'alloca' 'dst_buf3_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%dst_buf3_12 = alloca i64 1" [top.cpp:149]   --->   Operation 197 'alloca' 'dst_buf3_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%dst_buf3_13 = alloca i64 1" [top.cpp:149]   --->   Operation 198 'alloca' 'dst_buf3_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%dst_buf3_14 = alloca i64 1" [top.cpp:149]   --->   Operation 199 'alloca' 'dst_buf3_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%dst_buf4 = alloca i64 1" [top.cpp:149]   --->   Operation 200 'alloca' 'dst_buf4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%dst_buf4_8 = alloca i64 1" [top.cpp:149]   --->   Operation 201 'alloca' 'dst_buf4_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%dst_buf4_9 = alloca i64 1" [top.cpp:149]   --->   Operation 202 'alloca' 'dst_buf4_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%dst_buf4_10 = alloca i64 1" [top.cpp:149]   --->   Operation 203 'alloca' 'dst_buf4_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%dst_buf4_11 = alloca i64 1" [top.cpp:149]   --->   Operation 204 'alloca' 'dst_buf4_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%dst_buf4_12 = alloca i64 1" [top.cpp:149]   --->   Operation 205 'alloca' 'dst_buf4_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%dst_buf4_13 = alloca i64 1" [top.cpp:149]   --->   Operation 206 'alloca' 'dst_buf4_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%dst_buf4_14 = alloca i64 1" [top.cpp:149]   --->   Operation 207 'alloca' 'dst_buf4_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%dst_buf5 = alloca i64 1" [top.cpp:149]   --->   Operation 208 'alloca' 'dst_buf5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%dst_buf5_8 = alloca i64 1" [top.cpp:149]   --->   Operation 209 'alloca' 'dst_buf5_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%dst_buf5_9 = alloca i64 1" [top.cpp:149]   --->   Operation 210 'alloca' 'dst_buf5_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%dst_buf5_10 = alloca i64 1" [top.cpp:149]   --->   Operation 211 'alloca' 'dst_buf5_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%dst_buf5_11 = alloca i64 1" [top.cpp:149]   --->   Operation 212 'alloca' 'dst_buf5_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%dst_buf5_12 = alloca i64 1" [top.cpp:149]   --->   Operation 213 'alloca' 'dst_buf5_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%dst_buf5_13 = alloca i64 1" [top.cpp:149]   --->   Operation 214 'alloca' 'dst_buf5_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%dst_buf5_14 = alloca i64 1" [top.cpp:149]   --->   Operation 215 'alloca' 'dst_buf5_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%val_buf0 = alloca i64 1" [top.cpp:150]   --->   Operation 216 'alloca' 'val_buf0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%val_buf0_8 = alloca i64 1" [top.cpp:150]   --->   Operation 217 'alloca' 'val_buf0_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%val_buf0_9 = alloca i64 1" [top.cpp:150]   --->   Operation 218 'alloca' 'val_buf0_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%val_buf0_10 = alloca i64 1" [top.cpp:150]   --->   Operation 219 'alloca' 'val_buf0_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%val_buf0_11 = alloca i64 1" [top.cpp:150]   --->   Operation 220 'alloca' 'val_buf0_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%val_buf0_12 = alloca i64 1" [top.cpp:150]   --->   Operation 221 'alloca' 'val_buf0_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%val_buf0_13 = alloca i64 1" [top.cpp:150]   --->   Operation 222 'alloca' 'val_buf0_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%val_buf0_14 = alloca i64 1" [top.cpp:150]   --->   Operation 223 'alloca' 'val_buf0_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%val_buf1 = alloca i64 1" [top.cpp:150]   --->   Operation 224 'alloca' 'val_buf1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%val_buf1_8 = alloca i64 1" [top.cpp:150]   --->   Operation 225 'alloca' 'val_buf1_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%val_buf1_9 = alloca i64 1" [top.cpp:150]   --->   Operation 226 'alloca' 'val_buf1_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%val_buf1_10 = alloca i64 1" [top.cpp:150]   --->   Operation 227 'alloca' 'val_buf1_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%val_buf1_11 = alloca i64 1" [top.cpp:150]   --->   Operation 228 'alloca' 'val_buf1_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%val_buf1_12 = alloca i64 1" [top.cpp:150]   --->   Operation 229 'alloca' 'val_buf1_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%val_buf1_13 = alloca i64 1" [top.cpp:150]   --->   Operation 230 'alloca' 'val_buf1_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%val_buf1_14 = alloca i64 1" [top.cpp:150]   --->   Operation 231 'alloca' 'val_buf1_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%val_buf2 = alloca i64 1" [top.cpp:150]   --->   Operation 232 'alloca' 'val_buf2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%val_buf2_8 = alloca i64 1" [top.cpp:150]   --->   Operation 233 'alloca' 'val_buf2_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%val_buf2_9 = alloca i64 1" [top.cpp:150]   --->   Operation 234 'alloca' 'val_buf2_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%val_buf2_10 = alloca i64 1" [top.cpp:150]   --->   Operation 235 'alloca' 'val_buf2_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%val_buf2_11 = alloca i64 1" [top.cpp:150]   --->   Operation 236 'alloca' 'val_buf2_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%val_buf2_12 = alloca i64 1" [top.cpp:150]   --->   Operation 237 'alloca' 'val_buf2_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%val_buf2_13 = alloca i64 1" [top.cpp:150]   --->   Operation 238 'alloca' 'val_buf2_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%val_buf2_14 = alloca i64 1" [top.cpp:150]   --->   Operation 239 'alloca' 'val_buf2_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%val_buf3 = alloca i64 1" [top.cpp:150]   --->   Operation 240 'alloca' 'val_buf3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%val_buf3_8 = alloca i64 1" [top.cpp:150]   --->   Operation 241 'alloca' 'val_buf3_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%val_buf3_9 = alloca i64 1" [top.cpp:150]   --->   Operation 242 'alloca' 'val_buf3_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%val_buf3_10 = alloca i64 1" [top.cpp:150]   --->   Operation 243 'alloca' 'val_buf3_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%val_buf3_11 = alloca i64 1" [top.cpp:150]   --->   Operation 244 'alloca' 'val_buf3_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%val_buf3_12 = alloca i64 1" [top.cpp:150]   --->   Operation 245 'alloca' 'val_buf3_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%val_buf3_13 = alloca i64 1" [top.cpp:150]   --->   Operation 246 'alloca' 'val_buf3_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%val_buf3_14 = alloca i64 1" [top.cpp:150]   --->   Operation 247 'alloca' 'val_buf3_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%val_buf4 = alloca i64 1" [top.cpp:150]   --->   Operation 248 'alloca' 'val_buf4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%val_buf4_8 = alloca i64 1" [top.cpp:150]   --->   Operation 249 'alloca' 'val_buf4_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%val_buf4_9 = alloca i64 1" [top.cpp:150]   --->   Operation 250 'alloca' 'val_buf4_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%val_buf4_10 = alloca i64 1" [top.cpp:150]   --->   Operation 251 'alloca' 'val_buf4_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%val_buf4_11 = alloca i64 1" [top.cpp:150]   --->   Operation 252 'alloca' 'val_buf4_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%val_buf4_12 = alloca i64 1" [top.cpp:150]   --->   Operation 253 'alloca' 'val_buf4_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%val_buf4_13 = alloca i64 1" [top.cpp:150]   --->   Operation 254 'alloca' 'val_buf4_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%val_buf4_14 = alloca i64 1" [top.cpp:150]   --->   Operation 255 'alloca' 'val_buf4_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%val_buf5 = alloca i64 1" [top.cpp:150]   --->   Operation 256 'alloca' 'val_buf5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%val_buf5_8 = alloca i64 1" [top.cpp:150]   --->   Operation 257 'alloca' 'val_buf5_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%val_buf5_9 = alloca i64 1" [top.cpp:150]   --->   Operation 258 'alloca' 'val_buf5_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%val_buf5_10 = alloca i64 1" [top.cpp:150]   --->   Operation 259 'alloca' 'val_buf5_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%val_buf5_11 = alloca i64 1" [top.cpp:150]   --->   Operation 260 'alloca' 'val_buf5_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%val_buf5_12 = alloca i64 1" [top.cpp:150]   --->   Operation 261 'alloca' 'val_buf5_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%val_buf5_13 = alloca i64 1" [top.cpp:150]   --->   Operation 262 'alloca' 'val_buf5_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%val_buf5_14 = alloca i64 1" [top.cpp:150]   --->   Operation 263 'alloca' 'val_buf5_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i32 %size_read" [top.cpp:171]   --->   Operation 264 'sext' 'sext_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %size_read, i32 31" [top.cpp:171]   --->   Operation 265 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (2.55ns)   --->   "%add_ln171 = add i33 %sext_ln171, i33 10" [top.cpp:171]   --->   Operation 266 'add' 'add_ln171' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.16>
ST_2 : Operation 267 [37/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 267 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 268 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.16>
ST_3 : Operation 269 [36/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 269 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.16>
ST_4 : Operation 270 [35/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 270 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.16>
ST_5 : Operation 271 [34/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 271 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.16>
ST_6 : Operation 272 [33/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 272 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.16>
ST_7 : Operation 273 [32/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 273 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.16>
ST_8 : Operation 274 [31/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 274 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.16>
ST_9 : Operation 275 [30/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 275 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.16>
ST_10 : Operation 276 [29/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 276 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.16>
ST_11 : Operation 277 [28/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 277 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.16>
ST_12 : Operation 278 [27/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 278 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.16>
ST_13 : Operation 279 [26/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 279 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.16>
ST_14 : Operation 280 [25/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 280 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.16>
ST_15 : Operation 281 [24/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 281 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.16>
ST_16 : Operation 282 [23/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 282 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.16>
ST_17 : Operation 283 [22/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 283 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.16>
ST_18 : Operation 284 [21/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 284 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.16>
ST_19 : Operation 285 [20/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 285 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.16>
ST_20 : Operation 286 [19/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 286 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.16>
ST_21 : Operation 287 [18/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 287 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.16>
ST_22 : Operation 288 [17/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 288 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.16>
ST_23 : Operation 289 [16/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 289 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.16>
ST_24 : Operation 290 [15/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 290 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.16>
ST_25 : Operation 291 [14/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 291 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.16>
ST_26 : Operation 292 [13/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 292 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.16>
ST_27 : Operation 293 [12/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 293 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.16>
ST_28 : Operation 294 [11/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 294 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.16>
ST_29 : Operation 295 [10/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 295 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.16>
ST_30 : Operation 296 [9/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 296 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.16>
ST_31 : Operation 297 [8/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 297 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.16>
ST_32 : Operation 298 [7/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 298 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.16>
ST_33 : Operation 299 [6/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 299 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.16>
ST_34 : Operation 300 [5/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 300 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.16>
ST_35 : Operation 301 [4/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 301 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.16>
ST_36 : Operation 302 [3/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 302 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.16>
ST_37 : Operation 303 [2/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 303 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.16>
ST_38 : Operation 304 [1/37] (4.16ns)   --->   "%srem_ln171 = srem i33 %add_ln171, i33 11" [top.cpp:171]   --->   Operation 304 'srem' 'srem_ln171' <Predicate = (!tmp_7)> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.39>
ST_39 : Operation 305 [1/1] (2.59ns)   --->   "%sub_ln171 = sub i33 %add_ln171, i33 %srem_ln171" [top.cpp:171]   --->   Operation 305 'sub' 'sub_ln171' <Predicate = (!tmp_7)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 306 [1/1] (0.80ns)   --->   "%select_ln171 = select i1 %tmp_7, i33 0, i33 %sub_ln171" [top.cpp:171]   --->   Operation 306 'select' 'select_ln171' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.68>
ST_40 : Operation 307 [2/2] (5.68ns)   --->   "%call_ln171 = call void @dut_Pipeline_OBJ_LOOP, i33 %select_ln171, i8 %val_buf5_14, i8 %val_buf5_13, i8 %val_buf5_12, i8 %val_buf5_11, i8 %val_buf5_10, i8 %val_buf5_9, i8 %val_buf5_8, i8 %val_buf5, i8 %dst_buf5_14, i8 %dst_buf5_13, i8 %dst_buf5_12, i8 %dst_buf5_11, i8 %dst_buf5_10, i8 %dst_buf5_9, i8 %dst_buf5_8, i8 %dst_buf5, i8 %val_buf4_14, i8 %val_buf4_13, i8 %val_buf4_12, i8 %val_buf4_11, i8 %val_buf4_10, i8 %val_buf4_9, i8 %val_buf4_8, i8 %val_buf4, i8 %dst_buf4_14, i8 %dst_buf4_13, i8 %dst_buf4_12, i8 %dst_buf4_11, i8 %dst_buf4_10, i8 %dst_buf4_9, i8 %dst_buf4_8, i8 %dst_buf4, i8 %val_buf3_14, i8 %val_buf3_13, i8 %val_buf3_12, i8 %val_buf3_11, i8 %val_buf3_10, i8 %val_buf3_9, i8 %val_buf3_8, i8 %val_buf3, i8 %dst_buf3_14, i8 %dst_buf3_13, i8 %dst_buf3_12, i8 %dst_buf3_11, i8 %dst_buf3_10, i8 %dst_buf3_9, i8 %dst_buf3_8, i8 %dst_buf3, i8 %val_buf2_14, i8 %val_buf2_13, i8 %val_buf2_12, i8 %val_buf2_11, i8 %val_buf2_10, i8 %val_buf2_9, i8 %val_buf2_8, i8 %val_buf2, i8 %dst_buf2_14, i8 %dst_buf2_13, i8 %dst_buf2_12, i8 %dst_buf2_11, i8 %dst_buf2_10, i8 %dst_buf2_9, i8 %dst_buf2_8, i8 %dst_buf2, i8 %val_buf1_14, i8 %val_buf1_13, i8 %val_buf1_12, i8 %val_buf1_11, i8 %val_buf1_10, i8 %val_buf1_9, i8 %val_buf1_8, i8 %val_buf1, i8 %dst_buf1_14, i8 %dst_buf1_13, i8 %dst_buf1_12, i8 %dst_buf1_11, i8 %dst_buf1_10, i8 %dst_buf1_9, i8 %dst_buf1_8, i8 %dst_buf1, i8 %val_buf0_14, i8 %val_buf0_13, i8 %val_buf0_12, i8 %val_buf0_11, i8 %val_buf0_10, i8 %val_buf0_9, i8 %val_buf0_8, i8 %val_buf0, i8 %dst_buf0_14, i8 %dst_buf0_13, i8 %dst_buf0_12, i8 %dst_buf0_11, i8 %dst_buf0_10, i8 %dst_buf0_9, i8 %dst_buf0_8, i8 %dst_buf0, i8 %src, i16 %size0_15_loc, i16 %size1_15_loc, i16 %size2_15_loc, i16 %size3_15_loc, i16 %size4_15_loc, i16 %size5_16_loc, i16 %val_size0_3_loc, i16 %val_size1_3_loc, i16 %val_size2_3_loc, i16 %val_size3_3_loc, i16 %val_size4_3_loc, i16 %val_size5_4_loc, i15 %trunc_ln_loc, i15 %trunc_ln171_1_loc, i15 %trunc_ln171_2_loc, i13 %trunc_ln171_3_loc, i15 %trunc_ln171_4_loc, i13 %trunc_ln171_5_loc, i15 %trunc_ln171_6_loc, i13 %trunc_ln171_7_loc, i15 %trunc_ln171_8_loc, i13 %trunc_ln171_9_loc, i13 %trunc_ln171_loc, i13 %trunc_ln171_10_loc" [top.cpp:171]   --->   Operation 307 'call' 'call_ln171' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 2.77>
ST_41 : Operation 308 [1/2] (2.77ns)   --->   "%call_ln171 = call void @dut_Pipeline_OBJ_LOOP, i33 %select_ln171, i8 %val_buf5_14, i8 %val_buf5_13, i8 %val_buf5_12, i8 %val_buf5_11, i8 %val_buf5_10, i8 %val_buf5_9, i8 %val_buf5_8, i8 %val_buf5, i8 %dst_buf5_14, i8 %dst_buf5_13, i8 %dst_buf5_12, i8 %dst_buf5_11, i8 %dst_buf5_10, i8 %dst_buf5_9, i8 %dst_buf5_8, i8 %dst_buf5, i8 %val_buf4_14, i8 %val_buf4_13, i8 %val_buf4_12, i8 %val_buf4_11, i8 %val_buf4_10, i8 %val_buf4_9, i8 %val_buf4_8, i8 %val_buf4, i8 %dst_buf4_14, i8 %dst_buf4_13, i8 %dst_buf4_12, i8 %dst_buf4_11, i8 %dst_buf4_10, i8 %dst_buf4_9, i8 %dst_buf4_8, i8 %dst_buf4, i8 %val_buf3_14, i8 %val_buf3_13, i8 %val_buf3_12, i8 %val_buf3_11, i8 %val_buf3_10, i8 %val_buf3_9, i8 %val_buf3_8, i8 %val_buf3, i8 %dst_buf3_14, i8 %dst_buf3_13, i8 %dst_buf3_12, i8 %dst_buf3_11, i8 %dst_buf3_10, i8 %dst_buf3_9, i8 %dst_buf3_8, i8 %dst_buf3, i8 %val_buf2_14, i8 %val_buf2_13, i8 %val_buf2_12, i8 %val_buf2_11, i8 %val_buf2_10, i8 %val_buf2_9, i8 %val_buf2_8, i8 %val_buf2, i8 %dst_buf2_14, i8 %dst_buf2_13, i8 %dst_buf2_12, i8 %dst_buf2_11, i8 %dst_buf2_10, i8 %dst_buf2_9, i8 %dst_buf2_8, i8 %dst_buf2, i8 %val_buf1_14, i8 %val_buf1_13, i8 %val_buf1_12, i8 %val_buf1_11, i8 %val_buf1_10, i8 %val_buf1_9, i8 %val_buf1_8, i8 %val_buf1, i8 %dst_buf1_14, i8 %dst_buf1_13, i8 %dst_buf1_12, i8 %dst_buf1_11, i8 %dst_buf1_10, i8 %dst_buf1_9, i8 %dst_buf1_8, i8 %dst_buf1, i8 %val_buf0_14, i8 %val_buf0_13, i8 %val_buf0_12, i8 %val_buf0_11, i8 %val_buf0_10, i8 %val_buf0_9, i8 %val_buf0_8, i8 %val_buf0, i8 %dst_buf0_14, i8 %dst_buf0_13, i8 %dst_buf0_12, i8 %dst_buf0_11, i8 %dst_buf0_10, i8 %dst_buf0_9, i8 %dst_buf0_8, i8 %dst_buf0, i8 %src, i16 %size0_15_loc, i16 %size1_15_loc, i16 %size2_15_loc, i16 %size3_15_loc, i16 %size4_15_loc, i16 %size5_16_loc, i16 %val_size0_3_loc, i16 %val_size1_3_loc, i16 %val_size2_3_loc, i16 %val_size3_3_loc, i16 %val_size4_3_loc, i16 %val_size5_4_loc, i15 %trunc_ln_loc, i15 %trunc_ln171_1_loc, i15 %trunc_ln171_2_loc, i13 %trunc_ln171_3_loc, i15 %trunc_ln171_4_loc, i13 %trunc_ln171_5_loc, i15 %trunc_ln171_6_loc, i13 %trunc_ln171_7_loc, i15 %trunc_ln171_8_loc, i13 %trunc_ln171_9_loc, i13 %trunc_ln171_loc, i13 %trunc_ln171_10_loc" [top.cpp:171]   --->   Operation 308 'call' 'call_ln171' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 5.68>
ST_42 : Operation 309 [1/1] (0.00ns)   --->   "%spectopmodule_ln145 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [top.cpp:145]   --->   Operation 309 'spectopmodule' 'spectopmodule_ln145' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln145 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [top.cpp:145]   --->   Operation 310 'specinterface' 'specinterface_ln145' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %src, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 312 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %src"   --->   Operation 312 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 313 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 313 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %dst"   --->   Operation 317 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 318 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 318 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 319 [1/1] (0.00ns)   --->   "%size0_15_loc_load = load i16 %size0_15_loc"   --->   Operation 319 'load' 'size0_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 320 [1/1] (0.00ns)   --->   "%size1_15_loc_load = load i16 %size1_15_loc"   --->   Operation 320 'load' 'size1_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 321 [1/1] (0.00ns)   --->   "%size2_15_loc_load = load i16 %size2_15_loc"   --->   Operation 321 'load' 'size2_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 322 [1/1] (0.00ns)   --->   "%size3_15_loc_load = load i16 %size3_15_loc"   --->   Operation 322 'load' 'size3_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 323 [1/1] (0.00ns)   --->   "%size4_15_loc_load = load i16 %size4_15_loc"   --->   Operation 323 'load' 'size4_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 324 [1/1] (0.00ns)   --->   "%size5_16_loc_load = load i16 %size5_16_loc"   --->   Operation 324 'load' 'size5_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 325 [1/1] (0.00ns)   --->   "%val_size0_3_loc_load = load i16 %val_size0_3_loc"   --->   Operation 325 'load' 'val_size0_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 326 [1/1] (0.00ns)   --->   "%val_size1_3_loc_load = load i16 %val_size1_3_loc"   --->   Operation 326 'load' 'val_size1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 327 [1/1] (0.00ns)   --->   "%val_size2_3_loc_load = load i16 %val_size2_3_loc"   --->   Operation 327 'load' 'val_size2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 328 [1/1] (0.00ns)   --->   "%val_size3_3_loc_load = load i16 %val_size3_3_loc"   --->   Operation 328 'load' 'val_size3_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 329 [1/1] (0.00ns)   --->   "%val_size4_3_loc_load = load i16 %val_size4_3_loc"   --->   Operation 329 'load' 'val_size4_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 330 [1/1] (0.00ns)   --->   "%val_size5_4_loc_load = load i16 %val_size5_4_loc"   --->   Operation 330 'load' 'val_size5_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln_loc_load = load i15 %trunc_ln_loc"   --->   Operation 331 'load' 'trunc_ln_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln171_1_loc_load = load i15 %trunc_ln171_1_loc"   --->   Operation 332 'load' 'trunc_ln171_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln171_2_loc_load = load i15 %trunc_ln171_2_loc"   --->   Operation 333 'load' 'trunc_ln171_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln171_3_loc_load = load i13 %trunc_ln171_3_loc"   --->   Operation 334 'load' 'trunc_ln171_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln171_4_loc_load = load i15 %trunc_ln171_4_loc"   --->   Operation 335 'load' 'trunc_ln171_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln171_5_loc_load = load i13 %trunc_ln171_5_loc"   --->   Operation 336 'load' 'trunc_ln171_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln171_6_loc_load = load i15 %trunc_ln171_6_loc"   --->   Operation 337 'load' 'trunc_ln171_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln171_7_loc_load = load i13 %trunc_ln171_7_loc"   --->   Operation 338 'load' 'trunc_ln171_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln171_8_loc_load = load i15 %trunc_ln171_8_loc"   --->   Operation 339 'load' 'trunc_ln171_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln171_9_loc_load = load i13 %trunc_ln171_9_loc"   --->   Operation 340 'load' 'trunc_ln171_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln171_loc_load = load i13 %trunc_ln171_loc"   --->   Operation 341 'load' 'trunc_ln171_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln171_10_loc_load = load i13 %trunc_ln171_10_loc"   --->   Operation 342 'load' 'trunc_ln171_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 343 [1/1] (2.42ns)   --->   "%icmp_ln64 = icmp_eq  i16 %val_size0_3_loc_load, i16 0" [top.cpp:64]   --->   Operation 343 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 344 [1/1] (1.58ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %if.then.i421, void %_Z10postVectorPcRss.exit" [top.cpp:64]   --->   Operation 344 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>
ST_42 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i16 %val_size0_3_loc_load" [top.cpp:65]   --->   Operation 345 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 346 [1/1] (1.67ns)   --->   "%size0 = add i13 %trunc_ln171_10_loc_load, i13 1" [top.cpp:65]   --->   Operation 346 'add' 'size0' <Predicate = (!icmp_ln64)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 347 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size0_15_loc_load, i32 3, i32 12" [top.cpp:65]   --->   Operation 347 'partselect' 'lshr_ln' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i10 %lshr_ln" [top.cpp:65]   --->   Operation 348 'zext' 'zext_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 349 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln65" [top.cpp:65]   --->   Operation 349 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln65" [top.cpp:65]   --->   Operation 350 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln65" [top.cpp:65]   --->   Operation 351 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 352 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln65" [top.cpp:65]   --->   Operation 352 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 353 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln65" [top.cpp:65]   --->   Operation 353 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 354 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln65" [top.cpp:65]   --->   Operation 354 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 355 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln65" [top.cpp:65]   --->   Operation 355 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 356 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln65" [top.cpp:65]   --->   Operation 356 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = trunc i16 %size0_15_loc_load" [top.cpp:65]   --->   Operation 357 'trunc' 'trunc_ln65_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %val_size0_3_loc_load, i32 8, i32 15" [top.cpp:66]   --->   Operation 358 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 359 [1/1] (1.67ns)   --->   "%size0_4 = add i13 %trunc_ln171_10_loc_load, i13 2" [top.cpp:66]   --->   Operation 359 'add' 'size0_4' <Predicate = (!icmp_ln64)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 360 [1/1] (0.00ns)   --->   "%lshr_ln66_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size0, i32 3, i32 12" [top.cpp:66]   --->   Operation 360 'partselect' 'lshr_ln66_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i10 %lshr_ln66_1" [top.cpp:66]   --->   Operation 361 'zext' 'zext_ln66' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_size0_3_loc_load, i32 15" [top.cpp:67]   --->   Operation 362 'bitselect' 'tmp_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 363 [1/1] (0.99ns)   --->   "%select_ln67 = select i1 %tmp_8, i8 255, i8 0" [top.cpp:67]   --->   Operation 363 'select' 'select_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 364 [1/1] (1.67ns)   --->   "%size0_5 = add i13 %trunc_ln171_10_loc_load, i13 3" [top.cpp:67]   --->   Operation 364 'add' 'size0_5' <Predicate = (!icmp_ln64)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 365 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size0_4, i32 3, i32 12" [top.cpp:67]   --->   Operation 365 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i10 %lshr_ln1" [top.cpp:67]   --->   Operation 366 'zext' 'zext_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 367 [1/1] (2.07ns)   --->   "%size0_6 = add i16 %size0_15_loc_load, i16 4" [top.cpp:68]   --->   Operation 367 'add' 'size0_6' <Predicate = (!icmp_ln64)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 368 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size0_5, i32 3, i32 12" [top.cpp:68]   --->   Operation 368 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i10 %lshr_ln2" [top.cpp:68]   --->   Operation 369 'zext' 'zext_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_42 : Operation 370 [1/1] (0.95ns)   --->   "%switch_ln65 = switch i3 %trunc_ln65_1, void %arrayidx18.i881.case.2, i3 0, void %arrayidx18.i881.case.3, i3 1, void %arrayidx18.i881.case.4, i3 2, void %arrayidx18.i881.case.5, i3 3, void %arrayidx18.i881.case.6, i3 4, void %arrayidx18.i881.case.7, i3 5, void %arrayidx18.i881.case.0, i3 6, void %arrayidx18.i881.case.1" [top.cpp:65]   --->   Operation 370 'switch' 'switch_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.95>
ST_42 : Operation 371 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65, i10 %buf_6_addr" [top.cpp:65]   --->   Operation 371 'store' 'store_ln65' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 372 [1/1] (0.00ns)   --->   "%buf_7_addr_3 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 372 'getelementptr' 'buf_7_addr_3' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 6)> <Delay = 0.00>
ST_42 : Operation 373 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln4, i10 %buf_7_addr_3" [top.cpp:66]   --->   Operation 373 'store' 'store_ln66' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 374 [1/1] (0.00ns)   --->   "%buf_addr_3 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln67" [top.cpp:67]   --->   Operation 374 'getelementptr' 'buf_addr_3' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 6)> <Delay = 0.00>
ST_42 : Operation 375 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67, i10 %buf_addr_3" [top.cpp:67]   --->   Operation 375 'store' 'store_ln67' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 376 [1/1] (0.00ns)   --->   "%buf_1_addr_3 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 376 'getelementptr' 'buf_1_addr_3' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 6)> <Delay = 0.00>
ST_42 : Operation 377 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67, i10 %buf_1_addr_3" [top.cpp:68]   --->   Operation 377 'store' 'store_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 378 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit" [top.cpp:68]   --->   Operation 378 'br' 'br_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 6)> <Delay = 1.58>
ST_42 : Operation 379 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65, i10 %buf_5_addr" [top.cpp:65]   --->   Operation 379 'store' 'store_ln65' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 380 [1/1] (0.00ns)   --->   "%buf_6_addr_3 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 380 'getelementptr' 'buf_6_addr_3' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 5)> <Delay = 0.00>
ST_42 : Operation 381 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln4, i10 %buf_6_addr_3" [top.cpp:66]   --->   Operation 381 'store' 'store_ln66' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 382 [1/1] (0.00ns)   --->   "%buf_7_addr_2 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln67" [top.cpp:67]   --->   Operation 382 'getelementptr' 'buf_7_addr_2' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 5)> <Delay = 0.00>
ST_42 : Operation 383 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67, i10 %buf_7_addr_2" [top.cpp:67]   --->   Operation 383 'store' 'store_ln67' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 384 [1/1] (0.00ns)   --->   "%buf_addr_2 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 384 'getelementptr' 'buf_addr_2' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 5)> <Delay = 0.00>
ST_42 : Operation 385 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67, i10 %buf_addr_2" [top.cpp:68]   --->   Operation 385 'store' 'store_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 386 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit" [top.cpp:68]   --->   Operation 386 'br' 'br_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 5)> <Delay = 1.58>
ST_42 : Operation 387 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65, i10 %buf_4_addr" [top.cpp:65]   --->   Operation 387 'store' 'store_ln65' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 388 [1/1] (0.00ns)   --->   "%buf_5_addr_3 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 388 'getelementptr' 'buf_5_addr_3' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 4)> <Delay = 0.00>
ST_42 : Operation 389 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln4, i10 %buf_5_addr_3" [top.cpp:66]   --->   Operation 389 'store' 'store_ln66' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 390 [1/1] (0.00ns)   --->   "%buf_6_addr_2 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln67" [top.cpp:67]   --->   Operation 390 'getelementptr' 'buf_6_addr_2' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 4)> <Delay = 0.00>
ST_42 : Operation 391 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67, i10 %buf_6_addr_2" [top.cpp:67]   --->   Operation 391 'store' 'store_ln67' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 392 [1/1] (0.00ns)   --->   "%buf_7_addr_1 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 392 'getelementptr' 'buf_7_addr_1' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 4)> <Delay = 0.00>
ST_42 : Operation 393 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67, i10 %buf_7_addr_1" [top.cpp:68]   --->   Operation 393 'store' 'store_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 394 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit" [top.cpp:68]   --->   Operation 394 'br' 'br_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 4)> <Delay = 1.58>
ST_42 : Operation 395 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65, i10 %buf_3_addr" [top.cpp:65]   --->   Operation 395 'store' 'store_ln65' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 396 [1/1] (0.00ns)   --->   "%buf_4_addr_3 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 396 'getelementptr' 'buf_4_addr_3' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 3)> <Delay = 0.00>
ST_42 : Operation 397 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln4, i10 %buf_4_addr_3" [top.cpp:66]   --->   Operation 397 'store' 'store_ln66' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 398 [1/1] (0.00ns)   --->   "%buf_5_addr_2 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln67" [top.cpp:67]   --->   Operation 398 'getelementptr' 'buf_5_addr_2' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 3)> <Delay = 0.00>
ST_42 : Operation 399 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67, i10 %buf_5_addr_2" [top.cpp:67]   --->   Operation 399 'store' 'store_ln67' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 400 [1/1] (0.00ns)   --->   "%buf_6_addr_1 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 400 'getelementptr' 'buf_6_addr_1' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 3)> <Delay = 0.00>
ST_42 : Operation 401 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67, i10 %buf_6_addr_1" [top.cpp:68]   --->   Operation 401 'store' 'store_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 402 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit" [top.cpp:68]   --->   Operation 402 'br' 'br_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 3)> <Delay = 1.58>
ST_42 : Operation 403 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65, i10 %buf_2_addr" [top.cpp:65]   --->   Operation 403 'store' 'store_ln65' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 404 [1/1] (0.00ns)   --->   "%buf_3_addr_3 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 404 'getelementptr' 'buf_3_addr_3' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 2)> <Delay = 0.00>
ST_42 : Operation 405 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln4, i10 %buf_3_addr_3" [top.cpp:66]   --->   Operation 405 'store' 'store_ln66' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 406 [1/1] (0.00ns)   --->   "%buf_4_addr_2 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln67" [top.cpp:67]   --->   Operation 406 'getelementptr' 'buf_4_addr_2' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 2)> <Delay = 0.00>
ST_42 : Operation 407 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67, i10 %buf_4_addr_2" [top.cpp:67]   --->   Operation 407 'store' 'store_ln67' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 408 [1/1] (0.00ns)   --->   "%buf_5_addr_1 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 408 'getelementptr' 'buf_5_addr_1' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 2)> <Delay = 0.00>
ST_42 : Operation 409 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67, i10 %buf_5_addr_1" [top.cpp:68]   --->   Operation 409 'store' 'store_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 410 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit" [top.cpp:68]   --->   Operation 410 'br' 'br_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 2)> <Delay = 1.58>
ST_42 : Operation 411 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65, i10 %buf_1_addr" [top.cpp:65]   --->   Operation 411 'store' 'store_ln65' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 412 [1/1] (0.00ns)   --->   "%buf_2_addr_3 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 412 'getelementptr' 'buf_2_addr_3' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 1)> <Delay = 0.00>
ST_42 : Operation 413 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln4, i10 %buf_2_addr_3" [top.cpp:66]   --->   Operation 413 'store' 'store_ln66' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 414 [1/1] (0.00ns)   --->   "%buf_3_addr_2 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln67" [top.cpp:67]   --->   Operation 414 'getelementptr' 'buf_3_addr_2' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 1)> <Delay = 0.00>
ST_42 : Operation 415 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67, i10 %buf_3_addr_2" [top.cpp:67]   --->   Operation 415 'store' 'store_ln67' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 416 [1/1] (0.00ns)   --->   "%buf_4_addr_1 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 416 'getelementptr' 'buf_4_addr_1' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 1)> <Delay = 0.00>
ST_42 : Operation 417 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67, i10 %buf_4_addr_1" [top.cpp:68]   --->   Operation 417 'store' 'store_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 418 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit" [top.cpp:68]   --->   Operation 418 'br' 'br_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 1)> <Delay = 1.58>
ST_42 : Operation 419 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65, i10 %buf_addr" [top.cpp:65]   --->   Operation 419 'store' 'store_ln65' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 420 [1/1] (0.00ns)   --->   "%buf_1_addr_2 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 420 'getelementptr' 'buf_1_addr_2' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 0)> <Delay = 0.00>
ST_42 : Operation 421 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln4, i10 %buf_1_addr_2" [top.cpp:66]   --->   Operation 421 'store' 'store_ln66' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 422 [1/1] (0.00ns)   --->   "%buf_2_addr_2 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln67" [top.cpp:67]   --->   Operation 422 'getelementptr' 'buf_2_addr_2' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 0)> <Delay = 0.00>
ST_42 : Operation 423 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67, i10 %buf_2_addr_2" [top.cpp:67]   --->   Operation 423 'store' 'store_ln67' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 424 [1/1] (0.00ns)   --->   "%buf_3_addr_1 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 424 'getelementptr' 'buf_3_addr_1' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 0)> <Delay = 0.00>
ST_42 : Operation 425 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67, i10 %buf_3_addr_1" [top.cpp:68]   --->   Operation 425 'store' 'store_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 426 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit" [top.cpp:68]   --->   Operation 426 'br' 'br_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 0)> <Delay = 1.58>
ST_42 : Operation 427 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65, i10 %buf_7_addr" [top.cpp:65]   --->   Operation 427 'store' 'store_ln65' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 428 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 428 'getelementptr' 'buf_addr_1' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 7)> <Delay = 0.00>
ST_42 : Operation 429 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln4, i10 %buf_addr_1" [top.cpp:66]   --->   Operation 429 'store' 'store_ln66' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 430 [1/1] (0.00ns)   --->   "%buf_1_addr_1 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln67" [top.cpp:67]   --->   Operation 430 'getelementptr' 'buf_1_addr_1' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 7)> <Delay = 0.00>
ST_42 : Operation 431 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67, i10 %buf_1_addr_1" [top.cpp:67]   --->   Operation 431 'store' 'store_ln67' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 432 [1/1] (0.00ns)   --->   "%buf_2_addr_1 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln68" [top.cpp:68]   --->   Operation 432 'getelementptr' 'buf_2_addr_1' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 7)> <Delay = 0.00>
ST_42 : Operation 433 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67, i10 %buf_2_addr_1" [top.cpp:68]   --->   Operation 433 'store' 'store_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_42 : Operation 434 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit" [top.cpp:68]   --->   Operation 434 'br' 'br_ln68' <Predicate = (!icmp_ln64 & trunc_ln65_1 == 7)> <Delay = 1.58>

State 43 <SV = 42> <Delay = 5.68>
ST_43 : Operation 435 [1/1] (0.00ns)   --->   "%size0_9 = phi i16 %size0_6, void %arrayidx18.i881.case.7, i16 %size0_6, void %arrayidx18.i881.case.6, i16 %size0_6, void %arrayidx18.i881.case.5, i16 %size0_6, void %arrayidx18.i881.case.4, i16 %size0_6, void %arrayidx18.i881.case.3, i16 %size0_6, void %arrayidx18.i881.case.2, i16 %size0_6, void %arrayidx18.i881.case.1, i16 %size0_6, void %arrayidx18.i881.case.0, i16 %size0_15_loc_load, void %entry"   --->   Operation 435 'phi' 'size0_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i16 %size0_9" [top.cpp:163]   --->   Operation 436 'trunc' 'trunc_ln163' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 437 [1/1] (2.42ns)   --->   "%icmp_ln64_1 = icmp_eq  i16 %val_size1_3_loc_load, i16 0" [top.cpp:64]   --->   Operation 437 'icmp' 'icmp_ln64_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 438 [1/1] (1.58ns)   --->   "%br_ln64 = br i1 %icmp_ln64_1, void %if.then.i444, void %_Z10postVectorPcRss.exit446" [top.cpp:64]   --->   Operation 438 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>
ST_43 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = trunc i16 %val_size1_3_loc_load" [top.cpp:65]   --->   Operation 439 'trunc' 'trunc_ln65_2' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 440 [1/1] (1.67ns)   --->   "%size1 = add i13 %trunc_ln171_loc_load, i13 1" [top.cpp:65]   --->   Operation 440 'add' 'size1' <Predicate = (!icmp_ln64_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 441 [1/1] (0.00ns)   --->   "%lshr_ln65_1 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size1_15_loc_load, i32 3, i32 12" [top.cpp:65]   --->   Operation 441 'partselect' 'lshr_ln65_1' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i10 %lshr_ln65_1" [top.cpp:65]   --->   Operation 442 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 443 [1/1] (0.00ns)   --->   "%buf_8_addr = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln65_1" [top.cpp:65]   --->   Operation 443 'getelementptr' 'buf_8_addr' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 444 [1/1] (0.00ns)   --->   "%buf_9_addr = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln65_1" [top.cpp:65]   --->   Operation 444 'getelementptr' 'buf_9_addr' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 445 [1/1] (0.00ns)   --->   "%buf_10_addr = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln65_1" [top.cpp:65]   --->   Operation 445 'getelementptr' 'buf_10_addr' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 446 [1/1] (0.00ns)   --->   "%buf_11_addr = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln65_1" [top.cpp:65]   --->   Operation 446 'getelementptr' 'buf_11_addr' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 447 [1/1] (0.00ns)   --->   "%buf_12_addr = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln65_1" [top.cpp:65]   --->   Operation 447 'getelementptr' 'buf_12_addr' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 448 [1/1] (0.00ns)   --->   "%buf_13_addr = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln65_1" [top.cpp:65]   --->   Operation 448 'getelementptr' 'buf_13_addr' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 449 [1/1] (0.00ns)   --->   "%buf_14_addr = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln65_1" [top.cpp:65]   --->   Operation 449 'getelementptr' 'buf_14_addr' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 450 [1/1] (0.00ns)   --->   "%buf_15_addr = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln65_1" [top.cpp:65]   --->   Operation 450 'getelementptr' 'buf_15_addr' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln65_3 = trunc i16 %size1_15_loc_load" [top.cpp:65]   --->   Operation 451 'trunc' 'trunc_ln65_3' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %val_size1_3_loc_load, i32 8, i32 15" [top.cpp:66]   --->   Operation 452 'partselect' 'trunc_ln66_1' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 453 [1/1] (1.67ns)   --->   "%size1_4 = add i13 %trunc_ln171_loc_load, i13 2" [top.cpp:66]   --->   Operation 453 'add' 'size1_4' <Predicate = (!icmp_ln64_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 454 [1/1] (0.00ns)   --->   "%lshr_ln66_3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size1, i32 3, i32 12" [top.cpp:66]   --->   Operation 454 'partselect' 'lshr_ln66_3' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i10 %lshr_ln66_3" [top.cpp:66]   --->   Operation 455 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_size1_3_loc_load, i32 15" [top.cpp:67]   --->   Operation 456 'bitselect' 'tmp_9' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 457 [1/1] (0.99ns)   --->   "%select_ln67_1 = select i1 %tmp_9, i8 255, i8 0" [top.cpp:67]   --->   Operation 457 'select' 'select_ln67_1' <Predicate = (!icmp_ln64_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 458 [1/1] (1.67ns)   --->   "%size1_5 = add i13 %trunc_ln171_loc_load, i13 3" [top.cpp:67]   --->   Operation 458 'add' 'size1_5' <Predicate = (!icmp_ln64_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 459 [1/1] (0.00ns)   --->   "%lshr_ln67_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size1_4, i32 3, i32 12" [top.cpp:67]   --->   Operation 459 'partselect' 'lshr_ln67_1' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i10 %lshr_ln67_1" [top.cpp:67]   --->   Operation 460 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 461 [1/1] (2.07ns)   --->   "%size1_6 = add i16 %size1_15_loc_load, i16 4" [top.cpp:68]   --->   Operation 461 'add' 'size1_6' <Predicate = (!icmp_ln64_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 462 [1/1] (0.00ns)   --->   "%lshr_ln68_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size1_5, i32 3, i32 12" [top.cpp:68]   --->   Operation 462 'partselect' 'lshr_ln68_1' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i10 %lshr_ln68_1" [top.cpp:68]   --->   Operation 463 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln64_1)> <Delay = 0.00>
ST_43 : Operation 464 [1/1] (0.95ns)   --->   "%switch_ln65 = switch i3 %trunc_ln65_3, void %arrayidx18.i443877.case.2, i3 0, void %arrayidx18.i443877.case.3, i3 1, void %arrayidx18.i443877.case.4, i3 2, void %arrayidx18.i443877.case.5, i3 3, void %arrayidx18.i443877.case.6, i3 4, void %arrayidx18.i443877.case.7, i3 5, void %arrayidx18.i443877.case.0, i3 6, void %arrayidx18.i443877.case.1" [top.cpp:65]   --->   Operation 464 'switch' 'switch_ln65' <Predicate = (!icmp_ln64_1)> <Delay = 0.95>
ST_43 : Operation 465 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_2, i10 %buf_14_addr" [top.cpp:65]   --->   Operation 465 'store' 'store_ln65' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 466 [1/1] (0.00ns)   --->   "%buf_15_addr_3 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln66_1" [top.cpp:66]   --->   Operation 466 'getelementptr' 'buf_15_addr_3' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 6)> <Delay = 0.00>
ST_43 : Operation 467 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_1, i10 %buf_15_addr_3" [top.cpp:66]   --->   Operation 467 'store' 'store_ln66' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 468 [1/1] (0.00ns)   --->   "%buf_8_addr_3 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln67_1" [top.cpp:67]   --->   Operation 468 'getelementptr' 'buf_8_addr_3' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 6)> <Delay = 0.00>
ST_43 : Operation 469 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_1, i10 %buf_8_addr_3" [top.cpp:67]   --->   Operation 469 'store' 'store_ln67' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 470 [1/1] (0.00ns)   --->   "%buf_9_addr_3 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln68_1" [top.cpp:68]   --->   Operation 470 'getelementptr' 'buf_9_addr_3' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 6)> <Delay = 0.00>
ST_43 : Operation 471 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_1, i10 %buf_9_addr_3" [top.cpp:68]   --->   Operation 471 'store' 'store_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 472 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit446" [top.cpp:68]   --->   Operation 472 'br' 'br_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 6)> <Delay = 1.58>
ST_43 : Operation 473 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_2, i10 %buf_13_addr" [top.cpp:65]   --->   Operation 473 'store' 'store_ln65' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 474 [1/1] (0.00ns)   --->   "%buf_14_addr_3 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln66_1" [top.cpp:66]   --->   Operation 474 'getelementptr' 'buf_14_addr_3' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 5)> <Delay = 0.00>
ST_43 : Operation 475 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_1, i10 %buf_14_addr_3" [top.cpp:66]   --->   Operation 475 'store' 'store_ln66' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 476 [1/1] (0.00ns)   --->   "%buf_15_addr_2 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln67_1" [top.cpp:67]   --->   Operation 476 'getelementptr' 'buf_15_addr_2' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 5)> <Delay = 0.00>
ST_43 : Operation 477 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_1, i10 %buf_15_addr_2" [top.cpp:67]   --->   Operation 477 'store' 'store_ln67' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 478 [1/1] (0.00ns)   --->   "%buf_8_addr_2 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln68_1" [top.cpp:68]   --->   Operation 478 'getelementptr' 'buf_8_addr_2' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 5)> <Delay = 0.00>
ST_43 : Operation 479 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_1, i10 %buf_8_addr_2" [top.cpp:68]   --->   Operation 479 'store' 'store_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 480 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit446" [top.cpp:68]   --->   Operation 480 'br' 'br_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 5)> <Delay = 1.58>
ST_43 : Operation 481 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_2, i10 %buf_12_addr" [top.cpp:65]   --->   Operation 481 'store' 'store_ln65' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 482 [1/1] (0.00ns)   --->   "%buf_13_addr_3 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln66_1" [top.cpp:66]   --->   Operation 482 'getelementptr' 'buf_13_addr_3' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 4)> <Delay = 0.00>
ST_43 : Operation 483 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_1, i10 %buf_13_addr_3" [top.cpp:66]   --->   Operation 483 'store' 'store_ln66' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 484 [1/1] (0.00ns)   --->   "%buf_14_addr_2 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln67_1" [top.cpp:67]   --->   Operation 484 'getelementptr' 'buf_14_addr_2' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 4)> <Delay = 0.00>
ST_43 : Operation 485 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_1, i10 %buf_14_addr_2" [top.cpp:67]   --->   Operation 485 'store' 'store_ln67' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 486 [1/1] (0.00ns)   --->   "%buf_15_addr_1 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln68_1" [top.cpp:68]   --->   Operation 486 'getelementptr' 'buf_15_addr_1' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 4)> <Delay = 0.00>
ST_43 : Operation 487 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_1, i10 %buf_15_addr_1" [top.cpp:68]   --->   Operation 487 'store' 'store_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 488 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit446" [top.cpp:68]   --->   Operation 488 'br' 'br_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 4)> <Delay = 1.58>
ST_43 : Operation 489 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_2, i10 %buf_11_addr" [top.cpp:65]   --->   Operation 489 'store' 'store_ln65' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 490 [1/1] (0.00ns)   --->   "%buf_12_addr_3 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln66_1" [top.cpp:66]   --->   Operation 490 'getelementptr' 'buf_12_addr_3' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 3)> <Delay = 0.00>
ST_43 : Operation 491 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_1, i10 %buf_12_addr_3" [top.cpp:66]   --->   Operation 491 'store' 'store_ln66' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 492 [1/1] (0.00ns)   --->   "%buf_13_addr_2 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln67_1" [top.cpp:67]   --->   Operation 492 'getelementptr' 'buf_13_addr_2' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 3)> <Delay = 0.00>
ST_43 : Operation 493 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_1, i10 %buf_13_addr_2" [top.cpp:67]   --->   Operation 493 'store' 'store_ln67' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 494 [1/1] (0.00ns)   --->   "%buf_14_addr_1 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln68_1" [top.cpp:68]   --->   Operation 494 'getelementptr' 'buf_14_addr_1' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 3)> <Delay = 0.00>
ST_43 : Operation 495 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_1, i10 %buf_14_addr_1" [top.cpp:68]   --->   Operation 495 'store' 'store_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 496 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit446" [top.cpp:68]   --->   Operation 496 'br' 'br_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 3)> <Delay = 1.58>
ST_43 : Operation 497 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_2, i10 %buf_10_addr" [top.cpp:65]   --->   Operation 497 'store' 'store_ln65' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 498 [1/1] (0.00ns)   --->   "%buf_11_addr_3 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln66_1" [top.cpp:66]   --->   Operation 498 'getelementptr' 'buf_11_addr_3' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 2)> <Delay = 0.00>
ST_43 : Operation 499 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_1, i10 %buf_11_addr_3" [top.cpp:66]   --->   Operation 499 'store' 'store_ln66' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 500 [1/1] (0.00ns)   --->   "%buf_12_addr_2 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln67_1" [top.cpp:67]   --->   Operation 500 'getelementptr' 'buf_12_addr_2' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 2)> <Delay = 0.00>
ST_43 : Operation 501 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_1, i10 %buf_12_addr_2" [top.cpp:67]   --->   Operation 501 'store' 'store_ln67' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 502 [1/1] (0.00ns)   --->   "%buf_13_addr_1 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln68_1" [top.cpp:68]   --->   Operation 502 'getelementptr' 'buf_13_addr_1' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 2)> <Delay = 0.00>
ST_43 : Operation 503 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_1, i10 %buf_13_addr_1" [top.cpp:68]   --->   Operation 503 'store' 'store_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 504 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit446" [top.cpp:68]   --->   Operation 504 'br' 'br_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 2)> <Delay = 1.58>
ST_43 : Operation 505 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_2, i10 %buf_9_addr" [top.cpp:65]   --->   Operation 505 'store' 'store_ln65' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 506 [1/1] (0.00ns)   --->   "%buf_10_addr_3 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln66_1" [top.cpp:66]   --->   Operation 506 'getelementptr' 'buf_10_addr_3' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 1)> <Delay = 0.00>
ST_43 : Operation 507 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_1, i10 %buf_10_addr_3" [top.cpp:66]   --->   Operation 507 'store' 'store_ln66' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 508 [1/1] (0.00ns)   --->   "%buf_11_addr_2 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln67_1" [top.cpp:67]   --->   Operation 508 'getelementptr' 'buf_11_addr_2' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 1)> <Delay = 0.00>
ST_43 : Operation 509 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_1, i10 %buf_11_addr_2" [top.cpp:67]   --->   Operation 509 'store' 'store_ln67' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 510 [1/1] (0.00ns)   --->   "%buf_12_addr_1 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln68_1" [top.cpp:68]   --->   Operation 510 'getelementptr' 'buf_12_addr_1' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 1)> <Delay = 0.00>
ST_43 : Operation 511 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_1, i10 %buf_12_addr_1" [top.cpp:68]   --->   Operation 511 'store' 'store_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 512 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit446" [top.cpp:68]   --->   Operation 512 'br' 'br_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 1)> <Delay = 1.58>
ST_43 : Operation 513 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_2, i10 %buf_8_addr" [top.cpp:65]   --->   Operation 513 'store' 'store_ln65' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 514 [1/1] (0.00ns)   --->   "%buf_9_addr_2 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln66_1" [top.cpp:66]   --->   Operation 514 'getelementptr' 'buf_9_addr_2' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 0)> <Delay = 0.00>
ST_43 : Operation 515 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_1, i10 %buf_9_addr_2" [top.cpp:66]   --->   Operation 515 'store' 'store_ln66' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 516 [1/1] (0.00ns)   --->   "%buf_10_addr_2 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln67_1" [top.cpp:67]   --->   Operation 516 'getelementptr' 'buf_10_addr_2' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 0)> <Delay = 0.00>
ST_43 : Operation 517 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_1, i10 %buf_10_addr_2" [top.cpp:67]   --->   Operation 517 'store' 'store_ln67' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 518 [1/1] (0.00ns)   --->   "%buf_11_addr_1 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln68_1" [top.cpp:68]   --->   Operation 518 'getelementptr' 'buf_11_addr_1' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 0)> <Delay = 0.00>
ST_43 : Operation 519 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_1, i10 %buf_11_addr_1" [top.cpp:68]   --->   Operation 519 'store' 'store_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 520 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit446" [top.cpp:68]   --->   Operation 520 'br' 'br_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 0)> <Delay = 1.58>
ST_43 : Operation 521 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_2, i10 %buf_15_addr" [top.cpp:65]   --->   Operation 521 'store' 'store_ln65' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 522 [1/1] (0.00ns)   --->   "%buf_8_addr_1 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln66_1" [top.cpp:66]   --->   Operation 522 'getelementptr' 'buf_8_addr_1' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 7)> <Delay = 0.00>
ST_43 : Operation 523 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_1, i10 %buf_8_addr_1" [top.cpp:66]   --->   Operation 523 'store' 'store_ln66' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 524 [1/1] (0.00ns)   --->   "%buf_9_addr_1 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln67_1" [top.cpp:67]   --->   Operation 524 'getelementptr' 'buf_9_addr_1' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 7)> <Delay = 0.00>
ST_43 : Operation 525 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_1, i10 %buf_9_addr_1" [top.cpp:67]   --->   Operation 525 'store' 'store_ln67' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 526 [1/1] (0.00ns)   --->   "%buf_10_addr_1 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln68_1" [top.cpp:68]   --->   Operation 526 'getelementptr' 'buf_10_addr_1' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 7)> <Delay = 0.00>
ST_43 : Operation 527 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_1, i10 %buf_10_addr_1" [top.cpp:68]   --->   Operation 527 'store' 'store_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 528 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit446" [top.cpp:68]   --->   Operation 528 'br' 'br_ln68' <Predicate = (!icmp_ln64_1 & trunc_ln65_3 == 7)> <Delay = 1.58>
ST_43 : Operation 529 [1/1] (0.00ns)   --->   "%size1_9 = phi i16 %size1_6, void %arrayidx18.i443877.case.7, i16 %size1_6, void %arrayidx18.i443877.case.6, i16 %size1_6, void %arrayidx18.i443877.case.5, i16 %size1_6, void %arrayidx18.i443877.case.4, i16 %size1_6, void %arrayidx18.i443877.case.3, i16 %size1_6, void %arrayidx18.i443877.case.2, i16 %size1_6, void %arrayidx18.i443877.case.1, i16 %size1_6, void %arrayidx18.i443877.case.0, i16 %size1_15_loc_load, void %_Z10postVectorPcRss.exit"   --->   Operation 529 'phi' 'size1_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln163_1 = trunc i16 %size1_9" [top.cpp:163]   --->   Operation 530 'trunc' 'trunc_ln163_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 531 [1/1] (2.42ns)   --->   "%icmp_ln64_2 = icmp_eq  i16 %val_size2_3_loc_load, i16 0" [top.cpp:64]   --->   Operation 531 'icmp' 'icmp_ln64_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 532 [1/1] (1.58ns)   --->   "%br_ln64 = br i1 %icmp_ln64_2, void %if.then.i468, void %_Z10postVectorPcRss.exit470" [top.cpp:64]   --->   Operation 532 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>
ST_43 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln65_4 = trunc i16 %val_size2_3_loc_load" [top.cpp:65]   --->   Operation 533 'trunc' 'trunc_ln65_4' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 534 [1/1] (1.67ns)   --->   "%size2 = add i13 %trunc_ln171_9_loc_load, i13 1" [top.cpp:65]   --->   Operation 534 'add' 'size2' <Predicate = (!icmp_ln64_2)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 535 [1/1] (0.00ns)   --->   "%lshr_ln65_2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size2_15_loc_load, i32 3, i32 12" [top.cpp:65]   --->   Operation 535 'partselect' 'lshr_ln65_2' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i10 %lshr_ln65_2" [top.cpp:65]   --->   Operation 536 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 537 [1/1] (0.00ns)   --->   "%buf_16_addr = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln65_2" [top.cpp:65]   --->   Operation 537 'getelementptr' 'buf_16_addr' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 538 [1/1] (0.00ns)   --->   "%buf_17_addr = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln65_2" [top.cpp:65]   --->   Operation 538 'getelementptr' 'buf_17_addr' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 539 [1/1] (0.00ns)   --->   "%buf_18_addr = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln65_2" [top.cpp:65]   --->   Operation 539 'getelementptr' 'buf_18_addr' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 540 [1/1] (0.00ns)   --->   "%buf_19_addr = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln65_2" [top.cpp:65]   --->   Operation 540 'getelementptr' 'buf_19_addr' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 541 [1/1] (0.00ns)   --->   "%buf_20_addr = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln65_2" [top.cpp:65]   --->   Operation 541 'getelementptr' 'buf_20_addr' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 542 [1/1] (0.00ns)   --->   "%buf_21_addr = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln65_2" [top.cpp:65]   --->   Operation 542 'getelementptr' 'buf_21_addr' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 543 [1/1] (0.00ns)   --->   "%buf_22_addr = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln65_2" [top.cpp:65]   --->   Operation 543 'getelementptr' 'buf_22_addr' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 544 [1/1] (0.00ns)   --->   "%buf_23_addr = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln65_2" [top.cpp:65]   --->   Operation 544 'getelementptr' 'buf_23_addr' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln65_5 = trunc i16 %size2_15_loc_load" [top.cpp:65]   --->   Operation 545 'trunc' 'trunc_ln65_5' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %val_size2_3_loc_load, i32 8, i32 15" [top.cpp:66]   --->   Operation 546 'partselect' 'trunc_ln66_2' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 547 [1/1] (1.67ns)   --->   "%size2_4 = add i13 %trunc_ln171_9_loc_load, i13 2" [top.cpp:66]   --->   Operation 547 'add' 'size2_4' <Predicate = (!icmp_ln64_2)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 548 [1/1] (0.00ns)   --->   "%lshr_ln66_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size2, i32 3, i32 12" [top.cpp:66]   --->   Operation 548 'partselect' 'lshr_ln66_5' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i10 %lshr_ln66_5" [top.cpp:66]   --->   Operation 549 'zext' 'zext_ln66_2' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_size2_3_loc_load, i32 15" [top.cpp:67]   --->   Operation 550 'bitselect' 'tmp_10' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 551 [1/1] (0.99ns)   --->   "%select_ln67_2 = select i1 %tmp_10, i8 255, i8 0" [top.cpp:67]   --->   Operation 551 'select' 'select_ln67_2' <Predicate = (!icmp_ln64_2)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 552 [1/1] (1.67ns)   --->   "%size2_5 = add i13 %trunc_ln171_9_loc_load, i13 3" [top.cpp:67]   --->   Operation 552 'add' 'size2_5' <Predicate = (!icmp_ln64_2)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 553 [1/1] (0.00ns)   --->   "%lshr_ln67_2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size2_4, i32 3, i32 12" [top.cpp:67]   --->   Operation 553 'partselect' 'lshr_ln67_2' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i10 %lshr_ln67_2" [top.cpp:67]   --->   Operation 554 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 555 [1/1] (2.07ns)   --->   "%size2_6 = add i16 %size2_15_loc_load, i16 4" [top.cpp:68]   --->   Operation 555 'add' 'size2_6' <Predicate = (!icmp_ln64_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 556 [1/1] (0.00ns)   --->   "%lshr_ln68_2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size2_5, i32 3, i32 12" [top.cpp:68]   --->   Operation 556 'partselect' 'lshr_ln68_2' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i10 %lshr_ln68_2" [top.cpp:68]   --->   Operation 557 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln64_2)> <Delay = 0.00>
ST_43 : Operation 558 [1/1] (0.95ns)   --->   "%switch_ln65 = switch i3 %trunc_ln65_5, void %arrayidx18.i467873.case.2, i3 0, void %arrayidx18.i467873.case.3, i3 1, void %arrayidx18.i467873.case.4, i3 2, void %arrayidx18.i467873.case.5, i3 3, void %arrayidx18.i467873.case.6, i3 4, void %arrayidx18.i467873.case.7, i3 5, void %arrayidx18.i467873.case.0, i3 6, void %arrayidx18.i467873.case.1" [top.cpp:65]   --->   Operation 558 'switch' 'switch_ln65' <Predicate = (!icmp_ln64_2)> <Delay = 0.95>
ST_43 : Operation 559 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_4, i10 %buf_22_addr" [top.cpp:65]   --->   Operation 559 'store' 'store_ln65' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 560 [1/1] (0.00ns)   --->   "%buf_23_addr_3 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln66_2" [top.cpp:66]   --->   Operation 560 'getelementptr' 'buf_23_addr_3' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 6)> <Delay = 0.00>
ST_43 : Operation 561 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_2, i10 %buf_23_addr_3" [top.cpp:66]   --->   Operation 561 'store' 'store_ln66' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 562 [1/1] (0.00ns)   --->   "%buf_16_addr_3 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln67_2" [top.cpp:67]   --->   Operation 562 'getelementptr' 'buf_16_addr_3' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 6)> <Delay = 0.00>
ST_43 : Operation 563 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_2, i10 %buf_16_addr_3" [top.cpp:67]   --->   Operation 563 'store' 'store_ln67' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 564 [1/1] (0.00ns)   --->   "%buf_17_addr_3 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln68_2" [top.cpp:68]   --->   Operation 564 'getelementptr' 'buf_17_addr_3' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 6)> <Delay = 0.00>
ST_43 : Operation 565 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_2, i10 %buf_17_addr_3" [top.cpp:68]   --->   Operation 565 'store' 'store_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 566 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit470" [top.cpp:68]   --->   Operation 566 'br' 'br_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 6)> <Delay = 1.58>
ST_43 : Operation 567 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_4, i10 %buf_21_addr" [top.cpp:65]   --->   Operation 567 'store' 'store_ln65' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 568 [1/1] (0.00ns)   --->   "%buf_22_addr_3 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln66_2" [top.cpp:66]   --->   Operation 568 'getelementptr' 'buf_22_addr_3' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 5)> <Delay = 0.00>
ST_43 : Operation 569 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_2, i10 %buf_22_addr_3" [top.cpp:66]   --->   Operation 569 'store' 'store_ln66' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 570 [1/1] (0.00ns)   --->   "%buf_23_addr_2 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln67_2" [top.cpp:67]   --->   Operation 570 'getelementptr' 'buf_23_addr_2' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 5)> <Delay = 0.00>
ST_43 : Operation 571 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_2, i10 %buf_23_addr_2" [top.cpp:67]   --->   Operation 571 'store' 'store_ln67' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 572 [1/1] (0.00ns)   --->   "%buf_16_addr_2 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln68_2" [top.cpp:68]   --->   Operation 572 'getelementptr' 'buf_16_addr_2' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 5)> <Delay = 0.00>
ST_43 : Operation 573 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_2, i10 %buf_16_addr_2" [top.cpp:68]   --->   Operation 573 'store' 'store_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 574 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit470" [top.cpp:68]   --->   Operation 574 'br' 'br_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 5)> <Delay = 1.58>
ST_43 : Operation 575 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_4, i10 %buf_20_addr" [top.cpp:65]   --->   Operation 575 'store' 'store_ln65' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 576 [1/1] (0.00ns)   --->   "%buf_21_addr_3 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln66_2" [top.cpp:66]   --->   Operation 576 'getelementptr' 'buf_21_addr_3' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 4)> <Delay = 0.00>
ST_43 : Operation 577 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_2, i10 %buf_21_addr_3" [top.cpp:66]   --->   Operation 577 'store' 'store_ln66' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 578 [1/1] (0.00ns)   --->   "%buf_22_addr_2 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln67_2" [top.cpp:67]   --->   Operation 578 'getelementptr' 'buf_22_addr_2' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 4)> <Delay = 0.00>
ST_43 : Operation 579 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_2, i10 %buf_22_addr_2" [top.cpp:67]   --->   Operation 579 'store' 'store_ln67' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 580 [1/1] (0.00ns)   --->   "%buf_23_addr_1 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln68_2" [top.cpp:68]   --->   Operation 580 'getelementptr' 'buf_23_addr_1' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 4)> <Delay = 0.00>
ST_43 : Operation 581 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_2, i10 %buf_23_addr_1" [top.cpp:68]   --->   Operation 581 'store' 'store_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 582 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit470" [top.cpp:68]   --->   Operation 582 'br' 'br_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 4)> <Delay = 1.58>
ST_43 : Operation 583 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_4, i10 %buf_19_addr" [top.cpp:65]   --->   Operation 583 'store' 'store_ln65' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 584 [1/1] (0.00ns)   --->   "%buf_20_addr_3 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln66_2" [top.cpp:66]   --->   Operation 584 'getelementptr' 'buf_20_addr_3' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 3)> <Delay = 0.00>
ST_43 : Operation 585 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_2, i10 %buf_20_addr_3" [top.cpp:66]   --->   Operation 585 'store' 'store_ln66' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 586 [1/1] (0.00ns)   --->   "%buf_21_addr_2 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln67_2" [top.cpp:67]   --->   Operation 586 'getelementptr' 'buf_21_addr_2' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 3)> <Delay = 0.00>
ST_43 : Operation 587 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_2, i10 %buf_21_addr_2" [top.cpp:67]   --->   Operation 587 'store' 'store_ln67' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 588 [1/1] (0.00ns)   --->   "%buf_22_addr_1 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln68_2" [top.cpp:68]   --->   Operation 588 'getelementptr' 'buf_22_addr_1' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 3)> <Delay = 0.00>
ST_43 : Operation 589 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_2, i10 %buf_22_addr_1" [top.cpp:68]   --->   Operation 589 'store' 'store_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 590 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit470" [top.cpp:68]   --->   Operation 590 'br' 'br_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 3)> <Delay = 1.58>
ST_43 : Operation 591 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_4, i10 %buf_18_addr" [top.cpp:65]   --->   Operation 591 'store' 'store_ln65' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 592 [1/1] (0.00ns)   --->   "%buf_19_addr_3 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln66_2" [top.cpp:66]   --->   Operation 592 'getelementptr' 'buf_19_addr_3' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 2)> <Delay = 0.00>
ST_43 : Operation 593 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_2, i10 %buf_19_addr_3" [top.cpp:66]   --->   Operation 593 'store' 'store_ln66' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 594 [1/1] (0.00ns)   --->   "%buf_20_addr_2 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln67_2" [top.cpp:67]   --->   Operation 594 'getelementptr' 'buf_20_addr_2' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 2)> <Delay = 0.00>
ST_43 : Operation 595 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_2, i10 %buf_20_addr_2" [top.cpp:67]   --->   Operation 595 'store' 'store_ln67' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 596 [1/1] (0.00ns)   --->   "%buf_21_addr_1 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln68_2" [top.cpp:68]   --->   Operation 596 'getelementptr' 'buf_21_addr_1' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 2)> <Delay = 0.00>
ST_43 : Operation 597 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_2, i10 %buf_21_addr_1" [top.cpp:68]   --->   Operation 597 'store' 'store_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 598 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit470" [top.cpp:68]   --->   Operation 598 'br' 'br_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 2)> <Delay = 1.58>
ST_43 : Operation 599 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_4, i10 %buf_17_addr" [top.cpp:65]   --->   Operation 599 'store' 'store_ln65' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 600 [1/1] (0.00ns)   --->   "%buf_18_addr_3 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln66_2" [top.cpp:66]   --->   Operation 600 'getelementptr' 'buf_18_addr_3' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 1)> <Delay = 0.00>
ST_43 : Operation 601 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_2, i10 %buf_18_addr_3" [top.cpp:66]   --->   Operation 601 'store' 'store_ln66' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 602 [1/1] (0.00ns)   --->   "%buf_19_addr_2 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln67_2" [top.cpp:67]   --->   Operation 602 'getelementptr' 'buf_19_addr_2' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 1)> <Delay = 0.00>
ST_43 : Operation 603 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_2, i10 %buf_19_addr_2" [top.cpp:67]   --->   Operation 603 'store' 'store_ln67' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 604 [1/1] (0.00ns)   --->   "%buf_20_addr_1 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln68_2" [top.cpp:68]   --->   Operation 604 'getelementptr' 'buf_20_addr_1' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 1)> <Delay = 0.00>
ST_43 : Operation 605 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_2, i10 %buf_20_addr_1" [top.cpp:68]   --->   Operation 605 'store' 'store_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 606 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit470" [top.cpp:68]   --->   Operation 606 'br' 'br_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 1)> <Delay = 1.58>
ST_43 : Operation 607 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_4, i10 %buf_16_addr" [top.cpp:65]   --->   Operation 607 'store' 'store_ln65' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 608 [1/1] (0.00ns)   --->   "%buf_17_addr_2 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln66_2" [top.cpp:66]   --->   Operation 608 'getelementptr' 'buf_17_addr_2' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 0)> <Delay = 0.00>
ST_43 : Operation 609 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_2, i10 %buf_17_addr_2" [top.cpp:66]   --->   Operation 609 'store' 'store_ln66' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 610 [1/1] (0.00ns)   --->   "%buf_18_addr_2 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln67_2" [top.cpp:67]   --->   Operation 610 'getelementptr' 'buf_18_addr_2' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 0)> <Delay = 0.00>
ST_43 : Operation 611 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_2, i10 %buf_18_addr_2" [top.cpp:67]   --->   Operation 611 'store' 'store_ln67' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 612 [1/1] (0.00ns)   --->   "%buf_19_addr_1 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln68_2" [top.cpp:68]   --->   Operation 612 'getelementptr' 'buf_19_addr_1' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 0)> <Delay = 0.00>
ST_43 : Operation 613 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_2, i10 %buf_19_addr_1" [top.cpp:68]   --->   Operation 613 'store' 'store_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 614 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit470" [top.cpp:68]   --->   Operation 614 'br' 'br_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 0)> <Delay = 1.58>
ST_43 : Operation 615 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_4, i10 %buf_23_addr" [top.cpp:65]   --->   Operation 615 'store' 'store_ln65' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 616 [1/1] (0.00ns)   --->   "%buf_16_addr_1 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln66_2" [top.cpp:66]   --->   Operation 616 'getelementptr' 'buf_16_addr_1' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 7)> <Delay = 0.00>
ST_43 : Operation 617 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_2, i10 %buf_16_addr_1" [top.cpp:66]   --->   Operation 617 'store' 'store_ln66' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 618 [1/1] (0.00ns)   --->   "%buf_17_addr_1 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln67_2" [top.cpp:67]   --->   Operation 618 'getelementptr' 'buf_17_addr_1' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 7)> <Delay = 0.00>
ST_43 : Operation 619 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_2, i10 %buf_17_addr_1" [top.cpp:67]   --->   Operation 619 'store' 'store_ln67' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 620 [1/1] (0.00ns)   --->   "%buf_18_addr_1 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln68_2" [top.cpp:68]   --->   Operation 620 'getelementptr' 'buf_18_addr_1' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 7)> <Delay = 0.00>
ST_43 : Operation 621 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_2, i10 %buf_18_addr_1" [top.cpp:68]   --->   Operation 621 'store' 'store_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 622 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit470" [top.cpp:68]   --->   Operation 622 'br' 'br_ln68' <Predicate = (!icmp_ln64_2 & trunc_ln65_5 == 7)> <Delay = 1.58>
ST_43 : Operation 623 [1/1] (0.00ns)   --->   "%size2_9 = phi i16 %size2_6, void %arrayidx18.i467873.case.7, i16 %size2_6, void %arrayidx18.i467873.case.6, i16 %size2_6, void %arrayidx18.i467873.case.5, i16 %size2_6, void %arrayidx18.i467873.case.4, i16 %size2_6, void %arrayidx18.i467873.case.3, i16 %size2_6, void %arrayidx18.i467873.case.2, i16 %size2_6, void %arrayidx18.i467873.case.1, i16 %size2_6, void %arrayidx18.i467873.case.0, i16 %size2_15_loc_load, void %_Z10postVectorPcRss.exit446"   --->   Operation 623 'phi' 'size2_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln163_2 = trunc i16 %size2_9" [top.cpp:163]   --->   Operation 624 'trunc' 'trunc_ln163_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 625 [1/1] (2.42ns)   --->   "%icmp_ln64_3 = icmp_eq  i16 %val_size3_3_loc_load, i16 0" [top.cpp:64]   --->   Operation 625 'icmp' 'icmp_ln64_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 626 [1/1] (1.58ns)   --->   "%br_ln64 = br i1 %icmp_ln64_3, void %if.then.i492, void %_Z10postVectorPcRss.exit494" [top.cpp:64]   --->   Operation 626 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>
ST_43 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln65_6 = trunc i16 %val_size3_3_loc_load" [top.cpp:65]   --->   Operation 627 'trunc' 'trunc_ln65_6' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 628 [1/1] (1.67ns)   --->   "%size3 = add i13 %trunc_ln171_7_loc_load, i13 1" [top.cpp:65]   --->   Operation 628 'add' 'size3' <Predicate = (!icmp_ln64_3)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 629 [1/1] (0.00ns)   --->   "%lshr_ln65_3 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size3_15_loc_load, i32 3, i32 12" [top.cpp:65]   --->   Operation 629 'partselect' 'lshr_ln65_3' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i10 %lshr_ln65_3" [top.cpp:65]   --->   Operation 630 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 631 [1/1] (0.00ns)   --->   "%buf_24_addr = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln65_3" [top.cpp:65]   --->   Operation 631 'getelementptr' 'buf_24_addr' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 632 [1/1] (0.00ns)   --->   "%buf_25_addr = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln65_3" [top.cpp:65]   --->   Operation 632 'getelementptr' 'buf_25_addr' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 633 [1/1] (0.00ns)   --->   "%buf_26_addr = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln65_3" [top.cpp:65]   --->   Operation 633 'getelementptr' 'buf_26_addr' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 634 [1/1] (0.00ns)   --->   "%buf_27_addr = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln65_3" [top.cpp:65]   --->   Operation 634 'getelementptr' 'buf_27_addr' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 635 [1/1] (0.00ns)   --->   "%buf_28_addr = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln65_3" [top.cpp:65]   --->   Operation 635 'getelementptr' 'buf_28_addr' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 636 [1/1] (0.00ns)   --->   "%buf_29_addr = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln65_3" [top.cpp:65]   --->   Operation 636 'getelementptr' 'buf_29_addr' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 637 [1/1] (0.00ns)   --->   "%buf_30_addr = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln65_3" [top.cpp:65]   --->   Operation 637 'getelementptr' 'buf_30_addr' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 638 [1/1] (0.00ns)   --->   "%buf_31_addr = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln65_3" [top.cpp:65]   --->   Operation 638 'getelementptr' 'buf_31_addr' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln65_7 = trunc i16 %size3_15_loc_load" [top.cpp:65]   --->   Operation 639 'trunc' 'trunc_ln65_7' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %val_size3_3_loc_load, i32 8, i32 15" [top.cpp:66]   --->   Operation 640 'partselect' 'trunc_ln66_3' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 641 [1/1] (1.67ns)   --->   "%size3_4 = add i13 %trunc_ln171_7_loc_load, i13 2" [top.cpp:66]   --->   Operation 641 'add' 'size3_4' <Predicate = (!icmp_ln64_3)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 642 [1/1] (0.00ns)   --->   "%lshr_ln66_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size3, i32 3, i32 12" [top.cpp:66]   --->   Operation 642 'partselect' 'lshr_ln66_7' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i10 %lshr_ln66_7" [top.cpp:66]   --->   Operation 643 'zext' 'zext_ln66_3' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_size3_3_loc_load, i32 15" [top.cpp:67]   --->   Operation 644 'bitselect' 'tmp_11' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 645 [1/1] (0.99ns)   --->   "%select_ln67_3 = select i1 %tmp_11, i8 255, i8 0" [top.cpp:67]   --->   Operation 645 'select' 'select_ln67_3' <Predicate = (!icmp_ln64_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 646 [1/1] (1.67ns)   --->   "%size3_5 = add i13 %trunc_ln171_7_loc_load, i13 3" [top.cpp:67]   --->   Operation 646 'add' 'size3_5' <Predicate = (!icmp_ln64_3)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 647 [1/1] (0.00ns)   --->   "%lshr_ln67_3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size3_4, i32 3, i32 12" [top.cpp:67]   --->   Operation 647 'partselect' 'lshr_ln67_3' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i10 %lshr_ln67_3" [top.cpp:67]   --->   Operation 648 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 649 [1/1] (2.07ns)   --->   "%size3_6 = add i16 %size3_15_loc_load, i16 4" [top.cpp:68]   --->   Operation 649 'add' 'size3_6' <Predicate = (!icmp_ln64_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 650 [1/1] (0.00ns)   --->   "%lshr_ln68_3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size3_5, i32 3, i32 12" [top.cpp:68]   --->   Operation 650 'partselect' 'lshr_ln68_3' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i10 %lshr_ln68_3" [top.cpp:68]   --->   Operation 651 'zext' 'zext_ln68_3' <Predicate = (!icmp_ln64_3)> <Delay = 0.00>
ST_43 : Operation 652 [1/1] (0.95ns)   --->   "%switch_ln65 = switch i3 %trunc_ln65_7, void %arrayidx18.i491869.case.2, i3 0, void %arrayidx18.i491869.case.3, i3 1, void %arrayidx18.i491869.case.4, i3 2, void %arrayidx18.i491869.case.5, i3 3, void %arrayidx18.i491869.case.6, i3 4, void %arrayidx18.i491869.case.7, i3 5, void %arrayidx18.i491869.case.0, i3 6, void %arrayidx18.i491869.case.1" [top.cpp:65]   --->   Operation 652 'switch' 'switch_ln65' <Predicate = (!icmp_ln64_3)> <Delay = 0.95>
ST_43 : Operation 653 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_6, i10 %buf_30_addr" [top.cpp:65]   --->   Operation 653 'store' 'store_ln65' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 654 [1/1] (0.00ns)   --->   "%buf_31_addr_3 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln66_3" [top.cpp:66]   --->   Operation 654 'getelementptr' 'buf_31_addr_3' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 6)> <Delay = 0.00>
ST_43 : Operation 655 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_3, i10 %buf_31_addr_3" [top.cpp:66]   --->   Operation 655 'store' 'store_ln66' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 656 [1/1] (0.00ns)   --->   "%buf_24_addr_3 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln67_3" [top.cpp:67]   --->   Operation 656 'getelementptr' 'buf_24_addr_3' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 6)> <Delay = 0.00>
ST_43 : Operation 657 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_3, i10 %buf_24_addr_3" [top.cpp:67]   --->   Operation 657 'store' 'store_ln67' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 658 [1/1] (0.00ns)   --->   "%buf_25_addr_3 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln68_3" [top.cpp:68]   --->   Operation 658 'getelementptr' 'buf_25_addr_3' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 6)> <Delay = 0.00>
ST_43 : Operation 659 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_3, i10 %buf_25_addr_3" [top.cpp:68]   --->   Operation 659 'store' 'store_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 660 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit494" [top.cpp:68]   --->   Operation 660 'br' 'br_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 6)> <Delay = 1.58>
ST_43 : Operation 661 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_6, i10 %buf_29_addr" [top.cpp:65]   --->   Operation 661 'store' 'store_ln65' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 662 [1/1] (0.00ns)   --->   "%buf_30_addr_3 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln66_3" [top.cpp:66]   --->   Operation 662 'getelementptr' 'buf_30_addr_3' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 5)> <Delay = 0.00>
ST_43 : Operation 663 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_3, i10 %buf_30_addr_3" [top.cpp:66]   --->   Operation 663 'store' 'store_ln66' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 664 [1/1] (0.00ns)   --->   "%buf_31_addr_2 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln67_3" [top.cpp:67]   --->   Operation 664 'getelementptr' 'buf_31_addr_2' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 5)> <Delay = 0.00>
ST_43 : Operation 665 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_3, i10 %buf_31_addr_2" [top.cpp:67]   --->   Operation 665 'store' 'store_ln67' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 666 [1/1] (0.00ns)   --->   "%buf_24_addr_2 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln68_3" [top.cpp:68]   --->   Operation 666 'getelementptr' 'buf_24_addr_2' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 5)> <Delay = 0.00>
ST_43 : Operation 667 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_3, i10 %buf_24_addr_2" [top.cpp:68]   --->   Operation 667 'store' 'store_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 668 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit494" [top.cpp:68]   --->   Operation 668 'br' 'br_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 5)> <Delay = 1.58>
ST_43 : Operation 669 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_6, i10 %buf_28_addr" [top.cpp:65]   --->   Operation 669 'store' 'store_ln65' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 670 [1/1] (0.00ns)   --->   "%buf_29_addr_3 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln66_3" [top.cpp:66]   --->   Operation 670 'getelementptr' 'buf_29_addr_3' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 4)> <Delay = 0.00>
ST_43 : Operation 671 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_3, i10 %buf_29_addr_3" [top.cpp:66]   --->   Operation 671 'store' 'store_ln66' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 672 [1/1] (0.00ns)   --->   "%buf_30_addr_2 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln67_3" [top.cpp:67]   --->   Operation 672 'getelementptr' 'buf_30_addr_2' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 4)> <Delay = 0.00>
ST_43 : Operation 673 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_3, i10 %buf_30_addr_2" [top.cpp:67]   --->   Operation 673 'store' 'store_ln67' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 674 [1/1] (0.00ns)   --->   "%buf_31_addr_1 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln68_3" [top.cpp:68]   --->   Operation 674 'getelementptr' 'buf_31_addr_1' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 4)> <Delay = 0.00>
ST_43 : Operation 675 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_3, i10 %buf_31_addr_1" [top.cpp:68]   --->   Operation 675 'store' 'store_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 676 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit494" [top.cpp:68]   --->   Operation 676 'br' 'br_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 4)> <Delay = 1.58>
ST_43 : Operation 677 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_6, i10 %buf_27_addr" [top.cpp:65]   --->   Operation 677 'store' 'store_ln65' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 678 [1/1] (0.00ns)   --->   "%buf_28_addr_3 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln66_3" [top.cpp:66]   --->   Operation 678 'getelementptr' 'buf_28_addr_3' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 3)> <Delay = 0.00>
ST_43 : Operation 679 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_3, i10 %buf_28_addr_3" [top.cpp:66]   --->   Operation 679 'store' 'store_ln66' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 680 [1/1] (0.00ns)   --->   "%buf_29_addr_2 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln67_3" [top.cpp:67]   --->   Operation 680 'getelementptr' 'buf_29_addr_2' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 3)> <Delay = 0.00>
ST_43 : Operation 681 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_3, i10 %buf_29_addr_2" [top.cpp:67]   --->   Operation 681 'store' 'store_ln67' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 682 [1/1] (0.00ns)   --->   "%buf_30_addr_1 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln68_3" [top.cpp:68]   --->   Operation 682 'getelementptr' 'buf_30_addr_1' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 3)> <Delay = 0.00>
ST_43 : Operation 683 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_3, i10 %buf_30_addr_1" [top.cpp:68]   --->   Operation 683 'store' 'store_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 684 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit494" [top.cpp:68]   --->   Operation 684 'br' 'br_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 3)> <Delay = 1.58>
ST_43 : Operation 685 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_6, i10 %buf_26_addr" [top.cpp:65]   --->   Operation 685 'store' 'store_ln65' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 686 [1/1] (0.00ns)   --->   "%buf_27_addr_3 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln66_3" [top.cpp:66]   --->   Operation 686 'getelementptr' 'buf_27_addr_3' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 2)> <Delay = 0.00>
ST_43 : Operation 687 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_3, i10 %buf_27_addr_3" [top.cpp:66]   --->   Operation 687 'store' 'store_ln66' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 688 [1/1] (0.00ns)   --->   "%buf_28_addr_2 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln67_3" [top.cpp:67]   --->   Operation 688 'getelementptr' 'buf_28_addr_2' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 2)> <Delay = 0.00>
ST_43 : Operation 689 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_3, i10 %buf_28_addr_2" [top.cpp:67]   --->   Operation 689 'store' 'store_ln67' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 690 [1/1] (0.00ns)   --->   "%buf_29_addr_1 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln68_3" [top.cpp:68]   --->   Operation 690 'getelementptr' 'buf_29_addr_1' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 2)> <Delay = 0.00>
ST_43 : Operation 691 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_3, i10 %buf_29_addr_1" [top.cpp:68]   --->   Operation 691 'store' 'store_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 692 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit494" [top.cpp:68]   --->   Operation 692 'br' 'br_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 2)> <Delay = 1.58>
ST_43 : Operation 693 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_6, i10 %buf_25_addr" [top.cpp:65]   --->   Operation 693 'store' 'store_ln65' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 694 [1/1] (0.00ns)   --->   "%buf_26_addr_3 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln66_3" [top.cpp:66]   --->   Operation 694 'getelementptr' 'buf_26_addr_3' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 1)> <Delay = 0.00>
ST_43 : Operation 695 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_3, i10 %buf_26_addr_3" [top.cpp:66]   --->   Operation 695 'store' 'store_ln66' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 696 [1/1] (0.00ns)   --->   "%buf_27_addr_2 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln67_3" [top.cpp:67]   --->   Operation 696 'getelementptr' 'buf_27_addr_2' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 1)> <Delay = 0.00>
ST_43 : Operation 697 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_3, i10 %buf_27_addr_2" [top.cpp:67]   --->   Operation 697 'store' 'store_ln67' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 698 [1/1] (0.00ns)   --->   "%buf_28_addr_1 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln68_3" [top.cpp:68]   --->   Operation 698 'getelementptr' 'buf_28_addr_1' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 1)> <Delay = 0.00>
ST_43 : Operation 699 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_3, i10 %buf_28_addr_1" [top.cpp:68]   --->   Operation 699 'store' 'store_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 700 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit494" [top.cpp:68]   --->   Operation 700 'br' 'br_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 1)> <Delay = 1.58>
ST_43 : Operation 701 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_6, i10 %buf_24_addr" [top.cpp:65]   --->   Operation 701 'store' 'store_ln65' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 702 [1/1] (0.00ns)   --->   "%buf_25_addr_2 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln66_3" [top.cpp:66]   --->   Operation 702 'getelementptr' 'buf_25_addr_2' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 0)> <Delay = 0.00>
ST_43 : Operation 703 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_3, i10 %buf_25_addr_2" [top.cpp:66]   --->   Operation 703 'store' 'store_ln66' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 704 [1/1] (0.00ns)   --->   "%buf_26_addr_2 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln67_3" [top.cpp:67]   --->   Operation 704 'getelementptr' 'buf_26_addr_2' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 0)> <Delay = 0.00>
ST_43 : Operation 705 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_3, i10 %buf_26_addr_2" [top.cpp:67]   --->   Operation 705 'store' 'store_ln67' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 706 [1/1] (0.00ns)   --->   "%buf_27_addr_1 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln68_3" [top.cpp:68]   --->   Operation 706 'getelementptr' 'buf_27_addr_1' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 0)> <Delay = 0.00>
ST_43 : Operation 707 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_3, i10 %buf_27_addr_1" [top.cpp:68]   --->   Operation 707 'store' 'store_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 708 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit494" [top.cpp:68]   --->   Operation 708 'br' 'br_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 0)> <Delay = 1.58>
ST_43 : Operation 709 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_6, i10 %buf_31_addr" [top.cpp:65]   --->   Operation 709 'store' 'store_ln65' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 710 [1/1] (0.00ns)   --->   "%buf_24_addr_1 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln66_3" [top.cpp:66]   --->   Operation 710 'getelementptr' 'buf_24_addr_1' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 7)> <Delay = 0.00>
ST_43 : Operation 711 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_3, i10 %buf_24_addr_1" [top.cpp:66]   --->   Operation 711 'store' 'store_ln66' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 712 [1/1] (0.00ns)   --->   "%buf_25_addr_1 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln67_3" [top.cpp:67]   --->   Operation 712 'getelementptr' 'buf_25_addr_1' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 7)> <Delay = 0.00>
ST_43 : Operation 713 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_3, i10 %buf_25_addr_1" [top.cpp:67]   --->   Operation 713 'store' 'store_ln67' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 714 [1/1] (0.00ns)   --->   "%buf_26_addr_1 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln68_3" [top.cpp:68]   --->   Operation 714 'getelementptr' 'buf_26_addr_1' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 7)> <Delay = 0.00>
ST_43 : Operation 715 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_3, i10 %buf_26_addr_1" [top.cpp:68]   --->   Operation 715 'store' 'store_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 716 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit494" [top.cpp:68]   --->   Operation 716 'br' 'br_ln68' <Predicate = (!icmp_ln64_3 & trunc_ln65_7 == 7)> <Delay = 1.58>
ST_43 : Operation 717 [1/1] (0.00ns)   --->   "%size3_9 = phi i16 %size3_6, void %arrayidx18.i491869.case.7, i16 %size3_6, void %arrayidx18.i491869.case.6, i16 %size3_6, void %arrayidx18.i491869.case.5, i16 %size3_6, void %arrayidx18.i491869.case.4, i16 %size3_6, void %arrayidx18.i491869.case.3, i16 %size3_6, void %arrayidx18.i491869.case.2, i16 %size3_6, void %arrayidx18.i491869.case.1, i16 %size3_6, void %arrayidx18.i491869.case.0, i16 %size3_15_loc_load, void %_Z10postVectorPcRss.exit470"   --->   Operation 717 'phi' 'size3_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 718 [1/1] (0.00ns)   --->   "%trunc_ln163_3 = trunc i16 %size3_9" [top.cpp:163]   --->   Operation 718 'trunc' 'trunc_ln163_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 719 [1/1] (2.42ns)   --->   "%icmp_ln64_4 = icmp_eq  i16 %val_size4_3_loc_load, i16 0" [top.cpp:64]   --->   Operation 719 'icmp' 'icmp_ln64_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 720 [1/1] (1.58ns)   --->   "%br_ln64 = br i1 %icmp_ln64_4, void %if.then.i516, void %_Z10postVectorPcRss.exit518" [top.cpp:64]   --->   Operation 720 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>
ST_43 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln65_8 = trunc i16 %val_size4_3_loc_load" [top.cpp:65]   --->   Operation 721 'trunc' 'trunc_ln65_8' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 722 [1/1] (1.67ns)   --->   "%size4 = add i13 %trunc_ln171_5_loc_load, i13 1" [top.cpp:65]   --->   Operation 722 'add' 'size4' <Predicate = (!icmp_ln64_4)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 723 [1/1] (0.00ns)   --->   "%lshr_ln65_4 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size4_15_loc_load, i32 3, i32 12" [top.cpp:65]   --->   Operation 723 'partselect' 'lshr_ln65_4' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i10 %lshr_ln65_4" [top.cpp:65]   --->   Operation 724 'zext' 'zext_ln65_4' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 725 [1/1] (0.00ns)   --->   "%buf_32_addr = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln65_4" [top.cpp:65]   --->   Operation 725 'getelementptr' 'buf_32_addr' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 726 [1/1] (0.00ns)   --->   "%buf_33_addr = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln65_4" [top.cpp:65]   --->   Operation 726 'getelementptr' 'buf_33_addr' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 727 [1/1] (0.00ns)   --->   "%buf_34_addr = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln65_4" [top.cpp:65]   --->   Operation 727 'getelementptr' 'buf_34_addr' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 728 [1/1] (0.00ns)   --->   "%buf_35_addr = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln65_4" [top.cpp:65]   --->   Operation 728 'getelementptr' 'buf_35_addr' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 729 [1/1] (0.00ns)   --->   "%buf_36_addr = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln65_4" [top.cpp:65]   --->   Operation 729 'getelementptr' 'buf_36_addr' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 730 [1/1] (0.00ns)   --->   "%buf_37_addr = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln65_4" [top.cpp:65]   --->   Operation 730 'getelementptr' 'buf_37_addr' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 731 [1/1] (0.00ns)   --->   "%buf_38_addr = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln65_4" [top.cpp:65]   --->   Operation 731 'getelementptr' 'buf_38_addr' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 732 [1/1] (0.00ns)   --->   "%buf_39_addr = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln65_4" [top.cpp:65]   --->   Operation 732 'getelementptr' 'buf_39_addr' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln65_9 = trunc i16 %size4_15_loc_load" [top.cpp:65]   --->   Operation 733 'trunc' 'trunc_ln65_9' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln66_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %val_size4_3_loc_load, i32 8, i32 15" [top.cpp:66]   --->   Operation 734 'partselect' 'trunc_ln66_4' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 735 [1/1] (1.67ns)   --->   "%size4_4 = add i13 %trunc_ln171_5_loc_load, i13 2" [top.cpp:66]   --->   Operation 735 'add' 'size4_4' <Predicate = (!icmp_ln64_4)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 736 [1/1] (0.00ns)   --->   "%lshr_ln66_9 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size4, i32 3, i32 12" [top.cpp:66]   --->   Operation 736 'partselect' 'lshr_ln66_9' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln66_4 = zext i10 %lshr_ln66_9" [top.cpp:66]   --->   Operation 737 'zext' 'zext_ln66_4' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_size4_3_loc_load, i32 15" [top.cpp:67]   --->   Operation 738 'bitselect' 'tmp_12' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 739 [1/1] (0.99ns)   --->   "%select_ln67_4 = select i1 %tmp_12, i8 255, i8 0" [top.cpp:67]   --->   Operation 739 'select' 'select_ln67_4' <Predicate = (!icmp_ln64_4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 740 [1/1] (1.67ns)   --->   "%size4_5 = add i13 %trunc_ln171_5_loc_load, i13 3" [top.cpp:67]   --->   Operation 740 'add' 'size4_5' <Predicate = (!icmp_ln64_4)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 741 [1/1] (0.00ns)   --->   "%lshr_ln67_4 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size4_4, i32 3, i32 12" [top.cpp:67]   --->   Operation 741 'partselect' 'lshr_ln67_4' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i10 %lshr_ln67_4" [top.cpp:67]   --->   Operation 742 'zext' 'zext_ln67_4' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 743 [1/1] (2.07ns)   --->   "%size4_6 = add i16 %size4_15_loc_load, i16 4" [top.cpp:68]   --->   Operation 743 'add' 'size4_6' <Predicate = (!icmp_ln64_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 744 [1/1] (0.00ns)   --->   "%lshr_ln68_4 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size4_5, i32 3, i32 12" [top.cpp:68]   --->   Operation 744 'partselect' 'lshr_ln68_4' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln68_4 = zext i10 %lshr_ln68_4" [top.cpp:68]   --->   Operation 745 'zext' 'zext_ln68_4' <Predicate = (!icmp_ln64_4)> <Delay = 0.00>
ST_43 : Operation 746 [1/1] (0.95ns)   --->   "%switch_ln65 = switch i3 %trunc_ln65_9, void %arrayidx18.i515865.case.2, i3 0, void %arrayidx18.i515865.case.3, i3 1, void %arrayidx18.i515865.case.4, i3 2, void %arrayidx18.i515865.case.5, i3 3, void %arrayidx18.i515865.case.6, i3 4, void %arrayidx18.i515865.case.7, i3 5, void %arrayidx18.i515865.case.0, i3 6, void %arrayidx18.i515865.case.1" [top.cpp:65]   --->   Operation 746 'switch' 'switch_ln65' <Predicate = (!icmp_ln64_4)> <Delay = 0.95>
ST_43 : Operation 747 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_8, i10 %buf_38_addr" [top.cpp:65]   --->   Operation 747 'store' 'store_ln65' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 748 [1/1] (0.00ns)   --->   "%buf_39_addr_3 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln66_4" [top.cpp:66]   --->   Operation 748 'getelementptr' 'buf_39_addr_3' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 6)> <Delay = 0.00>
ST_43 : Operation 749 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_4, i10 %buf_39_addr_3" [top.cpp:66]   --->   Operation 749 'store' 'store_ln66' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 750 [1/1] (0.00ns)   --->   "%buf_32_addr_3 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln67_4" [top.cpp:67]   --->   Operation 750 'getelementptr' 'buf_32_addr_3' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 6)> <Delay = 0.00>
ST_43 : Operation 751 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_4, i10 %buf_32_addr_3" [top.cpp:67]   --->   Operation 751 'store' 'store_ln67' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 752 [1/1] (0.00ns)   --->   "%buf_33_addr_3 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln68_4" [top.cpp:68]   --->   Operation 752 'getelementptr' 'buf_33_addr_3' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 6)> <Delay = 0.00>
ST_43 : Operation 753 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_4, i10 %buf_33_addr_3" [top.cpp:68]   --->   Operation 753 'store' 'store_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 754 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit518" [top.cpp:68]   --->   Operation 754 'br' 'br_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 6)> <Delay = 1.58>
ST_43 : Operation 755 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_8, i10 %buf_37_addr" [top.cpp:65]   --->   Operation 755 'store' 'store_ln65' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 756 [1/1] (0.00ns)   --->   "%buf_38_addr_3 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln66_4" [top.cpp:66]   --->   Operation 756 'getelementptr' 'buf_38_addr_3' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 5)> <Delay = 0.00>
ST_43 : Operation 757 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_4, i10 %buf_38_addr_3" [top.cpp:66]   --->   Operation 757 'store' 'store_ln66' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 758 [1/1] (0.00ns)   --->   "%buf_39_addr_2 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln67_4" [top.cpp:67]   --->   Operation 758 'getelementptr' 'buf_39_addr_2' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 5)> <Delay = 0.00>
ST_43 : Operation 759 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_4, i10 %buf_39_addr_2" [top.cpp:67]   --->   Operation 759 'store' 'store_ln67' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 760 [1/1] (0.00ns)   --->   "%buf_32_addr_2 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln68_4" [top.cpp:68]   --->   Operation 760 'getelementptr' 'buf_32_addr_2' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 5)> <Delay = 0.00>
ST_43 : Operation 761 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_4, i10 %buf_32_addr_2" [top.cpp:68]   --->   Operation 761 'store' 'store_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 762 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit518" [top.cpp:68]   --->   Operation 762 'br' 'br_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 5)> <Delay = 1.58>
ST_43 : Operation 763 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_8, i10 %buf_36_addr" [top.cpp:65]   --->   Operation 763 'store' 'store_ln65' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 764 [1/1] (0.00ns)   --->   "%buf_37_addr_3 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln66_4" [top.cpp:66]   --->   Operation 764 'getelementptr' 'buf_37_addr_3' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 4)> <Delay = 0.00>
ST_43 : Operation 765 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_4, i10 %buf_37_addr_3" [top.cpp:66]   --->   Operation 765 'store' 'store_ln66' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 766 [1/1] (0.00ns)   --->   "%buf_38_addr_2 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln67_4" [top.cpp:67]   --->   Operation 766 'getelementptr' 'buf_38_addr_2' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 4)> <Delay = 0.00>
ST_43 : Operation 767 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_4, i10 %buf_38_addr_2" [top.cpp:67]   --->   Operation 767 'store' 'store_ln67' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 768 [1/1] (0.00ns)   --->   "%buf_39_addr_1 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln68_4" [top.cpp:68]   --->   Operation 768 'getelementptr' 'buf_39_addr_1' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 4)> <Delay = 0.00>
ST_43 : Operation 769 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_4, i10 %buf_39_addr_1" [top.cpp:68]   --->   Operation 769 'store' 'store_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 770 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit518" [top.cpp:68]   --->   Operation 770 'br' 'br_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 4)> <Delay = 1.58>
ST_43 : Operation 771 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_8, i10 %buf_35_addr" [top.cpp:65]   --->   Operation 771 'store' 'store_ln65' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 772 [1/1] (0.00ns)   --->   "%buf_36_addr_3 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln66_4" [top.cpp:66]   --->   Operation 772 'getelementptr' 'buf_36_addr_3' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 3)> <Delay = 0.00>
ST_43 : Operation 773 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_4, i10 %buf_36_addr_3" [top.cpp:66]   --->   Operation 773 'store' 'store_ln66' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 774 [1/1] (0.00ns)   --->   "%buf_37_addr_2 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln67_4" [top.cpp:67]   --->   Operation 774 'getelementptr' 'buf_37_addr_2' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 3)> <Delay = 0.00>
ST_43 : Operation 775 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_4, i10 %buf_37_addr_2" [top.cpp:67]   --->   Operation 775 'store' 'store_ln67' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 776 [1/1] (0.00ns)   --->   "%buf_38_addr_1 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln68_4" [top.cpp:68]   --->   Operation 776 'getelementptr' 'buf_38_addr_1' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 3)> <Delay = 0.00>
ST_43 : Operation 777 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_4, i10 %buf_38_addr_1" [top.cpp:68]   --->   Operation 777 'store' 'store_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 778 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit518" [top.cpp:68]   --->   Operation 778 'br' 'br_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 3)> <Delay = 1.58>
ST_43 : Operation 779 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_8, i10 %buf_34_addr" [top.cpp:65]   --->   Operation 779 'store' 'store_ln65' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 780 [1/1] (0.00ns)   --->   "%buf_35_addr_3 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln66_4" [top.cpp:66]   --->   Operation 780 'getelementptr' 'buf_35_addr_3' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 2)> <Delay = 0.00>
ST_43 : Operation 781 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_4, i10 %buf_35_addr_3" [top.cpp:66]   --->   Operation 781 'store' 'store_ln66' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 782 [1/1] (0.00ns)   --->   "%buf_36_addr_2 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln67_4" [top.cpp:67]   --->   Operation 782 'getelementptr' 'buf_36_addr_2' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 2)> <Delay = 0.00>
ST_43 : Operation 783 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_4, i10 %buf_36_addr_2" [top.cpp:67]   --->   Operation 783 'store' 'store_ln67' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 784 [1/1] (0.00ns)   --->   "%buf_37_addr_1 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln68_4" [top.cpp:68]   --->   Operation 784 'getelementptr' 'buf_37_addr_1' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 2)> <Delay = 0.00>
ST_43 : Operation 785 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_4, i10 %buf_37_addr_1" [top.cpp:68]   --->   Operation 785 'store' 'store_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 786 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit518" [top.cpp:68]   --->   Operation 786 'br' 'br_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 2)> <Delay = 1.58>
ST_43 : Operation 787 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_8, i10 %buf_33_addr" [top.cpp:65]   --->   Operation 787 'store' 'store_ln65' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 788 [1/1] (0.00ns)   --->   "%buf_34_addr_3 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln66_4" [top.cpp:66]   --->   Operation 788 'getelementptr' 'buf_34_addr_3' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 1)> <Delay = 0.00>
ST_43 : Operation 789 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_4, i10 %buf_34_addr_3" [top.cpp:66]   --->   Operation 789 'store' 'store_ln66' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 790 [1/1] (0.00ns)   --->   "%buf_35_addr_2 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln67_4" [top.cpp:67]   --->   Operation 790 'getelementptr' 'buf_35_addr_2' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 1)> <Delay = 0.00>
ST_43 : Operation 791 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_4, i10 %buf_35_addr_2" [top.cpp:67]   --->   Operation 791 'store' 'store_ln67' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 792 [1/1] (0.00ns)   --->   "%buf_36_addr_1 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln68_4" [top.cpp:68]   --->   Operation 792 'getelementptr' 'buf_36_addr_1' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 1)> <Delay = 0.00>
ST_43 : Operation 793 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_4, i10 %buf_36_addr_1" [top.cpp:68]   --->   Operation 793 'store' 'store_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 794 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit518" [top.cpp:68]   --->   Operation 794 'br' 'br_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 1)> <Delay = 1.58>
ST_43 : Operation 795 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_8, i10 %buf_32_addr" [top.cpp:65]   --->   Operation 795 'store' 'store_ln65' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 796 [1/1] (0.00ns)   --->   "%buf_33_addr_2 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln66_4" [top.cpp:66]   --->   Operation 796 'getelementptr' 'buf_33_addr_2' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 0)> <Delay = 0.00>
ST_43 : Operation 797 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_4, i10 %buf_33_addr_2" [top.cpp:66]   --->   Operation 797 'store' 'store_ln66' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 798 [1/1] (0.00ns)   --->   "%buf_34_addr_2 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln67_4" [top.cpp:67]   --->   Operation 798 'getelementptr' 'buf_34_addr_2' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 0)> <Delay = 0.00>
ST_43 : Operation 799 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_4, i10 %buf_34_addr_2" [top.cpp:67]   --->   Operation 799 'store' 'store_ln67' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 800 [1/1] (0.00ns)   --->   "%buf_35_addr_1 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln68_4" [top.cpp:68]   --->   Operation 800 'getelementptr' 'buf_35_addr_1' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 0)> <Delay = 0.00>
ST_43 : Operation 801 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_4, i10 %buf_35_addr_1" [top.cpp:68]   --->   Operation 801 'store' 'store_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 802 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit518" [top.cpp:68]   --->   Operation 802 'br' 'br_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 0)> <Delay = 1.58>
ST_43 : Operation 803 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_8, i10 %buf_39_addr" [top.cpp:65]   --->   Operation 803 'store' 'store_ln65' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 804 [1/1] (0.00ns)   --->   "%buf_32_addr_1 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln66_4" [top.cpp:66]   --->   Operation 804 'getelementptr' 'buf_32_addr_1' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 7)> <Delay = 0.00>
ST_43 : Operation 805 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_4, i10 %buf_32_addr_1" [top.cpp:66]   --->   Operation 805 'store' 'store_ln66' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 806 [1/1] (0.00ns)   --->   "%buf_33_addr_1 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln67_4" [top.cpp:67]   --->   Operation 806 'getelementptr' 'buf_33_addr_1' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 7)> <Delay = 0.00>
ST_43 : Operation 807 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_4, i10 %buf_33_addr_1" [top.cpp:67]   --->   Operation 807 'store' 'store_ln67' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 808 [1/1] (0.00ns)   --->   "%buf_34_addr_1 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln68_4" [top.cpp:68]   --->   Operation 808 'getelementptr' 'buf_34_addr_1' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 7)> <Delay = 0.00>
ST_43 : Operation 809 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_4, i10 %buf_34_addr_1" [top.cpp:68]   --->   Operation 809 'store' 'store_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 810 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit518" [top.cpp:68]   --->   Operation 810 'br' 'br_ln68' <Predicate = (!icmp_ln64_4 & trunc_ln65_9 == 7)> <Delay = 1.58>
ST_43 : Operation 811 [1/1] (0.00ns)   --->   "%size4_9 = phi i16 %size4_6, void %arrayidx18.i515865.case.7, i16 %size4_6, void %arrayidx18.i515865.case.6, i16 %size4_6, void %arrayidx18.i515865.case.5, i16 %size4_6, void %arrayidx18.i515865.case.4, i16 %size4_6, void %arrayidx18.i515865.case.3, i16 %size4_6, void %arrayidx18.i515865.case.2, i16 %size4_6, void %arrayidx18.i515865.case.1, i16 %size4_6, void %arrayidx18.i515865.case.0, i16 %size4_15_loc_load, void %_Z10postVectorPcRss.exit494"   --->   Operation 811 'phi' 'size4_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln163_4 = trunc i16 %size4_9" [top.cpp:163]   --->   Operation 812 'trunc' 'trunc_ln163_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 813 [1/1] (2.42ns)   --->   "%icmp_ln64_5 = icmp_eq  i16 %val_size5_4_loc_load, i16 0" [top.cpp:64]   --->   Operation 813 'icmp' 'icmp_ln64_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 814 [1/1] (1.58ns)   --->   "%br_ln64 = br i1 %icmp_ln64_5, void %if.then.i540, void %_Z10postVectorPcRss.exit542" [top.cpp:64]   --->   Operation 814 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>
ST_43 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln65_10 = trunc i16 %val_size5_4_loc_load" [top.cpp:65]   --->   Operation 815 'trunc' 'trunc_ln65_10' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 816 [1/1] (1.67ns)   --->   "%size5 = add i13 %trunc_ln171_3_loc_load, i13 1" [top.cpp:65]   --->   Operation 816 'add' 'size5' <Predicate = (!icmp_ln64_5)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 817 [1/1] (0.00ns)   --->   "%lshr_ln65_5 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size5_16_loc_load, i32 3, i32 12" [top.cpp:65]   --->   Operation 817 'partselect' 'lshr_ln65_5' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln65_5 = zext i10 %lshr_ln65_5" [top.cpp:65]   --->   Operation 818 'zext' 'zext_ln65_5' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 819 [1/1] (0.00ns)   --->   "%buf_40_addr = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln65_5" [top.cpp:65]   --->   Operation 819 'getelementptr' 'buf_40_addr' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 820 [1/1] (0.00ns)   --->   "%buf_41_addr = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln65_5" [top.cpp:65]   --->   Operation 820 'getelementptr' 'buf_41_addr' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 821 [1/1] (0.00ns)   --->   "%buf_42_addr = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln65_5" [top.cpp:65]   --->   Operation 821 'getelementptr' 'buf_42_addr' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 822 [1/1] (0.00ns)   --->   "%buf_43_addr = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln65_5" [top.cpp:65]   --->   Operation 822 'getelementptr' 'buf_43_addr' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 823 [1/1] (0.00ns)   --->   "%buf_44_addr = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln65_5" [top.cpp:65]   --->   Operation 823 'getelementptr' 'buf_44_addr' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 824 [1/1] (0.00ns)   --->   "%buf_45_addr = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln65_5" [top.cpp:65]   --->   Operation 824 'getelementptr' 'buf_45_addr' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 825 [1/1] (0.00ns)   --->   "%buf_46_addr = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln65_5" [top.cpp:65]   --->   Operation 825 'getelementptr' 'buf_46_addr' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 826 [1/1] (0.00ns)   --->   "%buf_47_addr = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln65_5" [top.cpp:65]   --->   Operation 826 'getelementptr' 'buf_47_addr' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln65_11 = trunc i16 %size5_16_loc_load" [top.cpp:65]   --->   Operation 827 'trunc' 'trunc_ln65_11' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln66_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %val_size5_4_loc_load, i32 8, i32 15" [top.cpp:66]   --->   Operation 828 'partselect' 'trunc_ln66_5' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 829 [1/1] (1.67ns)   --->   "%size5_4 = add i13 %trunc_ln171_3_loc_load, i13 2" [top.cpp:66]   --->   Operation 829 'add' 'size5_4' <Predicate = (!icmp_ln64_5)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 830 [1/1] (0.00ns)   --->   "%lshr_ln66_s = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size5, i32 3, i32 12" [top.cpp:66]   --->   Operation 830 'partselect' 'lshr_ln66_s' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln66_5 = zext i10 %lshr_ln66_s" [top.cpp:66]   --->   Operation 831 'zext' 'zext_ln66_5' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_size5_4_loc_load, i32 15" [top.cpp:67]   --->   Operation 832 'bitselect' 'tmp_13' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 833 [1/1] (0.99ns)   --->   "%select_ln67_5 = select i1 %tmp_13, i8 255, i8 0" [top.cpp:67]   --->   Operation 833 'select' 'select_ln67_5' <Predicate = (!icmp_ln64_5)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 834 [1/1] (1.67ns)   --->   "%size5_5 = add i13 %trunc_ln171_3_loc_load, i13 3" [top.cpp:67]   --->   Operation 834 'add' 'size5_5' <Predicate = (!icmp_ln64_5)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 835 [1/1] (0.00ns)   --->   "%lshr_ln67_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size5_4, i32 3, i32 12" [top.cpp:67]   --->   Operation 835 'partselect' 'lshr_ln67_5' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln67_5 = zext i10 %lshr_ln67_5" [top.cpp:67]   --->   Operation 836 'zext' 'zext_ln67_5' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 837 [1/1] (2.07ns)   --->   "%size5_6 = add i16 %size5_16_loc_load, i16 4" [top.cpp:68]   --->   Operation 837 'add' 'size5_6' <Predicate = (!icmp_ln64_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 838 [1/1] (0.00ns)   --->   "%lshr_ln68_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size5_5, i32 3, i32 12" [top.cpp:68]   --->   Operation 838 'partselect' 'lshr_ln68_5' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln68_5 = zext i10 %lshr_ln68_5" [top.cpp:68]   --->   Operation 839 'zext' 'zext_ln68_5' <Predicate = (!icmp_ln64_5)> <Delay = 0.00>
ST_43 : Operation 840 [1/1] (0.95ns)   --->   "%switch_ln65 = switch i3 %trunc_ln65_11, void %arrayidx18.i539861.case.2, i3 0, void %arrayidx18.i539861.case.3, i3 1, void %arrayidx18.i539861.case.4, i3 2, void %arrayidx18.i539861.case.5, i3 3, void %arrayidx18.i539861.case.6, i3 4, void %arrayidx18.i539861.case.7, i3 5, void %arrayidx18.i539861.case.0, i3 6, void %arrayidx18.i539861.case.1" [top.cpp:65]   --->   Operation 840 'switch' 'switch_ln65' <Predicate = (!icmp_ln64_5)> <Delay = 0.95>
ST_43 : Operation 841 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_10, i10 %buf_46_addr" [top.cpp:65]   --->   Operation 841 'store' 'store_ln65' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 842 [1/1] (0.00ns)   --->   "%buf_47_addr_3 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln66_5" [top.cpp:66]   --->   Operation 842 'getelementptr' 'buf_47_addr_3' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 6)> <Delay = 0.00>
ST_43 : Operation 843 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_5, i10 %buf_47_addr_3" [top.cpp:66]   --->   Operation 843 'store' 'store_ln66' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 844 [1/1] (0.00ns)   --->   "%buf_40_addr_3 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln67_5" [top.cpp:67]   --->   Operation 844 'getelementptr' 'buf_40_addr_3' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 6)> <Delay = 0.00>
ST_43 : Operation 845 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_5, i10 %buf_40_addr_3" [top.cpp:67]   --->   Operation 845 'store' 'store_ln67' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 846 [1/1] (0.00ns)   --->   "%buf_41_addr_3 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln68_5" [top.cpp:68]   --->   Operation 846 'getelementptr' 'buf_41_addr_3' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 6)> <Delay = 0.00>
ST_43 : Operation 847 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_5, i10 %buf_41_addr_3" [top.cpp:68]   --->   Operation 847 'store' 'store_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 848 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit542" [top.cpp:68]   --->   Operation 848 'br' 'br_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 6)> <Delay = 1.58>
ST_43 : Operation 849 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_10, i10 %buf_45_addr" [top.cpp:65]   --->   Operation 849 'store' 'store_ln65' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 850 [1/1] (0.00ns)   --->   "%buf_46_addr_3 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln66_5" [top.cpp:66]   --->   Operation 850 'getelementptr' 'buf_46_addr_3' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 5)> <Delay = 0.00>
ST_43 : Operation 851 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_5, i10 %buf_46_addr_3" [top.cpp:66]   --->   Operation 851 'store' 'store_ln66' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 852 [1/1] (0.00ns)   --->   "%buf_47_addr_2 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln67_5" [top.cpp:67]   --->   Operation 852 'getelementptr' 'buf_47_addr_2' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 5)> <Delay = 0.00>
ST_43 : Operation 853 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_5, i10 %buf_47_addr_2" [top.cpp:67]   --->   Operation 853 'store' 'store_ln67' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 854 [1/1] (0.00ns)   --->   "%buf_40_addr_2 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln68_5" [top.cpp:68]   --->   Operation 854 'getelementptr' 'buf_40_addr_2' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 5)> <Delay = 0.00>
ST_43 : Operation 855 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_5, i10 %buf_40_addr_2" [top.cpp:68]   --->   Operation 855 'store' 'store_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 856 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit542" [top.cpp:68]   --->   Operation 856 'br' 'br_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 5)> <Delay = 1.58>
ST_43 : Operation 857 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_10, i10 %buf_44_addr" [top.cpp:65]   --->   Operation 857 'store' 'store_ln65' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 858 [1/1] (0.00ns)   --->   "%buf_45_addr_3 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln66_5" [top.cpp:66]   --->   Operation 858 'getelementptr' 'buf_45_addr_3' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 4)> <Delay = 0.00>
ST_43 : Operation 859 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_5, i10 %buf_45_addr_3" [top.cpp:66]   --->   Operation 859 'store' 'store_ln66' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 860 [1/1] (0.00ns)   --->   "%buf_46_addr_2 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln67_5" [top.cpp:67]   --->   Operation 860 'getelementptr' 'buf_46_addr_2' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 4)> <Delay = 0.00>
ST_43 : Operation 861 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_5, i10 %buf_46_addr_2" [top.cpp:67]   --->   Operation 861 'store' 'store_ln67' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 862 [1/1] (0.00ns)   --->   "%buf_47_addr_1 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln68_5" [top.cpp:68]   --->   Operation 862 'getelementptr' 'buf_47_addr_1' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 4)> <Delay = 0.00>
ST_43 : Operation 863 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_5, i10 %buf_47_addr_1" [top.cpp:68]   --->   Operation 863 'store' 'store_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 864 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit542" [top.cpp:68]   --->   Operation 864 'br' 'br_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 4)> <Delay = 1.58>
ST_43 : Operation 865 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_10, i10 %buf_43_addr" [top.cpp:65]   --->   Operation 865 'store' 'store_ln65' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 866 [1/1] (0.00ns)   --->   "%buf_44_addr_3 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln66_5" [top.cpp:66]   --->   Operation 866 'getelementptr' 'buf_44_addr_3' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 3)> <Delay = 0.00>
ST_43 : Operation 867 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_5, i10 %buf_44_addr_3" [top.cpp:66]   --->   Operation 867 'store' 'store_ln66' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 868 [1/1] (0.00ns)   --->   "%buf_45_addr_2 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln67_5" [top.cpp:67]   --->   Operation 868 'getelementptr' 'buf_45_addr_2' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 3)> <Delay = 0.00>
ST_43 : Operation 869 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_5, i10 %buf_45_addr_2" [top.cpp:67]   --->   Operation 869 'store' 'store_ln67' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 870 [1/1] (0.00ns)   --->   "%buf_46_addr_1 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln68_5" [top.cpp:68]   --->   Operation 870 'getelementptr' 'buf_46_addr_1' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 3)> <Delay = 0.00>
ST_43 : Operation 871 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_5, i10 %buf_46_addr_1" [top.cpp:68]   --->   Operation 871 'store' 'store_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 872 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit542" [top.cpp:68]   --->   Operation 872 'br' 'br_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 3)> <Delay = 1.58>
ST_43 : Operation 873 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_10, i10 %buf_42_addr" [top.cpp:65]   --->   Operation 873 'store' 'store_ln65' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 874 [1/1] (0.00ns)   --->   "%buf_43_addr_3 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln66_5" [top.cpp:66]   --->   Operation 874 'getelementptr' 'buf_43_addr_3' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 2)> <Delay = 0.00>
ST_43 : Operation 875 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_5, i10 %buf_43_addr_3" [top.cpp:66]   --->   Operation 875 'store' 'store_ln66' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 876 [1/1] (0.00ns)   --->   "%buf_44_addr_2 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln67_5" [top.cpp:67]   --->   Operation 876 'getelementptr' 'buf_44_addr_2' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 2)> <Delay = 0.00>
ST_43 : Operation 877 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_5, i10 %buf_44_addr_2" [top.cpp:67]   --->   Operation 877 'store' 'store_ln67' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 878 [1/1] (0.00ns)   --->   "%buf_45_addr_1 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln68_5" [top.cpp:68]   --->   Operation 878 'getelementptr' 'buf_45_addr_1' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 2)> <Delay = 0.00>
ST_43 : Operation 879 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_5, i10 %buf_45_addr_1" [top.cpp:68]   --->   Operation 879 'store' 'store_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 880 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit542" [top.cpp:68]   --->   Operation 880 'br' 'br_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 2)> <Delay = 1.58>
ST_43 : Operation 881 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_10, i10 %buf_41_addr" [top.cpp:65]   --->   Operation 881 'store' 'store_ln65' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 882 [1/1] (0.00ns)   --->   "%buf_42_addr_3 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln66_5" [top.cpp:66]   --->   Operation 882 'getelementptr' 'buf_42_addr_3' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 1)> <Delay = 0.00>
ST_43 : Operation 883 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_5, i10 %buf_42_addr_3" [top.cpp:66]   --->   Operation 883 'store' 'store_ln66' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 884 [1/1] (0.00ns)   --->   "%buf_43_addr_2 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln67_5" [top.cpp:67]   --->   Operation 884 'getelementptr' 'buf_43_addr_2' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 1)> <Delay = 0.00>
ST_43 : Operation 885 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_5, i10 %buf_43_addr_2" [top.cpp:67]   --->   Operation 885 'store' 'store_ln67' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 886 [1/1] (0.00ns)   --->   "%buf_44_addr_1 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln68_5" [top.cpp:68]   --->   Operation 886 'getelementptr' 'buf_44_addr_1' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 1)> <Delay = 0.00>
ST_43 : Operation 887 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_5, i10 %buf_44_addr_1" [top.cpp:68]   --->   Operation 887 'store' 'store_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 888 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit542" [top.cpp:68]   --->   Operation 888 'br' 'br_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 1)> <Delay = 1.58>
ST_43 : Operation 889 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_10, i10 %buf_40_addr" [top.cpp:65]   --->   Operation 889 'store' 'store_ln65' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 890 [1/1] (0.00ns)   --->   "%buf_41_addr_2 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln66_5" [top.cpp:66]   --->   Operation 890 'getelementptr' 'buf_41_addr_2' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 0)> <Delay = 0.00>
ST_43 : Operation 891 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_5, i10 %buf_41_addr_2" [top.cpp:66]   --->   Operation 891 'store' 'store_ln66' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 892 [1/1] (0.00ns)   --->   "%buf_42_addr_2 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln67_5" [top.cpp:67]   --->   Operation 892 'getelementptr' 'buf_42_addr_2' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 0)> <Delay = 0.00>
ST_43 : Operation 893 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_5, i10 %buf_42_addr_2" [top.cpp:67]   --->   Operation 893 'store' 'store_ln67' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 894 [1/1] (0.00ns)   --->   "%buf_43_addr_1 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln68_5" [top.cpp:68]   --->   Operation 894 'getelementptr' 'buf_43_addr_1' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 0)> <Delay = 0.00>
ST_43 : Operation 895 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_5, i10 %buf_43_addr_1" [top.cpp:68]   --->   Operation 895 'store' 'store_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 896 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit542" [top.cpp:68]   --->   Operation 896 'br' 'br_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 0)> <Delay = 1.58>
ST_43 : Operation 897 [1/1] (3.25ns)   --->   "%store_ln65 = store i8 %trunc_ln65_10, i10 %buf_47_addr" [top.cpp:65]   --->   Operation 897 'store' 'store_ln65' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 898 [1/1] (0.00ns)   --->   "%buf_40_addr_1 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln66_5" [top.cpp:66]   --->   Operation 898 'getelementptr' 'buf_40_addr_1' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 7)> <Delay = 0.00>
ST_43 : Operation 899 [1/1] (3.25ns)   --->   "%store_ln66 = store i8 %trunc_ln66_5, i10 %buf_40_addr_1" [top.cpp:66]   --->   Operation 899 'store' 'store_ln66' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 900 [1/1] (0.00ns)   --->   "%buf_41_addr_1 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln67_5" [top.cpp:67]   --->   Operation 900 'getelementptr' 'buf_41_addr_1' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 7)> <Delay = 0.00>
ST_43 : Operation 901 [1/1] (3.25ns)   --->   "%store_ln67 = store i8 %select_ln67_5, i10 %buf_41_addr_1" [top.cpp:67]   --->   Operation 901 'store' 'store_ln67' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 902 [1/1] (0.00ns)   --->   "%buf_42_addr_1 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln68_5" [top.cpp:68]   --->   Operation 902 'getelementptr' 'buf_42_addr_1' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 7)> <Delay = 0.00>
ST_43 : Operation 903 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %select_ln67_5, i10 %buf_42_addr_1" [top.cpp:68]   --->   Operation 903 'store' 'store_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_43 : Operation 904 [1/1] (1.58ns)   --->   "%br_ln68 = br void %_Z10postVectorPcRss.exit542" [top.cpp:68]   --->   Operation 904 'br' 'br_ln68' <Predicate = (!icmp_ln64_5 & trunc_ln65_11 == 7)> <Delay = 1.58>
ST_43 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i16 %size0_9" [top.cpp:75]   --->   Operation 905 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 906 [1/1] (2.07ns)   --->   "%add_ln75 = add i17 %sext_ln75, i17 7" [top.cpp:75]   --->   Operation 906 'add' 'add_ln75' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 907 [1/1] (2.07ns)   --->   "%add_ln75_12 = add i16 %size0_9, i16 7" [top.cpp:75]   --->   Operation 907 'add' 'add_ln75_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75, i32 16" [top.cpp:75]   --->   Operation 908 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 909 [1/1] (2.07ns)   --->   "%sub_ln75 = sub i16 65529, i16 %size0_9" [top.cpp:75]   --->   Operation 909 'sub' 'sub_ln75' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75, i32 3, i32 15" [top.cpp:75]   --->   Operation 910 'partselect' 'trunc_ln75_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 911 [1/1] (1.67ns)   --->   "%sub_ln75_1 = sub i13 0, i13 %trunc_ln75_1" [top.cpp:75]   --->   Operation 911 'sub' 'sub_ln75_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 912 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_12, i32 3, i32 15" [top.cpp:75]   --->   Operation 912 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 913 [1/1] (0.69ns)   --->   "%select_ln75 = select i1 %tmp_14, i13 %sub_ln75_1, i13 %tmp" [top.cpp:75]   --->   Operation 913 'select' 'select_ln75' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.50>
ST_44 : Operation 914 [1/1] (0.00ns)   --->   "%size5_9 = phi i16 %size5_6, void %arrayidx18.i539861.case.7, i16 %size5_6, void %arrayidx18.i539861.case.6, i16 %size5_6, void %arrayidx18.i539861.case.5, i16 %size5_6, void %arrayidx18.i539861.case.4, i16 %size5_6, void %arrayidx18.i539861.case.3, i16 %size5_6, void %arrayidx18.i539861.case.2, i16 %size5_6, void %arrayidx18.i539861.case.1, i16 %size5_6, void %arrayidx18.i539861.case.0, i16 %size5_16_loc_load, void %_Z10postVectorPcRss.exit518"   --->   Operation 914 'phi' 'size5_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln163_5 = trunc i16 %size5_9" [top.cpp:163]   --->   Operation 915 'trunc' 'trunc_ln163_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 916 [1/1] (0.00ns)   --->   "%size0_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75, i3 0" [top.cpp:75]   --->   Operation 916 'bitconcatenate' 'size0_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 917 [1/1] (2.07ns)   --->   "%padding_size = sub i16 %size0_8, i16 %size0_9" [top.cpp:75]   --->   Operation 917 'sub' 'padding_size' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 918 [1/1] (2.42ns)   --->   "%icmp_ln81 = icmp_sgt  i16 %padding_size, i16 0" [top.cpp:81]   --->   Operation 918 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 919 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %if.end.i558, void %if.then.i557" [top.cpp:81]   --->   Operation 919 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 920 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size0_9, i32 3, i32 12" [top.cpp:82]   --->   Operation 920 'partselect' 'lshr_ln7' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i10 %lshr_ln7" [top.cpp:82]   --->   Operation 921 'zext' 'zext_ln82' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 922 [1/1] (0.00ns)   --->   "%buf_addr_4 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82" [top.cpp:82]   --->   Operation 922 'getelementptr' 'buf_addr_4' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 923 [1/1] (0.00ns)   --->   "%buf_1_addr_4 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82" [top.cpp:82]   --->   Operation 923 'getelementptr' 'buf_1_addr_4' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 924 [1/1] (0.00ns)   --->   "%buf_2_addr_4 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82" [top.cpp:82]   --->   Operation 924 'getelementptr' 'buf_2_addr_4' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 925 [1/1] (0.00ns)   --->   "%buf_3_addr_4 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82" [top.cpp:82]   --->   Operation 925 'getelementptr' 'buf_3_addr_4' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 926 [1/1] (0.00ns)   --->   "%buf_4_addr_4 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82" [top.cpp:82]   --->   Operation 926 'getelementptr' 'buf_4_addr_4' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 927 [1/1] (0.00ns)   --->   "%buf_5_addr_4 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82" [top.cpp:82]   --->   Operation 927 'getelementptr' 'buf_5_addr_4' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 928 [1/1] (0.00ns)   --->   "%buf_6_addr_4 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82" [top.cpp:82]   --->   Operation 928 'getelementptr' 'buf_6_addr_4' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 929 [1/1] (0.00ns)   --->   "%buf_7_addr_4 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82" [top.cpp:82]   --->   Operation 929 'getelementptr' 'buf_7_addr_4' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i16 %size0_9" [top.cpp:82]   --->   Operation 930 'trunc' 'trunc_ln82' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 931 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82, void %arrayidx.i556857.case.7, i3 0, void %arrayidx.i556857.case.0, i3 1, void %arrayidx.i556857.case.1, i3 2, void %arrayidx.i556857.case.2, i3 3, void %arrayidx.i556857.case.3, i3 4, void %arrayidx.i556857.case.4, i3 5, void %arrayidx.i556857.case.5, i3 6, void %arrayidx.i556857.case.6" [top.cpp:82]   --->   Operation 931 'switch' 'switch_ln82' <Predicate = (icmp_ln81)> <Delay = 0.95>

State 45 <SV = 44> <Delay = 3.25>
ST_45 : Operation 932 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_6_addr_4" [top.cpp:82]   --->   Operation 932 'store' 'store_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_45 : Operation 933 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.exit" [top.cpp:82]   --->   Operation 933 'br' 'br_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 6)> <Delay = 0.00>
ST_45 : Operation 934 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_5_addr_4" [top.cpp:82]   --->   Operation 934 'store' 'store_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_45 : Operation 935 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.exit" [top.cpp:82]   --->   Operation 935 'br' 'br_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 5)> <Delay = 0.00>
ST_45 : Operation 936 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_4_addr_4" [top.cpp:82]   --->   Operation 936 'store' 'store_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_45 : Operation 937 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.exit" [top.cpp:82]   --->   Operation 937 'br' 'br_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 4)> <Delay = 0.00>
ST_45 : Operation 938 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_3_addr_4" [top.cpp:82]   --->   Operation 938 'store' 'store_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_45 : Operation 939 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.exit" [top.cpp:82]   --->   Operation 939 'br' 'br_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 3)> <Delay = 0.00>
ST_45 : Operation 940 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_2_addr_4" [top.cpp:82]   --->   Operation 940 'store' 'store_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_45 : Operation 941 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.exit" [top.cpp:82]   --->   Operation 941 'br' 'br_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 2)> <Delay = 0.00>
ST_45 : Operation 942 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_1_addr_4" [top.cpp:82]   --->   Operation 942 'store' 'store_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_45 : Operation 943 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.exit" [top.cpp:82]   --->   Operation 943 'br' 'br_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 1)> <Delay = 0.00>
ST_45 : Operation 944 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_addr_4" [top.cpp:82]   --->   Operation 944 'store' 'store_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_45 : Operation 945 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.exit" [top.cpp:82]   --->   Operation 945 'br' 'br_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 0)> <Delay = 0.00>
ST_45 : Operation 946 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_7_addr_4" [top.cpp:82]   --->   Operation 946 'store' 'store_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_45 : Operation 947 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.exit" [top.cpp:82]   --->   Operation 947 'br' 'br_ln82' <Predicate = (icmp_ln81 & trunc_ln82 == 7)> <Delay = 0.00>
ST_45 : Operation 948 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i558" [top.cpp:82]   --->   Operation 948 'br' 'br_ln82' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_45 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size, i32 1, i32 15" [top.cpp:81]   --->   Operation 949 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 950 [1/1] (2.31ns)   --->   "%icmp_ln81_1 = icmp_sgt  i15 %tmp_15, i15 0" [top.cpp:81]   --->   Operation 950 'icmp' 'icmp_ln81_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 951 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_1, void %if.end.i558.1, void %if.then.i557.1" [top.cpp:81]   --->   Operation 951 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 952 [1/1] (1.67ns)   --->   "%add_ln82 = add i13 %trunc_ln163, i13 1" [top.cpp:82]   --->   Operation 952 'add' 'add_ln82' <Predicate = (icmp_ln81_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 953 [1/1] (0.00ns)   --->   "%lshr_ln82_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82, i32 3, i32 12" [top.cpp:82]   --->   Operation 953 'partselect' 'lshr_ln82_1' <Predicate = (icmp_ln81_1)> <Delay = 0.00>
ST_45 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i10 %lshr_ln82_1" [top.cpp:82]   --->   Operation 954 'zext' 'zext_ln82_1' <Predicate = (icmp_ln81_1)> <Delay = 0.00>
ST_45 : Operation 955 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82_1" [top.cpp:82]   --->   Operation 955 'getelementptr' 'buf_addr_5' <Predicate = (icmp_ln81_1)> <Delay = 0.00>
ST_45 : Operation 956 [1/1] (0.00ns)   --->   "%buf_1_addr_5 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82_1" [top.cpp:82]   --->   Operation 956 'getelementptr' 'buf_1_addr_5' <Predicate = (icmp_ln81_1)> <Delay = 0.00>
ST_45 : Operation 957 [1/1] (0.00ns)   --->   "%buf_2_addr_5 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82_1" [top.cpp:82]   --->   Operation 957 'getelementptr' 'buf_2_addr_5' <Predicate = (icmp_ln81_1)> <Delay = 0.00>
ST_45 : Operation 958 [1/1] (0.00ns)   --->   "%buf_3_addr_5 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82_1" [top.cpp:82]   --->   Operation 958 'getelementptr' 'buf_3_addr_5' <Predicate = (icmp_ln81_1)> <Delay = 0.00>
ST_45 : Operation 959 [1/1] (0.00ns)   --->   "%buf_4_addr_5 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82_1" [top.cpp:82]   --->   Operation 959 'getelementptr' 'buf_4_addr_5' <Predicate = (icmp_ln81_1)> <Delay = 0.00>
ST_45 : Operation 960 [1/1] (0.00ns)   --->   "%buf_5_addr_5 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82_1" [top.cpp:82]   --->   Operation 960 'getelementptr' 'buf_5_addr_5' <Predicate = (icmp_ln81_1)> <Delay = 0.00>
ST_45 : Operation 961 [1/1] (0.00ns)   --->   "%buf_6_addr_5 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82_1" [top.cpp:82]   --->   Operation 961 'getelementptr' 'buf_6_addr_5' <Predicate = (icmp_ln81_1)> <Delay = 0.00>
ST_45 : Operation 962 [1/1] (0.00ns)   --->   "%buf_7_addr_5 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82_1" [top.cpp:82]   --->   Operation 962 'getelementptr' 'buf_7_addr_5' <Predicate = (icmp_ln81_1)> <Delay = 0.00>
ST_45 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = trunc i16 %size0_9" [top.cpp:82]   --->   Operation 963 'trunc' 'trunc_ln82_1' <Predicate = (icmp_ln81_1)> <Delay = 0.00>
ST_45 : Operation 964 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_1, void %arrayidx.i556857.1.case.0, i3 6, void %arrayidx.i556857.1.case.7, i3 0, void %arrayidx.i556857.1.case.1, i3 1, void %arrayidx.i556857.1.case.2, i3 2, void %arrayidx.i556857.1.case.3, i3 3, void %arrayidx.i556857.1.case.4, i3 4, void %arrayidx.i556857.1.case.5, i3 5, void %arrayidx.i556857.1.case.6" [top.cpp:82]   --->   Operation 964 'switch' 'switch_ln82' <Predicate = (icmp_ln81_1)> <Delay = 0.95>

State 46 <SV = 45> <Delay = 3.25>
ST_46 : Operation 965 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_6_addr_5" [top.cpp:82]   --->   Operation 965 'store' 'store_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_46 : Operation 966 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.1.exit" [top.cpp:82]   --->   Operation 966 'br' 'br_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 5)> <Delay = 0.00>
ST_46 : Operation 967 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_5_addr_5" [top.cpp:82]   --->   Operation 967 'store' 'store_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_46 : Operation 968 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.1.exit" [top.cpp:82]   --->   Operation 968 'br' 'br_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 4)> <Delay = 0.00>
ST_46 : Operation 969 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_4_addr_5" [top.cpp:82]   --->   Operation 969 'store' 'store_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_46 : Operation 970 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.1.exit" [top.cpp:82]   --->   Operation 970 'br' 'br_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 3)> <Delay = 0.00>
ST_46 : Operation 971 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_3_addr_5" [top.cpp:82]   --->   Operation 971 'store' 'store_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_46 : Operation 972 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.1.exit" [top.cpp:82]   --->   Operation 972 'br' 'br_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 2)> <Delay = 0.00>
ST_46 : Operation 973 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_2_addr_5" [top.cpp:82]   --->   Operation 973 'store' 'store_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_46 : Operation 974 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.1.exit" [top.cpp:82]   --->   Operation 974 'br' 'br_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 1)> <Delay = 0.00>
ST_46 : Operation 975 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_1_addr_5" [top.cpp:82]   --->   Operation 975 'store' 'store_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_46 : Operation 976 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.1.exit" [top.cpp:82]   --->   Operation 976 'br' 'br_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 0)> <Delay = 0.00>
ST_46 : Operation 977 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_7_addr_5" [top.cpp:82]   --->   Operation 977 'store' 'store_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_46 : Operation 978 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.1.exit" [top.cpp:82]   --->   Operation 978 'br' 'br_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 6)> <Delay = 0.00>
ST_46 : Operation 979 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_addr_5" [top.cpp:82]   --->   Operation 979 'store' 'store_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_46 : Operation 980 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.1.exit" [top.cpp:82]   --->   Operation 980 'br' 'br_ln82' <Predicate = (icmp_ln81_1 & trunc_ln82_1 == 7)> <Delay = 0.00>
ST_46 : Operation 981 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i558.1" [top.cpp:82]   --->   Operation 981 'br' 'br_ln82' <Predicate = (icmp_ln81_1)> <Delay = 0.00>
ST_46 : Operation 982 [1/1] (2.42ns)   --->   "%icmp_ln81_2 = icmp_sgt  i16 %padding_size, i16 2" [top.cpp:81]   --->   Operation 982 'icmp' 'icmp_ln81_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 983 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_2, void %if.end.i558.2, void %if.then.i557.2" [top.cpp:81]   --->   Operation 983 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 984 [1/1] (1.67ns)   --->   "%add_ln82_1 = add i13 %trunc_ln163, i13 2" [top.cpp:82]   --->   Operation 984 'add' 'add_ln82_1' <Predicate = (icmp_ln81_2)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 985 [1/1] (0.00ns)   --->   "%lshr_ln82_2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_1, i32 3, i32 12" [top.cpp:82]   --->   Operation 985 'partselect' 'lshr_ln82_2' <Predicate = (icmp_ln81_2)> <Delay = 0.00>
ST_46 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i10 %lshr_ln82_2" [top.cpp:82]   --->   Operation 986 'zext' 'zext_ln82_2' <Predicate = (icmp_ln81_2)> <Delay = 0.00>
ST_46 : Operation 987 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82_2" [top.cpp:82]   --->   Operation 987 'getelementptr' 'buf_addr_6' <Predicate = (icmp_ln81_2)> <Delay = 0.00>
ST_46 : Operation 988 [1/1] (0.00ns)   --->   "%buf_1_addr_6 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82_2" [top.cpp:82]   --->   Operation 988 'getelementptr' 'buf_1_addr_6' <Predicate = (icmp_ln81_2)> <Delay = 0.00>
ST_46 : Operation 989 [1/1] (0.00ns)   --->   "%buf_2_addr_6 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82_2" [top.cpp:82]   --->   Operation 989 'getelementptr' 'buf_2_addr_6' <Predicate = (icmp_ln81_2)> <Delay = 0.00>
ST_46 : Operation 990 [1/1] (0.00ns)   --->   "%buf_3_addr_6 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82_2" [top.cpp:82]   --->   Operation 990 'getelementptr' 'buf_3_addr_6' <Predicate = (icmp_ln81_2)> <Delay = 0.00>
ST_46 : Operation 991 [1/1] (0.00ns)   --->   "%buf_4_addr_6 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82_2" [top.cpp:82]   --->   Operation 991 'getelementptr' 'buf_4_addr_6' <Predicate = (icmp_ln81_2)> <Delay = 0.00>
ST_46 : Operation 992 [1/1] (0.00ns)   --->   "%buf_5_addr_6 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82_2" [top.cpp:82]   --->   Operation 992 'getelementptr' 'buf_5_addr_6' <Predicate = (icmp_ln81_2)> <Delay = 0.00>
ST_46 : Operation 993 [1/1] (0.00ns)   --->   "%buf_6_addr_6 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82_2" [top.cpp:82]   --->   Operation 993 'getelementptr' 'buf_6_addr_6' <Predicate = (icmp_ln81_2)> <Delay = 0.00>
ST_46 : Operation 994 [1/1] (0.00ns)   --->   "%buf_7_addr_6 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82_2" [top.cpp:82]   --->   Operation 994 'getelementptr' 'buf_7_addr_6' <Predicate = (icmp_ln81_2)> <Delay = 0.00>
ST_46 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln82_2 = trunc i16 %size0_9" [top.cpp:82]   --->   Operation 995 'trunc' 'trunc_ln82_2' <Predicate = (icmp_ln81_2)> <Delay = 0.00>
ST_46 : Operation 996 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_2, void %arrayidx.i556857.2.case.1, i3 6, void %arrayidx.i556857.2.case.0, i3 5, void %arrayidx.i556857.2.case.7, i3 0, void %arrayidx.i556857.2.case.2, i3 1, void %arrayidx.i556857.2.case.3, i3 2, void %arrayidx.i556857.2.case.4, i3 3, void %arrayidx.i556857.2.case.5, i3 4, void %arrayidx.i556857.2.case.6" [top.cpp:82]   --->   Operation 996 'switch' 'switch_ln82' <Predicate = (icmp_ln81_2)> <Delay = 0.95>

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 997 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_6_addr_6" [top.cpp:82]   --->   Operation 997 'store' 'store_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_47 : Operation 998 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.2.exit" [top.cpp:82]   --->   Operation 998 'br' 'br_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 4)> <Delay = 0.00>
ST_47 : Operation 999 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_5_addr_6" [top.cpp:82]   --->   Operation 999 'store' 'store_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_47 : Operation 1000 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.2.exit" [top.cpp:82]   --->   Operation 1000 'br' 'br_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 3)> <Delay = 0.00>
ST_47 : Operation 1001 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_4_addr_6" [top.cpp:82]   --->   Operation 1001 'store' 'store_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_47 : Operation 1002 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.2.exit" [top.cpp:82]   --->   Operation 1002 'br' 'br_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 2)> <Delay = 0.00>
ST_47 : Operation 1003 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_3_addr_6" [top.cpp:82]   --->   Operation 1003 'store' 'store_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_47 : Operation 1004 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.2.exit" [top.cpp:82]   --->   Operation 1004 'br' 'br_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 1)> <Delay = 0.00>
ST_47 : Operation 1005 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_2_addr_6" [top.cpp:82]   --->   Operation 1005 'store' 'store_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_47 : Operation 1006 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.2.exit" [top.cpp:82]   --->   Operation 1006 'br' 'br_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 0)> <Delay = 0.00>
ST_47 : Operation 1007 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_7_addr_6" [top.cpp:82]   --->   Operation 1007 'store' 'store_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_47 : Operation 1008 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.2.exit" [top.cpp:82]   --->   Operation 1008 'br' 'br_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 5)> <Delay = 0.00>
ST_47 : Operation 1009 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_addr_6" [top.cpp:82]   --->   Operation 1009 'store' 'store_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_47 : Operation 1010 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.2.exit" [top.cpp:82]   --->   Operation 1010 'br' 'br_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 6)> <Delay = 0.00>
ST_47 : Operation 1011 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_1_addr_6" [top.cpp:82]   --->   Operation 1011 'store' 'store_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_47 : Operation 1012 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.2.exit" [top.cpp:82]   --->   Operation 1012 'br' 'br_ln82' <Predicate = (icmp_ln81_2 & trunc_ln82_2 == 7)> <Delay = 0.00>
ST_47 : Operation 1013 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i558.2" [top.cpp:82]   --->   Operation 1013 'br' 'br_ln82' <Predicate = (icmp_ln81_2)> <Delay = 0.00>
ST_47 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size, i32 2, i32 15" [top.cpp:81]   --->   Operation 1014 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1015 [1/1] (2.20ns)   --->   "%icmp_ln81_3 = icmp_sgt  i14 %tmp_16, i14 0" [top.cpp:81]   --->   Operation 1015 'icmp' 'icmp_ln81_3' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1016 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_3, void %if.end.i558.3, void %if.then.i557.3" [top.cpp:81]   --->   Operation 1016 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1017 [1/1] (1.67ns)   --->   "%add_ln82_2 = add i13 %trunc_ln163, i13 3" [top.cpp:82]   --->   Operation 1017 'add' 'add_ln82_2' <Predicate = (icmp_ln81_3)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1018 [1/1] (0.00ns)   --->   "%lshr_ln82_3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_2, i32 3, i32 12" [top.cpp:82]   --->   Operation 1018 'partselect' 'lshr_ln82_3' <Predicate = (icmp_ln81_3)> <Delay = 0.00>
ST_47 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln82_3 = zext i10 %lshr_ln82_3" [top.cpp:82]   --->   Operation 1019 'zext' 'zext_ln82_3' <Predicate = (icmp_ln81_3)> <Delay = 0.00>
ST_47 : Operation 1020 [1/1] (0.00ns)   --->   "%buf_addr_7 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82_3" [top.cpp:82]   --->   Operation 1020 'getelementptr' 'buf_addr_7' <Predicate = (icmp_ln81_3)> <Delay = 0.00>
ST_47 : Operation 1021 [1/1] (0.00ns)   --->   "%buf_1_addr_7 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82_3" [top.cpp:82]   --->   Operation 1021 'getelementptr' 'buf_1_addr_7' <Predicate = (icmp_ln81_3)> <Delay = 0.00>
ST_47 : Operation 1022 [1/1] (0.00ns)   --->   "%buf_2_addr_7 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82_3" [top.cpp:82]   --->   Operation 1022 'getelementptr' 'buf_2_addr_7' <Predicate = (icmp_ln81_3)> <Delay = 0.00>
ST_47 : Operation 1023 [1/1] (0.00ns)   --->   "%buf_3_addr_7 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82_3" [top.cpp:82]   --->   Operation 1023 'getelementptr' 'buf_3_addr_7' <Predicate = (icmp_ln81_3)> <Delay = 0.00>
ST_47 : Operation 1024 [1/1] (0.00ns)   --->   "%buf_4_addr_7 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82_3" [top.cpp:82]   --->   Operation 1024 'getelementptr' 'buf_4_addr_7' <Predicate = (icmp_ln81_3)> <Delay = 0.00>
ST_47 : Operation 1025 [1/1] (0.00ns)   --->   "%buf_5_addr_7 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82_3" [top.cpp:82]   --->   Operation 1025 'getelementptr' 'buf_5_addr_7' <Predicate = (icmp_ln81_3)> <Delay = 0.00>
ST_47 : Operation 1026 [1/1] (0.00ns)   --->   "%buf_6_addr_7 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82_3" [top.cpp:82]   --->   Operation 1026 'getelementptr' 'buf_6_addr_7' <Predicate = (icmp_ln81_3)> <Delay = 0.00>
ST_47 : Operation 1027 [1/1] (0.00ns)   --->   "%buf_7_addr_7 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82_3" [top.cpp:82]   --->   Operation 1027 'getelementptr' 'buf_7_addr_7' <Predicate = (icmp_ln81_3)> <Delay = 0.00>
ST_47 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln82_3 = trunc i16 %size0_9" [top.cpp:82]   --->   Operation 1028 'trunc' 'trunc_ln82_3' <Predicate = (icmp_ln81_3)> <Delay = 0.00>
ST_47 : Operation 1029 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_3, void %arrayidx.i556857.3.case.2, i3 5, void %arrayidx.i556857.3.case.0, i3 6, void %arrayidx.i556857.3.case.1, i3 4, void %arrayidx.i556857.3.case.7, i3 0, void %arrayidx.i556857.3.case.3, i3 1, void %arrayidx.i556857.3.case.4, i3 2, void %arrayidx.i556857.3.case.5, i3 3, void %arrayidx.i556857.3.case.6" [top.cpp:82]   --->   Operation 1029 'switch' 'switch_ln82' <Predicate = (icmp_ln81_3)> <Delay = 0.95>

State 48 <SV = 47> <Delay = 3.25>
ST_48 : Operation 1030 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_6_addr_7" [top.cpp:82]   --->   Operation 1030 'store' 'store_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_48 : Operation 1031 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.3.exit" [top.cpp:82]   --->   Operation 1031 'br' 'br_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 3)> <Delay = 0.00>
ST_48 : Operation 1032 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_5_addr_7" [top.cpp:82]   --->   Operation 1032 'store' 'store_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_48 : Operation 1033 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.3.exit" [top.cpp:82]   --->   Operation 1033 'br' 'br_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 2)> <Delay = 0.00>
ST_48 : Operation 1034 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_4_addr_7" [top.cpp:82]   --->   Operation 1034 'store' 'store_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_48 : Operation 1035 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.3.exit" [top.cpp:82]   --->   Operation 1035 'br' 'br_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 1)> <Delay = 0.00>
ST_48 : Operation 1036 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_3_addr_7" [top.cpp:82]   --->   Operation 1036 'store' 'store_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_48 : Operation 1037 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.3.exit" [top.cpp:82]   --->   Operation 1037 'br' 'br_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 0)> <Delay = 0.00>
ST_48 : Operation 1038 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_7_addr_7" [top.cpp:82]   --->   Operation 1038 'store' 'store_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_48 : Operation 1039 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.3.exit" [top.cpp:82]   --->   Operation 1039 'br' 'br_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 4)> <Delay = 0.00>
ST_48 : Operation 1040 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_1_addr_7" [top.cpp:82]   --->   Operation 1040 'store' 'store_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_48 : Operation 1041 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.3.exit" [top.cpp:82]   --->   Operation 1041 'br' 'br_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 6)> <Delay = 0.00>
ST_48 : Operation 1042 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_addr_7" [top.cpp:82]   --->   Operation 1042 'store' 'store_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_48 : Operation 1043 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.3.exit" [top.cpp:82]   --->   Operation 1043 'br' 'br_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 5)> <Delay = 0.00>
ST_48 : Operation 1044 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_2_addr_7" [top.cpp:82]   --->   Operation 1044 'store' 'store_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_48 : Operation 1045 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.3.exit" [top.cpp:82]   --->   Operation 1045 'br' 'br_ln82' <Predicate = (icmp_ln81_3 & trunc_ln82_3 == 7)> <Delay = 0.00>
ST_48 : Operation 1046 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i558.3" [top.cpp:82]   --->   Operation 1046 'br' 'br_ln82' <Predicate = (icmp_ln81_3)> <Delay = 0.00>
ST_48 : Operation 1047 [1/1] (2.42ns)   --->   "%icmp_ln81_4 = icmp_sgt  i16 %padding_size, i16 4" [top.cpp:81]   --->   Operation 1047 'icmp' 'icmp_ln81_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1048 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_4, void %if.end.i558.4, void %if.then.i557.4" [top.cpp:81]   --->   Operation 1048 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1049 [1/1] (1.67ns)   --->   "%add_ln82_3 = add i13 %trunc_ln163, i13 4" [top.cpp:82]   --->   Operation 1049 'add' 'add_ln82_3' <Predicate = (icmp_ln81_4)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1050 [1/1] (0.00ns)   --->   "%lshr_ln82_4 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_3, i32 3, i32 12" [top.cpp:82]   --->   Operation 1050 'partselect' 'lshr_ln82_4' <Predicate = (icmp_ln81_4)> <Delay = 0.00>
ST_48 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln82_4 = zext i10 %lshr_ln82_4" [top.cpp:82]   --->   Operation 1051 'zext' 'zext_ln82_4' <Predicate = (icmp_ln81_4)> <Delay = 0.00>
ST_48 : Operation 1052 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82_4" [top.cpp:82]   --->   Operation 1052 'getelementptr' 'buf_addr_8' <Predicate = (icmp_ln81_4)> <Delay = 0.00>
ST_48 : Operation 1053 [1/1] (0.00ns)   --->   "%buf_1_addr_8 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82_4" [top.cpp:82]   --->   Operation 1053 'getelementptr' 'buf_1_addr_8' <Predicate = (icmp_ln81_4)> <Delay = 0.00>
ST_48 : Operation 1054 [1/1] (0.00ns)   --->   "%buf_2_addr_8 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82_4" [top.cpp:82]   --->   Operation 1054 'getelementptr' 'buf_2_addr_8' <Predicate = (icmp_ln81_4)> <Delay = 0.00>
ST_48 : Operation 1055 [1/1] (0.00ns)   --->   "%buf_3_addr_8 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82_4" [top.cpp:82]   --->   Operation 1055 'getelementptr' 'buf_3_addr_8' <Predicate = (icmp_ln81_4)> <Delay = 0.00>
ST_48 : Operation 1056 [1/1] (0.00ns)   --->   "%buf_4_addr_8 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82_4" [top.cpp:82]   --->   Operation 1056 'getelementptr' 'buf_4_addr_8' <Predicate = (icmp_ln81_4)> <Delay = 0.00>
ST_48 : Operation 1057 [1/1] (0.00ns)   --->   "%buf_5_addr_8 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82_4" [top.cpp:82]   --->   Operation 1057 'getelementptr' 'buf_5_addr_8' <Predicate = (icmp_ln81_4)> <Delay = 0.00>
ST_48 : Operation 1058 [1/1] (0.00ns)   --->   "%buf_6_addr_8 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82_4" [top.cpp:82]   --->   Operation 1058 'getelementptr' 'buf_6_addr_8' <Predicate = (icmp_ln81_4)> <Delay = 0.00>
ST_48 : Operation 1059 [1/1] (0.00ns)   --->   "%buf_7_addr_8 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82_4" [top.cpp:82]   --->   Operation 1059 'getelementptr' 'buf_7_addr_8' <Predicate = (icmp_ln81_4)> <Delay = 0.00>
ST_48 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln82_4 = trunc i16 %size0_9" [top.cpp:82]   --->   Operation 1060 'trunc' 'trunc_ln82_4' <Predicate = (icmp_ln81_4)> <Delay = 0.00>
ST_48 : Operation 1061 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_4, void %arrayidx.i556857.4.case.3, i3 4, void %arrayidx.i556857.4.case.0, i3 5, void %arrayidx.i556857.4.case.1, i3 6, void %arrayidx.i556857.4.case.2, i3 3, void %arrayidx.i556857.4.case.7, i3 0, void %arrayidx.i556857.4.case.4, i3 1, void %arrayidx.i556857.4.case.5, i3 2, void %arrayidx.i556857.4.case.6" [top.cpp:82]   --->   Operation 1061 'switch' 'switch_ln82' <Predicate = (icmp_ln81_4)> <Delay = 0.95>

State 49 <SV = 48> <Delay = 3.25>
ST_49 : Operation 1062 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_6_addr_8" [top.cpp:82]   --->   Operation 1062 'store' 'store_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_49 : Operation 1063 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.4.exit" [top.cpp:82]   --->   Operation 1063 'br' 'br_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 2)> <Delay = 0.00>
ST_49 : Operation 1064 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_5_addr_8" [top.cpp:82]   --->   Operation 1064 'store' 'store_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_49 : Operation 1065 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.4.exit" [top.cpp:82]   --->   Operation 1065 'br' 'br_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 1)> <Delay = 0.00>
ST_49 : Operation 1066 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_4_addr_8" [top.cpp:82]   --->   Operation 1066 'store' 'store_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_49 : Operation 1067 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.4.exit" [top.cpp:82]   --->   Operation 1067 'br' 'br_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 0)> <Delay = 0.00>
ST_49 : Operation 1068 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_7_addr_8" [top.cpp:82]   --->   Operation 1068 'store' 'store_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_49 : Operation 1069 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.4.exit" [top.cpp:82]   --->   Operation 1069 'br' 'br_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 3)> <Delay = 0.00>
ST_49 : Operation 1070 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_2_addr_8" [top.cpp:82]   --->   Operation 1070 'store' 'store_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_49 : Operation 1071 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.4.exit" [top.cpp:82]   --->   Operation 1071 'br' 'br_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 6)> <Delay = 0.00>
ST_49 : Operation 1072 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_1_addr_8" [top.cpp:82]   --->   Operation 1072 'store' 'store_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_49 : Operation 1073 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.4.exit" [top.cpp:82]   --->   Operation 1073 'br' 'br_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 5)> <Delay = 0.00>
ST_49 : Operation 1074 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_addr_8" [top.cpp:82]   --->   Operation 1074 'store' 'store_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_49 : Operation 1075 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.4.exit" [top.cpp:82]   --->   Operation 1075 'br' 'br_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 4)> <Delay = 0.00>
ST_49 : Operation 1076 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_3_addr_8" [top.cpp:82]   --->   Operation 1076 'store' 'store_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_49 : Operation 1077 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.4.exit" [top.cpp:82]   --->   Operation 1077 'br' 'br_ln82' <Predicate = (icmp_ln81_4 & trunc_ln82_4 == 7)> <Delay = 0.00>
ST_49 : Operation 1078 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i558.4" [top.cpp:82]   --->   Operation 1078 'br' 'br_ln82' <Predicate = (icmp_ln81_4)> <Delay = 0.00>
ST_49 : Operation 1079 [1/1] (2.42ns)   --->   "%icmp_ln81_5 = icmp_sgt  i16 %padding_size, i16 5" [top.cpp:81]   --->   Operation 1079 'icmp' 'icmp_ln81_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1080 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_5, void %if.end.i558.5, void %if.then.i557.5" [top.cpp:81]   --->   Operation 1080 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1081 [1/1] (1.67ns)   --->   "%add_ln82_4 = add i13 %trunc_ln163, i13 5" [top.cpp:82]   --->   Operation 1081 'add' 'add_ln82_4' <Predicate = (icmp_ln81_5)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1082 [1/1] (0.00ns)   --->   "%lshr_ln82_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_4, i32 3, i32 12" [top.cpp:82]   --->   Operation 1082 'partselect' 'lshr_ln82_5' <Predicate = (icmp_ln81_5)> <Delay = 0.00>
ST_49 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln82_5 = zext i10 %lshr_ln82_5" [top.cpp:82]   --->   Operation 1083 'zext' 'zext_ln82_5' <Predicate = (icmp_ln81_5)> <Delay = 0.00>
ST_49 : Operation 1084 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82_5" [top.cpp:82]   --->   Operation 1084 'getelementptr' 'buf_addr_9' <Predicate = (icmp_ln81_5)> <Delay = 0.00>
ST_49 : Operation 1085 [1/1] (0.00ns)   --->   "%buf_1_addr_9 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82_5" [top.cpp:82]   --->   Operation 1085 'getelementptr' 'buf_1_addr_9' <Predicate = (icmp_ln81_5)> <Delay = 0.00>
ST_49 : Operation 1086 [1/1] (0.00ns)   --->   "%buf_2_addr_9 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82_5" [top.cpp:82]   --->   Operation 1086 'getelementptr' 'buf_2_addr_9' <Predicate = (icmp_ln81_5)> <Delay = 0.00>
ST_49 : Operation 1087 [1/1] (0.00ns)   --->   "%buf_3_addr_9 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82_5" [top.cpp:82]   --->   Operation 1087 'getelementptr' 'buf_3_addr_9' <Predicate = (icmp_ln81_5)> <Delay = 0.00>
ST_49 : Operation 1088 [1/1] (0.00ns)   --->   "%buf_4_addr_9 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82_5" [top.cpp:82]   --->   Operation 1088 'getelementptr' 'buf_4_addr_9' <Predicate = (icmp_ln81_5)> <Delay = 0.00>
ST_49 : Operation 1089 [1/1] (0.00ns)   --->   "%buf_5_addr_9 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82_5" [top.cpp:82]   --->   Operation 1089 'getelementptr' 'buf_5_addr_9' <Predicate = (icmp_ln81_5)> <Delay = 0.00>
ST_49 : Operation 1090 [1/1] (0.00ns)   --->   "%buf_6_addr_9 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82_5" [top.cpp:82]   --->   Operation 1090 'getelementptr' 'buf_6_addr_9' <Predicate = (icmp_ln81_5)> <Delay = 0.00>
ST_49 : Operation 1091 [1/1] (0.00ns)   --->   "%buf_7_addr_9 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82_5" [top.cpp:82]   --->   Operation 1091 'getelementptr' 'buf_7_addr_9' <Predicate = (icmp_ln81_5)> <Delay = 0.00>
ST_49 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln82_5 = trunc i16 %size0_9" [top.cpp:82]   --->   Operation 1092 'trunc' 'trunc_ln82_5' <Predicate = (icmp_ln81_5)> <Delay = 0.00>
ST_49 : Operation 1093 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_5, void %arrayidx.i556857.5.case.4, i3 3, void %arrayidx.i556857.5.case.0, i3 4, void %arrayidx.i556857.5.case.1, i3 5, void %arrayidx.i556857.5.case.2, i3 6, void %arrayidx.i556857.5.case.3, i3 2, void %arrayidx.i556857.5.case.7, i3 0, void %arrayidx.i556857.5.case.5, i3 1, void %arrayidx.i556857.5.case.6" [top.cpp:82]   --->   Operation 1093 'switch' 'switch_ln82' <Predicate = (icmp_ln81_5)> <Delay = 0.95>

State 50 <SV = 49> <Delay = 3.25>
ST_50 : Operation 1094 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_6_addr_9" [top.cpp:82]   --->   Operation 1094 'store' 'store_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_50 : Operation 1095 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.5.exit" [top.cpp:82]   --->   Operation 1095 'br' 'br_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 1)> <Delay = 0.00>
ST_50 : Operation 1096 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_5_addr_9" [top.cpp:82]   --->   Operation 1096 'store' 'store_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_50 : Operation 1097 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.5.exit" [top.cpp:82]   --->   Operation 1097 'br' 'br_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 0)> <Delay = 0.00>
ST_50 : Operation 1098 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_7_addr_9" [top.cpp:82]   --->   Operation 1098 'store' 'store_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_50 : Operation 1099 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.5.exit" [top.cpp:82]   --->   Operation 1099 'br' 'br_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 2)> <Delay = 0.00>
ST_50 : Operation 1100 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_3_addr_9" [top.cpp:82]   --->   Operation 1100 'store' 'store_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_50 : Operation 1101 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.5.exit" [top.cpp:82]   --->   Operation 1101 'br' 'br_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 6)> <Delay = 0.00>
ST_50 : Operation 1102 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_2_addr_9" [top.cpp:82]   --->   Operation 1102 'store' 'store_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_50 : Operation 1103 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.5.exit" [top.cpp:82]   --->   Operation 1103 'br' 'br_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 5)> <Delay = 0.00>
ST_50 : Operation 1104 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_1_addr_9" [top.cpp:82]   --->   Operation 1104 'store' 'store_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_50 : Operation 1105 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.5.exit" [top.cpp:82]   --->   Operation 1105 'br' 'br_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 4)> <Delay = 0.00>
ST_50 : Operation 1106 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_addr_9" [top.cpp:82]   --->   Operation 1106 'store' 'store_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_50 : Operation 1107 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.5.exit" [top.cpp:82]   --->   Operation 1107 'br' 'br_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 3)> <Delay = 0.00>
ST_50 : Operation 1108 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_4_addr_9" [top.cpp:82]   --->   Operation 1108 'store' 'store_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_50 : Operation 1109 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.5.exit" [top.cpp:82]   --->   Operation 1109 'br' 'br_ln82' <Predicate = (icmp_ln81_5 & trunc_ln82_5 == 7)> <Delay = 0.00>
ST_50 : Operation 1110 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i558.5" [top.cpp:82]   --->   Operation 1110 'br' 'br_ln82' <Predicate = (icmp_ln81_5)> <Delay = 0.00>
ST_50 : Operation 1111 [1/1] (2.42ns)   --->   "%icmp_ln81_6 = icmp_sgt  i16 %padding_size, i16 6" [top.cpp:81]   --->   Operation 1111 'icmp' 'icmp_ln81_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1112 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_6, void %if.end.i558.6, void %if.then.i557.6" [top.cpp:81]   --->   Operation 1112 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1113 [1/1] (1.67ns)   --->   "%add_ln82_5 = add i13 %trunc_ln163, i13 6" [top.cpp:82]   --->   Operation 1113 'add' 'add_ln82_5' <Predicate = (icmp_ln81_6)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1114 [1/1] (0.00ns)   --->   "%lshr_ln82_6 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_5, i32 3, i32 12" [top.cpp:82]   --->   Operation 1114 'partselect' 'lshr_ln82_6' <Predicate = (icmp_ln81_6)> <Delay = 0.00>
ST_50 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln82_6 = zext i10 %lshr_ln82_6" [top.cpp:82]   --->   Operation 1115 'zext' 'zext_ln82_6' <Predicate = (icmp_ln81_6)> <Delay = 0.00>
ST_50 : Operation 1116 [1/1] (0.00ns)   --->   "%buf_addr_10 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82_6" [top.cpp:82]   --->   Operation 1116 'getelementptr' 'buf_addr_10' <Predicate = (icmp_ln81_6)> <Delay = 0.00>
ST_50 : Operation 1117 [1/1] (0.00ns)   --->   "%buf_1_addr_10 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82_6" [top.cpp:82]   --->   Operation 1117 'getelementptr' 'buf_1_addr_10' <Predicate = (icmp_ln81_6)> <Delay = 0.00>
ST_50 : Operation 1118 [1/1] (0.00ns)   --->   "%buf_2_addr_10 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82_6" [top.cpp:82]   --->   Operation 1118 'getelementptr' 'buf_2_addr_10' <Predicate = (icmp_ln81_6)> <Delay = 0.00>
ST_50 : Operation 1119 [1/1] (0.00ns)   --->   "%buf_3_addr_10 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82_6" [top.cpp:82]   --->   Operation 1119 'getelementptr' 'buf_3_addr_10' <Predicate = (icmp_ln81_6)> <Delay = 0.00>
ST_50 : Operation 1120 [1/1] (0.00ns)   --->   "%buf_4_addr_10 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82_6" [top.cpp:82]   --->   Operation 1120 'getelementptr' 'buf_4_addr_10' <Predicate = (icmp_ln81_6)> <Delay = 0.00>
ST_50 : Operation 1121 [1/1] (0.00ns)   --->   "%buf_5_addr_10 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82_6" [top.cpp:82]   --->   Operation 1121 'getelementptr' 'buf_5_addr_10' <Predicate = (icmp_ln81_6)> <Delay = 0.00>
ST_50 : Operation 1122 [1/1] (0.00ns)   --->   "%buf_6_addr_10 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82_6" [top.cpp:82]   --->   Operation 1122 'getelementptr' 'buf_6_addr_10' <Predicate = (icmp_ln81_6)> <Delay = 0.00>
ST_50 : Operation 1123 [1/1] (0.00ns)   --->   "%buf_7_addr_10 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82_6" [top.cpp:82]   --->   Operation 1123 'getelementptr' 'buf_7_addr_10' <Predicate = (icmp_ln81_6)> <Delay = 0.00>
ST_50 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln82_6 = trunc i16 %size0_9" [top.cpp:82]   --->   Operation 1124 'trunc' 'trunc_ln82_6' <Predicate = (icmp_ln81_6)> <Delay = 0.00>
ST_50 : Operation 1125 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_6, void %arrayidx.i556857.6.case.5, i3 2, void %arrayidx.i556857.6.case.0, i3 3, void %arrayidx.i556857.6.case.1, i3 4, void %arrayidx.i556857.6.case.2, i3 5, void %arrayidx.i556857.6.case.3, i3 6, void %arrayidx.i556857.6.case.4, i3 1, void %arrayidx.i556857.6.case.7, i3 0, void %arrayidx.i556857.6.case.6" [top.cpp:82]   --->   Operation 1125 'switch' 'switch_ln82' <Predicate = (icmp_ln81_6)> <Delay = 0.95>

State 51 <SV = 50> <Delay = 4.45>
ST_51 : Operation 1126 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_6_addr_10" [top.cpp:82]   --->   Operation 1126 'store' 'store_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_51 : Operation 1127 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.6.exit" [top.cpp:82]   --->   Operation 1127 'br' 'br_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 0)> <Delay = 0.00>
ST_51 : Operation 1128 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_7_addr_10" [top.cpp:82]   --->   Operation 1128 'store' 'store_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_51 : Operation 1129 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.6.exit" [top.cpp:82]   --->   Operation 1129 'br' 'br_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 1)> <Delay = 0.00>
ST_51 : Operation 1130 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_4_addr_10" [top.cpp:82]   --->   Operation 1130 'store' 'store_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_51 : Operation 1131 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.6.exit" [top.cpp:82]   --->   Operation 1131 'br' 'br_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 6)> <Delay = 0.00>
ST_51 : Operation 1132 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_3_addr_10" [top.cpp:82]   --->   Operation 1132 'store' 'store_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_51 : Operation 1133 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.6.exit" [top.cpp:82]   --->   Operation 1133 'br' 'br_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 5)> <Delay = 0.00>
ST_51 : Operation 1134 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_2_addr_10" [top.cpp:82]   --->   Operation 1134 'store' 'store_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_51 : Operation 1135 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.6.exit" [top.cpp:82]   --->   Operation 1135 'br' 'br_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 4)> <Delay = 0.00>
ST_51 : Operation 1136 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_1_addr_10" [top.cpp:82]   --->   Operation 1136 'store' 'store_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_51 : Operation 1137 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.6.exit" [top.cpp:82]   --->   Operation 1137 'br' 'br_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 3)> <Delay = 0.00>
ST_51 : Operation 1138 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_addr_10" [top.cpp:82]   --->   Operation 1138 'store' 'store_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_51 : Operation 1139 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.6.exit" [top.cpp:82]   --->   Operation 1139 'br' 'br_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 2)> <Delay = 0.00>
ST_51 : Operation 1140 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_5_addr_10" [top.cpp:82]   --->   Operation 1140 'store' 'store_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_51 : Operation 1141 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i556857.6.exit" [top.cpp:82]   --->   Operation 1141 'br' 'br_ln82' <Predicate = (icmp_ln81_6 & trunc_ln82_6 == 7)> <Delay = 0.00>
ST_51 : Operation 1142 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i558.6" [top.cpp:82]   --->   Operation 1142 'br' 'br_ln82' <Predicate = (icmp_ln81_6)> <Delay = 0.00>
ST_51 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i16 %val_size0_3_loc_load" [top.cpp:75]   --->   Operation 1143 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1144 [1/1] (2.07ns)   --->   "%add_ln75_1 = add i17 %sext_ln75_1, i17 7" [top.cpp:75]   --->   Operation 1144 'add' 'add_ln75_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1145 [1/1] (2.07ns)   --->   "%add_ln75_13 = add i16 %val_size0_3_loc_load, i16 7" [top.cpp:75]   --->   Operation 1145 'add' 'add_ln75_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_1, i32 16" [top.cpp:75]   --->   Operation 1146 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1147 [1/1] (2.07ns)   --->   "%sub_ln75_3 = sub i16 65529, i16 %val_size0_3_loc_load" [top.cpp:75]   --->   Operation 1147 'sub' 'sub_ln75_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1148 [1/1] (0.00ns)   --->   "%trunc_ln75_4 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_3, i32 3, i32 15" [top.cpp:75]   --->   Operation 1148 'partselect' 'trunc_ln75_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1149 [1/1] (1.67ns)   --->   "%sub_ln75_4 = sub i13 0, i13 %trunc_ln75_4" [top.cpp:75]   --->   Operation 1149 'sub' 'sub_ln75_4' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_s = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_13, i32 3, i32 15" [top.cpp:75]   --->   Operation 1150 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1151 [1/1] (0.69ns)   --->   "%select_ln75_1 = select i1 %tmp_17, i13 %sub_ln75_4, i13 %tmp_s" [top.cpp:75]   --->   Operation 1151 'select' 'select_ln75_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.50>
ST_52 : Operation 1152 [1/1] (0.00ns)   --->   "%val_size0_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_1, i3 0" [top.cpp:75]   --->   Operation 1152 'bitconcatenate' 'val_size0_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1153 [1/1] (2.07ns)   --->   "%padding_size_1 = sub i16 %val_size0_1, i16 %val_size0_3_loc_load" [top.cpp:75]   --->   Operation 1153 'sub' 'padding_size_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1154 [1/1] (2.42ns)   --->   "%icmp_ln81_7 = icmp_sgt  i16 %padding_size_1, i16 0" [top.cpp:81]   --->   Operation 1154 'icmp' 'icmp_ln81_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1155 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_7, void %if.end.i583, void %if.then.i582" [top.cpp:81]   --->   Operation 1155 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 3.25>
ST_53 : Operation 1156 [1/1] (0.00ns)   --->   "%lshr_ln82_7 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %val_size0_3_loc_load, i32 3, i32 14" [top.cpp:82]   --->   Operation 1156 'partselect' 'lshr_ln82_7' <Predicate = (icmp_ln81_7)> <Delay = 0.00>
ST_53 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln82_7 = zext i12 %lshr_ln82_7" [top.cpp:82]   --->   Operation 1157 'zext' 'zext_ln82_7' <Predicate = (icmp_ln81_7)> <Delay = 0.00>
ST_53 : Operation 1158 [1/1] (0.00ns)   --->   "%buf_48_addr = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_7" [top.cpp:82]   --->   Operation 1158 'getelementptr' 'buf_48_addr' <Predicate = (icmp_ln81_7)> <Delay = 0.00>
ST_53 : Operation 1159 [1/1] (0.00ns)   --->   "%buf_49_addr = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_7" [top.cpp:82]   --->   Operation 1159 'getelementptr' 'buf_49_addr' <Predicate = (icmp_ln81_7)> <Delay = 0.00>
ST_53 : Operation 1160 [1/1] (0.00ns)   --->   "%buf_50_addr = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_7" [top.cpp:82]   --->   Operation 1160 'getelementptr' 'buf_50_addr' <Predicate = (icmp_ln81_7)> <Delay = 0.00>
ST_53 : Operation 1161 [1/1] (0.00ns)   --->   "%buf_51_addr = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_7" [top.cpp:82]   --->   Operation 1161 'getelementptr' 'buf_51_addr' <Predicate = (icmp_ln81_7)> <Delay = 0.00>
ST_53 : Operation 1162 [1/1] (0.00ns)   --->   "%buf_52_addr = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_7" [top.cpp:82]   --->   Operation 1162 'getelementptr' 'buf_52_addr' <Predicate = (icmp_ln81_7)> <Delay = 0.00>
ST_53 : Operation 1163 [1/1] (0.00ns)   --->   "%buf_53_addr = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_7" [top.cpp:82]   --->   Operation 1163 'getelementptr' 'buf_53_addr' <Predicate = (icmp_ln81_7)> <Delay = 0.00>
ST_53 : Operation 1164 [1/1] (0.00ns)   --->   "%buf_54_addr = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_7" [top.cpp:82]   --->   Operation 1164 'getelementptr' 'buf_54_addr' <Predicate = (icmp_ln81_7)> <Delay = 0.00>
ST_53 : Operation 1165 [1/1] (0.00ns)   --->   "%buf_55_addr = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_7" [top.cpp:82]   --->   Operation 1165 'getelementptr' 'buf_55_addr' <Predicate = (icmp_ln81_7)> <Delay = 0.00>
ST_53 : Operation 1166 [1/1] (0.00ns)   --->   "%trunc_ln82_7 = trunc i16 %val_size0_3_loc_load" [top.cpp:82]   --->   Operation 1166 'trunc' 'trunc_ln82_7' <Predicate = (icmp_ln81_7)> <Delay = 0.00>
ST_53 : Operation 1167 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_7, void %arrayidx.i581856.case.7, i3 0, void %arrayidx.i581856.case.0, i3 1, void %arrayidx.i581856.case.1, i3 2, void %arrayidx.i581856.case.2, i3 3, void %arrayidx.i581856.case.3, i3 4, void %arrayidx.i581856.case.4, i3 5, void %arrayidx.i581856.case.5, i3 6, void %arrayidx.i581856.case.6" [top.cpp:82]   --->   Operation 1167 'switch' 'switch_ln82' <Predicate = (icmp_ln81_7)> <Delay = 0.95>
ST_53 : Operation 1168 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_54_addr" [top.cpp:82]   --->   Operation 1168 'store' 'store_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_53 : Operation 1169 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.exit" [top.cpp:82]   --->   Operation 1169 'br' 'br_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 6)> <Delay = 0.00>
ST_53 : Operation 1170 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_53_addr" [top.cpp:82]   --->   Operation 1170 'store' 'store_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_53 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.exit" [top.cpp:82]   --->   Operation 1171 'br' 'br_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 5)> <Delay = 0.00>
ST_53 : Operation 1172 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_52_addr" [top.cpp:82]   --->   Operation 1172 'store' 'store_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_53 : Operation 1173 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.exit" [top.cpp:82]   --->   Operation 1173 'br' 'br_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 4)> <Delay = 0.00>
ST_53 : Operation 1174 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_51_addr" [top.cpp:82]   --->   Operation 1174 'store' 'store_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_53 : Operation 1175 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.exit" [top.cpp:82]   --->   Operation 1175 'br' 'br_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 3)> <Delay = 0.00>
ST_53 : Operation 1176 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_50_addr" [top.cpp:82]   --->   Operation 1176 'store' 'store_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_53 : Operation 1177 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.exit" [top.cpp:82]   --->   Operation 1177 'br' 'br_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 2)> <Delay = 0.00>
ST_53 : Operation 1178 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_49_addr" [top.cpp:82]   --->   Operation 1178 'store' 'store_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_53 : Operation 1179 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.exit" [top.cpp:82]   --->   Operation 1179 'br' 'br_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 1)> <Delay = 0.00>
ST_53 : Operation 1180 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_48_addr" [top.cpp:82]   --->   Operation 1180 'store' 'store_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_53 : Operation 1181 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.exit" [top.cpp:82]   --->   Operation 1181 'br' 'br_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 0)> <Delay = 0.00>
ST_53 : Operation 1182 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_55_addr" [top.cpp:82]   --->   Operation 1182 'store' 'store_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_53 : Operation 1183 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.exit" [top.cpp:82]   --->   Operation 1183 'br' 'br_ln82' <Predicate = (icmp_ln81_7 & trunc_ln82_7 == 7)> <Delay = 0.00>
ST_53 : Operation 1184 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i583" [top.cpp:82]   --->   Operation 1184 'br' 'br_ln82' <Predicate = (icmp_ln81_7)> <Delay = 0.00>
ST_53 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_1, i32 1, i32 15" [top.cpp:81]   --->   Operation 1185 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1186 [1/1] (2.31ns)   --->   "%icmp_ln81_8 = icmp_sgt  i15 %tmp_18, i15 0" [top.cpp:81]   --->   Operation 1186 'icmp' 'icmp_ln81_8' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1187 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_8, void %if.end.i583.1, void %if.then.i582.1" [top.cpp:81]   --->   Operation 1187 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1188 [1/1] (1.94ns)   --->   "%add_ln82_6 = add i15 %trunc_ln171_8_loc_load, i15 1" [top.cpp:82]   --->   Operation 1188 'add' 'add_ln82_6' <Predicate = (icmp_ln81_8)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1189 [1/1] (0.00ns)   --->   "%lshr_ln82_8 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_6, i32 3, i32 14" [top.cpp:82]   --->   Operation 1189 'partselect' 'lshr_ln82_8' <Predicate = (icmp_ln81_8)> <Delay = 0.00>
ST_53 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln82_8 = zext i12 %lshr_ln82_8" [top.cpp:82]   --->   Operation 1190 'zext' 'zext_ln82_8' <Predicate = (icmp_ln81_8)> <Delay = 0.00>
ST_53 : Operation 1191 [1/1] (0.00ns)   --->   "%buf_48_addr_1 = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_8" [top.cpp:82]   --->   Operation 1191 'getelementptr' 'buf_48_addr_1' <Predicate = (icmp_ln81_8)> <Delay = 0.00>
ST_53 : Operation 1192 [1/1] (0.00ns)   --->   "%buf_49_addr_1 = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_8" [top.cpp:82]   --->   Operation 1192 'getelementptr' 'buf_49_addr_1' <Predicate = (icmp_ln81_8)> <Delay = 0.00>
ST_53 : Operation 1193 [1/1] (0.00ns)   --->   "%buf_50_addr_1 = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_8" [top.cpp:82]   --->   Operation 1193 'getelementptr' 'buf_50_addr_1' <Predicate = (icmp_ln81_8)> <Delay = 0.00>
ST_53 : Operation 1194 [1/1] (0.00ns)   --->   "%buf_51_addr_1 = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_8" [top.cpp:82]   --->   Operation 1194 'getelementptr' 'buf_51_addr_1' <Predicate = (icmp_ln81_8)> <Delay = 0.00>
ST_53 : Operation 1195 [1/1] (0.00ns)   --->   "%buf_52_addr_1 = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_8" [top.cpp:82]   --->   Operation 1195 'getelementptr' 'buf_52_addr_1' <Predicate = (icmp_ln81_8)> <Delay = 0.00>
ST_53 : Operation 1196 [1/1] (0.00ns)   --->   "%buf_53_addr_1 = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_8" [top.cpp:82]   --->   Operation 1196 'getelementptr' 'buf_53_addr_1' <Predicate = (icmp_ln81_8)> <Delay = 0.00>
ST_53 : Operation 1197 [1/1] (0.00ns)   --->   "%buf_54_addr_1 = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_8" [top.cpp:82]   --->   Operation 1197 'getelementptr' 'buf_54_addr_1' <Predicate = (icmp_ln81_8)> <Delay = 0.00>
ST_53 : Operation 1198 [1/1] (0.00ns)   --->   "%buf_55_addr_1 = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_8" [top.cpp:82]   --->   Operation 1198 'getelementptr' 'buf_55_addr_1' <Predicate = (icmp_ln81_8)> <Delay = 0.00>
ST_53 : Operation 1199 [1/1] (0.00ns)   --->   "%trunc_ln82_8 = trunc i16 %val_size0_3_loc_load" [top.cpp:82]   --->   Operation 1199 'trunc' 'trunc_ln82_8' <Predicate = (icmp_ln81_8)> <Delay = 0.00>
ST_53 : Operation 1200 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_8, void %arrayidx.i581856.1.case.0, i3 6, void %arrayidx.i581856.1.case.7, i3 0, void %arrayidx.i581856.1.case.1, i3 1, void %arrayidx.i581856.1.case.2, i3 2, void %arrayidx.i581856.1.case.3, i3 3, void %arrayidx.i581856.1.case.4, i3 4, void %arrayidx.i581856.1.case.5, i3 5, void %arrayidx.i581856.1.case.6" [top.cpp:82]   --->   Operation 1200 'switch' 'switch_ln82' <Predicate = (icmp_ln81_8)> <Delay = 0.95>

State 54 <SV = 53> <Delay = 3.25>
ST_54 : Operation 1201 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_54_addr_1" [top.cpp:82]   --->   Operation 1201 'store' 'store_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_54 : Operation 1202 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.1.exit" [top.cpp:82]   --->   Operation 1202 'br' 'br_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 5)> <Delay = 0.00>
ST_54 : Operation 1203 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_53_addr_1" [top.cpp:82]   --->   Operation 1203 'store' 'store_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_54 : Operation 1204 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.1.exit" [top.cpp:82]   --->   Operation 1204 'br' 'br_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 4)> <Delay = 0.00>
ST_54 : Operation 1205 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_52_addr_1" [top.cpp:82]   --->   Operation 1205 'store' 'store_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_54 : Operation 1206 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.1.exit" [top.cpp:82]   --->   Operation 1206 'br' 'br_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 3)> <Delay = 0.00>
ST_54 : Operation 1207 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_51_addr_1" [top.cpp:82]   --->   Operation 1207 'store' 'store_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_54 : Operation 1208 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.1.exit" [top.cpp:82]   --->   Operation 1208 'br' 'br_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 2)> <Delay = 0.00>
ST_54 : Operation 1209 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_50_addr_1" [top.cpp:82]   --->   Operation 1209 'store' 'store_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_54 : Operation 1210 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.1.exit" [top.cpp:82]   --->   Operation 1210 'br' 'br_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 1)> <Delay = 0.00>
ST_54 : Operation 1211 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_49_addr_1" [top.cpp:82]   --->   Operation 1211 'store' 'store_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_54 : Operation 1212 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.1.exit" [top.cpp:82]   --->   Operation 1212 'br' 'br_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 0)> <Delay = 0.00>
ST_54 : Operation 1213 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_55_addr_1" [top.cpp:82]   --->   Operation 1213 'store' 'store_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_54 : Operation 1214 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.1.exit" [top.cpp:82]   --->   Operation 1214 'br' 'br_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 6)> <Delay = 0.00>
ST_54 : Operation 1215 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_48_addr_1" [top.cpp:82]   --->   Operation 1215 'store' 'store_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_54 : Operation 1216 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.1.exit" [top.cpp:82]   --->   Operation 1216 'br' 'br_ln82' <Predicate = (icmp_ln81_8 & trunc_ln82_8 == 7)> <Delay = 0.00>
ST_54 : Operation 1217 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i583.1" [top.cpp:82]   --->   Operation 1217 'br' 'br_ln82' <Predicate = (icmp_ln81_8)> <Delay = 0.00>
ST_54 : Operation 1218 [1/1] (2.42ns)   --->   "%icmp_ln81_9 = icmp_sgt  i16 %padding_size_1, i16 2" [top.cpp:81]   --->   Operation 1218 'icmp' 'icmp_ln81_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1219 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_9, void %if.end.i583.2, void %if.then.i582.2" [top.cpp:81]   --->   Operation 1219 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1220 [1/1] (1.94ns)   --->   "%add_ln82_7 = add i15 %trunc_ln171_8_loc_load, i15 2" [top.cpp:82]   --->   Operation 1220 'add' 'add_ln82_7' <Predicate = (icmp_ln81_9)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1221 [1/1] (0.00ns)   --->   "%lshr_ln82_9 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_7, i32 3, i32 14" [top.cpp:82]   --->   Operation 1221 'partselect' 'lshr_ln82_9' <Predicate = (icmp_ln81_9)> <Delay = 0.00>
ST_54 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln82_9 = zext i12 %lshr_ln82_9" [top.cpp:82]   --->   Operation 1222 'zext' 'zext_ln82_9' <Predicate = (icmp_ln81_9)> <Delay = 0.00>
ST_54 : Operation 1223 [1/1] (0.00ns)   --->   "%buf_48_addr_2 = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_9" [top.cpp:82]   --->   Operation 1223 'getelementptr' 'buf_48_addr_2' <Predicate = (icmp_ln81_9)> <Delay = 0.00>
ST_54 : Operation 1224 [1/1] (0.00ns)   --->   "%buf_49_addr_2 = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_9" [top.cpp:82]   --->   Operation 1224 'getelementptr' 'buf_49_addr_2' <Predicate = (icmp_ln81_9)> <Delay = 0.00>
ST_54 : Operation 1225 [1/1] (0.00ns)   --->   "%buf_50_addr_2 = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_9" [top.cpp:82]   --->   Operation 1225 'getelementptr' 'buf_50_addr_2' <Predicate = (icmp_ln81_9)> <Delay = 0.00>
ST_54 : Operation 1226 [1/1] (0.00ns)   --->   "%buf_51_addr_2 = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_9" [top.cpp:82]   --->   Operation 1226 'getelementptr' 'buf_51_addr_2' <Predicate = (icmp_ln81_9)> <Delay = 0.00>
ST_54 : Operation 1227 [1/1] (0.00ns)   --->   "%buf_52_addr_2 = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_9" [top.cpp:82]   --->   Operation 1227 'getelementptr' 'buf_52_addr_2' <Predicate = (icmp_ln81_9)> <Delay = 0.00>
ST_54 : Operation 1228 [1/1] (0.00ns)   --->   "%buf_53_addr_2 = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_9" [top.cpp:82]   --->   Operation 1228 'getelementptr' 'buf_53_addr_2' <Predicate = (icmp_ln81_9)> <Delay = 0.00>
ST_54 : Operation 1229 [1/1] (0.00ns)   --->   "%buf_54_addr_2 = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_9" [top.cpp:82]   --->   Operation 1229 'getelementptr' 'buf_54_addr_2' <Predicate = (icmp_ln81_9)> <Delay = 0.00>
ST_54 : Operation 1230 [1/1] (0.00ns)   --->   "%buf_55_addr_2 = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_9" [top.cpp:82]   --->   Operation 1230 'getelementptr' 'buf_55_addr_2' <Predicate = (icmp_ln81_9)> <Delay = 0.00>
ST_54 : Operation 1231 [1/1] (0.00ns)   --->   "%trunc_ln82_9 = trunc i16 %val_size0_3_loc_load" [top.cpp:82]   --->   Operation 1231 'trunc' 'trunc_ln82_9' <Predicate = (icmp_ln81_9)> <Delay = 0.00>
ST_54 : Operation 1232 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_9, void %arrayidx.i581856.2.case.1, i3 6, void %arrayidx.i581856.2.case.0, i3 5, void %arrayidx.i581856.2.case.7, i3 0, void %arrayidx.i581856.2.case.2, i3 1, void %arrayidx.i581856.2.case.3, i3 2, void %arrayidx.i581856.2.case.4, i3 3, void %arrayidx.i581856.2.case.5, i3 4, void %arrayidx.i581856.2.case.6" [top.cpp:82]   --->   Operation 1232 'switch' 'switch_ln82' <Predicate = (icmp_ln81_9)> <Delay = 0.95>

State 55 <SV = 54> <Delay = 3.25>
ST_55 : Operation 1233 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_54_addr_2" [top.cpp:82]   --->   Operation 1233 'store' 'store_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_55 : Operation 1234 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.2.exit" [top.cpp:82]   --->   Operation 1234 'br' 'br_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 4)> <Delay = 0.00>
ST_55 : Operation 1235 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_53_addr_2" [top.cpp:82]   --->   Operation 1235 'store' 'store_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_55 : Operation 1236 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.2.exit" [top.cpp:82]   --->   Operation 1236 'br' 'br_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 3)> <Delay = 0.00>
ST_55 : Operation 1237 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_52_addr_2" [top.cpp:82]   --->   Operation 1237 'store' 'store_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_55 : Operation 1238 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.2.exit" [top.cpp:82]   --->   Operation 1238 'br' 'br_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 2)> <Delay = 0.00>
ST_55 : Operation 1239 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_51_addr_2" [top.cpp:82]   --->   Operation 1239 'store' 'store_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_55 : Operation 1240 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.2.exit" [top.cpp:82]   --->   Operation 1240 'br' 'br_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 1)> <Delay = 0.00>
ST_55 : Operation 1241 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_50_addr_2" [top.cpp:82]   --->   Operation 1241 'store' 'store_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_55 : Operation 1242 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.2.exit" [top.cpp:82]   --->   Operation 1242 'br' 'br_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 0)> <Delay = 0.00>
ST_55 : Operation 1243 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_55_addr_2" [top.cpp:82]   --->   Operation 1243 'store' 'store_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_55 : Operation 1244 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.2.exit" [top.cpp:82]   --->   Operation 1244 'br' 'br_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 5)> <Delay = 0.00>
ST_55 : Operation 1245 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_48_addr_2" [top.cpp:82]   --->   Operation 1245 'store' 'store_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_55 : Operation 1246 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.2.exit" [top.cpp:82]   --->   Operation 1246 'br' 'br_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 6)> <Delay = 0.00>
ST_55 : Operation 1247 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_49_addr_2" [top.cpp:82]   --->   Operation 1247 'store' 'store_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_55 : Operation 1248 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.2.exit" [top.cpp:82]   --->   Operation 1248 'br' 'br_ln82' <Predicate = (icmp_ln81_9 & trunc_ln82_9 == 7)> <Delay = 0.00>
ST_55 : Operation 1249 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i583.2" [top.cpp:82]   --->   Operation 1249 'br' 'br_ln82' <Predicate = (icmp_ln81_9)> <Delay = 0.00>
ST_55 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_1, i32 2, i32 15" [top.cpp:81]   --->   Operation 1250 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1251 [1/1] (2.20ns)   --->   "%icmp_ln81_10 = icmp_sgt  i14 %tmp_19, i14 0" [top.cpp:81]   --->   Operation 1251 'icmp' 'icmp_ln81_10' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1252 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_10, void %if.end.i583.3, void %if.then.i582.3" [top.cpp:81]   --->   Operation 1252 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1253 [1/1] (1.94ns)   --->   "%add_ln82_8 = add i15 %trunc_ln171_8_loc_load, i15 3" [top.cpp:82]   --->   Operation 1253 'add' 'add_ln82_8' <Predicate = (icmp_ln81_10)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1254 [1/1] (0.00ns)   --->   "%lshr_ln82_s = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_8, i32 3, i32 14" [top.cpp:82]   --->   Operation 1254 'partselect' 'lshr_ln82_s' <Predicate = (icmp_ln81_10)> <Delay = 0.00>
ST_55 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln82_10 = zext i12 %lshr_ln82_s" [top.cpp:82]   --->   Operation 1255 'zext' 'zext_ln82_10' <Predicate = (icmp_ln81_10)> <Delay = 0.00>
ST_55 : Operation 1256 [1/1] (0.00ns)   --->   "%buf_48_addr_3 = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_10" [top.cpp:82]   --->   Operation 1256 'getelementptr' 'buf_48_addr_3' <Predicate = (icmp_ln81_10)> <Delay = 0.00>
ST_55 : Operation 1257 [1/1] (0.00ns)   --->   "%buf_49_addr_3 = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_10" [top.cpp:82]   --->   Operation 1257 'getelementptr' 'buf_49_addr_3' <Predicate = (icmp_ln81_10)> <Delay = 0.00>
ST_55 : Operation 1258 [1/1] (0.00ns)   --->   "%buf_50_addr_3 = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_10" [top.cpp:82]   --->   Operation 1258 'getelementptr' 'buf_50_addr_3' <Predicate = (icmp_ln81_10)> <Delay = 0.00>
ST_55 : Operation 1259 [1/1] (0.00ns)   --->   "%buf_51_addr_3 = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_10" [top.cpp:82]   --->   Operation 1259 'getelementptr' 'buf_51_addr_3' <Predicate = (icmp_ln81_10)> <Delay = 0.00>
ST_55 : Operation 1260 [1/1] (0.00ns)   --->   "%buf_52_addr_3 = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_10" [top.cpp:82]   --->   Operation 1260 'getelementptr' 'buf_52_addr_3' <Predicate = (icmp_ln81_10)> <Delay = 0.00>
ST_55 : Operation 1261 [1/1] (0.00ns)   --->   "%buf_53_addr_3 = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_10" [top.cpp:82]   --->   Operation 1261 'getelementptr' 'buf_53_addr_3' <Predicate = (icmp_ln81_10)> <Delay = 0.00>
ST_55 : Operation 1262 [1/1] (0.00ns)   --->   "%buf_54_addr_3 = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_10" [top.cpp:82]   --->   Operation 1262 'getelementptr' 'buf_54_addr_3' <Predicate = (icmp_ln81_10)> <Delay = 0.00>
ST_55 : Operation 1263 [1/1] (0.00ns)   --->   "%buf_55_addr_3 = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_10" [top.cpp:82]   --->   Operation 1263 'getelementptr' 'buf_55_addr_3' <Predicate = (icmp_ln81_10)> <Delay = 0.00>
ST_55 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln82_10 = trunc i16 %val_size0_3_loc_load" [top.cpp:82]   --->   Operation 1264 'trunc' 'trunc_ln82_10' <Predicate = (icmp_ln81_10)> <Delay = 0.00>
ST_55 : Operation 1265 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_10, void %arrayidx.i581856.3.case.2, i3 5, void %arrayidx.i581856.3.case.0, i3 6, void %arrayidx.i581856.3.case.1, i3 4, void %arrayidx.i581856.3.case.7, i3 0, void %arrayidx.i581856.3.case.3, i3 1, void %arrayidx.i581856.3.case.4, i3 2, void %arrayidx.i581856.3.case.5, i3 3, void %arrayidx.i581856.3.case.6" [top.cpp:82]   --->   Operation 1265 'switch' 'switch_ln82' <Predicate = (icmp_ln81_10)> <Delay = 0.95>

State 56 <SV = 55> <Delay = 3.25>
ST_56 : Operation 1266 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_54_addr_3" [top.cpp:82]   --->   Operation 1266 'store' 'store_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_56 : Operation 1267 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.3.exit" [top.cpp:82]   --->   Operation 1267 'br' 'br_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 3)> <Delay = 0.00>
ST_56 : Operation 1268 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_53_addr_3" [top.cpp:82]   --->   Operation 1268 'store' 'store_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_56 : Operation 1269 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.3.exit" [top.cpp:82]   --->   Operation 1269 'br' 'br_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 2)> <Delay = 0.00>
ST_56 : Operation 1270 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_52_addr_3" [top.cpp:82]   --->   Operation 1270 'store' 'store_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_56 : Operation 1271 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.3.exit" [top.cpp:82]   --->   Operation 1271 'br' 'br_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 1)> <Delay = 0.00>
ST_56 : Operation 1272 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_51_addr_3" [top.cpp:82]   --->   Operation 1272 'store' 'store_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_56 : Operation 1273 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.3.exit" [top.cpp:82]   --->   Operation 1273 'br' 'br_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 0)> <Delay = 0.00>
ST_56 : Operation 1274 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_55_addr_3" [top.cpp:82]   --->   Operation 1274 'store' 'store_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_56 : Operation 1275 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.3.exit" [top.cpp:82]   --->   Operation 1275 'br' 'br_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 4)> <Delay = 0.00>
ST_56 : Operation 1276 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_49_addr_3" [top.cpp:82]   --->   Operation 1276 'store' 'store_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_56 : Operation 1277 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.3.exit" [top.cpp:82]   --->   Operation 1277 'br' 'br_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 6)> <Delay = 0.00>
ST_56 : Operation 1278 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_48_addr_3" [top.cpp:82]   --->   Operation 1278 'store' 'store_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_56 : Operation 1279 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.3.exit" [top.cpp:82]   --->   Operation 1279 'br' 'br_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 5)> <Delay = 0.00>
ST_56 : Operation 1280 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_50_addr_3" [top.cpp:82]   --->   Operation 1280 'store' 'store_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_56 : Operation 1281 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.3.exit" [top.cpp:82]   --->   Operation 1281 'br' 'br_ln82' <Predicate = (icmp_ln81_10 & trunc_ln82_10 == 7)> <Delay = 0.00>
ST_56 : Operation 1282 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i583.3" [top.cpp:82]   --->   Operation 1282 'br' 'br_ln82' <Predicate = (icmp_ln81_10)> <Delay = 0.00>
ST_56 : Operation 1283 [1/1] (2.42ns)   --->   "%icmp_ln81_11 = icmp_sgt  i16 %padding_size_1, i16 4" [top.cpp:81]   --->   Operation 1283 'icmp' 'icmp_ln81_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1284 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_11, void %if.end.i583.4, void %if.then.i582.4" [top.cpp:81]   --->   Operation 1284 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1285 [1/1] (1.94ns)   --->   "%add_ln82_9 = add i15 %trunc_ln171_8_loc_load, i15 4" [top.cpp:82]   --->   Operation 1285 'add' 'add_ln82_9' <Predicate = (icmp_ln81_11)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1286 [1/1] (0.00ns)   --->   "%lshr_ln82_10 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_9, i32 3, i32 14" [top.cpp:82]   --->   Operation 1286 'partselect' 'lshr_ln82_10' <Predicate = (icmp_ln81_11)> <Delay = 0.00>
ST_56 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln82_11 = zext i12 %lshr_ln82_10" [top.cpp:82]   --->   Operation 1287 'zext' 'zext_ln82_11' <Predicate = (icmp_ln81_11)> <Delay = 0.00>
ST_56 : Operation 1288 [1/1] (0.00ns)   --->   "%buf_48_addr_4 = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_11" [top.cpp:82]   --->   Operation 1288 'getelementptr' 'buf_48_addr_4' <Predicate = (icmp_ln81_11)> <Delay = 0.00>
ST_56 : Operation 1289 [1/1] (0.00ns)   --->   "%buf_49_addr_4 = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_11" [top.cpp:82]   --->   Operation 1289 'getelementptr' 'buf_49_addr_4' <Predicate = (icmp_ln81_11)> <Delay = 0.00>
ST_56 : Operation 1290 [1/1] (0.00ns)   --->   "%buf_50_addr_4 = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_11" [top.cpp:82]   --->   Operation 1290 'getelementptr' 'buf_50_addr_4' <Predicate = (icmp_ln81_11)> <Delay = 0.00>
ST_56 : Operation 1291 [1/1] (0.00ns)   --->   "%buf_51_addr_4 = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_11" [top.cpp:82]   --->   Operation 1291 'getelementptr' 'buf_51_addr_4' <Predicate = (icmp_ln81_11)> <Delay = 0.00>
ST_56 : Operation 1292 [1/1] (0.00ns)   --->   "%buf_52_addr_4 = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_11" [top.cpp:82]   --->   Operation 1292 'getelementptr' 'buf_52_addr_4' <Predicate = (icmp_ln81_11)> <Delay = 0.00>
ST_56 : Operation 1293 [1/1] (0.00ns)   --->   "%buf_53_addr_4 = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_11" [top.cpp:82]   --->   Operation 1293 'getelementptr' 'buf_53_addr_4' <Predicate = (icmp_ln81_11)> <Delay = 0.00>
ST_56 : Operation 1294 [1/1] (0.00ns)   --->   "%buf_54_addr_4 = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_11" [top.cpp:82]   --->   Operation 1294 'getelementptr' 'buf_54_addr_4' <Predicate = (icmp_ln81_11)> <Delay = 0.00>
ST_56 : Operation 1295 [1/1] (0.00ns)   --->   "%buf_55_addr_4 = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_11" [top.cpp:82]   --->   Operation 1295 'getelementptr' 'buf_55_addr_4' <Predicate = (icmp_ln81_11)> <Delay = 0.00>
ST_56 : Operation 1296 [1/1] (0.00ns)   --->   "%trunc_ln82_11 = trunc i16 %val_size0_3_loc_load" [top.cpp:82]   --->   Operation 1296 'trunc' 'trunc_ln82_11' <Predicate = (icmp_ln81_11)> <Delay = 0.00>
ST_56 : Operation 1297 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_11, void %arrayidx.i581856.4.case.3, i3 4, void %arrayidx.i581856.4.case.0, i3 5, void %arrayidx.i581856.4.case.1, i3 6, void %arrayidx.i581856.4.case.2, i3 3, void %arrayidx.i581856.4.case.7, i3 0, void %arrayidx.i581856.4.case.4, i3 1, void %arrayidx.i581856.4.case.5, i3 2, void %arrayidx.i581856.4.case.6" [top.cpp:82]   --->   Operation 1297 'switch' 'switch_ln82' <Predicate = (icmp_ln81_11)> <Delay = 0.95>

State 57 <SV = 56> <Delay = 3.25>
ST_57 : Operation 1298 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_54_addr_4" [top.cpp:82]   --->   Operation 1298 'store' 'store_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_57 : Operation 1299 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.4.exit" [top.cpp:82]   --->   Operation 1299 'br' 'br_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 2)> <Delay = 0.00>
ST_57 : Operation 1300 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_53_addr_4" [top.cpp:82]   --->   Operation 1300 'store' 'store_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_57 : Operation 1301 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.4.exit" [top.cpp:82]   --->   Operation 1301 'br' 'br_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 1)> <Delay = 0.00>
ST_57 : Operation 1302 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_52_addr_4" [top.cpp:82]   --->   Operation 1302 'store' 'store_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_57 : Operation 1303 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.4.exit" [top.cpp:82]   --->   Operation 1303 'br' 'br_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 0)> <Delay = 0.00>
ST_57 : Operation 1304 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_55_addr_4" [top.cpp:82]   --->   Operation 1304 'store' 'store_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_57 : Operation 1305 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.4.exit" [top.cpp:82]   --->   Operation 1305 'br' 'br_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 3)> <Delay = 0.00>
ST_57 : Operation 1306 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_50_addr_4" [top.cpp:82]   --->   Operation 1306 'store' 'store_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_57 : Operation 1307 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.4.exit" [top.cpp:82]   --->   Operation 1307 'br' 'br_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 6)> <Delay = 0.00>
ST_57 : Operation 1308 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_49_addr_4" [top.cpp:82]   --->   Operation 1308 'store' 'store_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_57 : Operation 1309 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.4.exit" [top.cpp:82]   --->   Operation 1309 'br' 'br_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 5)> <Delay = 0.00>
ST_57 : Operation 1310 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_48_addr_4" [top.cpp:82]   --->   Operation 1310 'store' 'store_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_57 : Operation 1311 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.4.exit" [top.cpp:82]   --->   Operation 1311 'br' 'br_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 4)> <Delay = 0.00>
ST_57 : Operation 1312 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_51_addr_4" [top.cpp:82]   --->   Operation 1312 'store' 'store_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_57 : Operation 1313 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.4.exit" [top.cpp:82]   --->   Operation 1313 'br' 'br_ln82' <Predicate = (icmp_ln81_11 & trunc_ln82_11 == 7)> <Delay = 0.00>
ST_57 : Operation 1314 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i583.4" [top.cpp:82]   --->   Operation 1314 'br' 'br_ln82' <Predicate = (icmp_ln81_11)> <Delay = 0.00>
ST_57 : Operation 1315 [1/1] (2.42ns)   --->   "%icmp_ln81_12 = icmp_sgt  i16 %padding_size_1, i16 5" [top.cpp:81]   --->   Operation 1315 'icmp' 'icmp_ln81_12' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1316 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_12, void %if.end.i583.5, void %if.then.i582.5" [top.cpp:81]   --->   Operation 1316 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1317 [1/1] (1.94ns)   --->   "%add_ln82_10 = add i15 %trunc_ln171_8_loc_load, i15 5" [top.cpp:82]   --->   Operation 1317 'add' 'add_ln82_10' <Predicate = (icmp_ln81_12)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1318 [1/1] (0.00ns)   --->   "%lshr_ln82_11 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_10, i32 3, i32 14" [top.cpp:82]   --->   Operation 1318 'partselect' 'lshr_ln82_11' <Predicate = (icmp_ln81_12)> <Delay = 0.00>
ST_57 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln82_12 = zext i12 %lshr_ln82_11" [top.cpp:82]   --->   Operation 1319 'zext' 'zext_ln82_12' <Predicate = (icmp_ln81_12)> <Delay = 0.00>
ST_57 : Operation 1320 [1/1] (0.00ns)   --->   "%buf_48_addr_5 = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_12" [top.cpp:82]   --->   Operation 1320 'getelementptr' 'buf_48_addr_5' <Predicate = (icmp_ln81_12)> <Delay = 0.00>
ST_57 : Operation 1321 [1/1] (0.00ns)   --->   "%buf_49_addr_5 = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_12" [top.cpp:82]   --->   Operation 1321 'getelementptr' 'buf_49_addr_5' <Predicate = (icmp_ln81_12)> <Delay = 0.00>
ST_57 : Operation 1322 [1/1] (0.00ns)   --->   "%buf_50_addr_5 = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_12" [top.cpp:82]   --->   Operation 1322 'getelementptr' 'buf_50_addr_5' <Predicate = (icmp_ln81_12)> <Delay = 0.00>
ST_57 : Operation 1323 [1/1] (0.00ns)   --->   "%buf_51_addr_5 = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_12" [top.cpp:82]   --->   Operation 1323 'getelementptr' 'buf_51_addr_5' <Predicate = (icmp_ln81_12)> <Delay = 0.00>
ST_57 : Operation 1324 [1/1] (0.00ns)   --->   "%buf_52_addr_5 = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_12" [top.cpp:82]   --->   Operation 1324 'getelementptr' 'buf_52_addr_5' <Predicate = (icmp_ln81_12)> <Delay = 0.00>
ST_57 : Operation 1325 [1/1] (0.00ns)   --->   "%buf_53_addr_5 = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_12" [top.cpp:82]   --->   Operation 1325 'getelementptr' 'buf_53_addr_5' <Predicate = (icmp_ln81_12)> <Delay = 0.00>
ST_57 : Operation 1326 [1/1] (0.00ns)   --->   "%buf_54_addr_5 = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_12" [top.cpp:82]   --->   Operation 1326 'getelementptr' 'buf_54_addr_5' <Predicate = (icmp_ln81_12)> <Delay = 0.00>
ST_57 : Operation 1327 [1/1] (0.00ns)   --->   "%buf_55_addr_5 = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_12" [top.cpp:82]   --->   Operation 1327 'getelementptr' 'buf_55_addr_5' <Predicate = (icmp_ln81_12)> <Delay = 0.00>
ST_57 : Operation 1328 [1/1] (0.00ns)   --->   "%trunc_ln82_12 = trunc i16 %val_size0_3_loc_load" [top.cpp:82]   --->   Operation 1328 'trunc' 'trunc_ln82_12' <Predicate = (icmp_ln81_12)> <Delay = 0.00>
ST_57 : Operation 1329 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_12, void %arrayidx.i581856.5.case.4, i3 3, void %arrayidx.i581856.5.case.0, i3 4, void %arrayidx.i581856.5.case.1, i3 5, void %arrayidx.i581856.5.case.2, i3 6, void %arrayidx.i581856.5.case.3, i3 2, void %arrayidx.i581856.5.case.7, i3 0, void %arrayidx.i581856.5.case.5, i3 1, void %arrayidx.i581856.5.case.6" [top.cpp:82]   --->   Operation 1329 'switch' 'switch_ln82' <Predicate = (icmp_ln81_12)> <Delay = 0.95>

State 58 <SV = 57> <Delay = 3.25>
ST_58 : Operation 1330 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_54_addr_5" [top.cpp:82]   --->   Operation 1330 'store' 'store_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_58 : Operation 1331 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.5.exit" [top.cpp:82]   --->   Operation 1331 'br' 'br_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 1)> <Delay = 0.00>
ST_58 : Operation 1332 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_53_addr_5" [top.cpp:82]   --->   Operation 1332 'store' 'store_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_58 : Operation 1333 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.5.exit" [top.cpp:82]   --->   Operation 1333 'br' 'br_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 0)> <Delay = 0.00>
ST_58 : Operation 1334 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_55_addr_5" [top.cpp:82]   --->   Operation 1334 'store' 'store_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_58 : Operation 1335 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.5.exit" [top.cpp:82]   --->   Operation 1335 'br' 'br_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 2)> <Delay = 0.00>
ST_58 : Operation 1336 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_51_addr_5" [top.cpp:82]   --->   Operation 1336 'store' 'store_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_58 : Operation 1337 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.5.exit" [top.cpp:82]   --->   Operation 1337 'br' 'br_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 6)> <Delay = 0.00>
ST_58 : Operation 1338 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_50_addr_5" [top.cpp:82]   --->   Operation 1338 'store' 'store_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_58 : Operation 1339 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.5.exit" [top.cpp:82]   --->   Operation 1339 'br' 'br_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 5)> <Delay = 0.00>
ST_58 : Operation 1340 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_49_addr_5" [top.cpp:82]   --->   Operation 1340 'store' 'store_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_58 : Operation 1341 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.5.exit" [top.cpp:82]   --->   Operation 1341 'br' 'br_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 4)> <Delay = 0.00>
ST_58 : Operation 1342 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_48_addr_5" [top.cpp:82]   --->   Operation 1342 'store' 'store_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_58 : Operation 1343 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.5.exit" [top.cpp:82]   --->   Operation 1343 'br' 'br_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 3)> <Delay = 0.00>
ST_58 : Operation 1344 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_52_addr_5" [top.cpp:82]   --->   Operation 1344 'store' 'store_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_58 : Operation 1345 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.5.exit" [top.cpp:82]   --->   Operation 1345 'br' 'br_ln82' <Predicate = (icmp_ln81_12 & trunc_ln82_12 == 7)> <Delay = 0.00>
ST_58 : Operation 1346 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i583.5" [top.cpp:82]   --->   Operation 1346 'br' 'br_ln82' <Predicate = (icmp_ln81_12)> <Delay = 0.00>
ST_58 : Operation 1347 [1/1] (2.42ns)   --->   "%icmp_ln81_13 = icmp_sgt  i16 %padding_size_1, i16 6" [top.cpp:81]   --->   Operation 1347 'icmp' 'icmp_ln81_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1348 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_13, void %if.end.i583.6, void %if.then.i582.6" [top.cpp:81]   --->   Operation 1348 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1349 [1/1] (1.94ns)   --->   "%add_ln82_11 = add i15 %trunc_ln171_8_loc_load, i15 6" [top.cpp:82]   --->   Operation 1349 'add' 'add_ln82_11' <Predicate = (icmp_ln81_13)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1350 [1/1] (0.00ns)   --->   "%lshr_ln82_12 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_11, i32 3, i32 14" [top.cpp:82]   --->   Operation 1350 'partselect' 'lshr_ln82_12' <Predicate = (icmp_ln81_13)> <Delay = 0.00>
ST_58 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln82_13 = zext i12 %lshr_ln82_12" [top.cpp:82]   --->   Operation 1351 'zext' 'zext_ln82_13' <Predicate = (icmp_ln81_13)> <Delay = 0.00>
ST_58 : Operation 1352 [1/1] (0.00ns)   --->   "%buf_48_addr_6 = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_13" [top.cpp:82]   --->   Operation 1352 'getelementptr' 'buf_48_addr_6' <Predicate = (icmp_ln81_13)> <Delay = 0.00>
ST_58 : Operation 1353 [1/1] (0.00ns)   --->   "%buf_49_addr_6 = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_13" [top.cpp:82]   --->   Operation 1353 'getelementptr' 'buf_49_addr_6' <Predicate = (icmp_ln81_13)> <Delay = 0.00>
ST_58 : Operation 1354 [1/1] (0.00ns)   --->   "%buf_50_addr_6 = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_13" [top.cpp:82]   --->   Operation 1354 'getelementptr' 'buf_50_addr_6' <Predicate = (icmp_ln81_13)> <Delay = 0.00>
ST_58 : Operation 1355 [1/1] (0.00ns)   --->   "%buf_51_addr_6 = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_13" [top.cpp:82]   --->   Operation 1355 'getelementptr' 'buf_51_addr_6' <Predicate = (icmp_ln81_13)> <Delay = 0.00>
ST_58 : Operation 1356 [1/1] (0.00ns)   --->   "%buf_52_addr_6 = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_13" [top.cpp:82]   --->   Operation 1356 'getelementptr' 'buf_52_addr_6' <Predicate = (icmp_ln81_13)> <Delay = 0.00>
ST_58 : Operation 1357 [1/1] (0.00ns)   --->   "%buf_53_addr_6 = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_13" [top.cpp:82]   --->   Operation 1357 'getelementptr' 'buf_53_addr_6' <Predicate = (icmp_ln81_13)> <Delay = 0.00>
ST_58 : Operation 1358 [1/1] (0.00ns)   --->   "%buf_54_addr_6 = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_13" [top.cpp:82]   --->   Operation 1358 'getelementptr' 'buf_54_addr_6' <Predicate = (icmp_ln81_13)> <Delay = 0.00>
ST_58 : Operation 1359 [1/1] (0.00ns)   --->   "%buf_55_addr_6 = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_13" [top.cpp:82]   --->   Operation 1359 'getelementptr' 'buf_55_addr_6' <Predicate = (icmp_ln81_13)> <Delay = 0.00>
ST_58 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln82_13 = trunc i16 %val_size0_3_loc_load" [top.cpp:82]   --->   Operation 1360 'trunc' 'trunc_ln82_13' <Predicate = (icmp_ln81_13)> <Delay = 0.00>
ST_58 : Operation 1361 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_13, void %arrayidx.i581856.6.case.5, i3 2, void %arrayidx.i581856.6.case.0, i3 3, void %arrayidx.i581856.6.case.1, i3 4, void %arrayidx.i581856.6.case.2, i3 5, void %arrayidx.i581856.6.case.3, i3 6, void %arrayidx.i581856.6.case.4, i3 1, void %arrayidx.i581856.6.case.7, i3 0, void %arrayidx.i581856.6.case.6" [top.cpp:82]   --->   Operation 1361 'switch' 'switch_ln82' <Predicate = (icmp_ln81_13)> <Delay = 0.95>

State 59 <SV = 58> <Delay = 4.45>
ST_59 : Operation 1362 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_54_addr_6" [top.cpp:82]   --->   Operation 1362 'store' 'store_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_59 : Operation 1363 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.6.exit" [top.cpp:82]   --->   Operation 1363 'br' 'br_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 0)> <Delay = 0.00>
ST_59 : Operation 1364 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_55_addr_6" [top.cpp:82]   --->   Operation 1364 'store' 'store_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_59 : Operation 1365 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.6.exit" [top.cpp:82]   --->   Operation 1365 'br' 'br_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 1)> <Delay = 0.00>
ST_59 : Operation 1366 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_52_addr_6" [top.cpp:82]   --->   Operation 1366 'store' 'store_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_59 : Operation 1367 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.6.exit" [top.cpp:82]   --->   Operation 1367 'br' 'br_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 6)> <Delay = 0.00>
ST_59 : Operation 1368 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_51_addr_6" [top.cpp:82]   --->   Operation 1368 'store' 'store_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_59 : Operation 1369 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.6.exit" [top.cpp:82]   --->   Operation 1369 'br' 'br_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 5)> <Delay = 0.00>
ST_59 : Operation 1370 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_50_addr_6" [top.cpp:82]   --->   Operation 1370 'store' 'store_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_59 : Operation 1371 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.6.exit" [top.cpp:82]   --->   Operation 1371 'br' 'br_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 4)> <Delay = 0.00>
ST_59 : Operation 1372 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_49_addr_6" [top.cpp:82]   --->   Operation 1372 'store' 'store_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_59 : Operation 1373 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.6.exit" [top.cpp:82]   --->   Operation 1373 'br' 'br_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 3)> <Delay = 0.00>
ST_59 : Operation 1374 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_48_addr_6" [top.cpp:82]   --->   Operation 1374 'store' 'store_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_59 : Operation 1375 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.6.exit" [top.cpp:82]   --->   Operation 1375 'br' 'br_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 2)> <Delay = 0.00>
ST_59 : Operation 1376 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_53_addr_6" [top.cpp:82]   --->   Operation 1376 'store' 'store_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_59 : Operation 1377 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i581856.6.exit" [top.cpp:82]   --->   Operation 1377 'br' 'br_ln82' <Predicate = (icmp_ln81_13 & trunc_ln82_13 == 7)> <Delay = 0.00>
ST_59 : Operation 1378 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i583.6" [top.cpp:82]   --->   Operation 1378 'br' 'br_ln82' <Predicate = (icmp_ln81_13)> <Delay = 0.00>
ST_59 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i16 %size1_9" [top.cpp:75]   --->   Operation 1379 'sext' 'sext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1380 [1/1] (2.07ns)   --->   "%add_ln75_2 = add i17 %sext_ln75_2, i17 7" [top.cpp:75]   --->   Operation 1380 'add' 'add_ln75_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1381 [1/1] (2.07ns)   --->   "%add_ln75_14 = add i16 %size1_9, i16 7" [top.cpp:75]   --->   Operation 1381 'add' 'add_ln75_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_2, i32 16" [top.cpp:75]   --->   Operation 1382 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1383 [1/1] (2.07ns)   --->   "%sub_ln75_6 = sub i16 65529, i16 %size1_9" [top.cpp:75]   --->   Operation 1383 'sub' 'sub_ln75_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1384 [1/1] (0.00ns)   --->   "%trunc_ln75_7 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_6, i32 3, i32 15" [top.cpp:75]   --->   Operation 1384 'partselect' 'trunc_ln75_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1385 [1/1] (1.67ns)   --->   "%sub_ln75_7 = sub i13 0, i13 %trunc_ln75_7" [top.cpp:75]   --->   Operation 1385 'sub' 'sub_ln75_7' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_14, i32 3, i32 15" [top.cpp:75]   --->   Operation 1386 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1387 [1/1] (0.69ns)   --->   "%select_ln75_2 = select i1 %tmp_20, i13 %sub_ln75_7, i13 %tmp_1" [top.cpp:75]   --->   Operation 1387 'select' 'select_ln75_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.50>
ST_60 : Operation 1388 [1/1] (0.00ns)   --->   "%size1_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_2, i3 0" [top.cpp:75]   --->   Operation 1388 'bitconcatenate' 'size1_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1389 [1/1] (2.07ns)   --->   "%padding_size_2 = sub i16 %size1_8, i16 %size1_9" [top.cpp:75]   --->   Operation 1389 'sub' 'padding_size_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1390 [1/1] (2.42ns)   --->   "%icmp_ln81_14 = icmp_sgt  i16 %padding_size_2, i16 0" [top.cpp:81]   --->   Operation 1390 'icmp' 'icmp_ln81_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1391 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_14, void %if.end.i609, void %if.then.i608" [top.cpp:81]   --->   Operation 1391 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 61 <SV = 60> <Delay = 3.25>
ST_61 : Operation 1392 [1/1] (0.00ns)   --->   "%lshr_ln82_13 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size1_9, i32 3, i32 12" [top.cpp:82]   --->   Operation 1392 'partselect' 'lshr_ln82_13' <Predicate = (icmp_ln81_14)> <Delay = 0.00>
ST_61 : Operation 1393 [1/1] (0.00ns)   --->   "%zext_ln82_14 = zext i10 %lshr_ln82_13" [top.cpp:82]   --->   Operation 1393 'zext' 'zext_ln82_14' <Predicate = (icmp_ln81_14)> <Delay = 0.00>
ST_61 : Operation 1394 [1/1] (0.00ns)   --->   "%buf_8_addr_4 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_14" [top.cpp:82]   --->   Operation 1394 'getelementptr' 'buf_8_addr_4' <Predicate = (icmp_ln81_14)> <Delay = 0.00>
ST_61 : Operation 1395 [1/1] (0.00ns)   --->   "%buf_9_addr_4 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_14" [top.cpp:82]   --->   Operation 1395 'getelementptr' 'buf_9_addr_4' <Predicate = (icmp_ln81_14)> <Delay = 0.00>
ST_61 : Operation 1396 [1/1] (0.00ns)   --->   "%buf_10_addr_4 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_14" [top.cpp:82]   --->   Operation 1396 'getelementptr' 'buf_10_addr_4' <Predicate = (icmp_ln81_14)> <Delay = 0.00>
ST_61 : Operation 1397 [1/1] (0.00ns)   --->   "%buf_11_addr_4 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_14" [top.cpp:82]   --->   Operation 1397 'getelementptr' 'buf_11_addr_4' <Predicate = (icmp_ln81_14)> <Delay = 0.00>
ST_61 : Operation 1398 [1/1] (0.00ns)   --->   "%buf_12_addr_4 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_14" [top.cpp:82]   --->   Operation 1398 'getelementptr' 'buf_12_addr_4' <Predicate = (icmp_ln81_14)> <Delay = 0.00>
ST_61 : Operation 1399 [1/1] (0.00ns)   --->   "%buf_13_addr_4 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_14" [top.cpp:82]   --->   Operation 1399 'getelementptr' 'buf_13_addr_4' <Predicate = (icmp_ln81_14)> <Delay = 0.00>
ST_61 : Operation 1400 [1/1] (0.00ns)   --->   "%buf_14_addr_4 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_14" [top.cpp:82]   --->   Operation 1400 'getelementptr' 'buf_14_addr_4' <Predicate = (icmp_ln81_14)> <Delay = 0.00>
ST_61 : Operation 1401 [1/1] (0.00ns)   --->   "%buf_15_addr_4 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_14" [top.cpp:82]   --->   Operation 1401 'getelementptr' 'buf_15_addr_4' <Predicate = (icmp_ln81_14)> <Delay = 0.00>
ST_61 : Operation 1402 [1/1] (0.00ns)   --->   "%trunc_ln82_14 = trunc i16 %size1_9" [top.cpp:82]   --->   Operation 1402 'trunc' 'trunc_ln82_14' <Predicate = (icmp_ln81_14)> <Delay = 0.00>
ST_61 : Operation 1403 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_14, void %arrayidx.i607855.case.7, i3 0, void %arrayidx.i607855.case.0, i3 1, void %arrayidx.i607855.case.1, i3 2, void %arrayidx.i607855.case.2, i3 3, void %arrayidx.i607855.case.3, i3 4, void %arrayidx.i607855.case.4, i3 5, void %arrayidx.i607855.case.5, i3 6, void %arrayidx.i607855.case.6" [top.cpp:82]   --->   Operation 1403 'switch' 'switch_ln82' <Predicate = (icmp_ln81_14)> <Delay = 0.95>
ST_61 : Operation 1404 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_14_addr_4" [top.cpp:82]   --->   Operation 1404 'store' 'store_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_61 : Operation 1405 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.exit" [top.cpp:82]   --->   Operation 1405 'br' 'br_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 6)> <Delay = 0.00>
ST_61 : Operation 1406 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_13_addr_4" [top.cpp:82]   --->   Operation 1406 'store' 'store_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_61 : Operation 1407 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.exit" [top.cpp:82]   --->   Operation 1407 'br' 'br_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 5)> <Delay = 0.00>
ST_61 : Operation 1408 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_12_addr_4" [top.cpp:82]   --->   Operation 1408 'store' 'store_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_61 : Operation 1409 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.exit" [top.cpp:82]   --->   Operation 1409 'br' 'br_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 4)> <Delay = 0.00>
ST_61 : Operation 1410 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_11_addr_4" [top.cpp:82]   --->   Operation 1410 'store' 'store_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_61 : Operation 1411 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.exit" [top.cpp:82]   --->   Operation 1411 'br' 'br_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 3)> <Delay = 0.00>
ST_61 : Operation 1412 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_10_addr_4" [top.cpp:82]   --->   Operation 1412 'store' 'store_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_61 : Operation 1413 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.exit" [top.cpp:82]   --->   Operation 1413 'br' 'br_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 2)> <Delay = 0.00>
ST_61 : Operation 1414 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_9_addr_4" [top.cpp:82]   --->   Operation 1414 'store' 'store_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_61 : Operation 1415 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.exit" [top.cpp:82]   --->   Operation 1415 'br' 'br_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 1)> <Delay = 0.00>
ST_61 : Operation 1416 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_8_addr_4" [top.cpp:82]   --->   Operation 1416 'store' 'store_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_61 : Operation 1417 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.exit" [top.cpp:82]   --->   Operation 1417 'br' 'br_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 0)> <Delay = 0.00>
ST_61 : Operation 1418 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_15_addr_4" [top.cpp:82]   --->   Operation 1418 'store' 'store_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_61 : Operation 1419 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.exit" [top.cpp:82]   --->   Operation 1419 'br' 'br_ln82' <Predicate = (icmp_ln81_14 & trunc_ln82_14 == 7)> <Delay = 0.00>
ST_61 : Operation 1420 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i609" [top.cpp:82]   --->   Operation 1420 'br' 'br_ln82' <Predicate = (icmp_ln81_14)> <Delay = 0.00>
ST_61 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_2, i32 1, i32 15" [top.cpp:81]   --->   Operation 1421 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1422 [1/1] (2.31ns)   --->   "%icmp_ln81_15 = icmp_sgt  i15 %tmp_21, i15 0" [top.cpp:81]   --->   Operation 1422 'icmp' 'icmp_ln81_15' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1423 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_15, void %if.end.i609.1, void %if.then.i608.1" [top.cpp:81]   --->   Operation 1423 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1424 [1/1] (1.67ns)   --->   "%add_ln82_12 = add i13 %trunc_ln163_1, i13 1" [top.cpp:82]   --->   Operation 1424 'add' 'add_ln82_12' <Predicate = (icmp_ln81_15)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1425 [1/1] (0.00ns)   --->   "%lshr_ln82_14 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_12, i32 3, i32 12" [top.cpp:82]   --->   Operation 1425 'partselect' 'lshr_ln82_14' <Predicate = (icmp_ln81_15)> <Delay = 0.00>
ST_61 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln82_15 = zext i10 %lshr_ln82_14" [top.cpp:82]   --->   Operation 1426 'zext' 'zext_ln82_15' <Predicate = (icmp_ln81_15)> <Delay = 0.00>
ST_61 : Operation 1427 [1/1] (0.00ns)   --->   "%buf_8_addr_5 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_15" [top.cpp:82]   --->   Operation 1427 'getelementptr' 'buf_8_addr_5' <Predicate = (icmp_ln81_15)> <Delay = 0.00>
ST_61 : Operation 1428 [1/1] (0.00ns)   --->   "%buf_9_addr_5 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_15" [top.cpp:82]   --->   Operation 1428 'getelementptr' 'buf_9_addr_5' <Predicate = (icmp_ln81_15)> <Delay = 0.00>
ST_61 : Operation 1429 [1/1] (0.00ns)   --->   "%buf_10_addr_5 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_15" [top.cpp:82]   --->   Operation 1429 'getelementptr' 'buf_10_addr_5' <Predicate = (icmp_ln81_15)> <Delay = 0.00>
ST_61 : Operation 1430 [1/1] (0.00ns)   --->   "%buf_11_addr_5 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_15" [top.cpp:82]   --->   Operation 1430 'getelementptr' 'buf_11_addr_5' <Predicate = (icmp_ln81_15)> <Delay = 0.00>
ST_61 : Operation 1431 [1/1] (0.00ns)   --->   "%buf_12_addr_5 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_15" [top.cpp:82]   --->   Operation 1431 'getelementptr' 'buf_12_addr_5' <Predicate = (icmp_ln81_15)> <Delay = 0.00>
ST_61 : Operation 1432 [1/1] (0.00ns)   --->   "%buf_13_addr_5 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_15" [top.cpp:82]   --->   Operation 1432 'getelementptr' 'buf_13_addr_5' <Predicate = (icmp_ln81_15)> <Delay = 0.00>
ST_61 : Operation 1433 [1/1] (0.00ns)   --->   "%buf_14_addr_5 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_15" [top.cpp:82]   --->   Operation 1433 'getelementptr' 'buf_14_addr_5' <Predicate = (icmp_ln81_15)> <Delay = 0.00>
ST_61 : Operation 1434 [1/1] (0.00ns)   --->   "%buf_15_addr_5 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_15" [top.cpp:82]   --->   Operation 1434 'getelementptr' 'buf_15_addr_5' <Predicate = (icmp_ln81_15)> <Delay = 0.00>
ST_61 : Operation 1435 [1/1] (0.00ns)   --->   "%trunc_ln82_15 = trunc i16 %size1_9" [top.cpp:82]   --->   Operation 1435 'trunc' 'trunc_ln82_15' <Predicate = (icmp_ln81_15)> <Delay = 0.00>
ST_61 : Operation 1436 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_15, void %arrayidx.i607855.1.case.0, i3 6, void %arrayidx.i607855.1.case.7, i3 0, void %arrayidx.i607855.1.case.1, i3 1, void %arrayidx.i607855.1.case.2, i3 2, void %arrayidx.i607855.1.case.3, i3 3, void %arrayidx.i607855.1.case.4, i3 4, void %arrayidx.i607855.1.case.5, i3 5, void %arrayidx.i607855.1.case.6" [top.cpp:82]   --->   Operation 1436 'switch' 'switch_ln82' <Predicate = (icmp_ln81_15)> <Delay = 0.95>

State 62 <SV = 61> <Delay = 3.25>
ST_62 : Operation 1437 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_14_addr_5" [top.cpp:82]   --->   Operation 1437 'store' 'store_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_62 : Operation 1438 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.1.exit" [top.cpp:82]   --->   Operation 1438 'br' 'br_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 5)> <Delay = 0.00>
ST_62 : Operation 1439 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_13_addr_5" [top.cpp:82]   --->   Operation 1439 'store' 'store_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_62 : Operation 1440 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.1.exit" [top.cpp:82]   --->   Operation 1440 'br' 'br_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 4)> <Delay = 0.00>
ST_62 : Operation 1441 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_12_addr_5" [top.cpp:82]   --->   Operation 1441 'store' 'store_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_62 : Operation 1442 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.1.exit" [top.cpp:82]   --->   Operation 1442 'br' 'br_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 3)> <Delay = 0.00>
ST_62 : Operation 1443 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_11_addr_5" [top.cpp:82]   --->   Operation 1443 'store' 'store_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_62 : Operation 1444 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.1.exit" [top.cpp:82]   --->   Operation 1444 'br' 'br_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 2)> <Delay = 0.00>
ST_62 : Operation 1445 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_10_addr_5" [top.cpp:82]   --->   Operation 1445 'store' 'store_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_62 : Operation 1446 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.1.exit" [top.cpp:82]   --->   Operation 1446 'br' 'br_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 1)> <Delay = 0.00>
ST_62 : Operation 1447 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_9_addr_5" [top.cpp:82]   --->   Operation 1447 'store' 'store_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_62 : Operation 1448 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.1.exit" [top.cpp:82]   --->   Operation 1448 'br' 'br_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 0)> <Delay = 0.00>
ST_62 : Operation 1449 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_15_addr_5" [top.cpp:82]   --->   Operation 1449 'store' 'store_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_62 : Operation 1450 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.1.exit" [top.cpp:82]   --->   Operation 1450 'br' 'br_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 6)> <Delay = 0.00>
ST_62 : Operation 1451 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_8_addr_5" [top.cpp:82]   --->   Operation 1451 'store' 'store_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_62 : Operation 1452 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.1.exit" [top.cpp:82]   --->   Operation 1452 'br' 'br_ln82' <Predicate = (icmp_ln81_15 & trunc_ln82_15 == 7)> <Delay = 0.00>
ST_62 : Operation 1453 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i609.1" [top.cpp:82]   --->   Operation 1453 'br' 'br_ln82' <Predicate = (icmp_ln81_15)> <Delay = 0.00>
ST_62 : Operation 1454 [1/1] (2.42ns)   --->   "%icmp_ln81_16 = icmp_sgt  i16 %padding_size_2, i16 2" [top.cpp:81]   --->   Operation 1454 'icmp' 'icmp_ln81_16' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1455 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_16, void %if.end.i609.2, void %if.then.i608.2" [top.cpp:81]   --->   Operation 1455 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1456 [1/1] (1.67ns)   --->   "%add_ln82_13 = add i13 %trunc_ln163_1, i13 2" [top.cpp:82]   --->   Operation 1456 'add' 'add_ln82_13' <Predicate = (icmp_ln81_16)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1457 [1/1] (0.00ns)   --->   "%lshr_ln82_15 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_13, i32 3, i32 12" [top.cpp:82]   --->   Operation 1457 'partselect' 'lshr_ln82_15' <Predicate = (icmp_ln81_16)> <Delay = 0.00>
ST_62 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln82_16 = zext i10 %lshr_ln82_15" [top.cpp:82]   --->   Operation 1458 'zext' 'zext_ln82_16' <Predicate = (icmp_ln81_16)> <Delay = 0.00>
ST_62 : Operation 1459 [1/1] (0.00ns)   --->   "%buf_8_addr_6 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_16" [top.cpp:82]   --->   Operation 1459 'getelementptr' 'buf_8_addr_6' <Predicate = (icmp_ln81_16)> <Delay = 0.00>
ST_62 : Operation 1460 [1/1] (0.00ns)   --->   "%buf_9_addr_6 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_16" [top.cpp:82]   --->   Operation 1460 'getelementptr' 'buf_9_addr_6' <Predicate = (icmp_ln81_16)> <Delay = 0.00>
ST_62 : Operation 1461 [1/1] (0.00ns)   --->   "%buf_10_addr_6 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_16" [top.cpp:82]   --->   Operation 1461 'getelementptr' 'buf_10_addr_6' <Predicate = (icmp_ln81_16)> <Delay = 0.00>
ST_62 : Operation 1462 [1/1] (0.00ns)   --->   "%buf_11_addr_6 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_16" [top.cpp:82]   --->   Operation 1462 'getelementptr' 'buf_11_addr_6' <Predicate = (icmp_ln81_16)> <Delay = 0.00>
ST_62 : Operation 1463 [1/1] (0.00ns)   --->   "%buf_12_addr_6 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_16" [top.cpp:82]   --->   Operation 1463 'getelementptr' 'buf_12_addr_6' <Predicate = (icmp_ln81_16)> <Delay = 0.00>
ST_62 : Operation 1464 [1/1] (0.00ns)   --->   "%buf_13_addr_6 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_16" [top.cpp:82]   --->   Operation 1464 'getelementptr' 'buf_13_addr_6' <Predicate = (icmp_ln81_16)> <Delay = 0.00>
ST_62 : Operation 1465 [1/1] (0.00ns)   --->   "%buf_14_addr_6 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_16" [top.cpp:82]   --->   Operation 1465 'getelementptr' 'buf_14_addr_6' <Predicate = (icmp_ln81_16)> <Delay = 0.00>
ST_62 : Operation 1466 [1/1] (0.00ns)   --->   "%buf_15_addr_6 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_16" [top.cpp:82]   --->   Operation 1466 'getelementptr' 'buf_15_addr_6' <Predicate = (icmp_ln81_16)> <Delay = 0.00>
ST_62 : Operation 1467 [1/1] (0.00ns)   --->   "%trunc_ln82_16 = trunc i16 %size1_9" [top.cpp:82]   --->   Operation 1467 'trunc' 'trunc_ln82_16' <Predicate = (icmp_ln81_16)> <Delay = 0.00>
ST_62 : Operation 1468 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_16, void %arrayidx.i607855.2.case.1, i3 6, void %arrayidx.i607855.2.case.0, i3 5, void %arrayidx.i607855.2.case.7, i3 0, void %arrayidx.i607855.2.case.2, i3 1, void %arrayidx.i607855.2.case.3, i3 2, void %arrayidx.i607855.2.case.4, i3 3, void %arrayidx.i607855.2.case.5, i3 4, void %arrayidx.i607855.2.case.6" [top.cpp:82]   --->   Operation 1468 'switch' 'switch_ln82' <Predicate = (icmp_ln81_16)> <Delay = 0.95>

State 63 <SV = 62> <Delay = 3.25>
ST_63 : Operation 1469 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_14_addr_6" [top.cpp:82]   --->   Operation 1469 'store' 'store_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_63 : Operation 1470 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.2.exit" [top.cpp:82]   --->   Operation 1470 'br' 'br_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 4)> <Delay = 0.00>
ST_63 : Operation 1471 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_13_addr_6" [top.cpp:82]   --->   Operation 1471 'store' 'store_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_63 : Operation 1472 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.2.exit" [top.cpp:82]   --->   Operation 1472 'br' 'br_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 3)> <Delay = 0.00>
ST_63 : Operation 1473 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_12_addr_6" [top.cpp:82]   --->   Operation 1473 'store' 'store_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_63 : Operation 1474 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.2.exit" [top.cpp:82]   --->   Operation 1474 'br' 'br_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 2)> <Delay = 0.00>
ST_63 : Operation 1475 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_11_addr_6" [top.cpp:82]   --->   Operation 1475 'store' 'store_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_63 : Operation 1476 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.2.exit" [top.cpp:82]   --->   Operation 1476 'br' 'br_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 1)> <Delay = 0.00>
ST_63 : Operation 1477 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_10_addr_6" [top.cpp:82]   --->   Operation 1477 'store' 'store_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_63 : Operation 1478 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.2.exit" [top.cpp:82]   --->   Operation 1478 'br' 'br_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 0)> <Delay = 0.00>
ST_63 : Operation 1479 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_15_addr_6" [top.cpp:82]   --->   Operation 1479 'store' 'store_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_63 : Operation 1480 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.2.exit" [top.cpp:82]   --->   Operation 1480 'br' 'br_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 5)> <Delay = 0.00>
ST_63 : Operation 1481 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_8_addr_6" [top.cpp:82]   --->   Operation 1481 'store' 'store_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_63 : Operation 1482 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.2.exit" [top.cpp:82]   --->   Operation 1482 'br' 'br_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 6)> <Delay = 0.00>
ST_63 : Operation 1483 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_9_addr_6" [top.cpp:82]   --->   Operation 1483 'store' 'store_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_63 : Operation 1484 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.2.exit" [top.cpp:82]   --->   Operation 1484 'br' 'br_ln82' <Predicate = (icmp_ln81_16 & trunc_ln82_16 == 7)> <Delay = 0.00>
ST_63 : Operation 1485 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i609.2" [top.cpp:82]   --->   Operation 1485 'br' 'br_ln82' <Predicate = (icmp_ln81_16)> <Delay = 0.00>
ST_63 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_2, i32 2, i32 15" [top.cpp:81]   --->   Operation 1486 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1487 [1/1] (2.20ns)   --->   "%icmp_ln81_17 = icmp_sgt  i14 %tmp_22, i14 0" [top.cpp:81]   --->   Operation 1487 'icmp' 'icmp_ln81_17' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1488 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_17, void %if.end.i609.3, void %if.then.i608.3" [top.cpp:81]   --->   Operation 1488 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1489 [1/1] (1.67ns)   --->   "%add_ln82_14 = add i13 %trunc_ln163_1, i13 3" [top.cpp:82]   --->   Operation 1489 'add' 'add_ln82_14' <Predicate = (icmp_ln81_17)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1490 [1/1] (0.00ns)   --->   "%lshr_ln82_16 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_14, i32 3, i32 12" [top.cpp:82]   --->   Operation 1490 'partselect' 'lshr_ln82_16' <Predicate = (icmp_ln81_17)> <Delay = 0.00>
ST_63 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln82_17 = zext i10 %lshr_ln82_16" [top.cpp:82]   --->   Operation 1491 'zext' 'zext_ln82_17' <Predicate = (icmp_ln81_17)> <Delay = 0.00>
ST_63 : Operation 1492 [1/1] (0.00ns)   --->   "%buf_8_addr_7 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_17" [top.cpp:82]   --->   Operation 1492 'getelementptr' 'buf_8_addr_7' <Predicate = (icmp_ln81_17)> <Delay = 0.00>
ST_63 : Operation 1493 [1/1] (0.00ns)   --->   "%buf_9_addr_7 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_17" [top.cpp:82]   --->   Operation 1493 'getelementptr' 'buf_9_addr_7' <Predicate = (icmp_ln81_17)> <Delay = 0.00>
ST_63 : Operation 1494 [1/1] (0.00ns)   --->   "%buf_10_addr_7 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_17" [top.cpp:82]   --->   Operation 1494 'getelementptr' 'buf_10_addr_7' <Predicate = (icmp_ln81_17)> <Delay = 0.00>
ST_63 : Operation 1495 [1/1] (0.00ns)   --->   "%buf_11_addr_7 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_17" [top.cpp:82]   --->   Operation 1495 'getelementptr' 'buf_11_addr_7' <Predicate = (icmp_ln81_17)> <Delay = 0.00>
ST_63 : Operation 1496 [1/1] (0.00ns)   --->   "%buf_12_addr_7 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_17" [top.cpp:82]   --->   Operation 1496 'getelementptr' 'buf_12_addr_7' <Predicate = (icmp_ln81_17)> <Delay = 0.00>
ST_63 : Operation 1497 [1/1] (0.00ns)   --->   "%buf_13_addr_7 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_17" [top.cpp:82]   --->   Operation 1497 'getelementptr' 'buf_13_addr_7' <Predicate = (icmp_ln81_17)> <Delay = 0.00>
ST_63 : Operation 1498 [1/1] (0.00ns)   --->   "%buf_14_addr_7 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_17" [top.cpp:82]   --->   Operation 1498 'getelementptr' 'buf_14_addr_7' <Predicate = (icmp_ln81_17)> <Delay = 0.00>
ST_63 : Operation 1499 [1/1] (0.00ns)   --->   "%buf_15_addr_7 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_17" [top.cpp:82]   --->   Operation 1499 'getelementptr' 'buf_15_addr_7' <Predicate = (icmp_ln81_17)> <Delay = 0.00>
ST_63 : Operation 1500 [1/1] (0.00ns)   --->   "%trunc_ln82_17 = trunc i16 %size1_9" [top.cpp:82]   --->   Operation 1500 'trunc' 'trunc_ln82_17' <Predicate = (icmp_ln81_17)> <Delay = 0.00>
ST_63 : Operation 1501 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_17, void %arrayidx.i607855.3.case.2, i3 5, void %arrayidx.i607855.3.case.0, i3 6, void %arrayidx.i607855.3.case.1, i3 4, void %arrayidx.i607855.3.case.7, i3 0, void %arrayidx.i607855.3.case.3, i3 1, void %arrayidx.i607855.3.case.4, i3 2, void %arrayidx.i607855.3.case.5, i3 3, void %arrayidx.i607855.3.case.6" [top.cpp:82]   --->   Operation 1501 'switch' 'switch_ln82' <Predicate = (icmp_ln81_17)> <Delay = 0.95>

State 64 <SV = 63> <Delay = 3.25>
ST_64 : Operation 1502 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_14_addr_7" [top.cpp:82]   --->   Operation 1502 'store' 'store_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_64 : Operation 1503 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.3.exit" [top.cpp:82]   --->   Operation 1503 'br' 'br_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 3)> <Delay = 0.00>
ST_64 : Operation 1504 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_13_addr_7" [top.cpp:82]   --->   Operation 1504 'store' 'store_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_64 : Operation 1505 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.3.exit" [top.cpp:82]   --->   Operation 1505 'br' 'br_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 2)> <Delay = 0.00>
ST_64 : Operation 1506 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_12_addr_7" [top.cpp:82]   --->   Operation 1506 'store' 'store_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_64 : Operation 1507 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.3.exit" [top.cpp:82]   --->   Operation 1507 'br' 'br_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 1)> <Delay = 0.00>
ST_64 : Operation 1508 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_11_addr_7" [top.cpp:82]   --->   Operation 1508 'store' 'store_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_64 : Operation 1509 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.3.exit" [top.cpp:82]   --->   Operation 1509 'br' 'br_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 0)> <Delay = 0.00>
ST_64 : Operation 1510 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_15_addr_7" [top.cpp:82]   --->   Operation 1510 'store' 'store_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_64 : Operation 1511 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.3.exit" [top.cpp:82]   --->   Operation 1511 'br' 'br_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 4)> <Delay = 0.00>
ST_64 : Operation 1512 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_9_addr_7" [top.cpp:82]   --->   Operation 1512 'store' 'store_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_64 : Operation 1513 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.3.exit" [top.cpp:82]   --->   Operation 1513 'br' 'br_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 6)> <Delay = 0.00>
ST_64 : Operation 1514 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_8_addr_7" [top.cpp:82]   --->   Operation 1514 'store' 'store_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_64 : Operation 1515 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.3.exit" [top.cpp:82]   --->   Operation 1515 'br' 'br_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 5)> <Delay = 0.00>
ST_64 : Operation 1516 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_10_addr_7" [top.cpp:82]   --->   Operation 1516 'store' 'store_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_64 : Operation 1517 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.3.exit" [top.cpp:82]   --->   Operation 1517 'br' 'br_ln82' <Predicate = (icmp_ln81_17 & trunc_ln82_17 == 7)> <Delay = 0.00>
ST_64 : Operation 1518 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i609.3" [top.cpp:82]   --->   Operation 1518 'br' 'br_ln82' <Predicate = (icmp_ln81_17)> <Delay = 0.00>
ST_64 : Operation 1519 [1/1] (2.42ns)   --->   "%icmp_ln81_18 = icmp_sgt  i16 %padding_size_2, i16 4" [top.cpp:81]   --->   Operation 1519 'icmp' 'icmp_ln81_18' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1520 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_18, void %if.end.i609.4, void %if.then.i608.4" [top.cpp:81]   --->   Operation 1520 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1521 [1/1] (1.67ns)   --->   "%add_ln82_15 = add i13 %trunc_ln163_1, i13 4" [top.cpp:82]   --->   Operation 1521 'add' 'add_ln82_15' <Predicate = (icmp_ln81_18)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1522 [1/1] (0.00ns)   --->   "%lshr_ln82_17 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_15, i32 3, i32 12" [top.cpp:82]   --->   Operation 1522 'partselect' 'lshr_ln82_17' <Predicate = (icmp_ln81_18)> <Delay = 0.00>
ST_64 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln82_18 = zext i10 %lshr_ln82_17" [top.cpp:82]   --->   Operation 1523 'zext' 'zext_ln82_18' <Predicate = (icmp_ln81_18)> <Delay = 0.00>
ST_64 : Operation 1524 [1/1] (0.00ns)   --->   "%buf_8_addr_8 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_18" [top.cpp:82]   --->   Operation 1524 'getelementptr' 'buf_8_addr_8' <Predicate = (icmp_ln81_18)> <Delay = 0.00>
ST_64 : Operation 1525 [1/1] (0.00ns)   --->   "%buf_9_addr_8 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_18" [top.cpp:82]   --->   Operation 1525 'getelementptr' 'buf_9_addr_8' <Predicate = (icmp_ln81_18)> <Delay = 0.00>
ST_64 : Operation 1526 [1/1] (0.00ns)   --->   "%buf_10_addr_8 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_18" [top.cpp:82]   --->   Operation 1526 'getelementptr' 'buf_10_addr_8' <Predicate = (icmp_ln81_18)> <Delay = 0.00>
ST_64 : Operation 1527 [1/1] (0.00ns)   --->   "%buf_11_addr_8 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_18" [top.cpp:82]   --->   Operation 1527 'getelementptr' 'buf_11_addr_8' <Predicate = (icmp_ln81_18)> <Delay = 0.00>
ST_64 : Operation 1528 [1/1] (0.00ns)   --->   "%buf_12_addr_8 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_18" [top.cpp:82]   --->   Operation 1528 'getelementptr' 'buf_12_addr_8' <Predicate = (icmp_ln81_18)> <Delay = 0.00>
ST_64 : Operation 1529 [1/1] (0.00ns)   --->   "%buf_13_addr_8 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_18" [top.cpp:82]   --->   Operation 1529 'getelementptr' 'buf_13_addr_8' <Predicate = (icmp_ln81_18)> <Delay = 0.00>
ST_64 : Operation 1530 [1/1] (0.00ns)   --->   "%buf_14_addr_8 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_18" [top.cpp:82]   --->   Operation 1530 'getelementptr' 'buf_14_addr_8' <Predicate = (icmp_ln81_18)> <Delay = 0.00>
ST_64 : Operation 1531 [1/1] (0.00ns)   --->   "%buf_15_addr_8 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_18" [top.cpp:82]   --->   Operation 1531 'getelementptr' 'buf_15_addr_8' <Predicate = (icmp_ln81_18)> <Delay = 0.00>
ST_64 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln82_18 = trunc i16 %size1_9" [top.cpp:82]   --->   Operation 1532 'trunc' 'trunc_ln82_18' <Predicate = (icmp_ln81_18)> <Delay = 0.00>
ST_64 : Operation 1533 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_18, void %arrayidx.i607855.4.case.3, i3 4, void %arrayidx.i607855.4.case.0, i3 5, void %arrayidx.i607855.4.case.1, i3 6, void %arrayidx.i607855.4.case.2, i3 3, void %arrayidx.i607855.4.case.7, i3 0, void %arrayidx.i607855.4.case.4, i3 1, void %arrayidx.i607855.4.case.5, i3 2, void %arrayidx.i607855.4.case.6" [top.cpp:82]   --->   Operation 1533 'switch' 'switch_ln82' <Predicate = (icmp_ln81_18)> <Delay = 0.95>

State 65 <SV = 64> <Delay = 3.25>
ST_65 : Operation 1534 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_14_addr_8" [top.cpp:82]   --->   Operation 1534 'store' 'store_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_65 : Operation 1535 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.4.exit" [top.cpp:82]   --->   Operation 1535 'br' 'br_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 2)> <Delay = 0.00>
ST_65 : Operation 1536 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_13_addr_8" [top.cpp:82]   --->   Operation 1536 'store' 'store_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_65 : Operation 1537 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.4.exit" [top.cpp:82]   --->   Operation 1537 'br' 'br_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 1)> <Delay = 0.00>
ST_65 : Operation 1538 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_12_addr_8" [top.cpp:82]   --->   Operation 1538 'store' 'store_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_65 : Operation 1539 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.4.exit" [top.cpp:82]   --->   Operation 1539 'br' 'br_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 0)> <Delay = 0.00>
ST_65 : Operation 1540 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_15_addr_8" [top.cpp:82]   --->   Operation 1540 'store' 'store_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_65 : Operation 1541 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.4.exit" [top.cpp:82]   --->   Operation 1541 'br' 'br_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 3)> <Delay = 0.00>
ST_65 : Operation 1542 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_10_addr_8" [top.cpp:82]   --->   Operation 1542 'store' 'store_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_65 : Operation 1543 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.4.exit" [top.cpp:82]   --->   Operation 1543 'br' 'br_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 6)> <Delay = 0.00>
ST_65 : Operation 1544 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_9_addr_8" [top.cpp:82]   --->   Operation 1544 'store' 'store_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_65 : Operation 1545 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.4.exit" [top.cpp:82]   --->   Operation 1545 'br' 'br_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 5)> <Delay = 0.00>
ST_65 : Operation 1546 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_8_addr_8" [top.cpp:82]   --->   Operation 1546 'store' 'store_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_65 : Operation 1547 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.4.exit" [top.cpp:82]   --->   Operation 1547 'br' 'br_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 4)> <Delay = 0.00>
ST_65 : Operation 1548 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_11_addr_8" [top.cpp:82]   --->   Operation 1548 'store' 'store_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_65 : Operation 1549 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.4.exit" [top.cpp:82]   --->   Operation 1549 'br' 'br_ln82' <Predicate = (icmp_ln81_18 & trunc_ln82_18 == 7)> <Delay = 0.00>
ST_65 : Operation 1550 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i609.4" [top.cpp:82]   --->   Operation 1550 'br' 'br_ln82' <Predicate = (icmp_ln81_18)> <Delay = 0.00>
ST_65 : Operation 1551 [1/1] (2.42ns)   --->   "%icmp_ln81_19 = icmp_sgt  i16 %padding_size_2, i16 5" [top.cpp:81]   --->   Operation 1551 'icmp' 'icmp_ln81_19' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1552 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_19, void %if.end.i609.5, void %if.then.i608.5" [top.cpp:81]   --->   Operation 1552 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1553 [1/1] (1.67ns)   --->   "%add_ln82_16 = add i13 %trunc_ln163_1, i13 5" [top.cpp:82]   --->   Operation 1553 'add' 'add_ln82_16' <Predicate = (icmp_ln81_19)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1554 [1/1] (0.00ns)   --->   "%lshr_ln82_18 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_16, i32 3, i32 12" [top.cpp:82]   --->   Operation 1554 'partselect' 'lshr_ln82_18' <Predicate = (icmp_ln81_19)> <Delay = 0.00>
ST_65 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln82_19 = zext i10 %lshr_ln82_18" [top.cpp:82]   --->   Operation 1555 'zext' 'zext_ln82_19' <Predicate = (icmp_ln81_19)> <Delay = 0.00>
ST_65 : Operation 1556 [1/1] (0.00ns)   --->   "%buf_8_addr_9 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_19" [top.cpp:82]   --->   Operation 1556 'getelementptr' 'buf_8_addr_9' <Predicate = (icmp_ln81_19)> <Delay = 0.00>
ST_65 : Operation 1557 [1/1] (0.00ns)   --->   "%buf_9_addr_9 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_19" [top.cpp:82]   --->   Operation 1557 'getelementptr' 'buf_9_addr_9' <Predicate = (icmp_ln81_19)> <Delay = 0.00>
ST_65 : Operation 1558 [1/1] (0.00ns)   --->   "%buf_10_addr_9 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_19" [top.cpp:82]   --->   Operation 1558 'getelementptr' 'buf_10_addr_9' <Predicate = (icmp_ln81_19)> <Delay = 0.00>
ST_65 : Operation 1559 [1/1] (0.00ns)   --->   "%buf_11_addr_9 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_19" [top.cpp:82]   --->   Operation 1559 'getelementptr' 'buf_11_addr_9' <Predicate = (icmp_ln81_19)> <Delay = 0.00>
ST_65 : Operation 1560 [1/1] (0.00ns)   --->   "%buf_12_addr_9 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_19" [top.cpp:82]   --->   Operation 1560 'getelementptr' 'buf_12_addr_9' <Predicate = (icmp_ln81_19)> <Delay = 0.00>
ST_65 : Operation 1561 [1/1] (0.00ns)   --->   "%buf_13_addr_9 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_19" [top.cpp:82]   --->   Operation 1561 'getelementptr' 'buf_13_addr_9' <Predicate = (icmp_ln81_19)> <Delay = 0.00>
ST_65 : Operation 1562 [1/1] (0.00ns)   --->   "%buf_14_addr_9 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_19" [top.cpp:82]   --->   Operation 1562 'getelementptr' 'buf_14_addr_9' <Predicate = (icmp_ln81_19)> <Delay = 0.00>
ST_65 : Operation 1563 [1/1] (0.00ns)   --->   "%buf_15_addr_9 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_19" [top.cpp:82]   --->   Operation 1563 'getelementptr' 'buf_15_addr_9' <Predicate = (icmp_ln81_19)> <Delay = 0.00>
ST_65 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln82_19 = trunc i16 %size1_9" [top.cpp:82]   --->   Operation 1564 'trunc' 'trunc_ln82_19' <Predicate = (icmp_ln81_19)> <Delay = 0.00>
ST_65 : Operation 1565 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_19, void %arrayidx.i607855.5.case.4, i3 3, void %arrayidx.i607855.5.case.0, i3 4, void %arrayidx.i607855.5.case.1, i3 5, void %arrayidx.i607855.5.case.2, i3 6, void %arrayidx.i607855.5.case.3, i3 2, void %arrayidx.i607855.5.case.7, i3 0, void %arrayidx.i607855.5.case.5, i3 1, void %arrayidx.i607855.5.case.6" [top.cpp:82]   --->   Operation 1565 'switch' 'switch_ln82' <Predicate = (icmp_ln81_19)> <Delay = 0.95>

State 66 <SV = 65> <Delay = 3.25>
ST_66 : Operation 1566 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_14_addr_9" [top.cpp:82]   --->   Operation 1566 'store' 'store_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_66 : Operation 1567 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.5.exit" [top.cpp:82]   --->   Operation 1567 'br' 'br_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 1)> <Delay = 0.00>
ST_66 : Operation 1568 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_13_addr_9" [top.cpp:82]   --->   Operation 1568 'store' 'store_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_66 : Operation 1569 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.5.exit" [top.cpp:82]   --->   Operation 1569 'br' 'br_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 0)> <Delay = 0.00>
ST_66 : Operation 1570 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_15_addr_9" [top.cpp:82]   --->   Operation 1570 'store' 'store_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_66 : Operation 1571 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.5.exit" [top.cpp:82]   --->   Operation 1571 'br' 'br_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 2)> <Delay = 0.00>
ST_66 : Operation 1572 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_11_addr_9" [top.cpp:82]   --->   Operation 1572 'store' 'store_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_66 : Operation 1573 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.5.exit" [top.cpp:82]   --->   Operation 1573 'br' 'br_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 6)> <Delay = 0.00>
ST_66 : Operation 1574 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_10_addr_9" [top.cpp:82]   --->   Operation 1574 'store' 'store_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_66 : Operation 1575 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.5.exit" [top.cpp:82]   --->   Operation 1575 'br' 'br_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 5)> <Delay = 0.00>
ST_66 : Operation 1576 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_9_addr_9" [top.cpp:82]   --->   Operation 1576 'store' 'store_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_66 : Operation 1577 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.5.exit" [top.cpp:82]   --->   Operation 1577 'br' 'br_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 4)> <Delay = 0.00>
ST_66 : Operation 1578 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_8_addr_9" [top.cpp:82]   --->   Operation 1578 'store' 'store_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_66 : Operation 1579 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.5.exit" [top.cpp:82]   --->   Operation 1579 'br' 'br_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 3)> <Delay = 0.00>
ST_66 : Operation 1580 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_12_addr_9" [top.cpp:82]   --->   Operation 1580 'store' 'store_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_66 : Operation 1581 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.5.exit" [top.cpp:82]   --->   Operation 1581 'br' 'br_ln82' <Predicate = (icmp_ln81_19 & trunc_ln82_19 == 7)> <Delay = 0.00>
ST_66 : Operation 1582 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i609.5" [top.cpp:82]   --->   Operation 1582 'br' 'br_ln82' <Predicate = (icmp_ln81_19)> <Delay = 0.00>
ST_66 : Operation 1583 [1/1] (2.42ns)   --->   "%icmp_ln81_20 = icmp_sgt  i16 %padding_size_2, i16 6" [top.cpp:81]   --->   Operation 1583 'icmp' 'icmp_ln81_20' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1584 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_20, void %if.end.i609.6, void %if.then.i608.6" [top.cpp:81]   --->   Operation 1584 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1585 [1/1] (1.67ns)   --->   "%add_ln82_17 = add i13 %trunc_ln163_1, i13 6" [top.cpp:82]   --->   Operation 1585 'add' 'add_ln82_17' <Predicate = (icmp_ln81_20)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1586 [1/1] (0.00ns)   --->   "%lshr_ln82_19 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_17, i32 3, i32 12" [top.cpp:82]   --->   Operation 1586 'partselect' 'lshr_ln82_19' <Predicate = (icmp_ln81_20)> <Delay = 0.00>
ST_66 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln82_20 = zext i10 %lshr_ln82_19" [top.cpp:82]   --->   Operation 1587 'zext' 'zext_ln82_20' <Predicate = (icmp_ln81_20)> <Delay = 0.00>
ST_66 : Operation 1588 [1/1] (0.00ns)   --->   "%buf_8_addr_10 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_20" [top.cpp:82]   --->   Operation 1588 'getelementptr' 'buf_8_addr_10' <Predicate = (icmp_ln81_20)> <Delay = 0.00>
ST_66 : Operation 1589 [1/1] (0.00ns)   --->   "%buf_9_addr_10 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_20" [top.cpp:82]   --->   Operation 1589 'getelementptr' 'buf_9_addr_10' <Predicate = (icmp_ln81_20)> <Delay = 0.00>
ST_66 : Operation 1590 [1/1] (0.00ns)   --->   "%buf_10_addr_10 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_20" [top.cpp:82]   --->   Operation 1590 'getelementptr' 'buf_10_addr_10' <Predicate = (icmp_ln81_20)> <Delay = 0.00>
ST_66 : Operation 1591 [1/1] (0.00ns)   --->   "%buf_11_addr_10 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_20" [top.cpp:82]   --->   Operation 1591 'getelementptr' 'buf_11_addr_10' <Predicate = (icmp_ln81_20)> <Delay = 0.00>
ST_66 : Operation 1592 [1/1] (0.00ns)   --->   "%buf_12_addr_10 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_20" [top.cpp:82]   --->   Operation 1592 'getelementptr' 'buf_12_addr_10' <Predicate = (icmp_ln81_20)> <Delay = 0.00>
ST_66 : Operation 1593 [1/1] (0.00ns)   --->   "%buf_13_addr_10 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_20" [top.cpp:82]   --->   Operation 1593 'getelementptr' 'buf_13_addr_10' <Predicate = (icmp_ln81_20)> <Delay = 0.00>
ST_66 : Operation 1594 [1/1] (0.00ns)   --->   "%buf_14_addr_10 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_20" [top.cpp:82]   --->   Operation 1594 'getelementptr' 'buf_14_addr_10' <Predicate = (icmp_ln81_20)> <Delay = 0.00>
ST_66 : Operation 1595 [1/1] (0.00ns)   --->   "%buf_15_addr_10 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_20" [top.cpp:82]   --->   Operation 1595 'getelementptr' 'buf_15_addr_10' <Predicate = (icmp_ln81_20)> <Delay = 0.00>
ST_66 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln82_20 = trunc i16 %size1_9" [top.cpp:82]   --->   Operation 1596 'trunc' 'trunc_ln82_20' <Predicate = (icmp_ln81_20)> <Delay = 0.00>
ST_66 : Operation 1597 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_20, void %arrayidx.i607855.6.case.5, i3 2, void %arrayidx.i607855.6.case.0, i3 3, void %arrayidx.i607855.6.case.1, i3 4, void %arrayidx.i607855.6.case.2, i3 5, void %arrayidx.i607855.6.case.3, i3 6, void %arrayidx.i607855.6.case.4, i3 1, void %arrayidx.i607855.6.case.7, i3 0, void %arrayidx.i607855.6.case.6" [top.cpp:82]   --->   Operation 1597 'switch' 'switch_ln82' <Predicate = (icmp_ln81_20)> <Delay = 0.95>

State 67 <SV = 66> <Delay = 4.45>
ST_67 : Operation 1598 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_14_addr_10" [top.cpp:82]   --->   Operation 1598 'store' 'store_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_67 : Operation 1599 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.6.exit" [top.cpp:82]   --->   Operation 1599 'br' 'br_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 0)> <Delay = 0.00>
ST_67 : Operation 1600 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_15_addr_10" [top.cpp:82]   --->   Operation 1600 'store' 'store_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_67 : Operation 1601 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.6.exit" [top.cpp:82]   --->   Operation 1601 'br' 'br_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 1)> <Delay = 0.00>
ST_67 : Operation 1602 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_12_addr_10" [top.cpp:82]   --->   Operation 1602 'store' 'store_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_67 : Operation 1603 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.6.exit" [top.cpp:82]   --->   Operation 1603 'br' 'br_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 6)> <Delay = 0.00>
ST_67 : Operation 1604 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_11_addr_10" [top.cpp:82]   --->   Operation 1604 'store' 'store_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_67 : Operation 1605 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.6.exit" [top.cpp:82]   --->   Operation 1605 'br' 'br_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 5)> <Delay = 0.00>
ST_67 : Operation 1606 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_10_addr_10" [top.cpp:82]   --->   Operation 1606 'store' 'store_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_67 : Operation 1607 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.6.exit" [top.cpp:82]   --->   Operation 1607 'br' 'br_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 4)> <Delay = 0.00>
ST_67 : Operation 1608 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_9_addr_10" [top.cpp:82]   --->   Operation 1608 'store' 'store_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_67 : Operation 1609 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.6.exit" [top.cpp:82]   --->   Operation 1609 'br' 'br_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 3)> <Delay = 0.00>
ST_67 : Operation 1610 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_8_addr_10" [top.cpp:82]   --->   Operation 1610 'store' 'store_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_67 : Operation 1611 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.6.exit" [top.cpp:82]   --->   Operation 1611 'br' 'br_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 2)> <Delay = 0.00>
ST_67 : Operation 1612 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_13_addr_10" [top.cpp:82]   --->   Operation 1612 'store' 'store_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_67 : Operation 1613 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i607855.6.exit" [top.cpp:82]   --->   Operation 1613 'br' 'br_ln82' <Predicate = (icmp_ln81_20 & trunc_ln82_20 == 7)> <Delay = 0.00>
ST_67 : Operation 1614 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i609.6" [top.cpp:82]   --->   Operation 1614 'br' 'br_ln82' <Predicate = (icmp_ln81_20)> <Delay = 0.00>
ST_67 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i16 %val_size1_3_loc_load" [top.cpp:75]   --->   Operation 1615 'sext' 'sext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1616 [1/1] (2.07ns)   --->   "%add_ln75_3 = add i17 %sext_ln75_3, i17 7" [top.cpp:75]   --->   Operation 1616 'add' 'add_ln75_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1617 [1/1] (2.07ns)   --->   "%add_ln75_15 = add i16 %val_size1_3_loc_load, i16 7" [top.cpp:75]   --->   Operation 1617 'add' 'add_ln75_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1618 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_3, i32 16" [top.cpp:75]   --->   Operation 1618 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1619 [1/1] (2.07ns)   --->   "%sub_ln75_9 = sub i16 65529, i16 %val_size1_3_loc_load" [top.cpp:75]   --->   Operation 1619 'sub' 'sub_ln75_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1620 [1/1] (0.00ns)   --->   "%trunc_ln75_5 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_9, i32 3, i32 15" [top.cpp:75]   --->   Operation 1620 'partselect' 'trunc_ln75_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1621 [1/1] (1.67ns)   --->   "%sub_ln75_10 = sub i13 0, i13 %trunc_ln75_5" [top.cpp:75]   --->   Operation 1621 'sub' 'sub_ln75_10' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1622 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_15, i32 3, i32 15" [top.cpp:75]   --->   Operation 1622 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1623 [1/1] (0.69ns)   --->   "%select_ln75_3 = select i1 %tmp_23, i13 %sub_ln75_10, i13 %tmp_2" [top.cpp:75]   --->   Operation 1623 'select' 'select_ln75_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.50>
ST_68 : Operation 1624 [1/1] (0.00ns)   --->   "%val_size1_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_3, i3 0" [top.cpp:75]   --->   Operation 1624 'bitconcatenate' 'val_size1_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1625 [1/1] (2.07ns)   --->   "%padding_size_3 = sub i16 %val_size1_1, i16 %val_size1_3_loc_load" [top.cpp:75]   --->   Operation 1625 'sub' 'padding_size_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1626 [1/1] (2.42ns)   --->   "%icmp_ln81_21 = icmp_sgt  i16 %padding_size_3, i16 0" [top.cpp:81]   --->   Operation 1626 'icmp' 'icmp_ln81_21' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1627 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_21, void %if.end.i635, void %if.then.i634" [top.cpp:81]   --->   Operation 1627 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 69 <SV = 68> <Delay = 3.25>
ST_69 : Operation 1628 [1/1] (0.00ns)   --->   "%lshr_ln82_20 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %val_size1_3_loc_load, i32 3, i32 14" [top.cpp:82]   --->   Operation 1628 'partselect' 'lshr_ln82_20' <Predicate = (icmp_ln81_21)> <Delay = 0.00>
ST_69 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln82_21 = zext i12 %lshr_ln82_20" [top.cpp:82]   --->   Operation 1629 'zext' 'zext_ln82_21' <Predicate = (icmp_ln81_21)> <Delay = 0.00>
ST_69 : Operation 1630 [1/1] (0.00ns)   --->   "%buf_56_addr = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_21" [top.cpp:82]   --->   Operation 1630 'getelementptr' 'buf_56_addr' <Predicate = (icmp_ln81_21)> <Delay = 0.00>
ST_69 : Operation 1631 [1/1] (0.00ns)   --->   "%buf_57_addr = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_21" [top.cpp:82]   --->   Operation 1631 'getelementptr' 'buf_57_addr' <Predicate = (icmp_ln81_21)> <Delay = 0.00>
ST_69 : Operation 1632 [1/1] (0.00ns)   --->   "%buf_58_addr = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_21" [top.cpp:82]   --->   Operation 1632 'getelementptr' 'buf_58_addr' <Predicate = (icmp_ln81_21)> <Delay = 0.00>
ST_69 : Operation 1633 [1/1] (0.00ns)   --->   "%buf_59_addr = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_21" [top.cpp:82]   --->   Operation 1633 'getelementptr' 'buf_59_addr' <Predicate = (icmp_ln81_21)> <Delay = 0.00>
ST_69 : Operation 1634 [1/1] (0.00ns)   --->   "%buf_60_addr = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_21" [top.cpp:82]   --->   Operation 1634 'getelementptr' 'buf_60_addr' <Predicate = (icmp_ln81_21)> <Delay = 0.00>
ST_69 : Operation 1635 [1/1] (0.00ns)   --->   "%buf_61_addr = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_21" [top.cpp:82]   --->   Operation 1635 'getelementptr' 'buf_61_addr' <Predicate = (icmp_ln81_21)> <Delay = 0.00>
ST_69 : Operation 1636 [1/1] (0.00ns)   --->   "%buf_62_addr = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_21" [top.cpp:82]   --->   Operation 1636 'getelementptr' 'buf_62_addr' <Predicate = (icmp_ln81_21)> <Delay = 0.00>
ST_69 : Operation 1637 [1/1] (0.00ns)   --->   "%buf_63_addr = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_21" [top.cpp:82]   --->   Operation 1637 'getelementptr' 'buf_63_addr' <Predicate = (icmp_ln81_21)> <Delay = 0.00>
ST_69 : Operation 1638 [1/1] (0.00ns)   --->   "%trunc_ln82_21 = trunc i16 %val_size1_3_loc_load" [top.cpp:82]   --->   Operation 1638 'trunc' 'trunc_ln82_21' <Predicate = (icmp_ln81_21)> <Delay = 0.00>
ST_69 : Operation 1639 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_21, void %arrayidx.i633854.case.7, i3 0, void %arrayidx.i633854.case.0, i3 1, void %arrayidx.i633854.case.1, i3 2, void %arrayidx.i633854.case.2, i3 3, void %arrayidx.i633854.case.3, i3 4, void %arrayidx.i633854.case.4, i3 5, void %arrayidx.i633854.case.5, i3 6, void %arrayidx.i633854.case.6" [top.cpp:82]   --->   Operation 1639 'switch' 'switch_ln82' <Predicate = (icmp_ln81_21)> <Delay = 0.95>
ST_69 : Operation 1640 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_62_addr" [top.cpp:82]   --->   Operation 1640 'store' 'store_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_69 : Operation 1641 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.exit" [top.cpp:82]   --->   Operation 1641 'br' 'br_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 6)> <Delay = 0.00>
ST_69 : Operation 1642 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_61_addr" [top.cpp:82]   --->   Operation 1642 'store' 'store_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_69 : Operation 1643 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.exit" [top.cpp:82]   --->   Operation 1643 'br' 'br_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 5)> <Delay = 0.00>
ST_69 : Operation 1644 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_60_addr" [top.cpp:82]   --->   Operation 1644 'store' 'store_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_69 : Operation 1645 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.exit" [top.cpp:82]   --->   Operation 1645 'br' 'br_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 4)> <Delay = 0.00>
ST_69 : Operation 1646 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_59_addr" [top.cpp:82]   --->   Operation 1646 'store' 'store_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_69 : Operation 1647 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.exit" [top.cpp:82]   --->   Operation 1647 'br' 'br_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 3)> <Delay = 0.00>
ST_69 : Operation 1648 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_58_addr" [top.cpp:82]   --->   Operation 1648 'store' 'store_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_69 : Operation 1649 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.exit" [top.cpp:82]   --->   Operation 1649 'br' 'br_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 2)> <Delay = 0.00>
ST_69 : Operation 1650 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_57_addr" [top.cpp:82]   --->   Operation 1650 'store' 'store_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_69 : Operation 1651 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.exit" [top.cpp:82]   --->   Operation 1651 'br' 'br_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 1)> <Delay = 0.00>
ST_69 : Operation 1652 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_56_addr" [top.cpp:82]   --->   Operation 1652 'store' 'store_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_69 : Operation 1653 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.exit" [top.cpp:82]   --->   Operation 1653 'br' 'br_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 0)> <Delay = 0.00>
ST_69 : Operation 1654 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_63_addr" [top.cpp:82]   --->   Operation 1654 'store' 'store_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_69 : Operation 1655 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.exit" [top.cpp:82]   --->   Operation 1655 'br' 'br_ln82' <Predicate = (icmp_ln81_21 & trunc_ln82_21 == 7)> <Delay = 0.00>
ST_69 : Operation 1656 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i635" [top.cpp:82]   --->   Operation 1656 'br' 'br_ln82' <Predicate = (icmp_ln81_21)> <Delay = 0.00>
ST_69 : Operation 1657 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_3, i32 1, i32 15" [top.cpp:81]   --->   Operation 1657 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1658 [1/1] (2.31ns)   --->   "%icmp_ln81_22 = icmp_sgt  i15 %tmp_24, i15 0" [top.cpp:81]   --->   Operation 1658 'icmp' 'icmp_ln81_22' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1659 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_22, void %if.end.i635.1, void %if.then.i634.1" [top.cpp:81]   --->   Operation 1659 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1660 [1/1] (1.94ns)   --->   "%add_ln82_18 = add i15 %trunc_ln171_6_loc_load, i15 1" [top.cpp:82]   --->   Operation 1660 'add' 'add_ln82_18' <Predicate = (icmp_ln81_22)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1661 [1/1] (0.00ns)   --->   "%lshr_ln82_21 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_18, i32 3, i32 14" [top.cpp:82]   --->   Operation 1661 'partselect' 'lshr_ln82_21' <Predicate = (icmp_ln81_22)> <Delay = 0.00>
ST_69 : Operation 1662 [1/1] (0.00ns)   --->   "%zext_ln82_22 = zext i12 %lshr_ln82_21" [top.cpp:82]   --->   Operation 1662 'zext' 'zext_ln82_22' <Predicate = (icmp_ln81_22)> <Delay = 0.00>
ST_69 : Operation 1663 [1/1] (0.00ns)   --->   "%buf_56_addr_1 = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_22" [top.cpp:82]   --->   Operation 1663 'getelementptr' 'buf_56_addr_1' <Predicate = (icmp_ln81_22)> <Delay = 0.00>
ST_69 : Operation 1664 [1/1] (0.00ns)   --->   "%buf_57_addr_1 = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_22" [top.cpp:82]   --->   Operation 1664 'getelementptr' 'buf_57_addr_1' <Predicate = (icmp_ln81_22)> <Delay = 0.00>
ST_69 : Operation 1665 [1/1] (0.00ns)   --->   "%buf_58_addr_1 = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_22" [top.cpp:82]   --->   Operation 1665 'getelementptr' 'buf_58_addr_1' <Predicate = (icmp_ln81_22)> <Delay = 0.00>
ST_69 : Operation 1666 [1/1] (0.00ns)   --->   "%buf_59_addr_1 = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_22" [top.cpp:82]   --->   Operation 1666 'getelementptr' 'buf_59_addr_1' <Predicate = (icmp_ln81_22)> <Delay = 0.00>
ST_69 : Operation 1667 [1/1] (0.00ns)   --->   "%buf_60_addr_1 = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_22" [top.cpp:82]   --->   Operation 1667 'getelementptr' 'buf_60_addr_1' <Predicate = (icmp_ln81_22)> <Delay = 0.00>
ST_69 : Operation 1668 [1/1] (0.00ns)   --->   "%buf_61_addr_1 = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_22" [top.cpp:82]   --->   Operation 1668 'getelementptr' 'buf_61_addr_1' <Predicate = (icmp_ln81_22)> <Delay = 0.00>
ST_69 : Operation 1669 [1/1] (0.00ns)   --->   "%buf_62_addr_1 = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_22" [top.cpp:82]   --->   Operation 1669 'getelementptr' 'buf_62_addr_1' <Predicate = (icmp_ln81_22)> <Delay = 0.00>
ST_69 : Operation 1670 [1/1] (0.00ns)   --->   "%buf_63_addr_1 = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_22" [top.cpp:82]   --->   Operation 1670 'getelementptr' 'buf_63_addr_1' <Predicate = (icmp_ln81_22)> <Delay = 0.00>
ST_69 : Operation 1671 [1/1] (0.00ns)   --->   "%trunc_ln82_22 = trunc i16 %val_size1_3_loc_load" [top.cpp:82]   --->   Operation 1671 'trunc' 'trunc_ln82_22' <Predicate = (icmp_ln81_22)> <Delay = 0.00>
ST_69 : Operation 1672 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_22, void %arrayidx.i633854.1.case.0, i3 6, void %arrayidx.i633854.1.case.7, i3 0, void %arrayidx.i633854.1.case.1, i3 1, void %arrayidx.i633854.1.case.2, i3 2, void %arrayidx.i633854.1.case.3, i3 3, void %arrayidx.i633854.1.case.4, i3 4, void %arrayidx.i633854.1.case.5, i3 5, void %arrayidx.i633854.1.case.6" [top.cpp:82]   --->   Operation 1672 'switch' 'switch_ln82' <Predicate = (icmp_ln81_22)> <Delay = 0.95>

State 70 <SV = 69> <Delay = 3.25>
ST_70 : Operation 1673 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_62_addr_1" [top.cpp:82]   --->   Operation 1673 'store' 'store_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_70 : Operation 1674 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.1.exit" [top.cpp:82]   --->   Operation 1674 'br' 'br_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 5)> <Delay = 0.00>
ST_70 : Operation 1675 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_61_addr_1" [top.cpp:82]   --->   Operation 1675 'store' 'store_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_70 : Operation 1676 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.1.exit" [top.cpp:82]   --->   Operation 1676 'br' 'br_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 4)> <Delay = 0.00>
ST_70 : Operation 1677 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_60_addr_1" [top.cpp:82]   --->   Operation 1677 'store' 'store_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_70 : Operation 1678 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.1.exit" [top.cpp:82]   --->   Operation 1678 'br' 'br_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 3)> <Delay = 0.00>
ST_70 : Operation 1679 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_59_addr_1" [top.cpp:82]   --->   Operation 1679 'store' 'store_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_70 : Operation 1680 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.1.exit" [top.cpp:82]   --->   Operation 1680 'br' 'br_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 2)> <Delay = 0.00>
ST_70 : Operation 1681 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_58_addr_1" [top.cpp:82]   --->   Operation 1681 'store' 'store_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_70 : Operation 1682 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.1.exit" [top.cpp:82]   --->   Operation 1682 'br' 'br_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 1)> <Delay = 0.00>
ST_70 : Operation 1683 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_57_addr_1" [top.cpp:82]   --->   Operation 1683 'store' 'store_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_70 : Operation 1684 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.1.exit" [top.cpp:82]   --->   Operation 1684 'br' 'br_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 0)> <Delay = 0.00>
ST_70 : Operation 1685 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_63_addr_1" [top.cpp:82]   --->   Operation 1685 'store' 'store_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_70 : Operation 1686 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.1.exit" [top.cpp:82]   --->   Operation 1686 'br' 'br_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 6)> <Delay = 0.00>
ST_70 : Operation 1687 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_56_addr_1" [top.cpp:82]   --->   Operation 1687 'store' 'store_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_70 : Operation 1688 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.1.exit" [top.cpp:82]   --->   Operation 1688 'br' 'br_ln82' <Predicate = (icmp_ln81_22 & trunc_ln82_22 == 7)> <Delay = 0.00>
ST_70 : Operation 1689 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i635.1" [top.cpp:82]   --->   Operation 1689 'br' 'br_ln82' <Predicate = (icmp_ln81_22)> <Delay = 0.00>
ST_70 : Operation 1690 [1/1] (2.42ns)   --->   "%icmp_ln81_23 = icmp_sgt  i16 %padding_size_3, i16 2" [top.cpp:81]   --->   Operation 1690 'icmp' 'icmp_ln81_23' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1691 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_23, void %if.end.i635.2, void %if.then.i634.2" [top.cpp:81]   --->   Operation 1691 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1692 [1/1] (1.94ns)   --->   "%add_ln82_19 = add i15 %trunc_ln171_6_loc_load, i15 2" [top.cpp:82]   --->   Operation 1692 'add' 'add_ln82_19' <Predicate = (icmp_ln81_23)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1693 [1/1] (0.00ns)   --->   "%lshr_ln82_22 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_19, i32 3, i32 14" [top.cpp:82]   --->   Operation 1693 'partselect' 'lshr_ln82_22' <Predicate = (icmp_ln81_23)> <Delay = 0.00>
ST_70 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln82_23 = zext i12 %lshr_ln82_22" [top.cpp:82]   --->   Operation 1694 'zext' 'zext_ln82_23' <Predicate = (icmp_ln81_23)> <Delay = 0.00>
ST_70 : Operation 1695 [1/1] (0.00ns)   --->   "%buf_56_addr_2 = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_23" [top.cpp:82]   --->   Operation 1695 'getelementptr' 'buf_56_addr_2' <Predicate = (icmp_ln81_23)> <Delay = 0.00>
ST_70 : Operation 1696 [1/1] (0.00ns)   --->   "%buf_57_addr_2 = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_23" [top.cpp:82]   --->   Operation 1696 'getelementptr' 'buf_57_addr_2' <Predicate = (icmp_ln81_23)> <Delay = 0.00>
ST_70 : Operation 1697 [1/1] (0.00ns)   --->   "%buf_58_addr_2 = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_23" [top.cpp:82]   --->   Operation 1697 'getelementptr' 'buf_58_addr_2' <Predicate = (icmp_ln81_23)> <Delay = 0.00>
ST_70 : Operation 1698 [1/1] (0.00ns)   --->   "%buf_59_addr_2 = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_23" [top.cpp:82]   --->   Operation 1698 'getelementptr' 'buf_59_addr_2' <Predicate = (icmp_ln81_23)> <Delay = 0.00>
ST_70 : Operation 1699 [1/1] (0.00ns)   --->   "%buf_60_addr_2 = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_23" [top.cpp:82]   --->   Operation 1699 'getelementptr' 'buf_60_addr_2' <Predicate = (icmp_ln81_23)> <Delay = 0.00>
ST_70 : Operation 1700 [1/1] (0.00ns)   --->   "%buf_61_addr_2 = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_23" [top.cpp:82]   --->   Operation 1700 'getelementptr' 'buf_61_addr_2' <Predicate = (icmp_ln81_23)> <Delay = 0.00>
ST_70 : Operation 1701 [1/1] (0.00ns)   --->   "%buf_62_addr_2 = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_23" [top.cpp:82]   --->   Operation 1701 'getelementptr' 'buf_62_addr_2' <Predicate = (icmp_ln81_23)> <Delay = 0.00>
ST_70 : Operation 1702 [1/1] (0.00ns)   --->   "%buf_63_addr_2 = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_23" [top.cpp:82]   --->   Operation 1702 'getelementptr' 'buf_63_addr_2' <Predicate = (icmp_ln81_23)> <Delay = 0.00>
ST_70 : Operation 1703 [1/1] (0.00ns)   --->   "%trunc_ln82_23 = trunc i16 %val_size1_3_loc_load" [top.cpp:82]   --->   Operation 1703 'trunc' 'trunc_ln82_23' <Predicate = (icmp_ln81_23)> <Delay = 0.00>
ST_70 : Operation 1704 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_23, void %arrayidx.i633854.2.case.1, i3 6, void %arrayidx.i633854.2.case.0, i3 5, void %arrayidx.i633854.2.case.7, i3 0, void %arrayidx.i633854.2.case.2, i3 1, void %arrayidx.i633854.2.case.3, i3 2, void %arrayidx.i633854.2.case.4, i3 3, void %arrayidx.i633854.2.case.5, i3 4, void %arrayidx.i633854.2.case.6" [top.cpp:82]   --->   Operation 1704 'switch' 'switch_ln82' <Predicate = (icmp_ln81_23)> <Delay = 0.95>

State 71 <SV = 70> <Delay = 3.25>
ST_71 : Operation 1705 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_62_addr_2" [top.cpp:82]   --->   Operation 1705 'store' 'store_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_71 : Operation 1706 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.2.exit" [top.cpp:82]   --->   Operation 1706 'br' 'br_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 4)> <Delay = 0.00>
ST_71 : Operation 1707 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_61_addr_2" [top.cpp:82]   --->   Operation 1707 'store' 'store_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_71 : Operation 1708 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.2.exit" [top.cpp:82]   --->   Operation 1708 'br' 'br_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 3)> <Delay = 0.00>
ST_71 : Operation 1709 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_60_addr_2" [top.cpp:82]   --->   Operation 1709 'store' 'store_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_71 : Operation 1710 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.2.exit" [top.cpp:82]   --->   Operation 1710 'br' 'br_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 2)> <Delay = 0.00>
ST_71 : Operation 1711 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_59_addr_2" [top.cpp:82]   --->   Operation 1711 'store' 'store_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_71 : Operation 1712 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.2.exit" [top.cpp:82]   --->   Operation 1712 'br' 'br_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 1)> <Delay = 0.00>
ST_71 : Operation 1713 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_58_addr_2" [top.cpp:82]   --->   Operation 1713 'store' 'store_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_71 : Operation 1714 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.2.exit" [top.cpp:82]   --->   Operation 1714 'br' 'br_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 0)> <Delay = 0.00>
ST_71 : Operation 1715 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_63_addr_2" [top.cpp:82]   --->   Operation 1715 'store' 'store_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_71 : Operation 1716 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.2.exit" [top.cpp:82]   --->   Operation 1716 'br' 'br_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 5)> <Delay = 0.00>
ST_71 : Operation 1717 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_56_addr_2" [top.cpp:82]   --->   Operation 1717 'store' 'store_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_71 : Operation 1718 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.2.exit" [top.cpp:82]   --->   Operation 1718 'br' 'br_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 6)> <Delay = 0.00>
ST_71 : Operation 1719 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_57_addr_2" [top.cpp:82]   --->   Operation 1719 'store' 'store_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_71 : Operation 1720 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.2.exit" [top.cpp:82]   --->   Operation 1720 'br' 'br_ln82' <Predicate = (icmp_ln81_23 & trunc_ln82_23 == 7)> <Delay = 0.00>
ST_71 : Operation 1721 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i635.2" [top.cpp:82]   --->   Operation 1721 'br' 'br_ln82' <Predicate = (icmp_ln81_23)> <Delay = 0.00>
ST_71 : Operation 1722 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_3, i32 2, i32 15" [top.cpp:81]   --->   Operation 1722 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1723 [1/1] (2.20ns)   --->   "%icmp_ln81_24 = icmp_sgt  i14 %tmp_25, i14 0" [top.cpp:81]   --->   Operation 1723 'icmp' 'icmp_ln81_24' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1724 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_24, void %if.end.i635.3, void %if.then.i634.3" [top.cpp:81]   --->   Operation 1724 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1725 [1/1] (1.94ns)   --->   "%add_ln82_20 = add i15 %trunc_ln171_6_loc_load, i15 3" [top.cpp:82]   --->   Operation 1725 'add' 'add_ln82_20' <Predicate = (icmp_ln81_24)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1726 [1/1] (0.00ns)   --->   "%lshr_ln82_23 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_20, i32 3, i32 14" [top.cpp:82]   --->   Operation 1726 'partselect' 'lshr_ln82_23' <Predicate = (icmp_ln81_24)> <Delay = 0.00>
ST_71 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln82_24 = zext i12 %lshr_ln82_23" [top.cpp:82]   --->   Operation 1727 'zext' 'zext_ln82_24' <Predicate = (icmp_ln81_24)> <Delay = 0.00>
ST_71 : Operation 1728 [1/1] (0.00ns)   --->   "%buf_56_addr_3 = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_24" [top.cpp:82]   --->   Operation 1728 'getelementptr' 'buf_56_addr_3' <Predicate = (icmp_ln81_24)> <Delay = 0.00>
ST_71 : Operation 1729 [1/1] (0.00ns)   --->   "%buf_57_addr_3 = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_24" [top.cpp:82]   --->   Operation 1729 'getelementptr' 'buf_57_addr_3' <Predicate = (icmp_ln81_24)> <Delay = 0.00>
ST_71 : Operation 1730 [1/1] (0.00ns)   --->   "%buf_58_addr_3 = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_24" [top.cpp:82]   --->   Operation 1730 'getelementptr' 'buf_58_addr_3' <Predicate = (icmp_ln81_24)> <Delay = 0.00>
ST_71 : Operation 1731 [1/1] (0.00ns)   --->   "%buf_59_addr_3 = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_24" [top.cpp:82]   --->   Operation 1731 'getelementptr' 'buf_59_addr_3' <Predicate = (icmp_ln81_24)> <Delay = 0.00>
ST_71 : Operation 1732 [1/1] (0.00ns)   --->   "%buf_60_addr_3 = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_24" [top.cpp:82]   --->   Operation 1732 'getelementptr' 'buf_60_addr_3' <Predicate = (icmp_ln81_24)> <Delay = 0.00>
ST_71 : Operation 1733 [1/1] (0.00ns)   --->   "%buf_61_addr_3 = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_24" [top.cpp:82]   --->   Operation 1733 'getelementptr' 'buf_61_addr_3' <Predicate = (icmp_ln81_24)> <Delay = 0.00>
ST_71 : Operation 1734 [1/1] (0.00ns)   --->   "%buf_62_addr_3 = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_24" [top.cpp:82]   --->   Operation 1734 'getelementptr' 'buf_62_addr_3' <Predicate = (icmp_ln81_24)> <Delay = 0.00>
ST_71 : Operation 1735 [1/1] (0.00ns)   --->   "%buf_63_addr_3 = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_24" [top.cpp:82]   --->   Operation 1735 'getelementptr' 'buf_63_addr_3' <Predicate = (icmp_ln81_24)> <Delay = 0.00>
ST_71 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln82_24 = trunc i16 %val_size1_3_loc_load" [top.cpp:82]   --->   Operation 1736 'trunc' 'trunc_ln82_24' <Predicate = (icmp_ln81_24)> <Delay = 0.00>
ST_71 : Operation 1737 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_24, void %arrayidx.i633854.3.case.2, i3 5, void %arrayidx.i633854.3.case.0, i3 6, void %arrayidx.i633854.3.case.1, i3 4, void %arrayidx.i633854.3.case.7, i3 0, void %arrayidx.i633854.3.case.3, i3 1, void %arrayidx.i633854.3.case.4, i3 2, void %arrayidx.i633854.3.case.5, i3 3, void %arrayidx.i633854.3.case.6" [top.cpp:82]   --->   Operation 1737 'switch' 'switch_ln82' <Predicate = (icmp_ln81_24)> <Delay = 0.95>

State 72 <SV = 71> <Delay = 3.25>
ST_72 : Operation 1738 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_62_addr_3" [top.cpp:82]   --->   Operation 1738 'store' 'store_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_72 : Operation 1739 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.3.exit" [top.cpp:82]   --->   Operation 1739 'br' 'br_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 3)> <Delay = 0.00>
ST_72 : Operation 1740 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_61_addr_3" [top.cpp:82]   --->   Operation 1740 'store' 'store_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_72 : Operation 1741 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.3.exit" [top.cpp:82]   --->   Operation 1741 'br' 'br_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 2)> <Delay = 0.00>
ST_72 : Operation 1742 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_60_addr_3" [top.cpp:82]   --->   Operation 1742 'store' 'store_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_72 : Operation 1743 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.3.exit" [top.cpp:82]   --->   Operation 1743 'br' 'br_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 1)> <Delay = 0.00>
ST_72 : Operation 1744 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_59_addr_3" [top.cpp:82]   --->   Operation 1744 'store' 'store_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_72 : Operation 1745 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.3.exit" [top.cpp:82]   --->   Operation 1745 'br' 'br_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 0)> <Delay = 0.00>
ST_72 : Operation 1746 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_63_addr_3" [top.cpp:82]   --->   Operation 1746 'store' 'store_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_72 : Operation 1747 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.3.exit" [top.cpp:82]   --->   Operation 1747 'br' 'br_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 4)> <Delay = 0.00>
ST_72 : Operation 1748 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_57_addr_3" [top.cpp:82]   --->   Operation 1748 'store' 'store_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_72 : Operation 1749 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.3.exit" [top.cpp:82]   --->   Operation 1749 'br' 'br_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 6)> <Delay = 0.00>
ST_72 : Operation 1750 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_56_addr_3" [top.cpp:82]   --->   Operation 1750 'store' 'store_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_72 : Operation 1751 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.3.exit" [top.cpp:82]   --->   Operation 1751 'br' 'br_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 5)> <Delay = 0.00>
ST_72 : Operation 1752 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_58_addr_3" [top.cpp:82]   --->   Operation 1752 'store' 'store_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_72 : Operation 1753 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.3.exit" [top.cpp:82]   --->   Operation 1753 'br' 'br_ln82' <Predicate = (icmp_ln81_24 & trunc_ln82_24 == 7)> <Delay = 0.00>
ST_72 : Operation 1754 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i635.3" [top.cpp:82]   --->   Operation 1754 'br' 'br_ln82' <Predicate = (icmp_ln81_24)> <Delay = 0.00>
ST_72 : Operation 1755 [1/1] (2.42ns)   --->   "%icmp_ln81_25 = icmp_sgt  i16 %padding_size_3, i16 4" [top.cpp:81]   --->   Operation 1755 'icmp' 'icmp_ln81_25' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1756 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_25, void %if.end.i635.4, void %if.then.i634.4" [top.cpp:81]   --->   Operation 1756 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1757 [1/1] (1.94ns)   --->   "%add_ln82_21 = add i15 %trunc_ln171_6_loc_load, i15 4" [top.cpp:82]   --->   Operation 1757 'add' 'add_ln82_21' <Predicate = (icmp_ln81_25)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1758 [1/1] (0.00ns)   --->   "%lshr_ln82_24 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_21, i32 3, i32 14" [top.cpp:82]   --->   Operation 1758 'partselect' 'lshr_ln82_24' <Predicate = (icmp_ln81_25)> <Delay = 0.00>
ST_72 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln82_25 = zext i12 %lshr_ln82_24" [top.cpp:82]   --->   Operation 1759 'zext' 'zext_ln82_25' <Predicate = (icmp_ln81_25)> <Delay = 0.00>
ST_72 : Operation 1760 [1/1] (0.00ns)   --->   "%buf_56_addr_4 = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_25" [top.cpp:82]   --->   Operation 1760 'getelementptr' 'buf_56_addr_4' <Predicate = (icmp_ln81_25)> <Delay = 0.00>
ST_72 : Operation 1761 [1/1] (0.00ns)   --->   "%buf_57_addr_4 = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_25" [top.cpp:82]   --->   Operation 1761 'getelementptr' 'buf_57_addr_4' <Predicate = (icmp_ln81_25)> <Delay = 0.00>
ST_72 : Operation 1762 [1/1] (0.00ns)   --->   "%buf_58_addr_4 = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_25" [top.cpp:82]   --->   Operation 1762 'getelementptr' 'buf_58_addr_4' <Predicate = (icmp_ln81_25)> <Delay = 0.00>
ST_72 : Operation 1763 [1/1] (0.00ns)   --->   "%buf_59_addr_4 = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_25" [top.cpp:82]   --->   Operation 1763 'getelementptr' 'buf_59_addr_4' <Predicate = (icmp_ln81_25)> <Delay = 0.00>
ST_72 : Operation 1764 [1/1] (0.00ns)   --->   "%buf_60_addr_4 = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_25" [top.cpp:82]   --->   Operation 1764 'getelementptr' 'buf_60_addr_4' <Predicate = (icmp_ln81_25)> <Delay = 0.00>
ST_72 : Operation 1765 [1/1] (0.00ns)   --->   "%buf_61_addr_4 = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_25" [top.cpp:82]   --->   Operation 1765 'getelementptr' 'buf_61_addr_4' <Predicate = (icmp_ln81_25)> <Delay = 0.00>
ST_72 : Operation 1766 [1/1] (0.00ns)   --->   "%buf_62_addr_4 = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_25" [top.cpp:82]   --->   Operation 1766 'getelementptr' 'buf_62_addr_4' <Predicate = (icmp_ln81_25)> <Delay = 0.00>
ST_72 : Operation 1767 [1/1] (0.00ns)   --->   "%buf_63_addr_4 = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_25" [top.cpp:82]   --->   Operation 1767 'getelementptr' 'buf_63_addr_4' <Predicate = (icmp_ln81_25)> <Delay = 0.00>
ST_72 : Operation 1768 [1/1] (0.00ns)   --->   "%trunc_ln82_25 = trunc i16 %val_size1_3_loc_load" [top.cpp:82]   --->   Operation 1768 'trunc' 'trunc_ln82_25' <Predicate = (icmp_ln81_25)> <Delay = 0.00>
ST_72 : Operation 1769 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_25, void %arrayidx.i633854.4.case.3, i3 4, void %arrayidx.i633854.4.case.0, i3 5, void %arrayidx.i633854.4.case.1, i3 6, void %arrayidx.i633854.4.case.2, i3 3, void %arrayidx.i633854.4.case.7, i3 0, void %arrayidx.i633854.4.case.4, i3 1, void %arrayidx.i633854.4.case.5, i3 2, void %arrayidx.i633854.4.case.6" [top.cpp:82]   --->   Operation 1769 'switch' 'switch_ln82' <Predicate = (icmp_ln81_25)> <Delay = 0.95>

State 73 <SV = 72> <Delay = 3.25>
ST_73 : Operation 1770 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_62_addr_4" [top.cpp:82]   --->   Operation 1770 'store' 'store_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_73 : Operation 1771 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.4.exit" [top.cpp:82]   --->   Operation 1771 'br' 'br_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 2)> <Delay = 0.00>
ST_73 : Operation 1772 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_61_addr_4" [top.cpp:82]   --->   Operation 1772 'store' 'store_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_73 : Operation 1773 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.4.exit" [top.cpp:82]   --->   Operation 1773 'br' 'br_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 1)> <Delay = 0.00>
ST_73 : Operation 1774 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_60_addr_4" [top.cpp:82]   --->   Operation 1774 'store' 'store_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_73 : Operation 1775 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.4.exit" [top.cpp:82]   --->   Operation 1775 'br' 'br_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 0)> <Delay = 0.00>
ST_73 : Operation 1776 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_63_addr_4" [top.cpp:82]   --->   Operation 1776 'store' 'store_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_73 : Operation 1777 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.4.exit" [top.cpp:82]   --->   Operation 1777 'br' 'br_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 3)> <Delay = 0.00>
ST_73 : Operation 1778 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_58_addr_4" [top.cpp:82]   --->   Operation 1778 'store' 'store_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_73 : Operation 1779 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.4.exit" [top.cpp:82]   --->   Operation 1779 'br' 'br_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 6)> <Delay = 0.00>
ST_73 : Operation 1780 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_57_addr_4" [top.cpp:82]   --->   Operation 1780 'store' 'store_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_73 : Operation 1781 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.4.exit" [top.cpp:82]   --->   Operation 1781 'br' 'br_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 5)> <Delay = 0.00>
ST_73 : Operation 1782 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_56_addr_4" [top.cpp:82]   --->   Operation 1782 'store' 'store_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_73 : Operation 1783 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.4.exit" [top.cpp:82]   --->   Operation 1783 'br' 'br_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 4)> <Delay = 0.00>
ST_73 : Operation 1784 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_59_addr_4" [top.cpp:82]   --->   Operation 1784 'store' 'store_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_73 : Operation 1785 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.4.exit" [top.cpp:82]   --->   Operation 1785 'br' 'br_ln82' <Predicate = (icmp_ln81_25 & trunc_ln82_25 == 7)> <Delay = 0.00>
ST_73 : Operation 1786 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i635.4" [top.cpp:82]   --->   Operation 1786 'br' 'br_ln82' <Predicate = (icmp_ln81_25)> <Delay = 0.00>
ST_73 : Operation 1787 [1/1] (2.42ns)   --->   "%icmp_ln81_26 = icmp_sgt  i16 %padding_size_3, i16 5" [top.cpp:81]   --->   Operation 1787 'icmp' 'icmp_ln81_26' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1788 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_26, void %if.end.i635.5, void %if.then.i634.5" [top.cpp:81]   --->   Operation 1788 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1789 [1/1] (1.94ns)   --->   "%add_ln82_22 = add i15 %trunc_ln171_6_loc_load, i15 5" [top.cpp:82]   --->   Operation 1789 'add' 'add_ln82_22' <Predicate = (icmp_ln81_26)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1790 [1/1] (0.00ns)   --->   "%lshr_ln82_25 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_22, i32 3, i32 14" [top.cpp:82]   --->   Operation 1790 'partselect' 'lshr_ln82_25' <Predicate = (icmp_ln81_26)> <Delay = 0.00>
ST_73 : Operation 1791 [1/1] (0.00ns)   --->   "%zext_ln82_26 = zext i12 %lshr_ln82_25" [top.cpp:82]   --->   Operation 1791 'zext' 'zext_ln82_26' <Predicate = (icmp_ln81_26)> <Delay = 0.00>
ST_73 : Operation 1792 [1/1] (0.00ns)   --->   "%buf_56_addr_5 = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_26" [top.cpp:82]   --->   Operation 1792 'getelementptr' 'buf_56_addr_5' <Predicate = (icmp_ln81_26)> <Delay = 0.00>
ST_73 : Operation 1793 [1/1] (0.00ns)   --->   "%buf_57_addr_5 = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_26" [top.cpp:82]   --->   Operation 1793 'getelementptr' 'buf_57_addr_5' <Predicate = (icmp_ln81_26)> <Delay = 0.00>
ST_73 : Operation 1794 [1/1] (0.00ns)   --->   "%buf_58_addr_5 = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_26" [top.cpp:82]   --->   Operation 1794 'getelementptr' 'buf_58_addr_5' <Predicate = (icmp_ln81_26)> <Delay = 0.00>
ST_73 : Operation 1795 [1/1] (0.00ns)   --->   "%buf_59_addr_5 = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_26" [top.cpp:82]   --->   Operation 1795 'getelementptr' 'buf_59_addr_5' <Predicate = (icmp_ln81_26)> <Delay = 0.00>
ST_73 : Operation 1796 [1/1] (0.00ns)   --->   "%buf_60_addr_5 = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_26" [top.cpp:82]   --->   Operation 1796 'getelementptr' 'buf_60_addr_5' <Predicate = (icmp_ln81_26)> <Delay = 0.00>
ST_73 : Operation 1797 [1/1] (0.00ns)   --->   "%buf_61_addr_5 = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_26" [top.cpp:82]   --->   Operation 1797 'getelementptr' 'buf_61_addr_5' <Predicate = (icmp_ln81_26)> <Delay = 0.00>
ST_73 : Operation 1798 [1/1] (0.00ns)   --->   "%buf_62_addr_5 = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_26" [top.cpp:82]   --->   Operation 1798 'getelementptr' 'buf_62_addr_5' <Predicate = (icmp_ln81_26)> <Delay = 0.00>
ST_73 : Operation 1799 [1/1] (0.00ns)   --->   "%buf_63_addr_5 = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_26" [top.cpp:82]   --->   Operation 1799 'getelementptr' 'buf_63_addr_5' <Predicate = (icmp_ln81_26)> <Delay = 0.00>
ST_73 : Operation 1800 [1/1] (0.00ns)   --->   "%trunc_ln82_26 = trunc i16 %val_size1_3_loc_load" [top.cpp:82]   --->   Operation 1800 'trunc' 'trunc_ln82_26' <Predicate = (icmp_ln81_26)> <Delay = 0.00>
ST_73 : Operation 1801 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_26, void %arrayidx.i633854.5.case.4, i3 3, void %arrayidx.i633854.5.case.0, i3 4, void %arrayidx.i633854.5.case.1, i3 5, void %arrayidx.i633854.5.case.2, i3 6, void %arrayidx.i633854.5.case.3, i3 2, void %arrayidx.i633854.5.case.7, i3 0, void %arrayidx.i633854.5.case.5, i3 1, void %arrayidx.i633854.5.case.6" [top.cpp:82]   --->   Operation 1801 'switch' 'switch_ln82' <Predicate = (icmp_ln81_26)> <Delay = 0.95>

State 74 <SV = 73> <Delay = 3.25>
ST_74 : Operation 1802 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_62_addr_5" [top.cpp:82]   --->   Operation 1802 'store' 'store_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_74 : Operation 1803 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.5.exit" [top.cpp:82]   --->   Operation 1803 'br' 'br_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 1)> <Delay = 0.00>
ST_74 : Operation 1804 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_61_addr_5" [top.cpp:82]   --->   Operation 1804 'store' 'store_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_74 : Operation 1805 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.5.exit" [top.cpp:82]   --->   Operation 1805 'br' 'br_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 0)> <Delay = 0.00>
ST_74 : Operation 1806 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_63_addr_5" [top.cpp:82]   --->   Operation 1806 'store' 'store_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_74 : Operation 1807 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.5.exit" [top.cpp:82]   --->   Operation 1807 'br' 'br_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 2)> <Delay = 0.00>
ST_74 : Operation 1808 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_59_addr_5" [top.cpp:82]   --->   Operation 1808 'store' 'store_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_74 : Operation 1809 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.5.exit" [top.cpp:82]   --->   Operation 1809 'br' 'br_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 6)> <Delay = 0.00>
ST_74 : Operation 1810 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_58_addr_5" [top.cpp:82]   --->   Operation 1810 'store' 'store_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_74 : Operation 1811 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.5.exit" [top.cpp:82]   --->   Operation 1811 'br' 'br_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 5)> <Delay = 0.00>
ST_74 : Operation 1812 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_57_addr_5" [top.cpp:82]   --->   Operation 1812 'store' 'store_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_74 : Operation 1813 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.5.exit" [top.cpp:82]   --->   Operation 1813 'br' 'br_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 4)> <Delay = 0.00>
ST_74 : Operation 1814 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_56_addr_5" [top.cpp:82]   --->   Operation 1814 'store' 'store_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_74 : Operation 1815 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.5.exit" [top.cpp:82]   --->   Operation 1815 'br' 'br_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 3)> <Delay = 0.00>
ST_74 : Operation 1816 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_60_addr_5" [top.cpp:82]   --->   Operation 1816 'store' 'store_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_74 : Operation 1817 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.5.exit" [top.cpp:82]   --->   Operation 1817 'br' 'br_ln82' <Predicate = (icmp_ln81_26 & trunc_ln82_26 == 7)> <Delay = 0.00>
ST_74 : Operation 1818 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i635.5" [top.cpp:82]   --->   Operation 1818 'br' 'br_ln82' <Predicate = (icmp_ln81_26)> <Delay = 0.00>
ST_74 : Operation 1819 [1/1] (2.42ns)   --->   "%icmp_ln81_27 = icmp_sgt  i16 %padding_size_3, i16 6" [top.cpp:81]   --->   Operation 1819 'icmp' 'icmp_ln81_27' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1820 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_27, void %if.end.i635.6, void %if.then.i634.6" [top.cpp:81]   --->   Operation 1820 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1821 [1/1] (1.94ns)   --->   "%add_ln82_23 = add i15 %trunc_ln171_6_loc_load, i15 6" [top.cpp:82]   --->   Operation 1821 'add' 'add_ln82_23' <Predicate = (icmp_ln81_27)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1822 [1/1] (0.00ns)   --->   "%lshr_ln82_26 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_23, i32 3, i32 14" [top.cpp:82]   --->   Operation 1822 'partselect' 'lshr_ln82_26' <Predicate = (icmp_ln81_27)> <Delay = 0.00>
ST_74 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln82_27 = zext i12 %lshr_ln82_26" [top.cpp:82]   --->   Operation 1823 'zext' 'zext_ln82_27' <Predicate = (icmp_ln81_27)> <Delay = 0.00>
ST_74 : Operation 1824 [1/1] (0.00ns)   --->   "%buf_56_addr_6 = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_27" [top.cpp:82]   --->   Operation 1824 'getelementptr' 'buf_56_addr_6' <Predicate = (icmp_ln81_27)> <Delay = 0.00>
ST_74 : Operation 1825 [1/1] (0.00ns)   --->   "%buf_57_addr_6 = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_27" [top.cpp:82]   --->   Operation 1825 'getelementptr' 'buf_57_addr_6' <Predicate = (icmp_ln81_27)> <Delay = 0.00>
ST_74 : Operation 1826 [1/1] (0.00ns)   --->   "%buf_58_addr_6 = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_27" [top.cpp:82]   --->   Operation 1826 'getelementptr' 'buf_58_addr_6' <Predicate = (icmp_ln81_27)> <Delay = 0.00>
ST_74 : Operation 1827 [1/1] (0.00ns)   --->   "%buf_59_addr_6 = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_27" [top.cpp:82]   --->   Operation 1827 'getelementptr' 'buf_59_addr_6' <Predicate = (icmp_ln81_27)> <Delay = 0.00>
ST_74 : Operation 1828 [1/1] (0.00ns)   --->   "%buf_60_addr_6 = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_27" [top.cpp:82]   --->   Operation 1828 'getelementptr' 'buf_60_addr_6' <Predicate = (icmp_ln81_27)> <Delay = 0.00>
ST_74 : Operation 1829 [1/1] (0.00ns)   --->   "%buf_61_addr_6 = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_27" [top.cpp:82]   --->   Operation 1829 'getelementptr' 'buf_61_addr_6' <Predicate = (icmp_ln81_27)> <Delay = 0.00>
ST_74 : Operation 1830 [1/1] (0.00ns)   --->   "%buf_62_addr_6 = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_27" [top.cpp:82]   --->   Operation 1830 'getelementptr' 'buf_62_addr_6' <Predicate = (icmp_ln81_27)> <Delay = 0.00>
ST_74 : Operation 1831 [1/1] (0.00ns)   --->   "%buf_63_addr_6 = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_27" [top.cpp:82]   --->   Operation 1831 'getelementptr' 'buf_63_addr_6' <Predicate = (icmp_ln81_27)> <Delay = 0.00>
ST_74 : Operation 1832 [1/1] (0.00ns)   --->   "%trunc_ln82_27 = trunc i16 %val_size1_3_loc_load" [top.cpp:82]   --->   Operation 1832 'trunc' 'trunc_ln82_27' <Predicate = (icmp_ln81_27)> <Delay = 0.00>
ST_74 : Operation 1833 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_27, void %arrayidx.i633854.6.case.5, i3 2, void %arrayidx.i633854.6.case.0, i3 3, void %arrayidx.i633854.6.case.1, i3 4, void %arrayidx.i633854.6.case.2, i3 5, void %arrayidx.i633854.6.case.3, i3 6, void %arrayidx.i633854.6.case.4, i3 1, void %arrayidx.i633854.6.case.7, i3 0, void %arrayidx.i633854.6.case.6" [top.cpp:82]   --->   Operation 1833 'switch' 'switch_ln82' <Predicate = (icmp_ln81_27)> <Delay = 0.95>

State 75 <SV = 74> <Delay = 4.45>
ST_75 : Operation 1834 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_62_addr_6" [top.cpp:82]   --->   Operation 1834 'store' 'store_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_75 : Operation 1835 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.6.exit" [top.cpp:82]   --->   Operation 1835 'br' 'br_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 0)> <Delay = 0.00>
ST_75 : Operation 1836 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_63_addr_6" [top.cpp:82]   --->   Operation 1836 'store' 'store_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_75 : Operation 1837 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.6.exit" [top.cpp:82]   --->   Operation 1837 'br' 'br_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 1)> <Delay = 0.00>
ST_75 : Operation 1838 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_60_addr_6" [top.cpp:82]   --->   Operation 1838 'store' 'store_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_75 : Operation 1839 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.6.exit" [top.cpp:82]   --->   Operation 1839 'br' 'br_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 6)> <Delay = 0.00>
ST_75 : Operation 1840 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_59_addr_6" [top.cpp:82]   --->   Operation 1840 'store' 'store_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_75 : Operation 1841 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.6.exit" [top.cpp:82]   --->   Operation 1841 'br' 'br_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 5)> <Delay = 0.00>
ST_75 : Operation 1842 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_58_addr_6" [top.cpp:82]   --->   Operation 1842 'store' 'store_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_75 : Operation 1843 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.6.exit" [top.cpp:82]   --->   Operation 1843 'br' 'br_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 4)> <Delay = 0.00>
ST_75 : Operation 1844 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_57_addr_6" [top.cpp:82]   --->   Operation 1844 'store' 'store_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_75 : Operation 1845 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.6.exit" [top.cpp:82]   --->   Operation 1845 'br' 'br_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 3)> <Delay = 0.00>
ST_75 : Operation 1846 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_56_addr_6" [top.cpp:82]   --->   Operation 1846 'store' 'store_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_75 : Operation 1847 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.6.exit" [top.cpp:82]   --->   Operation 1847 'br' 'br_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 2)> <Delay = 0.00>
ST_75 : Operation 1848 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_61_addr_6" [top.cpp:82]   --->   Operation 1848 'store' 'store_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_75 : Operation 1849 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i633854.6.exit" [top.cpp:82]   --->   Operation 1849 'br' 'br_ln82' <Predicate = (icmp_ln81_27 & trunc_ln82_27 == 7)> <Delay = 0.00>
ST_75 : Operation 1850 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i635.6" [top.cpp:82]   --->   Operation 1850 'br' 'br_ln82' <Predicate = (icmp_ln81_27)> <Delay = 0.00>
ST_75 : Operation 1851 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i16 %size2_9" [top.cpp:75]   --->   Operation 1851 'sext' 'sext_ln75_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1852 [1/1] (2.07ns)   --->   "%add_ln75_4 = add i17 %sext_ln75_4, i17 7" [top.cpp:75]   --->   Operation 1852 'add' 'add_ln75_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1853 [1/1] (2.07ns)   --->   "%add_ln75_16 = add i16 %size2_9, i16 7" [top.cpp:75]   --->   Operation 1853 'add' 'add_ln75_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_4, i32 16" [top.cpp:75]   --->   Operation 1854 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1855 [1/1] (2.07ns)   --->   "%sub_ln75_12 = sub i16 65529, i16 %size2_9" [top.cpp:75]   --->   Operation 1855 'sub' 'sub_ln75_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1856 [1/1] (0.00ns)   --->   "%trunc_ln75_9 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_12, i32 3, i32 15" [top.cpp:75]   --->   Operation 1856 'partselect' 'trunc_ln75_9' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1857 [1/1] (1.67ns)   --->   "%sub_ln75_13 = sub i13 0, i13 %trunc_ln75_9" [top.cpp:75]   --->   Operation 1857 'sub' 'sub_ln75_13' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_16, i32 3, i32 15" [top.cpp:75]   --->   Operation 1858 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1859 [1/1] (0.69ns)   --->   "%select_ln75_4 = select i1 %tmp_34, i13 %sub_ln75_13, i13 %tmp_3" [top.cpp:75]   --->   Operation 1859 'select' 'select_ln75_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.50>
ST_76 : Operation 1860 [1/1] (0.00ns)   --->   "%size2_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_4, i3 0" [top.cpp:75]   --->   Operation 1860 'bitconcatenate' 'size2_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1861 [1/1] (2.07ns)   --->   "%padding_size_4 = sub i16 %size2_8, i16 %size2_9" [top.cpp:75]   --->   Operation 1861 'sub' 'padding_size_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1862 [1/1] (2.42ns)   --->   "%icmp_ln81_28 = icmp_sgt  i16 %padding_size_4, i16 0" [top.cpp:81]   --->   Operation 1862 'icmp' 'icmp_ln81_28' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1863 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_28, void %if.end.i661, void %if.then.i660" [top.cpp:81]   --->   Operation 1863 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 77 <SV = 76> <Delay = 3.25>
ST_77 : Operation 1864 [1/1] (0.00ns)   --->   "%lshr_ln82_27 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size2_9, i32 3, i32 12" [top.cpp:82]   --->   Operation 1864 'partselect' 'lshr_ln82_27' <Predicate = (icmp_ln81_28)> <Delay = 0.00>
ST_77 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln82_28 = zext i10 %lshr_ln82_27" [top.cpp:82]   --->   Operation 1865 'zext' 'zext_ln82_28' <Predicate = (icmp_ln81_28)> <Delay = 0.00>
ST_77 : Operation 1866 [1/1] (0.00ns)   --->   "%buf_16_addr_4 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_28" [top.cpp:82]   --->   Operation 1866 'getelementptr' 'buf_16_addr_4' <Predicate = (icmp_ln81_28)> <Delay = 0.00>
ST_77 : Operation 1867 [1/1] (0.00ns)   --->   "%buf_17_addr_4 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_28" [top.cpp:82]   --->   Operation 1867 'getelementptr' 'buf_17_addr_4' <Predicate = (icmp_ln81_28)> <Delay = 0.00>
ST_77 : Operation 1868 [1/1] (0.00ns)   --->   "%buf_18_addr_4 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_28" [top.cpp:82]   --->   Operation 1868 'getelementptr' 'buf_18_addr_4' <Predicate = (icmp_ln81_28)> <Delay = 0.00>
ST_77 : Operation 1869 [1/1] (0.00ns)   --->   "%buf_19_addr_4 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_28" [top.cpp:82]   --->   Operation 1869 'getelementptr' 'buf_19_addr_4' <Predicate = (icmp_ln81_28)> <Delay = 0.00>
ST_77 : Operation 1870 [1/1] (0.00ns)   --->   "%buf_20_addr_4 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_28" [top.cpp:82]   --->   Operation 1870 'getelementptr' 'buf_20_addr_4' <Predicate = (icmp_ln81_28)> <Delay = 0.00>
ST_77 : Operation 1871 [1/1] (0.00ns)   --->   "%buf_21_addr_4 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_28" [top.cpp:82]   --->   Operation 1871 'getelementptr' 'buf_21_addr_4' <Predicate = (icmp_ln81_28)> <Delay = 0.00>
ST_77 : Operation 1872 [1/1] (0.00ns)   --->   "%buf_22_addr_4 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_28" [top.cpp:82]   --->   Operation 1872 'getelementptr' 'buf_22_addr_4' <Predicate = (icmp_ln81_28)> <Delay = 0.00>
ST_77 : Operation 1873 [1/1] (0.00ns)   --->   "%buf_23_addr_4 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_28" [top.cpp:82]   --->   Operation 1873 'getelementptr' 'buf_23_addr_4' <Predicate = (icmp_ln81_28)> <Delay = 0.00>
ST_77 : Operation 1874 [1/1] (0.00ns)   --->   "%trunc_ln82_28 = trunc i16 %size2_9" [top.cpp:82]   --->   Operation 1874 'trunc' 'trunc_ln82_28' <Predicate = (icmp_ln81_28)> <Delay = 0.00>
ST_77 : Operation 1875 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_28, void %arrayidx.i659853.case.7, i3 0, void %arrayidx.i659853.case.0, i3 1, void %arrayidx.i659853.case.1, i3 2, void %arrayidx.i659853.case.2, i3 3, void %arrayidx.i659853.case.3, i3 4, void %arrayidx.i659853.case.4, i3 5, void %arrayidx.i659853.case.5, i3 6, void %arrayidx.i659853.case.6" [top.cpp:82]   --->   Operation 1875 'switch' 'switch_ln82' <Predicate = (icmp_ln81_28)> <Delay = 0.95>
ST_77 : Operation 1876 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_22_addr_4" [top.cpp:82]   --->   Operation 1876 'store' 'store_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_77 : Operation 1877 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.exit" [top.cpp:82]   --->   Operation 1877 'br' 'br_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 6)> <Delay = 0.00>
ST_77 : Operation 1878 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_21_addr_4" [top.cpp:82]   --->   Operation 1878 'store' 'store_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_77 : Operation 1879 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.exit" [top.cpp:82]   --->   Operation 1879 'br' 'br_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 5)> <Delay = 0.00>
ST_77 : Operation 1880 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_20_addr_4" [top.cpp:82]   --->   Operation 1880 'store' 'store_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_77 : Operation 1881 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.exit" [top.cpp:82]   --->   Operation 1881 'br' 'br_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 4)> <Delay = 0.00>
ST_77 : Operation 1882 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_19_addr_4" [top.cpp:82]   --->   Operation 1882 'store' 'store_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_77 : Operation 1883 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.exit" [top.cpp:82]   --->   Operation 1883 'br' 'br_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 3)> <Delay = 0.00>
ST_77 : Operation 1884 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_18_addr_4" [top.cpp:82]   --->   Operation 1884 'store' 'store_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_77 : Operation 1885 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.exit" [top.cpp:82]   --->   Operation 1885 'br' 'br_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 2)> <Delay = 0.00>
ST_77 : Operation 1886 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_17_addr_4" [top.cpp:82]   --->   Operation 1886 'store' 'store_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_77 : Operation 1887 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.exit" [top.cpp:82]   --->   Operation 1887 'br' 'br_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 1)> <Delay = 0.00>
ST_77 : Operation 1888 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_16_addr_4" [top.cpp:82]   --->   Operation 1888 'store' 'store_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_77 : Operation 1889 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.exit" [top.cpp:82]   --->   Operation 1889 'br' 'br_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 0)> <Delay = 0.00>
ST_77 : Operation 1890 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_23_addr_4" [top.cpp:82]   --->   Operation 1890 'store' 'store_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_77 : Operation 1891 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.exit" [top.cpp:82]   --->   Operation 1891 'br' 'br_ln82' <Predicate = (icmp_ln81_28 & trunc_ln82_28 == 7)> <Delay = 0.00>
ST_77 : Operation 1892 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i661" [top.cpp:82]   --->   Operation 1892 'br' 'br_ln82' <Predicate = (icmp_ln81_28)> <Delay = 0.00>
ST_77 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_4, i32 1, i32 15" [top.cpp:81]   --->   Operation 1893 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1894 [1/1] (2.31ns)   --->   "%icmp_ln81_29 = icmp_sgt  i15 %tmp_35, i15 0" [top.cpp:81]   --->   Operation 1894 'icmp' 'icmp_ln81_29' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1895 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_29, void %if.end.i661.1, void %if.then.i660.1" [top.cpp:81]   --->   Operation 1895 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1896 [1/1] (1.67ns)   --->   "%add_ln82_24 = add i13 %trunc_ln163_2, i13 1" [top.cpp:82]   --->   Operation 1896 'add' 'add_ln82_24' <Predicate = (icmp_ln81_29)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1897 [1/1] (0.00ns)   --->   "%lshr_ln82_28 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_24, i32 3, i32 12" [top.cpp:82]   --->   Operation 1897 'partselect' 'lshr_ln82_28' <Predicate = (icmp_ln81_29)> <Delay = 0.00>
ST_77 : Operation 1898 [1/1] (0.00ns)   --->   "%zext_ln82_29 = zext i10 %lshr_ln82_28" [top.cpp:82]   --->   Operation 1898 'zext' 'zext_ln82_29' <Predicate = (icmp_ln81_29)> <Delay = 0.00>
ST_77 : Operation 1899 [1/1] (0.00ns)   --->   "%buf_16_addr_5 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_29" [top.cpp:82]   --->   Operation 1899 'getelementptr' 'buf_16_addr_5' <Predicate = (icmp_ln81_29)> <Delay = 0.00>
ST_77 : Operation 1900 [1/1] (0.00ns)   --->   "%buf_17_addr_5 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_29" [top.cpp:82]   --->   Operation 1900 'getelementptr' 'buf_17_addr_5' <Predicate = (icmp_ln81_29)> <Delay = 0.00>
ST_77 : Operation 1901 [1/1] (0.00ns)   --->   "%buf_18_addr_5 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_29" [top.cpp:82]   --->   Operation 1901 'getelementptr' 'buf_18_addr_5' <Predicate = (icmp_ln81_29)> <Delay = 0.00>
ST_77 : Operation 1902 [1/1] (0.00ns)   --->   "%buf_19_addr_5 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_29" [top.cpp:82]   --->   Operation 1902 'getelementptr' 'buf_19_addr_5' <Predicate = (icmp_ln81_29)> <Delay = 0.00>
ST_77 : Operation 1903 [1/1] (0.00ns)   --->   "%buf_20_addr_5 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_29" [top.cpp:82]   --->   Operation 1903 'getelementptr' 'buf_20_addr_5' <Predicate = (icmp_ln81_29)> <Delay = 0.00>
ST_77 : Operation 1904 [1/1] (0.00ns)   --->   "%buf_21_addr_5 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_29" [top.cpp:82]   --->   Operation 1904 'getelementptr' 'buf_21_addr_5' <Predicate = (icmp_ln81_29)> <Delay = 0.00>
ST_77 : Operation 1905 [1/1] (0.00ns)   --->   "%buf_22_addr_5 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_29" [top.cpp:82]   --->   Operation 1905 'getelementptr' 'buf_22_addr_5' <Predicate = (icmp_ln81_29)> <Delay = 0.00>
ST_77 : Operation 1906 [1/1] (0.00ns)   --->   "%buf_23_addr_5 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_29" [top.cpp:82]   --->   Operation 1906 'getelementptr' 'buf_23_addr_5' <Predicate = (icmp_ln81_29)> <Delay = 0.00>
ST_77 : Operation 1907 [1/1] (0.00ns)   --->   "%trunc_ln82_29 = trunc i16 %size2_9" [top.cpp:82]   --->   Operation 1907 'trunc' 'trunc_ln82_29' <Predicate = (icmp_ln81_29)> <Delay = 0.00>
ST_77 : Operation 1908 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_29, void %arrayidx.i659853.1.case.0, i3 6, void %arrayidx.i659853.1.case.7, i3 0, void %arrayidx.i659853.1.case.1, i3 1, void %arrayidx.i659853.1.case.2, i3 2, void %arrayidx.i659853.1.case.3, i3 3, void %arrayidx.i659853.1.case.4, i3 4, void %arrayidx.i659853.1.case.5, i3 5, void %arrayidx.i659853.1.case.6" [top.cpp:82]   --->   Operation 1908 'switch' 'switch_ln82' <Predicate = (icmp_ln81_29)> <Delay = 0.95>

State 78 <SV = 77> <Delay = 3.25>
ST_78 : Operation 1909 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_22_addr_5" [top.cpp:82]   --->   Operation 1909 'store' 'store_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_78 : Operation 1910 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.1.exit" [top.cpp:82]   --->   Operation 1910 'br' 'br_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 5)> <Delay = 0.00>
ST_78 : Operation 1911 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_21_addr_5" [top.cpp:82]   --->   Operation 1911 'store' 'store_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_78 : Operation 1912 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.1.exit" [top.cpp:82]   --->   Operation 1912 'br' 'br_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 4)> <Delay = 0.00>
ST_78 : Operation 1913 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_20_addr_5" [top.cpp:82]   --->   Operation 1913 'store' 'store_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_78 : Operation 1914 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.1.exit" [top.cpp:82]   --->   Operation 1914 'br' 'br_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 3)> <Delay = 0.00>
ST_78 : Operation 1915 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_19_addr_5" [top.cpp:82]   --->   Operation 1915 'store' 'store_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_78 : Operation 1916 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.1.exit" [top.cpp:82]   --->   Operation 1916 'br' 'br_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 2)> <Delay = 0.00>
ST_78 : Operation 1917 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_18_addr_5" [top.cpp:82]   --->   Operation 1917 'store' 'store_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_78 : Operation 1918 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.1.exit" [top.cpp:82]   --->   Operation 1918 'br' 'br_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 1)> <Delay = 0.00>
ST_78 : Operation 1919 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_17_addr_5" [top.cpp:82]   --->   Operation 1919 'store' 'store_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_78 : Operation 1920 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.1.exit" [top.cpp:82]   --->   Operation 1920 'br' 'br_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 0)> <Delay = 0.00>
ST_78 : Operation 1921 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_23_addr_5" [top.cpp:82]   --->   Operation 1921 'store' 'store_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_78 : Operation 1922 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.1.exit" [top.cpp:82]   --->   Operation 1922 'br' 'br_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 6)> <Delay = 0.00>
ST_78 : Operation 1923 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_16_addr_5" [top.cpp:82]   --->   Operation 1923 'store' 'store_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_78 : Operation 1924 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.1.exit" [top.cpp:82]   --->   Operation 1924 'br' 'br_ln82' <Predicate = (icmp_ln81_29 & trunc_ln82_29 == 7)> <Delay = 0.00>
ST_78 : Operation 1925 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i661.1" [top.cpp:82]   --->   Operation 1925 'br' 'br_ln82' <Predicate = (icmp_ln81_29)> <Delay = 0.00>
ST_78 : Operation 1926 [1/1] (2.42ns)   --->   "%icmp_ln81_30 = icmp_sgt  i16 %padding_size_4, i16 2" [top.cpp:81]   --->   Operation 1926 'icmp' 'icmp_ln81_30' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1927 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_30, void %if.end.i661.2, void %if.then.i660.2" [top.cpp:81]   --->   Operation 1927 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1928 [1/1] (1.67ns)   --->   "%add_ln82_25 = add i13 %trunc_ln163_2, i13 2" [top.cpp:82]   --->   Operation 1928 'add' 'add_ln82_25' <Predicate = (icmp_ln81_30)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1929 [1/1] (0.00ns)   --->   "%lshr_ln82_29 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_25, i32 3, i32 12" [top.cpp:82]   --->   Operation 1929 'partselect' 'lshr_ln82_29' <Predicate = (icmp_ln81_30)> <Delay = 0.00>
ST_78 : Operation 1930 [1/1] (0.00ns)   --->   "%zext_ln82_30 = zext i10 %lshr_ln82_29" [top.cpp:82]   --->   Operation 1930 'zext' 'zext_ln82_30' <Predicate = (icmp_ln81_30)> <Delay = 0.00>
ST_78 : Operation 1931 [1/1] (0.00ns)   --->   "%buf_16_addr_6 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_30" [top.cpp:82]   --->   Operation 1931 'getelementptr' 'buf_16_addr_6' <Predicate = (icmp_ln81_30)> <Delay = 0.00>
ST_78 : Operation 1932 [1/1] (0.00ns)   --->   "%buf_17_addr_6 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_30" [top.cpp:82]   --->   Operation 1932 'getelementptr' 'buf_17_addr_6' <Predicate = (icmp_ln81_30)> <Delay = 0.00>
ST_78 : Operation 1933 [1/1] (0.00ns)   --->   "%buf_18_addr_6 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_30" [top.cpp:82]   --->   Operation 1933 'getelementptr' 'buf_18_addr_6' <Predicate = (icmp_ln81_30)> <Delay = 0.00>
ST_78 : Operation 1934 [1/1] (0.00ns)   --->   "%buf_19_addr_6 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_30" [top.cpp:82]   --->   Operation 1934 'getelementptr' 'buf_19_addr_6' <Predicate = (icmp_ln81_30)> <Delay = 0.00>
ST_78 : Operation 1935 [1/1] (0.00ns)   --->   "%buf_20_addr_6 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_30" [top.cpp:82]   --->   Operation 1935 'getelementptr' 'buf_20_addr_6' <Predicate = (icmp_ln81_30)> <Delay = 0.00>
ST_78 : Operation 1936 [1/1] (0.00ns)   --->   "%buf_21_addr_6 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_30" [top.cpp:82]   --->   Operation 1936 'getelementptr' 'buf_21_addr_6' <Predicate = (icmp_ln81_30)> <Delay = 0.00>
ST_78 : Operation 1937 [1/1] (0.00ns)   --->   "%buf_22_addr_6 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_30" [top.cpp:82]   --->   Operation 1937 'getelementptr' 'buf_22_addr_6' <Predicate = (icmp_ln81_30)> <Delay = 0.00>
ST_78 : Operation 1938 [1/1] (0.00ns)   --->   "%buf_23_addr_6 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_30" [top.cpp:82]   --->   Operation 1938 'getelementptr' 'buf_23_addr_6' <Predicate = (icmp_ln81_30)> <Delay = 0.00>
ST_78 : Operation 1939 [1/1] (0.00ns)   --->   "%trunc_ln82_30 = trunc i16 %size2_9" [top.cpp:82]   --->   Operation 1939 'trunc' 'trunc_ln82_30' <Predicate = (icmp_ln81_30)> <Delay = 0.00>
ST_78 : Operation 1940 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_30, void %arrayidx.i659853.2.case.1, i3 6, void %arrayidx.i659853.2.case.0, i3 5, void %arrayidx.i659853.2.case.7, i3 0, void %arrayidx.i659853.2.case.2, i3 1, void %arrayidx.i659853.2.case.3, i3 2, void %arrayidx.i659853.2.case.4, i3 3, void %arrayidx.i659853.2.case.5, i3 4, void %arrayidx.i659853.2.case.6" [top.cpp:82]   --->   Operation 1940 'switch' 'switch_ln82' <Predicate = (icmp_ln81_30)> <Delay = 0.95>

State 79 <SV = 78> <Delay = 3.25>
ST_79 : Operation 1941 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_22_addr_6" [top.cpp:82]   --->   Operation 1941 'store' 'store_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_79 : Operation 1942 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.2.exit" [top.cpp:82]   --->   Operation 1942 'br' 'br_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 4)> <Delay = 0.00>
ST_79 : Operation 1943 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_21_addr_6" [top.cpp:82]   --->   Operation 1943 'store' 'store_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_79 : Operation 1944 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.2.exit" [top.cpp:82]   --->   Operation 1944 'br' 'br_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 3)> <Delay = 0.00>
ST_79 : Operation 1945 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_20_addr_6" [top.cpp:82]   --->   Operation 1945 'store' 'store_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_79 : Operation 1946 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.2.exit" [top.cpp:82]   --->   Operation 1946 'br' 'br_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 2)> <Delay = 0.00>
ST_79 : Operation 1947 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_19_addr_6" [top.cpp:82]   --->   Operation 1947 'store' 'store_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_79 : Operation 1948 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.2.exit" [top.cpp:82]   --->   Operation 1948 'br' 'br_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 1)> <Delay = 0.00>
ST_79 : Operation 1949 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_18_addr_6" [top.cpp:82]   --->   Operation 1949 'store' 'store_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_79 : Operation 1950 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.2.exit" [top.cpp:82]   --->   Operation 1950 'br' 'br_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 0)> <Delay = 0.00>
ST_79 : Operation 1951 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_23_addr_6" [top.cpp:82]   --->   Operation 1951 'store' 'store_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_79 : Operation 1952 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.2.exit" [top.cpp:82]   --->   Operation 1952 'br' 'br_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 5)> <Delay = 0.00>
ST_79 : Operation 1953 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_16_addr_6" [top.cpp:82]   --->   Operation 1953 'store' 'store_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_79 : Operation 1954 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.2.exit" [top.cpp:82]   --->   Operation 1954 'br' 'br_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 6)> <Delay = 0.00>
ST_79 : Operation 1955 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_17_addr_6" [top.cpp:82]   --->   Operation 1955 'store' 'store_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_79 : Operation 1956 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.2.exit" [top.cpp:82]   --->   Operation 1956 'br' 'br_ln82' <Predicate = (icmp_ln81_30 & trunc_ln82_30 == 7)> <Delay = 0.00>
ST_79 : Operation 1957 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i661.2" [top.cpp:82]   --->   Operation 1957 'br' 'br_ln82' <Predicate = (icmp_ln81_30)> <Delay = 0.00>
ST_79 : Operation 1958 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_4, i32 2, i32 15" [top.cpp:81]   --->   Operation 1958 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1959 [1/1] (2.20ns)   --->   "%icmp_ln81_31 = icmp_sgt  i14 %tmp_36, i14 0" [top.cpp:81]   --->   Operation 1959 'icmp' 'icmp_ln81_31' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1960 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_31, void %if.end.i661.3, void %if.then.i660.3" [top.cpp:81]   --->   Operation 1960 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1961 [1/1] (1.67ns)   --->   "%add_ln82_26 = add i13 %trunc_ln163_2, i13 3" [top.cpp:82]   --->   Operation 1961 'add' 'add_ln82_26' <Predicate = (icmp_ln81_31)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1962 [1/1] (0.00ns)   --->   "%lshr_ln82_30 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_26, i32 3, i32 12" [top.cpp:82]   --->   Operation 1962 'partselect' 'lshr_ln82_30' <Predicate = (icmp_ln81_31)> <Delay = 0.00>
ST_79 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln82_31 = zext i10 %lshr_ln82_30" [top.cpp:82]   --->   Operation 1963 'zext' 'zext_ln82_31' <Predicate = (icmp_ln81_31)> <Delay = 0.00>
ST_79 : Operation 1964 [1/1] (0.00ns)   --->   "%buf_16_addr_7 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_31" [top.cpp:82]   --->   Operation 1964 'getelementptr' 'buf_16_addr_7' <Predicate = (icmp_ln81_31)> <Delay = 0.00>
ST_79 : Operation 1965 [1/1] (0.00ns)   --->   "%buf_17_addr_7 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_31" [top.cpp:82]   --->   Operation 1965 'getelementptr' 'buf_17_addr_7' <Predicate = (icmp_ln81_31)> <Delay = 0.00>
ST_79 : Operation 1966 [1/1] (0.00ns)   --->   "%buf_18_addr_7 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_31" [top.cpp:82]   --->   Operation 1966 'getelementptr' 'buf_18_addr_7' <Predicate = (icmp_ln81_31)> <Delay = 0.00>
ST_79 : Operation 1967 [1/1] (0.00ns)   --->   "%buf_19_addr_7 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_31" [top.cpp:82]   --->   Operation 1967 'getelementptr' 'buf_19_addr_7' <Predicate = (icmp_ln81_31)> <Delay = 0.00>
ST_79 : Operation 1968 [1/1] (0.00ns)   --->   "%buf_20_addr_7 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_31" [top.cpp:82]   --->   Operation 1968 'getelementptr' 'buf_20_addr_7' <Predicate = (icmp_ln81_31)> <Delay = 0.00>
ST_79 : Operation 1969 [1/1] (0.00ns)   --->   "%buf_21_addr_7 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_31" [top.cpp:82]   --->   Operation 1969 'getelementptr' 'buf_21_addr_7' <Predicate = (icmp_ln81_31)> <Delay = 0.00>
ST_79 : Operation 1970 [1/1] (0.00ns)   --->   "%buf_22_addr_7 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_31" [top.cpp:82]   --->   Operation 1970 'getelementptr' 'buf_22_addr_7' <Predicate = (icmp_ln81_31)> <Delay = 0.00>
ST_79 : Operation 1971 [1/1] (0.00ns)   --->   "%buf_23_addr_7 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_31" [top.cpp:82]   --->   Operation 1971 'getelementptr' 'buf_23_addr_7' <Predicate = (icmp_ln81_31)> <Delay = 0.00>
ST_79 : Operation 1972 [1/1] (0.00ns)   --->   "%trunc_ln82_31 = trunc i16 %size2_9" [top.cpp:82]   --->   Operation 1972 'trunc' 'trunc_ln82_31' <Predicate = (icmp_ln81_31)> <Delay = 0.00>
ST_79 : Operation 1973 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_31, void %arrayidx.i659853.3.case.2, i3 5, void %arrayidx.i659853.3.case.0, i3 6, void %arrayidx.i659853.3.case.1, i3 4, void %arrayidx.i659853.3.case.7, i3 0, void %arrayidx.i659853.3.case.3, i3 1, void %arrayidx.i659853.3.case.4, i3 2, void %arrayidx.i659853.3.case.5, i3 3, void %arrayidx.i659853.3.case.6" [top.cpp:82]   --->   Operation 1973 'switch' 'switch_ln82' <Predicate = (icmp_ln81_31)> <Delay = 0.95>

State 80 <SV = 79> <Delay = 3.25>
ST_80 : Operation 1974 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_22_addr_7" [top.cpp:82]   --->   Operation 1974 'store' 'store_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_80 : Operation 1975 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.3.exit" [top.cpp:82]   --->   Operation 1975 'br' 'br_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 3)> <Delay = 0.00>
ST_80 : Operation 1976 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_21_addr_7" [top.cpp:82]   --->   Operation 1976 'store' 'store_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_80 : Operation 1977 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.3.exit" [top.cpp:82]   --->   Operation 1977 'br' 'br_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 2)> <Delay = 0.00>
ST_80 : Operation 1978 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_20_addr_7" [top.cpp:82]   --->   Operation 1978 'store' 'store_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_80 : Operation 1979 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.3.exit" [top.cpp:82]   --->   Operation 1979 'br' 'br_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 1)> <Delay = 0.00>
ST_80 : Operation 1980 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_19_addr_7" [top.cpp:82]   --->   Operation 1980 'store' 'store_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_80 : Operation 1981 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.3.exit" [top.cpp:82]   --->   Operation 1981 'br' 'br_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 0)> <Delay = 0.00>
ST_80 : Operation 1982 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_23_addr_7" [top.cpp:82]   --->   Operation 1982 'store' 'store_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_80 : Operation 1983 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.3.exit" [top.cpp:82]   --->   Operation 1983 'br' 'br_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 4)> <Delay = 0.00>
ST_80 : Operation 1984 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_17_addr_7" [top.cpp:82]   --->   Operation 1984 'store' 'store_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_80 : Operation 1985 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.3.exit" [top.cpp:82]   --->   Operation 1985 'br' 'br_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 6)> <Delay = 0.00>
ST_80 : Operation 1986 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_16_addr_7" [top.cpp:82]   --->   Operation 1986 'store' 'store_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_80 : Operation 1987 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.3.exit" [top.cpp:82]   --->   Operation 1987 'br' 'br_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 5)> <Delay = 0.00>
ST_80 : Operation 1988 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_18_addr_7" [top.cpp:82]   --->   Operation 1988 'store' 'store_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_80 : Operation 1989 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.3.exit" [top.cpp:82]   --->   Operation 1989 'br' 'br_ln82' <Predicate = (icmp_ln81_31 & trunc_ln82_31 == 7)> <Delay = 0.00>
ST_80 : Operation 1990 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i661.3" [top.cpp:82]   --->   Operation 1990 'br' 'br_ln82' <Predicate = (icmp_ln81_31)> <Delay = 0.00>
ST_80 : Operation 1991 [1/1] (2.42ns)   --->   "%icmp_ln81_32 = icmp_sgt  i16 %padding_size_4, i16 4" [top.cpp:81]   --->   Operation 1991 'icmp' 'icmp_ln81_32' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1992 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_32, void %if.end.i661.4, void %if.then.i660.4" [top.cpp:81]   --->   Operation 1992 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1993 [1/1] (1.67ns)   --->   "%add_ln82_27 = add i13 %trunc_ln163_2, i13 4" [top.cpp:82]   --->   Operation 1993 'add' 'add_ln82_27' <Predicate = (icmp_ln81_32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1994 [1/1] (0.00ns)   --->   "%lshr_ln82_31 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_27, i32 3, i32 12" [top.cpp:82]   --->   Operation 1994 'partselect' 'lshr_ln82_31' <Predicate = (icmp_ln81_32)> <Delay = 0.00>
ST_80 : Operation 1995 [1/1] (0.00ns)   --->   "%zext_ln82_32 = zext i10 %lshr_ln82_31" [top.cpp:82]   --->   Operation 1995 'zext' 'zext_ln82_32' <Predicate = (icmp_ln81_32)> <Delay = 0.00>
ST_80 : Operation 1996 [1/1] (0.00ns)   --->   "%buf_16_addr_8 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_32" [top.cpp:82]   --->   Operation 1996 'getelementptr' 'buf_16_addr_8' <Predicate = (icmp_ln81_32)> <Delay = 0.00>
ST_80 : Operation 1997 [1/1] (0.00ns)   --->   "%buf_17_addr_8 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_32" [top.cpp:82]   --->   Operation 1997 'getelementptr' 'buf_17_addr_8' <Predicate = (icmp_ln81_32)> <Delay = 0.00>
ST_80 : Operation 1998 [1/1] (0.00ns)   --->   "%buf_18_addr_8 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_32" [top.cpp:82]   --->   Operation 1998 'getelementptr' 'buf_18_addr_8' <Predicate = (icmp_ln81_32)> <Delay = 0.00>
ST_80 : Operation 1999 [1/1] (0.00ns)   --->   "%buf_19_addr_8 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_32" [top.cpp:82]   --->   Operation 1999 'getelementptr' 'buf_19_addr_8' <Predicate = (icmp_ln81_32)> <Delay = 0.00>
ST_80 : Operation 2000 [1/1] (0.00ns)   --->   "%buf_20_addr_8 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_32" [top.cpp:82]   --->   Operation 2000 'getelementptr' 'buf_20_addr_8' <Predicate = (icmp_ln81_32)> <Delay = 0.00>
ST_80 : Operation 2001 [1/1] (0.00ns)   --->   "%buf_21_addr_8 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_32" [top.cpp:82]   --->   Operation 2001 'getelementptr' 'buf_21_addr_8' <Predicate = (icmp_ln81_32)> <Delay = 0.00>
ST_80 : Operation 2002 [1/1] (0.00ns)   --->   "%buf_22_addr_8 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_32" [top.cpp:82]   --->   Operation 2002 'getelementptr' 'buf_22_addr_8' <Predicate = (icmp_ln81_32)> <Delay = 0.00>
ST_80 : Operation 2003 [1/1] (0.00ns)   --->   "%buf_23_addr_8 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_32" [top.cpp:82]   --->   Operation 2003 'getelementptr' 'buf_23_addr_8' <Predicate = (icmp_ln81_32)> <Delay = 0.00>
ST_80 : Operation 2004 [1/1] (0.00ns)   --->   "%trunc_ln82_32 = trunc i16 %size2_9" [top.cpp:82]   --->   Operation 2004 'trunc' 'trunc_ln82_32' <Predicate = (icmp_ln81_32)> <Delay = 0.00>
ST_80 : Operation 2005 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_32, void %arrayidx.i659853.4.case.3, i3 4, void %arrayidx.i659853.4.case.0, i3 5, void %arrayidx.i659853.4.case.1, i3 6, void %arrayidx.i659853.4.case.2, i3 3, void %arrayidx.i659853.4.case.7, i3 0, void %arrayidx.i659853.4.case.4, i3 1, void %arrayidx.i659853.4.case.5, i3 2, void %arrayidx.i659853.4.case.6" [top.cpp:82]   --->   Operation 2005 'switch' 'switch_ln82' <Predicate = (icmp_ln81_32)> <Delay = 0.95>

State 81 <SV = 80> <Delay = 3.25>
ST_81 : Operation 2006 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_22_addr_8" [top.cpp:82]   --->   Operation 2006 'store' 'store_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_81 : Operation 2007 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.4.exit" [top.cpp:82]   --->   Operation 2007 'br' 'br_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 2)> <Delay = 0.00>
ST_81 : Operation 2008 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_21_addr_8" [top.cpp:82]   --->   Operation 2008 'store' 'store_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_81 : Operation 2009 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.4.exit" [top.cpp:82]   --->   Operation 2009 'br' 'br_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 1)> <Delay = 0.00>
ST_81 : Operation 2010 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_20_addr_8" [top.cpp:82]   --->   Operation 2010 'store' 'store_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_81 : Operation 2011 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.4.exit" [top.cpp:82]   --->   Operation 2011 'br' 'br_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 0)> <Delay = 0.00>
ST_81 : Operation 2012 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_23_addr_8" [top.cpp:82]   --->   Operation 2012 'store' 'store_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_81 : Operation 2013 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.4.exit" [top.cpp:82]   --->   Operation 2013 'br' 'br_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 3)> <Delay = 0.00>
ST_81 : Operation 2014 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_18_addr_8" [top.cpp:82]   --->   Operation 2014 'store' 'store_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_81 : Operation 2015 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.4.exit" [top.cpp:82]   --->   Operation 2015 'br' 'br_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 6)> <Delay = 0.00>
ST_81 : Operation 2016 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_17_addr_8" [top.cpp:82]   --->   Operation 2016 'store' 'store_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_81 : Operation 2017 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.4.exit" [top.cpp:82]   --->   Operation 2017 'br' 'br_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 5)> <Delay = 0.00>
ST_81 : Operation 2018 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_16_addr_8" [top.cpp:82]   --->   Operation 2018 'store' 'store_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_81 : Operation 2019 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.4.exit" [top.cpp:82]   --->   Operation 2019 'br' 'br_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 4)> <Delay = 0.00>
ST_81 : Operation 2020 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_19_addr_8" [top.cpp:82]   --->   Operation 2020 'store' 'store_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_81 : Operation 2021 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.4.exit" [top.cpp:82]   --->   Operation 2021 'br' 'br_ln82' <Predicate = (icmp_ln81_32 & trunc_ln82_32 == 7)> <Delay = 0.00>
ST_81 : Operation 2022 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i661.4" [top.cpp:82]   --->   Operation 2022 'br' 'br_ln82' <Predicate = (icmp_ln81_32)> <Delay = 0.00>
ST_81 : Operation 2023 [1/1] (2.42ns)   --->   "%icmp_ln81_33 = icmp_sgt  i16 %padding_size_4, i16 5" [top.cpp:81]   --->   Operation 2023 'icmp' 'icmp_ln81_33' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2024 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_33, void %if.end.i661.5, void %if.then.i660.5" [top.cpp:81]   --->   Operation 2024 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2025 [1/1] (1.67ns)   --->   "%add_ln82_28 = add i13 %trunc_ln163_2, i13 5" [top.cpp:82]   --->   Operation 2025 'add' 'add_ln82_28' <Predicate = (icmp_ln81_33)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2026 [1/1] (0.00ns)   --->   "%lshr_ln82_32 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_28, i32 3, i32 12" [top.cpp:82]   --->   Operation 2026 'partselect' 'lshr_ln82_32' <Predicate = (icmp_ln81_33)> <Delay = 0.00>
ST_81 : Operation 2027 [1/1] (0.00ns)   --->   "%zext_ln82_33 = zext i10 %lshr_ln82_32" [top.cpp:82]   --->   Operation 2027 'zext' 'zext_ln82_33' <Predicate = (icmp_ln81_33)> <Delay = 0.00>
ST_81 : Operation 2028 [1/1] (0.00ns)   --->   "%buf_16_addr_9 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_33" [top.cpp:82]   --->   Operation 2028 'getelementptr' 'buf_16_addr_9' <Predicate = (icmp_ln81_33)> <Delay = 0.00>
ST_81 : Operation 2029 [1/1] (0.00ns)   --->   "%buf_17_addr_9 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_33" [top.cpp:82]   --->   Operation 2029 'getelementptr' 'buf_17_addr_9' <Predicate = (icmp_ln81_33)> <Delay = 0.00>
ST_81 : Operation 2030 [1/1] (0.00ns)   --->   "%buf_18_addr_9 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_33" [top.cpp:82]   --->   Operation 2030 'getelementptr' 'buf_18_addr_9' <Predicate = (icmp_ln81_33)> <Delay = 0.00>
ST_81 : Operation 2031 [1/1] (0.00ns)   --->   "%buf_19_addr_9 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_33" [top.cpp:82]   --->   Operation 2031 'getelementptr' 'buf_19_addr_9' <Predicate = (icmp_ln81_33)> <Delay = 0.00>
ST_81 : Operation 2032 [1/1] (0.00ns)   --->   "%buf_20_addr_9 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_33" [top.cpp:82]   --->   Operation 2032 'getelementptr' 'buf_20_addr_9' <Predicate = (icmp_ln81_33)> <Delay = 0.00>
ST_81 : Operation 2033 [1/1] (0.00ns)   --->   "%buf_21_addr_9 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_33" [top.cpp:82]   --->   Operation 2033 'getelementptr' 'buf_21_addr_9' <Predicate = (icmp_ln81_33)> <Delay = 0.00>
ST_81 : Operation 2034 [1/1] (0.00ns)   --->   "%buf_22_addr_9 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_33" [top.cpp:82]   --->   Operation 2034 'getelementptr' 'buf_22_addr_9' <Predicate = (icmp_ln81_33)> <Delay = 0.00>
ST_81 : Operation 2035 [1/1] (0.00ns)   --->   "%buf_23_addr_9 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_33" [top.cpp:82]   --->   Operation 2035 'getelementptr' 'buf_23_addr_9' <Predicate = (icmp_ln81_33)> <Delay = 0.00>
ST_81 : Operation 2036 [1/1] (0.00ns)   --->   "%trunc_ln82_33 = trunc i16 %size2_9" [top.cpp:82]   --->   Operation 2036 'trunc' 'trunc_ln82_33' <Predicate = (icmp_ln81_33)> <Delay = 0.00>
ST_81 : Operation 2037 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_33, void %arrayidx.i659853.5.case.4, i3 3, void %arrayidx.i659853.5.case.0, i3 4, void %arrayidx.i659853.5.case.1, i3 5, void %arrayidx.i659853.5.case.2, i3 6, void %arrayidx.i659853.5.case.3, i3 2, void %arrayidx.i659853.5.case.7, i3 0, void %arrayidx.i659853.5.case.5, i3 1, void %arrayidx.i659853.5.case.6" [top.cpp:82]   --->   Operation 2037 'switch' 'switch_ln82' <Predicate = (icmp_ln81_33)> <Delay = 0.95>

State 82 <SV = 81> <Delay = 3.25>
ST_82 : Operation 2038 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_22_addr_9" [top.cpp:82]   --->   Operation 2038 'store' 'store_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_82 : Operation 2039 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.5.exit" [top.cpp:82]   --->   Operation 2039 'br' 'br_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 1)> <Delay = 0.00>
ST_82 : Operation 2040 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_21_addr_9" [top.cpp:82]   --->   Operation 2040 'store' 'store_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_82 : Operation 2041 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.5.exit" [top.cpp:82]   --->   Operation 2041 'br' 'br_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 0)> <Delay = 0.00>
ST_82 : Operation 2042 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_23_addr_9" [top.cpp:82]   --->   Operation 2042 'store' 'store_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_82 : Operation 2043 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.5.exit" [top.cpp:82]   --->   Operation 2043 'br' 'br_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 2)> <Delay = 0.00>
ST_82 : Operation 2044 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_19_addr_9" [top.cpp:82]   --->   Operation 2044 'store' 'store_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_82 : Operation 2045 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.5.exit" [top.cpp:82]   --->   Operation 2045 'br' 'br_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 6)> <Delay = 0.00>
ST_82 : Operation 2046 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_18_addr_9" [top.cpp:82]   --->   Operation 2046 'store' 'store_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_82 : Operation 2047 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.5.exit" [top.cpp:82]   --->   Operation 2047 'br' 'br_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 5)> <Delay = 0.00>
ST_82 : Operation 2048 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_17_addr_9" [top.cpp:82]   --->   Operation 2048 'store' 'store_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_82 : Operation 2049 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.5.exit" [top.cpp:82]   --->   Operation 2049 'br' 'br_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 4)> <Delay = 0.00>
ST_82 : Operation 2050 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_16_addr_9" [top.cpp:82]   --->   Operation 2050 'store' 'store_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_82 : Operation 2051 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.5.exit" [top.cpp:82]   --->   Operation 2051 'br' 'br_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 3)> <Delay = 0.00>
ST_82 : Operation 2052 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_20_addr_9" [top.cpp:82]   --->   Operation 2052 'store' 'store_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_82 : Operation 2053 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.5.exit" [top.cpp:82]   --->   Operation 2053 'br' 'br_ln82' <Predicate = (icmp_ln81_33 & trunc_ln82_33 == 7)> <Delay = 0.00>
ST_82 : Operation 2054 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i661.5" [top.cpp:82]   --->   Operation 2054 'br' 'br_ln82' <Predicate = (icmp_ln81_33)> <Delay = 0.00>
ST_82 : Operation 2055 [1/1] (2.42ns)   --->   "%icmp_ln81_34 = icmp_sgt  i16 %padding_size_4, i16 6" [top.cpp:81]   --->   Operation 2055 'icmp' 'icmp_ln81_34' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2056 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_34, void %if.end.i661.6, void %if.then.i660.6" [top.cpp:81]   --->   Operation 2056 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2057 [1/1] (1.67ns)   --->   "%add_ln82_29 = add i13 %trunc_ln163_2, i13 6" [top.cpp:82]   --->   Operation 2057 'add' 'add_ln82_29' <Predicate = (icmp_ln81_34)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2058 [1/1] (0.00ns)   --->   "%lshr_ln82_33 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_29, i32 3, i32 12" [top.cpp:82]   --->   Operation 2058 'partselect' 'lshr_ln82_33' <Predicate = (icmp_ln81_34)> <Delay = 0.00>
ST_82 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln82_34 = zext i10 %lshr_ln82_33" [top.cpp:82]   --->   Operation 2059 'zext' 'zext_ln82_34' <Predicate = (icmp_ln81_34)> <Delay = 0.00>
ST_82 : Operation 2060 [1/1] (0.00ns)   --->   "%buf_16_addr_10 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_34" [top.cpp:82]   --->   Operation 2060 'getelementptr' 'buf_16_addr_10' <Predicate = (icmp_ln81_34)> <Delay = 0.00>
ST_82 : Operation 2061 [1/1] (0.00ns)   --->   "%buf_17_addr_10 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_34" [top.cpp:82]   --->   Operation 2061 'getelementptr' 'buf_17_addr_10' <Predicate = (icmp_ln81_34)> <Delay = 0.00>
ST_82 : Operation 2062 [1/1] (0.00ns)   --->   "%buf_18_addr_10 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_34" [top.cpp:82]   --->   Operation 2062 'getelementptr' 'buf_18_addr_10' <Predicate = (icmp_ln81_34)> <Delay = 0.00>
ST_82 : Operation 2063 [1/1] (0.00ns)   --->   "%buf_19_addr_10 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_34" [top.cpp:82]   --->   Operation 2063 'getelementptr' 'buf_19_addr_10' <Predicate = (icmp_ln81_34)> <Delay = 0.00>
ST_82 : Operation 2064 [1/1] (0.00ns)   --->   "%buf_20_addr_10 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_34" [top.cpp:82]   --->   Operation 2064 'getelementptr' 'buf_20_addr_10' <Predicate = (icmp_ln81_34)> <Delay = 0.00>
ST_82 : Operation 2065 [1/1] (0.00ns)   --->   "%buf_21_addr_10 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_34" [top.cpp:82]   --->   Operation 2065 'getelementptr' 'buf_21_addr_10' <Predicate = (icmp_ln81_34)> <Delay = 0.00>
ST_82 : Operation 2066 [1/1] (0.00ns)   --->   "%buf_22_addr_10 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_34" [top.cpp:82]   --->   Operation 2066 'getelementptr' 'buf_22_addr_10' <Predicate = (icmp_ln81_34)> <Delay = 0.00>
ST_82 : Operation 2067 [1/1] (0.00ns)   --->   "%buf_23_addr_10 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_34" [top.cpp:82]   --->   Operation 2067 'getelementptr' 'buf_23_addr_10' <Predicate = (icmp_ln81_34)> <Delay = 0.00>
ST_82 : Operation 2068 [1/1] (0.00ns)   --->   "%trunc_ln82_34 = trunc i16 %size2_9" [top.cpp:82]   --->   Operation 2068 'trunc' 'trunc_ln82_34' <Predicate = (icmp_ln81_34)> <Delay = 0.00>
ST_82 : Operation 2069 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_34, void %arrayidx.i659853.6.case.5, i3 2, void %arrayidx.i659853.6.case.0, i3 3, void %arrayidx.i659853.6.case.1, i3 4, void %arrayidx.i659853.6.case.2, i3 5, void %arrayidx.i659853.6.case.3, i3 6, void %arrayidx.i659853.6.case.4, i3 1, void %arrayidx.i659853.6.case.7, i3 0, void %arrayidx.i659853.6.case.6" [top.cpp:82]   --->   Operation 2069 'switch' 'switch_ln82' <Predicate = (icmp_ln81_34)> <Delay = 0.95>

State 83 <SV = 82> <Delay = 4.45>
ST_83 : Operation 2070 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_22_addr_10" [top.cpp:82]   --->   Operation 2070 'store' 'store_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_83 : Operation 2071 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.6.exit" [top.cpp:82]   --->   Operation 2071 'br' 'br_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 0)> <Delay = 0.00>
ST_83 : Operation 2072 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_23_addr_10" [top.cpp:82]   --->   Operation 2072 'store' 'store_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_83 : Operation 2073 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.6.exit" [top.cpp:82]   --->   Operation 2073 'br' 'br_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 1)> <Delay = 0.00>
ST_83 : Operation 2074 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_20_addr_10" [top.cpp:82]   --->   Operation 2074 'store' 'store_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_83 : Operation 2075 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.6.exit" [top.cpp:82]   --->   Operation 2075 'br' 'br_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 6)> <Delay = 0.00>
ST_83 : Operation 2076 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_19_addr_10" [top.cpp:82]   --->   Operation 2076 'store' 'store_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_83 : Operation 2077 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.6.exit" [top.cpp:82]   --->   Operation 2077 'br' 'br_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 5)> <Delay = 0.00>
ST_83 : Operation 2078 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_18_addr_10" [top.cpp:82]   --->   Operation 2078 'store' 'store_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_83 : Operation 2079 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.6.exit" [top.cpp:82]   --->   Operation 2079 'br' 'br_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 4)> <Delay = 0.00>
ST_83 : Operation 2080 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_17_addr_10" [top.cpp:82]   --->   Operation 2080 'store' 'store_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_83 : Operation 2081 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.6.exit" [top.cpp:82]   --->   Operation 2081 'br' 'br_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 3)> <Delay = 0.00>
ST_83 : Operation 2082 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_16_addr_10" [top.cpp:82]   --->   Operation 2082 'store' 'store_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_83 : Operation 2083 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.6.exit" [top.cpp:82]   --->   Operation 2083 'br' 'br_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 2)> <Delay = 0.00>
ST_83 : Operation 2084 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_21_addr_10" [top.cpp:82]   --->   Operation 2084 'store' 'store_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_83 : Operation 2085 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i659853.6.exit" [top.cpp:82]   --->   Operation 2085 'br' 'br_ln82' <Predicate = (icmp_ln81_34 & trunc_ln82_34 == 7)> <Delay = 0.00>
ST_83 : Operation 2086 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i661.6" [top.cpp:82]   --->   Operation 2086 'br' 'br_ln82' <Predicate = (icmp_ln81_34)> <Delay = 0.00>
ST_83 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln75_5 = sext i16 %val_size2_3_loc_load" [top.cpp:75]   --->   Operation 2087 'sext' 'sext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2088 [1/1] (2.07ns)   --->   "%add_ln75_5 = add i17 %sext_ln75_5, i17 7" [top.cpp:75]   --->   Operation 2088 'add' 'add_ln75_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2089 [1/1] (2.07ns)   --->   "%add_ln75_17 = add i16 %val_size2_3_loc_load, i16 7" [top.cpp:75]   --->   Operation 2089 'add' 'add_ln75_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_5, i32 16" [top.cpp:75]   --->   Operation 2090 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2091 [1/1] (2.07ns)   --->   "%sub_ln75_15 = sub i16 65529, i16 %val_size2_3_loc_load" [top.cpp:75]   --->   Operation 2091 'sub' 'sub_ln75_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln75_s = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_15, i32 3, i32 15" [top.cpp:75]   --->   Operation 2092 'partselect' 'trunc_ln75_s' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2093 [1/1] (1.67ns)   --->   "%sub_ln75_16 = sub i13 0, i13 %trunc_ln75_s" [top.cpp:75]   --->   Operation 2093 'sub' 'sub_ln75_16' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2094 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_17, i32 3, i32 15" [top.cpp:75]   --->   Operation 2094 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2095 [1/1] (0.69ns)   --->   "%select_ln75_5 = select i1 %tmp_37, i13 %sub_ln75_16, i13 %tmp_4" [top.cpp:75]   --->   Operation 2095 'select' 'select_ln75_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.50>
ST_84 : Operation 2096 [1/1] (0.00ns)   --->   "%val_size2_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_5, i3 0" [top.cpp:75]   --->   Operation 2096 'bitconcatenate' 'val_size2_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2097 [1/1] (2.07ns)   --->   "%padding_size_5 = sub i16 %val_size2_1, i16 %val_size2_3_loc_load" [top.cpp:75]   --->   Operation 2097 'sub' 'padding_size_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2098 [1/1] (2.42ns)   --->   "%icmp_ln81_35 = icmp_sgt  i16 %padding_size_5, i16 0" [top.cpp:81]   --->   Operation 2098 'icmp' 'icmp_ln81_35' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2099 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_35, void %if.end.i687, void %if.then.i686" [top.cpp:81]   --->   Operation 2099 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 85 <SV = 84> <Delay = 3.25>
ST_85 : Operation 2100 [1/1] (0.00ns)   --->   "%lshr_ln82_34 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %val_size2_3_loc_load, i32 3, i32 14" [top.cpp:82]   --->   Operation 2100 'partselect' 'lshr_ln82_34' <Predicate = (icmp_ln81_35)> <Delay = 0.00>
ST_85 : Operation 2101 [1/1] (0.00ns)   --->   "%zext_ln82_35 = zext i12 %lshr_ln82_34" [top.cpp:82]   --->   Operation 2101 'zext' 'zext_ln82_35' <Predicate = (icmp_ln81_35)> <Delay = 0.00>
ST_85 : Operation 2102 [1/1] (0.00ns)   --->   "%buf_64_addr = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_35" [top.cpp:82]   --->   Operation 2102 'getelementptr' 'buf_64_addr' <Predicate = (icmp_ln81_35)> <Delay = 0.00>
ST_85 : Operation 2103 [1/1] (0.00ns)   --->   "%buf_65_addr = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_35" [top.cpp:82]   --->   Operation 2103 'getelementptr' 'buf_65_addr' <Predicate = (icmp_ln81_35)> <Delay = 0.00>
ST_85 : Operation 2104 [1/1] (0.00ns)   --->   "%buf_66_addr = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_35" [top.cpp:82]   --->   Operation 2104 'getelementptr' 'buf_66_addr' <Predicate = (icmp_ln81_35)> <Delay = 0.00>
ST_85 : Operation 2105 [1/1] (0.00ns)   --->   "%buf_67_addr = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_35" [top.cpp:82]   --->   Operation 2105 'getelementptr' 'buf_67_addr' <Predicate = (icmp_ln81_35)> <Delay = 0.00>
ST_85 : Operation 2106 [1/1] (0.00ns)   --->   "%buf_68_addr = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_35" [top.cpp:82]   --->   Operation 2106 'getelementptr' 'buf_68_addr' <Predicate = (icmp_ln81_35)> <Delay = 0.00>
ST_85 : Operation 2107 [1/1] (0.00ns)   --->   "%buf_69_addr = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_35" [top.cpp:82]   --->   Operation 2107 'getelementptr' 'buf_69_addr' <Predicate = (icmp_ln81_35)> <Delay = 0.00>
ST_85 : Operation 2108 [1/1] (0.00ns)   --->   "%buf_70_addr = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_35" [top.cpp:82]   --->   Operation 2108 'getelementptr' 'buf_70_addr' <Predicate = (icmp_ln81_35)> <Delay = 0.00>
ST_85 : Operation 2109 [1/1] (0.00ns)   --->   "%buf_71_addr = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_35" [top.cpp:82]   --->   Operation 2109 'getelementptr' 'buf_71_addr' <Predicate = (icmp_ln81_35)> <Delay = 0.00>
ST_85 : Operation 2110 [1/1] (0.00ns)   --->   "%trunc_ln82_35 = trunc i16 %val_size2_3_loc_load" [top.cpp:82]   --->   Operation 2110 'trunc' 'trunc_ln82_35' <Predicate = (icmp_ln81_35)> <Delay = 0.00>
ST_85 : Operation 2111 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_35, void %arrayidx.i685852.case.7, i3 0, void %arrayidx.i685852.case.0, i3 1, void %arrayidx.i685852.case.1, i3 2, void %arrayidx.i685852.case.2, i3 3, void %arrayidx.i685852.case.3, i3 4, void %arrayidx.i685852.case.4, i3 5, void %arrayidx.i685852.case.5, i3 6, void %arrayidx.i685852.case.6" [top.cpp:82]   --->   Operation 2111 'switch' 'switch_ln82' <Predicate = (icmp_ln81_35)> <Delay = 0.95>
ST_85 : Operation 2112 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_70_addr" [top.cpp:82]   --->   Operation 2112 'store' 'store_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_85 : Operation 2113 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.exit" [top.cpp:82]   --->   Operation 2113 'br' 'br_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 6)> <Delay = 0.00>
ST_85 : Operation 2114 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_69_addr" [top.cpp:82]   --->   Operation 2114 'store' 'store_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_85 : Operation 2115 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.exit" [top.cpp:82]   --->   Operation 2115 'br' 'br_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 5)> <Delay = 0.00>
ST_85 : Operation 2116 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_68_addr" [top.cpp:82]   --->   Operation 2116 'store' 'store_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_85 : Operation 2117 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.exit" [top.cpp:82]   --->   Operation 2117 'br' 'br_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 4)> <Delay = 0.00>
ST_85 : Operation 2118 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_67_addr" [top.cpp:82]   --->   Operation 2118 'store' 'store_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_85 : Operation 2119 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.exit" [top.cpp:82]   --->   Operation 2119 'br' 'br_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 3)> <Delay = 0.00>
ST_85 : Operation 2120 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_66_addr" [top.cpp:82]   --->   Operation 2120 'store' 'store_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_85 : Operation 2121 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.exit" [top.cpp:82]   --->   Operation 2121 'br' 'br_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 2)> <Delay = 0.00>
ST_85 : Operation 2122 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_65_addr" [top.cpp:82]   --->   Operation 2122 'store' 'store_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_85 : Operation 2123 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.exit" [top.cpp:82]   --->   Operation 2123 'br' 'br_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 1)> <Delay = 0.00>
ST_85 : Operation 2124 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_64_addr" [top.cpp:82]   --->   Operation 2124 'store' 'store_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_85 : Operation 2125 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.exit" [top.cpp:82]   --->   Operation 2125 'br' 'br_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 0)> <Delay = 0.00>
ST_85 : Operation 2126 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_71_addr" [top.cpp:82]   --->   Operation 2126 'store' 'store_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_85 : Operation 2127 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.exit" [top.cpp:82]   --->   Operation 2127 'br' 'br_ln82' <Predicate = (icmp_ln81_35 & trunc_ln82_35 == 7)> <Delay = 0.00>
ST_85 : Operation 2128 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i687" [top.cpp:82]   --->   Operation 2128 'br' 'br_ln82' <Predicate = (icmp_ln81_35)> <Delay = 0.00>
ST_85 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_5, i32 1, i32 15" [top.cpp:81]   --->   Operation 2129 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2130 [1/1] (2.31ns)   --->   "%icmp_ln81_36 = icmp_sgt  i15 %tmp_38, i15 0" [top.cpp:81]   --->   Operation 2130 'icmp' 'icmp_ln81_36' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2131 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_36, void %if.end.i687.1, void %if.then.i686.1" [top.cpp:81]   --->   Operation 2131 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2132 [1/1] (1.94ns)   --->   "%add_ln82_30 = add i15 %trunc_ln171_4_loc_load, i15 1" [top.cpp:82]   --->   Operation 2132 'add' 'add_ln82_30' <Predicate = (icmp_ln81_36)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2133 [1/1] (0.00ns)   --->   "%lshr_ln82_35 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_30, i32 3, i32 14" [top.cpp:82]   --->   Operation 2133 'partselect' 'lshr_ln82_35' <Predicate = (icmp_ln81_36)> <Delay = 0.00>
ST_85 : Operation 2134 [1/1] (0.00ns)   --->   "%zext_ln82_36 = zext i12 %lshr_ln82_35" [top.cpp:82]   --->   Operation 2134 'zext' 'zext_ln82_36' <Predicate = (icmp_ln81_36)> <Delay = 0.00>
ST_85 : Operation 2135 [1/1] (0.00ns)   --->   "%buf_64_addr_1 = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_36" [top.cpp:82]   --->   Operation 2135 'getelementptr' 'buf_64_addr_1' <Predicate = (icmp_ln81_36)> <Delay = 0.00>
ST_85 : Operation 2136 [1/1] (0.00ns)   --->   "%buf_65_addr_1 = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_36" [top.cpp:82]   --->   Operation 2136 'getelementptr' 'buf_65_addr_1' <Predicate = (icmp_ln81_36)> <Delay = 0.00>
ST_85 : Operation 2137 [1/1] (0.00ns)   --->   "%buf_66_addr_1 = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_36" [top.cpp:82]   --->   Operation 2137 'getelementptr' 'buf_66_addr_1' <Predicate = (icmp_ln81_36)> <Delay = 0.00>
ST_85 : Operation 2138 [1/1] (0.00ns)   --->   "%buf_67_addr_1 = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_36" [top.cpp:82]   --->   Operation 2138 'getelementptr' 'buf_67_addr_1' <Predicate = (icmp_ln81_36)> <Delay = 0.00>
ST_85 : Operation 2139 [1/1] (0.00ns)   --->   "%buf_68_addr_1 = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_36" [top.cpp:82]   --->   Operation 2139 'getelementptr' 'buf_68_addr_1' <Predicate = (icmp_ln81_36)> <Delay = 0.00>
ST_85 : Operation 2140 [1/1] (0.00ns)   --->   "%buf_69_addr_1 = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_36" [top.cpp:82]   --->   Operation 2140 'getelementptr' 'buf_69_addr_1' <Predicate = (icmp_ln81_36)> <Delay = 0.00>
ST_85 : Operation 2141 [1/1] (0.00ns)   --->   "%buf_70_addr_1 = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_36" [top.cpp:82]   --->   Operation 2141 'getelementptr' 'buf_70_addr_1' <Predicate = (icmp_ln81_36)> <Delay = 0.00>
ST_85 : Operation 2142 [1/1] (0.00ns)   --->   "%buf_71_addr_1 = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_36" [top.cpp:82]   --->   Operation 2142 'getelementptr' 'buf_71_addr_1' <Predicate = (icmp_ln81_36)> <Delay = 0.00>
ST_85 : Operation 2143 [1/1] (0.00ns)   --->   "%trunc_ln82_36 = trunc i16 %val_size2_3_loc_load" [top.cpp:82]   --->   Operation 2143 'trunc' 'trunc_ln82_36' <Predicate = (icmp_ln81_36)> <Delay = 0.00>
ST_85 : Operation 2144 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_36, void %arrayidx.i685852.1.case.0, i3 6, void %arrayidx.i685852.1.case.7, i3 0, void %arrayidx.i685852.1.case.1, i3 1, void %arrayidx.i685852.1.case.2, i3 2, void %arrayidx.i685852.1.case.3, i3 3, void %arrayidx.i685852.1.case.4, i3 4, void %arrayidx.i685852.1.case.5, i3 5, void %arrayidx.i685852.1.case.6" [top.cpp:82]   --->   Operation 2144 'switch' 'switch_ln82' <Predicate = (icmp_ln81_36)> <Delay = 0.95>

State 86 <SV = 85> <Delay = 3.25>
ST_86 : Operation 2145 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_70_addr_1" [top.cpp:82]   --->   Operation 2145 'store' 'store_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_86 : Operation 2146 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.1.exit" [top.cpp:82]   --->   Operation 2146 'br' 'br_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 5)> <Delay = 0.00>
ST_86 : Operation 2147 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_69_addr_1" [top.cpp:82]   --->   Operation 2147 'store' 'store_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_86 : Operation 2148 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.1.exit" [top.cpp:82]   --->   Operation 2148 'br' 'br_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 4)> <Delay = 0.00>
ST_86 : Operation 2149 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_68_addr_1" [top.cpp:82]   --->   Operation 2149 'store' 'store_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_86 : Operation 2150 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.1.exit" [top.cpp:82]   --->   Operation 2150 'br' 'br_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 3)> <Delay = 0.00>
ST_86 : Operation 2151 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_67_addr_1" [top.cpp:82]   --->   Operation 2151 'store' 'store_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_86 : Operation 2152 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.1.exit" [top.cpp:82]   --->   Operation 2152 'br' 'br_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 2)> <Delay = 0.00>
ST_86 : Operation 2153 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_66_addr_1" [top.cpp:82]   --->   Operation 2153 'store' 'store_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_86 : Operation 2154 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.1.exit" [top.cpp:82]   --->   Operation 2154 'br' 'br_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 1)> <Delay = 0.00>
ST_86 : Operation 2155 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_65_addr_1" [top.cpp:82]   --->   Operation 2155 'store' 'store_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_86 : Operation 2156 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.1.exit" [top.cpp:82]   --->   Operation 2156 'br' 'br_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 0)> <Delay = 0.00>
ST_86 : Operation 2157 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_71_addr_1" [top.cpp:82]   --->   Operation 2157 'store' 'store_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_86 : Operation 2158 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.1.exit" [top.cpp:82]   --->   Operation 2158 'br' 'br_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 6)> <Delay = 0.00>
ST_86 : Operation 2159 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_64_addr_1" [top.cpp:82]   --->   Operation 2159 'store' 'store_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_86 : Operation 2160 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.1.exit" [top.cpp:82]   --->   Operation 2160 'br' 'br_ln82' <Predicate = (icmp_ln81_36 & trunc_ln82_36 == 7)> <Delay = 0.00>
ST_86 : Operation 2161 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i687.1" [top.cpp:82]   --->   Operation 2161 'br' 'br_ln82' <Predicate = (icmp_ln81_36)> <Delay = 0.00>
ST_86 : Operation 2162 [1/1] (2.42ns)   --->   "%icmp_ln81_37 = icmp_sgt  i16 %padding_size_5, i16 2" [top.cpp:81]   --->   Operation 2162 'icmp' 'icmp_ln81_37' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2163 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_37, void %if.end.i687.2, void %if.then.i686.2" [top.cpp:81]   --->   Operation 2163 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2164 [1/1] (1.94ns)   --->   "%add_ln82_31 = add i15 %trunc_ln171_4_loc_load, i15 2" [top.cpp:82]   --->   Operation 2164 'add' 'add_ln82_31' <Predicate = (icmp_ln81_37)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2165 [1/1] (0.00ns)   --->   "%lshr_ln82_36 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_31, i32 3, i32 14" [top.cpp:82]   --->   Operation 2165 'partselect' 'lshr_ln82_36' <Predicate = (icmp_ln81_37)> <Delay = 0.00>
ST_86 : Operation 2166 [1/1] (0.00ns)   --->   "%zext_ln82_37 = zext i12 %lshr_ln82_36" [top.cpp:82]   --->   Operation 2166 'zext' 'zext_ln82_37' <Predicate = (icmp_ln81_37)> <Delay = 0.00>
ST_86 : Operation 2167 [1/1] (0.00ns)   --->   "%buf_64_addr_2 = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_37" [top.cpp:82]   --->   Operation 2167 'getelementptr' 'buf_64_addr_2' <Predicate = (icmp_ln81_37)> <Delay = 0.00>
ST_86 : Operation 2168 [1/1] (0.00ns)   --->   "%buf_65_addr_2 = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_37" [top.cpp:82]   --->   Operation 2168 'getelementptr' 'buf_65_addr_2' <Predicate = (icmp_ln81_37)> <Delay = 0.00>
ST_86 : Operation 2169 [1/1] (0.00ns)   --->   "%buf_66_addr_2 = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_37" [top.cpp:82]   --->   Operation 2169 'getelementptr' 'buf_66_addr_2' <Predicate = (icmp_ln81_37)> <Delay = 0.00>
ST_86 : Operation 2170 [1/1] (0.00ns)   --->   "%buf_67_addr_2 = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_37" [top.cpp:82]   --->   Operation 2170 'getelementptr' 'buf_67_addr_2' <Predicate = (icmp_ln81_37)> <Delay = 0.00>
ST_86 : Operation 2171 [1/1] (0.00ns)   --->   "%buf_68_addr_2 = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_37" [top.cpp:82]   --->   Operation 2171 'getelementptr' 'buf_68_addr_2' <Predicate = (icmp_ln81_37)> <Delay = 0.00>
ST_86 : Operation 2172 [1/1] (0.00ns)   --->   "%buf_69_addr_2 = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_37" [top.cpp:82]   --->   Operation 2172 'getelementptr' 'buf_69_addr_2' <Predicate = (icmp_ln81_37)> <Delay = 0.00>
ST_86 : Operation 2173 [1/1] (0.00ns)   --->   "%buf_70_addr_2 = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_37" [top.cpp:82]   --->   Operation 2173 'getelementptr' 'buf_70_addr_2' <Predicate = (icmp_ln81_37)> <Delay = 0.00>
ST_86 : Operation 2174 [1/1] (0.00ns)   --->   "%buf_71_addr_2 = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_37" [top.cpp:82]   --->   Operation 2174 'getelementptr' 'buf_71_addr_2' <Predicate = (icmp_ln81_37)> <Delay = 0.00>
ST_86 : Operation 2175 [1/1] (0.00ns)   --->   "%trunc_ln82_37 = trunc i16 %val_size2_3_loc_load" [top.cpp:82]   --->   Operation 2175 'trunc' 'trunc_ln82_37' <Predicate = (icmp_ln81_37)> <Delay = 0.00>
ST_86 : Operation 2176 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_37, void %arrayidx.i685852.2.case.1, i3 6, void %arrayidx.i685852.2.case.0, i3 5, void %arrayidx.i685852.2.case.7, i3 0, void %arrayidx.i685852.2.case.2, i3 1, void %arrayidx.i685852.2.case.3, i3 2, void %arrayidx.i685852.2.case.4, i3 3, void %arrayidx.i685852.2.case.5, i3 4, void %arrayidx.i685852.2.case.6" [top.cpp:82]   --->   Operation 2176 'switch' 'switch_ln82' <Predicate = (icmp_ln81_37)> <Delay = 0.95>

State 87 <SV = 86> <Delay = 3.25>
ST_87 : Operation 2177 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_70_addr_2" [top.cpp:82]   --->   Operation 2177 'store' 'store_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_87 : Operation 2178 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.2.exit" [top.cpp:82]   --->   Operation 2178 'br' 'br_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 4)> <Delay = 0.00>
ST_87 : Operation 2179 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_69_addr_2" [top.cpp:82]   --->   Operation 2179 'store' 'store_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_87 : Operation 2180 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.2.exit" [top.cpp:82]   --->   Operation 2180 'br' 'br_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 3)> <Delay = 0.00>
ST_87 : Operation 2181 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_68_addr_2" [top.cpp:82]   --->   Operation 2181 'store' 'store_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_87 : Operation 2182 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.2.exit" [top.cpp:82]   --->   Operation 2182 'br' 'br_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 2)> <Delay = 0.00>
ST_87 : Operation 2183 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_67_addr_2" [top.cpp:82]   --->   Operation 2183 'store' 'store_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_87 : Operation 2184 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.2.exit" [top.cpp:82]   --->   Operation 2184 'br' 'br_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 1)> <Delay = 0.00>
ST_87 : Operation 2185 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_66_addr_2" [top.cpp:82]   --->   Operation 2185 'store' 'store_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_87 : Operation 2186 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.2.exit" [top.cpp:82]   --->   Operation 2186 'br' 'br_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 0)> <Delay = 0.00>
ST_87 : Operation 2187 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_71_addr_2" [top.cpp:82]   --->   Operation 2187 'store' 'store_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_87 : Operation 2188 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.2.exit" [top.cpp:82]   --->   Operation 2188 'br' 'br_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 5)> <Delay = 0.00>
ST_87 : Operation 2189 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_64_addr_2" [top.cpp:82]   --->   Operation 2189 'store' 'store_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_87 : Operation 2190 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.2.exit" [top.cpp:82]   --->   Operation 2190 'br' 'br_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 6)> <Delay = 0.00>
ST_87 : Operation 2191 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_65_addr_2" [top.cpp:82]   --->   Operation 2191 'store' 'store_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_87 : Operation 2192 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.2.exit" [top.cpp:82]   --->   Operation 2192 'br' 'br_ln82' <Predicate = (icmp_ln81_37 & trunc_ln82_37 == 7)> <Delay = 0.00>
ST_87 : Operation 2193 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i687.2" [top.cpp:82]   --->   Operation 2193 'br' 'br_ln82' <Predicate = (icmp_ln81_37)> <Delay = 0.00>
ST_87 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_5, i32 2, i32 15" [top.cpp:81]   --->   Operation 2194 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2195 [1/1] (2.20ns)   --->   "%icmp_ln81_38 = icmp_sgt  i14 %tmp_39, i14 0" [top.cpp:81]   --->   Operation 2195 'icmp' 'icmp_ln81_38' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2196 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_38, void %if.end.i687.3, void %if.then.i686.3" [top.cpp:81]   --->   Operation 2196 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2197 [1/1] (1.94ns)   --->   "%add_ln82_32 = add i15 %trunc_ln171_4_loc_load, i15 3" [top.cpp:82]   --->   Operation 2197 'add' 'add_ln82_32' <Predicate = (icmp_ln81_38)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2198 [1/1] (0.00ns)   --->   "%lshr_ln82_37 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_32, i32 3, i32 14" [top.cpp:82]   --->   Operation 2198 'partselect' 'lshr_ln82_37' <Predicate = (icmp_ln81_38)> <Delay = 0.00>
ST_87 : Operation 2199 [1/1] (0.00ns)   --->   "%zext_ln82_38 = zext i12 %lshr_ln82_37" [top.cpp:82]   --->   Operation 2199 'zext' 'zext_ln82_38' <Predicate = (icmp_ln81_38)> <Delay = 0.00>
ST_87 : Operation 2200 [1/1] (0.00ns)   --->   "%buf_64_addr_3 = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_38" [top.cpp:82]   --->   Operation 2200 'getelementptr' 'buf_64_addr_3' <Predicate = (icmp_ln81_38)> <Delay = 0.00>
ST_87 : Operation 2201 [1/1] (0.00ns)   --->   "%buf_65_addr_3 = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_38" [top.cpp:82]   --->   Operation 2201 'getelementptr' 'buf_65_addr_3' <Predicate = (icmp_ln81_38)> <Delay = 0.00>
ST_87 : Operation 2202 [1/1] (0.00ns)   --->   "%buf_66_addr_3 = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_38" [top.cpp:82]   --->   Operation 2202 'getelementptr' 'buf_66_addr_3' <Predicate = (icmp_ln81_38)> <Delay = 0.00>
ST_87 : Operation 2203 [1/1] (0.00ns)   --->   "%buf_67_addr_3 = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_38" [top.cpp:82]   --->   Operation 2203 'getelementptr' 'buf_67_addr_3' <Predicate = (icmp_ln81_38)> <Delay = 0.00>
ST_87 : Operation 2204 [1/1] (0.00ns)   --->   "%buf_68_addr_3 = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_38" [top.cpp:82]   --->   Operation 2204 'getelementptr' 'buf_68_addr_3' <Predicate = (icmp_ln81_38)> <Delay = 0.00>
ST_87 : Operation 2205 [1/1] (0.00ns)   --->   "%buf_69_addr_3 = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_38" [top.cpp:82]   --->   Operation 2205 'getelementptr' 'buf_69_addr_3' <Predicate = (icmp_ln81_38)> <Delay = 0.00>
ST_87 : Operation 2206 [1/1] (0.00ns)   --->   "%buf_70_addr_3 = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_38" [top.cpp:82]   --->   Operation 2206 'getelementptr' 'buf_70_addr_3' <Predicate = (icmp_ln81_38)> <Delay = 0.00>
ST_87 : Operation 2207 [1/1] (0.00ns)   --->   "%buf_71_addr_3 = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_38" [top.cpp:82]   --->   Operation 2207 'getelementptr' 'buf_71_addr_3' <Predicate = (icmp_ln81_38)> <Delay = 0.00>
ST_87 : Operation 2208 [1/1] (0.00ns)   --->   "%trunc_ln82_38 = trunc i16 %val_size2_3_loc_load" [top.cpp:82]   --->   Operation 2208 'trunc' 'trunc_ln82_38' <Predicate = (icmp_ln81_38)> <Delay = 0.00>
ST_87 : Operation 2209 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_38, void %arrayidx.i685852.3.case.2, i3 5, void %arrayidx.i685852.3.case.0, i3 6, void %arrayidx.i685852.3.case.1, i3 4, void %arrayidx.i685852.3.case.7, i3 0, void %arrayidx.i685852.3.case.3, i3 1, void %arrayidx.i685852.3.case.4, i3 2, void %arrayidx.i685852.3.case.5, i3 3, void %arrayidx.i685852.3.case.6" [top.cpp:82]   --->   Operation 2209 'switch' 'switch_ln82' <Predicate = (icmp_ln81_38)> <Delay = 0.95>

State 88 <SV = 87> <Delay = 3.25>
ST_88 : Operation 2210 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_70_addr_3" [top.cpp:82]   --->   Operation 2210 'store' 'store_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_88 : Operation 2211 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.3.exit" [top.cpp:82]   --->   Operation 2211 'br' 'br_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 3)> <Delay = 0.00>
ST_88 : Operation 2212 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_69_addr_3" [top.cpp:82]   --->   Operation 2212 'store' 'store_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_88 : Operation 2213 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.3.exit" [top.cpp:82]   --->   Operation 2213 'br' 'br_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 2)> <Delay = 0.00>
ST_88 : Operation 2214 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_68_addr_3" [top.cpp:82]   --->   Operation 2214 'store' 'store_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_88 : Operation 2215 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.3.exit" [top.cpp:82]   --->   Operation 2215 'br' 'br_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 1)> <Delay = 0.00>
ST_88 : Operation 2216 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_67_addr_3" [top.cpp:82]   --->   Operation 2216 'store' 'store_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_88 : Operation 2217 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.3.exit" [top.cpp:82]   --->   Operation 2217 'br' 'br_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 0)> <Delay = 0.00>
ST_88 : Operation 2218 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_71_addr_3" [top.cpp:82]   --->   Operation 2218 'store' 'store_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_88 : Operation 2219 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.3.exit" [top.cpp:82]   --->   Operation 2219 'br' 'br_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 4)> <Delay = 0.00>
ST_88 : Operation 2220 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_65_addr_3" [top.cpp:82]   --->   Operation 2220 'store' 'store_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_88 : Operation 2221 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.3.exit" [top.cpp:82]   --->   Operation 2221 'br' 'br_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 6)> <Delay = 0.00>
ST_88 : Operation 2222 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_64_addr_3" [top.cpp:82]   --->   Operation 2222 'store' 'store_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_88 : Operation 2223 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.3.exit" [top.cpp:82]   --->   Operation 2223 'br' 'br_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 5)> <Delay = 0.00>
ST_88 : Operation 2224 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_66_addr_3" [top.cpp:82]   --->   Operation 2224 'store' 'store_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_88 : Operation 2225 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.3.exit" [top.cpp:82]   --->   Operation 2225 'br' 'br_ln82' <Predicate = (icmp_ln81_38 & trunc_ln82_38 == 7)> <Delay = 0.00>
ST_88 : Operation 2226 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i687.3" [top.cpp:82]   --->   Operation 2226 'br' 'br_ln82' <Predicate = (icmp_ln81_38)> <Delay = 0.00>
ST_88 : Operation 2227 [1/1] (2.42ns)   --->   "%icmp_ln81_39 = icmp_sgt  i16 %padding_size_5, i16 4" [top.cpp:81]   --->   Operation 2227 'icmp' 'icmp_ln81_39' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2228 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_39, void %if.end.i687.4, void %if.then.i686.4" [top.cpp:81]   --->   Operation 2228 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2229 [1/1] (1.94ns)   --->   "%add_ln82_33 = add i15 %trunc_ln171_4_loc_load, i15 4" [top.cpp:82]   --->   Operation 2229 'add' 'add_ln82_33' <Predicate = (icmp_ln81_39)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2230 [1/1] (0.00ns)   --->   "%lshr_ln82_38 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_33, i32 3, i32 14" [top.cpp:82]   --->   Operation 2230 'partselect' 'lshr_ln82_38' <Predicate = (icmp_ln81_39)> <Delay = 0.00>
ST_88 : Operation 2231 [1/1] (0.00ns)   --->   "%zext_ln82_39 = zext i12 %lshr_ln82_38" [top.cpp:82]   --->   Operation 2231 'zext' 'zext_ln82_39' <Predicate = (icmp_ln81_39)> <Delay = 0.00>
ST_88 : Operation 2232 [1/1] (0.00ns)   --->   "%buf_64_addr_4 = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_39" [top.cpp:82]   --->   Operation 2232 'getelementptr' 'buf_64_addr_4' <Predicate = (icmp_ln81_39)> <Delay = 0.00>
ST_88 : Operation 2233 [1/1] (0.00ns)   --->   "%buf_65_addr_4 = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_39" [top.cpp:82]   --->   Operation 2233 'getelementptr' 'buf_65_addr_4' <Predicate = (icmp_ln81_39)> <Delay = 0.00>
ST_88 : Operation 2234 [1/1] (0.00ns)   --->   "%buf_66_addr_4 = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_39" [top.cpp:82]   --->   Operation 2234 'getelementptr' 'buf_66_addr_4' <Predicate = (icmp_ln81_39)> <Delay = 0.00>
ST_88 : Operation 2235 [1/1] (0.00ns)   --->   "%buf_67_addr_4 = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_39" [top.cpp:82]   --->   Operation 2235 'getelementptr' 'buf_67_addr_4' <Predicate = (icmp_ln81_39)> <Delay = 0.00>
ST_88 : Operation 2236 [1/1] (0.00ns)   --->   "%buf_68_addr_4 = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_39" [top.cpp:82]   --->   Operation 2236 'getelementptr' 'buf_68_addr_4' <Predicate = (icmp_ln81_39)> <Delay = 0.00>
ST_88 : Operation 2237 [1/1] (0.00ns)   --->   "%buf_69_addr_4 = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_39" [top.cpp:82]   --->   Operation 2237 'getelementptr' 'buf_69_addr_4' <Predicate = (icmp_ln81_39)> <Delay = 0.00>
ST_88 : Operation 2238 [1/1] (0.00ns)   --->   "%buf_70_addr_4 = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_39" [top.cpp:82]   --->   Operation 2238 'getelementptr' 'buf_70_addr_4' <Predicate = (icmp_ln81_39)> <Delay = 0.00>
ST_88 : Operation 2239 [1/1] (0.00ns)   --->   "%buf_71_addr_4 = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_39" [top.cpp:82]   --->   Operation 2239 'getelementptr' 'buf_71_addr_4' <Predicate = (icmp_ln81_39)> <Delay = 0.00>
ST_88 : Operation 2240 [1/1] (0.00ns)   --->   "%trunc_ln82_39 = trunc i16 %val_size2_3_loc_load" [top.cpp:82]   --->   Operation 2240 'trunc' 'trunc_ln82_39' <Predicate = (icmp_ln81_39)> <Delay = 0.00>
ST_88 : Operation 2241 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_39, void %arrayidx.i685852.4.case.3, i3 4, void %arrayidx.i685852.4.case.0, i3 5, void %arrayidx.i685852.4.case.1, i3 6, void %arrayidx.i685852.4.case.2, i3 3, void %arrayidx.i685852.4.case.7, i3 0, void %arrayidx.i685852.4.case.4, i3 1, void %arrayidx.i685852.4.case.5, i3 2, void %arrayidx.i685852.4.case.6" [top.cpp:82]   --->   Operation 2241 'switch' 'switch_ln82' <Predicate = (icmp_ln81_39)> <Delay = 0.95>

State 89 <SV = 88> <Delay = 3.25>
ST_89 : Operation 2242 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_70_addr_4" [top.cpp:82]   --->   Operation 2242 'store' 'store_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_89 : Operation 2243 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.4.exit" [top.cpp:82]   --->   Operation 2243 'br' 'br_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 2)> <Delay = 0.00>
ST_89 : Operation 2244 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_69_addr_4" [top.cpp:82]   --->   Operation 2244 'store' 'store_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_89 : Operation 2245 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.4.exit" [top.cpp:82]   --->   Operation 2245 'br' 'br_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 1)> <Delay = 0.00>
ST_89 : Operation 2246 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_68_addr_4" [top.cpp:82]   --->   Operation 2246 'store' 'store_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_89 : Operation 2247 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.4.exit" [top.cpp:82]   --->   Operation 2247 'br' 'br_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 0)> <Delay = 0.00>
ST_89 : Operation 2248 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_71_addr_4" [top.cpp:82]   --->   Operation 2248 'store' 'store_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_89 : Operation 2249 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.4.exit" [top.cpp:82]   --->   Operation 2249 'br' 'br_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 3)> <Delay = 0.00>
ST_89 : Operation 2250 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_66_addr_4" [top.cpp:82]   --->   Operation 2250 'store' 'store_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_89 : Operation 2251 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.4.exit" [top.cpp:82]   --->   Operation 2251 'br' 'br_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 6)> <Delay = 0.00>
ST_89 : Operation 2252 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_65_addr_4" [top.cpp:82]   --->   Operation 2252 'store' 'store_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_89 : Operation 2253 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.4.exit" [top.cpp:82]   --->   Operation 2253 'br' 'br_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 5)> <Delay = 0.00>
ST_89 : Operation 2254 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_64_addr_4" [top.cpp:82]   --->   Operation 2254 'store' 'store_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_89 : Operation 2255 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.4.exit" [top.cpp:82]   --->   Operation 2255 'br' 'br_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 4)> <Delay = 0.00>
ST_89 : Operation 2256 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_67_addr_4" [top.cpp:82]   --->   Operation 2256 'store' 'store_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_89 : Operation 2257 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.4.exit" [top.cpp:82]   --->   Operation 2257 'br' 'br_ln82' <Predicate = (icmp_ln81_39 & trunc_ln82_39 == 7)> <Delay = 0.00>
ST_89 : Operation 2258 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i687.4" [top.cpp:82]   --->   Operation 2258 'br' 'br_ln82' <Predicate = (icmp_ln81_39)> <Delay = 0.00>
ST_89 : Operation 2259 [1/1] (2.42ns)   --->   "%icmp_ln81_40 = icmp_sgt  i16 %padding_size_5, i16 5" [top.cpp:81]   --->   Operation 2259 'icmp' 'icmp_ln81_40' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2260 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_40, void %if.end.i687.5, void %if.then.i686.5" [top.cpp:81]   --->   Operation 2260 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2261 [1/1] (1.94ns)   --->   "%add_ln82_34 = add i15 %trunc_ln171_4_loc_load, i15 5" [top.cpp:82]   --->   Operation 2261 'add' 'add_ln82_34' <Predicate = (icmp_ln81_40)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2262 [1/1] (0.00ns)   --->   "%lshr_ln82_39 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_34, i32 3, i32 14" [top.cpp:82]   --->   Operation 2262 'partselect' 'lshr_ln82_39' <Predicate = (icmp_ln81_40)> <Delay = 0.00>
ST_89 : Operation 2263 [1/1] (0.00ns)   --->   "%zext_ln82_40 = zext i12 %lshr_ln82_39" [top.cpp:82]   --->   Operation 2263 'zext' 'zext_ln82_40' <Predicate = (icmp_ln81_40)> <Delay = 0.00>
ST_89 : Operation 2264 [1/1] (0.00ns)   --->   "%buf_64_addr_5 = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_40" [top.cpp:82]   --->   Operation 2264 'getelementptr' 'buf_64_addr_5' <Predicate = (icmp_ln81_40)> <Delay = 0.00>
ST_89 : Operation 2265 [1/1] (0.00ns)   --->   "%buf_65_addr_5 = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_40" [top.cpp:82]   --->   Operation 2265 'getelementptr' 'buf_65_addr_5' <Predicate = (icmp_ln81_40)> <Delay = 0.00>
ST_89 : Operation 2266 [1/1] (0.00ns)   --->   "%buf_66_addr_5 = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_40" [top.cpp:82]   --->   Operation 2266 'getelementptr' 'buf_66_addr_5' <Predicate = (icmp_ln81_40)> <Delay = 0.00>
ST_89 : Operation 2267 [1/1] (0.00ns)   --->   "%buf_67_addr_5 = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_40" [top.cpp:82]   --->   Operation 2267 'getelementptr' 'buf_67_addr_5' <Predicate = (icmp_ln81_40)> <Delay = 0.00>
ST_89 : Operation 2268 [1/1] (0.00ns)   --->   "%buf_68_addr_5 = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_40" [top.cpp:82]   --->   Operation 2268 'getelementptr' 'buf_68_addr_5' <Predicate = (icmp_ln81_40)> <Delay = 0.00>
ST_89 : Operation 2269 [1/1] (0.00ns)   --->   "%buf_69_addr_5 = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_40" [top.cpp:82]   --->   Operation 2269 'getelementptr' 'buf_69_addr_5' <Predicate = (icmp_ln81_40)> <Delay = 0.00>
ST_89 : Operation 2270 [1/1] (0.00ns)   --->   "%buf_70_addr_5 = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_40" [top.cpp:82]   --->   Operation 2270 'getelementptr' 'buf_70_addr_5' <Predicate = (icmp_ln81_40)> <Delay = 0.00>
ST_89 : Operation 2271 [1/1] (0.00ns)   --->   "%buf_71_addr_5 = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_40" [top.cpp:82]   --->   Operation 2271 'getelementptr' 'buf_71_addr_5' <Predicate = (icmp_ln81_40)> <Delay = 0.00>
ST_89 : Operation 2272 [1/1] (0.00ns)   --->   "%trunc_ln82_40 = trunc i16 %val_size2_3_loc_load" [top.cpp:82]   --->   Operation 2272 'trunc' 'trunc_ln82_40' <Predicate = (icmp_ln81_40)> <Delay = 0.00>
ST_89 : Operation 2273 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_40, void %arrayidx.i685852.5.case.4, i3 3, void %arrayidx.i685852.5.case.0, i3 4, void %arrayidx.i685852.5.case.1, i3 5, void %arrayidx.i685852.5.case.2, i3 6, void %arrayidx.i685852.5.case.3, i3 2, void %arrayidx.i685852.5.case.7, i3 0, void %arrayidx.i685852.5.case.5, i3 1, void %arrayidx.i685852.5.case.6" [top.cpp:82]   --->   Operation 2273 'switch' 'switch_ln82' <Predicate = (icmp_ln81_40)> <Delay = 0.95>

State 90 <SV = 89> <Delay = 3.25>
ST_90 : Operation 2274 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_70_addr_5" [top.cpp:82]   --->   Operation 2274 'store' 'store_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_90 : Operation 2275 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.5.exit" [top.cpp:82]   --->   Operation 2275 'br' 'br_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 1)> <Delay = 0.00>
ST_90 : Operation 2276 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_69_addr_5" [top.cpp:82]   --->   Operation 2276 'store' 'store_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_90 : Operation 2277 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.5.exit" [top.cpp:82]   --->   Operation 2277 'br' 'br_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 0)> <Delay = 0.00>
ST_90 : Operation 2278 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_71_addr_5" [top.cpp:82]   --->   Operation 2278 'store' 'store_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_90 : Operation 2279 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.5.exit" [top.cpp:82]   --->   Operation 2279 'br' 'br_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 2)> <Delay = 0.00>
ST_90 : Operation 2280 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_67_addr_5" [top.cpp:82]   --->   Operation 2280 'store' 'store_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_90 : Operation 2281 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.5.exit" [top.cpp:82]   --->   Operation 2281 'br' 'br_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 6)> <Delay = 0.00>
ST_90 : Operation 2282 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_66_addr_5" [top.cpp:82]   --->   Operation 2282 'store' 'store_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_90 : Operation 2283 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.5.exit" [top.cpp:82]   --->   Operation 2283 'br' 'br_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 5)> <Delay = 0.00>
ST_90 : Operation 2284 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_65_addr_5" [top.cpp:82]   --->   Operation 2284 'store' 'store_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_90 : Operation 2285 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.5.exit" [top.cpp:82]   --->   Operation 2285 'br' 'br_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 4)> <Delay = 0.00>
ST_90 : Operation 2286 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_64_addr_5" [top.cpp:82]   --->   Operation 2286 'store' 'store_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_90 : Operation 2287 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.5.exit" [top.cpp:82]   --->   Operation 2287 'br' 'br_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 3)> <Delay = 0.00>
ST_90 : Operation 2288 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_68_addr_5" [top.cpp:82]   --->   Operation 2288 'store' 'store_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_90 : Operation 2289 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.5.exit" [top.cpp:82]   --->   Operation 2289 'br' 'br_ln82' <Predicate = (icmp_ln81_40 & trunc_ln82_40 == 7)> <Delay = 0.00>
ST_90 : Operation 2290 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i687.5" [top.cpp:82]   --->   Operation 2290 'br' 'br_ln82' <Predicate = (icmp_ln81_40)> <Delay = 0.00>
ST_90 : Operation 2291 [1/1] (2.42ns)   --->   "%icmp_ln81_41 = icmp_sgt  i16 %padding_size_5, i16 6" [top.cpp:81]   --->   Operation 2291 'icmp' 'icmp_ln81_41' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2292 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_41, void %if.end.i687.6, void %if.then.i686.6" [top.cpp:81]   --->   Operation 2292 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2293 [1/1] (1.94ns)   --->   "%add_ln82_35 = add i15 %trunc_ln171_4_loc_load, i15 6" [top.cpp:82]   --->   Operation 2293 'add' 'add_ln82_35' <Predicate = (icmp_ln81_41)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2294 [1/1] (0.00ns)   --->   "%lshr_ln82_40 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_35, i32 3, i32 14" [top.cpp:82]   --->   Operation 2294 'partselect' 'lshr_ln82_40' <Predicate = (icmp_ln81_41)> <Delay = 0.00>
ST_90 : Operation 2295 [1/1] (0.00ns)   --->   "%zext_ln82_41 = zext i12 %lshr_ln82_40" [top.cpp:82]   --->   Operation 2295 'zext' 'zext_ln82_41' <Predicate = (icmp_ln81_41)> <Delay = 0.00>
ST_90 : Operation 2296 [1/1] (0.00ns)   --->   "%buf_64_addr_6 = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_41" [top.cpp:82]   --->   Operation 2296 'getelementptr' 'buf_64_addr_6' <Predicate = (icmp_ln81_41)> <Delay = 0.00>
ST_90 : Operation 2297 [1/1] (0.00ns)   --->   "%buf_65_addr_6 = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_41" [top.cpp:82]   --->   Operation 2297 'getelementptr' 'buf_65_addr_6' <Predicate = (icmp_ln81_41)> <Delay = 0.00>
ST_90 : Operation 2298 [1/1] (0.00ns)   --->   "%buf_66_addr_6 = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_41" [top.cpp:82]   --->   Operation 2298 'getelementptr' 'buf_66_addr_6' <Predicate = (icmp_ln81_41)> <Delay = 0.00>
ST_90 : Operation 2299 [1/1] (0.00ns)   --->   "%buf_67_addr_6 = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_41" [top.cpp:82]   --->   Operation 2299 'getelementptr' 'buf_67_addr_6' <Predicate = (icmp_ln81_41)> <Delay = 0.00>
ST_90 : Operation 2300 [1/1] (0.00ns)   --->   "%buf_68_addr_6 = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_41" [top.cpp:82]   --->   Operation 2300 'getelementptr' 'buf_68_addr_6' <Predicate = (icmp_ln81_41)> <Delay = 0.00>
ST_90 : Operation 2301 [1/1] (0.00ns)   --->   "%buf_69_addr_6 = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_41" [top.cpp:82]   --->   Operation 2301 'getelementptr' 'buf_69_addr_6' <Predicate = (icmp_ln81_41)> <Delay = 0.00>
ST_90 : Operation 2302 [1/1] (0.00ns)   --->   "%buf_70_addr_6 = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_41" [top.cpp:82]   --->   Operation 2302 'getelementptr' 'buf_70_addr_6' <Predicate = (icmp_ln81_41)> <Delay = 0.00>
ST_90 : Operation 2303 [1/1] (0.00ns)   --->   "%buf_71_addr_6 = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_41" [top.cpp:82]   --->   Operation 2303 'getelementptr' 'buf_71_addr_6' <Predicate = (icmp_ln81_41)> <Delay = 0.00>
ST_90 : Operation 2304 [1/1] (0.00ns)   --->   "%trunc_ln82_41 = trunc i16 %val_size2_3_loc_load" [top.cpp:82]   --->   Operation 2304 'trunc' 'trunc_ln82_41' <Predicate = (icmp_ln81_41)> <Delay = 0.00>
ST_90 : Operation 2305 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_41, void %arrayidx.i685852.6.case.5, i3 2, void %arrayidx.i685852.6.case.0, i3 3, void %arrayidx.i685852.6.case.1, i3 4, void %arrayidx.i685852.6.case.2, i3 5, void %arrayidx.i685852.6.case.3, i3 6, void %arrayidx.i685852.6.case.4, i3 1, void %arrayidx.i685852.6.case.7, i3 0, void %arrayidx.i685852.6.case.6" [top.cpp:82]   --->   Operation 2305 'switch' 'switch_ln82' <Predicate = (icmp_ln81_41)> <Delay = 0.95>

State 91 <SV = 90> <Delay = 4.45>
ST_91 : Operation 2306 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_70_addr_6" [top.cpp:82]   --->   Operation 2306 'store' 'store_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_91 : Operation 2307 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.6.exit" [top.cpp:82]   --->   Operation 2307 'br' 'br_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 0)> <Delay = 0.00>
ST_91 : Operation 2308 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_71_addr_6" [top.cpp:82]   --->   Operation 2308 'store' 'store_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_91 : Operation 2309 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.6.exit" [top.cpp:82]   --->   Operation 2309 'br' 'br_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 1)> <Delay = 0.00>
ST_91 : Operation 2310 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_68_addr_6" [top.cpp:82]   --->   Operation 2310 'store' 'store_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_91 : Operation 2311 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.6.exit" [top.cpp:82]   --->   Operation 2311 'br' 'br_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 6)> <Delay = 0.00>
ST_91 : Operation 2312 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_67_addr_6" [top.cpp:82]   --->   Operation 2312 'store' 'store_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_91 : Operation 2313 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.6.exit" [top.cpp:82]   --->   Operation 2313 'br' 'br_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 5)> <Delay = 0.00>
ST_91 : Operation 2314 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_66_addr_6" [top.cpp:82]   --->   Operation 2314 'store' 'store_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_91 : Operation 2315 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.6.exit" [top.cpp:82]   --->   Operation 2315 'br' 'br_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 4)> <Delay = 0.00>
ST_91 : Operation 2316 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_65_addr_6" [top.cpp:82]   --->   Operation 2316 'store' 'store_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_91 : Operation 2317 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.6.exit" [top.cpp:82]   --->   Operation 2317 'br' 'br_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 3)> <Delay = 0.00>
ST_91 : Operation 2318 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_64_addr_6" [top.cpp:82]   --->   Operation 2318 'store' 'store_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_91 : Operation 2319 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.6.exit" [top.cpp:82]   --->   Operation 2319 'br' 'br_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 2)> <Delay = 0.00>
ST_91 : Operation 2320 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_69_addr_6" [top.cpp:82]   --->   Operation 2320 'store' 'store_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_91 : Operation 2321 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i685852.6.exit" [top.cpp:82]   --->   Operation 2321 'br' 'br_ln82' <Predicate = (icmp_ln81_41 & trunc_ln82_41 == 7)> <Delay = 0.00>
ST_91 : Operation 2322 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i687.6" [top.cpp:82]   --->   Operation 2322 'br' 'br_ln82' <Predicate = (icmp_ln81_41)> <Delay = 0.00>
ST_91 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i16 %size3_9" [top.cpp:75]   --->   Operation 2323 'sext' 'sext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2324 [1/1] (2.07ns)   --->   "%add_ln75_6 = add i17 %sext_ln75_6, i17 7" [top.cpp:75]   --->   Operation 2324 'add' 'add_ln75_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2325 [1/1] (2.07ns)   --->   "%add_ln75_18 = add i16 %size3_9, i16 7" [top.cpp:75]   --->   Operation 2325 'add' 'add_ln75_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2326 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_6, i32 16" [top.cpp:75]   --->   Operation 2326 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2327 [1/1] (2.07ns)   --->   "%sub_ln75_18 = sub i16 65529, i16 %size3_9" [top.cpp:75]   --->   Operation 2327 'sub' 'sub_ln75_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2328 [1/1] (0.00ns)   --->   "%trunc_ln75_2 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_18, i32 3, i32 15" [top.cpp:75]   --->   Operation 2328 'partselect' 'trunc_ln75_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2329 [1/1] (1.67ns)   --->   "%sub_ln75_19 = sub i13 0, i13 %trunc_ln75_2" [top.cpp:75]   --->   Operation 2329 'sub' 'sub_ln75_19' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2330 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_18, i32 3, i32 15" [top.cpp:75]   --->   Operation 2330 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2331 [1/1] (0.69ns)   --->   "%select_ln75_6 = select i1 %tmp_40, i13 %sub_ln75_19, i13 %tmp_5" [top.cpp:75]   --->   Operation 2331 'select' 'select_ln75_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 92 <SV = 91> <Delay = 4.50>
ST_92 : Operation 2332 [1/1] (0.00ns)   --->   "%size3_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_6, i3 0" [top.cpp:75]   --->   Operation 2332 'bitconcatenate' 'size3_8' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2333 [1/1] (2.07ns)   --->   "%padding_size_6 = sub i16 %size3_8, i16 %size3_9" [top.cpp:75]   --->   Operation 2333 'sub' 'padding_size_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2334 [1/1] (2.42ns)   --->   "%icmp_ln81_42 = icmp_sgt  i16 %padding_size_6, i16 0" [top.cpp:81]   --->   Operation 2334 'icmp' 'icmp_ln81_42' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2335 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_42, void %if.end.i713, void %if.then.i712" [top.cpp:81]   --->   Operation 2335 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 93 <SV = 92> <Delay = 3.25>
ST_93 : Operation 2336 [1/1] (0.00ns)   --->   "%lshr_ln82_41 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size3_9, i32 3, i32 12" [top.cpp:82]   --->   Operation 2336 'partselect' 'lshr_ln82_41' <Predicate = (icmp_ln81_42)> <Delay = 0.00>
ST_93 : Operation 2337 [1/1] (0.00ns)   --->   "%zext_ln82_42 = zext i10 %lshr_ln82_41" [top.cpp:82]   --->   Operation 2337 'zext' 'zext_ln82_42' <Predicate = (icmp_ln81_42)> <Delay = 0.00>
ST_93 : Operation 2338 [1/1] (0.00ns)   --->   "%buf_24_addr_4 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_42" [top.cpp:82]   --->   Operation 2338 'getelementptr' 'buf_24_addr_4' <Predicate = (icmp_ln81_42)> <Delay = 0.00>
ST_93 : Operation 2339 [1/1] (0.00ns)   --->   "%buf_25_addr_4 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_42" [top.cpp:82]   --->   Operation 2339 'getelementptr' 'buf_25_addr_4' <Predicate = (icmp_ln81_42)> <Delay = 0.00>
ST_93 : Operation 2340 [1/1] (0.00ns)   --->   "%buf_26_addr_4 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_42" [top.cpp:82]   --->   Operation 2340 'getelementptr' 'buf_26_addr_4' <Predicate = (icmp_ln81_42)> <Delay = 0.00>
ST_93 : Operation 2341 [1/1] (0.00ns)   --->   "%buf_27_addr_4 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_42" [top.cpp:82]   --->   Operation 2341 'getelementptr' 'buf_27_addr_4' <Predicate = (icmp_ln81_42)> <Delay = 0.00>
ST_93 : Operation 2342 [1/1] (0.00ns)   --->   "%buf_28_addr_4 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_42" [top.cpp:82]   --->   Operation 2342 'getelementptr' 'buf_28_addr_4' <Predicate = (icmp_ln81_42)> <Delay = 0.00>
ST_93 : Operation 2343 [1/1] (0.00ns)   --->   "%buf_29_addr_4 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_42" [top.cpp:82]   --->   Operation 2343 'getelementptr' 'buf_29_addr_4' <Predicate = (icmp_ln81_42)> <Delay = 0.00>
ST_93 : Operation 2344 [1/1] (0.00ns)   --->   "%buf_30_addr_4 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_42" [top.cpp:82]   --->   Operation 2344 'getelementptr' 'buf_30_addr_4' <Predicate = (icmp_ln81_42)> <Delay = 0.00>
ST_93 : Operation 2345 [1/1] (0.00ns)   --->   "%buf_31_addr_4 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_42" [top.cpp:82]   --->   Operation 2345 'getelementptr' 'buf_31_addr_4' <Predicate = (icmp_ln81_42)> <Delay = 0.00>
ST_93 : Operation 2346 [1/1] (0.00ns)   --->   "%trunc_ln82_42 = trunc i16 %size3_9" [top.cpp:82]   --->   Operation 2346 'trunc' 'trunc_ln82_42' <Predicate = (icmp_ln81_42)> <Delay = 0.00>
ST_93 : Operation 2347 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_42, void %arrayidx.i711851.case.7, i3 0, void %arrayidx.i711851.case.0, i3 1, void %arrayidx.i711851.case.1, i3 2, void %arrayidx.i711851.case.2, i3 3, void %arrayidx.i711851.case.3, i3 4, void %arrayidx.i711851.case.4, i3 5, void %arrayidx.i711851.case.5, i3 6, void %arrayidx.i711851.case.6" [top.cpp:82]   --->   Operation 2347 'switch' 'switch_ln82' <Predicate = (icmp_ln81_42)> <Delay = 0.95>
ST_93 : Operation 2348 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_30_addr_4" [top.cpp:82]   --->   Operation 2348 'store' 'store_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_93 : Operation 2349 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.exit" [top.cpp:82]   --->   Operation 2349 'br' 'br_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 6)> <Delay = 0.00>
ST_93 : Operation 2350 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_29_addr_4" [top.cpp:82]   --->   Operation 2350 'store' 'store_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_93 : Operation 2351 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.exit" [top.cpp:82]   --->   Operation 2351 'br' 'br_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 5)> <Delay = 0.00>
ST_93 : Operation 2352 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_28_addr_4" [top.cpp:82]   --->   Operation 2352 'store' 'store_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_93 : Operation 2353 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.exit" [top.cpp:82]   --->   Operation 2353 'br' 'br_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 4)> <Delay = 0.00>
ST_93 : Operation 2354 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_27_addr_4" [top.cpp:82]   --->   Operation 2354 'store' 'store_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_93 : Operation 2355 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.exit" [top.cpp:82]   --->   Operation 2355 'br' 'br_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 3)> <Delay = 0.00>
ST_93 : Operation 2356 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_26_addr_4" [top.cpp:82]   --->   Operation 2356 'store' 'store_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_93 : Operation 2357 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.exit" [top.cpp:82]   --->   Operation 2357 'br' 'br_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 2)> <Delay = 0.00>
ST_93 : Operation 2358 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_25_addr_4" [top.cpp:82]   --->   Operation 2358 'store' 'store_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_93 : Operation 2359 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.exit" [top.cpp:82]   --->   Operation 2359 'br' 'br_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 1)> <Delay = 0.00>
ST_93 : Operation 2360 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_24_addr_4" [top.cpp:82]   --->   Operation 2360 'store' 'store_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_93 : Operation 2361 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.exit" [top.cpp:82]   --->   Operation 2361 'br' 'br_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 0)> <Delay = 0.00>
ST_93 : Operation 2362 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_31_addr_4" [top.cpp:82]   --->   Operation 2362 'store' 'store_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_93 : Operation 2363 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.exit" [top.cpp:82]   --->   Operation 2363 'br' 'br_ln82' <Predicate = (icmp_ln81_42 & trunc_ln82_42 == 7)> <Delay = 0.00>
ST_93 : Operation 2364 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i713" [top.cpp:82]   --->   Operation 2364 'br' 'br_ln82' <Predicate = (icmp_ln81_42)> <Delay = 0.00>
ST_93 : Operation 2365 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_6, i32 1, i32 15" [top.cpp:81]   --->   Operation 2365 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2366 [1/1] (2.31ns)   --->   "%icmp_ln81_43 = icmp_sgt  i15 %tmp_41, i15 0" [top.cpp:81]   --->   Operation 2366 'icmp' 'icmp_ln81_43' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2367 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_43, void %if.end.i713.1, void %if.then.i712.1" [top.cpp:81]   --->   Operation 2367 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2368 [1/1] (1.67ns)   --->   "%add_ln82_36 = add i13 %trunc_ln163_3, i13 1" [top.cpp:82]   --->   Operation 2368 'add' 'add_ln82_36' <Predicate = (icmp_ln81_43)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2369 [1/1] (0.00ns)   --->   "%lshr_ln82_42 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_36, i32 3, i32 12" [top.cpp:82]   --->   Operation 2369 'partselect' 'lshr_ln82_42' <Predicate = (icmp_ln81_43)> <Delay = 0.00>
ST_93 : Operation 2370 [1/1] (0.00ns)   --->   "%zext_ln82_43 = zext i10 %lshr_ln82_42" [top.cpp:82]   --->   Operation 2370 'zext' 'zext_ln82_43' <Predicate = (icmp_ln81_43)> <Delay = 0.00>
ST_93 : Operation 2371 [1/1] (0.00ns)   --->   "%buf_24_addr_5 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_43" [top.cpp:82]   --->   Operation 2371 'getelementptr' 'buf_24_addr_5' <Predicate = (icmp_ln81_43)> <Delay = 0.00>
ST_93 : Operation 2372 [1/1] (0.00ns)   --->   "%buf_25_addr_5 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_43" [top.cpp:82]   --->   Operation 2372 'getelementptr' 'buf_25_addr_5' <Predicate = (icmp_ln81_43)> <Delay = 0.00>
ST_93 : Operation 2373 [1/1] (0.00ns)   --->   "%buf_26_addr_5 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_43" [top.cpp:82]   --->   Operation 2373 'getelementptr' 'buf_26_addr_5' <Predicate = (icmp_ln81_43)> <Delay = 0.00>
ST_93 : Operation 2374 [1/1] (0.00ns)   --->   "%buf_27_addr_5 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_43" [top.cpp:82]   --->   Operation 2374 'getelementptr' 'buf_27_addr_5' <Predicate = (icmp_ln81_43)> <Delay = 0.00>
ST_93 : Operation 2375 [1/1] (0.00ns)   --->   "%buf_28_addr_5 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_43" [top.cpp:82]   --->   Operation 2375 'getelementptr' 'buf_28_addr_5' <Predicate = (icmp_ln81_43)> <Delay = 0.00>
ST_93 : Operation 2376 [1/1] (0.00ns)   --->   "%buf_29_addr_5 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_43" [top.cpp:82]   --->   Operation 2376 'getelementptr' 'buf_29_addr_5' <Predicate = (icmp_ln81_43)> <Delay = 0.00>
ST_93 : Operation 2377 [1/1] (0.00ns)   --->   "%buf_30_addr_5 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_43" [top.cpp:82]   --->   Operation 2377 'getelementptr' 'buf_30_addr_5' <Predicate = (icmp_ln81_43)> <Delay = 0.00>
ST_93 : Operation 2378 [1/1] (0.00ns)   --->   "%buf_31_addr_5 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_43" [top.cpp:82]   --->   Operation 2378 'getelementptr' 'buf_31_addr_5' <Predicate = (icmp_ln81_43)> <Delay = 0.00>
ST_93 : Operation 2379 [1/1] (0.00ns)   --->   "%trunc_ln82_43 = trunc i16 %size3_9" [top.cpp:82]   --->   Operation 2379 'trunc' 'trunc_ln82_43' <Predicate = (icmp_ln81_43)> <Delay = 0.00>
ST_93 : Operation 2380 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_43, void %arrayidx.i711851.1.case.0, i3 6, void %arrayidx.i711851.1.case.7, i3 0, void %arrayidx.i711851.1.case.1, i3 1, void %arrayidx.i711851.1.case.2, i3 2, void %arrayidx.i711851.1.case.3, i3 3, void %arrayidx.i711851.1.case.4, i3 4, void %arrayidx.i711851.1.case.5, i3 5, void %arrayidx.i711851.1.case.6" [top.cpp:82]   --->   Operation 2380 'switch' 'switch_ln82' <Predicate = (icmp_ln81_43)> <Delay = 0.95>

State 94 <SV = 93> <Delay = 3.25>
ST_94 : Operation 2381 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_30_addr_5" [top.cpp:82]   --->   Operation 2381 'store' 'store_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_94 : Operation 2382 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.1.exit" [top.cpp:82]   --->   Operation 2382 'br' 'br_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 5)> <Delay = 0.00>
ST_94 : Operation 2383 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_29_addr_5" [top.cpp:82]   --->   Operation 2383 'store' 'store_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_94 : Operation 2384 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.1.exit" [top.cpp:82]   --->   Operation 2384 'br' 'br_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 4)> <Delay = 0.00>
ST_94 : Operation 2385 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_28_addr_5" [top.cpp:82]   --->   Operation 2385 'store' 'store_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_94 : Operation 2386 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.1.exit" [top.cpp:82]   --->   Operation 2386 'br' 'br_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 3)> <Delay = 0.00>
ST_94 : Operation 2387 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_27_addr_5" [top.cpp:82]   --->   Operation 2387 'store' 'store_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_94 : Operation 2388 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.1.exit" [top.cpp:82]   --->   Operation 2388 'br' 'br_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 2)> <Delay = 0.00>
ST_94 : Operation 2389 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_26_addr_5" [top.cpp:82]   --->   Operation 2389 'store' 'store_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_94 : Operation 2390 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.1.exit" [top.cpp:82]   --->   Operation 2390 'br' 'br_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 1)> <Delay = 0.00>
ST_94 : Operation 2391 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_25_addr_5" [top.cpp:82]   --->   Operation 2391 'store' 'store_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_94 : Operation 2392 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.1.exit" [top.cpp:82]   --->   Operation 2392 'br' 'br_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 0)> <Delay = 0.00>
ST_94 : Operation 2393 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_31_addr_5" [top.cpp:82]   --->   Operation 2393 'store' 'store_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_94 : Operation 2394 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.1.exit" [top.cpp:82]   --->   Operation 2394 'br' 'br_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 6)> <Delay = 0.00>
ST_94 : Operation 2395 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_24_addr_5" [top.cpp:82]   --->   Operation 2395 'store' 'store_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_94 : Operation 2396 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.1.exit" [top.cpp:82]   --->   Operation 2396 'br' 'br_ln82' <Predicate = (icmp_ln81_43 & trunc_ln82_43 == 7)> <Delay = 0.00>
ST_94 : Operation 2397 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i713.1" [top.cpp:82]   --->   Operation 2397 'br' 'br_ln82' <Predicate = (icmp_ln81_43)> <Delay = 0.00>
ST_94 : Operation 2398 [1/1] (2.42ns)   --->   "%icmp_ln81_44 = icmp_sgt  i16 %padding_size_6, i16 2" [top.cpp:81]   --->   Operation 2398 'icmp' 'icmp_ln81_44' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2399 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_44, void %if.end.i713.2, void %if.then.i712.2" [top.cpp:81]   --->   Operation 2399 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2400 [1/1] (1.67ns)   --->   "%add_ln82_37 = add i13 %trunc_ln163_3, i13 2" [top.cpp:82]   --->   Operation 2400 'add' 'add_ln82_37' <Predicate = (icmp_ln81_44)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2401 [1/1] (0.00ns)   --->   "%lshr_ln82_43 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_37, i32 3, i32 12" [top.cpp:82]   --->   Operation 2401 'partselect' 'lshr_ln82_43' <Predicate = (icmp_ln81_44)> <Delay = 0.00>
ST_94 : Operation 2402 [1/1] (0.00ns)   --->   "%zext_ln82_44 = zext i10 %lshr_ln82_43" [top.cpp:82]   --->   Operation 2402 'zext' 'zext_ln82_44' <Predicate = (icmp_ln81_44)> <Delay = 0.00>
ST_94 : Operation 2403 [1/1] (0.00ns)   --->   "%buf_24_addr_6 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_44" [top.cpp:82]   --->   Operation 2403 'getelementptr' 'buf_24_addr_6' <Predicate = (icmp_ln81_44)> <Delay = 0.00>
ST_94 : Operation 2404 [1/1] (0.00ns)   --->   "%buf_25_addr_6 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_44" [top.cpp:82]   --->   Operation 2404 'getelementptr' 'buf_25_addr_6' <Predicate = (icmp_ln81_44)> <Delay = 0.00>
ST_94 : Operation 2405 [1/1] (0.00ns)   --->   "%buf_26_addr_6 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_44" [top.cpp:82]   --->   Operation 2405 'getelementptr' 'buf_26_addr_6' <Predicate = (icmp_ln81_44)> <Delay = 0.00>
ST_94 : Operation 2406 [1/1] (0.00ns)   --->   "%buf_27_addr_6 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_44" [top.cpp:82]   --->   Operation 2406 'getelementptr' 'buf_27_addr_6' <Predicate = (icmp_ln81_44)> <Delay = 0.00>
ST_94 : Operation 2407 [1/1] (0.00ns)   --->   "%buf_28_addr_6 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_44" [top.cpp:82]   --->   Operation 2407 'getelementptr' 'buf_28_addr_6' <Predicate = (icmp_ln81_44)> <Delay = 0.00>
ST_94 : Operation 2408 [1/1] (0.00ns)   --->   "%buf_29_addr_6 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_44" [top.cpp:82]   --->   Operation 2408 'getelementptr' 'buf_29_addr_6' <Predicate = (icmp_ln81_44)> <Delay = 0.00>
ST_94 : Operation 2409 [1/1] (0.00ns)   --->   "%buf_30_addr_6 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_44" [top.cpp:82]   --->   Operation 2409 'getelementptr' 'buf_30_addr_6' <Predicate = (icmp_ln81_44)> <Delay = 0.00>
ST_94 : Operation 2410 [1/1] (0.00ns)   --->   "%buf_31_addr_6 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_44" [top.cpp:82]   --->   Operation 2410 'getelementptr' 'buf_31_addr_6' <Predicate = (icmp_ln81_44)> <Delay = 0.00>
ST_94 : Operation 2411 [1/1] (0.00ns)   --->   "%trunc_ln82_44 = trunc i16 %size3_9" [top.cpp:82]   --->   Operation 2411 'trunc' 'trunc_ln82_44' <Predicate = (icmp_ln81_44)> <Delay = 0.00>
ST_94 : Operation 2412 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_44, void %arrayidx.i711851.2.case.1, i3 6, void %arrayidx.i711851.2.case.0, i3 5, void %arrayidx.i711851.2.case.7, i3 0, void %arrayidx.i711851.2.case.2, i3 1, void %arrayidx.i711851.2.case.3, i3 2, void %arrayidx.i711851.2.case.4, i3 3, void %arrayidx.i711851.2.case.5, i3 4, void %arrayidx.i711851.2.case.6" [top.cpp:82]   --->   Operation 2412 'switch' 'switch_ln82' <Predicate = (icmp_ln81_44)> <Delay = 0.95>

State 95 <SV = 94> <Delay = 3.25>
ST_95 : Operation 2413 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_30_addr_6" [top.cpp:82]   --->   Operation 2413 'store' 'store_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_95 : Operation 2414 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.2.exit" [top.cpp:82]   --->   Operation 2414 'br' 'br_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 4)> <Delay = 0.00>
ST_95 : Operation 2415 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_29_addr_6" [top.cpp:82]   --->   Operation 2415 'store' 'store_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_95 : Operation 2416 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.2.exit" [top.cpp:82]   --->   Operation 2416 'br' 'br_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 3)> <Delay = 0.00>
ST_95 : Operation 2417 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_28_addr_6" [top.cpp:82]   --->   Operation 2417 'store' 'store_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_95 : Operation 2418 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.2.exit" [top.cpp:82]   --->   Operation 2418 'br' 'br_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 2)> <Delay = 0.00>
ST_95 : Operation 2419 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_27_addr_6" [top.cpp:82]   --->   Operation 2419 'store' 'store_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_95 : Operation 2420 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.2.exit" [top.cpp:82]   --->   Operation 2420 'br' 'br_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 1)> <Delay = 0.00>
ST_95 : Operation 2421 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_26_addr_6" [top.cpp:82]   --->   Operation 2421 'store' 'store_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_95 : Operation 2422 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.2.exit" [top.cpp:82]   --->   Operation 2422 'br' 'br_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 0)> <Delay = 0.00>
ST_95 : Operation 2423 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_31_addr_6" [top.cpp:82]   --->   Operation 2423 'store' 'store_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_95 : Operation 2424 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.2.exit" [top.cpp:82]   --->   Operation 2424 'br' 'br_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 5)> <Delay = 0.00>
ST_95 : Operation 2425 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_24_addr_6" [top.cpp:82]   --->   Operation 2425 'store' 'store_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_95 : Operation 2426 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.2.exit" [top.cpp:82]   --->   Operation 2426 'br' 'br_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 6)> <Delay = 0.00>
ST_95 : Operation 2427 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_25_addr_6" [top.cpp:82]   --->   Operation 2427 'store' 'store_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_95 : Operation 2428 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.2.exit" [top.cpp:82]   --->   Operation 2428 'br' 'br_ln82' <Predicate = (icmp_ln81_44 & trunc_ln82_44 == 7)> <Delay = 0.00>
ST_95 : Operation 2429 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i713.2" [top.cpp:82]   --->   Operation 2429 'br' 'br_ln82' <Predicate = (icmp_ln81_44)> <Delay = 0.00>
ST_95 : Operation 2430 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_6, i32 2, i32 15" [top.cpp:81]   --->   Operation 2430 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2431 [1/1] (2.20ns)   --->   "%icmp_ln81_45 = icmp_sgt  i14 %tmp_42, i14 0" [top.cpp:81]   --->   Operation 2431 'icmp' 'icmp_ln81_45' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2432 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_45, void %if.end.i713.3, void %if.then.i712.3" [top.cpp:81]   --->   Operation 2432 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2433 [1/1] (1.67ns)   --->   "%add_ln82_38 = add i13 %trunc_ln163_3, i13 3" [top.cpp:82]   --->   Operation 2433 'add' 'add_ln82_38' <Predicate = (icmp_ln81_45)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2434 [1/1] (0.00ns)   --->   "%lshr_ln82_44 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_38, i32 3, i32 12" [top.cpp:82]   --->   Operation 2434 'partselect' 'lshr_ln82_44' <Predicate = (icmp_ln81_45)> <Delay = 0.00>
ST_95 : Operation 2435 [1/1] (0.00ns)   --->   "%zext_ln82_45 = zext i10 %lshr_ln82_44" [top.cpp:82]   --->   Operation 2435 'zext' 'zext_ln82_45' <Predicate = (icmp_ln81_45)> <Delay = 0.00>
ST_95 : Operation 2436 [1/1] (0.00ns)   --->   "%buf_24_addr_7 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_45" [top.cpp:82]   --->   Operation 2436 'getelementptr' 'buf_24_addr_7' <Predicate = (icmp_ln81_45)> <Delay = 0.00>
ST_95 : Operation 2437 [1/1] (0.00ns)   --->   "%buf_25_addr_7 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_45" [top.cpp:82]   --->   Operation 2437 'getelementptr' 'buf_25_addr_7' <Predicate = (icmp_ln81_45)> <Delay = 0.00>
ST_95 : Operation 2438 [1/1] (0.00ns)   --->   "%buf_26_addr_7 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_45" [top.cpp:82]   --->   Operation 2438 'getelementptr' 'buf_26_addr_7' <Predicate = (icmp_ln81_45)> <Delay = 0.00>
ST_95 : Operation 2439 [1/1] (0.00ns)   --->   "%buf_27_addr_7 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_45" [top.cpp:82]   --->   Operation 2439 'getelementptr' 'buf_27_addr_7' <Predicate = (icmp_ln81_45)> <Delay = 0.00>
ST_95 : Operation 2440 [1/1] (0.00ns)   --->   "%buf_28_addr_7 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_45" [top.cpp:82]   --->   Operation 2440 'getelementptr' 'buf_28_addr_7' <Predicate = (icmp_ln81_45)> <Delay = 0.00>
ST_95 : Operation 2441 [1/1] (0.00ns)   --->   "%buf_29_addr_7 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_45" [top.cpp:82]   --->   Operation 2441 'getelementptr' 'buf_29_addr_7' <Predicate = (icmp_ln81_45)> <Delay = 0.00>
ST_95 : Operation 2442 [1/1] (0.00ns)   --->   "%buf_30_addr_7 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_45" [top.cpp:82]   --->   Operation 2442 'getelementptr' 'buf_30_addr_7' <Predicate = (icmp_ln81_45)> <Delay = 0.00>
ST_95 : Operation 2443 [1/1] (0.00ns)   --->   "%buf_31_addr_7 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_45" [top.cpp:82]   --->   Operation 2443 'getelementptr' 'buf_31_addr_7' <Predicate = (icmp_ln81_45)> <Delay = 0.00>
ST_95 : Operation 2444 [1/1] (0.00ns)   --->   "%trunc_ln82_45 = trunc i16 %size3_9" [top.cpp:82]   --->   Operation 2444 'trunc' 'trunc_ln82_45' <Predicate = (icmp_ln81_45)> <Delay = 0.00>
ST_95 : Operation 2445 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_45, void %arrayidx.i711851.3.case.2, i3 5, void %arrayidx.i711851.3.case.0, i3 6, void %arrayidx.i711851.3.case.1, i3 4, void %arrayidx.i711851.3.case.7, i3 0, void %arrayidx.i711851.3.case.3, i3 1, void %arrayidx.i711851.3.case.4, i3 2, void %arrayidx.i711851.3.case.5, i3 3, void %arrayidx.i711851.3.case.6" [top.cpp:82]   --->   Operation 2445 'switch' 'switch_ln82' <Predicate = (icmp_ln81_45)> <Delay = 0.95>

State 96 <SV = 95> <Delay = 3.25>
ST_96 : Operation 2446 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_30_addr_7" [top.cpp:82]   --->   Operation 2446 'store' 'store_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_96 : Operation 2447 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.3.exit" [top.cpp:82]   --->   Operation 2447 'br' 'br_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 3)> <Delay = 0.00>
ST_96 : Operation 2448 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_29_addr_7" [top.cpp:82]   --->   Operation 2448 'store' 'store_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_96 : Operation 2449 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.3.exit" [top.cpp:82]   --->   Operation 2449 'br' 'br_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 2)> <Delay = 0.00>
ST_96 : Operation 2450 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_28_addr_7" [top.cpp:82]   --->   Operation 2450 'store' 'store_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_96 : Operation 2451 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.3.exit" [top.cpp:82]   --->   Operation 2451 'br' 'br_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 1)> <Delay = 0.00>
ST_96 : Operation 2452 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_27_addr_7" [top.cpp:82]   --->   Operation 2452 'store' 'store_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_96 : Operation 2453 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.3.exit" [top.cpp:82]   --->   Operation 2453 'br' 'br_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 0)> <Delay = 0.00>
ST_96 : Operation 2454 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_31_addr_7" [top.cpp:82]   --->   Operation 2454 'store' 'store_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_96 : Operation 2455 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.3.exit" [top.cpp:82]   --->   Operation 2455 'br' 'br_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 4)> <Delay = 0.00>
ST_96 : Operation 2456 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_25_addr_7" [top.cpp:82]   --->   Operation 2456 'store' 'store_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_96 : Operation 2457 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.3.exit" [top.cpp:82]   --->   Operation 2457 'br' 'br_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 6)> <Delay = 0.00>
ST_96 : Operation 2458 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_24_addr_7" [top.cpp:82]   --->   Operation 2458 'store' 'store_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_96 : Operation 2459 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.3.exit" [top.cpp:82]   --->   Operation 2459 'br' 'br_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 5)> <Delay = 0.00>
ST_96 : Operation 2460 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_26_addr_7" [top.cpp:82]   --->   Operation 2460 'store' 'store_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_96 : Operation 2461 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.3.exit" [top.cpp:82]   --->   Operation 2461 'br' 'br_ln82' <Predicate = (icmp_ln81_45 & trunc_ln82_45 == 7)> <Delay = 0.00>
ST_96 : Operation 2462 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i713.3" [top.cpp:82]   --->   Operation 2462 'br' 'br_ln82' <Predicate = (icmp_ln81_45)> <Delay = 0.00>
ST_96 : Operation 2463 [1/1] (2.42ns)   --->   "%icmp_ln81_46 = icmp_sgt  i16 %padding_size_6, i16 4" [top.cpp:81]   --->   Operation 2463 'icmp' 'icmp_ln81_46' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2464 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_46, void %if.end.i713.4, void %if.then.i712.4" [top.cpp:81]   --->   Operation 2464 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2465 [1/1] (1.67ns)   --->   "%add_ln82_39 = add i13 %trunc_ln163_3, i13 4" [top.cpp:82]   --->   Operation 2465 'add' 'add_ln82_39' <Predicate = (icmp_ln81_46)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2466 [1/1] (0.00ns)   --->   "%lshr_ln82_45 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_39, i32 3, i32 12" [top.cpp:82]   --->   Operation 2466 'partselect' 'lshr_ln82_45' <Predicate = (icmp_ln81_46)> <Delay = 0.00>
ST_96 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln82_46 = zext i10 %lshr_ln82_45" [top.cpp:82]   --->   Operation 2467 'zext' 'zext_ln82_46' <Predicate = (icmp_ln81_46)> <Delay = 0.00>
ST_96 : Operation 2468 [1/1] (0.00ns)   --->   "%buf_24_addr_8 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_46" [top.cpp:82]   --->   Operation 2468 'getelementptr' 'buf_24_addr_8' <Predicate = (icmp_ln81_46)> <Delay = 0.00>
ST_96 : Operation 2469 [1/1] (0.00ns)   --->   "%buf_25_addr_8 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_46" [top.cpp:82]   --->   Operation 2469 'getelementptr' 'buf_25_addr_8' <Predicate = (icmp_ln81_46)> <Delay = 0.00>
ST_96 : Operation 2470 [1/1] (0.00ns)   --->   "%buf_26_addr_8 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_46" [top.cpp:82]   --->   Operation 2470 'getelementptr' 'buf_26_addr_8' <Predicate = (icmp_ln81_46)> <Delay = 0.00>
ST_96 : Operation 2471 [1/1] (0.00ns)   --->   "%buf_27_addr_8 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_46" [top.cpp:82]   --->   Operation 2471 'getelementptr' 'buf_27_addr_8' <Predicate = (icmp_ln81_46)> <Delay = 0.00>
ST_96 : Operation 2472 [1/1] (0.00ns)   --->   "%buf_28_addr_8 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_46" [top.cpp:82]   --->   Operation 2472 'getelementptr' 'buf_28_addr_8' <Predicate = (icmp_ln81_46)> <Delay = 0.00>
ST_96 : Operation 2473 [1/1] (0.00ns)   --->   "%buf_29_addr_8 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_46" [top.cpp:82]   --->   Operation 2473 'getelementptr' 'buf_29_addr_8' <Predicate = (icmp_ln81_46)> <Delay = 0.00>
ST_96 : Operation 2474 [1/1] (0.00ns)   --->   "%buf_30_addr_8 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_46" [top.cpp:82]   --->   Operation 2474 'getelementptr' 'buf_30_addr_8' <Predicate = (icmp_ln81_46)> <Delay = 0.00>
ST_96 : Operation 2475 [1/1] (0.00ns)   --->   "%buf_31_addr_8 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_46" [top.cpp:82]   --->   Operation 2475 'getelementptr' 'buf_31_addr_8' <Predicate = (icmp_ln81_46)> <Delay = 0.00>
ST_96 : Operation 2476 [1/1] (0.00ns)   --->   "%trunc_ln82_46 = trunc i16 %size3_9" [top.cpp:82]   --->   Operation 2476 'trunc' 'trunc_ln82_46' <Predicate = (icmp_ln81_46)> <Delay = 0.00>
ST_96 : Operation 2477 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_46, void %arrayidx.i711851.4.case.3, i3 4, void %arrayidx.i711851.4.case.0, i3 5, void %arrayidx.i711851.4.case.1, i3 6, void %arrayidx.i711851.4.case.2, i3 3, void %arrayidx.i711851.4.case.7, i3 0, void %arrayidx.i711851.4.case.4, i3 1, void %arrayidx.i711851.4.case.5, i3 2, void %arrayidx.i711851.4.case.6" [top.cpp:82]   --->   Operation 2477 'switch' 'switch_ln82' <Predicate = (icmp_ln81_46)> <Delay = 0.95>

State 97 <SV = 96> <Delay = 3.25>
ST_97 : Operation 2478 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_30_addr_8" [top.cpp:82]   --->   Operation 2478 'store' 'store_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_97 : Operation 2479 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.4.exit" [top.cpp:82]   --->   Operation 2479 'br' 'br_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 2)> <Delay = 0.00>
ST_97 : Operation 2480 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_29_addr_8" [top.cpp:82]   --->   Operation 2480 'store' 'store_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_97 : Operation 2481 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.4.exit" [top.cpp:82]   --->   Operation 2481 'br' 'br_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 1)> <Delay = 0.00>
ST_97 : Operation 2482 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_28_addr_8" [top.cpp:82]   --->   Operation 2482 'store' 'store_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_97 : Operation 2483 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.4.exit" [top.cpp:82]   --->   Operation 2483 'br' 'br_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 0)> <Delay = 0.00>
ST_97 : Operation 2484 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_31_addr_8" [top.cpp:82]   --->   Operation 2484 'store' 'store_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_97 : Operation 2485 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.4.exit" [top.cpp:82]   --->   Operation 2485 'br' 'br_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 3)> <Delay = 0.00>
ST_97 : Operation 2486 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_26_addr_8" [top.cpp:82]   --->   Operation 2486 'store' 'store_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_97 : Operation 2487 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.4.exit" [top.cpp:82]   --->   Operation 2487 'br' 'br_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 6)> <Delay = 0.00>
ST_97 : Operation 2488 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_25_addr_8" [top.cpp:82]   --->   Operation 2488 'store' 'store_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_97 : Operation 2489 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.4.exit" [top.cpp:82]   --->   Operation 2489 'br' 'br_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 5)> <Delay = 0.00>
ST_97 : Operation 2490 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_24_addr_8" [top.cpp:82]   --->   Operation 2490 'store' 'store_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_97 : Operation 2491 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.4.exit" [top.cpp:82]   --->   Operation 2491 'br' 'br_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 4)> <Delay = 0.00>
ST_97 : Operation 2492 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_27_addr_8" [top.cpp:82]   --->   Operation 2492 'store' 'store_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_97 : Operation 2493 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.4.exit" [top.cpp:82]   --->   Operation 2493 'br' 'br_ln82' <Predicate = (icmp_ln81_46 & trunc_ln82_46 == 7)> <Delay = 0.00>
ST_97 : Operation 2494 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i713.4" [top.cpp:82]   --->   Operation 2494 'br' 'br_ln82' <Predicate = (icmp_ln81_46)> <Delay = 0.00>
ST_97 : Operation 2495 [1/1] (2.42ns)   --->   "%icmp_ln81_47 = icmp_sgt  i16 %padding_size_6, i16 5" [top.cpp:81]   --->   Operation 2495 'icmp' 'icmp_ln81_47' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2496 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_47, void %if.end.i713.5, void %if.then.i712.5" [top.cpp:81]   --->   Operation 2496 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2497 [1/1] (1.67ns)   --->   "%add_ln82_40 = add i13 %trunc_ln163_3, i13 5" [top.cpp:82]   --->   Operation 2497 'add' 'add_ln82_40' <Predicate = (icmp_ln81_47)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2498 [1/1] (0.00ns)   --->   "%lshr_ln82_46 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_40, i32 3, i32 12" [top.cpp:82]   --->   Operation 2498 'partselect' 'lshr_ln82_46' <Predicate = (icmp_ln81_47)> <Delay = 0.00>
ST_97 : Operation 2499 [1/1] (0.00ns)   --->   "%zext_ln82_47 = zext i10 %lshr_ln82_46" [top.cpp:82]   --->   Operation 2499 'zext' 'zext_ln82_47' <Predicate = (icmp_ln81_47)> <Delay = 0.00>
ST_97 : Operation 2500 [1/1] (0.00ns)   --->   "%buf_24_addr_9 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_47" [top.cpp:82]   --->   Operation 2500 'getelementptr' 'buf_24_addr_9' <Predicate = (icmp_ln81_47)> <Delay = 0.00>
ST_97 : Operation 2501 [1/1] (0.00ns)   --->   "%buf_25_addr_9 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_47" [top.cpp:82]   --->   Operation 2501 'getelementptr' 'buf_25_addr_9' <Predicate = (icmp_ln81_47)> <Delay = 0.00>
ST_97 : Operation 2502 [1/1] (0.00ns)   --->   "%buf_26_addr_9 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_47" [top.cpp:82]   --->   Operation 2502 'getelementptr' 'buf_26_addr_9' <Predicate = (icmp_ln81_47)> <Delay = 0.00>
ST_97 : Operation 2503 [1/1] (0.00ns)   --->   "%buf_27_addr_9 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_47" [top.cpp:82]   --->   Operation 2503 'getelementptr' 'buf_27_addr_9' <Predicate = (icmp_ln81_47)> <Delay = 0.00>
ST_97 : Operation 2504 [1/1] (0.00ns)   --->   "%buf_28_addr_9 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_47" [top.cpp:82]   --->   Operation 2504 'getelementptr' 'buf_28_addr_9' <Predicate = (icmp_ln81_47)> <Delay = 0.00>
ST_97 : Operation 2505 [1/1] (0.00ns)   --->   "%buf_29_addr_9 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_47" [top.cpp:82]   --->   Operation 2505 'getelementptr' 'buf_29_addr_9' <Predicate = (icmp_ln81_47)> <Delay = 0.00>
ST_97 : Operation 2506 [1/1] (0.00ns)   --->   "%buf_30_addr_9 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_47" [top.cpp:82]   --->   Operation 2506 'getelementptr' 'buf_30_addr_9' <Predicate = (icmp_ln81_47)> <Delay = 0.00>
ST_97 : Operation 2507 [1/1] (0.00ns)   --->   "%buf_31_addr_9 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_47" [top.cpp:82]   --->   Operation 2507 'getelementptr' 'buf_31_addr_9' <Predicate = (icmp_ln81_47)> <Delay = 0.00>
ST_97 : Operation 2508 [1/1] (0.00ns)   --->   "%trunc_ln82_47 = trunc i16 %size3_9" [top.cpp:82]   --->   Operation 2508 'trunc' 'trunc_ln82_47' <Predicate = (icmp_ln81_47)> <Delay = 0.00>
ST_97 : Operation 2509 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_47, void %arrayidx.i711851.5.case.4, i3 3, void %arrayidx.i711851.5.case.0, i3 4, void %arrayidx.i711851.5.case.1, i3 5, void %arrayidx.i711851.5.case.2, i3 6, void %arrayidx.i711851.5.case.3, i3 2, void %arrayidx.i711851.5.case.7, i3 0, void %arrayidx.i711851.5.case.5, i3 1, void %arrayidx.i711851.5.case.6" [top.cpp:82]   --->   Operation 2509 'switch' 'switch_ln82' <Predicate = (icmp_ln81_47)> <Delay = 0.95>

State 98 <SV = 97> <Delay = 3.25>
ST_98 : Operation 2510 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_30_addr_9" [top.cpp:82]   --->   Operation 2510 'store' 'store_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_98 : Operation 2511 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.5.exit" [top.cpp:82]   --->   Operation 2511 'br' 'br_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 1)> <Delay = 0.00>
ST_98 : Operation 2512 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_29_addr_9" [top.cpp:82]   --->   Operation 2512 'store' 'store_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_98 : Operation 2513 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.5.exit" [top.cpp:82]   --->   Operation 2513 'br' 'br_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 0)> <Delay = 0.00>
ST_98 : Operation 2514 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_31_addr_9" [top.cpp:82]   --->   Operation 2514 'store' 'store_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_98 : Operation 2515 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.5.exit" [top.cpp:82]   --->   Operation 2515 'br' 'br_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 2)> <Delay = 0.00>
ST_98 : Operation 2516 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_27_addr_9" [top.cpp:82]   --->   Operation 2516 'store' 'store_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_98 : Operation 2517 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.5.exit" [top.cpp:82]   --->   Operation 2517 'br' 'br_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 6)> <Delay = 0.00>
ST_98 : Operation 2518 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_26_addr_9" [top.cpp:82]   --->   Operation 2518 'store' 'store_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_98 : Operation 2519 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.5.exit" [top.cpp:82]   --->   Operation 2519 'br' 'br_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 5)> <Delay = 0.00>
ST_98 : Operation 2520 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_25_addr_9" [top.cpp:82]   --->   Operation 2520 'store' 'store_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_98 : Operation 2521 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.5.exit" [top.cpp:82]   --->   Operation 2521 'br' 'br_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 4)> <Delay = 0.00>
ST_98 : Operation 2522 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_24_addr_9" [top.cpp:82]   --->   Operation 2522 'store' 'store_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_98 : Operation 2523 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.5.exit" [top.cpp:82]   --->   Operation 2523 'br' 'br_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 3)> <Delay = 0.00>
ST_98 : Operation 2524 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_28_addr_9" [top.cpp:82]   --->   Operation 2524 'store' 'store_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_98 : Operation 2525 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.5.exit" [top.cpp:82]   --->   Operation 2525 'br' 'br_ln82' <Predicate = (icmp_ln81_47 & trunc_ln82_47 == 7)> <Delay = 0.00>
ST_98 : Operation 2526 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i713.5" [top.cpp:82]   --->   Operation 2526 'br' 'br_ln82' <Predicate = (icmp_ln81_47)> <Delay = 0.00>
ST_98 : Operation 2527 [1/1] (2.42ns)   --->   "%icmp_ln81_48 = icmp_sgt  i16 %padding_size_6, i16 6" [top.cpp:81]   --->   Operation 2527 'icmp' 'icmp_ln81_48' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2528 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_48, void %if.end.i713.6, void %if.then.i712.6" [top.cpp:81]   --->   Operation 2528 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2529 [1/1] (1.67ns)   --->   "%add_ln82_41 = add i13 %trunc_ln163_3, i13 6" [top.cpp:82]   --->   Operation 2529 'add' 'add_ln82_41' <Predicate = (icmp_ln81_48)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2530 [1/1] (0.00ns)   --->   "%lshr_ln82_47 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_41, i32 3, i32 12" [top.cpp:82]   --->   Operation 2530 'partselect' 'lshr_ln82_47' <Predicate = (icmp_ln81_48)> <Delay = 0.00>
ST_98 : Operation 2531 [1/1] (0.00ns)   --->   "%zext_ln82_48 = zext i10 %lshr_ln82_47" [top.cpp:82]   --->   Operation 2531 'zext' 'zext_ln82_48' <Predicate = (icmp_ln81_48)> <Delay = 0.00>
ST_98 : Operation 2532 [1/1] (0.00ns)   --->   "%buf_24_addr_10 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_48" [top.cpp:82]   --->   Operation 2532 'getelementptr' 'buf_24_addr_10' <Predicate = (icmp_ln81_48)> <Delay = 0.00>
ST_98 : Operation 2533 [1/1] (0.00ns)   --->   "%buf_25_addr_10 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_48" [top.cpp:82]   --->   Operation 2533 'getelementptr' 'buf_25_addr_10' <Predicate = (icmp_ln81_48)> <Delay = 0.00>
ST_98 : Operation 2534 [1/1] (0.00ns)   --->   "%buf_26_addr_10 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_48" [top.cpp:82]   --->   Operation 2534 'getelementptr' 'buf_26_addr_10' <Predicate = (icmp_ln81_48)> <Delay = 0.00>
ST_98 : Operation 2535 [1/1] (0.00ns)   --->   "%buf_27_addr_10 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_48" [top.cpp:82]   --->   Operation 2535 'getelementptr' 'buf_27_addr_10' <Predicate = (icmp_ln81_48)> <Delay = 0.00>
ST_98 : Operation 2536 [1/1] (0.00ns)   --->   "%buf_28_addr_10 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_48" [top.cpp:82]   --->   Operation 2536 'getelementptr' 'buf_28_addr_10' <Predicate = (icmp_ln81_48)> <Delay = 0.00>
ST_98 : Operation 2537 [1/1] (0.00ns)   --->   "%buf_29_addr_10 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_48" [top.cpp:82]   --->   Operation 2537 'getelementptr' 'buf_29_addr_10' <Predicate = (icmp_ln81_48)> <Delay = 0.00>
ST_98 : Operation 2538 [1/1] (0.00ns)   --->   "%buf_30_addr_10 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_48" [top.cpp:82]   --->   Operation 2538 'getelementptr' 'buf_30_addr_10' <Predicate = (icmp_ln81_48)> <Delay = 0.00>
ST_98 : Operation 2539 [1/1] (0.00ns)   --->   "%buf_31_addr_10 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_48" [top.cpp:82]   --->   Operation 2539 'getelementptr' 'buf_31_addr_10' <Predicate = (icmp_ln81_48)> <Delay = 0.00>
ST_98 : Operation 2540 [1/1] (0.00ns)   --->   "%trunc_ln82_48 = trunc i16 %size3_9" [top.cpp:82]   --->   Operation 2540 'trunc' 'trunc_ln82_48' <Predicate = (icmp_ln81_48)> <Delay = 0.00>
ST_98 : Operation 2541 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_48, void %arrayidx.i711851.6.case.5, i3 2, void %arrayidx.i711851.6.case.0, i3 3, void %arrayidx.i711851.6.case.1, i3 4, void %arrayidx.i711851.6.case.2, i3 5, void %arrayidx.i711851.6.case.3, i3 6, void %arrayidx.i711851.6.case.4, i3 1, void %arrayidx.i711851.6.case.7, i3 0, void %arrayidx.i711851.6.case.6" [top.cpp:82]   --->   Operation 2541 'switch' 'switch_ln82' <Predicate = (icmp_ln81_48)> <Delay = 0.95>

State 99 <SV = 98> <Delay = 4.45>
ST_99 : Operation 2542 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_30_addr_10" [top.cpp:82]   --->   Operation 2542 'store' 'store_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_99 : Operation 2543 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.6.exit" [top.cpp:82]   --->   Operation 2543 'br' 'br_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 0)> <Delay = 0.00>
ST_99 : Operation 2544 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_31_addr_10" [top.cpp:82]   --->   Operation 2544 'store' 'store_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_99 : Operation 2545 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.6.exit" [top.cpp:82]   --->   Operation 2545 'br' 'br_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 1)> <Delay = 0.00>
ST_99 : Operation 2546 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_28_addr_10" [top.cpp:82]   --->   Operation 2546 'store' 'store_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_99 : Operation 2547 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.6.exit" [top.cpp:82]   --->   Operation 2547 'br' 'br_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 6)> <Delay = 0.00>
ST_99 : Operation 2548 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_27_addr_10" [top.cpp:82]   --->   Operation 2548 'store' 'store_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_99 : Operation 2549 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.6.exit" [top.cpp:82]   --->   Operation 2549 'br' 'br_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 5)> <Delay = 0.00>
ST_99 : Operation 2550 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_26_addr_10" [top.cpp:82]   --->   Operation 2550 'store' 'store_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_99 : Operation 2551 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.6.exit" [top.cpp:82]   --->   Operation 2551 'br' 'br_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 4)> <Delay = 0.00>
ST_99 : Operation 2552 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_25_addr_10" [top.cpp:82]   --->   Operation 2552 'store' 'store_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_99 : Operation 2553 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.6.exit" [top.cpp:82]   --->   Operation 2553 'br' 'br_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 3)> <Delay = 0.00>
ST_99 : Operation 2554 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_24_addr_10" [top.cpp:82]   --->   Operation 2554 'store' 'store_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_99 : Operation 2555 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.6.exit" [top.cpp:82]   --->   Operation 2555 'br' 'br_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 2)> <Delay = 0.00>
ST_99 : Operation 2556 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_29_addr_10" [top.cpp:82]   --->   Operation 2556 'store' 'store_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_99 : Operation 2557 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i711851.6.exit" [top.cpp:82]   --->   Operation 2557 'br' 'br_ln82' <Predicate = (icmp_ln81_48 & trunc_ln82_48 == 7)> <Delay = 0.00>
ST_99 : Operation 2558 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i713.6" [top.cpp:82]   --->   Operation 2558 'br' 'br_ln82' <Predicate = (icmp_ln81_48)> <Delay = 0.00>
ST_99 : Operation 2559 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i16 %val_size3_3_loc_load" [top.cpp:75]   --->   Operation 2559 'sext' 'sext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2560 [1/1] (2.07ns)   --->   "%add_ln75_7 = add i17 %sext_ln75_7, i17 7" [top.cpp:75]   --->   Operation 2560 'add' 'add_ln75_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2561 [1/1] (2.07ns)   --->   "%add_ln75_19 = add i16 %val_size3_3_loc_load, i16 7" [top.cpp:75]   --->   Operation 2561 'add' 'add_ln75_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2562 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_7, i32 16" [top.cpp:75]   --->   Operation 2562 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2563 [1/1] (2.07ns)   --->   "%sub_ln75_21 = sub i16 65529, i16 %val_size3_3_loc_load" [top.cpp:75]   --->   Operation 2563 'sub' 'sub_ln75_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2564 [1/1] (0.00ns)   --->   "%trunc_ln75_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_21, i32 3, i32 15" [top.cpp:75]   --->   Operation 2564 'partselect' 'trunc_ln75_3' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2565 [1/1] (1.67ns)   --->   "%sub_ln75_22 = sub i13 0, i13 %trunc_ln75_3" [top.cpp:75]   --->   Operation 2565 'sub' 'sub_ln75_22' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2566 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_19, i32 3, i32 15" [top.cpp:75]   --->   Operation 2566 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2567 [1/1] (0.69ns)   --->   "%select_ln75_7 = select i1 %tmp_43, i13 %sub_ln75_22, i13 %tmp_6" [top.cpp:75]   --->   Operation 2567 'select' 'select_ln75_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 100 <SV = 99> <Delay = 4.50>
ST_100 : Operation 2568 [1/1] (0.00ns)   --->   "%val_size3_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_7, i3 0" [top.cpp:75]   --->   Operation 2568 'bitconcatenate' 'val_size3_1' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2569 [1/1] (2.07ns)   --->   "%padding_size_7 = sub i16 %val_size3_1, i16 %val_size3_3_loc_load" [top.cpp:75]   --->   Operation 2569 'sub' 'padding_size_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2570 [1/1] (2.42ns)   --->   "%icmp_ln81_49 = icmp_sgt  i16 %padding_size_7, i16 0" [top.cpp:81]   --->   Operation 2570 'icmp' 'icmp_ln81_49' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2571 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_49, void %if.end.i739, void %if.then.i738" [top.cpp:81]   --->   Operation 2571 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 101 <SV = 100> <Delay = 3.25>
ST_101 : Operation 2572 [1/1] (0.00ns)   --->   "%lshr_ln82_48 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %val_size3_3_loc_load, i32 3, i32 14" [top.cpp:82]   --->   Operation 2572 'partselect' 'lshr_ln82_48' <Predicate = (icmp_ln81_49)> <Delay = 0.00>
ST_101 : Operation 2573 [1/1] (0.00ns)   --->   "%zext_ln82_49 = zext i12 %lshr_ln82_48" [top.cpp:82]   --->   Operation 2573 'zext' 'zext_ln82_49' <Predicate = (icmp_ln81_49)> <Delay = 0.00>
ST_101 : Operation 2574 [1/1] (0.00ns)   --->   "%buf_72_addr = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_49" [top.cpp:82]   --->   Operation 2574 'getelementptr' 'buf_72_addr' <Predicate = (icmp_ln81_49)> <Delay = 0.00>
ST_101 : Operation 2575 [1/1] (0.00ns)   --->   "%buf_73_addr = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_49" [top.cpp:82]   --->   Operation 2575 'getelementptr' 'buf_73_addr' <Predicate = (icmp_ln81_49)> <Delay = 0.00>
ST_101 : Operation 2576 [1/1] (0.00ns)   --->   "%buf_74_addr = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_49" [top.cpp:82]   --->   Operation 2576 'getelementptr' 'buf_74_addr' <Predicate = (icmp_ln81_49)> <Delay = 0.00>
ST_101 : Operation 2577 [1/1] (0.00ns)   --->   "%buf_75_addr = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_49" [top.cpp:82]   --->   Operation 2577 'getelementptr' 'buf_75_addr' <Predicate = (icmp_ln81_49)> <Delay = 0.00>
ST_101 : Operation 2578 [1/1] (0.00ns)   --->   "%buf_76_addr = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_49" [top.cpp:82]   --->   Operation 2578 'getelementptr' 'buf_76_addr' <Predicate = (icmp_ln81_49)> <Delay = 0.00>
ST_101 : Operation 2579 [1/1] (0.00ns)   --->   "%buf_77_addr = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_49" [top.cpp:82]   --->   Operation 2579 'getelementptr' 'buf_77_addr' <Predicate = (icmp_ln81_49)> <Delay = 0.00>
ST_101 : Operation 2580 [1/1] (0.00ns)   --->   "%buf_78_addr = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_49" [top.cpp:82]   --->   Operation 2580 'getelementptr' 'buf_78_addr' <Predicate = (icmp_ln81_49)> <Delay = 0.00>
ST_101 : Operation 2581 [1/1] (0.00ns)   --->   "%buf_79_addr = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_49" [top.cpp:82]   --->   Operation 2581 'getelementptr' 'buf_79_addr' <Predicate = (icmp_ln81_49)> <Delay = 0.00>
ST_101 : Operation 2582 [1/1] (0.00ns)   --->   "%trunc_ln82_49 = trunc i16 %val_size3_3_loc_load" [top.cpp:82]   --->   Operation 2582 'trunc' 'trunc_ln82_49' <Predicate = (icmp_ln81_49)> <Delay = 0.00>
ST_101 : Operation 2583 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_49, void %arrayidx.i737850.case.7, i3 0, void %arrayidx.i737850.case.0, i3 1, void %arrayidx.i737850.case.1, i3 2, void %arrayidx.i737850.case.2, i3 3, void %arrayidx.i737850.case.3, i3 4, void %arrayidx.i737850.case.4, i3 5, void %arrayidx.i737850.case.5, i3 6, void %arrayidx.i737850.case.6" [top.cpp:82]   --->   Operation 2583 'switch' 'switch_ln82' <Predicate = (icmp_ln81_49)> <Delay = 0.95>
ST_101 : Operation 2584 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_78_addr" [top.cpp:82]   --->   Operation 2584 'store' 'store_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_101 : Operation 2585 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.exit" [top.cpp:82]   --->   Operation 2585 'br' 'br_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 6)> <Delay = 0.00>
ST_101 : Operation 2586 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_77_addr" [top.cpp:82]   --->   Operation 2586 'store' 'store_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_101 : Operation 2587 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.exit" [top.cpp:82]   --->   Operation 2587 'br' 'br_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 5)> <Delay = 0.00>
ST_101 : Operation 2588 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_76_addr" [top.cpp:82]   --->   Operation 2588 'store' 'store_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_101 : Operation 2589 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.exit" [top.cpp:82]   --->   Operation 2589 'br' 'br_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 4)> <Delay = 0.00>
ST_101 : Operation 2590 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_75_addr" [top.cpp:82]   --->   Operation 2590 'store' 'store_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_101 : Operation 2591 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.exit" [top.cpp:82]   --->   Operation 2591 'br' 'br_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 3)> <Delay = 0.00>
ST_101 : Operation 2592 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_74_addr" [top.cpp:82]   --->   Operation 2592 'store' 'store_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_101 : Operation 2593 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.exit" [top.cpp:82]   --->   Operation 2593 'br' 'br_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 2)> <Delay = 0.00>
ST_101 : Operation 2594 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_73_addr" [top.cpp:82]   --->   Operation 2594 'store' 'store_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_101 : Operation 2595 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.exit" [top.cpp:82]   --->   Operation 2595 'br' 'br_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 1)> <Delay = 0.00>
ST_101 : Operation 2596 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_72_addr" [top.cpp:82]   --->   Operation 2596 'store' 'store_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_101 : Operation 2597 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.exit" [top.cpp:82]   --->   Operation 2597 'br' 'br_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 0)> <Delay = 0.00>
ST_101 : Operation 2598 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_79_addr" [top.cpp:82]   --->   Operation 2598 'store' 'store_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_101 : Operation 2599 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.exit" [top.cpp:82]   --->   Operation 2599 'br' 'br_ln82' <Predicate = (icmp_ln81_49 & trunc_ln82_49 == 7)> <Delay = 0.00>
ST_101 : Operation 2600 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i739" [top.cpp:82]   --->   Operation 2600 'br' 'br_ln82' <Predicate = (icmp_ln81_49)> <Delay = 0.00>
ST_101 : Operation 2601 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_7, i32 1, i32 15" [top.cpp:81]   --->   Operation 2601 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2602 [1/1] (2.31ns)   --->   "%icmp_ln81_50 = icmp_sgt  i15 %tmp_44, i15 0" [top.cpp:81]   --->   Operation 2602 'icmp' 'icmp_ln81_50' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2603 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_50, void %if.end.i739.1, void %if.then.i738.1" [top.cpp:81]   --->   Operation 2603 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2604 [1/1] (1.94ns)   --->   "%add_ln82_42 = add i15 %trunc_ln171_2_loc_load, i15 1" [top.cpp:82]   --->   Operation 2604 'add' 'add_ln82_42' <Predicate = (icmp_ln81_50)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2605 [1/1] (0.00ns)   --->   "%lshr_ln82_49 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_42, i32 3, i32 14" [top.cpp:82]   --->   Operation 2605 'partselect' 'lshr_ln82_49' <Predicate = (icmp_ln81_50)> <Delay = 0.00>
ST_101 : Operation 2606 [1/1] (0.00ns)   --->   "%zext_ln82_50 = zext i12 %lshr_ln82_49" [top.cpp:82]   --->   Operation 2606 'zext' 'zext_ln82_50' <Predicate = (icmp_ln81_50)> <Delay = 0.00>
ST_101 : Operation 2607 [1/1] (0.00ns)   --->   "%buf_72_addr_1 = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_50" [top.cpp:82]   --->   Operation 2607 'getelementptr' 'buf_72_addr_1' <Predicate = (icmp_ln81_50)> <Delay = 0.00>
ST_101 : Operation 2608 [1/1] (0.00ns)   --->   "%buf_73_addr_1 = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_50" [top.cpp:82]   --->   Operation 2608 'getelementptr' 'buf_73_addr_1' <Predicate = (icmp_ln81_50)> <Delay = 0.00>
ST_101 : Operation 2609 [1/1] (0.00ns)   --->   "%buf_74_addr_1 = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_50" [top.cpp:82]   --->   Operation 2609 'getelementptr' 'buf_74_addr_1' <Predicate = (icmp_ln81_50)> <Delay = 0.00>
ST_101 : Operation 2610 [1/1] (0.00ns)   --->   "%buf_75_addr_1 = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_50" [top.cpp:82]   --->   Operation 2610 'getelementptr' 'buf_75_addr_1' <Predicate = (icmp_ln81_50)> <Delay = 0.00>
ST_101 : Operation 2611 [1/1] (0.00ns)   --->   "%buf_76_addr_1 = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_50" [top.cpp:82]   --->   Operation 2611 'getelementptr' 'buf_76_addr_1' <Predicate = (icmp_ln81_50)> <Delay = 0.00>
ST_101 : Operation 2612 [1/1] (0.00ns)   --->   "%buf_77_addr_1 = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_50" [top.cpp:82]   --->   Operation 2612 'getelementptr' 'buf_77_addr_1' <Predicate = (icmp_ln81_50)> <Delay = 0.00>
ST_101 : Operation 2613 [1/1] (0.00ns)   --->   "%buf_78_addr_1 = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_50" [top.cpp:82]   --->   Operation 2613 'getelementptr' 'buf_78_addr_1' <Predicate = (icmp_ln81_50)> <Delay = 0.00>
ST_101 : Operation 2614 [1/1] (0.00ns)   --->   "%buf_79_addr_1 = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_50" [top.cpp:82]   --->   Operation 2614 'getelementptr' 'buf_79_addr_1' <Predicate = (icmp_ln81_50)> <Delay = 0.00>
ST_101 : Operation 2615 [1/1] (0.00ns)   --->   "%trunc_ln82_50 = trunc i16 %val_size3_3_loc_load" [top.cpp:82]   --->   Operation 2615 'trunc' 'trunc_ln82_50' <Predicate = (icmp_ln81_50)> <Delay = 0.00>
ST_101 : Operation 2616 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_50, void %arrayidx.i737850.1.case.0, i3 6, void %arrayidx.i737850.1.case.7, i3 0, void %arrayidx.i737850.1.case.1, i3 1, void %arrayidx.i737850.1.case.2, i3 2, void %arrayidx.i737850.1.case.3, i3 3, void %arrayidx.i737850.1.case.4, i3 4, void %arrayidx.i737850.1.case.5, i3 5, void %arrayidx.i737850.1.case.6" [top.cpp:82]   --->   Operation 2616 'switch' 'switch_ln82' <Predicate = (icmp_ln81_50)> <Delay = 0.95>

State 102 <SV = 101> <Delay = 3.25>
ST_102 : Operation 2617 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_78_addr_1" [top.cpp:82]   --->   Operation 2617 'store' 'store_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_102 : Operation 2618 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.1.exit" [top.cpp:82]   --->   Operation 2618 'br' 'br_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 5)> <Delay = 0.00>
ST_102 : Operation 2619 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_77_addr_1" [top.cpp:82]   --->   Operation 2619 'store' 'store_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_102 : Operation 2620 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.1.exit" [top.cpp:82]   --->   Operation 2620 'br' 'br_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 4)> <Delay = 0.00>
ST_102 : Operation 2621 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_76_addr_1" [top.cpp:82]   --->   Operation 2621 'store' 'store_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_102 : Operation 2622 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.1.exit" [top.cpp:82]   --->   Operation 2622 'br' 'br_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 3)> <Delay = 0.00>
ST_102 : Operation 2623 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_75_addr_1" [top.cpp:82]   --->   Operation 2623 'store' 'store_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_102 : Operation 2624 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.1.exit" [top.cpp:82]   --->   Operation 2624 'br' 'br_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 2)> <Delay = 0.00>
ST_102 : Operation 2625 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_74_addr_1" [top.cpp:82]   --->   Operation 2625 'store' 'store_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_102 : Operation 2626 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.1.exit" [top.cpp:82]   --->   Operation 2626 'br' 'br_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 1)> <Delay = 0.00>
ST_102 : Operation 2627 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_73_addr_1" [top.cpp:82]   --->   Operation 2627 'store' 'store_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_102 : Operation 2628 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.1.exit" [top.cpp:82]   --->   Operation 2628 'br' 'br_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 0)> <Delay = 0.00>
ST_102 : Operation 2629 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_79_addr_1" [top.cpp:82]   --->   Operation 2629 'store' 'store_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_102 : Operation 2630 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.1.exit" [top.cpp:82]   --->   Operation 2630 'br' 'br_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 6)> <Delay = 0.00>
ST_102 : Operation 2631 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_72_addr_1" [top.cpp:82]   --->   Operation 2631 'store' 'store_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_102 : Operation 2632 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.1.exit" [top.cpp:82]   --->   Operation 2632 'br' 'br_ln82' <Predicate = (icmp_ln81_50 & trunc_ln82_50 == 7)> <Delay = 0.00>
ST_102 : Operation 2633 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i739.1" [top.cpp:82]   --->   Operation 2633 'br' 'br_ln82' <Predicate = (icmp_ln81_50)> <Delay = 0.00>
ST_102 : Operation 2634 [1/1] (2.42ns)   --->   "%icmp_ln81_51 = icmp_sgt  i16 %padding_size_7, i16 2" [top.cpp:81]   --->   Operation 2634 'icmp' 'icmp_ln81_51' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2635 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_51, void %if.end.i739.2, void %if.then.i738.2" [top.cpp:81]   --->   Operation 2635 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2636 [1/1] (1.94ns)   --->   "%add_ln82_43 = add i15 %trunc_ln171_2_loc_load, i15 2" [top.cpp:82]   --->   Operation 2636 'add' 'add_ln82_43' <Predicate = (icmp_ln81_51)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2637 [1/1] (0.00ns)   --->   "%lshr_ln82_50 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_43, i32 3, i32 14" [top.cpp:82]   --->   Operation 2637 'partselect' 'lshr_ln82_50' <Predicate = (icmp_ln81_51)> <Delay = 0.00>
ST_102 : Operation 2638 [1/1] (0.00ns)   --->   "%zext_ln82_51 = zext i12 %lshr_ln82_50" [top.cpp:82]   --->   Operation 2638 'zext' 'zext_ln82_51' <Predicate = (icmp_ln81_51)> <Delay = 0.00>
ST_102 : Operation 2639 [1/1] (0.00ns)   --->   "%buf_72_addr_2 = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_51" [top.cpp:82]   --->   Operation 2639 'getelementptr' 'buf_72_addr_2' <Predicate = (icmp_ln81_51)> <Delay = 0.00>
ST_102 : Operation 2640 [1/1] (0.00ns)   --->   "%buf_73_addr_2 = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_51" [top.cpp:82]   --->   Operation 2640 'getelementptr' 'buf_73_addr_2' <Predicate = (icmp_ln81_51)> <Delay = 0.00>
ST_102 : Operation 2641 [1/1] (0.00ns)   --->   "%buf_74_addr_2 = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_51" [top.cpp:82]   --->   Operation 2641 'getelementptr' 'buf_74_addr_2' <Predicate = (icmp_ln81_51)> <Delay = 0.00>
ST_102 : Operation 2642 [1/1] (0.00ns)   --->   "%buf_75_addr_2 = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_51" [top.cpp:82]   --->   Operation 2642 'getelementptr' 'buf_75_addr_2' <Predicate = (icmp_ln81_51)> <Delay = 0.00>
ST_102 : Operation 2643 [1/1] (0.00ns)   --->   "%buf_76_addr_2 = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_51" [top.cpp:82]   --->   Operation 2643 'getelementptr' 'buf_76_addr_2' <Predicate = (icmp_ln81_51)> <Delay = 0.00>
ST_102 : Operation 2644 [1/1] (0.00ns)   --->   "%buf_77_addr_2 = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_51" [top.cpp:82]   --->   Operation 2644 'getelementptr' 'buf_77_addr_2' <Predicate = (icmp_ln81_51)> <Delay = 0.00>
ST_102 : Operation 2645 [1/1] (0.00ns)   --->   "%buf_78_addr_2 = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_51" [top.cpp:82]   --->   Operation 2645 'getelementptr' 'buf_78_addr_2' <Predicate = (icmp_ln81_51)> <Delay = 0.00>
ST_102 : Operation 2646 [1/1] (0.00ns)   --->   "%buf_79_addr_2 = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_51" [top.cpp:82]   --->   Operation 2646 'getelementptr' 'buf_79_addr_2' <Predicate = (icmp_ln81_51)> <Delay = 0.00>
ST_102 : Operation 2647 [1/1] (0.00ns)   --->   "%trunc_ln82_51 = trunc i16 %val_size3_3_loc_load" [top.cpp:82]   --->   Operation 2647 'trunc' 'trunc_ln82_51' <Predicate = (icmp_ln81_51)> <Delay = 0.00>
ST_102 : Operation 2648 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_51, void %arrayidx.i737850.2.case.1, i3 6, void %arrayidx.i737850.2.case.0, i3 5, void %arrayidx.i737850.2.case.7, i3 0, void %arrayidx.i737850.2.case.2, i3 1, void %arrayidx.i737850.2.case.3, i3 2, void %arrayidx.i737850.2.case.4, i3 3, void %arrayidx.i737850.2.case.5, i3 4, void %arrayidx.i737850.2.case.6" [top.cpp:82]   --->   Operation 2648 'switch' 'switch_ln82' <Predicate = (icmp_ln81_51)> <Delay = 0.95>

State 103 <SV = 102> <Delay = 3.25>
ST_103 : Operation 2649 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_78_addr_2" [top.cpp:82]   --->   Operation 2649 'store' 'store_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_103 : Operation 2650 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.2.exit" [top.cpp:82]   --->   Operation 2650 'br' 'br_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 4)> <Delay = 0.00>
ST_103 : Operation 2651 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_77_addr_2" [top.cpp:82]   --->   Operation 2651 'store' 'store_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_103 : Operation 2652 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.2.exit" [top.cpp:82]   --->   Operation 2652 'br' 'br_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 3)> <Delay = 0.00>
ST_103 : Operation 2653 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_76_addr_2" [top.cpp:82]   --->   Operation 2653 'store' 'store_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_103 : Operation 2654 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.2.exit" [top.cpp:82]   --->   Operation 2654 'br' 'br_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 2)> <Delay = 0.00>
ST_103 : Operation 2655 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_75_addr_2" [top.cpp:82]   --->   Operation 2655 'store' 'store_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_103 : Operation 2656 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.2.exit" [top.cpp:82]   --->   Operation 2656 'br' 'br_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 1)> <Delay = 0.00>
ST_103 : Operation 2657 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_74_addr_2" [top.cpp:82]   --->   Operation 2657 'store' 'store_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_103 : Operation 2658 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.2.exit" [top.cpp:82]   --->   Operation 2658 'br' 'br_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 0)> <Delay = 0.00>
ST_103 : Operation 2659 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_79_addr_2" [top.cpp:82]   --->   Operation 2659 'store' 'store_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_103 : Operation 2660 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.2.exit" [top.cpp:82]   --->   Operation 2660 'br' 'br_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 5)> <Delay = 0.00>
ST_103 : Operation 2661 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_72_addr_2" [top.cpp:82]   --->   Operation 2661 'store' 'store_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_103 : Operation 2662 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.2.exit" [top.cpp:82]   --->   Operation 2662 'br' 'br_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 6)> <Delay = 0.00>
ST_103 : Operation 2663 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_73_addr_2" [top.cpp:82]   --->   Operation 2663 'store' 'store_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_103 : Operation 2664 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.2.exit" [top.cpp:82]   --->   Operation 2664 'br' 'br_ln82' <Predicate = (icmp_ln81_51 & trunc_ln82_51 == 7)> <Delay = 0.00>
ST_103 : Operation 2665 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i739.2" [top.cpp:82]   --->   Operation 2665 'br' 'br_ln82' <Predicate = (icmp_ln81_51)> <Delay = 0.00>
ST_103 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_7, i32 2, i32 15" [top.cpp:81]   --->   Operation 2666 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2667 [1/1] (2.20ns)   --->   "%icmp_ln81_52 = icmp_sgt  i14 %tmp_45, i14 0" [top.cpp:81]   --->   Operation 2667 'icmp' 'icmp_ln81_52' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2668 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_52, void %if.end.i739.3, void %if.then.i738.3" [top.cpp:81]   --->   Operation 2668 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2669 [1/1] (1.94ns)   --->   "%add_ln82_44 = add i15 %trunc_ln171_2_loc_load, i15 3" [top.cpp:82]   --->   Operation 2669 'add' 'add_ln82_44' <Predicate = (icmp_ln81_52)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2670 [1/1] (0.00ns)   --->   "%lshr_ln82_51 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_44, i32 3, i32 14" [top.cpp:82]   --->   Operation 2670 'partselect' 'lshr_ln82_51' <Predicate = (icmp_ln81_52)> <Delay = 0.00>
ST_103 : Operation 2671 [1/1] (0.00ns)   --->   "%zext_ln82_52 = zext i12 %lshr_ln82_51" [top.cpp:82]   --->   Operation 2671 'zext' 'zext_ln82_52' <Predicate = (icmp_ln81_52)> <Delay = 0.00>
ST_103 : Operation 2672 [1/1] (0.00ns)   --->   "%buf_72_addr_3 = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_52" [top.cpp:82]   --->   Operation 2672 'getelementptr' 'buf_72_addr_3' <Predicate = (icmp_ln81_52)> <Delay = 0.00>
ST_103 : Operation 2673 [1/1] (0.00ns)   --->   "%buf_73_addr_3 = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_52" [top.cpp:82]   --->   Operation 2673 'getelementptr' 'buf_73_addr_3' <Predicate = (icmp_ln81_52)> <Delay = 0.00>
ST_103 : Operation 2674 [1/1] (0.00ns)   --->   "%buf_74_addr_3 = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_52" [top.cpp:82]   --->   Operation 2674 'getelementptr' 'buf_74_addr_3' <Predicate = (icmp_ln81_52)> <Delay = 0.00>
ST_103 : Operation 2675 [1/1] (0.00ns)   --->   "%buf_75_addr_3 = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_52" [top.cpp:82]   --->   Operation 2675 'getelementptr' 'buf_75_addr_3' <Predicate = (icmp_ln81_52)> <Delay = 0.00>
ST_103 : Operation 2676 [1/1] (0.00ns)   --->   "%buf_76_addr_3 = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_52" [top.cpp:82]   --->   Operation 2676 'getelementptr' 'buf_76_addr_3' <Predicate = (icmp_ln81_52)> <Delay = 0.00>
ST_103 : Operation 2677 [1/1] (0.00ns)   --->   "%buf_77_addr_3 = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_52" [top.cpp:82]   --->   Operation 2677 'getelementptr' 'buf_77_addr_3' <Predicate = (icmp_ln81_52)> <Delay = 0.00>
ST_103 : Operation 2678 [1/1] (0.00ns)   --->   "%buf_78_addr_3 = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_52" [top.cpp:82]   --->   Operation 2678 'getelementptr' 'buf_78_addr_3' <Predicate = (icmp_ln81_52)> <Delay = 0.00>
ST_103 : Operation 2679 [1/1] (0.00ns)   --->   "%buf_79_addr_3 = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_52" [top.cpp:82]   --->   Operation 2679 'getelementptr' 'buf_79_addr_3' <Predicate = (icmp_ln81_52)> <Delay = 0.00>
ST_103 : Operation 2680 [1/1] (0.00ns)   --->   "%trunc_ln82_52 = trunc i16 %val_size3_3_loc_load" [top.cpp:82]   --->   Operation 2680 'trunc' 'trunc_ln82_52' <Predicate = (icmp_ln81_52)> <Delay = 0.00>
ST_103 : Operation 2681 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_52, void %arrayidx.i737850.3.case.2, i3 5, void %arrayidx.i737850.3.case.0, i3 6, void %arrayidx.i737850.3.case.1, i3 4, void %arrayidx.i737850.3.case.7, i3 0, void %arrayidx.i737850.3.case.3, i3 1, void %arrayidx.i737850.3.case.4, i3 2, void %arrayidx.i737850.3.case.5, i3 3, void %arrayidx.i737850.3.case.6" [top.cpp:82]   --->   Operation 2681 'switch' 'switch_ln82' <Predicate = (icmp_ln81_52)> <Delay = 0.95>

State 104 <SV = 103> <Delay = 3.25>
ST_104 : Operation 2682 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_78_addr_3" [top.cpp:82]   --->   Operation 2682 'store' 'store_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_104 : Operation 2683 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.3.exit" [top.cpp:82]   --->   Operation 2683 'br' 'br_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 3)> <Delay = 0.00>
ST_104 : Operation 2684 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_77_addr_3" [top.cpp:82]   --->   Operation 2684 'store' 'store_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_104 : Operation 2685 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.3.exit" [top.cpp:82]   --->   Operation 2685 'br' 'br_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 2)> <Delay = 0.00>
ST_104 : Operation 2686 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_76_addr_3" [top.cpp:82]   --->   Operation 2686 'store' 'store_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_104 : Operation 2687 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.3.exit" [top.cpp:82]   --->   Operation 2687 'br' 'br_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 1)> <Delay = 0.00>
ST_104 : Operation 2688 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_75_addr_3" [top.cpp:82]   --->   Operation 2688 'store' 'store_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_104 : Operation 2689 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.3.exit" [top.cpp:82]   --->   Operation 2689 'br' 'br_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 0)> <Delay = 0.00>
ST_104 : Operation 2690 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_79_addr_3" [top.cpp:82]   --->   Operation 2690 'store' 'store_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_104 : Operation 2691 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.3.exit" [top.cpp:82]   --->   Operation 2691 'br' 'br_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 4)> <Delay = 0.00>
ST_104 : Operation 2692 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_73_addr_3" [top.cpp:82]   --->   Operation 2692 'store' 'store_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_104 : Operation 2693 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.3.exit" [top.cpp:82]   --->   Operation 2693 'br' 'br_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 6)> <Delay = 0.00>
ST_104 : Operation 2694 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_72_addr_3" [top.cpp:82]   --->   Operation 2694 'store' 'store_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_104 : Operation 2695 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.3.exit" [top.cpp:82]   --->   Operation 2695 'br' 'br_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 5)> <Delay = 0.00>
ST_104 : Operation 2696 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_74_addr_3" [top.cpp:82]   --->   Operation 2696 'store' 'store_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_104 : Operation 2697 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.3.exit" [top.cpp:82]   --->   Operation 2697 'br' 'br_ln82' <Predicate = (icmp_ln81_52 & trunc_ln82_52 == 7)> <Delay = 0.00>
ST_104 : Operation 2698 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i739.3" [top.cpp:82]   --->   Operation 2698 'br' 'br_ln82' <Predicate = (icmp_ln81_52)> <Delay = 0.00>
ST_104 : Operation 2699 [1/1] (2.42ns)   --->   "%icmp_ln81_53 = icmp_sgt  i16 %padding_size_7, i16 4" [top.cpp:81]   --->   Operation 2699 'icmp' 'icmp_ln81_53' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2700 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_53, void %if.end.i739.4, void %if.then.i738.4" [top.cpp:81]   --->   Operation 2700 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2701 [1/1] (1.94ns)   --->   "%add_ln82_45 = add i15 %trunc_ln171_2_loc_load, i15 4" [top.cpp:82]   --->   Operation 2701 'add' 'add_ln82_45' <Predicate = (icmp_ln81_53)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2702 [1/1] (0.00ns)   --->   "%lshr_ln82_52 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_45, i32 3, i32 14" [top.cpp:82]   --->   Operation 2702 'partselect' 'lshr_ln82_52' <Predicate = (icmp_ln81_53)> <Delay = 0.00>
ST_104 : Operation 2703 [1/1] (0.00ns)   --->   "%zext_ln82_53 = zext i12 %lshr_ln82_52" [top.cpp:82]   --->   Operation 2703 'zext' 'zext_ln82_53' <Predicate = (icmp_ln81_53)> <Delay = 0.00>
ST_104 : Operation 2704 [1/1] (0.00ns)   --->   "%buf_72_addr_4 = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_53" [top.cpp:82]   --->   Operation 2704 'getelementptr' 'buf_72_addr_4' <Predicate = (icmp_ln81_53)> <Delay = 0.00>
ST_104 : Operation 2705 [1/1] (0.00ns)   --->   "%buf_73_addr_4 = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_53" [top.cpp:82]   --->   Operation 2705 'getelementptr' 'buf_73_addr_4' <Predicate = (icmp_ln81_53)> <Delay = 0.00>
ST_104 : Operation 2706 [1/1] (0.00ns)   --->   "%buf_74_addr_4 = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_53" [top.cpp:82]   --->   Operation 2706 'getelementptr' 'buf_74_addr_4' <Predicate = (icmp_ln81_53)> <Delay = 0.00>
ST_104 : Operation 2707 [1/1] (0.00ns)   --->   "%buf_75_addr_4 = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_53" [top.cpp:82]   --->   Operation 2707 'getelementptr' 'buf_75_addr_4' <Predicate = (icmp_ln81_53)> <Delay = 0.00>
ST_104 : Operation 2708 [1/1] (0.00ns)   --->   "%buf_76_addr_4 = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_53" [top.cpp:82]   --->   Operation 2708 'getelementptr' 'buf_76_addr_4' <Predicate = (icmp_ln81_53)> <Delay = 0.00>
ST_104 : Operation 2709 [1/1] (0.00ns)   --->   "%buf_77_addr_4 = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_53" [top.cpp:82]   --->   Operation 2709 'getelementptr' 'buf_77_addr_4' <Predicate = (icmp_ln81_53)> <Delay = 0.00>
ST_104 : Operation 2710 [1/1] (0.00ns)   --->   "%buf_78_addr_4 = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_53" [top.cpp:82]   --->   Operation 2710 'getelementptr' 'buf_78_addr_4' <Predicate = (icmp_ln81_53)> <Delay = 0.00>
ST_104 : Operation 2711 [1/1] (0.00ns)   --->   "%buf_79_addr_4 = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_53" [top.cpp:82]   --->   Operation 2711 'getelementptr' 'buf_79_addr_4' <Predicate = (icmp_ln81_53)> <Delay = 0.00>
ST_104 : Operation 2712 [1/1] (0.00ns)   --->   "%trunc_ln82_53 = trunc i16 %val_size3_3_loc_load" [top.cpp:82]   --->   Operation 2712 'trunc' 'trunc_ln82_53' <Predicate = (icmp_ln81_53)> <Delay = 0.00>
ST_104 : Operation 2713 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_53, void %arrayidx.i737850.4.case.3, i3 4, void %arrayidx.i737850.4.case.0, i3 5, void %arrayidx.i737850.4.case.1, i3 6, void %arrayidx.i737850.4.case.2, i3 3, void %arrayidx.i737850.4.case.7, i3 0, void %arrayidx.i737850.4.case.4, i3 1, void %arrayidx.i737850.4.case.5, i3 2, void %arrayidx.i737850.4.case.6" [top.cpp:82]   --->   Operation 2713 'switch' 'switch_ln82' <Predicate = (icmp_ln81_53)> <Delay = 0.95>

State 105 <SV = 104> <Delay = 3.25>
ST_105 : Operation 2714 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_78_addr_4" [top.cpp:82]   --->   Operation 2714 'store' 'store_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_105 : Operation 2715 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.4.exit" [top.cpp:82]   --->   Operation 2715 'br' 'br_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 2)> <Delay = 0.00>
ST_105 : Operation 2716 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_77_addr_4" [top.cpp:82]   --->   Operation 2716 'store' 'store_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_105 : Operation 2717 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.4.exit" [top.cpp:82]   --->   Operation 2717 'br' 'br_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 1)> <Delay = 0.00>
ST_105 : Operation 2718 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_76_addr_4" [top.cpp:82]   --->   Operation 2718 'store' 'store_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_105 : Operation 2719 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.4.exit" [top.cpp:82]   --->   Operation 2719 'br' 'br_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 0)> <Delay = 0.00>
ST_105 : Operation 2720 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_79_addr_4" [top.cpp:82]   --->   Operation 2720 'store' 'store_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_105 : Operation 2721 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.4.exit" [top.cpp:82]   --->   Operation 2721 'br' 'br_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 3)> <Delay = 0.00>
ST_105 : Operation 2722 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_74_addr_4" [top.cpp:82]   --->   Operation 2722 'store' 'store_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_105 : Operation 2723 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.4.exit" [top.cpp:82]   --->   Operation 2723 'br' 'br_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 6)> <Delay = 0.00>
ST_105 : Operation 2724 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_73_addr_4" [top.cpp:82]   --->   Operation 2724 'store' 'store_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_105 : Operation 2725 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.4.exit" [top.cpp:82]   --->   Operation 2725 'br' 'br_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 5)> <Delay = 0.00>
ST_105 : Operation 2726 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_72_addr_4" [top.cpp:82]   --->   Operation 2726 'store' 'store_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_105 : Operation 2727 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.4.exit" [top.cpp:82]   --->   Operation 2727 'br' 'br_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 4)> <Delay = 0.00>
ST_105 : Operation 2728 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_75_addr_4" [top.cpp:82]   --->   Operation 2728 'store' 'store_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_105 : Operation 2729 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.4.exit" [top.cpp:82]   --->   Operation 2729 'br' 'br_ln82' <Predicate = (icmp_ln81_53 & trunc_ln82_53 == 7)> <Delay = 0.00>
ST_105 : Operation 2730 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i739.4" [top.cpp:82]   --->   Operation 2730 'br' 'br_ln82' <Predicate = (icmp_ln81_53)> <Delay = 0.00>
ST_105 : Operation 2731 [1/1] (2.42ns)   --->   "%icmp_ln81_54 = icmp_sgt  i16 %padding_size_7, i16 5" [top.cpp:81]   --->   Operation 2731 'icmp' 'icmp_ln81_54' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2732 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_54, void %if.end.i739.5, void %if.then.i738.5" [top.cpp:81]   --->   Operation 2732 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2733 [1/1] (1.94ns)   --->   "%add_ln82_46 = add i15 %trunc_ln171_2_loc_load, i15 5" [top.cpp:82]   --->   Operation 2733 'add' 'add_ln82_46' <Predicate = (icmp_ln81_54)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2734 [1/1] (0.00ns)   --->   "%lshr_ln82_53 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_46, i32 3, i32 14" [top.cpp:82]   --->   Operation 2734 'partselect' 'lshr_ln82_53' <Predicate = (icmp_ln81_54)> <Delay = 0.00>
ST_105 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln82_54 = zext i12 %lshr_ln82_53" [top.cpp:82]   --->   Operation 2735 'zext' 'zext_ln82_54' <Predicate = (icmp_ln81_54)> <Delay = 0.00>
ST_105 : Operation 2736 [1/1] (0.00ns)   --->   "%buf_72_addr_5 = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_54" [top.cpp:82]   --->   Operation 2736 'getelementptr' 'buf_72_addr_5' <Predicate = (icmp_ln81_54)> <Delay = 0.00>
ST_105 : Operation 2737 [1/1] (0.00ns)   --->   "%buf_73_addr_5 = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_54" [top.cpp:82]   --->   Operation 2737 'getelementptr' 'buf_73_addr_5' <Predicate = (icmp_ln81_54)> <Delay = 0.00>
ST_105 : Operation 2738 [1/1] (0.00ns)   --->   "%buf_74_addr_5 = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_54" [top.cpp:82]   --->   Operation 2738 'getelementptr' 'buf_74_addr_5' <Predicate = (icmp_ln81_54)> <Delay = 0.00>
ST_105 : Operation 2739 [1/1] (0.00ns)   --->   "%buf_75_addr_5 = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_54" [top.cpp:82]   --->   Operation 2739 'getelementptr' 'buf_75_addr_5' <Predicate = (icmp_ln81_54)> <Delay = 0.00>
ST_105 : Operation 2740 [1/1] (0.00ns)   --->   "%buf_76_addr_5 = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_54" [top.cpp:82]   --->   Operation 2740 'getelementptr' 'buf_76_addr_5' <Predicate = (icmp_ln81_54)> <Delay = 0.00>
ST_105 : Operation 2741 [1/1] (0.00ns)   --->   "%buf_77_addr_5 = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_54" [top.cpp:82]   --->   Operation 2741 'getelementptr' 'buf_77_addr_5' <Predicate = (icmp_ln81_54)> <Delay = 0.00>
ST_105 : Operation 2742 [1/1] (0.00ns)   --->   "%buf_78_addr_5 = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_54" [top.cpp:82]   --->   Operation 2742 'getelementptr' 'buf_78_addr_5' <Predicate = (icmp_ln81_54)> <Delay = 0.00>
ST_105 : Operation 2743 [1/1] (0.00ns)   --->   "%buf_79_addr_5 = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_54" [top.cpp:82]   --->   Operation 2743 'getelementptr' 'buf_79_addr_5' <Predicate = (icmp_ln81_54)> <Delay = 0.00>
ST_105 : Operation 2744 [1/1] (0.00ns)   --->   "%trunc_ln82_54 = trunc i16 %val_size3_3_loc_load" [top.cpp:82]   --->   Operation 2744 'trunc' 'trunc_ln82_54' <Predicate = (icmp_ln81_54)> <Delay = 0.00>
ST_105 : Operation 2745 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_54, void %arrayidx.i737850.5.case.4, i3 3, void %arrayidx.i737850.5.case.0, i3 4, void %arrayidx.i737850.5.case.1, i3 5, void %arrayidx.i737850.5.case.2, i3 6, void %arrayidx.i737850.5.case.3, i3 2, void %arrayidx.i737850.5.case.7, i3 0, void %arrayidx.i737850.5.case.5, i3 1, void %arrayidx.i737850.5.case.6" [top.cpp:82]   --->   Operation 2745 'switch' 'switch_ln82' <Predicate = (icmp_ln81_54)> <Delay = 0.95>

State 106 <SV = 105> <Delay = 3.25>
ST_106 : Operation 2746 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_78_addr_5" [top.cpp:82]   --->   Operation 2746 'store' 'store_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_106 : Operation 2747 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.5.exit" [top.cpp:82]   --->   Operation 2747 'br' 'br_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 1)> <Delay = 0.00>
ST_106 : Operation 2748 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_77_addr_5" [top.cpp:82]   --->   Operation 2748 'store' 'store_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_106 : Operation 2749 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.5.exit" [top.cpp:82]   --->   Operation 2749 'br' 'br_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 0)> <Delay = 0.00>
ST_106 : Operation 2750 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_79_addr_5" [top.cpp:82]   --->   Operation 2750 'store' 'store_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_106 : Operation 2751 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.5.exit" [top.cpp:82]   --->   Operation 2751 'br' 'br_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 2)> <Delay = 0.00>
ST_106 : Operation 2752 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_75_addr_5" [top.cpp:82]   --->   Operation 2752 'store' 'store_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_106 : Operation 2753 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.5.exit" [top.cpp:82]   --->   Operation 2753 'br' 'br_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 6)> <Delay = 0.00>
ST_106 : Operation 2754 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_74_addr_5" [top.cpp:82]   --->   Operation 2754 'store' 'store_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_106 : Operation 2755 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.5.exit" [top.cpp:82]   --->   Operation 2755 'br' 'br_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 5)> <Delay = 0.00>
ST_106 : Operation 2756 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_73_addr_5" [top.cpp:82]   --->   Operation 2756 'store' 'store_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_106 : Operation 2757 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.5.exit" [top.cpp:82]   --->   Operation 2757 'br' 'br_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 4)> <Delay = 0.00>
ST_106 : Operation 2758 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_72_addr_5" [top.cpp:82]   --->   Operation 2758 'store' 'store_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_106 : Operation 2759 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.5.exit" [top.cpp:82]   --->   Operation 2759 'br' 'br_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 3)> <Delay = 0.00>
ST_106 : Operation 2760 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_76_addr_5" [top.cpp:82]   --->   Operation 2760 'store' 'store_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_106 : Operation 2761 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.5.exit" [top.cpp:82]   --->   Operation 2761 'br' 'br_ln82' <Predicate = (icmp_ln81_54 & trunc_ln82_54 == 7)> <Delay = 0.00>
ST_106 : Operation 2762 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i739.5" [top.cpp:82]   --->   Operation 2762 'br' 'br_ln82' <Predicate = (icmp_ln81_54)> <Delay = 0.00>
ST_106 : Operation 2763 [1/1] (2.42ns)   --->   "%icmp_ln81_55 = icmp_sgt  i16 %padding_size_7, i16 6" [top.cpp:81]   --->   Operation 2763 'icmp' 'icmp_ln81_55' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2764 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_55, void %if.end.i739.6, void %if.then.i738.6" [top.cpp:81]   --->   Operation 2764 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2765 [1/1] (1.94ns)   --->   "%add_ln82_47 = add i15 %trunc_ln171_2_loc_load, i15 6" [top.cpp:82]   --->   Operation 2765 'add' 'add_ln82_47' <Predicate = (icmp_ln81_55)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2766 [1/1] (0.00ns)   --->   "%lshr_ln82_54 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_47, i32 3, i32 14" [top.cpp:82]   --->   Operation 2766 'partselect' 'lshr_ln82_54' <Predicate = (icmp_ln81_55)> <Delay = 0.00>
ST_106 : Operation 2767 [1/1] (0.00ns)   --->   "%zext_ln82_55 = zext i12 %lshr_ln82_54" [top.cpp:82]   --->   Operation 2767 'zext' 'zext_ln82_55' <Predicate = (icmp_ln81_55)> <Delay = 0.00>
ST_106 : Operation 2768 [1/1] (0.00ns)   --->   "%buf_72_addr_6 = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_55" [top.cpp:82]   --->   Operation 2768 'getelementptr' 'buf_72_addr_6' <Predicate = (icmp_ln81_55)> <Delay = 0.00>
ST_106 : Operation 2769 [1/1] (0.00ns)   --->   "%buf_73_addr_6 = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_55" [top.cpp:82]   --->   Operation 2769 'getelementptr' 'buf_73_addr_6' <Predicate = (icmp_ln81_55)> <Delay = 0.00>
ST_106 : Operation 2770 [1/1] (0.00ns)   --->   "%buf_74_addr_6 = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_55" [top.cpp:82]   --->   Operation 2770 'getelementptr' 'buf_74_addr_6' <Predicate = (icmp_ln81_55)> <Delay = 0.00>
ST_106 : Operation 2771 [1/1] (0.00ns)   --->   "%buf_75_addr_6 = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_55" [top.cpp:82]   --->   Operation 2771 'getelementptr' 'buf_75_addr_6' <Predicate = (icmp_ln81_55)> <Delay = 0.00>
ST_106 : Operation 2772 [1/1] (0.00ns)   --->   "%buf_76_addr_6 = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_55" [top.cpp:82]   --->   Operation 2772 'getelementptr' 'buf_76_addr_6' <Predicate = (icmp_ln81_55)> <Delay = 0.00>
ST_106 : Operation 2773 [1/1] (0.00ns)   --->   "%buf_77_addr_6 = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_55" [top.cpp:82]   --->   Operation 2773 'getelementptr' 'buf_77_addr_6' <Predicate = (icmp_ln81_55)> <Delay = 0.00>
ST_106 : Operation 2774 [1/1] (0.00ns)   --->   "%buf_78_addr_6 = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_55" [top.cpp:82]   --->   Operation 2774 'getelementptr' 'buf_78_addr_6' <Predicate = (icmp_ln81_55)> <Delay = 0.00>
ST_106 : Operation 2775 [1/1] (0.00ns)   --->   "%buf_79_addr_6 = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_55" [top.cpp:82]   --->   Operation 2775 'getelementptr' 'buf_79_addr_6' <Predicate = (icmp_ln81_55)> <Delay = 0.00>
ST_106 : Operation 2776 [1/1] (0.00ns)   --->   "%trunc_ln82_55 = trunc i16 %val_size3_3_loc_load" [top.cpp:82]   --->   Operation 2776 'trunc' 'trunc_ln82_55' <Predicate = (icmp_ln81_55)> <Delay = 0.00>
ST_106 : Operation 2777 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_55, void %arrayidx.i737850.6.case.5, i3 2, void %arrayidx.i737850.6.case.0, i3 3, void %arrayidx.i737850.6.case.1, i3 4, void %arrayidx.i737850.6.case.2, i3 5, void %arrayidx.i737850.6.case.3, i3 6, void %arrayidx.i737850.6.case.4, i3 1, void %arrayidx.i737850.6.case.7, i3 0, void %arrayidx.i737850.6.case.6" [top.cpp:82]   --->   Operation 2777 'switch' 'switch_ln82' <Predicate = (icmp_ln81_55)> <Delay = 0.95>

State 107 <SV = 106> <Delay = 4.45>
ST_107 : Operation 2778 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_78_addr_6" [top.cpp:82]   --->   Operation 2778 'store' 'store_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_107 : Operation 2779 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.6.exit" [top.cpp:82]   --->   Operation 2779 'br' 'br_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 0)> <Delay = 0.00>
ST_107 : Operation 2780 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_79_addr_6" [top.cpp:82]   --->   Operation 2780 'store' 'store_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_107 : Operation 2781 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.6.exit" [top.cpp:82]   --->   Operation 2781 'br' 'br_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 1)> <Delay = 0.00>
ST_107 : Operation 2782 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_76_addr_6" [top.cpp:82]   --->   Operation 2782 'store' 'store_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_107 : Operation 2783 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.6.exit" [top.cpp:82]   --->   Operation 2783 'br' 'br_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 6)> <Delay = 0.00>
ST_107 : Operation 2784 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_75_addr_6" [top.cpp:82]   --->   Operation 2784 'store' 'store_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_107 : Operation 2785 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.6.exit" [top.cpp:82]   --->   Operation 2785 'br' 'br_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 5)> <Delay = 0.00>
ST_107 : Operation 2786 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_74_addr_6" [top.cpp:82]   --->   Operation 2786 'store' 'store_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_107 : Operation 2787 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.6.exit" [top.cpp:82]   --->   Operation 2787 'br' 'br_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 4)> <Delay = 0.00>
ST_107 : Operation 2788 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_73_addr_6" [top.cpp:82]   --->   Operation 2788 'store' 'store_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_107 : Operation 2789 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.6.exit" [top.cpp:82]   --->   Operation 2789 'br' 'br_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 3)> <Delay = 0.00>
ST_107 : Operation 2790 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_72_addr_6" [top.cpp:82]   --->   Operation 2790 'store' 'store_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_107 : Operation 2791 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.6.exit" [top.cpp:82]   --->   Operation 2791 'br' 'br_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 2)> <Delay = 0.00>
ST_107 : Operation 2792 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_77_addr_6" [top.cpp:82]   --->   Operation 2792 'store' 'store_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_107 : Operation 2793 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i737850.6.exit" [top.cpp:82]   --->   Operation 2793 'br' 'br_ln82' <Predicate = (icmp_ln81_55 & trunc_ln82_55 == 7)> <Delay = 0.00>
ST_107 : Operation 2794 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i739.6" [top.cpp:82]   --->   Operation 2794 'br' 'br_ln82' <Predicate = (icmp_ln81_55)> <Delay = 0.00>
ST_107 : Operation 2795 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i16 %size4_9" [top.cpp:75]   --->   Operation 2795 'sext' 'sext_ln75_8' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2796 [1/1] (2.07ns)   --->   "%add_ln75_8 = add i17 %sext_ln75_8, i17 7" [top.cpp:75]   --->   Operation 2796 'add' 'add_ln75_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2797 [1/1] (2.07ns)   --->   "%add_ln75_20 = add i16 %size4_9, i16 7" [top.cpp:75]   --->   Operation 2797 'add' 'add_ln75_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2798 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_8, i32 16" [top.cpp:75]   --->   Operation 2798 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2799 [1/1] (2.07ns)   --->   "%sub_ln75_24 = sub i16 65529, i16 %size4_9" [top.cpp:75]   --->   Operation 2799 'sub' 'sub_ln75_24' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2800 [1/1] (0.00ns)   --->   "%trunc_ln75_6 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_24, i32 3, i32 15" [top.cpp:75]   --->   Operation 2800 'partselect' 'trunc_ln75_6' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2801 [1/1] (1.67ns)   --->   "%sub_ln75_25 = sub i13 0, i13 %trunc_ln75_6" [top.cpp:75]   --->   Operation 2801 'sub' 'sub_ln75_25' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2802 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_20, i32 3, i32 15" [top.cpp:75]   --->   Operation 2802 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2803 [1/1] (0.69ns)   --->   "%select_ln75_8 = select i1 %tmp_46, i13 %sub_ln75_25, i13 %tmp_26" [top.cpp:75]   --->   Operation 2803 'select' 'select_ln75_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 108 <SV = 107> <Delay = 4.50>
ST_108 : Operation 2804 [1/1] (0.00ns)   --->   "%size4_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_8, i3 0" [top.cpp:75]   --->   Operation 2804 'bitconcatenate' 'size4_8' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2805 [1/1] (2.07ns)   --->   "%padding_size_8 = sub i16 %size4_8, i16 %size4_9" [top.cpp:75]   --->   Operation 2805 'sub' 'padding_size_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2806 [1/1] (2.42ns)   --->   "%icmp_ln81_56 = icmp_sgt  i16 %padding_size_8, i16 0" [top.cpp:81]   --->   Operation 2806 'icmp' 'icmp_ln81_56' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2807 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_56, void %if.end.i765, void %if.then.i764" [top.cpp:81]   --->   Operation 2807 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 109 <SV = 108> <Delay = 3.25>
ST_109 : Operation 2808 [1/1] (0.00ns)   --->   "%lshr_ln82_55 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size4_9, i32 3, i32 12" [top.cpp:82]   --->   Operation 2808 'partselect' 'lshr_ln82_55' <Predicate = (icmp_ln81_56)> <Delay = 0.00>
ST_109 : Operation 2809 [1/1] (0.00ns)   --->   "%zext_ln82_56 = zext i10 %lshr_ln82_55" [top.cpp:82]   --->   Operation 2809 'zext' 'zext_ln82_56' <Predicate = (icmp_ln81_56)> <Delay = 0.00>
ST_109 : Operation 2810 [1/1] (0.00ns)   --->   "%buf_32_addr_4 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_56" [top.cpp:82]   --->   Operation 2810 'getelementptr' 'buf_32_addr_4' <Predicate = (icmp_ln81_56)> <Delay = 0.00>
ST_109 : Operation 2811 [1/1] (0.00ns)   --->   "%buf_33_addr_4 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_56" [top.cpp:82]   --->   Operation 2811 'getelementptr' 'buf_33_addr_4' <Predicate = (icmp_ln81_56)> <Delay = 0.00>
ST_109 : Operation 2812 [1/1] (0.00ns)   --->   "%buf_34_addr_4 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_56" [top.cpp:82]   --->   Operation 2812 'getelementptr' 'buf_34_addr_4' <Predicate = (icmp_ln81_56)> <Delay = 0.00>
ST_109 : Operation 2813 [1/1] (0.00ns)   --->   "%buf_35_addr_4 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_56" [top.cpp:82]   --->   Operation 2813 'getelementptr' 'buf_35_addr_4' <Predicate = (icmp_ln81_56)> <Delay = 0.00>
ST_109 : Operation 2814 [1/1] (0.00ns)   --->   "%buf_36_addr_4 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_56" [top.cpp:82]   --->   Operation 2814 'getelementptr' 'buf_36_addr_4' <Predicate = (icmp_ln81_56)> <Delay = 0.00>
ST_109 : Operation 2815 [1/1] (0.00ns)   --->   "%buf_37_addr_4 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_56" [top.cpp:82]   --->   Operation 2815 'getelementptr' 'buf_37_addr_4' <Predicate = (icmp_ln81_56)> <Delay = 0.00>
ST_109 : Operation 2816 [1/1] (0.00ns)   --->   "%buf_38_addr_4 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_56" [top.cpp:82]   --->   Operation 2816 'getelementptr' 'buf_38_addr_4' <Predicate = (icmp_ln81_56)> <Delay = 0.00>
ST_109 : Operation 2817 [1/1] (0.00ns)   --->   "%buf_39_addr_4 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_56" [top.cpp:82]   --->   Operation 2817 'getelementptr' 'buf_39_addr_4' <Predicate = (icmp_ln81_56)> <Delay = 0.00>
ST_109 : Operation 2818 [1/1] (0.00ns)   --->   "%trunc_ln82_56 = trunc i16 %size4_9" [top.cpp:82]   --->   Operation 2818 'trunc' 'trunc_ln82_56' <Predicate = (icmp_ln81_56)> <Delay = 0.00>
ST_109 : Operation 2819 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_56, void %arrayidx.i763849.case.7, i3 0, void %arrayidx.i763849.case.0, i3 1, void %arrayidx.i763849.case.1, i3 2, void %arrayidx.i763849.case.2, i3 3, void %arrayidx.i763849.case.3, i3 4, void %arrayidx.i763849.case.4, i3 5, void %arrayidx.i763849.case.5, i3 6, void %arrayidx.i763849.case.6" [top.cpp:82]   --->   Operation 2819 'switch' 'switch_ln82' <Predicate = (icmp_ln81_56)> <Delay = 0.95>
ST_109 : Operation 2820 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_38_addr_4" [top.cpp:82]   --->   Operation 2820 'store' 'store_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_109 : Operation 2821 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.exit" [top.cpp:82]   --->   Operation 2821 'br' 'br_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 6)> <Delay = 0.00>
ST_109 : Operation 2822 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_37_addr_4" [top.cpp:82]   --->   Operation 2822 'store' 'store_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_109 : Operation 2823 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.exit" [top.cpp:82]   --->   Operation 2823 'br' 'br_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 5)> <Delay = 0.00>
ST_109 : Operation 2824 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_36_addr_4" [top.cpp:82]   --->   Operation 2824 'store' 'store_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_109 : Operation 2825 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.exit" [top.cpp:82]   --->   Operation 2825 'br' 'br_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 4)> <Delay = 0.00>
ST_109 : Operation 2826 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_35_addr_4" [top.cpp:82]   --->   Operation 2826 'store' 'store_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_109 : Operation 2827 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.exit" [top.cpp:82]   --->   Operation 2827 'br' 'br_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 3)> <Delay = 0.00>
ST_109 : Operation 2828 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_34_addr_4" [top.cpp:82]   --->   Operation 2828 'store' 'store_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_109 : Operation 2829 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.exit" [top.cpp:82]   --->   Operation 2829 'br' 'br_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 2)> <Delay = 0.00>
ST_109 : Operation 2830 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_33_addr_4" [top.cpp:82]   --->   Operation 2830 'store' 'store_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_109 : Operation 2831 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.exit" [top.cpp:82]   --->   Operation 2831 'br' 'br_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 1)> <Delay = 0.00>
ST_109 : Operation 2832 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_32_addr_4" [top.cpp:82]   --->   Operation 2832 'store' 'store_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_109 : Operation 2833 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.exit" [top.cpp:82]   --->   Operation 2833 'br' 'br_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 0)> <Delay = 0.00>
ST_109 : Operation 2834 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_39_addr_4" [top.cpp:82]   --->   Operation 2834 'store' 'store_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_109 : Operation 2835 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.exit" [top.cpp:82]   --->   Operation 2835 'br' 'br_ln82' <Predicate = (icmp_ln81_56 & trunc_ln82_56 == 7)> <Delay = 0.00>
ST_109 : Operation 2836 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i765" [top.cpp:82]   --->   Operation 2836 'br' 'br_ln82' <Predicate = (icmp_ln81_56)> <Delay = 0.00>
ST_109 : Operation 2837 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_8, i32 1, i32 15" [top.cpp:81]   --->   Operation 2837 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2838 [1/1] (2.31ns)   --->   "%icmp_ln81_57 = icmp_sgt  i15 %tmp_47, i15 0" [top.cpp:81]   --->   Operation 2838 'icmp' 'icmp_ln81_57' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2839 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_57, void %if.end.i765.1, void %if.then.i764.1" [top.cpp:81]   --->   Operation 2839 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2840 [1/1] (1.67ns)   --->   "%add_ln82_48 = add i13 %trunc_ln163_4, i13 1" [top.cpp:82]   --->   Operation 2840 'add' 'add_ln82_48' <Predicate = (icmp_ln81_57)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2841 [1/1] (0.00ns)   --->   "%lshr_ln82_56 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_48, i32 3, i32 12" [top.cpp:82]   --->   Operation 2841 'partselect' 'lshr_ln82_56' <Predicate = (icmp_ln81_57)> <Delay = 0.00>
ST_109 : Operation 2842 [1/1] (0.00ns)   --->   "%zext_ln82_57 = zext i10 %lshr_ln82_56" [top.cpp:82]   --->   Operation 2842 'zext' 'zext_ln82_57' <Predicate = (icmp_ln81_57)> <Delay = 0.00>
ST_109 : Operation 2843 [1/1] (0.00ns)   --->   "%buf_32_addr_5 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_57" [top.cpp:82]   --->   Operation 2843 'getelementptr' 'buf_32_addr_5' <Predicate = (icmp_ln81_57)> <Delay = 0.00>
ST_109 : Operation 2844 [1/1] (0.00ns)   --->   "%buf_33_addr_5 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_57" [top.cpp:82]   --->   Operation 2844 'getelementptr' 'buf_33_addr_5' <Predicate = (icmp_ln81_57)> <Delay = 0.00>
ST_109 : Operation 2845 [1/1] (0.00ns)   --->   "%buf_34_addr_5 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_57" [top.cpp:82]   --->   Operation 2845 'getelementptr' 'buf_34_addr_5' <Predicate = (icmp_ln81_57)> <Delay = 0.00>
ST_109 : Operation 2846 [1/1] (0.00ns)   --->   "%buf_35_addr_5 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_57" [top.cpp:82]   --->   Operation 2846 'getelementptr' 'buf_35_addr_5' <Predicate = (icmp_ln81_57)> <Delay = 0.00>
ST_109 : Operation 2847 [1/1] (0.00ns)   --->   "%buf_36_addr_5 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_57" [top.cpp:82]   --->   Operation 2847 'getelementptr' 'buf_36_addr_5' <Predicate = (icmp_ln81_57)> <Delay = 0.00>
ST_109 : Operation 2848 [1/1] (0.00ns)   --->   "%buf_37_addr_5 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_57" [top.cpp:82]   --->   Operation 2848 'getelementptr' 'buf_37_addr_5' <Predicate = (icmp_ln81_57)> <Delay = 0.00>
ST_109 : Operation 2849 [1/1] (0.00ns)   --->   "%buf_38_addr_5 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_57" [top.cpp:82]   --->   Operation 2849 'getelementptr' 'buf_38_addr_5' <Predicate = (icmp_ln81_57)> <Delay = 0.00>
ST_109 : Operation 2850 [1/1] (0.00ns)   --->   "%buf_39_addr_5 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_57" [top.cpp:82]   --->   Operation 2850 'getelementptr' 'buf_39_addr_5' <Predicate = (icmp_ln81_57)> <Delay = 0.00>
ST_109 : Operation 2851 [1/1] (0.00ns)   --->   "%trunc_ln82_57 = trunc i16 %size4_9" [top.cpp:82]   --->   Operation 2851 'trunc' 'trunc_ln82_57' <Predicate = (icmp_ln81_57)> <Delay = 0.00>
ST_109 : Operation 2852 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_57, void %arrayidx.i763849.1.case.0, i3 6, void %arrayidx.i763849.1.case.7, i3 0, void %arrayidx.i763849.1.case.1, i3 1, void %arrayidx.i763849.1.case.2, i3 2, void %arrayidx.i763849.1.case.3, i3 3, void %arrayidx.i763849.1.case.4, i3 4, void %arrayidx.i763849.1.case.5, i3 5, void %arrayidx.i763849.1.case.6" [top.cpp:82]   --->   Operation 2852 'switch' 'switch_ln82' <Predicate = (icmp_ln81_57)> <Delay = 0.95>

State 110 <SV = 109> <Delay = 3.25>
ST_110 : Operation 2853 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_38_addr_5" [top.cpp:82]   --->   Operation 2853 'store' 'store_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_110 : Operation 2854 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.1.exit" [top.cpp:82]   --->   Operation 2854 'br' 'br_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 5)> <Delay = 0.00>
ST_110 : Operation 2855 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_37_addr_5" [top.cpp:82]   --->   Operation 2855 'store' 'store_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_110 : Operation 2856 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.1.exit" [top.cpp:82]   --->   Operation 2856 'br' 'br_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 4)> <Delay = 0.00>
ST_110 : Operation 2857 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_36_addr_5" [top.cpp:82]   --->   Operation 2857 'store' 'store_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_110 : Operation 2858 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.1.exit" [top.cpp:82]   --->   Operation 2858 'br' 'br_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 3)> <Delay = 0.00>
ST_110 : Operation 2859 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_35_addr_5" [top.cpp:82]   --->   Operation 2859 'store' 'store_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_110 : Operation 2860 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.1.exit" [top.cpp:82]   --->   Operation 2860 'br' 'br_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 2)> <Delay = 0.00>
ST_110 : Operation 2861 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_34_addr_5" [top.cpp:82]   --->   Operation 2861 'store' 'store_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_110 : Operation 2862 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.1.exit" [top.cpp:82]   --->   Operation 2862 'br' 'br_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 1)> <Delay = 0.00>
ST_110 : Operation 2863 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_33_addr_5" [top.cpp:82]   --->   Operation 2863 'store' 'store_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_110 : Operation 2864 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.1.exit" [top.cpp:82]   --->   Operation 2864 'br' 'br_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 0)> <Delay = 0.00>
ST_110 : Operation 2865 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_39_addr_5" [top.cpp:82]   --->   Operation 2865 'store' 'store_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_110 : Operation 2866 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.1.exit" [top.cpp:82]   --->   Operation 2866 'br' 'br_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 6)> <Delay = 0.00>
ST_110 : Operation 2867 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_32_addr_5" [top.cpp:82]   --->   Operation 2867 'store' 'store_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_110 : Operation 2868 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.1.exit" [top.cpp:82]   --->   Operation 2868 'br' 'br_ln82' <Predicate = (icmp_ln81_57 & trunc_ln82_57 == 7)> <Delay = 0.00>
ST_110 : Operation 2869 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i765.1" [top.cpp:82]   --->   Operation 2869 'br' 'br_ln82' <Predicate = (icmp_ln81_57)> <Delay = 0.00>
ST_110 : Operation 2870 [1/1] (2.42ns)   --->   "%icmp_ln81_58 = icmp_sgt  i16 %padding_size_8, i16 2" [top.cpp:81]   --->   Operation 2870 'icmp' 'icmp_ln81_58' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2871 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_58, void %if.end.i765.2, void %if.then.i764.2" [top.cpp:81]   --->   Operation 2871 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2872 [1/1] (1.67ns)   --->   "%add_ln82_49 = add i13 %trunc_ln163_4, i13 2" [top.cpp:82]   --->   Operation 2872 'add' 'add_ln82_49' <Predicate = (icmp_ln81_58)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2873 [1/1] (0.00ns)   --->   "%lshr_ln82_57 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_49, i32 3, i32 12" [top.cpp:82]   --->   Operation 2873 'partselect' 'lshr_ln82_57' <Predicate = (icmp_ln81_58)> <Delay = 0.00>
ST_110 : Operation 2874 [1/1] (0.00ns)   --->   "%zext_ln82_58 = zext i10 %lshr_ln82_57" [top.cpp:82]   --->   Operation 2874 'zext' 'zext_ln82_58' <Predicate = (icmp_ln81_58)> <Delay = 0.00>
ST_110 : Operation 2875 [1/1] (0.00ns)   --->   "%buf_32_addr_6 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_58" [top.cpp:82]   --->   Operation 2875 'getelementptr' 'buf_32_addr_6' <Predicate = (icmp_ln81_58)> <Delay = 0.00>
ST_110 : Operation 2876 [1/1] (0.00ns)   --->   "%buf_33_addr_6 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_58" [top.cpp:82]   --->   Operation 2876 'getelementptr' 'buf_33_addr_6' <Predicate = (icmp_ln81_58)> <Delay = 0.00>
ST_110 : Operation 2877 [1/1] (0.00ns)   --->   "%buf_34_addr_6 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_58" [top.cpp:82]   --->   Operation 2877 'getelementptr' 'buf_34_addr_6' <Predicate = (icmp_ln81_58)> <Delay = 0.00>
ST_110 : Operation 2878 [1/1] (0.00ns)   --->   "%buf_35_addr_6 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_58" [top.cpp:82]   --->   Operation 2878 'getelementptr' 'buf_35_addr_6' <Predicate = (icmp_ln81_58)> <Delay = 0.00>
ST_110 : Operation 2879 [1/1] (0.00ns)   --->   "%buf_36_addr_6 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_58" [top.cpp:82]   --->   Operation 2879 'getelementptr' 'buf_36_addr_6' <Predicate = (icmp_ln81_58)> <Delay = 0.00>
ST_110 : Operation 2880 [1/1] (0.00ns)   --->   "%buf_37_addr_6 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_58" [top.cpp:82]   --->   Operation 2880 'getelementptr' 'buf_37_addr_6' <Predicate = (icmp_ln81_58)> <Delay = 0.00>
ST_110 : Operation 2881 [1/1] (0.00ns)   --->   "%buf_38_addr_6 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_58" [top.cpp:82]   --->   Operation 2881 'getelementptr' 'buf_38_addr_6' <Predicate = (icmp_ln81_58)> <Delay = 0.00>
ST_110 : Operation 2882 [1/1] (0.00ns)   --->   "%buf_39_addr_6 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_58" [top.cpp:82]   --->   Operation 2882 'getelementptr' 'buf_39_addr_6' <Predicate = (icmp_ln81_58)> <Delay = 0.00>
ST_110 : Operation 2883 [1/1] (0.00ns)   --->   "%trunc_ln82_58 = trunc i16 %size4_9" [top.cpp:82]   --->   Operation 2883 'trunc' 'trunc_ln82_58' <Predicate = (icmp_ln81_58)> <Delay = 0.00>
ST_110 : Operation 2884 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_58, void %arrayidx.i763849.2.case.1, i3 6, void %arrayidx.i763849.2.case.0, i3 5, void %arrayidx.i763849.2.case.7, i3 0, void %arrayidx.i763849.2.case.2, i3 1, void %arrayidx.i763849.2.case.3, i3 2, void %arrayidx.i763849.2.case.4, i3 3, void %arrayidx.i763849.2.case.5, i3 4, void %arrayidx.i763849.2.case.6" [top.cpp:82]   --->   Operation 2884 'switch' 'switch_ln82' <Predicate = (icmp_ln81_58)> <Delay = 0.95>

State 111 <SV = 110> <Delay = 3.25>
ST_111 : Operation 2885 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_38_addr_6" [top.cpp:82]   --->   Operation 2885 'store' 'store_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_111 : Operation 2886 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.2.exit" [top.cpp:82]   --->   Operation 2886 'br' 'br_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 4)> <Delay = 0.00>
ST_111 : Operation 2887 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_37_addr_6" [top.cpp:82]   --->   Operation 2887 'store' 'store_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_111 : Operation 2888 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.2.exit" [top.cpp:82]   --->   Operation 2888 'br' 'br_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 3)> <Delay = 0.00>
ST_111 : Operation 2889 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_36_addr_6" [top.cpp:82]   --->   Operation 2889 'store' 'store_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_111 : Operation 2890 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.2.exit" [top.cpp:82]   --->   Operation 2890 'br' 'br_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 2)> <Delay = 0.00>
ST_111 : Operation 2891 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_35_addr_6" [top.cpp:82]   --->   Operation 2891 'store' 'store_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_111 : Operation 2892 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.2.exit" [top.cpp:82]   --->   Operation 2892 'br' 'br_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 1)> <Delay = 0.00>
ST_111 : Operation 2893 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_34_addr_6" [top.cpp:82]   --->   Operation 2893 'store' 'store_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_111 : Operation 2894 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.2.exit" [top.cpp:82]   --->   Operation 2894 'br' 'br_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 0)> <Delay = 0.00>
ST_111 : Operation 2895 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_39_addr_6" [top.cpp:82]   --->   Operation 2895 'store' 'store_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_111 : Operation 2896 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.2.exit" [top.cpp:82]   --->   Operation 2896 'br' 'br_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 5)> <Delay = 0.00>
ST_111 : Operation 2897 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_32_addr_6" [top.cpp:82]   --->   Operation 2897 'store' 'store_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_111 : Operation 2898 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.2.exit" [top.cpp:82]   --->   Operation 2898 'br' 'br_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 6)> <Delay = 0.00>
ST_111 : Operation 2899 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_33_addr_6" [top.cpp:82]   --->   Operation 2899 'store' 'store_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_111 : Operation 2900 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.2.exit" [top.cpp:82]   --->   Operation 2900 'br' 'br_ln82' <Predicate = (icmp_ln81_58 & trunc_ln82_58 == 7)> <Delay = 0.00>
ST_111 : Operation 2901 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i765.2" [top.cpp:82]   --->   Operation 2901 'br' 'br_ln82' <Predicate = (icmp_ln81_58)> <Delay = 0.00>
ST_111 : Operation 2902 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_8, i32 2, i32 15" [top.cpp:81]   --->   Operation 2902 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2903 [1/1] (2.20ns)   --->   "%icmp_ln81_59 = icmp_sgt  i14 %tmp_48, i14 0" [top.cpp:81]   --->   Operation 2903 'icmp' 'icmp_ln81_59' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2904 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_59, void %if.end.i765.3, void %if.then.i764.3" [top.cpp:81]   --->   Operation 2904 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2905 [1/1] (1.67ns)   --->   "%add_ln82_50 = add i13 %trunc_ln163_4, i13 3" [top.cpp:82]   --->   Operation 2905 'add' 'add_ln82_50' <Predicate = (icmp_ln81_59)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2906 [1/1] (0.00ns)   --->   "%lshr_ln82_58 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_50, i32 3, i32 12" [top.cpp:82]   --->   Operation 2906 'partselect' 'lshr_ln82_58' <Predicate = (icmp_ln81_59)> <Delay = 0.00>
ST_111 : Operation 2907 [1/1] (0.00ns)   --->   "%zext_ln82_59 = zext i10 %lshr_ln82_58" [top.cpp:82]   --->   Operation 2907 'zext' 'zext_ln82_59' <Predicate = (icmp_ln81_59)> <Delay = 0.00>
ST_111 : Operation 2908 [1/1] (0.00ns)   --->   "%buf_32_addr_7 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_59" [top.cpp:82]   --->   Operation 2908 'getelementptr' 'buf_32_addr_7' <Predicate = (icmp_ln81_59)> <Delay = 0.00>
ST_111 : Operation 2909 [1/1] (0.00ns)   --->   "%buf_33_addr_7 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_59" [top.cpp:82]   --->   Operation 2909 'getelementptr' 'buf_33_addr_7' <Predicate = (icmp_ln81_59)> <Delay = 0.00>
ST_111 : Operation 2910 [1/1] (0.00ns)   --->   "%buf_34_addr_7 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_59" [top.cpp:82]   --->   Operation 2910 'getelementptr' 'buf_34_addr_7' <Predicate = (icmp_ln81_59)> <Delay = 0.00>
ST_111 : Operation 2911 [1/1] (0.00ns)   --->   "%buf_35_addr_7 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_59" [top.cpp:82]   --->   Operation 2911 'getelementptr' 'buf_35_addr_7' <Predicate = (icmp_ln81_59)> <Delay = 0.00>
ST_111 : Operation 2912 [1/1] (0.00ns)   --->   "%buf_36_addr_7 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_59" [top.cpp:82]   --->   Operation 2912 'getelementptr' 'buf_36_addr_7' <Predicate = (icmp_ln81_59)> <Delay = 0.00>
ST_111 : Operation 2913 [1/1] (0.00ns)   --->   "%buf_37_addr_7 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_59" [top.cpp:82]   --->   Operation 2913 'getelementptr' 'buf_37_addr_7' <Predicate = (icmp_ln81_59)> <Delay = 0.00>
ST_111 : Operation 2914 [1/1] (0.00ns)   --->   "%buf_38_addr_7 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_59" [top.cpp:82]   --->   Operation 2914 'getelementptr' 'buf_38_addr_7' <Predicate = (icmp_ln81_59)> <Delay = 0.00>
ST_111 : Operation 2915 [1/1] (0.00ns)   --->   "%buf_39_addr_7 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_59" [top.cpp:82]   --->   Operation 2915 'getelementptr' 'buf_39_addr_7' <Predicate = (icmp_ln81_59)> <Delay = 0.00>
ST_111 : Operation 2916 [1/1] (0.00ns)   --->   "%trunc_ln82_59 = trunc i16 %size4_9" [top.cpp:82]   --->   Operation 2916 'trunc' 'trunc_ln82_59' <Predicate = (icmp_ln81_59)> <Delay = 0.00>
ST_111 : Operation 2917 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_59, void %arrayidx.i763849.3.case.2, i3 5, void %arrayidx.i763849.3.case.0, i3 6, void %arrayidx.i763849.3.case.1, i3 4, void %arrayidx.i763849.3.case.7, i3 0, void %arrayidx.i763849.3.case.3, i3 1, void %arrayidx.i763849.3.case.4, i3 2, void %arrayidx.i763849.3.case.5, i3 3, void %arrayidx.i763849.3.case.6" [top.cpp:82]   --->   Operation 2917 'switch' 'switch_ln82' <Predicate = (icmp_ln81_59)> <Delay = 0.95>

State 112 <SV = 111> <Delay = 3.25>
ST_112 : Operation 2918 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_38_addr_7" [top.cpp:82]   --->   Operation 2918 'store' 'store_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_112 : Operation 2919 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.3.exit" [top.cpp:82]   --->   Operation 2919 'br' 'br_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 3)> <Delay = 0.00>
ST_112 : Operation 2920 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_37_addr_7" [top.cpp:82]   --->   Operation 2920 'store' 'store_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_112 : Operation 2921 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.3.exit" [top.cpp:82]   --->   Operation 2921 'br' 'br_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 2)> <Delay = 0.00>
ST_112 : Operation 2922 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_36_addr_7" [top.cpp:82]   --->   Operation 2922 'store' 'store_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_112 : Operation 2923 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.3.exit" [top.cpp:82]   --->   Operation 2923 'br' 'br_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 1)> <Delay = 0.00>
ST_112 : Operation 2924 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_35_addr_7" [top.cpp:82]   --->   Operation 2924 'store' 'store_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_112 : Operation 2925 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.3.exit" [top.cpp:82]   --->   Operation 2925 'br' 'br_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 0)> <Delay = 0.00>
ST_112 : Operation 2926 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_39_addr_7" [top.cpp:82]   --->   Operation 2926 'store' 'store_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_112 : Operation 2927 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.3.exit" [top.cpp:82]   --->   Operation 2927 'br' 'br_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 4)> <Delay = 0.00>
ST_112 : Operation 2928 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_33_addr_7" [top.cpp:82]   --->   Operation 2928 'store' 'store_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_112 : Operation 2929 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.3.exit" [top.cpp:82]   --->   Operation 2929 'br' 'br_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 6)> <Delay = 0.00>
ST_112 : Operation 2930 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_32_addr_7" [top.cpp:82]   --->   Operation 2930 'store' 'store_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_112 : Operation 2931 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.3.exit" [top.cpp:82]   --->   Operation 2931 'br' 'br_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 5)> <Delay = 0.00>
ST_112 : Operation 2932 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_34_addr_7" [top.cpp:82]   --->   Operation 2932 'store' 'store_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_112 : Operation 2933 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.3.exit" [top.cpp:82]   --->   Operation 2933 'br' 'br_ln82' <Predicate = (icmp_ln81_59 & trunc_ln82_59 == 7)> <Delay = 0.00>
ST_112 : Operation 2934 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i765.3" [top.cpp:82]   --->   Operation 2934 'br' 'br_ln82' <Predicate = (icmp_ln81_59)> <Delay = 0.00>
ST_112 : Operation 2935 [1/1] (2.42ns)   --->   "%icmp_ln81_60 = icmp_sgt  i16 %padding_size_8, i16 4" [top.cpp:81]   --->   Operation 2935 'icmp' 'icmp_ln81_60' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2936 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_60, void %if.end.i765.4, void %if.then.i764.4" [top.cpp:81]   --->   Operation 2936 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2937 [1/1] (1.67ns)   --->   "%add_ln82_51 = add i13 %trunc_ln163_4, i13 4" [top.cpp:82]   --->   Operation 2937 'add' 'add_ln82_51' <Predicate = (icmp_ln81_60)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2938 [1/1] (0.00ns)   --->   "%lshr_ln82_59 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_51, i32 3, i32 12" [top.cpp:82]   --->   Operation 2938 'partselect' 'lshr_ln82_59' <Predicate = (icmp_ln81_60)> <Delay = 0.00>
ST_112 : Operation 2939 [1/1] (0.00ns)   --->   "%zext_ln82_60 = zext i10 %lshr_ln82_59" [top.cpp:82]   --->   Operation 2939 'zext' 'zext_ln82_60' <Predicate = (icmp_ln81_60)> <Delay = 0.00>
ST_112 : Operation 2940 [1/1] (0.00ns)   --->   "%buf_32_addr_8 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_60" [top.cpp:82]   --->   Operation 2940 'getelementptr' 'buf_32_addr_8' <Predicate = (icmp_ln81_60)> <Delay = 0.00>
ST_112 : Operation 2941 [1/1] (0.00ns)   --->   "%buf_33_addr_8 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_60" [top.cpp:82]   --->   Operation 2941 'getelementptr' 'buf_33_addr_8' <Predicate = (icmp_ln81_60)> <Delay = 0.00>
ST_112 : Operation 2942 [1/1] (0.00ns)   --->   "%buf_34_addr_8 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_60" [top.cpp:82]   --->   Operation 2942 'getelementptr' 'buf_34_addr_8' <Predicate = (icmp_ln81_60)> <Delay = 0.00>
ST_112 : Operation 2943 [1/1] (0.00ns)   --->   "%buf_35_addr_8 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_60" [top.cpp:82]   --->   Operation 2943 'getelementptr' 'buf_35_addr_8' <Predicate = (icmp_ln81_60)> <Delay = 0.00>
ST_112 : Operation 2944 [1/1] (0.00ns)   --->   "%buf_36_addr_8 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_60" [top.cpp:82]   --->   Operation 2944 'getelementptr' 'buf_36_addr_8' <Predicate = (icmp_ln81_60)> <Delay = 0.00>
ST_112 : Operation 2945 [1/1] (0.00ns)   --->   "%buf_37_addr_8 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_60" [top.cpp:82]   --->   Operation 2945 'getelementptr' 'buf_37_addr_8' <Predicate = (icmp_ln81_60)> <Delay = 0.00>
ST_112 : Operation 2946 [1/1] (0.00ns)   --->   "%buf_38_addr_8 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_60" [top.cpp:82]   --->   Operation 2946 'getelementptr' 'buf_38_addr_8' <Predicate = (icmp_ln81_60)> <Delay = 0.00>
ST_112 : Operation 2947 [1/1] (0.00ns)   --->   "%buf_39_addr_8 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_60" [top.cpp:82]   --->   Operation 2947 'getelementptr' 'buf_39_addr_8' <Predicate = (icmp_ln81_60)> <Delay = 0.00>
ST_112 : Operation 2948 [1/1] (0.00ns)   --->   "%trunc_ln82_60 = trunc i16 %size4_9" [top.cpp:82]   --->   Operation 2948 'trunc' 'trunc_ln82_60' <Predicate = (icmp_ln81_60)> <Delay = 0.00>
ST_112 : Operation 2949 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_60, void %arrayidx.i763849.4.case.3, i3 4, void %arrayidx.i763849.4.case.0, i3 5, void %arrayidx.i763849.4.case.1, i3 6, void %arrayidx.i763849.4.case.2, i3 3, void %arrayidx.i763849.4.case.7, i3 0, void %arrayidx.i763849.4.case.4, i3 1, void %arrayidx.i763849.4.case.5, i3 2, void %arrayidx.i763849.4.case.6" [top.cpp:82]   --->   Operation 2949 'switch' 'switch_ln82' <Predicate = (icmp_ln81_60)> <Delay = 0.95>

State 113 <SV = 112> <Delay = 3.25>
ST_113 : Operation 2950 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_38_addr_8" [top.cpp:82]   --->   Operation 2950 'store' 'store_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_113 : Operation 2951 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.4.exit" [top.cpp:82]   --->   Operation 2951 'br' 'br_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 2)> <Delay = 0.00>
ST_113 : Operation 2952 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_37_addr_8" [top.cpp:82]   --->   Operation 2952 'store' 'store_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_113 : Operation 2953 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.4.exit" [top.cpp:82]   --->   Operation 2953 'br' 'br_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 1)> <Delay = 0.00>
ST_113 : Operation 2954 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_36_addr_8" [top.cpp:82]   --->   Operation 2954 'store' 'store_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_113 : Operation 2955 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.4.exit" [top.cpp:82]   --->   Operation 2955 'br' 'br_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 0)> <Delay = 0.00>
ST_113 : Operation 2956 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_39_addr_8" [top.cpp:82]   --->   Operation 2956 'store' 'store_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_113 : Operation 2957 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.4.exit" [top.cpp:82]   --->   Operation 2957 'br' 'br_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 3)> <Delay = 0.00>
ST_113 : Operation 2958 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_34_addr_8" [top.cpp:82]   --->   Operation 2958 'store' 'store_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_113 : Operation 2959 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.4.exit" [top.cpp:82]   --->   Operation 2959 'br' 'br_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 6)> <Delay = 0.00>
ST_113 : Operation 2960 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_33_addr_8" [top.cpp:82]   --->   Operation 2960 'store' 'store_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_113 : Operation 2961 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.4.exit" [top.cpp:82]   --->   Operation 2961 'br' 'br_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 5)> <Delay = 0.00>
ST_113 : Operation 2962 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_32_addr_8" [top.cpp:82]   --->   Operation 2962 'store' 'store_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_113 : Operation 2963 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.4.exit" [top.cpp:82]   --->   Operation 2963 'br' 'br_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 4)> <Delay = 0.00>
ST_113 : Operation 2964 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_35_addr_8" [top.cpp:82]   --->   Operation 2964 'store' 'store_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_113 : Operation 2965 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.4.exit" [top.cpp:82]   --->   Operation 2965 'br' 'br_ln82' <Predicate = (icmp_ln81_60 & trunc_ln82_60 == 7)> <Delay = 0.00>
ST_113 : Operation 2966 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i765.4" [top.cpp:82]   --->   Operation 2966 'br' 'br_ln82' <Predicate = (icmp_ln81_60)> <Delay = 0.00>
ST_113 : Operation 2967 [1/1] (2.42ns)   --->   "%icmp_ln81_61 = icmp_sgt  i16 %padding_size_8, i16 5" [top.cpp:81]   --->   Operation 2967 'icmp' 'icmp_ln81_61' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2968 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_61, void %if.end.i765.5, void %if.then.i764.5" [top.cpp:81]   --->   Operation 2968 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2969 [1/1] (1.67ns)   --->   "%add_ln82_52 = add i13 %trunc_ln163_4, i13 5" [top.cpp:82]   --->   Operation 2969 'add' 'add_ln82_52' <Predicate = (icmp_ln81_61)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2970 [1/1] (0.00ns)   --->   "%lshr_ln82_60 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_52, i32 3, i32 12" [top.cpp:82]   --->   Operation 2970 'partselect' 'lshr_ln82_60' <Predicate = (icmp_ln81_61)> <Delay = 0.00>
ST_113 : Operation 2971 [1/1] (0.00ns)   --->   "%zext_ln82_61 = zext i10 %lshr_ln82_60" [top.cpp:82]   --->   Operation 2971 'zext' 'zext_ln82_61' <Predicate = (icmp_ln81_61)> <Delay = 0.00>
ST_113 : Operation 2972 [1/1] (0.00ns)   --->   "%buf_32_addr_9 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_61" [top.cpp:82]   --->   Operation 2972 'getelementptr' 'buf_32_addr_9' <Predicate = (icmp_ln81_61)> <Delay = 0.00>
ST_113 : Operation 2973 [1/1] (0.00ns)   --->   "%buf_33_addr_9 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_61" [top.cpp:82]   --->   Operation 2973 'getelementptr' 'buf_33_addr_9' <Predicate = (icmp_ln81_61)> <Delay = 0.00>
ST_113 : Operation 2974 [1/1] (0.00ns)   --->   "%buf_34_addr_9 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_61" [top.cpp:82]   --->   Operation 2974 'getelementptr' 'buf_34_addr_9' <Predicate = (icmp_ln81_61)> <Delay = 0.00>
ST_113 : Operation 2975 [1/1] (0.00ns)   --->   "%buf_35_addr_9 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_61" [top.cpp:82]   --->   Operation 2975 'getelementptr' 'buf_35_addr_9' <Predicate = (icmp_ln81_61)> <Delay = 0.00>
ST_113 : Operation 2976 [1/1] (0.00ns)   --->   "%buf_36_addr_9 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_61" [top.cpp:82]   --->   Operation 2976 'getelementptr' 'buf_36_addr_9' <Predicate = (icmp_ln81_61)> <Delay = 0.00>
ST_113 : Operation 2977 [1/1] (0.00ns)   --->   "%buf_37_addr_9 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_61" [top.cpp:82]   --->   Operation 2977 'getelementptr' 'buf_37_addr_9' <Predicate = (icmp_ln81_61)> <Delay = 0.00>
ST_113 : Operation 2978 [1/1] (0.00ns)   --->   "%buf_38_addr_9 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_61" [top.cpp:82]   --->   Operation 2978 'getelementptr' 'buf_38_addr_9' <Predicate = (icmp_ln81_61)> <Delay = 0.00>
ST_113 : Operation 2979 [1/1] (0.00ns)   --->   "%buf_39_addr_9 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_61" [top.cpp:82]   --->   Operation 2979 'getelementptr' 'buf_39_addr_9' <Predicate = (icmp_ln81_61)> <Delay = 0.00>
ST_113 : Operation 2980 [1/1] (0.00ns)   --->   "%trunc_ln82_61 = trunc i16 %size4_9" [top.cpp:82]   --->   Operation 2980 'trunc' 'trunc_ln82_61' <Predicate = (icmp_ln81_61)> <Delay = 0.00>
ST_113 : Operation 2981 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_61, void %arrayidx.i763849.5.case.4, i3 3, void %arrayidx.i763849.5.case.0, i3 4, void %arrayidx.i763849.5.case.1, i3 5, void %arrayidx.i763849.5.case.2, i3 6, void %arrayidx.i763849.5.case.3, i3 2, void %arrayidx.i763849.5.case.7, i3 0, void %arrayidx.i763849.5.case.5, i3 1, void %arrayidx.i763849.5.case.6" [top.cpp:82]   --->   Operation 2981 'switch' 'switch_ln82' <Predicate = (icmp_ln81_61)> <Delay = 0.95>

State 114 <SV = 113> <Delay = 3.25>
ST_114 : Operation 2982 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_38_addr_9" [top.cpp:82]   --->   Operation 2982 'store' 'store_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_114 : Operation 2983 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.5.exit" [top.cpp:82]   --->   Operation 2983 'br' 'br_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 1)> <Delay = 0.00>
ST_114 : Operation 2984 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_37_addr_9" [top.cpp:82]   --->   Operation 2984 'store' 'store_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_114 : Operation 2985 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.5.exit" [top.cpp:82]   --->   Operation 2985 'br' 'br_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 0)> <Delay = 0.00>
ST_114 : Operation 2986 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_39_addr_9" [top.cpp:82]   --->   Operation 2986 'store' 'store_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_114 : Operation 2987 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.5.exit" [top.cpp:82]   --->   Operation 2987 'br' 'br_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 2)> <Delay = 0.00>
ST_114 : Operation 2988 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_35_addr_9" [top.cpp:82]   --->   Operation 2988 'store' 'store_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_114 : Operation 2989 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.5.exit" [top.cpp:82]   --->   Operation 2989 'br' 'br_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 6)> <Delay = 0.00>
ST_114 : Operation 2990 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_34_addr_9" [top.cpp:82]   --->   Operation 2990 'store' 'store_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_114 : Operation 2991 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.5.exit" [top.cpp:82]   --->   Operation 2991 'br' 'br_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 5)> <Delay = 0.00>
ST_114 : Operation 2992 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_33_addr_9" [top.cpp:82]   --->   Operation 2992 'store' 'store_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_114 : Operation 2993 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.5.exit" [top.cpp:82]   --->   Operation 2993 'br' 'br_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 4)> <Delay = 0.00>
ST_114 : Operation 2994 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_32_addr_9" [top.cpp:82]   --->   Operation 2994 'store' 'store_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_114 : Operation 2995 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.5.exit" [top.cpp:82]   --->   Operation 2995 'br' 'br_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 3)> <Delay = 0.00>
ST_114 : Operation 2996 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_36_addr_9" [top.cpp:82]   --->   Operation 2996 'store' 'store_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_114 : Operation 2997 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.5.exit" [top.cpp:82]   --->   Operation 2997 'br' 'br_ln82' <Predicate = (icmp_ln81_61 & trunc_ln82_61 == 7)> <Delay = 0.00>
ST_114 : Operation 2998 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i765.5" [top.cpp:82]   --->   Operation 2998 'br' 'br_ln82' <Predicate = (icmp_ln81_61)> <Delay = 0.00>
ST_114 : Operation 2999 [1/1] (2.42ns)   --->   "%icmp_ln81_62 = icmp_sgt  i16 %padding_size_8, i16 6" [top.cpp:81]   --->   Operation 2999 'icmp' 'icmp_ln81_62' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3000 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_62, void %if.end.i765.6, void %if.then.i764.6" [top.cpp:81]   --->   Operation 3000 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 3001 [1/1] (1.67ns)   --->   "%add_ln82_53 = add i13 %trunc_ln163_4, i13 6" [top.cpp:82]   --->   Operation 3001 'add' 'add_ln82_53' <Predicate = (icmp_ln81_62)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 3002 [1/1] (0.00ns)   --->   "%lshr_ln82_61 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_53, i32 3, i32 12" [top.cpp:82]   --->   Operation 3002 'partselect' 'lshr_ln82_61' <Predicate = (icmp_ln81_62)> <Delay = 0.00>
ST_114 : Operation 3003 [1/1] (0.00ns)   --->   "%zext_ln82_62 = zext i10 %lshr_ln82_61" [top.cpp:82]   --->   Operation 3003 'zext' 'zext_ln82_62' <Predicate = (icmp_ln81_62)> <Delay = 0.00>
ST_114 : Operation 3004 [1/1] (0.00ns)   --->   "%buf_32_addr_10 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_62" [top.cpp:82]   --->   Operation 3004 'getelementptr' 'buf_32_addr_10' <Predicate = (icmp_ln81_62)> <Delay = 0.00>
ST_114 : Operation 3005 [1/1] (0.00ns)   --->   "%buf_33_addr_10 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_62" [top.cpp:82]   --->   Operation 3005 'getelementptr' 'buf_33_addr_10' <Predicate = (icmp_ln81_62)> <Delay = 0.00>
ST_114 : Operation 3006 [1/1] (0.00ns)   --->   "%buf_34_addr_10 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_62" [top.cpp:82]   --->   Operation 3006 'getelementptr' 'buf_34_addr_10' <Predicate = (icmp_ln81_62)> <Delay = 0.00>
ST_114 : Operation 3007 [1/1] (0.00ns)   --->   "%buf_35_addr_10 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_62" [top.cpp:82]   --->   Operation 3007 'getelementptr' 'buf_35_addr_10' <Predicate = (icmp_ln81_62)> <Delay = 0.00>
ST_114 : Operation 3008 [1/1] (0.00ns)   --->   "%buf_36_addr_10 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_62" [top.cpp:82]   --->   Operation 3008 'getelementptr' 'buf_36_addr_10' <Predicate = (icmp_ln81_62)> <Delay = 0.00>
ST_114 : Operation 3009 [1/1] (0.00ns)   --->   "%buf_37_addr_10 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_62" [top.cpp:82]   --->   Operation 3009 'getelementptr' 'buf_37_addr_10' <Predicate = (icmp_ln81_62)> <Delay = 0.00>
ST_114 : Operation 3010 [1/1] (0.00ns)   --->   "%buf_38_addr_10 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_62" [top.cpp:82]   --->   Operation 3010 'getelementptr' 'buf_38_addr_10' <Predicate = (icmp_ln81_62)> <Delay = 0.00>
ST_114 : Operation 3011 [1/1] (0.00ns)   --->   "%buf_39_addr_10 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_62" [top.cpp:82]   --->   Operation 3011 'getelementptr' 'buf_39_addr_10' <Predicate = (icmp_ln81_62)> <Delay = 0.00>
ST_114 : Operation 3012 [1/1] (0.00ns)   --->   "%trunc_ln82_62 = trunc i16 %size4_9" [top.cpp:82]   --->   Operation 3012 'trunc' 'trunc_ln82_62' <Predicate = (icmp_ln81_62)> <Delay = 0.00>
ST_114 : Operation 3013 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_62, void %arrayidx.i763849.6.case.5, i3 2, void %arrayidx.i763849.6.case.0, i3 3, void %arrayidx.i763849.6.case.1, i3 4, void %arrayidx.i763849.6.case.2, i3 5, void %arrayidx.i763849.6.case.3, i3 6, void %arrayidx.i763849.6.case.4, i3 1, void %arrayidx.i763849.6.case.7, i3 0, void %arrayidx.i763849.6.case.6" [top.cpp:82]   --->   Operation 3013 'switch' 'switch_ln82' <Predicate = (icmp_ln81_62)> <Delay = 0.95>

State 115 <SV = 114> <Delay = 4.45>
ST_115 : Operation 3014 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_38_addr_10" [top.cpp:82]   --->   Operation 3014 'store' 'store_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_115 : Operation 3015 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.6.exit" [top.cpp:82]   --->   Operation 3015 'br' 'br_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 0)> <Delay = 0.00>
ST_115 : Operation 3016 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_39_addr_10" [top.cpp:82]   --->   Operation 3016 'store' 'store_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_115 : Operation 3017 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.6.exit" [top.cpp:82]   --->   Operation 3017 'br' 'br_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 1)> <Delay = 0.00>
ST_115 : Operation 3018 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_36_addr_10" [top.cpp:82]   --->   Operation 3018 'store' 'store_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_115 : Operation 3019 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.6.exit" [top.cpp:82]   --->   Operation 3019 'br' 'br_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 6)> <Delay = 0.00>
ST_115 : Operation 3020 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_35_addr_10" [top.cpp:82]   --->   Operation 3020 'store' 'store_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_115 : Operation 3021 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.6.exit" [top.cpp:82]   --->   Operation 3021 'br' 'br_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 5)> <Delay = 0.00>
ST_115 : Operation 3022 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_34_addr_10" [top.cpp:82]   --->   Operation 3022 'store' 'store_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_115 : Operation 3023 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.6.exit" [top.cpp:82]   --->   Operation 3023 'br' 'br_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 4)> <Delay = 0.00>
ST_115 : Operation 3024 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_33_addr_10" [top.cpp:82]   --->   Operation 3024 'store' 'store_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_115 : Operation 3025 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.6.exit" [top.cpp:82]   --->   Operation 3025 'br' 'br_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 3)> <Delay = 0.00>
ST_115 : Operation 3026 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_32_addr_10" [top.cpp:82]   --->   Operation 3026 'store' 'store_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_115 : Operation 3027 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.6.exit" [top.cpp:82]   --->   Operation 3027 'br' 'br_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 2)> <Delay = 0.00>
ST_115 : Operation 3028 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_37_addr_10" [top.cpp:82]   --->   Operation 3028 'store' 'store_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_115 : Operation 3029 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i763849.6.exit" [top.cpp:82]   --->   Operation 3029 'br' 'br_ln82' <Predicate = (icmp_ln81_62 & trunc_ln82_62 == 7)> <Delay = 0.00>
ST_115 : Operation 3030 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i765.6" [top.cpp:82]   --->   Operation 3030 'br' 'br_ln82' <Predicate = (icmp_ln81_62)> <Delay = 0.00>
ST_115 : Operation 3031 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i16 %val_size4_3_loc_load" [top.cpp:75]   --->   Operation 3031 'sext' 'sext_ln75_9' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3032 [1/1] (2.07ns)   --->   "%add_ln75_9 = add i17 %sext_ln75_9, i17 7" [top.cpp:75]   --->   Operation 3032 'add' 'add_ln75_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3033 [1/1] (2.07ns)   --->   "%add_ln75_21 = add i16 %val_size4_3_loc_load, i16 7" [top.cpp:75]   --->   Operation 3033 'add' 'add_ln75_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3034 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_9, i32 16" [top.cpp:75]   --->   Operation 3034 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3035 [1/1] (2.07ns)   --->   "%sub_ln75_27 = sub i16 65529, i16 %val_size4_3_loc_load" [top.cpp:75]   --->   Operation 3035 'sub' 'sub_ln75_27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3036 [1/1] (0.00ns)   --->   "%trunc_ln75_8 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_27, i32 3, i32 15" [top.cpp:75]   --->   Operation 3036 'partselect' 'trunc_ln75_8' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3037 [1/1] (1.67ns)   --->   "%sub_ln75_28 = sub i13 0, i13 %trunc_ln75_8" [top.cpp:75]   --->   Operation 3037 'sub' 'sub_ln75_28' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 3038 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_21, i32 3, i32 15" [top.cpp:75]   --->   Operation 3038 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 3039 [1/1] (0.69ns)   --->   "%select_ln75_9 = select i1 %tmp_49, i13 %sub_ln75_28, i13 %tmp_27" [top.cpp:75]   --->   Operation 3039 'select' 'select_ln75_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 116 <SV = 115> <Delay = 4.50>
ST_116 : Operation 3040 [1/1] (0.00ns)   --->   "%val_size4_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_9, i3 0" [top.cpp:75]   --->   Operation 3040 'bitconcatenate' 'val_size4_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 3041 [1/1] (2.07ns)   --->   "%padding_size_9 = sub i16 %val_size4_1, i16 %val_size4_3_loc_load" [top.cpp:75]   --->   Operation 3041 'sub' 'padding_size_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3042 [1/1] (2.42ns)   --->   "%icmp_ln81_63 = icmp_sgt  i16 %padding_size_9, i16 0" [top.cpp:81]   --->   Operation 3042 'icmp' 'icmp_ln81_63' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 3043 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_63, void %if.end.i791, void %if.then.i790" [top.cpp:81]   --->   Operation 3043 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 117 <SV = 116> <Delay = 3.25>
ST_117 : Operation 3044 [1/1] (0.00ns)   --->   "%lshr_ln82_62 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %val_size4_3_loc_load, i32 3, i32 14" [top.cpp:82]   --->   Operation 3044 'partselect' 'lshr_ln82_62' <Predicate = (icmp_ln81_63)> <Delay = 0.00>
ST_117 : Operation 3045 [1/1] (0.00ns)   --->   "%zext_ln82_63 = zext i12 %lshr_ln82_62" [top.cpp:82]   --->   Operation 3045 'zext' 'zext_ln82_63' <Predicate = (icmp_ln81_63)> <Delay = 0.00>
ST_117 : Operation 3046 [1/1] (0.00ns)   --->   "%buf_80_addr = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_63" [top.cpp:82]   --->   Operation 3046 'getelementptr' 'buf_80_addr' <Predicate = (icmp_ln81_63)> <Delay = 0.00>
ST_117 : Operation 3047 [1/1] (0.00ns)   --->   "%buf_81_addr = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_63" [top.cpp:82]   --->   Operation 3047 'getelementptr' 'buf_81_addr' <Predicate = (icmp_ln81_63)> <Delay = 0.00>
ST_117 : Operation 3048 [1/1] (0.00ns)   --->   "%buf_82_addr = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_63" [top.cpp:82]   --->   Operation 3048 'getelementptr' 'buf_82_addr' <Predicate = (icmp_ln81_63)> <Delay = 0.00>
ST_117 : Operation 3049 [1/1] (0.00ns)   --->   "%buf_83_addr = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_63" [top.cpp:82]   --->   Operation 3049 'getelementptr' 'buf_83_addr' <Predicate = (icmp_ln81_63)> <Delay = 0.00>
ST_117 : Operation 3050 [1/1] (0.00ns)   --->   "%buf_84_addr = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_63" [top.cpp:82]   --->   Operation 3050 'getelementptr' 'buf_84_addr' <Predicate = (icmp_ln81_63)> <Delay = 0.00>
ST_117 : Operation 3051 [1/1] (0.00ns)   --->   "%buf_85_addr = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_63" [top.cpp:82]   --->   Operation 3051 'getelementptr' 'buf_85_addr' <Predicate = (icmp_ln81_63)> <Delay = 0.00>
ST_117 : Operation 3052 [1/1] (0.00ns)   --->   "%buf_86_addr = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_63" [top.cpp:82]   --->   Operation 3052 'getelementptr' 'buf_86_addr' <Predicate = (icmp_ln81_63)> <Delay = 0.00>
ST_117 : Operation 3053 [1/1] (0.00ns)   --->   "%buf_87_addr = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_63" [top.cpp:82]   --->   Operation 3053 'getelementptr' 'buf_87_addr' <Predicate = (icmp_ln81_63)> <Delay = 0.00>
ST_117 : Operation 3054 [1/1] (0.00ns)   --->   "%trunc_ln82_63 = trunc i16 %val_size4_3_loc_load" [top.cpp:82]   --->   Operation 3054 'trunc' 'trunc_ln82_63' <Predicate = (icmp_ln81_63)> <Delay = 0.00>
ST_117 : Operation 3055 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_63, void %arrayidx.i789848.case.7, i3 0, void %arrayidx.i789848.case.0, i3 1, void %arrayidx.i789848.case.1, i3 2, void %arrayidx.i789848.case.2, i3 3, void %arrayidx.i789848.case.3, i3 4, void %arrayidx.i789848.case.4, i3 5, void %arrayidx.i789848.case.5, i3 6, void %arrayidx.i789848.case.6" [top.cpp:82]   --->   Operation 3055 'switch' 'switch_ln82' <Predicate = (icmp_ln81_63)> <Delay = 0.95>
ST_117 : Operation 3056 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_86_addr" [top.cpp:82]   --->   Operation 3056 'store' 'store_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_117 : Operation 3057 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.exit" [top.cpp:82]   --->   Operation 3057 'br' 'br_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 6)> <Delay = 0.00>
ST_117 : Operation 3058 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_85_addr" [top.cpp:82]   --->   Operation 3058 'store' 'store_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_117 : Operation 3059 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.exit" [top.cpp:82]   --->   Operation 3059 'br' 'br_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 5)> <Delay = 0.00>
ST_117 : Operation 3060 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_84_addr" [top.cpp:82]   --->   Operation 3060 'store' 'store_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_117 : Operation 3061 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.exit" [top.cpp:82]   --->   Operation 3061 'br' 'br_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 4)> <Delay = 0.00>
ST_117 : Operation 3062 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_83_addr" [top.cpp:82]   --->   Operation 3062 'store' 'store_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_117 : Operation 3063 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.exit" [top.cpp:82]   --->   Operation 3063 'br' 'br_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 3)> <Delay = 0.00>
ST_117 : Operation 3064 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_82_addr" [top.cpp:82]   --->   Operation 3064 'store' 'store_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_117 : Operation 3065 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.exit" [top.cpp:82]   --->   Operation 3065 'br' 'br_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 2)> <Delay = 0.00>
ST_117 : Operation 3066 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_81_addr" [top.cpp:82]   --->   Operation 3066 'store' 'store_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_117 : Operation 3067 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.exit" [top.cpp:82]   --->   Operation 3067 'br' 'br_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 1)> <Delay = 0.00>
ST_117 : Operation 3068 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_80_addr" [top.cpp:82]   --->   Operation 3068 'store' 'store_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_117 : Operation 3069 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.exit" [top.cpp:82]   --->   Operation 3069 'br' 'br_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 0)> <Delay = 0.00>
ST_117 : Operation 3070 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_87_addr" [top.cpp:82]   --->   Operation 3070 'store' 'store_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_117 : Operation 3071 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.exit" [top.cpp:82]   --->   Operation 3071 'br' 'br_ln82' <Predicate = (icmp_ln81_63 & trunc_ln82_63 == 7)> <Delay = 0.00>
ST_117 : Operation 3072 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i791" [top.cpp:82]   --->   Operation 3072 'br' 'br_ln82' <Predicate = (icmp_ln81_63)> <Delay = 0.00>
ST_117 : Operation 3073 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_9, i32 1, i32 15" [top.cpp:81]   --->   Operation 3073 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3074 [1/1] (2.31ns)   --->   "%icmp_ln81_64 = icmp_sgt  i15 %tmp_50, i15 0" [top.cpp:81]   --->   Operation 3074 'icmp' 'icmp_ln81_64' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3075 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_64, void %if.end.i791.1, void %if.then.i790.1" [top.cpp:81]   --->   Operation 3075 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 3076 [1/1] (1.94ns)   --->   "%add_ln82_54 = add i15 %trunc_ln171_1_loc_load, i15 1" [top.cpp:82]   --->   Operation 3076 'add' 'add_ln82_54' <Predicate = (icmp_ln81_64)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 3077 [1/1] (0.00ns)   --->   "%lshr_ln82_63 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_54, i32 3, i32 14" [top.cpp:82]   --->   Operation 3077 'partselect' 'lshr_ln82_63' <Predicate = (icmp_ln81_64)> <Delay = 0.00>
ST_117 : Operation 3078 [1/1] (0.00ns)   --->   "%zext_ln82_64 = zext i12 %lshr_ln82_63" [top.cpp:82]   --->   Operation 3078 'zext' 'zext_ln82_64' <Predicate = (icmp_ln81_64)> <Delay = 0.00>
ST_117 : Operation 3079 [1/1] (0.00ns)   --->   "%buf_80_addr_1 = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_64" [top.cpp:82]   --->   Operation 3079 'getelementptr' 'buf_80_addr_1' <Predicate = (icmp_ln81_64)> <Delay = 0.00>
ST_117 : Operation 3080 [1/1] (0.00ns)   --->   "%buf_81_addr_1 = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_64" [top.cpp:82]   --->   Operation 3080 'getelementptr' 'buf_81_addr_1' <Predicate = (icmp_ln81_64)> <Delay = 0.00>
ST_117 : Operation 3081 [1/1] (0.00ns)   --->   "%buf_82_addr_1 = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_64" [top.cpp:82]   --->   Operation 3081 'getelementptr' 'buf_82_addr_1' <Predicate = (icmp_ln81_64)> <Delay = 0.00>
ST_117 : Operation 3082 [1/1] (0.00ns)   --->   "%buf_83_addr_1 = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_64" [top.cpp:82]   --->   Operation 3082 'getelementptr' 'buf_83_addr_1' <Predicate = (icmp_ln81_64)> <Delay = 0.00>
ST_117 : Operation 3083 [1/1] (0.00ns)   --->   "%buf_84_addr_1 = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_64" [top.cpp:82]   --->   Operation 3083 'getelementptr' 'buf_84_addr_1' <Predicate = (icmp_ln81_64)> <Delay = 0.00>
ST_117 : Operation 3084 [1/1] (0.00ns)   --->   "%buf_85_addr_1 = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_64" [top.cpp:82]   --->   Operation 3084 'getelementptr' 'buf_85_addr_1' <Predicate = (icmp_ln81_64)> <Delay = 0.00>
ST_117 : Operation 3085 [1/1] (0.00ns)   --->   "%buf_86_addr_1 = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_64" [top.cpp:82]   --->   Operation 3085 'getelementptr' 'buf_86_addr_1' <Predicate = (icmp_ln81_64)> <Delay = 0.00>
ST_117 : Operation 3086 [1/1] (0.00ns)   --->   "%buf_87_addr_1 = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_64" [top.cpp:82]   --->   Operation 3086 'getelementptr' 'buf_87_addr_1' <Predicate = (icmp_ln81_64)> <Delay = 0.00>
ST_117 : Operation 3087 [1/1] (0.00ns)   --->   "%trunc_ln82_64 = trunc i16 %val_size4_3_loc_load" [top.cpp:82]   --->   Operation 3087 'trunc' 'trunc_ln82_64' <Predicate = (icmp_ln81_64)> <Delay = 0.00>
ST_117 : Operation 3088 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_64, void %arrayidx.i789848.1.case.0, i3 6, void %arrayidx.i789848.1.case.7, i3 0, void %arrayidx.i789848.1.case.1, i3 1, void %arrayidx.i789848.1.case.2, i3 2, void %arrayidx.i789848.1.case.3, i3 3, void %arrayidx.i789848.1.case.4, i3 4, void %arrayidx.i789848.1.case.5, i3 5, void %arrayidx.i789848.1.case.6" [top.cpp:82]   --->   Operation 3088 'switch' 'switch_ln82' <Predicate = (icmp_ln81_64)> <Delay = 0.95>

State 118 <SV = 117> <Delay = 3.25>
ST_118 : Operation 3089 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_86_addr_1" [top.cpp:82]   --->   Operation 3089 'store' 'store_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_118 : Operation 3090 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.1.exit" [top.cpp:82]   --->   Operation 3090 'br' 'br_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 5)> <Delay = 0.00>
ST_118 : Operation 3091 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_85_addr_1" [top.cpp:82]   --->   Operation 3091 'store' 'store_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_118 : Operation 3092 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.1.exit" [top.cpp:82]   --->   Operation 3092 'br' 'br_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 4)> <Delay = 0.00>
ST_118 : Operation 3093 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_84_addr_1" [top.cpp:82]   --->   Operation 3093 'store' 'store_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_118 : Operation 3094 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.1.exit" [top.cpp:82]   --->   Operation 3094 'br' 'br_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 3)> <Delay = 0.00>
ST_118 : Operation 3095 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_83_addr_1" [top.cpp:82]   --->   Operation 3095 'store' 'store_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_118 : Operation 3096 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.1.exit" [top.cpp:82]   --->   Operation 3096 'br' 'br_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 2)> <Delay = 0.00>
ST_118 : Operation 3097 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_82_addr_1" [top.cpp:82]   --->   Operation 3097 'store' 'store_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_118 : Operation 3098 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.1.exit" [top.cpp:82]   --->   Operation 3098 'br' 'br_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 1)> <Delay = 0.00>
ST_118 : Operation 3099 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_81_addr_1" [top.cpp:82]   --->   Operation 3099 'store' 'store_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_118 : Operation 3100 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.1.exit" [top.cpp:82]   --->   Operation 3100 'br' 'br_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 0)> <Delay = 0.00>
ST_118 : Operation 3101 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_87_addr_1" [top.cpp:82]   --->   Operation 3101 'store' 'store_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_118 : Operation 3102 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.1.exit" [top.cpp:82]   --->   Operation 3102 'br' 'br_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 6)> <Delay = 0.00>
ST_118 : Operation 3103 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_80_addr_1" [top.cpp:82]   --->   Operation 3103 'store' 'store_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_118 : Operation 3104 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.1.exit" [top.cpp:82]   --->   Operation 3104 'br' 'br_ln82' <Predicate = (icmp_ln81_64 & trunc_ln82_64 == 7)> <Delay = 0.00>
ST_118 : Operation 3105 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i791.1" [top.cpp:82]   --->   Operation 3105 'br' 'br_ln82' <Predicate = (icmp_ln81_64)> <Delay = 0.00>
ST_118 : Operation 3106 [1/1] (2.42ns)   --->   "%icmp_ln81_65 = icmp_sgt  i16 %padding_size_9, i16 2" [top.cpp:81]   --->   Operation 3106 'icmp' 'icmp_ln81_65' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3107 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_65, void %if.end.i791.2, void %if.then.i790.2" [top.cpp:81]   --->   Operation 3107 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 3108 [1/1] (1.94ns)   --->   "%add_ln82_55 = add i15 %trunc_ln171_1_loc_load, i15 2" [top.cpp:82]   --->   Operation 3108 'add' 'add_ln82_55' <Predicate = (icmp_ln81_65)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 3109 [1/1] (0.00ns)   --->   "%lshr_ln82_64 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_55, i32 3, i32 14" [top.cpp:82]   --->   Operation 3109 'partselect' 'lshr_ln82_64' <Predicate = (icmp_ln81_65)> <Delay = 0.00>
ST_118 : Operation 3110 [1/1] (0.00ns)   --->   "%zext_ln82_65 = zext i12 %lshr_ln82_64" [top.cpp:82]   --->   Operation 3110 'zext' 'zext_ln82_65' <Predicate = (icmp_ln81_65)> <Delay = 0.00>
ST_118 : Operation 3111 [1/1] (0.00ns)   --->   "%buf_80_addr_2 = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_65" [top.cpp:82]   --->   Operation 3111 'getelementptr' 'buf_80_addr_2' <Predicate = (icmp_ln81_65)> <Delay = 0.00>
ST_118 : Operation 3112 [1/1] (0.00ns)   --->   "%buf_81_addr_2 = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_65" [top.cpp:82]   --->   Operation 3112 'getelementptr' 'buf_81_addr_2' <Predicate = (icmp_ln81_65)> <Delay = 0.00>
ST_118 : Operation 3113 [1/1] (0.00ns)   --->   "%buf_82_addr_2 = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_65" [top.cpp:82]   --->   Operation 3113 'getelementptr' 'buf_82_addr_2' <Predicate = (icmp_ln81_65)> <Delay = 0.00>
ST_118 : Operation 3114 [1/1] (0.00ns)   --->   "%buf_83_addr_2 = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_65" [top.cpp:82]   --->   Operation 3114 'getelementptr' 'buf_83_addr_2' <Predicate = (icmp_ln81_65)> <Delay = 0.00>
ST_118 : Operation 3115 [1/1] (0.00ns)   --->   "%buf_84_addr_2 = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_65" [top.cpp:82]   --->   Operation 3115 'getelementptr' 'buf_84_addr_2' <Predicate = (icmp_ln81_65)> <Delay = 0.00>
ST_118 : Operation 3116 [1/1] (0.00ns)   --->   "%buf_85_addr_2 = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_65" [top.cpp:82]   --->   Operation 3116 'getelementptr' 'buf_85_addr_2' <Predicate = (icmp_ln81_65)> <Delay = 0.00>
ST_118 : Operation 3117 [1/1] (0.00ns)   --->   "%buf_86_addr_2 = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_65" [top.cpp:82]   --->   Operation 3117 'getelementptr' 'buf_86_addr_2' <Predicate = (icmp_ln81_65)> <Delay = 0.00>
ST_118 : Operation 3118 [1/1] (0.00ns)   --->   "%buf_87_addr_2 = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_65" [top.cpp:82]   --->   Operation 3118 'getelementptr' 'buf_87_addr_2' <Predicate = (icmp_ln81_65)> <Delay = 0.00>
ST_118 : Operation 3119 [1/1] (0.00ns)   --->   "%trunc_ln82_65 = trunc i16 %val_size4_3_loc_load" [top.cpp:82]   --->   Operation 3119 'trunc' 'trunc_ln82_65' <Predicate = (icmp_ln81_65)> <Delay = 0.00>
ST_118 : Operation 3120 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_65, void %arrayidx.i789848.2.case.1, i3 6, void %arrayidx.i789848.2.case.0, i3 5, void %arrayidx.i789848.2.case.7, i3 0, void %arrayidx.i789848.2.case.2, i3 1, void %arrayidx.i789848.2.case.3, i3 2, void %arrayidx.i789848.2.case.4, i3 3, void %arrayidx.i789848.2.case.5, i3 4, void %arrayidx.i789848.2.case.6" [top.cpp:82]   --->   Operation 3120 'switch' 'switch_ln82' <Predicate = (icmp_ln81_65)> <Delay = 0.95>

State 119 <SV = 118> <Delay = 3.25>
ST_119 : Operation 3121 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_86_addr_2" [top.cpp:82]   --->   Operation 3121 'store' 'store_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_119 : Operation 3122 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.2.exit" [top.cpp:82]   --->   Operation 3122 'br' 'br_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 4)> <Delay = 0.00>
ST_119 : Operation 3123 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_85_addr_2" [top.cpp:82]   --->   Operation 3123 'store' 'store_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_119 : Operation 3124 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.2.exit" [top.cpp:82]   --->   Operation 3124 'br' 'br_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 3)> <Delay = 0.00>
ST_119 : Operation 3125 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_84_addr_2" [top.cpp:82]   --->   Operation 3125 'store' 'store_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_119 : Operation 3126 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.2.exit" [top.cpp:82]   --->   Operation 3126 'br' 'br_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 2)> <Delay = 0.00>
ST_119 : Operation 3127 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_83_addr_2" [top.cpp:82]   --->   Operation 3127 'store' 'store_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_119 : Operation 3128 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.2.exit" [top.cpp:82]   --->   Operation 3128 'br' 'br_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 1)> <Delay = 0.00>
ST_119 : Operation 3129 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_82_addr_2" [top.cpp:82]   --->   Operation 3129 'store' 'store_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_119 : Operation 3130 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.2.exit" [top.cpp:82]   --->   Operation 3130 'br' 'br_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 0)> <Delay = 0.00>
ST_119 : Operation 3131 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_87_addr_2" [top.cpp:82]   --->   Operation 3131 'store' 'store_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_119 : Operation 3132 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.2.exit" [top.cpp:82]   --->   Operation 3132 'br' 'br_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 5)> <Delay = 0.00>
ST_119 : Operation 3133 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_80_addr_2" [top.cpp:82]   --->   Operation 3133 'store' 'store_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_119 : Operation 3134 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.2.exit" [top.cpp:82]   --->   Operation 3134 'br' 'br_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 6)> <Delay = 0.00>
ST_119 : Operation 3135 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_81_addr_2" [top.cpp:82]   --->   Operation 3135 'store' 'store_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_119 : Operation 3136 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.2.exit" [top.cpp:82]   --->   Operation 3136 'br' 'br_ln82' <Predicate = (icmp_ln81_65 & trunc_ln82_65 == 7)> <Delay = 0.00>
ST_119 : Operation 3137 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i791.2" [top.cpp:82]   --->   Operation 3137 'br' 'br_ln82' <Predicate = (icmp_ln81_65)> <Delay = 0.00>
ST_119 : Operation 3138 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_9, i32 2, i32 15" [top.cpp:81]   --->   Operation 3138 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3139 [1/1] (2.20ns)   --->   "%icmp_ln81_66 = icmp_sgt  i14 %tmp_51, i14 0" [top.cpp:81]   --->   Operation 3139 'icmp' 'icmp_ln81_66' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3140 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_66, void %if.end.i791.3, void %if.then.i790.3" [top.cpp:81]   --->   Operation 3140 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 3141 [1/1] (1.94ns)   --->   "%add_ln82_56 = add i15 %trunc_ln171_1_loc_load, i15 3" [top.cpp:82]   --->   Operation 3141 'add' 'add_ln82_56' <Predicate = (icmp_ln81_66)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3142 [1/1] (0.00ns)   --->   "%lshr_ln82_65 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_56, i32 3, i32 14" [top.cpp:82]   --->   Operation 3142 'partselect' 'lshr_ln82_65' <Predicate = (icmp_ln81_66)> <Delay = 0.00>
ST_119 : Operation 3143 [1/1] (0.00ns)   --->   "%zext_ln82_66 = zext i12 %lshr_ln82_65" [top.cpp:82]   --->   Operation 3143 'zext' 'zext_ln82_66' <Predicate = (icmp_ln81_66)> <Delay = 0.00>
ST_119 : Operation 3144 [1/1] (0.00ns)   --->   "%buf_80_addr_3 = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_66" [top.cpp:82]   --->   Operation 3144 'getelementptr' 'buf_80_addr_3' <Predicate = (icmp_ln81_66)> <Delay = 0.00>
ST_119 : Operation 3145 [1/1] (0.00ns)   --->   "%buf_81_addr_3 = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_66" [top.cpp:82]   --->   Operation 3145 'getelementptr' 'buf_81_addr_3' <Predicate = (icmp_ln81_66)> <Delay = 0.00>
ST_119 : Operation 3146 [1/1] (0.00ns)   --->   "%buf_82_addr_3 = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_66" [top.cpp:82]   --->   Operation 3146 'getelementptr' 'buf_82_addr_3' <Predicate = (icmp_ln81_66)> <Delay = 0.00>
ST_119 : Operation 3147 [1/1] (0.00ns)   --->   "%buf_83_addr_3 = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_66" [top.cpp:82]   --->   Operation 3147 'getelementptr' 'buf_83_addr_3' <Predicate = (icmp_ln81_66)> <Delay = 0.00>
ST_119 : Operation 3148 [1/1] (0.00ns)   --->   "%buf_84_addr_3 = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_66" [top.cpp:82]   --->   Operation 3148 'getelementptr' 'buf_84_addr_3' <Predicate = (icmp_ln81_66)> <Delay = 0.00>
ST_119 : Operation 3149 [1/1] (0.00ns)   --->   "%buf_85_addr_3 = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_66" [top.cpp:82]   --->   Operation 3149 'getelementptr' 'buf_85_addr_3' <Predicate = (icmp_ln81_66)> <Delay = 0.00>
ST_119 : Operation 3150 [1/1] (0.00ns)   --->   "%buf_86_addr_3 = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_66" [top.cpp:82]   --->   Operation 3150 'getelementptr' 'buf_86_addr_3' <Predicate = (icmp_ln81_66)> <Delay = 0.00>
ST_119 : Operation 3151 [1/1] (0.00ns)   --->   "%buf_87_addr_3 = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_66" [top.cpp:82]   --->   Operation 3151 'getelementptr' 'buf_87_addr_3' <Predicate = (icmp_ln81_66)> <Delay = 0.00>
ST_119 : Operation 3152 [1/1] (0.00ns)   --->   "%trunc_ln82_66 = trunc i16 %val_size4_3_loc_load" [top.cpp:82]   --->   Operation 3152 'trunc' 'trunc_ln82_66' <Predicate = (icmp_ln81_66)> <Delay = 0.00>
ST_119 : Operation 3153 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_66, void %arrayidx.i789848.3.case.2, i3 5, void %arrayidx.i789848.3.case.0, i3 6, void %arrayidx.i789848.3.case.1, i3 4, void %arrayidx.i789848.3.case.7, i3 0, void %arrayidx.i789848.3.case.3, i3 1, void %arrayidx.i789848.3.case.4, i3 2, void %arrayidx.i789848.3.case.5, i3 3, void %arrayidx.i789848.3.case.6" [top.cpp:82]   --->   Operation 3153 'switch' 'switch_ln82' <Predicate = (icmp_ln81_66)> <Delay = 0.95>

State 120 <SV = 119> <Delay = 3.25>
ST_120 : Operation 3154 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_86_addr_3" [top.cpp:82]   --->   Operation 3154 'store' 'store_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_120 : Operation 3155 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.3.exit" [top.cpp:82]   --->   Operation 3155 'br' 'br_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 3)> <Delay = 0.00>
ST_120 : Operation 3156 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_85_addr_3" [top.cpp:82]   --->   Operation 3156 'store' 'store_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_120 : Operation 3157 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.3.exit" [top.cpp:82]   --->   Operation 3157 'br' 'br_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 2)> <Delay = 0.00>
ST_120 : Operation 3158 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_84_addr_3" [top.cpp:82]   --->   Operation 3158 'store' 'store_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_120 : Operation 3159 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.3.exit" [top.cpp:82]   --->   Operation 3159 'br' 'br_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 1)> <Delay = 0.00>
ST_120 : Operation 3160 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_83_addr_3" [top.cpp:82]   --->   Operation 3160 'store' 'store_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_120 : Operation 3161 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.3.exit" [top.cpp:82]   --->   Operation 3161 'br' 'br_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 0)> <Delay = 0.00>
ST_120 : Operation 3162 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_87_addr_3" [top.cpp:82]   --->   Operation 3162 'store' 'store_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_120 : Operation 3163 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.3.exit" [top.cpp:82]   --->   Operation 3163 'br' 'br_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 4)> <Delay = 0.00>
ST_120 : Operation 3164 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_81_addr_3" [top.cpp:82]   --->   Operation 3164 'store' 'store_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_120 : Operation 3165 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.3.exit" [top.cpp:82]   --->   Operation 3165 'br' 'br_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 6)> <Delay = 0.00>
ST_120 : Operation 3166 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_80_addr_3" [top.cpp:82]   --->   Operation 3166 'store' 'store_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_120 : Operation 3167 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.3.exit" [top.cpp:82]   --->   Operation 3167 'br' 'br_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 5)> <Delay = 0.00>
ST_120 : Operation 3168 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_82_addr_3" [top.cpp:82]   --->   Operation 3168 'store' 'store_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_120 : Operation 3169 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.3.exit" [top.cpp:82]   --->   Operation 3169 'br' 'br_ln82' <Predicate = (icmp_ln81_66 & trunc_ln82_66 == 7)> <Delay = 0.00>
ST_120 : Operation 3170 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i791.3" [top.cpp:82]   --->   Operation 3170 'br' 'br_ln82' <Predicate = (icmp_ln81_66)> <Delay = 0.00>
ST_120 : Operation 3171 [1/1] (2.42ns)   --->   "%icmp_ln81_67 = icmp_sgt  i16 %padding_size_9, i16 4" [top.cpp:81]   --->   Operation 3171 'icmp' 'icmp_ln81_67' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3172 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_67, void %if.end.i791.4, void %if.then.i790.4" [top.cpp:81]   --->   Operation 3172 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3173 [1/1] (1.94ns)   --->   "%add_ln82_57 = add i15 %trunc_ln171_1_loc_load, i15 4" [top.cpp:82]   --->   Operation 3173 'add' 'add_ln82_57' <Predicate = (icmp_ln81_67)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3174 [1/1] (0.00ns)   --->   "%lshr_ln82_66 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_57, i32 3, i32 14" [top.cpp:82]   --->   Operation 3174 'partselect' 'lshr_ln82_66' <Predicate = (icmp_ln81_67)> <Delay = 0.00>
ST_120 : Operation 3175 [1/1] (0.00ns)   --->   "%zext_ln82_67 = zext i12 %lshr_ln82_66" [top.cpp:82]   --->   Operation 3175 'zext' 'zext_ln82_67' <Predicate = (icmp_ln81_67)> <Delay = 0.00>
ST_120 : Operation 3176 [1/1] (0.00ns)   --->   "%buf_80_addr_4 = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_67" [top.cpp:82]   --->   Operation 3176 'getelementptr' 'buf_80_addr_4' <Predicate = (icmp_ln81_67)> <Delay = 0.00>
ST_120 : Operation 3177 [1/1] (0.00ns)   --->   "%buf_81_addr_4 = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_67" [top.cpp:82]   --->   Operation 3177 'getelementptr' 'buf_81_addr_4' <Predicate = (icmp_ln81_67)> <Delay = 0.00>
ST_120 : Operation 3178 [1/1] (0.00ns)   --->   "%buf_82_addr_4 = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_67" [top.cpp:82]   --->   Operation 3178 'getelementptr' 'buf_82_addr_4' <Predicate = (icmp_ln81_67)> <Delay = 0.00>
ST_120 : Operation 3179 [1/1] (0.00ns)   --->   "%buf_83_addr_4 = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_67" [top.cpp:82]   --->   Operation 3179 'getelementptr' 'buf_83_addr_4' <Predicate = (icmp_ln81_67)> <Delay = 0.00>
ST_120 : Operation 3180 [1/1] (0.00ns)   --->   "%buf_84_addr_4 = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_67" [top.cpp:82]   --->   Operation 3180 'getelementptr' 'buf_84_addr_4' <Predicate = (icmp_ln81_67)> <Delay = 0.00>
ST_120 : Operation 3181 [1/1] (0.00ns)   --->   "%buf_85_addr_4 = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_67" [top.cpp:82]   --->   Operation 3181 'getelementptr' 'buf_85_addr_4' <Predicate = (icmp_ln81_67)> <Delay = 0.00>
ST_120 : Operation 3182 [1/1] (0.00ns)   --->   "%buf_86_addr_4 = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_67" [top.cpp:82]   --->   Operation 3182 'getelementptr' 'buf_86_addr_4' <Predicate = (icmp_ln81_67)> <Delay = 0.00>
ST_120 : Operation 3183 [1/1] (0.00ns)   --->   "%buf_87_addr_4 = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_67" [top.cpp:82]   --->   Operation 3183 'getelementptr' 'buf_87_addr_4' <Predicate = (icmp_ln81_67)> <Delay = 0.00>
ST_120 : Operation 3184 [1/1] (0.00ns)   --->   "%trunc_ln82_67 = trunc i16 %val_size4_3_loc_load" [top.cpp:82]   --->   Operation 3184 'trunc' 'trunc_ln82_67' <Predicate = (icmp_ln81_67)> <Delay = 0.00>
ST_120 : Operation 3185 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_67, void %arrayidx.i789848.4.case.3, i3 4, void %arrayidx.i789848.4.case.0, i3 5, void %arrayidx.i789848.4.case.1, i3 6, void %arrayidx.i789848.4.case.2, i3 3, void %arrayidx.i789848.4.case.7, i3 0, void %arrayidx.i789848.4.case.4, i3 1, void %arrayidx.i789848.4.case.5, i3 2, void %arrayidx.i789848.4.case.6" [top.cpp:82]   --->   Operation 3185 'switch' 'switch_ln82' <Predicate = (icmp_ln81_67)> <Delay = 0.95>

State 121 <SV = 120> <Delay = 3.25>
ST_121 : Operation 3186 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_86_addr_4" [top.cpp:82]   --->   Operation 3186 'store' 'store_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_121 : Operation 3187 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.4.exit" [top.cpp:82]   --->   Operation 3187 'br' 'br_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 2)> <Delay = 0.00>
ST_121 : Operation 3188 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_85_addr_4" [top.cpp:82]   --->   Operation 3188 'store' 'store_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_121 : Operation 3189 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.4.exit" [top.cpp:82]   --->   Operation 3189 'br' 'br_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 1)> <Delay = 0.00>
ST_121 : Operation 3190 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_84_addr_4" [top.cpp:82]   --->   Operation 3190 'store' 'store_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_121 : Operation 3191 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.4.exit" [top.cpp:82]   --->   Operation 3191 'br' 'br_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 0)> <Delay = 0.00>
ST_121 : Operation 3192 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_87_addr_4" [top.cpp:82]   --->   Operation 3192 'store' 'store_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_121 : Operation 3193 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.4.exit" [top.cpp:82]   --->   Operation 3193 'br' 'br_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 3)> <Delay = 0.00>
ST_121 : Operation 3194 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_82_addr_4" [top.cpp:82]   --->   Operation 3194 'store' 'store_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_121 : Operation 3195 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.4.exit" [top.cpp:82]   --->   Operation 3195 'br' 'br_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 6)> <Delay = 0.00>
ST_121 : Operation 3196 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_81_addr_4" [top.cpp:82]   --->   Operation 3196 'store' 'store_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_121 : Operation 3197 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.4.exit" [top.cpp:82]   --->   Operation 3197 'br' 'br_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 5)> <Delay = 0.00>
ST_121 : Operation 3198 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_80_addr_4" [top.cpp:82]   --->   Operation 3198 'store' 'store_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_121 : Operation 3199 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.4.exit" [top.cpp:82]   --->   Operation 3199 'br' 'br_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 4)> <Delay = 0.00>
ST_121 : Operation 3200 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_83_addr_4" [top.cpp:82]   --->   Operation 3200 'store' 'store_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_121 : Operation 3201 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.4.exit" [top.cpp:82]   --->   Operation 3201 'br' 'br_ln82' <Predicate = (icmp_ln81_67 & trunc_ln82_67 == 7)> <Delay = 0.00>
ST_121 : Operation 3202 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i791.4" [top.cpp:82]   --->   Operation 3202 'br' 'br_ln82' <Predicate = (icmp_ln81_67)> <Delay = 0.00>
ST_121 : Operation 3203 [1/1] (2.42ns)   --->   "%icmp_ln81_68 = icmp_sgt  i16 %padding_size_9, i16 5" [top.cpp:81]   --->   Operation 3203 'icmp' 'icmp_ln81_68' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3204 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_68, void %if.end.i791.5, void %if.then.i790.5" [top.cpp:81]   --->   Operation 3204 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3205 [1/1] (1.94ns)   --->   "%add_ln82_58 = add i15 %trunc_ln171_1_loc_load, i15 5" [top.cpp:82]   --->   Operation 3205 'add' 'add_ln82_58' <Predicate = (icmp_ln81_68)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3206 [1/1] (0.00ns)   --->   "%lshr_ln82_67 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_58, i32 3, i32 14" [top.cpp:82]   --->   Operation 3206 'partselect' 'lshr_ln82_67' <Predicate = (icmp_ln81_68)> <Delay = 0.00>
ST_121 : Operation 3207 [1/1] (0.00ns)   --->   "%zext_ln82_68 = zext i12 %lshr_ln82_67" [top.cpp:82]   --->   Operation 3207 'zext' 'zext_ln82_68' <Predicate = (icmp_ln81_68)> <Delay = 0.00>
ST_121 : Operation 3208 [1/1] (0.00ns)   --->   "%buf_80_addr_5 = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_68" [top.cpp:82]   --->   Operation 3208 'getelementptr' 'buf_80_addr_5' <Predicate = (icmp_ln81_68)> <Delay = 0.00>
ST_121 : Operation 3209 [1/1] (0.00ns)   --->   "%buf_81_addr_5 = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_68" [top.cpp:82]   --->   Operation 3209 'getelementptr' 'buf_81_addr_5' <Predicate = (icmp_ln81_68)> <Delay = 0.00>
ST_121 : Operation 3210 [1/1] (0.00ns)   --->   "%buf_82_addr_5 = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_68" [top.cpp:82]   --->   Operation 3210 'getelementptr' 'buf_82_addr_5' <Predicate = (icmp_ln81_68)> <Delay = 0.00>
ST_121 : Operation 3211 [1/1] (0.00ns)   --->   "%buf_83_addr_5 = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_68" [top.cpp:82]   --->   Operation 3211 'getelementptr' 'buf_83_addr_5' <Predicate = (icmp_ln81_68)> <Delay = 0.00>
ST_121 : Operation 3212 [1/1] (0.00ns)   --->   "%buf_84_addr_5 = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_68" [top.cpp:82]   --->   Operation 3212 'getelementptr' 'buf_84_addr_5' <Predicate = (icmp_ln81_68)> <Delay = 0.00>
ST_121 : Operation 3213 [1/1] (0.00ns)   --->   "%buf_85_addr_5 = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_68" [top.cpp:82]   --->   Operation 3213 'getelementptr' 'buf_85_addr_5' <Predicate = (icmp_ln81_68)> <Delay = 0.00>
ST_121 : Operation 3214 [1/1] (0.00ns)   --->   "%buf_86_addr_5 = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_68" [top.cpp:82]   --->   Operation 3214 'getelementptr' 'buf_86_addr_5' <Predicate = (icmp_ln81_68)> <Delay = 0.00>
ST_121 : Operation 3215 [1/1] (0.00ns)   --->   "%buf_87_addr_5 = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_68" [top.cpp:82]   --->   Operation 3215 'getelementptr' 'buf_87_addr_5' <Predicate = (icmp_ln81_68)> <Delay = 0.00>
ST_121 : Operation 3216 [1/1] (0.00ns)   --->   "%trunc_ln82_68 = trunc i16 %val_size4_3_loc_load" [top.cpp:82]   --->   Operation 3216 'trunc' 'trunc_ln82_68' <Predicate = (icmp_ln81_68)> <Delay = 0.00>
ST_121 : Operation 3217 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_68, void %arrayidx.i789848.5.case.4, i3 3, void %arrayidx.i789848.5.case.0, i3 4, void %arrayidx.i789848.5.case.1, i3 5, void %arrayidx.i789848.5.case.2, i3 6, void %arrayidx.i789848.5.case.3, i3 2, void %arrayidx.i789848.5.case.7, i3 0, void %arrayidx.i789848.5.case.5, i3 1, void %arrayidx.i789848.5.case.6" [top.cpp:82]   --->   Operation 3217 'switch' 'switch_ln82' <Predicate = (icmp_ln81_68)> <Delay = 0.95>

State 122 <SV = 121> <Delay = 3.25>
ST_122 : Operation 3218 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_86_addr_5" [top.cpp:82]   --->   Operation 3218 'store' 'store_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_122 : Operation 3219 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.5.exit" [top.cpp:82]   --->   Operation 3219 'br' 'br_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 1)> <Delay = 0.00>
ST_122 : Operation 3220 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_85_addr_5" [top.cpp:82]   --->   Operation 3220 'store' 'store_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_122 : Operation 3221 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.5.exit" [top.cpp:82]   --->   Operation 3221 'br' 'br_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 0)> <Delay = 0.00>
ST_122 : Operation 3222 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_87_addr_5" [top.cpp:82]   --->   Operation 3222 'store' 'store_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_122 : Operation 3223 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.5.exit" [top.cpp:82]   --->   Operation 3223 'br' 'br_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 2)> <Delay = 0.00>
ST_122 : Operation 3224 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_83_addr_5" [top.cpp:82]   --->   Operation 3224 'store' 'store_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_122 : Operation 3225 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.5.exit" [top.cpp:82]   --->   Operation 3225 'br' 'br_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 6)> <Delay = 0.00>
ST_122 : Operation 3226 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_82_addr_5" [top.cpp:82]   --->   Operation 3226 'store' 'store_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_122 : Operation 3227 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.5.exit" [top.cpp:82]   --->   Operation 3227 'br' 'br_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 5)> <Delay = 0.00>
ST_122 : Operation 3228 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_81_addr_5" [top.cpp:82]   --->   Operation 3228 'store' 'store_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_122 : Operation 3229 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.5.exit" [top.cpp:82]   --->   Operation 3229 'br' 'br_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 4)> <Delay = 0.00>
ST_122 : Operation 3230 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_80_addr_5" [top.cpp:82]   --->   Operation 3230 'store' 'store_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_122 : Operation 3231 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.5.exit" [top.cpp:82]   --->   Operation 3231 'br' 'br_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 3)> <Delay = 0.00>
ST_122 : Operation 3232 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_84_addr_5" [top.cpp:82]   --->   Operation 3232 'store' 'store_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_122 : Operation 3233 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.5.exit" [top.cpp:82]   --->   Operation 3233 'br' 'br_ln82' <Predicate = (icmp_ln81_68 & trunc_ln82_68 == 7)> <Delay = 0.00>
ST_122 : Operation 3234 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i791.5" [top.cpp:82]   --->   Operation 3234 'br' 'br_ln82' <Predicate = (icmp_ln81_68)> <Delay = 0.00>
ST_122 : Operation 3235 [1/1] (2.42ns)   --->   "%icmp_ln81_69 = icmp_sgt  i16 %padding_size_9, i16 6" [top.cpp:81]   --->   Operation 3235 'icmp' 'icmp_ln81_69' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3236 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_69, void %if.end.i791.6, void %if.then.i790.6" [top.cpp:81]   --->   Operation 3236 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3237 [1/1] (1.94ns)   --->   "%add_ln82_59 = add i15 %trunc_ln171_1_loc_load, i15 6" [top.cpp:82]   --->   Operation 3237 'add' 'add_ln82_59' <Predicate = (icmp_ln81_69)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3238 [1/1] (0.00ns)   --->   "%lshr_ln82_68 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_59, i32 3, i32 14" [top.cpp:82]   --->   Operation 3238 'partselect' 'lshr_ln82_68' <Predicate = (icmp_ln81_69)> <Delay = 0.00>
ST_122 : Operation 3239 [1/1] (0.00ns)   --->   "%zext_ln82_69 = zext i12 %lshr_ln82_68" [top.cpp:82]   --->   Operation 3239 'zext' 'zext_ln82_69' <Predicate = (icmp_ln81_69)> <Delay = 0.00>
ST_122 : Operation 3240 [1/1] (0.00ns)   --->   "%buf_80_addr_6 = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_69" [top.cpp:82]   --->   Operation 3240 'getelementptr' 'buf_80_addr_6' <Predicate = (icmp_ln81_69)> <Delay = 0.00>
ST_122 : Operation 3241 [1/1] (0.00ns)   --->   "%buf_81_addr_6 = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_69" [top.cpp:82]   --->   Operation 3241 'getelementptr' 'buf_81_addr_6' <Predicate = (icmp_ln81_69)> <Delay = 0.00>
ST_122 : Operation 3242 [1/1] (0.00ns)   --->   "%buf_82_addr_6 = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_69" [top.cpp:82]   --->   Operation 3242 'getelementptr' 'buf_82_addr_6' <Predicate = (icmp_ln81_69)> <Delay = 0.00>
ST_122 : Operation 3243 [1/1] (0.00ns)   --->   "%buf_83_addr_6 = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_69" [top.cpp:82]   --->   Operation 3243 'getelementptr' 'buf_83_addr_6' <Predicate = (icmp_ln81_69)> <Delay = 0.00>
ST_122 : Operation 3244 [1/1] (0.00ns)   --->   "%buf_84_addr_6 = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_69" [top.cpp:82]   --->   Operation 3244 'getelementptr' 'buf_84_addr_6' <Predicate = (icmp_ln81_69)> <Delay = 0.00>
ST_122 : Operation 3245 [1/1] (0.00ns)   --->   "%buf_85_addr_6 = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_69" [top.cpp:82]   --->   Operation 3245 'getelementptr' 'buf_85_addr_6' <Predicate = (icmp_ln81_69)> <Delay = 0.00>
ST_122 : Operation 3246 [1/1] (0.00ns)   --->   "%buf_86_addr_6 = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_69" [top.cpp:82]   --->   Operation 3246 'getelementptr' 'buf_86_addr_6' <Predicate = (icmp_ln81_69)> <Delay = 0.00>
ST_122 : Operation 3247 [1/1] (0.00ns)   --->   "%buf_87_addr_6 = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_69" [top.cpp:82]   --->   Operation 3247 'getelementptr' 'buf_87_addr_6' <Predicate = (icmp_ln81_69)> <Delay = 0.00>
ST_122 : Operation 3248 [1/1] (0.00ns)   --->   "%trunc_ln82_69 = trunc i16 %val_size4_3_loc_load" [top.cpp:82]   --->   Operation 3248 'trunc' 'trunc_ln82_69' <Predicate = (icmp_ln81_69)> <Delay = 0.00>
ST_122 : Operation 3249 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_69, void %arrayidx.i789848.6.case.5, i3 2, void %arrayidx.i789848.6.case.0, i3 3, void %arrayidx.i789848.6.case.1, i3 4, void %arrayidx.i789848.6.case.2, i3 5, void %arrayidx.i789848.6.case.3, i3 6, void %arrayidx.i789848.6.case.4, i3 1, void %arrayidx.i789848.6.case.7, i3 0, void %arrayidx.i789848.6.case.6" [top.cpp:82]   --->   Operation 3249 'switch' 'switch_ln82' <Predicate = (icmp_ln81_69)> <Delay = 0.95>

State 123 <SV = 122> <Delay = 4.45>
ST_123 : Operation 3250 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_86_addr_6" [top.cpp:82]   --->   Operation 3250 'store' 'store_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_123 : Operation 3251 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.6.exit" [top.cpp:82]   --->   Operation 3251 'br' 'br_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 0)> <Delay = 0.00>
ST_123 : Operation 3252 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_87_addr_6" [top.cpp:82]   --->   Operation 3252 'store' 'store_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_123 : Operation 3253 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.6.exit" [top.cpp:82]   --->   Operation 3253 'br' 'br_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 1)> <Delay = 0.00>
ST_123 : Operation 3254 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_84_addr_6" [top.cpp:82]   --->   Operation 3254 'store' 'store_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_123 : Operation 3255 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.6.exit" [top.cpp:82]   --->   Operation 3255 'br' 'br_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 6)> <Delay = 0.00>
ST_123 : Operation 3256 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_83_addr_6" [top.cpp:82]   --->   Operation 3256 'store' 'store_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_123 : Operation 3257 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.6.exit" [top.cpp:82]   --->   Operation 3257 'br' 'br_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 5)> <Delay = 0.00>
ST_123 : Operation 3258 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_82_addr_6" [top.cpp:82]   --->   Operation 3258 'store' 'store_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_123 : Operation 3259 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.6.exit" [top.cpp:82]   --->   Operation 3259 'br' 'br_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 4)> <Delay = 0.00>
ST_123 : Operation 3260 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_81_addr_6" [top.cpp:82]   --->   Operation 3260 'store' 'store_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_123 : Operation 3261 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.6.exit" [top.cpp:82]   --->   Operation 3261 'br' 'br_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 3)> <Delay = 0.00>
ST_123 : Operation 3262 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_80_addr_6" [top.cpp:82]   --->   Operation 3262 'store' 'store_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_123 : Operation 3263 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.6.exit" [top.cpp:82]   --->   Operation 3263 'br' 'br_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 2)> <Delay = 0.00>
ST_123 : Operation 3264 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_85_addr_6" [top.cpp:82]   --->   Operation 3264 'store' 'store_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_123 : Operation 3265 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i789848.6.exit" [top.cpp:82]   --->   Operation 3265 'br' 'br_ln82' <Predicate = (icmp_ln81_69 & trunc_ln82_69 == 7)> <Delay = 0.00>
ST_123 : Operation 3266 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i791.6" [top.cpp:82]   --->   Operation 3266 'br' 'br_ln82' <Predicate = (icmp_ln81_69)> <Delay = 0.00>
ST_123 : Operation 3267 [1/1] (0.00ns)   --->   "%sext_ln75_10 = sext i16 %size5_9" [top.cpp:75]   --->   Operation 3267 'sext' 'sext_ln75_10' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3268 [1/1] (2.07ns)   --->   "%add_ln75_10 = add i17 %sext_ln75_10, i17 7" [top.cpp:75]   --->   Operation 3268 'add' 'add_ln75_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3269 [1/1] (2.07ns)   --->   "%add_ln75_22 = add i16 %size5_9, i16 7" [top.cpp:75]   --->   Operation 3269 'add' 'add_ln75_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3270 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_10, i32 16" [top.cpp:75]   --->   Operation 3270 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3271 [1/1] (2.07ns)   --->   "%sub_ln75_30 = sub i16 65529, i16 %size5_9" [top.cpp:75]   --->   Operation 3271 'sub' 'sub_ln75_30' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3272 [1/1] (0.00ns)   --->   "%trunc_ln75_10 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_30, i32 3, i32 15" [top.cpp:75]   --->   Operation 3272 'partselect' 'trunc_ln75_10' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3273 [1/1] (1.67ns)   --->   "%sub_ln75_31 = sub i13 0, i13 %trunc_ln75_10" [top.cpp:75]   --->   Operation 3273 'sub' 'sub_ln75_31' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3274 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_22, i32 3, i32 15" [top.cpp:75]   --->   Operation 3274 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3275 [1/1] (0.69ns)   --->   "%select_ln75_10 = select i1 %tmp_52, i13 %sub_ln75_31, i13 %tmp_28" [top.cpp:75]   --->   Operation 3275 'select' 'select_ln75_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 124 <SV = 123> <Delay = 4.50>
ST_124 : Operation 3276 [1/1] (0.00ns)   --->   "%size5_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_10, i3 0" [top.cpp:75]   --->   Operation 3276 'bitconcatenate' 'size5_8' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3277 [1/1] (2.07ns)   --->   "%padding_size_10 = sub i16 %size5_8, i16 %size5_9" [top.cpp:75]   --->   Operation 3277 'sub' 'padding_size_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3278 [1/1] (2.42ns)   --->   "%icmp_ln81_70 = icmp_sgt  i16 %padding_size_10, i16 0" [top.cpp:81]   --->   Operation 3278 'icmp' 'icmp_ln81_70' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3279 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_70, void %if.end.i817, void %if.then.i816" [top.cpp:81]   --->   Operation 3279 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 125 <SV = 124> <Delay = 3.25>
ST_125 : Operation 3280 [1/1] (0.00ns)   --->   "%lshr_ln82_69 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size5_9, i32 3, i32 12" [top.cpp:82]   --->   Operation 3280 'partselect' 'lshr_ln82_69' <Predicate = (icmp_ln81_70)> <Delay = 0.00>
ST_125 : Operation 3281 [1/1] (0.00ns)   --->   "%zext_ln82_70 = zext i10 %lshr_ln82_69" [top.cpp:82]   --->   Operation 3281 'zext' 'zext_ln82_70' <Predicate = (icmp_ln81_70)> <Delay = 0.00>
ST_125 : Operation 3282 [1/1] (0.00ns)   --->   "%buf_40_addr_4 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_70" [top.cpp:82]   --->   Operation 3282 'getelementptr' 'buf_40_addr_4' <Predicate = (icmp_ln81_70)> <Delay = 0.00>
ST_125 : Operation 3283 [1/1] (0.00ns)   --->   "%buf_41_addr_4 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_70" [top.cpp:82]   --->   Operation 3283 'getelementptr' 'buf_41_addr_4' <Predicate = (icmp_ln81_70)> <Delay = 0.00>
ST_125 : Operation 3284 [1/1] (0.00ns)   --->   "%buf_42_addr_4 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_70" [top.cpp:82]   --->   Operation 3284 'getelementptr' 'buf_42_addr_4' <Predicate = (icmp_ln81_70)> <Delay = 0.00>
ST_125 : Operation 3285 [1/1] (0.00ns)   --->   "%buf_43_addr_4 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_70" [top.cpp:82]   --->   Operation 3285 'getelementptr' 'buf_43_addr_4' <Predicate = (icmp_ln81_70)> <Delay = 0.00>
ST_125 : Operation 3286 [1/1] (0.00ns)   --->   "%buf_44_addr_4 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_70" [top.cpp:82]   --->   Operation 3286 'getelementptr' 'buf_44_addr_4' <Predicate = (icmp_ln81_70)> <Delay = 0.00>
ST_125 : Operation 3287 [1/1] (0.00ns)   --->   "%buf_45_addr_4 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_70" [top.cpp:82]   --->   Operation 3287 'getelementptr' 'buf_45_addr_4' <Predicate = (icmp_ln81_70)> <Delay = 0.00>
ST_125 : Operation 3288 [1/1] (0.00ns)   --->   "%buf_46_addr_4 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_70" [top.cpp:82]   --->   Operation 3288 'getelementptr' 'buf_46_addr_4' <Predicate = (icmp_ln81_70)> <Delay = 0.00>
ST_125 : Operation 3289 [1/1] (0.00ns)   --->   "%buf_47_addr_4 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_70" [top.cpp:82]   --->   Operation 3289 'getelementptr' 'buf_47_addr_4' <Predicate = (icmp_ln81_70)> <Delay = 0.00>
ST_125 : Operation 3290 [1/1] (0.00ns)   --->   "%trunc_ln82_70 = trunc i16 %size5_9" [top.cpp:82]   --->   Operation 3290 'trunc' 'trunc_ln82_70' <Predicate = (icmp_ln81_70)> <Delay = 0.00>
ST_125 : Operation 3291 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_70, void %arrayidx.i815847.case.7, i3 0, void %arrayidx.i815847.case.0, i3 1, void %arrayidx.i815847.case.1, i3 2, void %arrayidx.i815847.case.2, i3 3, void %arrayidx.i815847.case.3, i3 4, void %arrayidx.i815847.case.4, i3 5, void %arrayidx.i815847.case.5, i3 6, void %arrayidx.i815847.case.6" [top.cpp:82]   --->   Operation 3291 'switch' 'switch_ln82' <Predicate = (icmp_ln81_70)> <Delay = 0.95>
ST_125 : Operation 3292 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_46_addr_4" [top.cpp:82]   --->   Operation 3292 'store' 'store_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_125 : Operation 3293 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.exit" [top.cpp:82]   --->   Operation 3293 'br' 'br_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 6)> <Delay = 0.00>
ST_125 : Operation 3294 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_45_addr_4" [top.cpp:82]   --->   Operation 3294 'store' 'store_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_125 : Operation 3295 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.exit" [top.cpp:82]   --->   Operation 3295 'br' 'br_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 5)> <Delay = 0.00>
ST_125 : Operation 3296 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_44_addr_4" [top.cpp:82]   --->   Operation 3296 'store' 'store_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_125 : Operation 3297 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.exit" [top.cpp:82]   --->   Operation 3297 'br' 'br_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 4)> <Delay = 0.00>
ST_125 : Operation 3298 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_43_addr_4" [top.cpp:82]   --->   Operation 3298 'store' 'store_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_125 : Operation 3299 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.exit" [top.cpp:82]   --->   Operation 3299 'br' 'br_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 3)> <Delay = 0.00>
ST_125 : Operation 3300 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_42_addr_4" [top.cpp:82]   --->   Operation 3300 'store' 'store_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_125 : Operation 3301 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.exit" [top.cpp:82]   --->   Operation 3301 'br' 'br_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 2)> <Delay = 0.00>
ST_125 : Operation 3302 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_41_addr_4" [top.cpp:82]   --->   Operation 3302 'store' 'store_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_125 : Operation 3303 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.exit" [top.cpp:82]   --->   Operation 3303 'br' 'br_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 1)> <Delay = 0.00>
ST_125 : Operation 3304 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_40_addr_4" [top.cpp:82]   --->   Operation 3304 'store' 'store_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_125 : Operation 3305 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.exit" [top.cpp:82]   --->   Operation 3305 'br' 'br_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 0)> <Delay = 0.00>
ST_125 : Operation 3306 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_47_addr_4" [top.cpp:82]   --->   Operation 3306 'store' 'store_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_125 : Operation 3307 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.exit" [top.cpp:82]   --->   Operation 3307 'br' 'br_ln82' <Predicate = (icmp_ln81_70 & trunc_ln82_70 == 7)> <Delay = 0.00>
ST_125 : Operation 3308 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i817" [top.cpp:82]   --->   Operation 3308 'br' 'br_ln82' <Predicate = (icmp_ln81_70)> <Delay = 0.00>
ST_125 : Operation 3309 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_10, i32 1, i32 15" [top.cpp:81]   --->   Operation 3309 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3310 [1/1] (2.31ns)   --->   "%icmp_ln81_71 = icmp_sgt  i15 %tmp_53, i15 0" [top.cpp:81]   --->   Operation 3310 'icmp' 'icmp_ln81_71' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3311 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_71, void %if.end.i817.1, void %if.then.i816.1" [top.cpp:81]   --->   Operation 3311 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3312 [1/1] (1.67ns)   --->   "%add_ln82_60 = add i13 %trunc_ln163_5, i13 1" [top.cpp:82]   --->   Operation 3312 'add' 'add_ln82_60' <Predicate = (icmp_ln81_71)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3313 [1/1] (0.00ns)   --->   "%lshr_ln82_70 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_60, i32 3, i32 12" [top.cpp:82]   --->   Operation 3313 'partselect' 'lshr_ln82_70' <Predicate = (icmp_ln81_71)> <Delay = 0.00>
ST_125 : Operation 3314 [1/1] (0.00ns)   --->   "%zext_ln82_71 = zext i10 %lshr_ln82_70" [top.cpp:82]   --->   Operation 3314 'zext' 'zext_ln82_71' <Predicate = (icmp_ln81_71)> <Delay = 0.00>
ST_125 : Operation 3315 [1/1] (0.00ns)   --->   "%buf_40_addr_5 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_71" [top.cpp:82]   --->   Operation 3315 'getelementptr' 'buf_40_addr_5' <Predicate = (icmp_ln81_71)> <Delay = 0.00>
ST_125 : Operation 3316 [1/1] (0.00ns)   --->   "%buf_41_addr_5 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_71" [top.cpp:82]   --->   Operation 3316 'getelementptr' 'buf_41_addr_5' <Predicate = (icmp_ln81_71)> <Delay = 0.00>
ST_125 : Operation 3317 [1/1] (0.00ns)   --->   "%buf_42_addr_5 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_71" [top.cpp:82]   --->   Operation 3317 'getelementptr' 'buf_42_addr_5' <Predicate = (icmp_ln81_71)> <Delay = 0.00>
ST_125 : Operation 3318 [1/1] (0.00ns)   --->   "%buf_43_addr_5 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_71" [top.cpp:82]   --->   Operation 3318 'getelementptr' 'buf_43_addr_5' <Predicate = (icmp_ln81_71)> <Delay = 0.00>
ST_125 : Operation 3319 [1/1] (0.00ns)   --->   "%buf_44_addr_5 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_71" [top.cpp:82]   --->   Operation 3319 'getelementptr' 'buf_44_addr_5' <Predicate = (icmp_ln81_71)> <Delay = 0.00>
ST_125 : Operation 3320 [1/1] (0.00ns)   --->   "%buf_45_addr_5 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_71" [top.cpp:82]   --->   Operation 3320 'getelementptr' 'buf_45_addr_5' <Predicate = (icmp_ln81_71)> <Delay = 0.00>
ST_125 : Operation 3321 [1/1] (0.00ns)   --->   "%buf_46_addr_5 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_71" [top.cpp:82]   --->   Operation 3321 'getelementptr' 'buf_46_addr_5' <Predicate = (icmp_ln81_71)> <Delay = 0.00>
ST_125 : Operation 3322 [1/1] (0.00ns)   --->   "%buf_47_addr_5 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_71" [top.cpp:82]   --->   Operation 3322 'getelementptr' 'buf_47_addr_5' <Predicate = (icmp_ln81_71)> <Delay = 0.00>
ST_125 : Operation 3323 [1/1] (0.00ns)   --->   "%trunc_ln82_71 = trunc i16 %size5_9" [top.cpp:82]   --->   Operation 3323 'trunc' 'trunc_ln82_71' <Predicate = (icmp_ln81_71)> <Delay = 0.00>
ST_125 : Operation 3324 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_71, void %arrayidx.i815847.1.case.0, i3 6, void %arrayidx.i815847.1.case.7, i3 0, void %arrayidx.i815847.1.case.1, i3 1, void %arrayidx.i815847.1.case.2, i3 2, void %arrayidx.i815847.1.case.3, i3 3, void %arrayidx.i815847.1.case.4, i3 4, void %arrayidx.i815847.1.case.5, i3 5, void %arrayidx.i815847.1.case.6" [top.cpp:82]   --->   Operation 3324 'switch' 'switch_ln82' <Predicate = (icmp_ln81_71)> <Delay = 0.95>

State 126 <SV = 125> <Delay = 3.25>
ST_126 : Operation 3325 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_46_addr_5" [top.cpp:82]   --->   Operation 3325 'store' 'store_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_126 : Operation 3326 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.1.exit" [top.cpp:82]   --->   Operation 3326 'br' 'br_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 5)> <Delay = 0.00>
ST_126 : Operation 3327 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_45_addr_5" [top.cpp:82]   --->   Operation 3327 'store' 'store_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_126 : Operation 3328 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.1.exit" [top.cpp:82]   --->   Operation 3328 'br' 'br_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 4)> <Delay = 0.00>
ST_126 : Operation 3329 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_44_addr_5" [top.cpp:82]   --->   Operation 3329 'store' 'store_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_126 : Operation 3330 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.1.exit" [top.cpp:82]   --->   Operation 3330 'br' 'br_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 3)> <Delay = 0.00>
ST_126 : Operation 3331 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_43_addr_5" [top.cpp:82]   --->   Operation 3331 'store' 'store_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_126 : Operation 3332 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.1.exit" [top.cpp:82]   --->   Operation 3332 'br' 'br_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 2)> <Delay = 0.00>
ST_126 : Operation 3333 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_42_addr_5" [top.cpp:82]   --->   Operation 3333 'store' 'store_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_126 : Operation 3334 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.1.exit" [top.cpp:82]   --->   Operation 3334 'br' 'br_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 1)> <Delay = 0.00>
ST_126 : Operation 3335 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_41_addr_5" [top.cpp:82]   --->   Operation 3335 'store' 'store_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_126 : Operation 3336 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.1.exit" [top.cpp:82]   --->   Operation 3336 'br' 'br_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 0)> <Delay = 0.00>
ST_126 : Operation 3337 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_47_addr_5" [top.cpp:82]   --->   Operation 3337 'store' 'store_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_126 : Operation 3338 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.1.exit" [top.cpp:82]   --->   Operation 3338 'br' 'br_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 6)> <Delay = 0.00>
ST_126 : Operation 3339 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_40_addr_5" [top.cpp:82]   --->   Operation 3339 'store' 'store_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_126 : Operation 3340 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.1.exit" [top.cpp:82]   --->   Operation 3340 'br' 'br_ln82' <Predicate = (icmp_ln81_71 & trunc_ln82_71 == 7)> <Delay = 0.00>
ST_126 : Operation 3341 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i817.1" [top.cpp:82]   --->   Operation 3341 'br' 'br_ln82' <Predicate = (icmp_ln81_71)> <Delay = 0.00>
ST_126 : Operation 3342 [1/1] (2.42ns)   --->   "%icmp_ln81_72 = icmp_sgt  i16 %padding_size_10, i16 2" [top.cpp:81]   --->   Operation 3342 'icmp' 'icmp_ln81_72' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3343 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_72, void %if.end.i817.2, void %if.then.i816.2" [top.cpp:81]   --->   Operation 3343 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3344 [1/1] (1.67ns)   --->   "%add_ln82_61 = add i13 %trunc_ln163_5, i13 2" [top.cpp:82]   --->   Operation 3344 'add' 'add_ln82_61' <Predicate = (icmp_ln81_72)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3345 [1/1] (0.00ns)   --->   "%lshr_ln82_71 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_61, i32 3, i32 12" [top.cpp:82]   --->   Operation 3345 'partselect' 'lshr_ln82_71' <Predicate = (icmp_ln81_72)> <Delay = 0.00>
ST_126 : Operation 3346 [1/1] (0.00ns)   --->   "%zext_ln82_72 = zext i10 %lshr_ln82_71" [top.cpp:82]   --->   Operation 3346 'zext' 'zext_ln82_72' <Predicate = (icmp_ln81_72)> <Delay = 0.00>
ST_126 : Operation 3347 [1/1] (0.00ns)   --->   "%buf_40_addr_6 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_72" [top.cpp:82]   --->   Operation 3347 'getelementptr' 'buf_40_addr_6' <Predicate = (icmp_ln81_72)> <Delay = 0.00>
ST_126 : Operation 3348 [1/1] (0.00ns)   --->   "%buf_41_addr_6 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_72" [top.cpp:82]   --->   Operation 3348 'getelementptr' 'buf_41_addr_6' <Predicate = (icmp_ln81_72)> <Delay = 0.00>
ST_126 : Operation 3349 [1/1] (0.00ns)   --->   "%buf_42_addr_6 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_72" [top.cpp:82]   --->   Operation 3349 'getelementptr' 'buf_42_addr_6' <Predicate = (icmp_ln81_72)> <Delay = 0.00>
ST_126 : Operation 3350 [1/1] (0.00ns)   --->   "%buf_43_addr_6 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_72" [top.cpp:82]   --->   Operation 3350 'getelementptr' 'buf_43_addr_6' <Predicate = (icmp_ln81_72)> <Delay = 0.00>
ST_126 : Operation 3351 [1/1] (0.00ns)   --->   "%buf_44_addr_6 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_72" [top.cpp:82]   --->   Operation 3351 'getelementptr' 'buf_44_addr_6' <Predicate = (icmp_ln81_72)> <Delay = 0.00>
ST_126 : Operation 3352 [1/1] (0.00ns)   --->   "%buf_45_addr_6 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_72" [top.cpp:82]   --->   Operation 3352 'getelementptr' 'buf_45_addr_6' <Predicate = (icmp_ln81_72)> <Delay = 0.00>
ST_126 : Operation 3353 [1/1] (0.00ns)   --->   "%buf_46_addr_6 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_72" [top.cpp:82]   --->   Operation 3353 'getelementptr' 'buf_46_addr_6' <Predicate = (icmp_ln81_72)> <Delay = 0.00>
ST_126 : Operation 3354 [1/1] (0.00ns)   --->   "%buf_47_addr_6 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_72" [top.cpp:82]   --->   Operation 3354 'getelementptr' 'buf_47_addr_6' <Predicate = (icmp_ln81_72)> <Delay = 0.00>
ST_126 : Operation 3355 [1/1] (0.00ns)   --->   "%trunc_ln82_72 = trunc i16 %size5_9" [top.cpp:82]   --->   Operation 3355 'trunc' 'trunc_ln82_72' <Predicate = (icmp_ln81_72)> <Delay = 0.00>
ST_126 : Operation 3356 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_72, void %arrayidx.i815847.2.case.1, i3 6, void %arrayidx.i815847.2.case.0, i3 5, void %arrayidx.i815847.2.case.7, i3 0, void %arrayidx.i815847.2.case.2, i3 1, void %arrayidx.i815847.2.case.3, i3 2, void %arrayidx.i815847.2.case.4, i3 3, void %arrayidx.i815847.2.case.5, i3 4, void %arrayidx.i815847.2.case.6" [top.cpp:82]   --->   Operation 3356 'switch' 'switch_ln82' <Predicate = (icmp_ln81_72)> <Delay = 0.95>

State 127 <SV = 126> <Delay = 3.25>
ST_127 : Operation 3357 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_46_addr_6" [top.cpp:82]   --->   Operation 3357 'store' 'store_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_127 : Operation 3358 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.2.exit" [top.cpp:82]   --->   Operation 3358 'br' 'br_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 4)> <Delay = 0.00>
ST_127 : Operation 3359 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_45_addr_6" [top.cpp:82]   --->   Operation 3359 'store' 'store_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_127 : Operation 3360 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.2.exit" [top.cpp:82]   --->   Operation 3360 'br' 'br_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 3)> <Delay = 0.00>
ST_127 : Operation 3361 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_44_addr_6" [top.cpp:82]   --->   Operation 3361 'store' 'store_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_127 : Operation 3362 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.2.exit" [top.cpp:82]   --->   Operation 3362 'br' 'br_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 2)> <Delay = 0.00>
ST_127 : Operation 3363 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_43_addr_6" [top.cpp:82]   --->   Operation 3363 'store' 'store_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_127 : Operation 3364 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.2.exit" [top.cpp:82]   --->   Operation 3364 'br' 'br_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 1)> <Delay = 0.00>
ST_127 : Operation 3365 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_42_addr_6" [top.cpp:82]   --->   Operation 3365 'store' 'store_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_127 : Operation 3366 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.2.exit" [top.cpp:82]   --->   Operation 3366 'br' 'br_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 0)> <Delay = 0.00>
ST_127 : Operation 3367 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_47_addr_6" [top.cpp:82]   --->   Operation 3367 'store' 'store_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_127 : Operation 3368 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.2.exit" [top.cpp:82]   --->   Operation 3368 'br' 'br_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 5)> <Delay = 0.00>
ST_127 : Operation 3369 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_40_addr_6" [top.cpp:82]   --->   Operation 3369 'store' 'store_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_127 : Operation 3370 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.2.exit" [top.cpp:82]   --->   Operation 3370 'br' 'br_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 6)> <Delay = 0.00>
ST_127 : Operation 3371 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_41_addr_6" [top.cpp:82]   --->   Operation 3371 'store' 'store_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_127 : Operation 3372 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.2.exit" [top.cpp:82]   --->   Operation 3372 'br' 'br_ln82' <Predicate = (icmp_ln81_72 & trunc_ln82_72 == 7)> <Delay = 0.00>
ST_127 : Operation 3373 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i817.2" [top.cpp:82]   --->   Operation 3373 'br' 'br_ln82' <Predicate = (icmp_ln81_72)> <Delay = 0.00>
ST_127 : Operation 3374 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_10, i32 2, i32 15" [top.cpp:81]   --->   Operation 3374 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3375 [1/1] (2.20ns)   --->   "%icmp_ln81_73 = icmp_sgt  i14 %tmp_54, i14 0" [top.cpp:81]   --->   Operation 3375 'icmp' 'icmp_ln81_73' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3376 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_73, void %if.end.i817.3, void %if.then.i816.3" [top.cpp:81]   --->   Operation 3376 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3377 [1/1] (1.67ns)   --->   "%add_ln82_62 = add i13 %trunc_ln163_5, i13 3" [top.cpp:82]   --->   Operation 3377 'add' 'add_ln82_62' <Predicate = (icmp_ln81_73)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3378 [1/1] (0.00ns)   --->   "%lshr_ln82_72 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_62, i32 3, i32 12" [top.cpp:82]   --->   Operation 3378 'partselect' 'lshr_ln82_72' <Predicate = (icmp_ln81_73)> <Delay = 0.00>
ST_127 : Operation 3379 [1/1] (0.00ns)   --->   "%zext_ln82_73 = zext i10 %lshr_ln82_72" [top.cpp:82]   --->   Operation 3379 'zext' 'zext_ln82_73' <Predicate = (icmp_ln81_73)> <Delay = 0.00>
ST_127 : Operation 3380 [1/1] (0.00ns)   --->   "%buf_40_addr_7 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_73" [top.cpp:82]   --->   Operation 3380 'getelementptr' 'buf_40_addr_7' <Predicate = (icmp_ln81_73)> <Delay = 0.00>
ST_127 : Operation 3381 [1/1] (0.00ns)   --->   "%buf_41_addr_7 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_73" [top.cpp:82]   --->   Operation 3381 'getelementptr' 'buf_41_addr_7' <Predicate = (icmp_ln81_73)> <Delay = 0.00>
ST_127 : Operation 3382 [1/1] (0.00ns)   --->   "%buf_42_addr_7 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_73" [top.cpp:82]   --->   Operation 3382 'getelementptr' 'buf_42_addr_7' <Predicate = (icmp_ln81_73)> <Delay = 0.00>
ST_127 : Operation 3383 [1/1] (0.00ns)   --->   "%buf_43_addr_7 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_73" [top.cpp:82]   --->   Operation 3383 'getelementptr' 'buf_43_addr_7' <Predicate = (icmp_ln81_73)> <Delay = 0.00>
ST_127 : Operation 3384 [1/1] (0.00ns)   --->   "%buf_44_addr_7 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_73" [top.cpp:82]   --->   Operation 3384 'getelementptr' 'buf_44_addr_7' <Predicate = (icmp_ln81_73)> <Delay = 0.00>
ST_127 : Operation 3385 [1/1] (0.00ns)   --->   "%buf_45_addr_7 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_73" [top.cpp:82]   --->   Operation 3385 'getelementptr' 'buf_45_addr_7' <Predicate = (icmp_ln81_73)> <Delay = 0.00>
ST_127 : Operation 3386 [1/1] (0.00ns)   --->   "%buf_46_addr_7 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_73" [top.cpp:82]   --->   Operation 3386 'getelementptr' 'buf_46_addr_7' <Predicate = (icmp_ln81_73)> <Delay = 0.00>
ST_127 : Operation 3387 [1/1] (0.00ns)   --->   "%buf_47_addr_7 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_73" [top.cpp:82]   --->   Operation 3387 'getelementptr' 'buf_47_addr_7' <Predicate = (icmp_ln81_73)> <Delay = 0.00>
ST_127 : Operation 3388 [1/1] (0.00ns)   --->   "%trunc_ln82_73 = trunc i16 %size5_9" [top.cpp:82]   --->   Operation 3388 'trunc' 'trunc_ln82_73' <Predicate = (icmp_ln81_73)> <Delay = 0.00>
ST_127 : Operation 3389 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_73, void %arrayidx.i815847.3.case.2, i3 5, void %arrayidx.i815847.3.case.0, i3 6, void %arrayidx.i815847.3.case.1, i3 4, void %arrayidx.i815847.3.case.7, i3 0, void %arrayidx.i815847.3.case.3, i3 1, void %arrayidx.i815847.3.case.4, i3 2, void %arrayidx.i815847.3.case.5, i3 3, void %arrayidx.i815847.3.case.6" [top.cpp:82]   --->   Operation 3389 'switch' 'switch_ln82' <Predicate = (icmp_ln81_73)> <Delay = 0.95>

State 128 <SV = 127> <Delay = 3.25>
ST_128 : Operation 3390 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_46_addr_7" [top.cpp:82]   --->   Operation 3390 'store' 'store_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_128 : Operation 3391 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.3.exit" [top.cpp:82]   --->   Operation 3391 'br' 'br_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 3)> <Delay = 0.00>
ST_128 : Operation 3392 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_45_addr_7" [top.cpp:82]   --->   Operation 3392 'store' 'store_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_128 : Operation 3393 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.3.exit" [top.cpp:82]   --->   Operation 3393 'br' 'br_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 2)> <Delay = 0.00>
ST_128 : Operation 3394 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_44_addr_7" [top.cpp:82]   --->   Operation 3394 'store' 'store_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_128 : Operation 3395 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.3.exit" [top.cpp:82]   --->   Operation 3395 'br' 'br_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 1)> <Delay = 0.00>
ST_128 : Operation 3396 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_43_addr_7" [top.cpp:82]   --->   Operation 3396 'store' 'store_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_128 : Operation 3397 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.3.exit" [top.cpp:82]   --->   Operation 3397 'br' 'br_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 0)> <Delay = 0.00>
ST_128 : Operation 3398 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_47_addr_7" [top.cpp:82]   --->   Operation 3398 'store' 'store_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_128 : Operation 3399 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.3.exit" [top.cpp:82]   --->   Operation 3399 'br' 'br_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 4)> <Delay = 0.00>
ST_128 : Operation 3400 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_41_addr_7" [top.cpp:82]   --->   Operation 3400 'store' 'store_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_128 : Operation 3401 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.3.exit" [top.cpp:82]   --->   Operation 3401 'br' 'br_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 6)> <Delay = 0.00>
ST_128 : Operation 3402 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_40_addr_7" [top.cpp:82]   --->   Operation 3402 'store' 'store_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_128 : Operation 3403 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.3.exit" [top.cpp:82]   --->   Operation 3403 'br' 'br_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 5)> <Delay = 0.00>
ST_128 : Operation 3404 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_42_addr_7" [top.cpp:82]   --->   Operation 3404 'store' 'store_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_128 : Operation 3405 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.3.exit" [top.cpp:82]   --->   Operation 3405 'br' 'br_ln82' <Predicate = (icmp_ln81_73 & trunc_ln82_73 == 7)> <Delay = 0.00>
ST_128 : Operation 3406 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i817.3" [top.cpp:82]   --->   Operation 3406 'br' 'br_ln82' <Predicate = (icmp_ln81_73)> <Delay = 0.00>
ST_128 : Operation 3407 [1/1] (2.42ns)   --->   "%icmp_ln81_74 = icmp_sgt  i16 %padding_size_10, i16 4" [top.cpp:81]   --->   Operation 3407 'icmp' 'icmp_ln81_74' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3408 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_74, void %if.end.i817.4, void %if.then.i816.4" [top.cpp:81]   --->   Operation 3408 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3409 [1/1] (1.67ns)   --->   "%add_ln82_63 = add i13 %trunc_ln163_5, i13 4" [top.cpp:82]   --->   Operation 3409 'add' 'add_ln82_63' <Predicate = (icmp_ln81_74)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3410 [1/1] (0.00ns)   --->   "%lshr_ln82_73 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_63, i32 3, i32 12" [top.cpp:82]   --->   Operation 3410 'partselect' 'lshr_ln82_73' <Predicate = (icmp_ln81_74)> <Delay = 0.00>
ST_128 : Operation 3411 [1/1] (0.00ns)   --->   "%zext_ln82_74 = zext i10 %lshr_ln82_73" [top.cpp:82]   --->   Operation 3411 'zext' 'zext_ln82_74' <Predicate = (icmp_ln81_74)> <Delay = 0.00>
ST_128 : Operation 3412 [1/1] (0.00ns)   --->   "%buf_40_addr_8 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_74" [top.cpp:82]   --->   Operation 3412 'getelementptr' 'buf_40_addr_8' <Predicate = (icmp_ln81_74)> <Delay = 0.00>
ST_128 : Operation 3413 [1/1] (0.00ns)   --->   "%buf_41_addr_8 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_74" [top.cpp:82]   --->   Operation 3413 'getelementptr' 'buf_41_addr_8' <Predicate = (icmp_ln81_74)> <Delay = 0.00>
ST_128 : Operation 3414 [1/1] (0.00ns)   --->   "%buf_42_addr_8 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_74" [top.cpp:82]   --->   Operation 3414 'getelementptr' 'buf_42_addr_8' <Predicate = (icmp_ln81_74)> <Delay = 0.00>
ST_128 : Operation 3415 [1/1] (0.00ns)   --->   "%buf_43_addr_8 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_74" [top.cpp:82]   --->   Operation 3415 'getelementptr' 'buf_43_addr_8' <Predicate = (icmp_ln81_74)> <Delay = 0.00>
ST_128 : Operation 3416 [1/1] (0.00ns)   --->   "%buf_44_addr_8 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_74" [top.cpp:82]   --->   Operation 3416 'getelementptr' 'buf_44_addr_8' <Predicate = (icmp_ln81_74)> <Delay = 0.00>
ST_128 : Operation 3417 [1/1] (0.00ns)   --->   "%buf_45_addr_8 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_74" [top.cpp:82]   --->   Operation 3417 'getelementptr' 'buf_45_addr_8' <Predicate = (icmp_ln81_74)> <Delay = 0.00>
ST_128 : Operation 3418 [1/1] (0.00ns)   --->   "%buf_46_addr_8 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_74" [top.cpp:82]   --->   Operation 3418 'getelementptr' 'buf_46_addr_8' <Predicate = (icmp_ln81_74)> <Delay = 0.00>
ST_128 : Operation 3419 [1/1] (0.00ns)   --->   "%buf_47_addr_8 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_74" [top.cpp:82]   --->   Operation 3419 'getelementptr' 'buf_47_addr_8' <Predicate = (icmp_ln81_74)> <Delay = 0.00>
ST_128 : Operation 3420 [1/1] (0.00ns)   --->   "%trunc_ln82_74 = trunc i16 %size5_9" [top.cpp:82]   --->   Operation 3420 'trunc' 'trunc_ln82_74' <Predicate = (icmp_ln81_74)> <Delay = 0.00>
ST_128 : Operation 3421 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_74, void %arrayidx.i815847.4.case.3, i3 4, void %arrayidx.i815847.4.case.0, i3 5, void %arrayidx.i815847.4.case.1, i3 6, void %arrayidx.i815847.4.case.2, i3 3, void %arrayidx.i815847.4.case.7, i3 0, void %arrayidx.i815847.4.case.4, i3 1, void %arrayidx.i815847.4.case.5, i3 2, void %arrayidx.i815847.4.case.6" [top.cpp:82]   --->   Operation 3421 'switch' 'switch_ln82' <Predicate = (icmp_ln81_74)> <Delay = 0.95>

State 129 <SV = 128> <Delay = 3.25>
ST_129 : Operation 3422 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_46_addr_8" [top.cpp:82]   --->   Operation 3422 'store' 'store_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_129 : Operation 3423 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.4.exit" [top.cpp:82]   --->   Operation 3423 'br' 'br_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 2)> <Delay = 0.00>
ST_129 : Operation 3424 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_45_addr_8" [top.cpp:82]   --->   Operation 3424 'store' 'store_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_129 : Operation 3425 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.4.exit" [top.cpp:82]   --->   Operation 3425 'br' 'br_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 1)> <Delay = 0.00>
ST_129 : Operation 3426 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_44_addr_8" [top.cpp:82]   --->   Operation 3426 'store' 'store_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_129 : Operation 3427 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.4.exit" [top.cpp:82]   --->   Operation 3427 'br' 'br_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 0)> <Delay = 0.00>
ST_129 : Operation 3428 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_47_addr_8" [top.cpp:82]   --->   Operation 3428 'store' 'store_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_129 : Operation 3429 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.4.exit" [top.cpp:82]   --->   Operation 3429 'br' 'br_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 3)> <Delay = 0.00>
ST_129 : Operation 3430 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_42_addr_8" [top.cpp:82]   --->   Operation 3430 'store' 'store_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_129 : Operation 3431 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.4.exit" [top.cpp:82]   --->   Operation 3431 'br' 'br_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 6)> <Delay = 0.00>
ST_129 : Operation 3432 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_41_addr_8" [top.cpp:82]   --->   Operation 3432 'store' 'store_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_129 : Operation 3433 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.4.exit" [top.cpp:82]   --->   Operation 3433 'br' 'br_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 5)> <Delay = 0.00>
ST_129 : Operation 3434 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_40_addr_8" [top.cpp:82]   --->   Operation 3434 'store' 'store_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_129 : Operation 3435 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.4.exit" [top.cpp:82]   --->   Operation 3435 'br' 'br_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 4)> <Delay = 0.00>
ST_129 : Operation 3436 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_43_addr_8" [top.cpp:82]   --->   Operation 3436 'store' 'store_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_129 : Operation 3437 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.4.exit" [top.cpp:82]   --->   Operation 3437 'br' 'br_ln82' <Predicate = (icmp_ln81_74 & trunc_ln82_74 == 7)> <Delay = 0.00>
ST_129 : Operation 3438 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i817.4" [top.cpp:82]   --->   Operation 3438 'br' 'br_ln82' <Predicate = (icmp_ln81_74)> <Delay = 0.00>
ST_129 : Operation 3439 [1/1] (2.42ns)   --->   "%icmp_ln81_75 = icmp_sgt  i16 %padding_size_10, i16 5" [top.cpp:81]   --->   Operation 3439 'icmp' 'icmp_ln81_75' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3440 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_75, void %if.end.i817.5, void %if.then.i816.5" [top.cpp:81]   --->   Operation 3440 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 3441 [1/1] (1.67ns)   --->   "%add_ln82_64 = add i13 %trunc_ln163_5, i13 5" [top.cpp:82]   --->   Operation 3441 'add' 'add_ln82_64' <Predicate = (icmp_ln81_75)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3442 [1/1] (0.00ns)   --->   "%lshr_ln82_74 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_64, i32 3, i32 12" [top.cpp:82]   --->   Operation 3442 'partselect' 'lshr_ln82_74' <Predicate = (icmp_ln81_75)> <Delay = 0.00>
ST_129 : Operation 3443 [1/1] (0.00ns)   --->   "%zext_ln82_75 = zext i10 %lshr_ln82_74" [top.cpp:82]   --->   Operation 3443 'zext' 'zext_ln82_75' <Predicate = (icmp_ln81_75)> <Delay = 0.00>
ST_129 : Operation 3444 [1/1] (0.00ns)   --->   "%buf_40_addr_9 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_75" [top.cpp:82]   --->   Operation 3444 'getelementptr' 'buf_40_addr_9' <Predicate = (icmp_ln81_75)> <Delay = 0.00>
ST_129 : Operation 3445 [1/1] (0.00ns)   --->   "%buf_41_addr_9 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_75" [top.cpp:82]   --->   Operation 3445 'getelementptr' 'buf_41_addr_9' <Predicate = (icmp_ln81_75)> <Delay = 0.00>
ST_129 : Operation 3446 [1/1] (0.00ns)   --->   "%buf_42_addr_9 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_75" [top.cpp:82]   --->   Operation 3446 'getelementptr' 'buf_42_addr_9' <Predicate = (icmp_ln81_75)> <Delay = 0.00>
ST_129 : Operation 3447 [1/1] (0.00ns)   --->   "%buf_43_addr_9 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_75" [top.cpp:82]   --->   Operation 3447 'getelementptr' 'buf_43_addr_9' <Predicate = (icmp_ln81_75)> <Delay = 0.00>
ST_129 : Operation 3448 [1/1] (0.00ns)   --->   "%buf_44_addr_9 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_75" [top.cpp:82]   --->   Operation 3448 'getelementptr' 'buf_44_addr_9' <Predicate = (icmp_ln81_75)> <Delay = 0.00>
ST_129 : Operation 3449 [1/1] (0.00ns)   --->   "%buf_45_addr_9 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_75" [top.cpp:82]   --->   Operation 3449 'getelementptr' 'buf_45_addr_9' <Predicate = (icmp_ln81_75)> <Delay = 0.00>
ST_129 : Operation 3450 [1/1] (0.00ns)   --->   "%buf_46_addr_9 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_75" [top.cpp:82]   --->   Operation 3450 'getelementptr' 'buf_46_addr_9' <Predicate = (icmp_ln81_75)> <Delay = 0.00>
ST_129 : Operation 3451 [1/1] (0.00ns)   --->   "%buf_47_addr_9 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_75" [top.cpp:82]   --->   Operation 3451 'getelementptr' 'buf_47_addr_9' <Predicate = (icmp_ln81_75)> <Delay = 0.00>
ST_129 : Operation 3452 [1/1] (0.00ns)   --->   "%trunc_ln82_75 = trunc i16 %size5_9" [top.cpp:82]   --->   Operation 3452 'trunc' 'trunc_ln82_75' <Predicate = (icmp_ln81_75)> <Delay = 0.00>
ST_129 : Operation 3453 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_75, void %arrayidx.i815847.5.case.4, i3 3, void %arrayidx.i815847.5.case.0, i3 4, void %arrayidx.i815847.5.case.1, i3 5, void %arrayidx.i815847.5.case.2, i3 6, void %arrayidx.i815847.5.case.3, i3 2, void %arrayidx.i815847.5.case.7, i3 0, void %arrayidx.i815847.5.case.5, i3 1, void %arrayidx.i815847.5.case.6" [top.cpp:82]   --->   Operation 3453 'switch' 'switch_ln82' <Predicate = (icmp_ln81_75)> <Delay = 0.95>

State 130 <SV = 129> <Delay = 3.25>
ST_130 : Operation 3454 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_46_addr_9" [top.cpp:82]   --->   Operation 3454 'store' 'store_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_130 : Operation 3455 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.5.exit" [top.cpp:82]   --->   Operation 3455 'br' 'br_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 1)> <Delay = 0.00>
ST_130 : Operation 3456 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_45_addr_9" [top.cpp:82]   --->   Operation 3456 'store' 'store_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_130 : Operation 3457 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.5.exit" [top.cpp:82]   --->   Operation 3457 'br' 'br_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 0)> <Delay = 0.00>
ST_130 : Operation 3458 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_47_addr_9" [top.cpp:82]   --->   Operation 3458 'store' 'store_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_130 : Operation 3459 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.5.exit" [top.cpp:82]   --->   Operation 3459 'br' 'br_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 2)> <Delay = 0.00>
ST_130 : Operation 3460 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_43_addr_9" [top.cpp:82]   --->   Operation 3460 'store' 'store_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_130 : Operation 3461 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.5.exit" [top.cpp:82]   --->   Operation 3461 'br' 'br_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 6)> <Delay = 0.00>
ST_130 : Operation 3462 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_42_addr_9" [top.cpp:82]   --->   Operation 3462 'store' 'store_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_130 : Operation 3463 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.5.exit" [top.cpp:82]   --->   Operation 3463 'br' 'br_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 5)> <Delay = 0.00>
ST_130 : Operation 3464 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_41_addr_9" [top.cpp:82]   --->   Operation 3464 'store' 'store_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_130 : Operation 3465 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.5.exit" [top.cpp:82]   --->   Operation 3465 'br' 'br_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 4)> <Delay = 0.00>
ST_130 : Operation 3466 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_40_addr_9" [top.cpp:82]   --->   Operation 3466 'store' 'store_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_130 : Operation 3467 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.5.exit" [top.cpp:82]   --->   Operation 3467 'br' 'br_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 3)> <Delay = 0.00>
ST_130 : Operation 3468 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_44_addr_9" [top.cpp:82]   --->   Operation 3468 'store' 'store_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_130 : Operation 3469 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.5.exit" [top.cpp:82]   --->   Operation 3469 'br' 'br_ln82' <Predicate = (icmp_ln81_75 & trunc_ln82_75 == 7)> <Delay = 0.00>
ST_130 : Operation 3470 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i817.5" [top.cpp:82]   --->   Operation 3470 'br' 'br_ln82' <Predicate = (icmp_ln81_75)> <Delay = 0.00>
ST_130 : Operation 3471 [1/1] (2.42ns)   --->   "%icmp_ln81_76 = icmp_sgt  i16 %padding_size_10, i16 6" [top.cpp:81]   --->   Operation 3471 'icmp' 'icmp_ln81_76' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 3472 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_76, void %if.end.i817.6, void %if.then.i816.6" [top.cpp:81]   --->   Operation 3472 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3473 [1/1] (1.67ns)   --->   "%add_ln82_65 = add i13 %trunc_ln163_5, i13 6" [top.cpp:82]   --->   Operation 3473 'add' 'add_ln82_65' <Predicate = (icmp_ln81_76)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 3474 [1/1] (0.00ns)   --->   "%lshr_ln82_75 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_65, i32 3, i32 12" [top.cpp:82]   --->   Operation 3474 'partselect' 'lshr_ln82_75' <Predicate = (icmp_ln81_76)> <Delay = 0.00>
ST_130 : Operation 3475 [1/1] (0.00ns)   --->   "%zext_ln82_76 = zext i10 %lshr_ln82_75" [top.cpp:82]   --->   Operation 3475 'zext' 'zext_ln82_76' <Predicate = (icmp_ln81_76)> <Delay = 0.00>
ST_130 : Operation 3476 [1/1] (0.00ns)   --->   "%buf_40_addr_10 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_76" [top.cpp:82]   --->   Operation 3476 'getelementptr' 'buf_40_addr_10' <Predicate = (icmp_ln81_76)> <Delay = 0.00>
ST_130 : Operation 3477 [1/1] (0.00ns)   --->   "%buf_41_addr_10 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_76" [top.cpp:82]   --->   Operation 3477 'getelementptr' 'buf_41_addr_10' <Predicate = (icmp_ln81_76)> <Delay = 0.00>
ST_130 : Operation 3478 [1/1] (0.00ns)   --->   "%buf_42_addr_10 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_76" [top.cpp:82]   --->   Operation 3478 'getelementptr' 'buf_42_addr_10' <Predicate = (icmp_ln81_76)> <Delay = 0.00>
ST_130 : Operation 3479 [1/1] (0.00ns)   --->   "%buf_43_addr_10 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_76" [top.cpp:82]   --->   Operation 3479 'getelementptr' 'buf_43_addr_10' <Predicate = (icmp_ln81_76)> <Delay = 0.00>
ST_130 : Operation 3480 [1/1] (0.00ns)   --->   "%buf_44_addr_10 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_76" [top.cpp:82]   --->   Operation 3480 'getelementptr' 'buf_44_addr_10' <Predicate = (icmp_ln81_76)> <Delay = 0.00>
ST_130 : Operation 3481 [1/1] (0.00ns)   --->   "%buf_45_addr_10 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_76" [top.cpp:82]   --->   Operation 3481 'getelementptr' 'buf_45_addr_10' <Predicate = (icmp_ln81_76)> <Delay = 0.00>
ST_130 : Operation 3482 [1/1] (0.00ns)   --->   "%buf_46_addr_10 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_76" [top.cpp:82]   --->   Operation 3482 'getelementptr' 'buf_46_addr_10' <Predicate = (icmp_ln81_76)> <Delay = 0.00>
ST_130 : Operation 3483 [1/1] (0.00ns)   --->   "%buf_47_addr_10 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_76" [top.cpp:82]   --->   Operation 3483 'getelementptr' 'buf_47_addr_10' <Predicate = (icmp_ln81_76)> <Delay = 0.00>
ST_130 : Operation 3484 [1/1] (0.00ns)   --->   "%trunc_ln82_76 = trunc i16 %size5_9" [top.cpp:82]   --->   Operation 3484 'trunc' 'trunc_ln82_76' <Predicate = (icmp_ln81_76)> <Delay = 0.00>
ST_130 : Operation 3485 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_76, void %arrayidx.i815847.6.case.5, i3 2, void %arrayidx.i815847.6.case.0, i3 3, void %arrayidx.i815847.6.case.1, i3 4, void %arrayidx.i815847.6.case.2, i3 5, void %arrayidx.i815847.6.case.3, i3 6, void %arrayidx.i815847.6.case.4, i3 1, void %arrayidx.i815847.6.case.7, i3 0, void %arrayidx.i815847.6.case.6" [top.cpp:82]   --->   Operation 3485 'switch' 'switch_ln82' <Predicate = (icmp_ln81_76)> <Delay = 0.95>

State 131 <SV = 130> <Delay = 4.45>
ST_131 : Operation 3486 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_46_addr_10" [top.cpp:82]   --->   Operation 3486 'store' 'store_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_131 : Operation 3487 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.6.exit" [top.cpp:82]   --->   Operation 3487 'br' 'br_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 0)> <Delay = 0.00>
ST_131 : Operation 3488 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_47_addr_10" [top.cpp:82]   --->   Operation 3488 'store' 'store_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_131 : Operation 3489 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.6.exit" [top.cpp:82]   --->   Operation 3489 'br' 'br_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 1)> <Delay = 0.00>
ST_131 : Operation 3490 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_44_addr_10" [top.cpp:82]   --->   Operation 3490 'store' 'store_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_131 : Operation 3491 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.6.exit" [top.cpp:82]   --->   Operation 3491 'br' 'br_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 6)> <Delay = 0.00>
ST_131 : Operation 3492 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_43_addr_10" [top.cpp:82]   --->   Operation 3492 'store' 'store_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_131 : Operation 3493 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.6.exit" [top.cpp:82]   --->   Operation 3493 'br' 'br_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 5)> <Delay = 0.00>
ST_131 : Operation 3494 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_42_addr_10" [top.cpp:82]   --->   Operation 3494 'store' 'store_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_131 : Operation 3495 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.6.exit" [top.cpp:82]   --->   Operation 3495 'br' 'br_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 4)> <Delay = 0.00>
ST_131 : Operation 3496 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_41_addr_10" [top.cpp:82]   --->   Operation 3496 'store' 'store_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_131 : Operation 3497 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.6.exit" [top.cpp:82]   --->   Operation 3497 'br' 'br_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 3)> <Delay = 0.00>
ST_131 : Operation 3498 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_40_addr_10" [top.cpp:82]   --->   Operation 3498 'store' 'store_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_131 : Operation 3499 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.6.exit" [top.cpp:82]   --->   Operation 3499 'br' 'br_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 2)> <Delay = 0.00>
ST_131 : Operation 3500 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i10 %buf_45_addr_10" [top.cpp:82]   --->   Operation 3500 'store' 'store_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_131 : Operation 3501 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i815847.6.exit" [top.cpp:82]   --->   Operation 3501 'br' 'br_ln82' <Predicate = (icmp_ln81_76 & trunc_ln82_76 == 7)> <Delay = 0.00>
ST_131 : Operation 3502 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i817.6" [top.cpp:82]   --->   Operation 3502 'br' 'br_ln82' <Predicate = (icmp_ln81_76)> <Delay = 0.00>
ST_131 : Operation 3503 [1/1] (0.00ns)   --->   "%sext_ln75_11 = sext i16 %val_size5_4_loc_load" [top.cpp:75]   --->   Operation 3503 'sext' 'sext_ln75_11' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3504 [1/1] (2.07ns)   --->   "%add_ln75_11 = add i17 %sext_ln75_11, i17 7" [top.cpp:75]   --->   Operation 3504 'add' 'add_ln75_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3505 [1/1] (2.07ns)   --->   "%add_ln75_23 = add i16 %val_size5_4_loc_load, i16 7" [top.cpp:75]   --->   Operation 3505 'add' 'add_ln75_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3506 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_11, i32 16" [top.cpp:75]   --->   Operation 3506 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3507 [1/1] (2.07ns)   --->   "%sub_ln75_33 = sub i16 65529, i16 %val_size5_4_loc_load" [top.cpp:75]   --->   Operation 3507 'sub' 'sub_ln75_33' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3508 [1/1] (0.00ns)   --->   "%trunc_ln75_11 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_33, i32 3, i32 15" [top.cpp:75]   --->   Operation 3508 'partselect' 'trunc_ln75_11' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3509 [1/1] (1.67ns)   --->   "%sub_ln75_34 = sub i13 0, i13 %trunc_ln75_11" [top.cpp:75]   --->   Operation 3509 'sub' 'sub_ln75_34' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 3510 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_23, i32 3, i32 15" [top.cpp:75]   --->   Operation 3510 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 3511 [1/1] (0.69ns)   --->   "%select_ln75_11 = select i1 %tmp_55, i13 %sub_ln75_34, i13 %tmp_29" [top.cpp:75]   --->   Operation 3511 'select' 'select_ln75_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 132 <SV = 131> <Delay = 4.50>
ST_132 : Operation 3512 [1/1] (0.00ns)   --->   "%val_size5_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_11, i3 0" [top.cpp:75]   --->   Operation 3512 'bitconcatenate' 'val_size5_2' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 3513 [1/1] (2.07ns)   --->   "%padding_size_11 = sub i16 %val_size5_2, i16 %val_size5_4_loc_load" [top.cpp:75]   --->   Operation 3513 'sub' 'padding_size_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 3514 [1/1] (2.42ns)   --->   "%icmp_ln81_77 = icmp_sgt  i16 %padding_size_11, i16 0" [top.cpp:81]   --->   Operation 3514 'icmp' 'icmp_ln81_77' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 3515 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_77, void %if.end.i843, void %if.then.i842" [top.cpp:81]   --->   Operation 3515 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 133 <SV = 132> <Delay = 3.25>
ST_133 : Operation 3516 [1/1] (0.00ns)   --->   "%lshr_ln82_76 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %val_size5_4_loc_load, i32 3, i32 14" [top.cpp:82]   --->   Operation 3516 'partselect' 'lshr_ln82_76' <Predicate = (icmp_ln81_77)> <Delay = 0.00>
ST_133 : Operation 3517 [1/1] (0.00ns)   --->   "%zext_ln82_77 = zext i12 %lshr_ln82_76" [top.cpp:82]   --->   Operation 3517 'zext' 'zext_ln82_77' <Predicate = (icmp_ln81_77)> <Delay = 0.00>
ST_133 : Operation 3518 [1/1] (0.00ns)   --->   "%buf_88_addr = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_77" [top.cpp:82]   --->   Operation 3518 'getelementptr' 'buf_88_addr' <Predicate = (icmp_ln81_77)> <Delay = 0.00>
ST_133 : Operation 3519 [1/1] (0.00ns)   --->   "%buf_89_addr = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_77" [top.cpp:82]   --->   Operation 3519 'getelementptr' 'buf_89_addr' <Predicate = (icmp_ln81_77)> <Delay = 0.00>
ST_133 : Operation 3520 [1/1] (0.00ns)   --->   "%buf_90_addr = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_77" [top.cpp:82]   --->   Operation 3520 'getelementptr' 'buf_90_addr' <Predicate = (icmp_ln81_77)> <Delay = 0.00>
ST_133 : Operation 3521 [1/1] (0.00ns)   --->   "%buf_91_addr = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_77" [top.cpp:82]   --->   Operation 3521 'getelementptr' 'buf_91_addr' <Predicate = (icmp_ln81_77)> <Delay = 0.00>
ST_133 : Operation 3522 [1/1] (0.00ns)   --->   "%buf_92_addr = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_77" [top.cpp:82]   --->   Operation 3522 'getelementptr' 'buf_92_addr' <Predicate = (icmp_ln81_77)> <Delay = 0.00>
ST_133 : Operation 3523 [1/1] (0.00ns)   --->   "%buf_93_addr = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_77" [top.cpp:82]   --->   Operation 3523 'getelementptr' 'buf_93_addr' <Predicate = (icmp_ln81_77)> <Delay = 0.00>
ST_133 : Operation 3524 [1/1] (0.00ns)   --->   "%buf_94_addr = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_77" [top.cpp:82]   --->   Operation 3524 'getelementptr' 'buf_94_addr' <Predicate = (icmp_ln81_77)> <Delay = 0.00>
ST_133 : Operation 3525 [1/1] (0.00ns)   --->   "%buf_95_addr = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_77" [top.cpp:82]   --->   Operation 3525 'getelementptr' 'buf_95_addr' <Predicate = (icmp_ln81_77)> <Delay = 0.00>
ST_133 : Operation 3526 [1/1] (0.00ns)   --->   "%trunc_ln82_77 = trunc i16 %val_size5_4_loc_load" [top.cpp:82]   --->   Operation 3526 'trunc' 'trunc_ln82_77' <Predicate = (icmp_ln81_77)> <Delay = 0.00>
ST_133 : Operation 3527 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_77, void %arrayidx.i841846.case.7, i3 0, void %arrayidx.i841846.case.0, i3 1, void %arrayidx.i841846.case.1, i3 2, void %arrayidx.i841846.case.2, i3 3, void %arrayidx.i841846.case.3, i3 4, void %arrayidx.i841846.case.4, i3 5, void %arrayidx.i841846.case.5, i3 6, void %arrayidx.i841846.case.6" [top.cpp:82]   --->   Operation 3527 'switch' 'switch_ln82' <Predicate = (icmp_ln81_77)> <Delay = 0.95>
ST_133 : Operation 3528 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_94_addr" [top.cpp:82]   --->   Operation 3528 'store' 'store_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_133 : Operation 3529 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.exit" [top.cpp:82]   --->   Operation 3529 'br' 'br_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 6)> <Delay = 0.00>
ST_133 : Operation 3530 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_93_addr" [top.cpp:82]   --->   Operation 3530 'store' 'store_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_133 : Operation 3531 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.exit" [top.cpp:82]   --->   Operation 3531 'br' 'br_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 5)> <Delay = 0.00>
ST_133 : Operation 3532 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_92_addr" [top.cpp:82]   --->   Operation 3532 'store' 'store_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_133 : Operation 3533 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.exit" [top.cpp:82]   --->   Operation 3533 'br' 'br_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 4)> <Delay = 0.00>
ST_133 : Operation 3534 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_91_addr" [top.cpp:82]   --->   Operation 3534 'store' 'store_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_133 : Operation 3535 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.exit" [top.cpp:82]   --->   Operation 3535 'br' 'br_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 3)> <Delay = 0.00>
ST_133 : Operation 3536 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_90_addr" [top.cpp:82]   --->   Operation 3536 'store' 'store_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_133 : Operation 3537 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.exit" [top.cpp:82]   --->   Operation 3537 'br' 'br_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 2)> <Delay = 0.00>
ST_133 : Operation 3538 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_89_addr" [top.cpp:82]   --->   Operation 3538 'store' 'store_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_133 : Operation 3539 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.exit" [top.cpp:82]   --->   Operation 3539 'br' 'br_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 1)> <Delay = 0.00>
ST_133 : Operation 3540 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_88_addr" [top.cpp:82]   --->   Operation 3540 'store' 'store_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_133 : Operation 3541 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.exit" [top.cpp:82]   --->   Operation 3541 'br' 'br_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 0)> <Delay = 0.00>
ST_133 : Operation 3542 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_95_addr" [top.cpp:82]   --->   Operation 3542 'store' 'store_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_133 : Operation 3543 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.exit" [top.cpp:82]   --->   Operation 3543 'br' 'br_ln82' <Predicate = (icmp_ln81_77 & trunc_ln82_77 == 7)> <Delay = 0.00>
ST_133 : Operation 3544 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i843" [top.cpp:82]   --->   Operation 3544 'br' 'br_ln82' <Predicate = (icmp_ln81_77)> <Delay = 0.00>
ST_133 : Operation 3545 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_11, i32 1, i32 15" [top.cpp:81]   --->   Operation 3545 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3546 [1/1] (2.31ns)   --->   "%icmp_ln81_78 = icmp_sgt  i15 %tmp_56, i15 0" [top.cpp:81]   --->   Operation 3546 'icmp' 'icmp_ln81_78' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3547 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_78, void %if.end.i843.1, void %if.then.i842.1" [top.cpp:81]   --->   Operation 3547 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 3548 [1/1] (1.94ns)   --->   "%add_ln82_66 = add i15 %trunc_ln_loc_load, i15 1" [top.cpp:82]   --->   Operation 3548 'add' 'add_ln82_66' <Predicate = (icmp_ln81_78)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3549 [1/1] (0.00ns)   --->   "%lshr_ln82_77 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_66, i32 3, i32 14" [top.cpp:82]   --->   Operation 3549 'partselect' 'lshr_ln82_77' <Predicate = (icmp_ln81_78)> <Delay = 0.00>
ST_133 : Operation 3550 [1/1] (0.00ns)   --->   "%zext_ln82_78 = zext i12 %lshr_ln82_77" [top.cpp:82]   --->   Operation 3550 'zext' 'zext_ln82_78' <Predicate = (icmp_ln81_78)> <Delay = 0.00>
ST_133 : Operation 3551 [1/1] (0.00ns)   --->   "%buf_88_addr_1 = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_78" [top.cpp:82]   --->   Operation 3551 'getelementptr' 'buf_88_addr_1' <Predicate = (icmp_ln81_78)> <Delay = 0.00>
ST_133 : Operation 3552 [1/1] (0.00ns)   --->   "%buf_89_addr_1 = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_78" [top.cpp:82]   --->   Operation 3552 'getelementptr' 'buf_89_addr_1' <Predicate = (icmp_ln81_78)> <Delay = 0.00>
ST_133 : Operation 3553 [1/1] (0.00ns)   --->   "%buf_90_addr_1 = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_78" [top.cpp:82]   --->   Operation 3553 'getelementptr' 'buf_90_addr_1' <Predicate = (icmp_ln81_78)> <Delay = 0.00>
ST_133 : Operation 3554 [1/1] (0.00ns)   --->   "%buf_91_addr_1 = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_78" [top.cpp:82]   --->   Operation 3554 'getelementptr' 'buf_91_addr_1' <Predicate = (icmp_ln81_78)> <Delay = 0.00>
ST_133 : Operation 3555 [1/1] (0.00ns)   --->   "%buf_92_addr_1 = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_78" [top.cpp:82]   --->   Operation 3555 'getelementptr' 'buf_92_addr_1' <Predicate = (icmp_ln81_78)> <Delay = 0.00>
ST_133 : Operation 3556 [1/1] (0.00ns)   --->   "%buf_93_addr_1 = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_78" [top.cpp:82]   --->   Operation 3556 'getelementptr' 'buf_93_addr_1' <Predicate = (icmp_ln81_78)> <Delay = 0.00>
ST_133 : Operation 3557 [1/1] (0.00ns)   --->   "%buf_94_addr_1 = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_78" [top.cpp:82]   --->   Operation 3557 'getelementptr' 'buf_94_addr_1' <Predicate = (icmp_ln81_78)> <Delay = 0.00>
ST_133 : Operation 3558 [1/1] (0.00ns)   --->   "%buf_95_addr_1 = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_78" [top.cpp:82]   --->   Operation 3558 'getelementptr' 'buf_95_addr_1' <Predicate = (icmp_ln81_78)> <Delay = 0.00>
ST_133 : Operation 3559 [1/1] (0.00ns)   --->   "%trunc_ln82_78 = trunc i16 %val_size5_4_loc_load" [top.cpp:82]   --->   Operation 3559 'trunc' 'trunc_ln82_78' <Predicate = (icmp_ln81_78)> <Delay = 0.00>
ST_133 : Operation 3560 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_78, void %arrayidx.i841846.1.case.0, i3 6, void %arrayidx.i841846.1.case.7, i3 0, void %arrayidx.i841846.1.case.1, i3 1, void %arrayidx.i841846.1.case.2, i3 2, void %arrayidx.i841846.1.case.3, i3 3, void %arrayidx.i841846.1.case.4, i3 4, void %arrayidx.i841846.1.case.5, i3 5, void %arrayidx.i841846.1.case.6" [top.cpp:82]   --->   Operation 3560 'switch' 'switch_ln82' <Predicate = (icmp_ln81_78)> <Delay = 0.95>

State 134 <SV = 133> <Delay = 3.25>
ST_134 : Operation 3561 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_94_addr_1" [top.cpp:82]   --->   Operation 3561 'store' 'store_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_134 : Operation 3562 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.1.exit" [top.cpp:82]   --->   Operation 3562 'br' 'br_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 5)> <Delay = 0.00>
ST_134 : Operation 3563 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_93_addr_1" [top.cpp:82]   --->   Operation 3563 'store' 'store_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_134 : Operation 3564 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.1.exit" [top.cpp:82]   --->   Operation 3564 'br' 'br_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 4)> <Delay = 0.00>
ST_134 : Operation 3565 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_92_addr_1" [top.cpp:82]   --->   Operation 3565 'store' 'store_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_134 : Operation 3566 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.1.exit" [top.cpp:82]   --->   Operation 3566 'br' 'br_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 3)> <Delay = 0.00>
ST_134 : Operation 3567 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_91_addr_1" [top.cpp:82]   --->   Operation 3567 'store' 'store_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_134 : Operation 3568 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.1.exit" [top.cpp:82]   --->   Operation 3568 'br' 'br_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 2)> <Delay = 0.00>
ST_134 : Operation 3569 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_90_addr_1" [top.cpp:82]   --->   Operation 3569 'store' 'store_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_134 : Operation 3570 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.1.exit" [top.cpp:82]   --->   Operation 3570 'br' 'br_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 1)> <Delay = 0.00>
ST_134 : Operation 3571 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_89_addr_1" [top.cpp:82]   --->   Operation 3571 'store' 'store_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_134 : Operation 3572 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.1.exit" [top.cpp:82]   --->   Operation 3572 'br' 'br_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 0)> <Delay = 0.00>
ST_134 : Operation 3573 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_95_addr_1" [top.cpp:82]   --->   Operation 3573 'store' 'store_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_134 : Operation 3574 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.1.exit" [top.cpp:82]   --->   Operation 3574 'br' 'br_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 6)> <Delay = 0.00>
ST_134 : Operation 3575 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_88_addr_1" [top.cpp:82]   --->   Operation 3575 'store' 'store_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_134 : Operation 3576 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.1.exit" [top.cpp:82]   --->   Operation 3576 'br' 'br_ln82' <Predicate = (icmp_ln81_78 & trunc_ln82_78 == 7)> <Delay = 0.00>
ST_134 : Operation 3577 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i843.1" [top.cpp:82]   --->   Operation 3577 'br' 'br_ln82' <Predicate = (icmp_ln81_78)> <Delay = 0.00>
ST_134 : Operation 3578 [1/1] (2.42ns)   --->   "%icmp_ln81_79 = icmp_sgt  i16 %padding_size_11, i16 2" [top.cpp:81]   --->   Operation 3578 'icmp' 'icmp_ln81_79' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3579 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_79, void %if.end.i843.2, void %if.then.i842.2" [top.cpp:81]   --->   Operation 3579 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 3580 [1/1] (1.94ns)   --->   "%add_ln82_67 = add i15 %trunc_ln_loc_load, i15 2" [top.cpp:82]   --->   Operation 3580 'add' 'add_ln82_67' <Predicate = (icmp_ln81_79)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3581 [1/1] (0.00ns)   --->   "%lshr_ln82_78 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_67, i32 3, i32 14" [top.cpp:82]   --->   Operation 3581 'partselect' 'lshr_ln82_78' <Predicate = (icmp_ln81_79)> <Delay = 0.00>
ST_134 : Operation 3582 [1/1] (0.00ns)   --->   "%zext_ln82_79 = zext i12 %lshr_ln82_78" [top.cpp:82]   --->   Operation 3582 'zext' 'zext_ln82_79' <Predicate = (icmp_ln81_79)> <Delay = 0.00>
ST_134 : Operation 3583 [1/1] (0.00ns)   --->   "%buf_88_addr_2 = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_79" [top.cpp:82]   --->   Operation 3583 'getelementptr' 'buf_88_addr_2' <Predicate = (icmp_ln81_79)> <Delay = 0.00>
ST_134 : Operation 3584 [1/1] (0.00ns)   --->   "%buf_89_addr_2 = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_79" [top.cpp:82]   --->   Operation 3584 'getelementptr' 'buf_89_addr_2' <Predicate = (icmp_ln81_79)> <Delay = 0.00>
ST_134 : Operation 3585 [1/1] (0.00ns)   --->   "%buf_90_addr_2 = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_79" [top.cpp:82]   --->   Operation 3585 'getelementptr' 'buf_90_addr_2' <Predicate = (icmp_ln81_79)> <Delay = 0.00>
ST_134 : Operation 3586 [1/1] (0.00ns)   --->   "%buf_91_addr_2 = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_79" [top.cpp:82]   --->   Operation 3586 'getelementptr' 'buf_91_addr_2' <Predicate = (icmp_ln81_79)> <Delay = 0.00>
ST_134 : Operation 3587 [1/1] (0.00ns)   --->   "%buf_92_addr_2 = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_79" [top.cpp:82]   --->   Operation 3587 'getelementptr' 'buf_92_addr_2' <Predicate = (icmp_ln81_79)> <Delay = 0.00>
ST_134 : Operation 3588 [1/1] (0.00ns)   --->   "%buf_93_addr_2 = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_79" [top.cpp:82]   --->   Operation 3588 'getelementptr' 'buf_93_addr_2' <Predicate = (icmp_ln81_79)> <Delay = 0.00>
ST_134 : Operation 3589 [1/1] (0.00ns)   --->   "%buf_94_addr_2 = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_79" [top.cpp:82]   --->   Operation 3589 'getelementptr' 'buf_94_addr_2' <Predicate = (icmp_ln81_79)> <Delay = 0.00>
ST_134 : Operation 3590 [1/1] (0.00ns)   --->   "%buf_95_addr_2 = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_79" [top.cpp:82]   --->   Operation 3590 'getelementptr' 'buf_95_addr_2' <Predicate = (icmp_ln81_79)> <Delay = 0.00>
ST_134 : Operation 3591 [1/1] (0.00ns)   --->   "%trunc_ln82_79 = trunc i16 %val_size5_4_loc_load" [top.cpp:82]   --->   Operation 3591 'trunc' 'trunc_ln82_79' <Predicate = (icmp_ln81_79)> <Delay = 0.00>
ST_134 : Operation 3592 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_79, void %arrayidx.i841846.2.case.1, i3 6, void %arrayidx.i841846.2.case.0, i3 5, void %arrayidx.i841846.2.case.7, i3 0, void %arrayidx.i841846.2.case.2, i3 1, void %arrayidx.i841846.2.case.3, i3 2, void %arrayidx.i841846.2.case.4, i3 3, void %arrayidx.i841846.2.case.5, i3 4, void %arrayidx.i841846.2.case.6" [top.cpp:82]   --->   Operation 3592 'switch' 'switch_ln82' <Predicate = (icmp_ln81_79)> <Delay = 0.95>

State 135 <SV = 134> <Delay = 3.25>
ST_135 : Operation 3593 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_94_addr_2" [top.cpp:82]   --->   Operation 3593 'store' 'store_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_135 : Operation 3594 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.2.exit" [top.cpp:82]   --->   Operation 3594 'br' 'br_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 4)> <Delay = 0.00>
ST_135 : Operation 3595 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_93_addr_2" [top.cpp:82]   --->   Operation 3595 'store' 'store_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_135 : Operation 3596 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.2.exit" [top.cpp:82]   --->   Operation 3596 'br' 'br_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 3)> <Delay = 0.00>
ST_135 : Operation 3597 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_92_addr_2" [top.cpp:82]   --->   Operation 3597 'store' 'store_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_135 : Operation 3598 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.2.exit" [top.cpp:82]   --->   Operation 3598 'br' 'br_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 2)> <Delay = 0.00>
ST_135 : Operation 3599 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_91_addr_2" [top.cpp:82]   --->   Operation 3599 'store' 'store_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_135 : Operation 3600 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.2.exit" [top.cpp:82]   --->   Operation 3600 'br' 'br_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 1)> <Delay = 0.00>
ST_135 : Operation 3601 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_90_addr_2" [top.cpp:82]   --->   Operation 3601 'store' 'store_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_135 : Operation 3602 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.2.exit" [top.cpp:82]   --->   Operation 3602 'br' 'br_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 0)> <Delay = 0.00>
ST_135 : Operation 3603 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_95_addr_2" [top.cpp:82]   --->   Operation 3603 'store' 'store_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_135 : Operation 3604 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.2.exit" [top.cpp:82]   --->   Operation 3604 'br' 'br_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 5)> <Delay = 0.00>
ST_135 : Operation 3605 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_88_addr_2" [top.cpp:82]   --->   Operation 3605 'store' 'store_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_135 : Operation 3606 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.2.exit" [top.cpp:82]   --->   Operation 3606 'br' 'br_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 6)> <Delay = 0.00>
ST_135 : Operation 3607 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_89_addr_2" [top.cpp:82]   --->   Operation 3607 'store' 'store_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_135 : Operation 3608 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.2.exit" [top.cpp:82]   --->   Operation 3608 'br' 'br_ln82' <Predicate = (icmp_ln81_79 & trunc_ln82_79 == 7)> <Delay = 0.00>
ST_135 : Operation 3609 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i843.2" [top.cpp:82]   --->   Operation 3609 'br' 'br_ln82' <Predicate = (icmp_ln81_79)> <Delay = 0.00>
ST_135 : Operation 3610 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_11, i32 2, i32 15" [top.cpp:81]   --->   Operation 3610 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3611 [1/1] (2.20ns)   --->   "%icmp_ln81_80 = icmp_sgt  i14 %tmp_57, i14 0" [top.cpp:81]   --->   Operation 3611 'icmp' 'icmp_ln81_80' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3612 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_80, void %if.end.i843.3, void %if.then.i842.3" [top.cpp:81]   --->   Operation 3612 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 3613 [1/1] (1.94ns)   --->   "%add_ln82_68 = add i15 %trunc_ln_loc_load, i15 3" [top.cpp:82]   --->   Operation 3613 'add' 'add_ln82_68' <Predicate = (icmp_ln81_80)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3614 [1/1] (0.00ns)   --->   "%lshr_ln82_79 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_68, i32 3, i32 14" [top.cpp:82]   --->   Operation 3614 'partselect' 'lshr_ln82_79' <Predicate = (icmp_ln81_80)> <Delay = 0.00>
ST_135 : Operation 3615 [1/1] (0.00ns)   --->   "%zext_ln82_80 = zext i12 %lshr_ln82_79" [top.cpp:82]   --->   Operation 3615 'zext' 'zext_ln82_80' <Predicate = (icmp_ln81_80)> <Delay = 0.00>
ST_135 : Operation 3616 [1/1] (0.00ns)   --->   "%buf_88_addr_3 = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_80" [top.cpp:82]   --->   Operation 3616 'getelementptr' 'buf_88_addr_3' <Predicate = (icmp_ln81_80)> <Delay = 0.00>
ST_135 : Operation 3617 [1/1] (0.00ns)   --->   "%buf_89_addr_3 = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_80" [top.cpp:82]   --->   Operation 3617 'getelementptr' 'buf_89_addr_3' <Predicate = (icmp_ln81_80)> <Delay = 0.00>
ST_135 : Operation 3618 [1/1] (0.00ns)   --->   "%buf_90_addr_3 = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_80" [top.cpp:82]   --->   Operation 3618 'getelementptr' 'buf_90_addr_3' <Predicate = (icmp_ln81_80)> <Delay = 0.00>
ST_135 : Operation 3619 [1/1] (0.00ns)   --->   "%buf_91_addr_3 = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_80" [top.cpp:82]   --->   Operation 3619 'getelementptr' 'buf_91_addr_3' <Predicate = (icmp_ln81_80)> <Delay = 0.00>
ST_135 : Operation 3620 [1/1] (0.00ns)   --->   "%buf_92_addr_3 = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_80" [top.cpp:82]   --->   Operation 3620 'getelementptr' 'buf_92_addr_3' <Predicate = (icmp_ln81_80)> <Delay = 0.00>
ST_135 : Operation 3621 [1/1] (0.00ns)   --->   "%buf_93_addr_3 = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_80" [top.cpp:82]   --->   Operation 3621 'getelementptr' 'buf_93_addr_3' <Predicate = (icmp_ln81_80)> <Delay = 0.00>
ST_135 : Operation 3622 [1/1] (0.00ns)   --->   "%buf_94_addr_3 = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_80" [top.cpp:82]   --->   Operation 3622 'getelementptr' 'buf_94_addr_3' <Predicate = (icmp_ln81_80)> <Delay = 0.00>
ST_135 : Operation 3623 [1/1] (0.00ns)   --->   "%buf_95_addr_3 = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_80" [top.cpp:82]   --->   Operation 3623 'getelementptr' 'buf_95_addr_3' <Predicate = (icmp_ln81_80)> <Delay = 0.00>
ST_135 : Operation 3624 [1/1] (0.00ns)   --->   "%trunc_ln82_80 = trunc i16 %val_size5_4_loc_load" [top.cpp:82]   --->   Operation 3624 'trunc' 'trunc_ln82_80' <Predicate = (icmp_ln81_80)> <Delay = 0.00>
ST_135 : Operation 3625 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_80, void %arrayidx.i841846.3.case.2, i3 5, void %arrayidx.i841846.3.case.0, i3 6, void %arrayidx.i841846.3.case.1, i3 4, void %arrayidx.i841846.3.case.7, i3 0, void %arrayidx.i841846.3.case.3, i3 1, void %arrayidx.i841846.3.case.4, i3 2, void %arrayidx.i841846.3.case.5, i3 3, void %arrayidx.i841846.3.case.6" [top.cpp:82]   --->   Operation 3625 'switch' 'switch_ln82' <Predicate = (icmp_ln81_80)> <Delay = 0.95>

State 136 <SV = 135> <Delay = 3.25>
ST_136 : Operation 3626 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_94_addr_3" [top.cpp:82]   --->   Operation 3626 'store' 'store_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_136 : Operation 3627 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.3.exit" [top.cpp:82]   --->   Operation 3627 'br' 'br_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 3)> <Delay = 0.00>
ST_136 : Operation 3628 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_93_addr_3" [top.cpp:82]   --->   Operation 3628 'store' 'store_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_136 : Operation 3629 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.3.exit" [top.cpp:82]   --->   Operation 3629 'br' 'br_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 2)> <Delay = 0.00>
ST_136 : Operation 3630 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_92_addr_3" [top.cpp:82]   --->   Operation 3630 'store' 'store_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_136 : Operation 3631 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.3.exit" [top.cpp:82]   --->   Operation 3631 'br' 'br_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 1)> <Delay = 0.00>
ST_136 : Operation 3632 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_91_addr_3" [top.cpp:82]   --->   Operation 3632 'store' 'store_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_136 : Operation 3633 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.3.exit" [top.cpp:82]   --->   Operation 3633 'br' 'br_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 0)> <Delay = 0.00>
ST_136 : Operation 3634 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_95_addr_3" [top.cpp:82]   --->   Operation 3634 'store' 'store_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_136 : Operation 3635 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.3.exit" [top.cpp:82]   --->   Operation 3635 'br' 'br_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 4)> <Delay = 0.00>
ST_136 : Operation 3636 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_89_addr_3" [top.cpp:82]   --->   Operation 3636 'store' 'store_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_136 : Operation 3637 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.3.exit" [top.cpp:82]   --->   Operation 3637 'br' 'br_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 6)> <Delay = 0.00>
ST_136 : Operation 3638 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_88_addr_3" [top.cpp:82]   --->   Operation 3638 'store' 'store_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_136 : Operation 3639 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.3.exit" [top.cpp:82]   --->   Operation 3639 'br' 'br_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 5)> <Delay = 0.00>
ST_136 : Operation 3640 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_90_addr_3" [top.cpp:82]   --->   Operation 3640 'store' 'store_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_136 : Operation 3641 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.3.exit" [top.cpp:82]   --->   Operation 3641 'br' 'br_ln82' <Predicate = (icmp_ln81_80 & trunc_ln82_80 == 7)> <Delay = 0.00>
ST_136 : Operation 3642 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i843.3" [top.cpp:82]   --->   Operation 3642 'br' 'br_ln82' <Predicate = (icmp_ln81_80)> <Delay = 0.00>
ST_136 : Operation 3643 [1/1] (2.42ns)   --->   "%icmp_ln81_81 = icmp_sgt  i16 %padding_size_11, i16 4" [top.cpp:81]   --->   Operation 3643 'icmp' 'icmp_ln81_81' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3644 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_81, void %if.end.i843.4, void %if.then.i842.4" [top.cpp:81]   --->   Operation 3644 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 3645 [1/1] (1.94ns)   --->   "%add_ln82_69 = add i15 %trunc_ln_loc_load, i15 4" [top.cpp:82]   --->   Operation 3645 'add' 'add_ln82_69' <Predicate = (icmp_ln81_81)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3646 [1/1] (0.00ns)   --->   "%lshr_ln82_80 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_69, i32 3, i32 14" [top.cpp:82]   --->   Operation 3646 'partselect' 'lshr_ln82_80' <Predicate = (icmp_ln81_81)> <Delay = 0.00>
ST_136 : Operation 3647 [1/1] (0.00ns)   --->   "%zext_ln82_81 = zext i12 %lshr_ln82_80" [top.cpp:82]   --->   Operation 3647 'zext' 'zext_ln82_81' <Predicate = (icmp_ln81_81)> <Delay = 0.00>
ST_136 : Operation 3648 [1/1] (0.00ns)   --->   "%buf_88_addr_4 = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_81" [top.cpp:82]   --->   Operation 3648 'getelementptr' 'buf_88_addr_4' <Predicate = (icmp_ln81_81)> <Delay = 0.00>
ST_136 : Operation 3649 [1/1] (0.00ns)   --->   "%buf_89_addr_4 = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_81" [top.cpp:82]   --->   Operation 3649 'getelementptr' 'buf_89_addr_4' <Predicate = (icmp_ln81_81)> <Delay = 0.00>
ST_136 : Operation 3650 [1/1] (0.00ns)   --->   "%buf_90_addr_4 = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_81" [top.cpp:82]   --->   Operation 3650 'getelementptr' 'buf_90_addr_4' <Predicate = (icmp_ln81_81)> <Delay = 0.00>
ST_136 : Operation 3651 [1/1] (0.00ns)   --->   "%buf_91_addr_4 = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_81" [top.cpp:82]   --->   Operation 3651 'getelementptr' 'buf_91_addr_4' <Predicate = (icmp_ln81_81)> <Delay = 0.00>
ST_136 : Operation 3652 [1/1] (0.00ns)   --->   "%buf_92_addr_4 = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_81" [top.cpp:82]   --->   Operation 3652 'getelementptr' 'buf_92_addr_4' <Predicate = (icmp_ln81_81)> <Delay = 0.00>
ST_136 : Operation 3653 [1/1] (0.00ns)   --->   "%buf_93_addr_4 = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_81" [top.cpp:82]   --->   Operation 3653 'getelementptr' 'buf_93_addr_4' <Predicate = (icmp_ln81_81)> <Delay = 0.00>
ST_136 : Operation 3654 [1/1] (0.00ns)   --->   "%buf_94_addr_4 = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_81" [top.cpp:82]   --->   Operation 3654 'getelementptr' 'buf_94_addr_4' <Predicate = (icmp_ln81_81)> <Delay = 0.00>
ST_136 : Operation 3655 [1/1] (0.00ns)   --->   "%buf_95_addr_4 = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_81" [top.cpp:82]   --->   Operation 3655 'getelementptr' 'buf_95_addr_4' <Predicate = (icmp_ln81_81)> <Delay = 0.00>
ST_136 : Operation 3656 [1/1] (0.00ns)   --->   "%trunc_ln82_81 = trunc i16 %val_size5_4_loc_load" [top.cpp:82]   --->   Operation 3656 'trunc' 'trunc_ln82_81' <Predicate = (icmp_ln81_81)> <Delay = 0.00>
ST_136 : Operation 3657 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_81, void %arrayidx.i841846.4.case.3, i3 4, void %arrayidx.i841846.4.case.0, i3 5, void %arrayidx.i841846.4.case.1, i3 6, void %arrayidx.i841846.4.case.2, i3 3, void %arrayidx.i841846.4.case.7, i3 0, void %arrayidx.i841846.4.case.4, i3 1, void %arrayidx.i841846.4.case.5, i3 2, void %arrayidx.i841846.4.case.6" [top.cpp:82]   --->   Operation 3657 'switch' 'switch_ln82' <Predicate = (icmp_ln81_81)> <Delay = 0.95>

State 137 <SV = 136> <Delay = 3.25>
ST_137 : Operation 3658 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_94_addr_4" [top.cpp:82]   --->   Operation 3658 'store' 'store_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_137 : Operation 3659 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.4.exit" [top.cpp:82]   --->   Operation 3659 'br' 'br_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 2)> <Delay = 0.00>
ST_137 : Operation 3660 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_93_addr_4" [top.cpp:82]   --->   Operation 3660 'store' 'store_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_137 : Operation 3661 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.4.exit" [top.cpp:82]   --->   Operation 3661 'br' 'br_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 1)> <Delay = 0.00>
ST_137 : Operation 3662 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_92_addr_4" [top.cpp:82]   --->   Operation 3662 'store' 'store_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_137 : Operation 3663 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.4.exit" [top.cpp:82]   --->   Operation 3663 'br' 'br_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 0)> <Delay = 0.00>
ST_137 : Operation 3664 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_95_addr_4" [top.cpp:82]   --->   Operation 3664 'store' 'store_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_137 : Operation 3665 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.4.exit" [top.cpp:82]   --->   Operation 3665 'br' 'br_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 3)> <Delay = 0.00>
ST_137 : Operation 3666 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_90_addr_4" [top.cpp:82]   --->   Operation 3666 'store' 'store_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_137 : Operation 3667 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.4.exit" [top.cpp:82]   --->   Operation 3667 'br' 'br_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 6)> <Delay = 0.00>
ST_137 : Operation 3668 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_89_addr_4" [top.cpp:82]   --->   Operation 3668 'store' 'store_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_137 : Operation 3669 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.4.exit" [top.cpp:82]   --->   Operation 3669 'br' 'br_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 5)> <Delay = 0.00>
ST_137 : Operation 3670 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_88_addr_4" [top.cpp:82]   --->   Operation 3670 'store' 'store_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_137 : Operation 3671 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.4.exit" [top.cpp:82]   --->   Operation 3671 'br' 'br_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 4)> <Delay = 0.00>
ST_137 : Operation 3672 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_91_addr_4" [top.cpp:82]   --->   Operation 3672 'store' 'store_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_137 : Operation 3673 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.4.exit" [top.cpp:82]   --->   Operation 3673 'br' 'br_ln82' <Predicate = (icmp_ln81_81 & trunc_ln82_81 == 7)> <Delay = 0.00>
ST_137 : Operation 3674 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i843.4" [top.cpp:82]   --->   Operation 3674 'br' 'br_ln82' <Predicate = (icmp_ln81_81)> <Delay = 0.00>
ST_137 : Operation 3675 [1/1] (2.42ns)   --->   "%icmp_ln81_82 = icmp_sgt  i16 %padding_size_11, i16 5" [top.cpp:81]   --->   Operation 3675 'icmp' 'icmp_ln81_82' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3676 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_82, void %if.end.i843.5, void %if.then.i842.5" [top.cpp:81]   --->   Operation 3676 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 3677 [1/1] (1.94ns)   --->   "%add_ln82_70 = add i15 %trunc_ln_loc_load, i15 5" [top.cpp:82]   --->   Operation 3677 'add' 'add_ln82_70' <Predicate = (icmp_ln81_82)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3678 [1/1] (0.00ns)   --->   "%lshr_ln82_81 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_70, i32 3, i32 14" [top.cpp:82]   --->   Operation 3678 'partselect' 'lshr_ln82_81' <Predicate = (icmp_ln81_82)> <Delay = 0.00>
ST_137 : Operation 3679 [1/1] (0.00ns)   --->   "%zext_ln82_82 = zext i12 %lshr_ln82_81" [top.cpp:82]   --->   Operation 3679 'zext' 'zext_ln82_82' <Predicate = (icmp_ln81_82)> <Delay = 0.00>
ST_137 : Operation 3680 [1/1] (0.00ns)   --->   "%buf_88_addr_5 = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_82" [top.cpp:82]   --->   Operation 3680 'getelementptr' 'buf_88_addr_5' <Predicate = (icmp_ln81_82)> <Delay = 0.00>
ST_137 : Operation 3681 [1/1] (0.00ns)   --->   "%buf_89_addr_5 = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_82" [top.cpp:82]   --->   Operation 3681 'getelementptr' 'buf_89_addr_5' <Predicate = (icmp_ln81_82)> <Delay = 0.00>
ST_137 : Operation 3682 [1/1] (0.00ns)   --->   "%buf_90_addr_5 = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_82" [top.cpp:82]   --->   Operation 3682 'getelementptr' 'buf_90_addr_5' <Predicate = (icmp_ln81_82)> <Delay = 0.00>
ST_137 : Operation 3683 [1/1] (0.00ns)   --->   "%buf_91_addr_5 = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_82" [top.cpp:82]   --->   Operation 3683 'getelementptr' 'buf_91_addr_5' <Predicate = (icmp_ln81_82)> <Delay = 0.00>
ST_137 : Operation 3684 [1/1] (0.00ns)   --->   "%buf_92_addr_5 = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_82" [top.cpp:82]   --->   Operation 3684 'getelementptr' 'buf_92_addr_5' <Predicate = (icmp_ln81_82)> <Delay = 0.00>
ST_137 : Operation 3685 [1/1] (0.00ns)   --->   "%buf_93_addr_5 = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_82" [top.cpp:82]   --->   Operation 3685 'getelementptr' 'buf_93_addr_5' <Predicate = (icmp_ln81_82)> <Delay = 0.00>
ST_137 : Operation 3686 [1/1] (0.00ns)   --->   "%buf_94_addr_5 = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_82" [top.cpp:82]   --->   Operation 3686 'getelementptr' 'buf_94_addr_5' <Predicate = (icmp_ln81_82)> <Delay = 0.00>
ST_137 : Operation 3687 [1/1] (0.00ns)   --->   "%buf_95_addr_5 = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_82" [top.cpp:82]   --->   Operation 3687 'getelementptr' 'buf_95_addr_5' <Predicate = (icmp_ln81_82)> <Delay = 0.00>
ST_137 : Operation 3688 [1/1] (0.00ns)   --->   "%trunc_ln82_82 = trunc i16 %val_size5_4_loc_load" [top.cpp:82]   --->   Operation 3688 'trunc' 'trunc_ln82_82' <Predicate = (icmp_ln81_82)> <Delay = 0.00>
ST_137 : Operation 3689 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_82, void %arrayidx.i841846.5.case.4, i3 3, void %arrayidx.i841846.5.case.0, i3 4, void %arrayidx.i841846.5.case.1, i3 5, void %arrayidx.i841846.5.case.2, i3 6, void %arrayidx.i841846.5.case.3, i3 2, void %arrayidx.i841846.5.case.7, i3 0, void %arrayidx.i841846.5.case.5, i3 1, void %arrayidx.i841846.5.case.6" [top.cpp:82]   --->   Operation 3689 'switch' 'switch_ln82' <Predicate = (icmp_ln81_82)> <Delay = 0.95>

State 138 <SV = 137> <Delay = 3.25>
ST_138 : Operation 3690 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_94_addr_5" [top.cpp:82]   --->   Operation 3690 'store' 'store_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_138 : Operation 3691 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.5.exit" [top.cpp:82]   --->   Operation 3691 'br' 'br_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 1)> <Delay = 0.00>
ST_138 : Operation 3692 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_93_addr_5" [top.cpp:82]   --->   Operation 3692 'store' 'store_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_138 : Operation 3693 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.5.exit" [top.cpp:82]   --->   Operation 3693 'br' 'br_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 0)> <Delay = 0.00>
ST_138 : Operation 3694 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_95_addr_5" [top.cpp:82]   --->   Operation 3694 'store' 'store_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_138 : Operation 3695 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.5.exit" [top.cpp:82]   --->   Operation 3695 'br' 'br_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 2)> <Delay = 0.00>
ST_138 : Operation 3696 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_91_addr_5" [top.cpp:82]   --->   Operation 3696 'store' 'store_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_138 : Operation 3697 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.5.exit" [top.cpp:82]   --->   Operation 3697 'br' 'br_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 6)> <Delay = 0.00>
ST_138 : Operation 3698 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_90_addr_5" [top.cpp:82]   --->   Operation 3698 'store' 'store_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_138 : Operation 3699 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.5.exit" [top.cpp:82]   --->   Operation 3699 'br' 'br_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 5)> <Delay = 0.00>
ST_138 : Operation 3700 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_89_addr_5" [top.cpp:82]   --->   Operation 3700 'store' 'store_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_138 : Operation 3701 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.5.exit" [top.cpp:82]   --->   Operation 3701 'br' 'br_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 4)> <Delay = 0.00>
ST_138 : Operation 3702 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_88_addr_5" [top.cpp:82]   --->   Operation 3702 'store' 'store_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_138 : Operation 3703 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.5.exit" [top.cpp:82]   --->   Operation 3703 'br' 'br_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 3)> <Delay = 0.00>
ST_138 : Operation 3704 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_92_addr_5" [top.cpp:82]   --->   Operation 3704 'store' 'store_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_138 : Operation 3705 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.5.exit" [top.cpp:82]   --->   Operation 3705 'br' 'br_ln82' <Predicate = (icmp_ln81_82 & trunc_ln82_82 == 7)> <Delay = 0.00>
ST_138 : Operation 3706 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i843.5" [top.cpp:82]   --->   Operation 3706 'br' 'br_ln82' <Predicate = (icmp_ln81_82)> <Delay = 0.00>
ST_138 : Operation 3707 [1/1] (2.42ns)   --->   "%icmp_ln81_83 = icmp_sgt  i16 %padding_size_11, i16 6" [top.cpp:81]   --->   Operation 3707 'icmp' 'icmp_ln81_83' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3708 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81_83, void %if.end.i843.6, void %if.then.i842.6" [top.cpp:81]   --->   Operation 3708 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 3709 [1/1] (1.94ns)   --->   "%add_ln82_71 = add i15 %trunc_ln_loc_load, i15 6" [top.cpp:82]   --->   Operation 3709 'add' 'add_ln82_71' <Predicate = (icmp_ln81_83)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3710 [1/1] (0.00ns)   --->   "%lshr_ln82_82 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_71, i32 3, i32 14" [top.cpp:82]   --->   Operation 3710 'partselect' 'lshr_ln82_82' <Predicate = (icmp_ln81_83)> <Delay = 0.00>
ST_138 : Operation 3711 [1/1] (0.00ns)   --->   "%zext_ln82_83 = zext i12 %lshr_ln82_82" [top.cpp:82]   --->   Operation 3711 'zext' 'zext_ln82_83' <Predicate = (icmp_ln81_83)> <Delay = 0.00>
ST_138 : Operation 3712 [1/1] (0.00ns)   --->   "%buf_88_addr_6 = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_83" [top.cpp:82]   --->   Operation 3712 'getelementptr' 'buf_88_addr_6' <Predicate = (icmp_ln81_83)> <Delay = 0.00>
ST_138 : Operation 3713 [1/1] (0.00ns)   --->   "%buf_89_addr_6 = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_83" [top.cpp:82]   --->   Operation 3713 'getelementptr' 'buf_89_addr_6' <Predicate = (icmp_ln81_83)> <Delay = 0.00>
ST_138 : Operation 3714 [1/1] (0.00ns)   --->   "%buf_90_addr_6 = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_83" [top.cpp:82]   --->   Operation 3714 'getelementptr' 'buf_90_addr_6' <Predicate = (icmp_ln81_83)> <Delay = 0.00>
ST_138 : Operation 3715 [1/1] (0.00ns)   --->   "%buf_91_addr_6 = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_83" [top.cpp:82]   --->   Operation 3715 'getelementptr' 'buf_91_addr_6' <Predicate = (icmp_ln81_83)> <Delay = 0.00>
ST_138 : Operation 3716 [1/1] (0.00ns)   --->   "%buf_92_addr_6 = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_83" [top.cpp:82]   --->   Operation 3716 'getelementptr' 'buf_92_addr_6' <Predicate = (icmp_ln81_83)> <Delay = 0.00>
ST_138 : Operation 3717 [1/1] (0.00ns)   --->   "%buf_93_addr_6 = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_83" [top.cpp:82]   --->   Operation 3717 'getelementptr' 'buf_93_addr_6' <Predicate = (icmp_ln81_83)> <Delay = 0.00>
ST_138 : Operation 3718 [1/1] (0.00ns)   --->   "%buf_94_addr_6 = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_83" [top.cpp:82]   --->   Operation 3718 'getelementptr' 'buf_94_addr_6' <Predicate = (icmp_ln81_83)> <Delay = 0.00>
ST_138 : Operation 3719 [1/1] (0.00ns)   --->   "%buf_95_addr_6 = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_83" [top.cpp:82]   --->   Operation 3719 'getelementptr' 'buf_95_addr_6' <Predicate = (icmp_ln81_83)> <Delay = 0.00>
ST_138 : Operation 3720 [1/1] (0.00ns)   --->   "%trunc_ln82_83 = trunc i16 %val_size5_4_loc_load" [top.cpp:82]   --->   Operation 3720 'trunc' 'trunc_ln82_83' <Predicate = (icmp_ln81_83)> <Delay = 0.00>
ST_138 : Operation 3721 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82_83, void %arrayidx.i841846.6.case.5, i3 2, void %arrayidx.i841846.6.case.0, i3 3, void %arrayidx.i841846.6.case.1, i3 4, void %arrayidx.i841846.6.case.2, i3 5, void %arrayidx.i841846.6.case.3, i3 6, void %arrayidx.i841846.6.case.4, i3 1, void %arrayidx.i841846.6.case.7, i3 0, void %arrayidx.i841846.6.case.6" [top.cpp:82]   --->   Operation 3721 'switch' 'switch_ln82' <Predicate = (icmp_ln81_83)> <Delay = 0.95>

State 139 <SV = 138> <Delay = 3.25>
ST_139 : Operation 3722 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_94_addr_6" [top.cpp:82]   --->   Operation 3722 'store' 'store_ln82' <Predicate = (trunc_ln82_83 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_139 : Operation 3723 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.6.exit" [top.cpp:82]   --->   Operation 3723 'br' 'br_ln82' <Predicate = (trunc_ln82_83 == 0)> <Delay = 0.00>
ST_139 : Operation 3724 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_95_addr_6" [top.cpp:82]   --->   Operation 3724 'store' 'store_ln82' <Predicate = (trunc_ln82_83 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_139 : Operation 3725 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.6.exit" [top.cpp:82]   --->   Operation 3725 'br' 'br_ln82' <Predicate = (trunc_ln82_83 == 1)> <Delay = 0.00>
ST_139 : Operation 3726 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_92_addr_6" [top.cpp:82]   --->   Operation 3726 'store' 'store_ln82' <Predicate = (trunc_ln82_83 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_139 : Operation 3727 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.6.exit" [top.cpp:82]   --->   Operation 3727 'br' 'br_ln82' <Predicate = (trunc_ln82_83 == 6)> <Delay = 0.00>
ST_139 : Operation 3728 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_91_addr_6" [top.cpp:82]   --->   Operation 3728 'store' 'store_ln82' <Predicate = (trunc_ln82_83 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_139 : Operation 3729 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.6.exit" [top.cpp:82]   --->   Operation 3729 'br' 'br_ln82' <Predicate = (trunc_ln82_83 == 5)> <Delay = 0.00>
ST_139 : Operation 3730 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_90_addr_6" [top.cpp:82]   --->   Operation 3730 'store' 'store_ln82' <Predicate = (trunc_ln82_83 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_139 : Operation 3731 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.6.exit" [top.cpp:82]   --->   Operation 3731 'br' 'br_ln82' <Predicate = (trunc_ln82_83 == 4)> <Delay = 0.00>
ST_139 : Operation 3732 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_89_addr_6" [top.cpp:82]   --->   Operation 3732 'store' 'store_ln82' <Predicate = (trunc_ln82_83 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_139 : Operation 3733 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.6.exit" [top.cpp:82]   --->   Operation 3733 'br' 'br_ln82' <Predicate = (trunc_ln82_83 == 3)> <Delay = 0.00>
ST_139 : Operation 3734 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_88_addr_6" [top.cpp:82]   --->   Operation 3734 'store' 'store_ln82' <Predicate = (trunc_ln82_83 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_139 : Operation 3735 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.6.exit" [top.cpp:82]   --->   Operation 3735 'br' 'br_ln82' <Predicate = (trunc_ln82_83 == 2)> <Delay = 0.00>
ST_139 : Operation 3736 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 0, i12 %buf_93_addr_6" [top.cpp:82]   --->   Operation 3736 'store' 'store_ln82' <Predicate = (trunc_ln82_83 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_139 : Operation 3737 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx.i841846.6.exit" [top.cpp:82]   --->   Operation 3737 'br' 'br_ln82' <Predicate = (trunc_ln82_83 == 7)> <Delay = 0.00>

State 140 <SV = 139> <Delay = 2.42>
ST_140 : Operation 3738 [1/1] (0.00ns)   --->   "%br_ln82 = br void %if.end.i843.6" [top.cpp:82]   --->   Operation 3738 'br' 'br_ln82' <Predicate = (icmp_ln81_83)> <Delay = 0.00>
ST_140 : Operation 3739 [2/2] (2.42ns)   --->   "%call_ln206 = call void @mergeBuffer, i8 %dst, i8 %dst_buf0, i8 %dst_buf0_8, i8 %dst_buf0_9, i8 %dst_buf0_10, i8 %dst_buf0_11, i8 %dst_buf0_12, i8 %dst_buf0_13, i8 %dst_buf0_14, i16 %size0_8, i8 %val_buf0, i8 %val_buf0_8, i8 %val_buf0_9, i8 %val_buf0_10, i8 %val_buf0_11, i8 %val_buf0_12, i8 %val_buf0_13, i8 %val_buf0_14, i16 %val_size0_1, i8 %dst_buf1, i8 %dst_buf1_8, i8 %dst_buf1_9, i8 %dst_buf1_10, i8 %dst_buf1_11, i8 %dst_buf1_12, i8 %dst_buf1_13, i8 %dst_buf1_14, i16 %size1_8, i8 %val_buf1, i8 %val_buf1_8, i8 %val_buf1_9, i8 %val_buf1_10, i8 %val_buf1_11, i8 %val_buf1_12, i8 %val_buf1_13, i8 %val_buf1_14, i16 %val_size1_1, i8 %dst_buf2, i8 %dst_buf2_8, i8 %dst_buf2_9, i8 %dst_buf2_10, i8 %dst_buf2_11, i8 %dst_buf2_12, i8 %dst_buf2_13, i8 %dst_buf2_14, i16 %size2_8, i8 %val_buf2, i8 %val_buf2_8, i8 %val_buf2_9, i8 %val_buf2_10, i8 %val_buf2_11, i8 %val_buf2_12, i8 %val_buf2_13, i8 %val_buf2_14, i16 %val_size2_1, i8 %dst_buf3, i8 %dst_buf3_8, i8 %dst_buf3_9, i8 %dst_buf3_10, i8 %dst_buf3_11, i8 %dst_buf3_12, i8 %dst_buf3_13, i8 %dst_buf3_14, i16 %size3_8, i8 %val_buf3, i8 %val_buf3_8, i8 %val_buf3_9, i8 %val_buf3_10, i8 %val_buf3_11, i8 %val_buf3_12, i8 %val_buf3_13, i8 %val_buf3_14, i16 %val_size3_1, i8 %dst_buf4, i8 %dst_buf4_8, i8 %dst_buf4_9, i8 %dst_buf4_10, i8 %dst_buf4_11, i8 %dst_buf4_12, i8 %dst_buf4_13, i8 %dst_buf4_14, i16 %size4_8, i8 %val_buf4, i8 %val_buf4_8, i8 %val_buf4_9, i8 %val_buf4_10, i8 %val_buf4_11, i8 %val_buf4_12, i8 %val_buf4_13, i8 %val_buf4_14, i16 %val_size4_1, i8 %dst_buf5, i8 %dst_buf5_8, i8 %dst_buf5_9, i8 %dst_buf5_10, i8 %dst_buf5_11, i8 %dst_buf5_12, i8 %dst_buf5_13, i8 %dst_buf5_14, i16 %size5_8, i8 %val_buf5, i8 %val_buf5_8, i8 %val_buf5_9, i8 %val_buf5_10, i8 %val_buf5_11, i8 %val_buf5_12, i8 %val_buf5_13, i8 %val_buf5_14, i16 %val_size5_2" [top.cpp:206]   --->   Operation 3739 'call' 'call_ln206' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 140> <Delay = 0.00>
ST_141 : Operation 3740 [1/2] (0.00ns)   --->   "%call_ln206 = call void @mergeBuffer, i8 %dst, i8 %dst_buf0, i8 %dst_buf0_8, i8 %dst_buf0_9, i8 %dst_buf0_10, i8 %dst_buf0_11, i8 %dst_buf0_12, i8 %dst_buf0_13, i8 %dst_buf0_14, i16 %size0_8, i8 %val_buf0, i8 %val_buf0_8, i8 %val_buf0_9, i8 %val_buf0_10, i8 %val_buf0_11, i8 %val_buf0_12, i8 %val_buf0_13, i8 %val_buf0_14, i16 %val_size0_1, i8 %dst_buf1, i8 %dst_buf1_8, i8 %dst_buf1_9, i8 %dst_buf1_10, i8 %dst_buf1_11, i8 %dst_buf1_12, i8 %dst_buf1_13, i8 %dst_buf1_14, i16 %size1_8, i8 %val_buf1, i8 %val_buf1_8, i8 %val_buf1_9, i8 %val_buf1_10, i8 %val_buf1_11, i8 %val_buf1_12, i8 %val_buf1_13, i8 %val_buf1_14, i16 %val_size1_1, i8 %dst_buf2, i8 %dst_buf2_8, i8 %dst_buf2_9, i8 %dst_buf2_10, i8 %dst_buf2_11, i8 %dst_buf2_12, i8 %dst_buf2_13, i8 %dst_buf2_14, i16 %size2_8, i8 %val_buf2, i8 %val_buf2_8, i8 %val_buf2_9, i8 %val_buf2_10, i8 %val_buf2_11, i8 %val_buf2_12, i8 %val_buf2_13, i8 %val_buf2_14, i16 %val_size2_1, i8 %dst_buf3, i8 %dst_buf3_8, i8 %dst_buf3_9, i8 %dst_buf3_10, i8 %dst_buf3_11, i8 %dst_buf3_12, i8 %dst_buf3_13, i8 %dst_buf3_14, i16 %size3_8, i8 %val_buf3, i8 %val_buf3_8, i8 %val_buf3_9, i8 %val_buf3_10, i8 %val_buf3_11, i8 %val_buf3_12, i8 %val_buf3_13, i8 %val_buf3_14, i16 %val_size3_1, i8 %dst_buf4, i8 %dst_buf4_8, i8 %dst_buf4_9, i8 %dst_buf4_10, i8 %dst_buf4_11, i8 %dst_buf4_12, i8 %dst_buf4_13, i8 %dst_buf4_14, i16 %size4_8, i8 %val_buf4, i8 %val_buf4_8, i8 %val_buf4_9, i8 %val_buf4_10, i8 %val_buf4_11, i8 %val_buf4_12, i8 %val_buf4_13, i8 %val_buf4_14, i16 %val_size4_1, i8 %dst_buf5, i8 %dst_buf5_8, i8 %dst_buf5_9, i8 %dst_buf5_10, i8 %dst_buf5_11, i8 %dst_buf5_12, i8 %dst_buf5_13, i8 %dst_buf5_14, i16 %size5_8, i8 %val_buf5, i8 %val_buf5_8, i8 %val_buf5_9, i8 %val_buf5_10, i8 %val_buf5_11, i8 %val_buf5_12, i8 %val_buf5_13, i8 %val_buf5_14, i16 %val_size5_2" [top.cpp:206]   --->   Operation 3740 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 141> <Delay = 0.00>
ST_142 : Operation 3741 [1/1] (0.00ns)   --->   "%ret_ln215 = ret" [top.cpp:215]   --->   Operation 3741 'ret' 'ret_ln215' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.3ns, clock uncertainty: 0ns.

 <State 1>: 3.55ns
The critical path consists of the following:
	wire read operation ('size') on port 'size' [4]  (1 ns)
	'add' operation ('add_ln171', top.cpp:171) [137]  (2.55 ns)

 <State 2>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 3>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 4>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 5>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 6>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 7>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 8>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 9>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 10>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 11>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 12>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 13>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 14>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 15>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 16>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 17>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 18>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 19>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 20>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 21>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 22>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 23>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 24>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 25>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 26>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 27>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 28>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 29>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 30>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 31>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 32>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 33>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 34>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 35>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 36>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 37>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 38>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln171', top.cpp:171) [138]  (4.16 ns)

 <State 39>: 3.4ns
The critical path consists of the following:
	'sub' operation ('sub_ln171', top.cpp:171) [139]  (2.59 ns)
	'select' operation ('select_ln171', top.cpp:171) [140]  (0.806 ns)

 <State 40>: 5.68ns
The critical path consists of the following:
	'call' operation ('call_ln171', top.cpp:171) to 'dut_Pipeline_OBJ_LOOP' [142]  (5.68 ns)

 <State 41>: 2.78ns
The critical path consists of the following:
	'call' operation ('call_ln171', top.cpp:171) to 'dut_Pipeline_OBJ_LOOP' [142]  (2.78 ns)

 <State 42>: 5.68ns
The critical path consists of the following:
	'load' operation ('trunc_ln171_10_loc_load') on local variable 'trunc_ln171_10_loc' [166]  (0 ns)
	'add' operation ('size0', top.cpp:65) [171]  (1.68 ns)
	'getelementptr' operation ('buf_3_addr_3', top.cpp:66) [234]  (0 ns)
	'store' operation ('store_ln66', top.cpp:66) of variable 'trunc_ln4', top.cpp:66 on array 'dst_buf0', top.cpp:149 [235]  (3.25 ns)
	blocking operation 0.749 ns on control path)

 <State 43>: 5.68ns
The critical path consists of the following:
	'add' operation ('size1', top.cpp:65) [275]  (1.68 ns)
	'getelementptr' operation ('buf_15_addr_3', top.cpp:66) [302]  (0 ns)
	'store' operation ('store_ln66', top.cpp:66) of variable 'trunc_ln66_1', top.cpp:66 on array 'dst_buf1', top.cpp:149 [303]  (3.25 ns)
	blocking operation 0.749 ns on control path)

 <State 44>: 4.51ns
The critical path consists of the following:
	'sub' operation ('padding_size', top.cpp:75) [801]  (2.08 ns)
	'icmp' operation ('icmp_ln81', top.cpp:81) [802]  (2.43 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf0', top.cpp:149 [818]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf0', top.cpp:149 [880]  (3.25 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf0', top.cpp:149 [908]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf0', top.cpp:149 [958]  (3.25 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf0', top.cpp:149 [995]  (3.25 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf0', top.cpp:149 [1056]  (3.25 ns)

 <State 51>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln75_3', top.cpp:75) [1108]  (2.08 ns)
	'sub' operation ('sub_ln75_4', top.cpp:75) [1110]  (1.68 ns)
	'select' operation ('select_ln75_1', top.cpp:75) [1112]  (0.7 ns)

 <State 52>: 4.51ns
The critical path consists of the following:
	'sub' operation ('padding_size', top.cpp:75) [1114]  (2.08 ns)
	'icmp' operation ('icmp_ln81_7', top.cpp:81) [1115]  (2.43 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_54_addr', top.cpp:82) [1126]  (0 ns)
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf0', top.cpp:150 [1131]  (3.25 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf0', top.cpp:150 [1175]  (3.25 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf0', top.cpp:150 [1218]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf0', top.cpp:150 [1262]  (3.25 ns)

 <State 57>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf0', top.cpp:150 [1323]  (3.25 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf0', top.cpp:150 [1348]  (3.25 ns)

 <State 59>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln75_6', top.cpp:75) [1421]  (2.08 ns)
	'sub' operation ('sub_ln75_7', top.cpp:75) [1423]  (1.68 ns)
	'select' operation ('select_ln75_2', top.cpp:75) [1425]  (0.7 ns)

 <State 60>: 4.51ns
The critical path consists of the following:
	'sub' operation ('padding_size', top.cpp:75) [1427]  (2.08 ns)
	'icmp' operation ('icmp_ln81_14', top.cpp:81) [1428]  (2.43 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_15_addr_4', top.cpp:82) [1440]  (0 ns)
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf1', top.cpp:149 [1465]  (3.25 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf1', top.cpp:149 [1500]  (3.25 ns)

 <State 63>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf1', top.cpp:149 [1537]  (3.25 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf1', top.cpp:149 [1593]  (3.25 ns)

 <State 65>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf1', top.cpp:149 [1621]  (3.25 ns)

 <State 66>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf1', top.cpp:149 [1661]  (3.25 ns)

 <State 67>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln75_9', top.cpp:75) [1734]  (2.08 ns)
	'sub' operation ('sub_ln75_10', top.cpp:75) [1736]  (1.68 ns)
	'select' operation ('select_ln75_3', top.cpp:75) [1738]  (0.7 ns)

 <State 68>: 4.51ns
The critical path consists of the following:
	'sub' operation ('padding_size', top.cpp:75) [1740]  (2.08 ns)
	'icmp' operation ('icmp_ln81_21', top.cpp:81) [1741]  (2.43 ns)

 <State 69>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_58_addr', top.cpp:82) [1748]  (0 ns)
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf1', top.cpp:150 [1769]  (3.25 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf1', top.cpp:150 [1801]  (3.25 ns)

 <State 71>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf1', top.cpp:150 [1847]  (3.25 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf1', top.cpp:150 [1888]  (3.25 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf1', top.cpp:150 [1946]  (3.25 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf1', top.cpp:150 [1974]  (3.25 ns)

 <State 75>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln75_12', top.cpp:75) [2047]  (2.08 ns)
	'sub' operation ('sub_ln75_13', top.cpp:75) [2049]  (1.68 ns)
	'select' operation ('select_ln75_4', top.cpp:75) [2051]  (0.7 ns)

 <State 76>: 4.51ns
The critical path consists of the following:
	'sub' operation ('padding_size', top.cpp:75) [2053]  (2.08 ns)
	'icmp' operation ('icmp_ln81_28', top.cpp:81) [2054]  (2.43 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_21_addr_4', top.cpp:82) [2064]  (0 ns)
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf2', top.cpp:149 [2073]  (3.25 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf2', top.cpp:149 [2120]  (3.25 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf2', top.cpp:149 [2175]  (3.25 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf2', top.cpp:149 [2207]  (3.25 ns)

 <State 81>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf2', top.cpp:149 [2259]  (3.25 ns)

 <State 82>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf2', top.cpp:149 [2305]  (3.25 ns)

 <State 83>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln75_15', top.cpp:75) [2360]  (2.08 ns)
	'sub' operation ('sub_ln75_16', top.cpp:75) [2362]  (1.68 ns)
	'select' operation ('select_ln75_5', top.cpp:75) [2364]  (0.7 ns)

 <State 84>: 4.51ns
The critical path consists of the following:
	'sub' operation ('padding_size', top.cpp:75) [2366]  (2.08 ns)
	'icmp' operation ('icmp_ln81_35', top.cpp:81) [2367]  (2.43 ns)

 <State 85>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_69_addr', top.cpp:82) [2377]  (0 ns)
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf2', top.cpp:150 [2386]  (3.25 ns)

 <State 86>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf2', top.cpp:150 [2436]  (3.25 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf2', top.cpp:150 [2470]  (3.25 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf2', top.cpp:150 [2523]  (3.25 ns)

 <State 89>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf2', top.cpp:150 [2557]  (3.25 ns)

 <State 90>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf2', top.cpp:150 [2603]  (3.25 ns)

 <State 91>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln75_18', top.cpp:75) [2673]  (2.08 ns)
	'sub' operation ('sub_ln75_19', top.cpp:75) [2675]  (1.68 ns)
	'select' operation ('select_ln75_6', top.cpp:75) [2677]  (0.7 ns)

 <State 92>: 4.51ns
The critical path consists of the following:
	'sub' operation ('padding_size', top.cpp:75) [2679]  (2.08 ns)
	'icmp' operation ('icmp_ln81_42', top.cpp:81) [2680]  (2.43 ns)

 <State 93>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_29_addr_4', top.cpp:82) [2690]  (0 ns)
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf3', top.cpp:149 [2699]  (3.25 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf3', top.cpp:149 [2749]  (3.25 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf3', top.cpp:149 [2786]  (3.25 ns)

 <State 96>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf3', top.cpp:149 [2839]  (3.25 ns)

 <State 97>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf3', top.cpp:149 [2879]  (3.25 ns)

 <State 98>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf3', top.cpp:149 [2928]  (3.25 ns)

 <State 99>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln75_21', top.cpp:75) [2986]  (2.08 ns)
	'sub' operation ('sub_ln75_22', top.cpp:75) [2988]  (1.68 ns)
	'select' operation ('select_ln75_7', top.cpp:75) [2990]  (0.7 ns)

 <State 100>: 4.51ns
The critical path consists of the following:
	'sub' operation ('padding_size', top.cpp:75) [2992]  (2.08 ns)
	'icmp' operation ('icmp_ln81_49', top.cpp:81) [2993]  (2.43 ns)

 <State 101>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_74_addr', top.cpp:82) [3000]  (0 ns)
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf3', top.cpp:150 [3021]  (3.25 ns)

 <State 102>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf3', top.cpp:150 [3071]  (3.25 ns)

 <State 103>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf3', top.cpp:150 [3096]  (3.25 ns)

 <State 104>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf3', top.cpp:150 [3140]  (3.25 ns)

 <State 105>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf3', top.cpp:150 [3195]  (3.25 ns)

 <State 106>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf3', top.cpp:150 [3229]  (3.25 ns)

 <State 107>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln75_24', top.cpp:75) [3299]  (2.08 ns)
	'sub' operation ('sub_ln75_25', top.cpp:75) [3301]  (1.68 ns)
	'select' operation ('select_ln75_8', top.cpp:75) [3303]  (0.7 ns)

 <State 108>: 4.51ns
The critical path consists of the following:
	'sub' operation ('padding_size', top.cpp:75) [3305]  (2.08 ns)
	'icmp' operation ('icmp_ln81_56', top.cpp:81) [3306]  (2.43 ns)

 <State 109>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_36_addr_4', top.cpp:82) [3315]  (0 ns)
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf4', top.cpp:149 [3328]  (3.25 ns)

 <State 110>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf4', top.cpp:149 [3366]  (3.25 ns)

 <State 111>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf4', top.cpp:149 [3415]  (3.25 ns)

 <State 112>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf4', top.cpp:149 [3465]  (3.25 ns)

 <State 113>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf4', top.cpp:149 [3505]  (3.25 ns)

 <State 114>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf4', top.cpp:149 [3551]  (3.25 ns)

 <State 115>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln75_27', top.cpp:75) [3612]  (2.08 ns)
	'sub' operation ('sub_ln75_28', top.cpp:75) [3614]  (1.68 ns)
	'select' operation ('select_ln75_9', top.cpp:75) [3616]  (0.7 ns)

 <State 116>: 4.51ns
The critical path consists of the following:
	'sub' operation ('padding_size', top.cpp:75) [3618]  (2.08 ns)
	'icmp' operation ('icmp_ln81_63', top.cpp:81) [3619]  (2.43 ns)

 <State 117>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_86_addr', top.cpp:82) [3630]  (0 ns)
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf4', top.cpp:150 [3635]  (3.25 ns)

 <State 118>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf4', top.cpp:150 [3700]  (3.25 ns)

 <State 119>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf4', top.cpp:150 [3740]  (3.25 ns)

 <State 120>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf4', top.cpp:150 [3784]  (3.25 ns)

 <State 121>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf4', top.cpp:150 [3827]  (3.25 ns)

 <State 122>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf4', top.cpp:150 [3870]  (3.25 ns)

 <State 123>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln75_30', top.cpp:75) [3925]  (2.08 ns)
	'sub' operation ('sub_ln75_31', top.cpp:75) [3927]  (1.68 ns)
	'select' operation ('select_ln75_10', top.cpp:75) [3929]  (0.7 ns)

 <State 124>: 4.51ns
The critical path consists of the following:
	'sub' operation ('padding_size', top.cpp:75) [3931]  (2.08 ns)
	'icmp' operation ('icmp_ln81_70', top.cpp:81) [3932]  (2.43 ns)

 <State 125>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_43_addr_4', top.cpp:82) [3940]  (0 ns)
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf5', top.cpp:149 [3957]  (3.25 ns)

 <State 126>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf5', top.cpp:149 [4001]  (3.25 ns)

 <State 127>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf5', top.cpp:149 [4047]  (3.25 ns)

 <State 128>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf5', top.cpp:149 [4085]  (3.25 ns)

 <State 129>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf5', top.cpp:149 [4134]  (3.25 ns)

 <State 130>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'dst_buf5', top.cpp:149 [4180]  (3.25 ns)

 <State 131>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln75_33', top.cpp:75) [4238]  (2.08 ns)
	'sub' operation ('sub_ln75_34', top.cpp:75) [4240]  (1.68 ns)
	'select' operation ('select_ln75_11', top.cpp:75) [4242]  (0.7 ns)

 <State 132>: 4.51ns
The critical path consists of the following:
	'sub' operation ('padding_size', top.cpp:75) [4244]  (2.08 ns)
	'icmp' operation ('icmp_ln81_77', top.cpp:81) [4245]  (2.43 ns)

 <State 133>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_92_addr', top.cpp:82) [4254]  (0 ns)
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf5', top.cpp:150 [4267]  (3.25 ns)

 <State 134>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf5', top.cpp:150 [4308]  (3.25 ns)

 <State 135>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf5', top.cpp:150 [4363]  (3.25 ns)

 <State 136>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf5', top.cpp:150 [4401]  (3.25 ns)

 <State 137>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf5', top.cpp:150 [4444]  (3.25 ns)

 <State 138>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf5', top.cpp:150 [4487]  (3.25 ns)

 <State 139>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln82', top.cpp:82) of constant 0 on array 'val_buf5', top.cpp:150 [4530]  (3.25 ns)

 <State 140>: 2.43ns
The critical path consists of the following:
	'call' operation ('call_ln206', top.cpp:206) to 'mergeBuffer' [4547]  (2.43 ns)

 <State 141>: 0ns
The critical path consists of the following:

 <State 142>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
