==============================================================
File generated on Sun Apr 21 19:42:52 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Apr 21 19:43:02 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Gamelogic2/Gamelogic2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.609 ; gain = 17.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 102.609 ; gain = 17.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 110.047 ; gain = 25.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'RandNumGenerator' into 'Generatebool' (Gamelogic2/Gamelogic2.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'InitializeGame' into 'Gamelogic2' (Gamelogic2/Gamelogic2.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'DecrementTimer' into 'Gamelogic2' (Gamelogic2/Gamelogic2.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Generatebool' into 'Gamelogic2' (Gamelogic2/Gamelogic2.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'CheckUserInput' into 'Gamelogic2' (Gamelogic2/Gamelogic2.cpp:118) automatically.
INFO: [XFORM 203-602] Inlining function 'UserLost' into 'Gamelogic2' (Gamelogic2/Gamelogic2.cpp:120) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 114.758 ; gain = 29.875
INFO: [XFORM 203-602] Inlining function 'RandNumGenerator' into 'Generatebool' (Gamelogic2/Gamelogic2.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'InitializeGame' into 'Gamelogic2' (Gamelogic2/Gamelogic2.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'DecrementTimer' into 'Gamelogic2' (Gamelogic2/Gamelogic2.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Generatebool' into 'Gamelogic2' (Gamelogic2/Gamelogic2.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'CheckUserInput' into 'Gamelogic2' (Gamelogic2/Gamelogic2.cpp:118) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 140.141 ; gain = 55.258
WARNING: [XFORM 203-561] 'Loop-1' (Gamelogic2/Gamelogic2.cpp:100:2) in function 'Gamelogic2' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 141.188 ; gain = 56.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Gamelogic2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gamelogic2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.88087ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Gamelogic2' consists of the following:
	'mul' operation of DSP[89] ('tmp_i_i3', Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109) [88]  (3.36 ns)
	'add' operation of DSP[89] ('tmp_1_i_i4', Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109) [89]  (3.02 ns)
	'urem' operation ('last_num', Gamelogic2/Gamelogic2.cpp:52->Gamelogic2/Gamelogic2.cpp:57->Gamelogic2/Gamelogic2.cpp:109) [90]  (3.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.894 seconds; current allocated memory: 92.235 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 92.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gamelogic2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Gamelogic2/rst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gamelogic2/btn1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gamelogic2/btn2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gamelogic2/btn3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gamelogic2/lose' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'lose' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gamelogic2/time_remaining_out_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'time_remaining_out_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gamelogic2/time_remaining_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gamelogic2/verify1_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'verify1_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gamelogic2/verify2_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'verify2_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gamelogic2/verify3_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'verify3_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'Gamelogic2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'btn1_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn2_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'btn3_verify' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'decrement_value' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newRound' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'slow_down_clock' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'RandSeed' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'RandSeed' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'Gamelogic2_urem_32ns_25ns_25_36_seq_1' to 'Gamelogic2_urem_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Gamelogic2_urem_32ns_8ns_11_36_seq_1' to 'Gamelogic2_urem_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Gamelogic2_urem_11s_8ns_11_15_seq_1' to 'Gamelogic2_urem_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Gamelogic2_mac_muladd_5ns_11s_8ns_11_1_1' to 'Gamelogic2_mac_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Gamelogic2_mac_muladd_5ns_8s_8ns_11_1_1' to 'Gamelogic2_mac_mufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Gamelogic2_mac_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Gamelogic2_mac_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Gamelogic2_urem_1dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Gamelogic2_urem_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Gamelogic2_urem_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gamelogic2'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 94.088 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Gamelogic2_urem_3bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'Gamelogic2_urem_3cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'Gamelogic2_urem_1dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 144.688 ; gain = 59.805
INFO: [SYSC 207-301] Generating SystemC RTL for Gamelogic2.
INFO: [VHDL 208-304] Generating VHDL RTL for Gamelogic2.
INFO: [VLOG 209-307] Generating Verilog RTL for Gamelogic2.
INFO: [HLS 200-112] Total elapsed time: 15.47 seconds; peak allocated memory: 94.088 MB.
==============================================================
File generated on Sun Apr 21 19:43:26 -0400 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
