#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun  1 22:39:28 2023
# Process ID: 31872
# Current directory: D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/CPU.vds
# Journal file: D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 358.145 ; gain = 102.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-638] synthesizing module 'freq_div' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/freqdiv.v:3]
	Parameter DIVISOR bound to: 28'b0001010111101111001111000000 
INFO: [Synth 8-256] done synthesizing module 'freq_div' (1#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/freqdiv.v:3]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (2#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/realtime/cpuclk_stub.v:5]
WARNING: [Synth 8-350] instance 'cpuclock' of module 'cpuclk' requires 4 connections, but only 2 given [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/CPU.v:62]
INFO: [Synth 8-638] synthesizing module 'Ifetc32' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/Ifetc32.v:4]
INFO: [Synth 8-638] synthesizing module 'prgrom' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (3#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Ifetc32' (4#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/Ifetc32.v:4]
INFO: [Synth 8-638] synthesizing module 'decode32' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/decode32.v:23]
INFO: [Synth 8-256] done synthesizing module 'decode32' (5#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/decode32.v:23]
INFO: [Synth 8-638] synthesizing module 'control32' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/control32.v:26]
INFO: [Synth 8-256] done synthesizing module 'control32' (6#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/control32.v:26]
INFO: [Synth 8-638] synthesizing module 'executs32' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/executs32.v:101]
INFO: [Synth 8-226] default block is never used [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/executs32.v:141]
INFO: [Synth 8-256] done synthesizing module 'executs32' (7#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/executs32.v:101]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/dmemory32.v:4]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (8#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (9#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/dmemory32.v:4]
INFO: [Synth 8-638] synthesizing module 'top_segment' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/top_mileage.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/clock_divider_mileage.v:1]
	Parameter div_value bound to: 2300 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (10#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/clock_divider_mileage.v:1]
INFO: [Synth 8-638] synthesizing module 'seven_seg_controller' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/seven_seg_controller.v:3]
INFO: [Synth 8-638] synthesizing module 'refreshcounter' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/refreshcounter.v:3]
INFO: [Synth 8-256] done synthesizing module 'refreshcounter' (11#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/refreshcounter.v:3]
INFO: [Synth 8-638] synthesizing module 'anode_ctrl' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/anode_ctrl.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/anode_ctrl.v:9]
INFO: [Synth 8-256] done synthesizing module 'anode_ctrl' (12#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/anode_ctrl.v:3]
INFO: [Synth 8-638] synthesizing module 'BCD_ctrl' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_ctrl.v:3]
WARNING: [Synth 8-567] referenced signal 'Ones' should be on the sensitivity list [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_ctrl.v:16]
WARNING: [Synth 8-567] referenced signal 'Tens' should be on the sensitivity list [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_ctrl.v:16]
WARNING: [Synth 8-567] referenced signal 'Hundreds' should be on the sensitivity list [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_ctrl.v:16]
WARNING: [Synth 8-567] referenced signal 'Thousands' should be on the sensitivity list [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_ctrl.v:16]
WARNING: [Synth 8-567] referenced signal 'TenThousands' should be on the sensitivity list [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_ctrl.v:16]
WARNING: [Synth 8-567] referenced signal 'HundredThousands' should be on the sensitivity list [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_ctrl.v:16]
WARNING: [Synth 8-567] referenced signal 'Millions' should be on the sensitivity list [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_ctrl.v:16]
WARNING: [Synth 8-567] referenced signal 'TenMillions' should be on the sensitivity list [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_ctrl.v:16]
INFO: [Synth 8-256] done synthesizing module 'BCD_ctrl' (13#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_ctrl.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'clk_div' does not match port width (3) of module 'BCD_ctrl' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/seven_seg_controller.v:32]
INFO: [Synth 8-638] synthesizing module 'BCD_to_Cathodes' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_to_Cathodes.v:3]
INFO: [Synth 8-226] default block is never used [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_to_Cathodes.v:9]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_Cathodes' (14#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/BCD_to_Cathodes.v:3]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_controller' (15#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/seven_seg_controller.v:3]
INFO: [Synth 8-256] done synthesizing module 'top_segment' (16#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/top_mileage.v:3]
INFO: [Synth 8-256] done synthesizing module 'CPU' (17#1) [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/CPU.v:3]
WARNING: [Synth 8-3331] design top_segment has unconnected port rst
WARNING: [Synth 8-3331] design top_segment has unconnected port num[27]
WARNING: [Synth 8-3331] design executs32 has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design executs32 has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 410.434 ; gain = 154.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 410.434 ; gain = 154.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/dcp3/RAM_in_context.xdc] for cell 'dmem/ram'
Finished Parsing XDC File [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/dcp3/RAM_in_context.xdc] for cell 'dmem/ram'
Parsing XDC File [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/dcp4/cpuclk_in_context.xdc] for cell 'cpuclock'
Finished Parsing XDC File [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/dcp4/cpuclk_in_context.xdc] for cell 'cpuclock'
Parsing XDC File [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/dcp5/prgrom_in_context.xdc] for cell 'ifetch/instmem'
Finished Parsing XDC File [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/dcp5/prgrom_in_context.xdc] for cell 'ifetch/instmem'
Parsing XDC File [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 752.844 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 752.844 ; gain = 496.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 752.844 ; gain = 496.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/dcp4/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/.Xil/Vivado-31872-Fitria_Zu/dcp4/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for cpuclock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmem/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ifetch/instmem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 752.844 ; gain = 496.910
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/freqdiv.v:11]
INFO: [Synth 8-5546] ROM "Regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_format" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "I_format" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/executs32.v:141]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt_val" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divided_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element refreshcounter_reg was removed.  [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/refreshcounter.v:8]
WARNING: [Synth 8-327] inferring latch for variable 'writesyscall_reg' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/Ifetc32.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'WriteReg_reg' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/decode32.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'anode_reg' [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/anode_ctrl.v:11]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 752.844 ; gain = 496.910
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mileage_record/seven_seg/BCD_cathodes' (BCD_to_Cathodes) to 'mileage_record/seven_seg/BCD_cathodes2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 46    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module freq_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Ifetc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
Module decode32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
Module control32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module executs32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module refreshcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module anode_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mileage_record/clkdiv_generator/cnt_val" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mileage_record/clkdiv_generator/divided_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element freqdiv/counter_reg was removed.  [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/new/freqdiv.v:11]
WARNING: [Synth 8-6014] Unused sequential element mileage_record/seven_seg/Refreshcounter_wrapper/refreshcounter_reg was removed.  [D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.srcs/sources_1/sevenseg/refreshcounter.v:8]
WARNING: [Synth 8-3331] design executs32 has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design executs32 has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
WARNING: [Synth 8-3332] Sequential element (t7res_reg[27]) is unused and will be removed from module decode32.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 752.844 ; gain = 496.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuclock/clk_out1' to pin 'cpuclock/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 795.652 ; gain = 539.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 819.281 ; gain = 563.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 870.566 ; gain = 614.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module cpuclock has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 870.566 ; gain = 614.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 870.566 ; gain = 614.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 870.566 ; gain = 614.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 870.566 ; gain = 614.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 870.566 ; gain = 614.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 870.566 ; gain = 614.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |RAM           |         1|
|3     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM    |     1|
|2     |cpuclk |     1|
|3     |prgrom |     1|
|4     |BUFG   |     1|
|5     |CARRY4 |    39|
|6     |LUT1   |     4|
|7     |LUT2   |    69|
|8     |LUT3   |   232|
|9     |LUT4   |   155|
|10    |LUT5   |   243|
|11    |LUT6   |  1154|
|12    |MUXF7  |   264|
|13    |MUXF8  |     2|
|14    |FDRE   |  1186|
|15    |LD     |    14|
|16    |IBUF   |    10|
|17    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+---------------------+------+
|      |Instance                     |Module               |Cells |
+------+-----------------------------+---------------------+------+
|1     |top                          |                     |  3466|
|2     |  decoder                    |decode32             |  2148|
|3     |  dmem                       |dmemory32            |    32|
|4     |  freqdiv                    |freq_div             |    52|
|5     |  ifetch                     |Ifetc32              |  1117|
|6     |  mileage_record             |top_segment          |    77|
|7     |    clkdiv_generator         |clock_divider        |    52|
|8     |    seven_seg                |seven_seg_controller |    25|
|9     |      Refreshcounter_wrapper |refreshcounter       |    17|
|10    |      anodeCtr               |anode_ctrl           |     8|
+------+-----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 870.566 ; gain = 614.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 870.566 ; gain = 272.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 870.566 ; gain = 614.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 26 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 870.566 ; gain = 626.160
INFO: [Common 17-1381] The checkpoint 'D:/COMPORG_PROJECT_backup/COMPORG_PROJECT.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 870.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 22:40:24 2023...
