designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
addfile E:/fpgaproject/stepmxo2/swust/19.stepmotor1/impl1/source/divide.v
# Adding file E:\fpgaproject\stepmxo2\swust\19.stepmotor1\impl1\source\divide.v ... Done
addfile E:/fpgaproject/stepmxo2/swust/19.stepmotor1/stepmotor1.v
# Adding file E:\fpgaproject\stepmxo2\swust\19.stepmotor1\stepmotor1.v ... Done
addfile E:/fpgaproject/stepmxo2/swust/19.stepmotor1/stepmotor1_tb.v
# Adding file E:\fpgaproject\stepmxo2\swust\19.stepmotor1\stepmotor1_tb.v ... Done
vlib E:/fpgaproject/stepmxo2/swust/19.stepmotor1/sim/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vlog -dbg -work work E:/fpgaproject/stepmxo2/swust/19.stepmotor1/impl1/source/divide.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Unit top modules: divide.
# $root top modules: divide.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
vlog -dbg -work work E:/fpgaproject/stepmxo2/swust/19.stepmotor1/stepmotor1.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module divide found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (E:/fpgaproject/stepmxo2/swust/19.stepmotor1/stepmotor1.v, ln 61).
# Parameters in case labels, will not check for overlapping labels (E:/fpgaproject/stepmxo2/swust/19.stepmotor1/stepmotor1.v, ln 92).
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: stepmotor1.
# $root top modules: stepmotor1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work E:/fpgaproject/stepmxo2/swust/19.stepmotor1/stepmotor1_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module stepmotor1 found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: stepmotor1_tb.
# $root top modules: stepmotor1_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
module stepmotor1_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'stepmotor1' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'divide' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r stepmotor1_tb -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'stepmotor1' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'divide' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 100ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.2 [s]
# SLP: Finished : 1.3 [s]
# SLP: 0 primitives and 14 (100.00%) other processes in SLP
# SLP: 21 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.4 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5545 kB (elbread=1280 elab2=4120 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location E:\fpgaproject\stepmxo2\swust\19.stepmotor1\sim\src\wave.asdb
#  14:12, 2018Äê8ÔÂ7ÈÕ
#  Simulation has been initialized
add wave *
# 3 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'E:/fpgaproject/stepmxo2/swust/19.stepmotor1/sim/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
