/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/InstructionInfo.cpp:
    1|       |#include "DLX/InstructionInfo.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    void InstructionInfo::Execute(Processor& processor, const InstructionArg& arg1,
    6|       |                                  const InstructionArg& arg2,
    7|       |                                  const InstructionArg& arg3) const noexcept
    8|  60.1k|    {
    9|  60.1k|        PHI_ASSERT(m_Executor, "No execution function defined");
   10|       |
   11|  60.1k|        m_Executor(processor, arg1, arg2, arg3);
   12|  60.1k|    }
   13|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/InstructionLibrary.cpp:
    1|       |#include "DLX/InstructionLibrary.hpp"
    2|       |
    3|       |#include "DLX/InstructionArg.hpp"
    4|       |#include "DLX/InstructionImplementation.hpp"
    5|       |#include "DLX/InstructionInfo.hpp"
    6|       |#include <magic_enum.hpp>
    7|       |
    8|       |namespace dlx
    9|       |{
   10|       |    InstructionLibrary::InstructionLibrary() noexcept
   11|       |        : m_Instructions()
   12|    978|    {
   13|    978|        PHI_ASSERT(Initialize());
   14|    978|    }
   15|       |
   16|       |    phi::Boolean InstructionLibrary::Initialize() noexcept
   17|    978|    {
   18|       |        /* Arithmetic */
   19|       |
   20|       |        // Addition
   21|    978|        InitInstruction(OpCode::ADD, ArgumentType::IntRegister, ArgumentType::IntRegister,
   22|    978|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::ADD);
   23|    978|        InitInstruction(OpCode::ADDI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   24|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::ADDI);
   25|    978|        InitInstruction(OpCode::ADDU, ArgumentType::IntRegister, ArgumentType::IntRegister,
   26|    978|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::ADDU);
   27|    978|        InitInstruction(OpCode::ADDUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   28|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::ADDUI);
   29|    978|        InitInstruction(OpCode::ADDF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   30|    978|                        ArgumentType::FloatRegister, RegisterAccessType::Float, impl::ADDF);
   31|    978|        InitInstruction(OpCode::ADDD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   32|    978|                        ArgumentType::FloatRegister, RegisterAccessType::Double, impl::ADDD);
   33|       |
   34|       |        // Subtraction
   35|    978|        InitInstruction(OpCode::SUB, ArgumentType::IntRegister, ArgumentType::IntRegister,
   36|    978|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SUB);
   37|    978|        InitInstruction(OpCode::SUBI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   38|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SUBI);
   39|    978|        InitInstruction(OpCode::SUBU, ArgumentType::IntRegister, ArgumentType::IntRegister,
   40|    978|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SUBU);
   41|    978|        InitInstruction(OpCode::SUBUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   42|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SUBUI);
   43|    978|        InitInstruction(OpCode::SUBF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   44|    978|                        ArgumentType::FloatRegister, RegisterAccessType::Float, impl::SUBF);
   45|    978|        InitInstruction(OpCode::SUBD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   46|    978|                        ArgumentType::FloatRegister, RegisterAccessType::Double, impl::SUBD);
   47|       |
   48|       |        // Multiplikation
   49|    978|        InitInstruction(OpCode::MULT, ArgumentType::IntRegister, ArgumentType::IntRegister,
   50|    978|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::MULT);
   51|    978|        InitInstruction(OpCode::MULTI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   52|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::MULTI);
   53|    978|        InitInstruction(OpCode::MULTU, ArgumentType::IntRegister, ArgumentType::IntRegister,
   54|    978|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::MULTU);
   55|    978|        InitInstruction(OpCode::MULTUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   56|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::MULTUI);
   57|    978|        InitInstruction(OpCode::MULTF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   58|    978|                        ArgumentType::FloatRegister, RegisterAccessType::Float, impl::MULTF);
   59|    978|        InitInstruction(OpCode::MULTD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   60|    978|                        ArgumentType::FloatRegister, RegisterAccessType::Double, impl::MULTD);
   61|       |
   62|       |        // Division
   63|    978|        InitInstruction(OpCode::DIV, ArgumentType::IntRegister, ArgumentType::IntRegister,
   64|    978|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::DIV);
   65|    978|        InitInstruction(OpCode::DIVI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   66|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::DIVI);
   67|    978|        InitInstruction(OpCode::DIVU, ArgumentType::IntRegister, ArgumentType::IntRegister,
   68|    978|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::DIVU);
   69|    978|        InitInstruction(OpCode::DIVUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   70|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::DIVUI);
   71|    978|        InitInstruction(OpCode::DIVF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   72|    978|                        ArgumentType::FloatRegister, RegisterAccessType::Float, impl::DIVF);
   73|    978|        InitInstruction(OpCode::DIVD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   74|    978|                        ArgumentType::FloatRegister, RegisterAccessType::Double, impl::DIVD);
   75|       |
   76|       |        // Shift left logical
   77|    978|        InitInstruction(OpCode::SLL, ArgumentType::IntRegister, ArgumentType::IntRegister,
   78|    978|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SLL);
   79|    978|        InitInstruction(OpCode::SLLI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   80|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SLLI);
   81|       |
   82|       |        // Shift right logical
   83|    978|        InitInstruction(OpCode::SRL, ArgumentType::IntRegister, ArgumentType::IntRegister,
   84|    978|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SRL);
   85|    978|        InitInstruction(OpCode::SRLI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   86|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SRLI);
   87|       |
   88|       |        // Shift left arithmetic
   89|    978|        InitInstruction(OpCode::SLA, ArgumentType::IntRegister, ArgumentType::IntRegister,
   90|    978|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SLA);
   91|    978|        InitInstruction(OpCode::SLAI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   92|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SLAI);
   93|       |
   94|       |        // Shift right arithmetic
   95|    978|        InitInstruction(OpCode::SRA, ArgumentType::IntRegister, ArgumentType::IntRegister,
   96|    978|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SRA);
   97|    978|        InitInstruction(OpCode::SRAI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   98|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SRAI);
   99|       |
  100|       |        /* Logical */
  101|       |
  102|       |        // And
  103|    978|        InitInstruction(OpCode::AND, ArgumentType::IntRegister, ArgumentType::IntRegister,
  104|    978|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::AND);
  105|    978|        InitInstruction(OpCode::ANDI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  106|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::ANDI);
  107|       |
  108|       |        // Or
  109|    978|        InitInstruction(OpCode::OR, ArgumentType::IntRegister, ArgumentType::IntRegister,
  110|    978|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::OR);
  111|    978|        InitInstruction(OpCode::ORI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  112|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::ORI);
  113|       |
  114|       |        // Xor
  115|    978|        InitInstruction(OpCode::XOR, ArgumentType::IntRegister, ArgumentType::IntRegister,
  116|    978|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::XOR);
  117|    978|        InitInstruction(OpCode::XORI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  118|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::XORI);
  119|       |
  120|       |        /* Conditionals */
  121|       |
  122|       |        // Set less than
  123|    978|        InitInstruction(OpCode::SLT, ArgumentType::IntRegister, ArgumentType::IntRegister,
  124|    978|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SLT);
  125|    978|        InitInstruction(OpCode::SLTI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  126|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SLTI);
  127|    978|        InitInstruction(OpCode::SLTU, ArgumentType::IntRegister, ArgumentType::IntRegister,
  128|    978|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SLTU);
  129|    978|        InitInstruction(OpCode::SLTUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  130|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SLTUI);
  131|    978|        InitInstruction(OpCode::LTF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  132|    978|                        ArgumentType::None, RegisterAccessType::Float, impl::LTF);
  133|    978|        InitInstruction(OpCode::LTD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  134|    978|                        ArgumentType::None, RegisterAccessType::Double, impl::LTD);
  135|       |
  136|       |        // Set greater than
  137|    978|        InitInstruction(OpCode::SGT, ArgumentType::IntRegister, ArgumentType::IntRegister,
  138|    978|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SGT);
  139|    978|        InitInstruction(OpCode::SGTI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  140|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SGTI);
  141|    978|        InitInstruction(OpCode::SGTU, ArgumentType::IntRegister, ArgumentType::IntRegister,
  142|    978|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SGTU);
  143|    978|        InitInstruction(OpCode::SGTUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  144|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SGTUI);
  145|    978|        InitInstruction(OpCode::GTF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  146|    978|                        ArgumentType::None, RegisterAccessType::Float, impl::GTF);
  147|    978|        InitInstruction(OpCode::GTD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  148|    978|                        ArgumentType::None, RegisterAccessType::Double, impl::GTD);
  149|       |
  150|       |        // Set less than or equal
  151|    978|        InitInstruction(OpCode::SLE, ArgumentType::IntRegister, ArgumentType::IntRegister,
  152|    978|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SLE);
  153|    978|        InitInstruction(OpCode::SLEI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  154|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SLEI);
  155|    978|        InitInstruction(OpCode::SLEU, ArgumentType::IntRegister, ArgumentType::IntRegister,
  156|    978|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SLEU);
  157|    978|        InitInstruction(OpCode::SLEUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  158|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SLEUI);
  159|    978|        InitInstruction(OpCode::LEF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  160|    978|                        ArgumentType::None, RegisterAccessType::Float, impl::LEF);
  161|    978|        InitInstruction(OpCode::LED, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  162|    978|                        ArgumentType::None, RegisterAccessType::Double, impl::LED);
  163|       |
  164|       |        // Set greater than or equal
  165|    978|        InitInstruction(OpCode::SGE, ArgumentType::IntRegister, ArgumentType::IntRegister,
  166|    978|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SGE);
  167|    978|        InitInstruction(OpCode::SGEI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  168|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SGEI);
  169|    978|        InitInstruction(OpCode::SGEU, ArgumentType::IntRegister, ArgumentType::IntRegister,
  170|    978|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SGEU);
  171|    978|        InitInstruction(OpCode::SGEUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  172|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SGEUI);
  173|    978|        InitInstruction(OpCode::GEF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  174|    978|                        ArgumentType::None, RegisterAccessType::Float, impl::GEF);
  175|    978|        InitInstruction(OpCode::GED, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  176|    978|                        ArgumentType::None, RegisterAccessType::Double, impl::GED);
  177|       |
  178|       |        // Set equal
  179|    978|        InitInstruction(OpCode::SEQ, ArgumentType::IntRegister, ArgumentType::IntRegister,
  180|    978|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SEQ);
  181|    978|        InitInstruction(OpCode::SEQI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  182|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SEQI);
  183|    978|        InitInstruction(OpCode::SEQU, ArgumentType::IntRegister, ArgumentType::IntRegister,
  184|    978|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SEQU);
  185|    978|        InitInstruction(OpCode::SEQUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  186|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SEQUI);
  187|    978|        InitInstruction(OpCode::EQF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  188|    978|                        ArgumentType::None, RegisterAccessType::Float, impl::EQF);
  189|    978|        InitInstruction(OpCode::EQD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  190|    978|                        ArgumentType::None, RegisterAccessType::Double, impl::EQD);
  191|       |
  192|       |        // Set not equal
  193|    978|        InitInstruction(OpCode::SNE, ArgumentType::IntRegister, ArgumentType::IntRegister,
  194|    978|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SNE);
  195|    978|        InitInstruction(OpCode::SNEI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  196|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SNEI);
  197|    978|        InitInstruction(OpCode::SNEU, ArgumentType::IntRegister, ArgumentType::IntRegister,
  198|    978|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SNEU);
  199|    978|        InitInstruction(OpCode::SNEUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  200|    978|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SNEUI);
  201|    978|        InitInstruction(OpCode::NEF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  202|    978|                        ArgumentType::None, RegisterAccessType::Float, impl::NEF);
  203|    978|        InitInstruction(OpCode::NED, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  204|    978|                        ArgumentType::None, RegisterAccessType::Double, impl::NED);
  205|       |
  206|       |        /* Conditional branching */
  207|       |
  208|       |        // Branch equal zero
  209|    978|        InitInstruction(OpCode::BEQZ, ArgumentType::IntRegister, ArgumentType::Label,
  210|    978|                        ArgumentType::None, RegisterAccessType::Ignored, impl::BEQZ);
  211|       |
  212|       |        // Branch not equal zero
  213|    978|        InitInstruction(OpCode::BNEZ, ArgumentType::IntRegister, ArgumentType::Label,
  214|    978|                        ArgumentType::None, RegisterAccessType::Ignored, impl::BNEZ);
  215|       |
  216|       |        // Branch floating point true
  217|    978|        InitInstruction(OpCode::BFPT, ArgumentType::Label, ArgumentType::None, ArgumentType::None,
  218|    978|                        RegisterAccessType::Ignored, impl::BFPT);
  219|       |
  220|       |        // Branch floating point false
  221|    978|        InitInstruction(OpCode::BFPF, ArgumentType::Label, ArgumentType::None, ArgumentType::None,
  222|    978|                        RegisterAccessType::Ignored, impl::BFPF);
  223|       |
  224|       |        /* Unconditional branching */
  225|       |
  226|       |        // Jump
  227|    978|        InitInstruction(OpCode::J, ArgumentType::Label, ArgumentType::None, ArgumentType::None,
  228|    978|                        RegisterAccessType::None, impl::J);
  229|       |
  230|       |        // Jump to register
  231|    978|        InitInstruction(OpCode::JR, ArgumentType::IntRegister, ArgumentType::None,
  232|    978|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::JR);
  233|       |
  234|       |        // Jump and link
  235|    978|        InitInstruction(OpCode::JAL, ArgumentType::Label, ArgumentType::None, ArgumentType::None,
  236|    978|                        RegisterAccessType::Unsigned, impl::JAL);
  237|       |
  238|       |        // Jump and link to register
  239|    978|        InitInstruction(OpCode::JALR, ArgumentType::IntRegister, ArgumentType::None,
  240|    978|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::JALR);
  241|       |
  242|       |        /* Loading data */
  243|       |
  244|       |        // Load high immediate
  245|    978|        InitInstruction(OpCode::LHI, ArgumentType::IntRegister, ArgumentType::ImmediateInteger,
  246|    978|                        ArgumentType::None, RegisterAccessType::Signed, impl::LHI);
  247|       |
  248|       |        // Load byte
  249|    978|        InitInstruction(OpCode::LB, ArgumentType::IntRegister,
  250|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  251|    978|                        ArgumentType::None, RegisterAccessType::Signed, impl::LB);
  252|       |
  253|       |        // Load byte unsigned
  254|    978|        InitInstruction(OpCode::LBU, ArgumentType::IntRegister,
  255|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  256|    978|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::LBU);
  257|       |
  258|       |        // Load half word
  259|    978|        InitInstruction(OpCode::LH, ArgumentType::IntRegister,
  260|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  261|    978|                        ArgumentType::None, RegisterAccessType::Signed, impl::LH);
  262|       |
  263|       |        // Load half word unsigned
  264|    978|        InitInstruction(OpCode::LHU, ArgumentType::IntRegister,
  265|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  266|    978|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::LHU);
  267|       |
  268|       |        // Load word
  269|    978|        InitInstruction(OpCode::LW, ArgumentType::IntRegister,
  270|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  271|    978|                        ArgumentType::None, RegisterAccessType::Signed, impl::LW);
  272|       |
  273|       |        // Load word unsigned
  274|    978|        InitInstruction(OpCode::LWU, ArgumentType::IntRegister,
  275|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  276|    978|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::LWU);
  277|       |
  278|       |        // Load float
  279|    978|        InitInstruction(OpCode::LF, ArgumentType::FloatRegister,
  280|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  281|    978|                        ArgumentType::None, RegisterAccessType::Float, impl::LF);
  282|       |
  283|       |        // Load double
  284|    978|        InitInstruction(OpCode::LD, ArgumentType::FloatRegister,
  285|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  286|    978|                        ArgumentType::None, RegisterAccessType::Double, impl::LD);
  287|       |
  288|       |        /* Storing data */
  289|       |
  290|       |        // Store byte
  291|    978|        InitInstruction(OpCode::SB,
  292|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  293|    978|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Signed,
  294|    978|                        impl::SB);
  295|       |
  296|       |        // Store byte unsigned
  297|    978|        InitInstruction(OpCode::SBU,
  298|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  299|    978|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Unsigned,
  300|    978|                        impl::SBU);
  301|       |
  302|       |        // Store half word
  303|    978|        InitInstruction(OpCode::SH,
  304|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  305|    978|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Signed,
  306|    978|                        impl::SH);
  307|       |
  308|       |        // Store half word unsigned
  309|    978|        InitInstruction(OpCode::SHU,
  310|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  311|    978|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Unsigned,
  312|    978|                        impl::SHU);
  313|       |
  314|       |        // Store word
  315|    978|        InitInstruction(OpCode::SW,
  316|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  317|    978|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Signed,
  318|    978|                        impl::SW);
  319|       |
  320|       |        // Store word unsigned
  321|    978|        InitInstruction(OpCode::SWU,
  322|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  323|    978|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Unsigned,
  324|    978|                        impl::SWU);
  325|       |
  326|       |        // Store float
  327|    978|        InitInstruction(OpCode::SF,
  328|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  329|    978|                        ArgumentType::FloatRegister, ArgumentType::None, RegisterAccessType::Float,
  330|    978|                        impl::SF);
  331|       |
  332|       |        // Store double
  333|    978|        InitInstruction(OpCode::SD,
  334|    978|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  335|    978|                        ArgumentType::FloatRegister, ArgumentType::None, RegisterAccessType::Double,
  336|    978|                        impl::SD);
  337|       |
  338|       |        /* Moving data */
  339|       |
  340|       |        // Move float
  341|    978|        InitInstruction(OpCode::MOVF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  342|    978|                        ArgumentType::None, RegisterAccessType::Float, impl::MOVF);
  343|       |
  344|       |        // Move double
  345|    978|        InitInstruction(OpCode::MOVD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  346|    978|                        ArgumentType::None, RegisterAccessType::Double, impl::MOVD);
  347|       |
  348|       |        // Move float to int
  349|    978|        InitInstruction(OpCode::MOVFP2I, ArgumentType::IntRegister, ArgumentType::FloatRegister,
  350|    978|                        ArgumentType::None, RegisterAccessType::Float, impl::MOVFP2I);
  351|       |
  352|       |        // Move int to float
  353|    978|        InitInstruction(OpCode::MOVI2FP, ArgumentType::FloatRegister, ArgumentType::IntRegister,
  354|    978|                        ArgumentType::None, RegisterAccessType::Float, impl::MOVI2FP);
  355|       |
  356|       |        /* Converting data */
  357|       |
  358|       |        // Convert float to double
  359|    978|        InitInstruction(OpCode::CVTF2D, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  360|    978|                        ArgumentType::None, RegisterAccessType::MixedFloatDouble, impl::CVTF2D);
  361|       |
  362|       |        // Convert float to int
  363|    978|        InitInstruction(OpCode::CVTF2I, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  364|    978|                        ArgumentType::None, RegisterAccessType::Float, impl::CVTF2I);
  365|       |
  366|       |        // Convert double to float
  367|    978|        InitInstruction(OpCode::CVTD2F, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  368|    978|                        ArgumentType::None, RegisterAccessType::MixedFloatDouble, impl::CVTD2F);
  369|       |
  370|       |        // Convert double to int
  371|    978|        InitInstruction(OpCode::CVTD2I, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  372|    978|                        ArgumentType::None, RegisterAccessType::MixedFloatDouble, impl::CVTD2I);
  373|       |
  374|       |        // Convert int to float
  375|    978|        InitInstruction(OpCode::CVTI2F, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  376|    978|                        ArgumentType::None, RegisterAccessType::Float, impl::CVTI2F);
  377|       |
  378|       |        // Convert int to double
  379|    978|        InitInstruction(OpCode::CVTI2D, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  380|    978|                        ArgumentType::None, RegisterAccessType::MixedFloatDouble, impl::CVTI2D);
  381|       |
  382|       |        /* Special */
  383|       |
  384|       |        // Trap
  385|    978|        InitInstruction(OpCode::TRAP, ArgumentType::ImmediateInteger, ArgumentType::None,
  386|    978|                        ArgumentType::None, RegisterAccessType::None, impl::TRAP);
  387|       |
  388|       |        // Halt
  389|    978|        InitInstruction(OpCode::HALT, ArgumentType::None, ArgumentType::None, ArgumentType::None,
  390|    978|                        RegisterAccessType::None, impl::HALT);
  391|       |
  392|       |        // No operation
  393|    978|        InitInstruction(OpCode::NOP, ArgumentType::None, ArgumentType::None, ArgumentType::None,
  394|    978|                        RegisterAccessType::None, impl::NOP);
  395|       |
  396|    978|        return true;
  397|    978|    }
  398|       |
  399|       |    const InstructionInfo& InstructionLibrary::LookUp(OpCode instruction) const noexcept
  400|   111k|    {
  401|   111k|        return m_Instructions.at(static_cast<std::size_t>(instruction));
  402|   111k|    }
  403|       |
  404|       |    void InstructionLibrary::InitInstruction(OpCode opcode, ArgumentType arg1, ArgumentType arg2,
  405|       |                                             ArgumentType        arg3,
  406|       |                                             RegisterAccessType  register_access_type,
  407|       |                                             InstructionExecutor executor) noexcept
  408|   109k|    {
  409|   109k|        PHI_ASSERT(LookUp(opcode).GetExecutor() == nullptr, "Already registered instruction {}",
  410|   109k|                   magic_enum::enum_name(opcode));
  411|       |
  412|   109k|        m_Instructions.at(static_cast<std::size_t>(opcode)) =
  413|   109k|                InstructionInfo(opcode, arg1, arg2, arg3, register_access_type, executor);
  414|   109k|    }
  415|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/MemoryBlock.cpp:
    1|       |#include "DLX/MemoryBlock.hpp"
    2|       |#include "Phi/Core/Boolean.hpp"
    3|       |#include "Phi/Core/Log.hpp"
    4|       |#include <cstdint>
    5|       |
    6|       |namespace dlx
    7|       |{
    8|       |    MemoryBlock::MemoryBlock(phi::usize start_address, phi::usize starting_size) noexcept
    9|       |        : m_StartingAddress(start_address)
   10|    978|    {
   11|    978|        m_Values.resize(starting_size.get());
   12|    978|    }
   13|       |
   14|       |    std::optional<phi::i8> MemoryBlock::LoadByte(phi::usize address) const noexcept
   15|      1|    {
   16|      1|        if (!IsAddressValid(address, 1u))
   17|      0|        {
   18|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   19|      0|            return {};
   20|      0|        }
   21|       |
   22|      1|        std::size_t index = (address - m_StartingAddress).get();
   23|      1|        return m_Values[index].signed_value;
   24|      1|    }
   25|       |
   26|       |    std::optional<phi::u8> MemoryBlock::LoadUnsignedByte(phi::usize address) const noexcept
   27|      2|    {
   28|      2|        if (!IsAddressValid(address, 1u))
   29|      0|        {
   30|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   31|      0|            return {};
   32|      0|        }
   33|       |
   34|      2|        std::size_t index = (address - m_StartingAddress).get();
   35|      2|        return m_Values[index].unsigned_value;
   36|      2|    }
   37|       |
   38|       |    std::optional<phi::i16> MemoryBlock::LoadHalfWord(phi::usize address) const noexcept
   39|      2|    {
   40|      2|        if (!IsAddressValid(address, 2u))
   41|      0|        {
   42|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   43|      0|            return {};
   44|      0|        }
   45|       |
   46|      2|        std::size_t index = (address - m_StartingAddress).get();
   47|      2|        return *reinterpret_cast<const std::int16_t*>(&m_Values[index].signed_value);
   48|      2|    }
   49|       |
   50|       |    std::optional<phi::u16> MemoryBlock::LoadUnsignedHalfWord(phi::usize address) const noexcept
   51|      2|    {
   52|      2|        if (!IsAddressValid(address, 2u))
   53|      0|        {
   54|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   55|      0|            return {};
   56|      0|        }
   57|       |
   58|      2|        std::size_t index = (address - m_StartingAddress).get();
   59|      2|        return *reinterpret_cast<const std::uint16_t*>(&m_Values[index].unsigned_value);
   60|      2|    }
   61|       |
   62|       |    std::optional<phi::i32> MemoryBlock::LoadWord(phi::usize address) const noexcept
   63|      5|    {
   64|      5|        if (!IsAddressValid(address, 4u))
   65|      1|        {
   66|      1|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   67|      1|            return {};
   68|      1|        }
   69|       |
   70|      4|        std::size_t index = (address - m_StartingAddress).get();
   71|      4|        return *reinterpret_cast<const std::int32_t*>(&m_Values[index].signed_value);
   72|      4|    }
   73|       |
   74|       |    std::optional<phi::u32> MemoryBlock::LoadUnsignedWord(phi::usize address) const noexcept
   75|      3|    {
   76|      3|        if (!IsAddressValid(address, 4u))
   77|      0|        {
   78|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   79|      0|            return {};
   80|      0|        }
   81|       |
   82|      3|        std::size_t index = (address - m_StartingAddress).get();
   83|      3|        return *reinterpret_cast<const std::uint32_t*>(&m_Values[index].unsigned_value);
   84|      3|    }
   85|       |
   86|       |    std::optional<phi::f32> MemoryBlock::LoadFloat(phi::usize address) const noexcept
   87|      0|    {
   88|      0|        if (!IsAddressValid(address, 4u))
   89|      0|        {
   90|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   91|      0|            return {};
   92|      0|        }
   93|       |
   94|      0|        std::size_t index = (address - m_StartingAddress).get();
   95|      0|        return *reinterpret_cast<const float*>(&m_Values[index].signed_value);
   96|      0|    }
   97|       |
   98|       |    std::optional<phi::f64> MemoryBlock::LoadDouble(phi::usize address) const noexcept
   99|      0|    {
  100|      0|        if (!IsAddressValid(address, 8u))
  101|      0|        {
  102|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  103|      0|            return {};
  104|      0|        }
  105|       |
  106|      0|        std::size_t index = (address - m_StartingAddress).get();
  107|      0|        return *reinterpret_cast<const double*>(&m_Values[(index)].signed_value);
  108|      0|    }
  109|       |
  110|       |    phi::Boolean MemoryBlock::StoreByte(phi::usize address, phi::i8 value) noexcept
  111|      2|    {
  112|      2|        if (!IsAddressValid(address, 1u))
  113|      0|        {
  114|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  115|      0|            return false;
  116|      0|        }
  117|       |
  118|      2|        m_Values[(address - m_StartingAddress).get()].signed_value = value.get();
  119|      2|        return true;
  120|      2|    }
  121|       |
  122|       |    phi::Boolean MemoryBlock::StoreUnsignedByte(phi::usize address, phi::u8 value) noexcept
  123|      2|    {
  124|      2|        if (!IsAddressValid(address, 1u))
  125|      0|        {
  126|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  127|      0|            return false;
  128|      0|        }
  129|       |
  130|      2|        m_Values[(address - m_StartingAddress).get()].unsigned_value = value.get();
  131|      2|        return true;
  132|      2|    }
  133|       |
  134|       |    phi::Boolean MemoryBlock::StoreHalfWord(phi::usize address, phi::i16 value) noexcept
  135|      2|    {
  136|      2|        if (!IsAddressValid(address, 2u))
  137|      0|        {
  138|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  139|      0|            return false;
  140|      0|        }
  141|       |
  142|      2|        std::size_t index = (address - m_StartingAddress).get();
  143|      2|        *reinterpret_cast<std::int16_t*>(&m_Values[index].signed_value) = value.get();
  144|       |
  145|      2|        return true;
  146|      2|    }
  147|       |
  148|       |    phi::Boolean MemoryBlock::StoreUnsignedHalfWord(phi::usize address, phi::u16 value) noexcept
  149|      2|    {
  150|      2|        if (!IsAddressValid(address, 2u))
  151|      0|        {
  152|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  153|      0|            return false;
  154|      0|        }
  155|       |
  156|      2|        std::size_t index = (address - m_StartingAddress).get();
  157|      2|        *reinterpret_cast<std::uint16_t*>(&m_Values[index].unsigned_value) = value.get();
  158|       |
  159|      2|        return true;
  160|      2|    }
  161|       |
  162|       |    phi::Boolean MemoryBlock::StoreWord(phi::usize address, phi::i32 value) noexcept
  163|      4|    {
  164|      4|        if (!IsAddressValid(address, 4u))
  165|      1|        {
  166|      1|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  167|      1|            return false;
  168|      1|        }
  169|       |
  170|      3|        std::size_t index = (address - m_StartingAddress).get();
  171|      3|        *reinterpret_cast<std::int32_t*>(&m_Values[index].signed_value) = value.get();
  172|       |
  173|      3|        return true;
  174|      3|    }
  175|       |
  176|       |    phi::Boolean MemoryBlock::StoreUnsignedWord(phi::usize address, phi::u32 value) noexcept
  177|      2|    {
  178|      2|        if (!IsAddressValid(address, 4u))
  179|      0|        {
  180|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  181|      0|            return false;
  182|      0|        }
  183|       |
  184|      2|        std::size_t index = (address - m_StartingAddress).get();
  185|      2|        *reinterpret_cast<std::uint32_t*>(&m_Values[index].unsigned_value) = value.get();
  186|       |
  187|      2|        return true;
  188|      2|    }
  189|       |
  190|       |    phi::Boolean MemoryBlock::StoreFloat(phi::usize address, phi::f32 value) noexcept
  191|      0|    {
  192|      0|        if (!IsAddressValid(address, 4u))
  193|      0|        {
  194|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  195|      0|            return false;
  196|      0|        }
  197|       |
  198|      0|        std::size_t index = (address - m_StartingAddress).get();
  199|      0|        *reinterpret_cast<float*>(&m_Values[index].signed_value) = value.get();
  200|       |
  201|      0|        return true;
  202|      0|    }
  203|       |
  204|       |    phi::Boolean MemoryBlock::StoreDouble(phi::usize address, phi::f64 value) noexcept
  205|      0|    {
  206|      0|        if (!IsAddressValid(address, 8u))
  207|      0|        {
  208|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  209|      0|            return false;
  210|      0|        }
  211|       |
  212|      0|        std::size_t index = (address - m_StartingAddress).get();
  213|      0|        *reinterpret_cast<double*>(&m_Values[index].signed_value) = value.get();
  214|       |
  215|      0|        return true;
  216|      0|    }
  217|       |
  218|       |    phi::Boolean MemoryBlock::IsAddressValid(phi::usize address, phi::usize size) const noexcept
  219|     29|    {
  220|     29|        return address >= m_StartingAddress &&
  221|     29|               (address + size) <= (m_StartingAddress + m_Values.size());
  222|     29|    }
  223|       |
  224|       |    void MemoryBlock::Clear() noexcept
  225|    978|    {
  226|    978|        for (auto& val : m_Values)
  227|   978k|        {
  228|   978k|            val.signed_value = 0;
  229|   978k|        }
  230|    978|    }
  231|       |
  232|       |    phi::usize MemoryBlock::GetStartingAddress() const noexcept
  233|      0|    {
  234|      0|        return m_StartingAddress;
  235|      0|    }
  236|       |
  237|       |    void MemoryBlock::SetStartingAddress(phi::usize new_starting_address) noexcept
  238|      0|    {
  239|      0|        m_StartingAddress = new_starting_address;
  240|      0|    }
  241|       |
  242|       |    std::vector<MemoryBlock::MemoryByte>& MemoryBlock::GetRawMemory() noexcept
  243|      0|    {
  244|      0|        return m_Values;
  245|      0|    }
  246|       |
  247|       |    const std::vector<MemoryBlock::MemoryByte>& MemoryBlock::GetRawMemory() const noexcept
  248|      0|    {
  249|      0|        return m_Values;
  250|      0|    }
  251|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/InstructionImplementation.cpp:
    1|       |#include "DLX/InstructionImplementation.hpp"
    2|       |
    3|       |#include "DLX/InstructionArg.hpp"
    4|       |#include "DLX/InstructionInfo.hpp"
    5|       |#include "DLX/Parser.hpp"
    6|       |#include "DLX/Processor.hpp"
    7|       |#include "DLX/RegisterNames.hpp"
    8|       |#include "Phi/Core/Assert.hpp"
    9|       |#include "Phi/Core/Boolean.hpp"
   10|       |#include "Phi/Core/Types.hpp"
   11|       |#include <string_view>
   12|       |
   13|       |namespace dlx
   14|       |{
   15|       |    static std::int32_t clear_top_n_bits(std::int32_t value, std::int32_t n) noexcept
   16|      1|    {
   17|      1|        PHI_ASSERT(n > 0 && n < 32, "Would invoke undefined behaviour");
   18|       |
   19|      1|        return value & ~(-1 << (32 - n));
   20|      1|    }
   21|       |
   22|       |    static void JumpToLabel(Processor& processor, std::string_view label_name) noexcept
   23|  35.0k|    {
   24|       |        // Lookup the label
   25|  35.0k|        const phi::ObserverPtr<ParsedProgram> program = processor.GetCurrentProgramm();
   26|  35.0k|        PHI_ASSERT(program);
   27|       |
   28|  35.0k|        std::string label(label_name.data(), label_name.size());
   29|  35.0k|        if (program->m_JumpData.find(label) == program->m_JumpData.end())
   30|      6|        {
   31|      6|            PHI_LOG_ERROR("Unable to find jump label {}", label_name);
   32|      6|            processor.Raise(Exception::UnknownLabel);
   33|      6|            return;
   34|      6|        }
   35|       |
   36|       |        // Set program counter
   37|  35.0k|        processor.SetNextProgramCounter(program->m_JumpData.at(label));
   38|  35.0k|    }
   39|       |
   40|       |    static void JumpToRegister(Processor& processor, IntRegisterID reg_id) noexcept
   41|  20.0k|    {
   42|  20.0k|        phi::u32 address = processor.IntRegisterGetUnsignedValue(reg_id);
   43|       |
   44|  20.0k|        phi::u32 max_address =
   45|  20.0k|                static_cast<std::uint32_t>(processor.GetCurrentProgramm()->m_Instructions.size());
   46|  20.0k|        if (address >= max_address)
   47|      0|        {
   48|      0|            processor.Raise(Exception::AddressOutOfBounds);
   49|      0|            return;
   50|      0|        }
   51|       |
   52|  20.0k|        processor.SetNextProgramCounter(address.get());
   53|  20.0k|    }
   54|       |
   55|       |    static std::optional<phi::i32> CalculateDisplacementAddress(
   56|       |            Processor&                                 processor,
   57|       |            const InstructionArg::AddressDisplacement& adr_displacement) noexcept
   58|     15|    {
   59|     15|        phi::i32 register_value = processor.IntRegisterGetSignedValue(adr_displacement.register_id);
   60|       |
   61|     15|        phi::i32 address = adr_displacement.displacement + register_value;
   62|       |
   63|     15|        if (address < 0)
   64|      0|        {
   65|      0|            processor.Raise(Exception::AddressOutOfBounds);
   66|      0|            return {};
   67|      0|        }
   68|       |
   69|     15|        return address;
   70|     15|    }
   71|       |
   72|       |    static std::optional<phi::i32> GetLoadStoreAddress(Processor&           processor,
   73|       |                                                       const InstructionArg argument) noexcept
   74|     31|    {
   75|     31|        if (argument.GetType() == ArgumentType::ImmediateInteger)
   76|     16|        {
   77|     16|            const auto& imm_value = argument.AsImmediateValue();
   78|       |
   79|     16|            if (imm_value.signed_value < 0)
   80|      2|            {
   81|      2|                return {};
   82|      2|            }
   83|       |
   84|     14|            return imm_value.signed_value;
   85|     14|        }
   86|       |
   87|     15|        if (argument.GetType() == ArgumentType::AddressDisplacement)
   88|     15|        {
   89|     15|            const auto& adr_displacement = argument.AsAddressDisplacement();
   90|     15|            return CalculateDisplacementAddress(processor, adr_displacement);
   91|     15|        }
   92|       |
   93|      0|        PHI_ASSERT_NOT_REACHED();
   94|      0|    }
   95|       |
   96|       |    static void SafeWriteInteger(Processor& processor, IntRegisterID dest_reg,
   97|       |                                 phi::i64 value) noexcept
   98|      9|    {
   99|      9|        constexpr phi::i64 min = phi::i32::limits_type::min();
  100|      9|        constexpr phi::i64 max = phi::i32::limits_type::max();
  101|       |
  102|       |        // Check for underflow
  103|      9|        if (value < min)
  104|      0|        {
  105|      0|            processor.Raise(Exception::Underflow);
  106|       |
  107|      0|            value = max + (value % (min - 1));
  108|      0|        }
  109|       |        // Check for overflow
  110|      9|        else if (value > max)
  111|      0|        {
  112|      0|            processor.Raise(Exception::Overflow);
  113|       |
  114|      0|            value = min + (value % (max + 1));
  115|      0|        }
  116|       |
  117|      9|        PHI_ASSERT(value >= min);
  118|      9|        PHI_ASSERT(value <= max);
  119|       |
  120|      9|        processor.IntRegisterSetSignedValue(dest_reg, static_cast<std::int32_t>(value.get()));
  121|      9|    }
  122|       |
  123|       |    static void SafeWriteInteger(Processor& processor, IntRegisterID dest_reg,
  124|       |                                 phi::u64 value) noexcept
  125|      7|    {
  126|      7|        constexpr phi::u64 min = phi::u32::limits_type::min();
  127|      7|        constexpr phi::u64 max = phi::u32::limits_type::max();
  128|       |
  129|       |        // Check for overflow
  130|      7|        if (value > max)
  131|      0|        {
  132|      0|            processor.Raise(Exception::Overflow);
  133|       |
  134|      0|            value %= max + 1u;
  135|      0|        }
  136|       |
  137|      7|        PHI_ASSERT(value <= max);
  138|       |
  139|      7|        processor.IntRegisterSetUnsignedValue(dest_reg, static_cast<std::uint32_t>(value.get()));
  140|      7|    }
  141|       |
  142|       |    static void Addition(Processor& processor, IntRegisterID dest_reg, phi::i32 lhs,
  143|       |                         phi::i32 rhs) noexcept
  144|      4|    {
  145|      4|        phi::i64 res = phi::i64(lhs) + rhs;
  146|       |
  147|      4|        SafeWriteInteger(processor, dest_reg, res);
  148|      4|    }
  149|       |
  150|       |    static void Addition(Processor& processor, IntRegisterID dest_reg, phi::u32 lhs,
  151|       |                         phi::u32 rhs) noexcept
  152|      2|    {
  153|      2|        phi::u64 res = phi::u64(lhs) + rhs;
  154|       |
  155|      2|        SafeWriteInteger(processor, dest_reg, res);
  156|      2|    }
  157|       |
  158|       |    static void Subtraction(Processor& processor, IntRegisterID dest_reg, phi::i32 lhs,
  159|       |                            phi::i32 rhs) noexcept
  160|      2|    {
  161|      2|        phi::i64 res = phi::i64(lhs) - rhs;
  162|       |
  163|      2|        SafeWriteInteger(processor, dest_reg, res);
  164|      2|    }
  165|       |
  166|       |    static void Subtraction(Processor& processor, IntRegisterID dest_reg, phi::u32 lhs,
  167|       |                            phi::u32 rhs) noexcept
  168|      2|    {
  169|      2|        constexpr phi::u32 max = phi::u32::limits_type::max();
  170|       |
  171|      2|        if (lhs < rhs)
  172|      1|        {
  173|      1|            processor.Raise(Exception::Underflow);
  174|       |
  175|      1|            phi::u64 res = max - rhs + lhs + 1u;
  176|      1|            SafeWriteInteger(processor, dest_reg, res);
  177|      1|            return;
  178|      1|        }
  179|       |
  180|      1|        phi::u64 res = phi::u64(lhs) - rhs;
  181|       |
  182|      1|        SafeWriteInteger(processor, dest_reg, res);
  183|      1|    }
  184|       |
  185|       |    static void Multiplication(Processor& processor, IntRegisterID dest_reg, phi::i32 lhs,
  186|       |                               phi::i32 rhs) noexcept
  187|      2|    {
  188|      2|        phi::i64 res = phi::i64(lhs) * rhs;
  189|       |
  190|      2|        SafeWriteInteger(processor, dest_reg, res);
  191|      2|    }
  192|       |
  193|       |    static void Multiplication(Processor& processor, IntRegisterID dest_reg, phi::u32 lhs,
  194|       |                               phi::u32 rhs) noexcept
  195|      2|    {
  196|      2|        phi::u64 res = phi::u64(lhs) * rhs;
  197|       |
  198|      2|        SafeWriteInteger(processor, dest_reg, res);
  199|      2|    }
  200|       |
  201|       |    static void Division(Processor& processor, IntRegisterID dest_reg, phi::i32 lhs,
  202|       |                         phi::i32 rhs) noexcept
  203|      3|    {
  204|      3|        if (rhs == 0)
  205|      2|        {
  206|      2|            processor.Raise(Exception::DivideByZero);
  207|      2|            return;
  208|      2|        }
  209|       |
  210|      1|        phi::i64 res = phi::i64(lhs) / rhs;
  211|       |
  212|      1|        SafeWriteInteger(processor, dest_reg, res);
  213|      1|    }
  214|       |
  215|       |    static void Division(Processor& processor, IntRegisterID dest_reg, phi::u32 lhs,
  216|       |                         phi::u32 rhs) noexcept
  217|      3|    {
  218|      3|        if (rhs == 0u)
  219|      2|        {
  220|      2|            processor.Raise(Exception::DivideByZero);
  221|      2|            return;
  222|      2|        }
  223|       |
  224|      1|        phi::u64 res = phi::u64(lhs) / rhs;
  225|       |
  226|      1|        SafeWriteInteger(processor, dest_reg, res);
  227|      1|    }
  228|       |
  229|       |    static void ShiftRightLogical(Processor& processor, IntRegisterID dest_reg, phi::i32 base,
  230|       |                                  phi::i32 shift) noexcept
  231|      4|    {
  232|       |        // Prevent undefined behavior by shifting by more than 31
  233|      4|        if (shift > 31)
  234|      1|        {
  235|      1|            processor.Raise(Exception::BadShift);
  236|       |
  237|       |            // Just set register to 0
  238|      1|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  239|      1|            return;
  240|      1|        }
  241|       |
  242|       |        // Do nothing when shifting by zero to prevent undefined behavior
  243|      3|        if (shift == 0)
  244|      1|        {
  245|      1|            return;
  246|      1|        }
  247|       |
  248|       |        // Negative shifts are undefiend behaviour
  249|      2|        if (shift < 0)
  250|      1|        {
  251|      1|            processor.Raise(Exception::BadShift);
  252|      1|            return;
  253|      1|        }
  254|       |
  255|      1|        phi::i32 new_value = base.get() >> shift.get();
  256|       |
  257|      1|        new_value = clear_top_n_bits(new_value.get(), shift.get());
  258|       |
  259|      1|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  260|      1|    }
  261|       |
  262|       |    static void ShiftRightArithmetic(Processor& processor, IntRegisterID dest_reg, phi::i32 base,
  263|       |                                     phi::i32 shift) noexcept
  264|      4|    {
  265|       |        // Prevent undefined behavior by shifting by more than 31
  266|      4|        if (shift > 31)
  267|      1|        {
  268|      1|            processor.Raise(Exception::BadShift);
  269|       |
  270|       |            // Is negative ie. sign bit is set
  271|      1|            if (base < 0)
  272|      0|            {
  273|       |                // Set every byte to 1
  274|      0|                processor.IntRegisterSetSignedValue(dest_reg, ~0);
  275|      0|            }
  276|      1|            else
  277|      1|            {
  278|       |                // Set every byte to 0
  279|      1|                processor.IntRegisterSetSignedValue(dest_reg, 0);
  280|      1|            }
  281|      1|            return;
  282|      1|        }
  283|       |
  284|       |        // Negative shifts are undefined behaviour
  285|      3|        if (shift < 0)
  286|      1|        {
  287|      1|            processor.Raise(Exception::BadShift);
  288|      1|            return;
  289|      1|        }
  290|       |
  291|      2|        phi::i32 new_value = base.get() >> shift.get();
  292|       |
  293|      2|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  294|      2|    }
  295|       |
  296|       |    // Behavior is the same for logical and arithmetic shifts
  297|       |    static void ShiftLeft(Processor& processor, IntRegisterID dest_reg, phi::i32 base,
  298|       |                          phi::i32 shift) noexcept
  299|      8|    {
  300|      8|        if (shift > 31)
  301|      2|        {
  302|      2|            processor.Raise(Exception::BadShift);
  303|       |
  304|       |            // Just set register to 0
  305|      2|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  306|      2|            return;
  307|      2|        }
  308|       |
  309|       |        // Negative shifts are undefined behaviour
  310|      6|        if (shift < 0)
  311|      2|        {
  312|      2|            processor.Raise(Exception::BadShift);
  313|      2|            return;
  314|      2|        }
  315|       |
  316|      4|        phi::i32 new_value = base.get() << shift.get();
  317|       |
  318|      4|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  319|      4|    }
  320|       |
  321|       |    namespace impl
  322|       |    {
  323|       |        void ADD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  324|       |                 const InstructionArg& arg3) noexcept
  325|      3|        {
  326|      3|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  327|      3|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  328|      3|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  329|       |
  330|      3|            const auto& dest_reg = arg1.AsRegisterInt();
  331|      3|            const auto& lhs_reg  = arg2.AsRegisterInt();
  332|      3|            const auto& rhs_reg  = arg3.AsRegisterInt();
  333|       |
  334|      3|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  335|      3|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  336|       |
  337|      3|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  338|      3|        }
  339|       |
  340|       |        void ADDI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  341|       |                  const InstructionArg& arg3) noexcept
  342|      1|        {
  343|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  344|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  345|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  346|       |
  347|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  348|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  349|      1|            const auto& imm_value = arg3.AsImmediateValue();
  350|       |
  351|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  352|       |
  353|      1|            Addition(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  354|      1|        }
  355|       |
  356|       |        void ADDU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  357|       |                  const InstructionArg& arg3) noexcept
  358|      1|        {
  359|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  360|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  361|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  362|       |
  363|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  364|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  365|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  366|       |
  367|      1|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  368|      1|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  369|       |
  370|      1|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  371|      1|        }
  372|       |
  373|       |        void ADDUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  374|       |                   const InstructionArg& arg3) noexcept
  375|      1|        {
  376|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  377|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  378|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  379|       |
  380|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  381|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  382|      1|            const auto& imm_value = arg3.AsImmediateValue();
  383|       |
  384|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  385|       |
  386|      1|            Addition(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  387|      1|        }
  388|       |
  389|       |        void ADDF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  390|       |                  const InstructionArg& arg3) noexcept
  391|      0|        {
  392|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  393|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  394|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  395|       |
  396|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  397|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  398|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  399|       |
  400|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  401|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  402|       |
  403|      0|            const phi::f32 new_value = lhs_value + rhs_value;
  404|       |
  405|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  406|      0|        }
  407|       |
  408|       |        void ADDD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  409|       |                  const InstructionArg& arg3) noexcept
  410|      0|        {
  411|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  412|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  413|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  414|       |
  415|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  416|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  417|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  418|       |
  419|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  420|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  421|       |
  422|      0|            const phi::f64 new_value = lhs_value + rhs_value;
  423|       |
  424|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  425|      0|        }
  426|       |
  427|       |        void SUB(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  428|       |                 const InstructionArg& arg3) noexcept
  429|      1|        {
  430|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  431|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  432|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  433|       |
  434|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  435|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  436|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  437|       |
  438|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  439|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  440|       |
  441|      1|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  442|      1|        }
  443|       |
  444|       |        void SUBI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  445|       |                  const InstructionArg& arg3) noexcept
  446|      1|        {
  447|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  448|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  449|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  450|       |
  451|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  452|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  453|      1|            const auto& imm_value = arg3.AsImmediateValue();
  454|       |
  455|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  456|       |
  457|      1|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  458|      1|        }
  459|       |
  460|       |        void SUBU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  461|       |                  const InstructionArg& arg3) noexcept
  462|      1|        {
  463|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  464|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  465|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  466|       |
  467|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  468|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  469|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  470|       |
  471|      1|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  472|      1|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  473|       |
  474|      1|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  475|      1|        }
  476|       |
  477|       |        void SUBUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  478|       |                   const InstructionArg& arg3) noexcept
  479|      1|        {
  480|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  481|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  482|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  483|       |
  484|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  485|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  486|      1|            const auto& imm_value = arg3.AsImmediateValue();
  487|       |
  488|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  489|       |
  490|      1|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  491|      1|        }
  492|       |
  493|       |        void SUBF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  494|       |                  const InstructionArg& arg3) noexcept
  495|      0|        {
  496|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  497|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  498|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  499|       |
  500|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  501|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  502|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  503|       |
  504|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  505|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  506|       |
  507|      0|            const phi::f32 new_value = lhs_value - rhs_value;
  508|       |
  509|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  510|      0|        }
  511|       |
  512|       |        void SUBD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  513|       |                  const InstructionArg& arg3) noexcept
  514|      0|        {
  515|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  516|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  517|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  518|       |
  519|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  520|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  521|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  522|       |
  523|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  524|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  525|       |
  526|      0|            const phi::f64 new_value = lhs_value - rhs_value;
  527|       |
  528|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  529|      0|        }
  530|       |
  531|       |        void MULT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  532|       |                  const InstructionArg& arg3) noexcept
  533|      1|        {
  534|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  535|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  536|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  537|       |
  538|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  539|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  540|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  541|       |
  542|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  543|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  544|       |
  545|      1|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  546|      1|        }
  547|       |
  548|       |        void MULTI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  549|       |                   const InstructionArg& arg3) noexcept
  550|      1|        {
  551|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  552|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  553|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  554|       |
  555|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  556|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  557|      1|            const auto& imm_value = arg3.AsImmediateValue();
  558|       |
  559|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  560|       |
  561|      1|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  562|      1|        }
  563|       |
  564|       |        void MULTU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  565|       |                   const InstructionArg& arg3) noexcept
  566|      1|        {
  567|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  568|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  569|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  570|       |
  571|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  572|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  573|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  574|       |
  575|      1|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  576|      1|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  577|       |
  578|      1|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  579|      1|        }
  580|       |
  581|       |        void MULTUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  582|       |                    const InstructionArg& arg3) noexcept
  583|      1|        {
  584|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  585|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  586|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  587|       |
  588|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  589|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  590|      1|            const auto& imm_value = arg3.AsImmediateValue();
  591|       |
  592|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  593|       |
  594|      1|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  595|      1|        }
  596|       |
  597|       |        void MULTF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  598|       |                   const InstructionArg& arg3) noexcept
  599|      0|        {
  600|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  601|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  602|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  603|       |
  604|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  605|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  606|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  607|       |
  608|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  609|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  610|       |
  611|      0|            const phi::f32 new_value = lhs_value * rhs_value;
  612|       |
  613|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  614|      0|        }
  615|       |
  616|       |        void MULTD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  617|       |                   const InstructionArg& arg3) noexcept
  618|      0|        {
  619|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  620|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  621|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  622|       |
  623|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  624|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  625|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  626|       |
  627|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  628|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  629|       |
  630|      0|            const phi::f64 new_value = lhs_value * rhs_value;
  631|       |
  632|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  633|      0|        }
  634|       |
  635|       |        void DIV(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  636|       |                 const InstructionArg& arg3) noexcept
  637|      1|        {
  638|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  639|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  640|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  641|       |
  642|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  643|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  644|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  645|       |
  646|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  647|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  648|       |
  649|      1|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  650|      1|        }
  651|       |
  652|       |        void DIVI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  653|       |                  const InstructionArg& arg3) noexcept
  654|      2|        {
  655|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  656|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  657|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  658|       |
  659|      2|            const auto& dest_reg  = arg1.AsRegisterInt();
  660|      2|            const auto& src_reg   = arg2.AsRegisterInt();
  661|      2|            const auto& imm_value = arg3.AsImmediateValue();
  662|       |
  663|      2|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  664|       |
  665|      2|            Division(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  666|      2|        }
  667|       |
  668|       |        void DIVU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  669|       |                  const InstructionArg& arg3) noexcept
  670|      1|        {
  671|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  672|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  673|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  674|       |
  675|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  676|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  677|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  678|       |
  679|      1|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  680|      1|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  681|       |
  682|      1|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  683|      1|        }
  684|       |
  685|       |        void DIVUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  686|       |                   const InstructionArg& arg3) noexcept
  687|      2|        {
  688|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  689|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  690|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  691|       |
  692|      2|            const auto& dest_reg  = arg1.AsRegisterInt();
  693|      2|            const auto& src_reg   = arg2.AsRegisterInt();
  694|      2|            const auto& imm_value = arg3.AsImmediateValue();
  695|       |
  696|      2|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  697|       |
  698|      2|            Division(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  699|      2|        }
  700|       |
  701|       |        void DIVF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  702|       |                  const InstructionArg& arg3) noexcept
  703|      0|        {
  704|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  705|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  706|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  707|       |
  708|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  709|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  710|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  711|       |
  712|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  713|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  714|       |
  715|      0|            if (rhs_value.get() == 0.0f)
  716|      0|            {
  717|      0|                processor.Raise(Exception::DivideByZero);
  718|      0|                return;
  719|      0|            }
  720|       |
  721|      0|            const phi::f32 new_value = lhs_value / rhs_value;
  722|       |
  723|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  724|      0|        }
  725|       |
  726|       |        void DIVD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  727|       |                  const InstructionArg& arg3) noexcept
  728|      0|        {
  729|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  730|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  731|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  732|       |
  733|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  734|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  735|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  736|       |
  737|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  738|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  739|       |
  740|      0|            if (rhs_value.get() == 0.0)
  741|      0|            {
  742|      0|                processor.Raise(Exception::DivideByZero);
  743|      0|                return;
  744|      0|            }
  745|       |
  746|      0|            const phi::f64 new_value = lhs_value / rhs_value;
  747|       |
  748|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  749|      0|        }
  750|       |
  751|       |        void SLL(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  752|       |                 const InstructionArg& arg3) noexcept
  753|      1|        {
  754|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  755|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  756|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  757|       |
  758|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  759|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  760|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  761|       |
  762|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  763|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  764|       |
  765|      1|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  766|      1|        }
  767|       |
  768|       |        void SLLI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  769|       |                  const InstructionArg& arg3) noexcept
  770|      3|        {
  771|      3|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  772|      3|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  773|      3|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  774|       |
  775|      3|            const auto& dest_reg  = arg1.AsRegisterInt();
  776|      3|            const auto& src_reg   = arg2.AsRegisterInt();
  777|      3|            const auto& imm_value = arg3.AsImmediateValue();
  778|       |
  779|      3|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  780|      3|            phi::i32 shift_value = imm_value.signed_value;
  781|       |
  782|      3|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  783|      3|        }
  784|       |
  785|       |        void SRL(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  786|       |                 const InstructionArg& arg3) noexcept
  787|      1|        {
  788|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  789|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  790|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  791|       |
  792|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  793|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  794|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  795|       |
  796|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  797|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  798|       |
  799|      1|            ShiftRightLogical(processor, dest_reg.register_id, lhs_value, rhs_value);
  800|      1|        }
  801|       |
  802|       |        void SRLI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  803|       |                  const InstructionArg& arg3) noexcept
  804|      3|        {
  805|      3|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  806|      3|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  807|      3|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  808|       |
  809|      3|            const auto& dest_reg  = arg1.AsRegisterInt();
  810|      3|            const auto& src_reg   = arg2.AsRegisterInt();
  811|      3|            const auto& imm_value = arg3.AsImmediateValue();
  812|       |
  813|      3|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  814|      3|            phi::i32 shift_value = imm_value.signed_value;
  815|       |
  816|      3|            ShiftRightLogical(processor, dest_reg.register_id, src_value, shift_value);
  817|      3|        }
  818|       |
  819|       |        void SLA(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  820|       |                 const InstructionArg& arg3) noexcept
  821|      1|        {
  822|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  823|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  824|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  825|       |
  826|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  827|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  828|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  829|       |
  830|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  831|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  832|       |
  833|      1|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  834|      1|        }
  835|       |
  836|       |        void SLAI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  837|       |                  const InstructionArg& arg3) noexcept
  838|      3|        {
  839|      3|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  840|      3|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  841|      3|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  842|       |
  843|      3|            const auto& dest_reg  = arg1.AsRegisterInt();
  844|      3|            const auto& src_reg   = arg2.AsRegisterInt();
  845|      3|            const auto& imm_value = arg3.AsImmediateValue();
  846|       |
  847|      3|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  848|      3|            phi::i32 shift_value = imm_value.signed_value;
  849|       |
  850|      3|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  851|      3|        }
  852|       |
  853|       |        void SRA(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  854|       |                 const InstructionArg& arg3) noexcept
  855|      1|        {
  856|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  857|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  858|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  859|       |
  860|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  861|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  862|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  863|       |
  864|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  865|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  866|       |
  867|      1|            ShiftRightArithmetic(processor, dest_reg.register_id, lhs_value, rhs_value);
  868|      1|        }
  869|       |
  870|       |        void SRAI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  871|       |                  const InstructionArg& arg3) noexcept
  872|      3|        {
  873|      3|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  874|      3|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  875|      3|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  876|       |
  877|      3|            const auto& dest_reg  = arg1.AsRegisterInt();
  878|      3|            const auto& src_reg   = arg2.AsRegisterInt();
  879|      3|            const auto& imm_value = arg3.AsImmediateValue();
  880|       |
  881|      3|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  882|      3|            phi::i32 shift_value = imm_value.signed_value;
  883|       |
  884|      3|            ShiftRightArithmetic(processor, dest_reg.register_id, src_value, shift_value);
  885|      3|        }
  886|       |
  887|       |        void AND(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  888|       |                 const InstructionArg& arg3) noexcept
  889|      1|        {
  890|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  891|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  892|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  893|       |
  894|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  895|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  896|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  897|       |
  898|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  899|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  900|      1|            phi::i32 new_value = lhs_value.get() & rhs_value.get();
  901|       |
  902|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  903|      1|        }
  904|       |
  905|       |        void ANDI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  906|       |                  const InstructionArg& arg3) noexcept
  907|      1|        {
  908|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  909|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  910|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  911|       |
  912|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  913|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  914|      1|            const auto& imm_value = arg3.AsImmediateValue();
  915|       |
  916|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  917|      1|            phi::i32 new_value = src_value.get() & imm_value.signed_value.get();
  918|       |
  919|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  920|      1|        }
  921|       |
  922|       |        void OR(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  923|       |                const InstructionArg& arg3) noexcept
  924|      1|        {
  925|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  926|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  927|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  928|       |
  929|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  930|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  931|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  932|       |
  933|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  934|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  935|      1|            phi::i32 new_value = lhs_value.get() | rhs_value.get();
  936|       |
  937|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  938|      1|        }
  939|       |
  940|       |        void ORI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  941|       |                 const InstructionArg& arg3) noexcept
  942|      1|        {
  943|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  944|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  945|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  946|       |
  947|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  948|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  949|      1|            const auto& imm_value = arg3.AsImmediateValue();
  950|       |
  951|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  952|      1|            phi::i32 new_value = src_value.get() | imm_value.signed_value.get();
  953|       |
  954|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  955|      1|        }
  956|       |
  957|       |        void XOR(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  958|       |                 const InstructionArg& arg3) noexcept
  959|      1|        {
  960|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  961|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  962|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  963|       |
  964|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  965|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  966|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  967|       |
  968|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  969|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  970|      1|            phi::i32 new_value = lhs_value.get() ^ rhs_value.get();
  971|       |
  972|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  973|      1|        }
  974|       |
  975|       |        void XORI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  976|       |                  const InstructionArg& arg3) noexcept
  977|      1|        {
  978|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  979|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  980|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  981|       |
  982|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  983|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  984|      1|            const auto& imm_value = arg3.AsImmediateValue();
  985|       |
  986|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  987|      1|            phi::i32 new_value = src_value.get() ^ imm_value.signed_value.get();
  988|       |
  989|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  990|      1|        }
  991|       |
  992|       |        void SLT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  993|       |                 const InstructionArg& arg3) noexcept
  994|      1|        {
  995|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  996|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  997|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  998|       |
  999|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1000|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1001|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1002|       |
 1003|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1004|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1005|       |
 1006|      1|            const phi::i32 new_value = (lhs_value < rhs_value ? 1 : 0);
 1007|       |
 1008|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1009|      1|        }
 1010|       |
 1011|       |        void SLTI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1012|       |                  const InstructionArg& arg3) noexcept
 1013|      1|        {
 1014|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1015|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1016|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1017|       |
 1018|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1019|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1020|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1021|       |
 1022|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1023|       |
 1024|      1|            const phi::i32 new_value = (src_value < imm_value.signed_value ? 1 : 0);
 1025|       |
 1026|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1027|      1|        }
 1028|       |
 1029|       |        void SLTU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1030|       |                  const InstructionArg& arg3) noexcept
 1031|      0|        {
 1032|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1033|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1034|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1035|       |
 1036|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1037|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1038|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1039|       |
 1040|      0|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1041|      0|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1042|       |
 1043|      0|            const phi::u32 new_value = (lhs_value < rhs_value ? 1u : 0u);
 1044|       |
 1045|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1046|      0|        }
 1047|       |
 1048|       |        void SLTUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1049|       |                   const InstructionArg& arg3) noexcept
 1050|      0|        {
 1051|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1052|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1053|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1054|       |
 1055|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1056|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1057|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1058|       |
 1059|      0|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1060|       |
 1061|      0|            const phi::u32 new_value = (src_value < imm_value.unsigned_value ? 1u : 0u);
 1062|       |
 1063|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1064|      0|        }
 1065|       |
 1066|       |        void LTF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1067|       |                 const InstructionArg& arg3) noexcept
 1068|      0|        {
 1069|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1070|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1071|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1072|       |
 1073|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1074|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1075|       |
 1076|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1077|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1078|       |
 1079|      0|            const phi::Boolean new_value = (lhs_value < rhs_value);
 1080|       |
 1081|      0|            processor.SetFPSRValue(new_value);
 1082|      0|        }
 1083|       |
 1084|       |        void LTD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1085|       |                 const InstructionArg& arg3) noexcept
 1086|      0|        {
 1087|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1088|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1089|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1090|       |
 1091|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1092|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1093|       |
 1094|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1095|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1096|       |
 1097|      0|            const phi::Boolean new_value = (lhs_value < rhs_value);
 1098|       |
 1099|      0|            processor.SetFPSRValue(new_value);
 1100|      0|        }
 1101|       |
 1102|       |        void SGT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1103|       |                 const InstructionArg& arg3) noexcept
 1104|      1|        {
 1105|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1106|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1107|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1108|       |
 1109|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1110|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1111|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1112|       |
 1113|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1114|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1115|       |
 1116|      1|            const phi::i32 new_value = (lhs_value > rhs_value ? 1 : 0);
 1117|       |
 1118|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1119|      1|        }
 1120|       |
 1121|       |        void SGTI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1122|       |                  const InstructionArg& arg3) noexcept
 1123|      1|        {
 1124|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1125|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1126|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1127|       |
 1128|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1129|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1130|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1131|       |
 1132|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1133|       |
 1134|      1|            const phi::i32 new_value = (src_value > imm_value.signed_value ? 1 : 0);
 1135|       |
 1136|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1137|      1|        }
 1138|       |
 1139|       |        void SGTU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1140|       |                  const InstructionArg& arg3) noexcept
 1141|      0|        {
 1142|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1143|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1144|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1145|       |
 1146|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1147|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1148|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1149|       |
 1150|      0|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1151|      0|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1152|       |
 1153|      0|            const phi::u32 new_value = (lhs_value > rhs_value ? 1u : 0u);
 1154|       |
 1155|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1156|      0|        }
 1157|       |
 1158|       |        void SGTUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1159|       |                   const InstructionArg& arg3) noexcept
 1160|      0|        {
 1161|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1162|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1163|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1164|       |
 1165|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1166|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1167|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1168|       |
 1169|      0|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1170|       |
 1171|      0|            const phi::u32 new_value = (src_value > imm_value.unsigned_value ? 1u : 0u);
 1172|       |
 1173|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1174|      0|        }
 1175|       |
 1176|       |        void GTF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1177|       |                 const InstructionArg& arg3) noexcept
 1178|      0|        {
 1179|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1180|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1181|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1182|       |
 1183|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1184|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1185|       |
 1186|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1187|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1188|       |
 1189|      0|            const phi::Boolean new_value = (lhs_value > rhs_value);
 1190|       |
 1191|      0|            processor.SetFPSRValue(new_value);
 1192|      0|        }
 1193|       |
 1194|       |        void GTD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1195|       |                 const InstructionArg& arg3) noexcept
 1196|      0|        {
 1197|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1198|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1199|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1200|       |
 1201|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1202|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1203|       |
 1204|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1205|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1206|       |
 1207|      0|            const phi::Boolean new_value = (lhs_value > rhs_value);
 1208|       |
 1209|      0|            processor.SetFPSRValue(new_value);
 1210|      0|        }
 1211|       |
 1212|       |        void SLE(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1213|       |                 const InstructionArg& arg3) noexcept
 1214|      1|        {
 1215|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1216|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1217|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1218|       |
 1219|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1220|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1221|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1222|       |
 1223|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1224|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1225|       |
 1226|      1|            const phi::i32 new_value = (lhs_value <= rhs_value ? 1 : 0);
 1227|       |
 1228|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1229|      1|        }
 1230|       |
 1231|       |        void SLEI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1232|       |                  const InstructionArg& arg3) noexcept
 1233|      1|        {
 1234|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1235|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1236|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1237|       |
 1238|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1239|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1240|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1241|       |
 1242|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1243|       |
 1244|      1|            const phi::i32 new_value = (src_value <= imm_value.signed_value ? 1 : 0);
 1245|       |
 1246|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1247|      1|        }
 1248|       |
 1249|       |        void SLEU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1250|       |                  const InstructionArg& arg3) noexcept
 1251|      0|        {
 1252|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1253|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1254|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1255|       |
 1256|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1257|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1258|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1259|       |
 1260|      0|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1261|      0|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1262|       |
 1263|      0|            const phi::u32 new_value = (lhs_value <= rhs_value ? 1u : 0u);
 1264|       |
 1265|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1266|      0|        }
 1267|       |
 1268|       |        void SLEUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1269|       |                   const InstructionArg& arg3) noexcept
 1270|      0|        {
 1271|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1272|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1273|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1274|       |
 1275|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1276|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1277|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1278|       |
 1279|      0|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1280|       |
 1281|      0|            const phi::u32 new_value = (src_value <= imm_value.unsigned_value ? 1u : 0u);
 1282|       |
 1283|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1284|      0|        }
 1285|       |
 1286|       |        void LEF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1287|       |                 const InstructionArg& arg3) noexcept
 1288|      0|        {
 1289|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1290|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1291|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1292|       |
 1293|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1294|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1295|       |
 1296|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1297|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1298|       |
 1299|      0|            const phi::Boolean new_value = (lhs_value <= rhs_value);
 1300|       |
 1301|      0|            processor.SetFPSRValue(new_value);
 1302|      0|        }
 1303|       |
 1304|       |        void LED(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1305|       |                 const InstructionArg& arg3) noexcept
 1306|      0|        {
 1307|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1308|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1309|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1310|       |
 1311|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1312|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1313|       |
 1314|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1315|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1316|       |
 1317|      0|            const phi::Boolean new_value = (lhs_value <= rhs_value);
 1318|       |
 1319|      0|            processor.SetFPSRValue(new_value);
 1320|      0|        }
 1321|       |
 1322|       |        void SGE(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1323|       |                 const InstructionArg& arg3) noexcept
 1324|      1|        {
 1325|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1326|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1327|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1328|       |
 1329|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1330|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1331|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1332|       |
 1333|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1334|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1335|       |
 1336|      1|            const phi::i32 new_value = (lhs_value >= rhs_value ? 1 : 0);
 1337|       |
 1338|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1339|      1|        }
 1340|       |
 1341|       |        void SGEI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1342|       |                  const InstructionArg& arg3) noexcept
 1343|      1|        {
 1344|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1345|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1346|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1347|       |
 1348|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1349|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1350|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1351|       |
 1352|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1353|       |
 1354|      1|            const phi::i32 new_value = (src_value >= imm_value.signed_value ? 1 : 0);
 1355|       |
 1356|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1357|      1|        }
 1358|       |
 1359|       |        void SGEU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1360|       |                  const InstructionArg& arg3) noexcept
 1361|      0|        {
 1362|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1363|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1364|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1365|       |
 1366|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1367|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1368|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1369|       |
 1370|      0|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1371|      0|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1372|       |
 1373|      0|            const phi::u32 new_value = (lhs_value >= rhs_value ? 1u : 0u);
 1374|       |
 1375|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1376|      0|        }
 1377|       |
 1378|       |        void SGEUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1379|       |                   const InstructionArg& arg3) noexcept
 1380|      0|        {
 1381|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1382|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1383|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1384|       |
 1385|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1386|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1387|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1388|       |
 1389|      0|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1390|       |
 1391|      0|            const phi::u32 new_value = (src_value >= imm_value.unsigned_value ? 1u : 0u);
 1392|       |
 1393|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1394|      0|        }
 1395|       |
 1396|       |        void GEF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1397|       |                 const InstructionArg& arg3) noexcept
 1398|      0|        {
 1399|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1400|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1401|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1402|       |
 1403|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1404|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1405|       |
 1406|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1407|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1408|       |
 1409|      0|            const phi::Boolean new_value = (lhs_value >= rhs_value);
 1410|       |
 1411|      0|            processor.SetFPSRValue(new_value);
 1412|      0|        }
 1413|       |
 1414|       |        void GED(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1415|       |                 const InstructionArg& arg3) noexcept
 1416|      0|        {
 1417|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1418|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1419|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1420|       |
 1421|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1422|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1423|       |
 1424|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1425|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1426|       |
 1427|      0|            const phi::Boolean new_value = (lhs_value >= rhs_value);
 1428|       |
 1429|      0|            processor.SetFPSRValue(new_value);
 1430|      0|        }
 1431|       |
 1432|       |        void SEQ(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1433|       |                 const InstructionArg& arg3) noexcept
 1434|      2|        {
 1435|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1436|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1437|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1438|       |
 1439|      2|            const auto& dest_reg = arg1.AsRegisterInt();
 1440|      2|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1441|      2|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1442|       |
 1443|      2|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1444|      2|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1445|       |
 1446|      2|            const phi::i32 new_value = (lhs_value == rhs_value ? 1 : 0);
 1447|       |
 1448|      2|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1449|      2|        }
 1450|       |
 1451|       |        void SEQI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1452|       |                  const InstructionArg& arg3) noexcept
 1453|      1|        {
 1454|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1455|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1456|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1457|       |
 1458|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1459|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1460|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1461|       |
 1462|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1463|       |
 1464|      1|            const phi::i32 new_value = (src_value == imm_value.signed_value ? 1 : 0);
 1465|       |
 1466|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1467|      1|        }
 1468|       |
 1469|       |        void SEQU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1470|       |                  const InstructionArg& arg3) noexcept
 1471|      0|        {
 1472|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1473|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1474|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1475|       |
 1476|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1477|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1478|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1479|       |
 1480|      0|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1481|      0|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1482|       |
 1483|      0|            const phi::u32 new_value = (lhs_value == rhs_value ? 1u : 0u);
 1484|       |
 1485|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1486|      0|        }
 1487|       |
 1488|       |        void SEQUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1489|       |                   const InstructionArg& arg3) noexcept
 1490|      0|        {
 1491|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1492|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1493|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1494|       |
 1495|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1496|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1497|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1498|       |
 1499|      0|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1500|       |
 1501|      0|            const phi::u32 new_value = (src_value == imm_value.unsigned_value ? 1u : 0u);
 1502|       |
 1503|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1504|      0|        }
 1505|       |
 1506|       |        void EQF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1507|       |                 const InstructionArg& arg3) noexcept
 1508|      0|        {
 1509|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1510|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1511|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1512|       |
 1513|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1514|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1515|       |
 1516|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1517|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1518|       |
 1519|      0|            const phi::Boolean new_value = (lhs_value.get() == rhs_value.get());
 1520|       |
 1521|      0|            processor.SetFPSRValue(new_value);
 1522|      0|        }
 1523|       |
 1524|       |        void EQD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1525|       |                 const InstructionArg& arg3) noexcept
 1526|      0|        {
 1527|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1528|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1529|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1530|       |
 1531|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1532|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1533|       |
 1534|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1535|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1536|       |
 1537|      0|            const phi::Boolean new_value = (lhs_value.get() == rhs_value.get());
 1538|       |
 1539|      0|            processor.SetFPSRValue(new_value);
 1540|      0|        }
 1541|       |
 1542|       |        void SNE(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1543|       |                 const InstructionArg& arg3) noexcept
 1544|      1|        {
 1545|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1546|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1547|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1548|       |
 1549|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1550|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1551|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1552|       |
 1553|      1|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1554|      1|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1555|       |
 1556|      1|            const phi::i32 new_value = (lhs_value != rhs_value ? 1 : 0);
 1557|       |
 1558|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1559|      1|        }
 1560|       |
 1561|       |        void SNEI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1562|       |                  const InstructionArg& arg3) noexcept
 1563|      1|        {
 1564|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1565|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1566|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1567|       |
 1568|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
 1569|      1|            const auto& src_reg   = arg2.AsRegisterInt();
 1570|      1|            const auto& imm_value = arg3.AsImmediateValue();
 1571|       |
 1572|      1|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1573|       |
 1574|      1|            const phi::i32 new_value = (src_value != imm_value.signed_value ? 1 : 0);
 1575|       |
 1576|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1577|      1|        }
 1578|       |
 1579|       |        void SNEU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1580|       |                  const InstructionArg& arg3) noexcept
 1581|      0|        {
 1582|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1583|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1584|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1585|       |
 1586|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1587|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1588|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1589|       |
 1590|      0|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1591|      0|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1592|       |
 1593|      0|            const phi::u32 new_value = (lhs_value != rhs_value ? 1u : 0u);
 1594|       |
 1595|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1596|      0|        }
 1597|       |
 1598|       |        void SNEUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1599|       |                   const InstructionArg& arg3) noexcept
 1600|      0|        {
 1601|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1602|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1603|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1604|       |
 1605|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1606|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1607|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1608|       |
 1609|      0|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1610|       |
 1611|      0|            const phi::u32 new_value = (src_value != imm_value.unsigned_value ? 1u : 0u);
 1612|       |
 1613|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1614|      0|        }
 1615|       |
 1616|       |        void NEF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1617|       |                 const InstructionArg& arg3) noexcept
 1618|      0|        {
 1619|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1620|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1621|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1622|       |
 1623|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1624|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1625|       |
 1626|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1627|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1628|       |
 1629|      0|            const phi::Boolean new_value = (lhs_value.get() != rhs_value.get());
 1630|       |
 1631|      0|            processor.SetFPSRValue(new_value);
 1632|      0|        }
 1633|       |
 1634|       |        void NED(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1635|       |                 const InstructionArg& arg3) noexcept
 1636|      0|        {
 1637|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1638|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1639|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1640|       |
 1641|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1642|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1643|       |
 1644|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1645|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1646|       |
 1647|      0|            const phi::Boolean new_value = (lhs_value.get() != rhs_value.get());
 1648|       |
 1649|      0|            processor.SetFPSRValue(new_value);
 1650|      0|        }
 1651|       |
 1652|       |        void BEQZ(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1653|       |                  const InstructionArg& arg3) noexcept
 1654|      1|        {
 1655|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1656|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::Label);
 1657|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1658|       |
 1659|      1|            const auto& test_reg   = arg1.AsRegisterInt();
 1660|      1|            const auto& jump_label = arg2.AsLabel();
 1661|       |
 1662|      1|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1663|       |
 1664|      1|            if (test_value == 0)
 1665|      1|            {
 1666|      1|                JumpToLabel(processor, jump_label.label_name);
 1667|      1|            }
 1668|      1|        }
 1669|       |
 1670|       |        void BNEZ(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1671|       |                  const InstructionArg& arg3) noexcept
 1672|      2|        {
 1673|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1674|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::Label);
 1675|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1676|       |
 1677|      2|            const auto& test_reg   = arg1.AsRegisterInt();
 1678|      2|            const auto& jump_label = arg2.AsLabel();
 1679|       |
 1680|      2|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1681|       |
 1682|      2|            if (test_value != 0)
 1683|      1|            {
 1684|      1|                JumpToLabel(processor, jump_label.label_name);
 1685|      1|            }
 1686|      2|        }
 1687|       |
 1688|       |        void BFPT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1689|       |                  const InstructionArg& arg3) noexcept
 1690|      0|        {
 1691|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::Label);
 1692|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1693|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1694|       |
 1695|      0|            const auto& jump_label = arg1.AsLabel();
 1696|       |
 1697|      0|            phi::Boolean test_value = processor.GetFPSRValue();
 1698|       |
 1699|      0|            if (test_value)
 1700|      0|            {
 1701|      0|                JumpToLabel(processor, jump_label.label_name);
 1702|      0|            }
 1703|      0|        }
 1704|       |
 1705|       |        void BFPF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1706|       |                  const InstructionArg& arg3) noexcept
 1707|      0|        {
 1708|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::Label);
 1709|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1710|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1711|       |
 1712|      0|            const auto& jump_label = arg1.AsLabel();
 1713|       |
 1714|      0|            phi::Boolean test_value = processor.GetFPSRValue();
 1715|       |
 1716|      0|            if (!test_value)
 1717|      0|            {
 1718|      0|                JumpToLabel(processor, jump_label.label_name);
 1719|      0|            }
 1720|      0|        }
 1721|       |
 1722|       |        void J(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1723|       |               const InstructionArg& arg3) noexcept
 1724|  35.0k|        {
 1725|  35.0k|            PHI_ASSERT(arg1.GetType() == ArgumentType::Label);
 1726|  35.0k|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1727|  35.0k|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1728|       |
 1729|  35.0k|            const auto& jump_label = arg1.AsLabel();
 1730|       |
 1731|  35.0k|            JumpToLabel(processor, jump_label.label_name);
 1732|  35.0k|        }
 1733|       |
 1734|       |        void JR(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1735|       |                const InstructionArg& arg3) noexcept
 1736|  10.0k|        {
 1737|  10.0k|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1738|  10.0k|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1739|  10.0k|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1740|       |
 1741|  10.0k|            const auto& jump_register = arg1.AsRegisterInt();
 1742|       |
 1743|  10.0k|            JumpToRegister(processor, jump_register.register_id);
 1744|  10.0k|        }
 1745|       |
 1746|       |        void JAL(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1747|       |                 const InstructionArg& arg3) noexcept
 1748|      1|        {
 1749|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::Label);
 1750|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1751|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1752|       |
 1753|      1|            const auto& jump_label = arg1.AsLabel();
 1754|       |
 1755|      1|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1756|      1|                                                  processor.GetNextProgramCounter());
 1757|       |
 1758|      1|            JumpToLabel(processor, jump_label.label_name);
 1759|      1|        }
 1760|       |
 1761|       |        void JALR(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1762|       |                  const InstructionArg& arg3) noexcept
 1763|  10.0k|        {
 1764|  10.0k|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1765|  10.0k|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1766|  10.0k|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1767|       |
 1768|  10.0k|            const auto& jump_register = arg1.AsRegisterInt();
 1769|       |
 1770|  10.0k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1771|  10.0k|                                                  processor.GetNextProgramCounter());
 1772|       |
 1773|  10.0k|            JumpToRegister(processor, jump_register.register_id);
 1774|  10.0k|        }
 1775|       |
 1776|       |        void LHI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1777|       |                 const InstructionArg& arg3) noexcept
 1778|      0|        {
 1779|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1780|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::ImmediateInteger);
 1781|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1782|       |
 1783|      0|            const IntRegisterID dest_reg  = arg1.AsRegisterInt().register_id;
 1784|      0|            std::int32_t        imm_value = arg2.AsImmediateValue().signed_value.get();
 1785|       |
 1786|      0|            imm_value = (imm_value << 16) & 0xFFFF0000;
 1787|       |
 1788|      0|            processor.IntRegisterSetSignedValue(dest_reg, imm_value);
 1789|      0|        }
 1790|       |
 1791|       |        void LB(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1792|       |                const InstructionArg& arg3) noexcept
 1793|      1|        {
 1794|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1795|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1796|      1|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1797|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1798|       |
 1799|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1800|       |
 1801|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1802|       |
 1803|      1|            if (!optional_address.has_value())
 1804|      0|            {
 1805|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1806|      0|                return;
 1807|      0|            }
 1808|       |
 1809|      1|            phi::i32 address = optional_address.value();
 1810|       |
 1811|      1|            auto optional_value =
 1812|      1|                    processor.GetMemory().LoadByte(static_cast<std::size_t>(address.get()));
 1813|       |
 1814|      1|            if (!optional_value.has_value())
 1815|      0|            {
 1816|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1817|      0|                PHI_LOG_ERROR("Failed to load byte at address {}", address.get());
 1818|      0|                return;
 1819|      0|            }
 1820|       |
 1821|      1|            phi::i32 value = optional_value.value();
 1822|       |
 1823|      1|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1824|      1|        }
 1825|       |
 1826|       |        void LBU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1827|       |                 const InstructionArg& arg3) noexcept
 1828|      2|        {
 1829|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1830|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1831|      2|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1832|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1833|       |
 1834|      2|            const auto& dest_reg = arg1.AsRegisterInt();
 1835|       |
 1836|      2|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1837|       |
 1838|      2|            if (!optional_address.has_value())
 1839|      0|            {
 1840|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1841|      0|                return;
 1842|      0|            }
 1843|       |
 1844|      2|            phi::i32 address = optional_address.value();
 1845|       |
 1846|      2|            auto optional_value =
 1847|      2|                    processor.GetMemory().LoadUnsignedByte(static_cast<std::size_t>(address.get()));
 1848|       |
 1849|      2|            if (!optional_value.has_value())
 1850|      0|            {
 1851|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1852|      0|                PHI_LOG_ERROR("Failed to load unsigned byte at address {}", address.get());
 1853|      0|                return;
 1854|      0|            }
 1855|       |
 1856|      2|            phi::i32 value = optional_value.value();
 1857|       |
 1858|      2|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1859|      2|        }
 1860|       |
 1861|       |        void LH(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1862|       |                const InstructionArg& arg3) noexcept
 1863|      2|        {
 1864|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1865|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1866|      2|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1867|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1868|       |
 1869|      2|            const auto& dest_reg = arg1.AsRegisterInt();
 1870|       |
 1871|      2|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1872|       |
 1873|      2|            if (!optional_address.has_value())
 1874|      0|            {
 1875|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1876|      0|                return;
 1877|      0|            }
 1878|       |
 1879|      2|            phi::i32 address = optional_address.value();
 1880|       |
 1881|      2|            auto optional_value =
 1882|      2|                    processor.GetMemory().LoadHalfWord(static_cast<std::size_t>(address.get()));
 1883|       |
 1884|      2|            if (!optional_value.has_value())
 1885|      0|            {
 1886|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1887|      0|                PHI_LOG_ERROR("Failed to load half byte at address {}", address.get());
 1888|      0|                return;
 1889|      0|            }
 1890|       |
 1891|      2|            phi::i32 value = optional_value.value();
 1892|       |
 1893|      2|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1894|      2|        }
 1895|       |
 1896|       |        void LHU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1897|       |                 const InstructionArg& arg3) noexcept
 1898|      2|        {
 1899|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1900|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1901|      2|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1902|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1903|       |
 1904|      2|            const auto& dest_reg = arg1.AsRegisterInt();
 1905|       |
 1906|      2|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1907|       |
 1908|      2|            if (!optional_address.has_value())
 1909|      0|            {
 1910|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1911|      0|                return;
 1912|      0|            }
 1913|       |
 1914|      2|            phi::i32 address = optional_address.value();
 1915|       |
 1916|      2|            auto optional_value = processor.GetMemory().LoadUnsignedHalfWord(
 1917|      2|                    static_cast<std::size_t>(address.get()));
 1918|       |
 1919|      2|            if (!optional_value.has_value())
 1920|      0|            {
 1921|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1922|      0|                PHI_LOG_ERROR("Failed to load unsigned half byte at address {}", address.get());
 1923|      0|                return;
 1924|      0|            }
 1925|       |
 1926|      2|            phi::i32 value = optional_value.value();
 1927|       |
 1928|      2|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1929|      2|        }
 1930|       |
 1931|       |        void LW(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1932|       |                const InstructionArg& arg3) noexcept
 1933|      6|        {
 1934|      6|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1935|      6|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1936|      6|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1937|      6|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1938|       |
 1939|      6|            const auto& dest_reg = arg1.AsRegisterInt();
 1940|       |
 1941|      6|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1942|       |
 1943|      6|            if (!optional_address.has_value())
 1944|      1|            {
 1945|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1946|      1|                return;
 1947|      1|            }
 1948|       |
 1949|      5|            phi::i32 address = optional_address.value();
 1950|       |
 1951|      5|            auto optional_value =
 1952|      5|                    processor.GetMemory().LoadWord(static_cast<std::size_t>(address.get()));
 1953|       |
 1954|      5|            if (!optional_value.has_value())
 1955|      1|            {
 1956|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1957|      1|                PHI_LOG_ERROR("Failed to load word at address {}", address.get());
 1958|      1|                return;
 1959|      1|            }
 1960|       |
 1961|      4|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1962|      4|        }
 1963|       |
 1964|       |        void LWU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1965|       |                 const InstructionArg& arg3) noexcept
 1966|      3|        {
 1967|      3|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1968|      3|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1969|      3|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1970|      3|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1971|       |
 1972|      3|            const auto& dest_reg = arg1.AsRegisterInt();
 1973|       |
 1974|      3|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1975|       |
 1976|      3|            if (!optional_address.has_value())
 1977|      0|            {
 1978|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1979|      0|                return;
 1980|      0|            }
 1981|       |
 1982|      3|            phi::i32 address = optional_address.value();
 1983|       |
 1984|      3|            auto optional_value =
 1985|      3|                    processor.GetMemory().LoadUnsignedWord(static_cast<std::size_t>(address.get()));
 1986|       |
 1987|      3|            if (!optional_value.has_value())
 1988|      0|            {
 1989|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1990|      0|                PHI_LOG_ERROR("Failed to load unsigned word at address {}", address.get());
 1991|      0|                return;
 1992|      0|            }
 1993|       |
 1994|      3|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1995|      3|        }
 1996|       |
 1997|       |        void LF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1998|       |                const InstructionArg& arg3) noexcept
 1999|      0|        {
 2000|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2001|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 2002|      0|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 2003|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2004|       |
 2005|      0|            const auto& dest_reg = arg1.AsRegisterFloat();
 2006|       |
 2007|      0|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 2008|       |
 2009|      0|            if (!optional_address.has_value())
 2010|      0|            {
 2011|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2012|      0|                return;
 2013|      0|            }
 2014|       |
 2015|      0|            phi::i32 address = optional_address.value();
 2016|       |
 2017|      0|            auto optional_value =
 2018|      0|                    processor.GetMemory().LoadFloat(static_cast<std::size_t>(address.get()));
 2019|       |
 2020|      0|            if (!optional_value.has_value())
 2021|      0|            {
 2022|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2023|      0|                PHI_LOG_ERROR("Failed to load float at address {}", address.get());
 2024|      0|                return;
 2025|      0|            }
 2026|       |
 2027|      0|            processor.FloatRegisterSetFloatValue(dest_reg.register_id, optional_value.value());
 2028|      0|        }
 2029|       |
 2030|       |        void LD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2031|       |                const InstructionArg& arg3) noexcept
 2032|      0|        {
 2033|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2034|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 2035|      0|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 2036|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2037|       |
 2038|      0|            const auto& dest_reg = arg1.AsRegisterFloat();
 2039|       |
 2040|      0|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 2041|       |
 2042|      0|            if (!optional_address.has_value())
 2043|      0|            {
 2044|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2045|      0|                return;
 2046|      0|            }
 2047|       |
 2048|      0|            phi::i32 address = optional_address.value();
 2049|       |
 2050|      0|            auto optional_value =
 2051|      0|                    processor.GetMemory().LoadDouble(static_cast<std::size_t>(address.get()));
 2052|       |
 2053|      0|            if (!optional_value.has_value())
 2054|      0|            {
 2055|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2056|      0|                PHI_LOG_ERROR("Failed to load double at address {}", address.get());
 2057|      0|                return;
 2058|      0|            }
 2059|       |
 2060|      0|            processor.FloatRegisterSetDoubleValue(dest_reg.register_id, optional_value.value());
 2061|      0|        }
 2062|       |
 2063|       |        void SB(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2064|       |                const InstructionArg& arg3) noexcept
 2065|      2|        {
 2066|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2067|      2|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2068|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2069|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2070|       |
 2071|      2|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2072|       |
 2073|      2|            if (!optional_address.has_value())
 2074|      0|            {
 2075|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2076|      0|                return;
 2077|      0|            }
 2078|       |
 2079|      2|            phi::i32 address = optional_address.value();
 2080|       |
 2081|      2|            const auto& src_reg = arg2.AsRegisterInt();
 2082|       |
 2083|      2|            phi::i32 value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 2084|       |
 2085|      2|            phi::Boolean success = processor.GetMemory().StoreByte(
 2086|      2|                    static_cast<std::size_t>(address.get()), static_cast<std::int8_t>(value.get()));
 2087|       |
 2088|      2|            if (!success)
 2089|      0|            {
 2090|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2091|      0|                PHI_LOG_ERROR("Failed to store byte at address {}", address.get());
 2092|      0|            }
 2093|      2|        }
 2094|       |
 2095|       |        void SBU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2096|       |                 const InstructionArg& arg3) noexcept
 2097|      2|        {
 2098|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2099|      2|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2100|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2101|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2102|       |
 2103|      2|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2104|       |
 2105|      2|            if (!optional_address.has_value())
 2106|      0|            {
 2107|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2108|      0|                return;
 2109|      0|            }
 2110|       |
 2111|      2|            phi::i32 address = optional_address.value();
 2112|       |
 2113|      2|            const auto& src_reg = arg2.AsRegisterInt();
 2114|       |
 2115|      2|            phi::u32 value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 2116|       |
 2117|      2|            phi::Boolean success =
 2118|      2|                    processor.GetMemory().StoreUnsignedByte(static_cast<std::size_t>(address.get()),
 2119|      2|                                                            static_cast<std::uint8_t>(value.get()));
 2120|       |
 2121|      2|            if (!success)
 2122|      0|            {
 2123|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2124|      0|                PHI_LOG_ERROR("Failed to store unsigned byte at address {}", address.get());
 2125|      0|            }
 2126|      2|        }
 2127|       |
 2128|       |        void SH(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2129|       |                const InstructionArg& arg3) noexcept
 2130|      2|        {
 2131|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2132|      2|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2133|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2134|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2135|       |
 2136|      2|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2137|       |
 2138|      2|            if (!optional_address.has_value())
 2139|      0|            {
 2140|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2141|      0|                return;
 2142|      0|            }
 2143|       |
 2144|      2|            phi::i32 address = optional_address.value();
 2145|       |
 2146|      2|            const auto& src_reg = arg2.AsRegisterInt();
 2147|       |
 2148|      2|            phi::i32 value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 2149|       |
 2150|      2|            phi::Boolean success =
 2151|      2|                    processor.GetMemory().StoreHalfWord(static_cast<std::size_t>(address.get()),
 2152|      2|                                                        static_cast<std::int16_t>(value.get()));
 2153|       |
 2154|      2|            if (!success)
 2155|      0|            {
 2156|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2157|      0|                PHI_LOG_ERROR("Failed to store half word at address {}", address.get());
 2158|      0|            }
 2159|      2|        }
 2160|       |
 2161|       |        void SHU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2162|       |                 const InstructionArg& arg3) noexcept
 2163|      2|        {
 2164|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2165|      2|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2166|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2167|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2168|       |
 2169|      2|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2170|       |
 2171|      2|            if (!optional_address.has_value())
 2172|      0|            {
 2173|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2174|      0|                return;
 2175|      0|            }
 2176|       |
 2177|      2|            phi::i32 address = optional_address.value();
 2178|       |
 2179|      2|            const auto& src_reg = arg2.AsRegisterInt();
 2180|       |
 2181|      2|            phi::u32 value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 2182|       |
 2183|      2|            phi::Boolean success = processor.GetMemory().StoreUnsignedHalfWord(
 2184|      2|                    static_cast<std::size_t>(address.get()),
 2185|      2|                    static_cast<std::uint16_t>(value.get()));
 2186|       |
 2187|      2|            if (!success)
 2188|      0|            {
 2189|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2190|      0|                PHI_LOG_ERROR("Failed to store unsigned half word at address {}", address.get());
 2191|      0|            }
 2192|      2|        }
 2193|       |
 2194|       |        void SW(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2195|       |                const InstructionArg& arg3) noexcept
 2196|      5|        {
 2197|      5|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2198|      5|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2199|      5|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2200|      5|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2201|       |
 2202|      5|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2203|       |
 2204|      5|            if (!optional_address.has_value())
 2205|      1|            {
 2206|      1|                processor.Raise(Exception::AddressOutOfBounds);
 2207|      1|                return;
 2208|      1|            }
 2209|       |
 2210|      4|            phi::i32 address = optional_address.value();
 2211|       |
 2212|      4|            const auto& src_reg = arg2.AsRegisterInt();
 2213|       |
 2214|      4|            phi::i32 value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 2215|       |
 2216|      4|            phi::Boolean success =
 2217|      4|                    processor.GetMemory().StoreWord(static_cast<std::size_t>(address.get()), value);
 2218|       |
 2219|      4|            if (!success)
 2220|      1|            {
 2221|      1|                processor.Raise(Exception::AddressOutOfBounds);
 2222|      1|                PHI_LOG_ERROR("Failed to store word at address {}", address.get());
 2223|      1|            }
 2224|      4|        }
 2225|       |
 2226|       |        void SWU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2227|       |                 const InstructionArg& arg3) noexcept
 2228|      2|        {
 2229|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2230|      2|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2231|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2232|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2233|       |
 2234|      2|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2235|       |
 2236|      2|            if (!optional_address.has_value())
 2237|      0|            {
 2238|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2239|      0|                return;
 2240|      0|            }
 2241|       |
 2242|      2|            phi::i32 address = optional_address.value();
 2243|       |
 2244|      2|            const auto& src_reg = arg2.AsRegisterInt();
 2245|       |
 2246|      2|            phi::u32 value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 2247|       |
 2248|      2|            phi::Boolean success = processor.GetMemory().StoreUnsignedWord(
 2249|      2|                    static_cast<std::size_t>(address.get()), value);
 2250|       |
 2251|      2|            if (!success)
 2252|      0|            {
 2253|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2254|      0|                PHI_LOG_ERROR("Failed to store unsigned word at address {}", address.get());
 2255|      0|            }
 2256|      2|        }
 2257|       |
 2258|       |        void SF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2259|       |                const InstructionArg& arg3) noexcept
 2260|      0|        {
 2261|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2262|      0|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2263|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2264|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2265|       |
 2266|      0|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2267|       |
 2268|      0|            if (!optional_address.has_value())
 2269|      0|            {
 2270|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2271|      0|                return;
 2272|      0|            }
 2273|       |
 2274|      0|            phi::i32 address = optional_address.value();
 2275|       |
 2276|      0|            const auto& src_reg = arg2.AsRegisterFloat();
 2277|       |
 2278|      0|            phi::f32 value = processor.FloatRegisterGetFloatValue(src_reg.register_id);
 2279|       |
 2280|      0|            phi::Boolean success = processor.GetMemory().StoreFloat(
 2281|      0|                    static_cast<std::size_t>(address.get()), value);
 2282|       |
 2283|      0|            if (!success)
 2284|      0|            {
 2285|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2286|      0|                PHI_LOG_ERROR("Failed to store float at address {}", address.get());
 2287|      0|            }
 2288|      0|        }
 2289|       |
 2290|       |        void SD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2291|       |                const InstructionArg& arg3) noexcept
 2292|      0|        {
 2293|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2294|      0|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2295|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2296|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2297|       |
 2298|      0|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2299|       |
 2300|      0|            if (!optional_address.has_value())
 2301|      0|            {
 2302|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2303|      0|                return;
 2304|      0|            }
 2305|       |
 2306|      0|            phi::i32 address = optional_address.value();
 2307|       |
 2308|      0|            const auto& src_reg = arg2.AsRegisterFloat();
 2309|       |
 2310|      0|            phi::f64 value = processor.FloatRegisterGetDoubleValue(src_reg.register_id);
 2311|       |
 2312|      0|            phi::Boolean success = processor.GetMemory().StoreDouble(
 2313|      0|                    static_cast<std::size_t>(address.get()), value);
 2314|       |
 2315|      0|            if (!success)
 2316|      0|            {
 2317|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2318|      0|                PHI_LOG_ERROR("Failed to store float at address {}", address.get());
 2319|      0|            }
 2320|      0|        }
 2321|       |
 2322|       |        void MOVF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2323|       |                  const InstructionArg& arg3) noexcept
 2324|      0|        {
 2325|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2326|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2327|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2328|       |
 2329|      0|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 2330|      0|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 2331|       |
 2332|      0|            const phi::f32 source_value = processor.FloatRegisterGetFloatValue(source_reg);
 2333|       |
 2334|      0|            processor.FloatRegisterSetFloatValue(dest_reg, source_value);
 2335|      0|        }
 2336|       |
 2337|       |        void MOVD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2338|       |                  const InstructionArg& arg3) noexcept
 2339|      0|        {
 2340|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2341|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2342|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2343|       |
 2344|      0|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 2345|      0|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 2346|       |
 2347|      0|            const phi::f64 source_value = processor.FloatRegisterGetDoubleValue(source_reg);
 2348|       |
 2349|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, source_value);
 2350|      0|        }
 2351|       |
 2352|       |        void MOVFP2I(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2353|       |                     const InstructionArg& arg3) noexcept
 2354|      0|        {
 2355|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 2356|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2357|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2358|       |
 2359|      0|            const IntRegisterID   dest_reg   = arg1.AsRegisterInt().register_id;
 2360|      0|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 2361|       |
 2362|      0|            const float source_value = processor.FloatRegisterGetFloatValue(source_reg).get();
 2363|       |
 2364|      0|            const std::uint32_t moved_value =
 2365|      0|                    *reinterpret_cast<const std::uint32_t*>(&source_value);
 2366|       |
 2367|      0|            processor.IntRegisterSetUnsignedValue(dest_reg, moved_value);
 2368|      0|        }
 2369|       |
 2370|       |        void MOVI2FP(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2371|       |                     const InstructionArg& arg3) noexcept
 2372|      0|        {
 2373|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2374|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2375|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2376|       |
 2377|      0|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 2378|      0|            const IntRegisterID   source_reg = arg2.AsRegisterInt().register_id;
 2379|       |
 2380|      0|            const std::uint32_t source_value =
 2381|      0|                    processor.IntRegisterGetUnsignedValue(source_reg).get();
 2382|       |
 2383|      0|            const float moved_value = *reinterpret_cast<const float*>(&source_value);
 2384|       |
 2385|      0|            processor.FloatRegisterSetFloatValue(dest_reg, moved_value);
 2386|      0|        }
 2387|       |
 2388|       |        void CVTF2D(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2389|       |                    const InstructionArg& arg3) noexcept
 2390|      0|        {
 2391|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2392|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2393|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2394|       |
 2395|      0|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2396|      0|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2397|       |
 2398|      0|            const phi::f32 src_value = processor.FloatRegisterGetFloatValue(src_reg);
 2399|       |
 2400|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, src_value);
 2401|      0|        }
 2402|       |
 2403|       |        void CVTF2I(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2404|       |                    const InstructionArg& arg3) noexcept
 2405|      0|        {
 2406|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2407|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2408|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2409|       |
 2410|      0|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2411|      0|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2412|       |
 2413|      0|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).get();
 2414|      0|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2415|      0|            const float        converted_value_float =
 2416|      0|                    *reinterpret_cast<const float*>(&converted_value_int);
 2417|       |
 2418|      0|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2419|      0|        }
 2420|       |
 2421|       |        void CVTD2F(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2422|       |                    const InstructionArg& arg3) noexcept
 2423|      0|        {
 2424|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2425|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2426|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2427|       |
 2428|      0|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2429|      0|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2430|       |
 2431|      0|            const double src_value       = processor.FloatRegisterGetDoubleValue(src_reg).get();
 2432|      0|            const float  converted_value = static_cast<float>(src_value);
 2433|       |
 2434|      0|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value);
 2435|      0|        }
 2436|       |
 2437|       |        void CVTD2I(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2438|       |                    const InstructionArg& arg3) noexcept
 2439|      0|        {
 2440|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2441|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2442|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2443|       |
 2444|      0|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2445|      0|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2446|       |
 2447|      0|            const double       src_value = processor.FloatRegisterGetDoubleValue(src_reg).get();
 2448|      0|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2449|      0|            const float        converted_value_float =
 2450|      0|                    *reinterpret_cast<const float*>(&converted_value_int);
 2451|       |
 2452|      0|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2453|      0|        }
 2454|       |
 2455|       |        void CVTI2F(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2456|       |                    const InstructionArg& arg3) noexcept
 2457|      0|        {
 2458|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2459|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2460|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2461|       |
 2462|      0|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2463|      0|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2464|       |
 2465|      0|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).get();
 2466|      0|            const std::int32_t converted_value_int =
 2467|      0|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2468|      0|            const float converted_value_float = static_cast<float>(converted_value_int);
 2469|       |
 2470|      0|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2471|      0|        }
 2472|       |
 2473|       |        void CVTI2D(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2474|       |                    const InstructionArg& arg3) noexcept
 2475|      0|        {
 2476|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2477|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2478|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2479|       |
 2480|      0|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2481|      0|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2482|       |
 2483|      0|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).get();
 2484|      0|            const std::int32_t converted_value_int =
 2485|      0|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2486|      0|            const double converted_value_double = static_cast<double>(converted_value_int);
 2487|       |
 2488|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, converted_value_double);
 2489|      0|        }
 2490|       |
 2491|       |        void TRAP(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2492|       |                  const InstructionArg& arg3) noexcept
 2493|      1|        {
 2494|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::ImmediateInteger);
 2495|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 2496|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2497|       |
 2498|      1|            processor.Raise(Exception::Trap);
 2499|      1|        }
 2500|       |
 2501|       |        void HALT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2502|       |                  const InstructionArg& arg3) noexcept
 2503|      1|        {
 2504|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::None);
 2505|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 2506|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2507|       |
 2508|      1|            processor.Raise(Exception::Halt);
 2509|      1|        }
 2510|       |
 2511|       |        void NOP(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2512|       |                 const InstructionArg& arg3) noexcept
 2513|  5.00k|        {
 2514|  5.00k|            PHI_ASSERT(arg1.GetType() == ArgumentType::None);
 2515|  5.00k|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 2516|  5.00k|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2517|       |
 2518|       |            /* Do nothing */
 2519|  5.00k|        }
 2520|       |    } // namespace impl
 2521|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/Token.cpp:
    1|       |#include "DLX/Token.hpp"
    2|       |#include "Phi/Core/Assert.hpp"
    3|       |
    4|       |#include <magic_enum.hpp>
    5|       |#include <string>
    6|       |
    7|       |namespace dlx
    8|       |{
    9|       |    Token::Token(Type type, std::string_view text, phi::u64 line_number, phi::u64 column,
   10|       |                 std::uint32_t hint) noexcept
   11|       |        : m_Type{type}
   12|       |        , m_Text{text}
   13|       |        , m_LineNumber{line_number}
   14|       |        , m_Column{column}
   15|       |        , m_Hint{hint}
   16|   248k|    {}
   17|       |
   18|       |    Token::Type Token::GetType() const noexcept
   19|   253k|    {
   20|   253k|        return m_Type;
   21|   253k|    }
   22|       |
   23|       |    std::string_view Token::GetTypeName() const noexcept
   24|  1.35k|    {
   25|  1.35k|        return magic_enum::enum_name(m_Type);
   26|  1.35k|    }
   27|       |
   28|       |    phi::u64 Token::GetLineNumber() const noexcept
   29|      0|    {
   30|      0|        return m_LineNumber;
   31|      0|    }
   32|       |
   33|       |    phi::u64 Token::GetColumn() const noexcept
   34|      0|    {
   35|      0|        return m_Column;
   36|      0|    }
   37|       |
   38|       |    phi::usize Token::GetLength() const noexcept
   39|      0|    {
   40|      0|        return m_Text.length();
   41|      0|    }
   42|       |
   43|       |    std::string_view Token::GetText() const noexcept
   44|   336k|    {
   45|   336k|        return m_Text;
   46|   336k|    }
   47|       |
   48|       |    std::string Token::GetTextString() const noexcept
   49|      0|    {
   50|      0|        return std::string(m_Text.data(), m_Text.length());
   51|      0|    }
   52|       |
   53|       |    std::uint32_t Token::GetHint() const noexcept
   54|  2.56k|    {
   55|  2.56k|        PHI_ASSERT(m_Type == Type::RegisterInt || m_Type == Type::RegisterFloat ||
   56|  2.56k|                   m_Type == Type::IntegerLiteral || m_Type == Type::OpCode);
   57|       |
   58|  2.56k|        return m_Hint;
   59|  2.56k|    }
   60|       |
   61|       |    std::string Token::DebugInfo() const noexcept
   62|      0|    {
   63|      0|        std::string pos_info = "(" + std::to_string(GetLineNumber().get()) + ":" +
   64|      0|                               std::to_string(GetColumn().get()) + ")";
   65|       |
   66|      0|        switch (m_Type)
   67|      0|        {
   68|      0|            case Type::Colon:
   69|      0|                return "Token[Colon]" + pos_info;
   70|      0|            case Type::Comma:
   71|      0|                return "Token[Comma]" + pos_info;
   72|      0|            case Type::Comment:
   73|      0|                return "Token[Comment]" + pos_info + ": '" + GetTextString() + "'";
   74|      0|            case Type::OpCode:
   75|      0|                return "Token[OpCode]" + pos_info + ": '" + GetTextString() + "'";
   76|      0|            case Type::RegisterInt:
   77|      0|                return "Token[RegisterInt]" + pos_info + ": '" + GetTextString() + "'";
   78|      0|            case Type::RegisterFloat:
   79|      0|                return "Token[RegisterFloat]" + pos_info + ": '" + GetTextString() + "'";
   80|      0|            case Type::RegisterStatus:
   81|      0|                return "Token[RegisterStatus]" + pos_info + ": '" + GetTextString() + "'";
   82|      0|            case Type::LabelIdentifier:
   83|      0|                return "Token[LabelIdentifier]" + pos_info + ": '" + GetTextString() + "'";
   84|      0|            case Type::NewLine:
   85|      0|                return "Token[NewLine]" + pos_info;
   86|      0|            case Type::OpenBracket:
   87|      0|                return "Token[OpenBracket]" + pos_info;
   88|      0|            case Type::ClosingBracket:
   89|      0|                return "Token[ClosingBracket]" + pos_info;
   90|      0|            case Type::IntegerLiteral:
   91|      0|                return "Token[IntegerLiteral]" + pos_info + ": '" + GetTextString() + "'";
   92|      0|            case Type::ImmediateInteger:
   93|      0|                return "Token[ImmediateInteger]" + pos_info + ": " + GetTextString() + "'";
   94|      0|            case Type::Unknown:
   95|      0|                return "Token[Unknown]" + pos_info;
   96|      0|            default:
   97|      0|                PHI_ASSERT_NOT_REACHED();
   98|      0|                return "Token[NotFound]" + pos_info;
   99|      0|        }
  100|      0|    }
  101|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/Processor.cpp:
    1|       |#include "DLX/Processor.hpp"
    2|       |
    3|       |#include "DLX/FloatRegister.hpp"
    4|       |#include "DLX/InstructionInfo.hpp"
    5|       |#include "DLX/Parser.hpp"
    6|       |#include "DLX/RegisterNames.hpp"
    7|       |#include "DLX/StatusRegister.hpp"
    8|       |#include "Phi/Core/Log.hpp"
    9|       |#include "Phi/Core/Types.hpp"
   10|       |
   11|       |namespace dlx
   12|       |{
   13|       |    static phi::Boolean RegisterAccessTypeMatches(RegisterAccessType expected_access,
   14|       |                                                  RegisterAccessType access) noexcept
   15|  30.1k|    {
   16|  30.1k|        PHI_ASSERT(access == RegisterAccessType::Signed || access == RegisterAccessType::Unsigned ||
   17|  30.1k|                   access == RegisterAccessType::Float || access == RegisterAccessType::Double);
   18|       |
   19|  30.1k|        switch (expected_access)
   20|  30.1k|        {
   21|     49|            case RegisterAccessType::Ignored:
   22|     49|                return true;
   23|      0|            case RegisterAccessType::None:
   24|      0|                return false;
   25|      0|            case RegisterAccessType::MixedFloatDouble:
   26|      0|                return access == RegisterAccessType::Float || access == RegisterAccessType::Double;
   27|  30.1k|            default:
   28|  30.1k|                return expected_access == access;
   29|  30.1k|        }
   30|  30.1k|    }
   31|       |
   32|       |    Processor::Processor() noexcept
   33|       |        : m_MemoryBlock(1000u, 1000u)
   34|    978|    {
   35|       |        // Mark R0 as ready only
   36|    978|        m_IntRegisters.at(0).SetReadOnly(true);
   37|    978|    }
   38|       |
   39|       |    IntRegister& Processor::GetIntRegister(IntRegisterID id) noexcept
   40|  10.0k|    {
   41|  10.0k|        PHI_ASSERT(id != IntRegisterID::None);
   42|  10.0k|        std::underlying_type_t<IntRegisterID> id_value =
   43|  10.0k|                static_cast<std::underlying_type_t<IntRegisterID>>(id);
   44|       |
   45|  10.0k|        PHI_ASSERT(id_value >= 0 && id_value <= 31);
   46|       |
   47|  10.0k|        return m_IntRegisters.at(id_value);
   48|  10.0k|    }
   49|       |
   50|       |    const IntRegister& Processor::GetIntRegister(IntRegisterID id) const noexcept
   51|  20.1k|    {
   52|  20.1k|        PHI_ASSERT(id != IntRegisterID::None);
   53|  20.1k|        std::underlying_type_t<IntRegisterID> id_value =
   54|  20.1k|                static_cast<std::underlying_type_t<IntRegisterID>>(id);
   55|       |
   56|  20.1k|        PHI_ASSERT(id_value >= 0 && id_value <= 31);
   57|       |
   58|  20.1k|        return m_IntRegisters.at(id_value);
   59|  20.1k|    }
   60|       |
   61|       |    phi::i32 Processor::IntRegisterGetSignedValue(IntRegisterID id) const noexcept
   62|     92|    {
   63|     92|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Signed))
   64|      7|        {
   65|      7|            PHI_LOG_WARN("Mismatch for instruction access type");
   66|      7|        }
   67|       |
   68|     92|        return GetIntRegister(id).GetSignedValue();
   69|     92|    }
   70|       |
   71|       |    phi::u32 Processor::IntRegisterGetUnsignedValue(IntRegisterID id) const noexcept
   72|  20.0k|    {
   73|  20.0k|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
   74|  20.0k|                                       RegisterAccessType::Unsigned))
   75|      0|        {
   76|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
   77|      0|        }
   78|       |
   79|  20.0k|        return GetIntRegister(id).GetUnsignedValue();
   80|  20.0k|    }
   81|       |
   82|       |    void Processor::IntRegisterSetSignedValue(IntRegisterID id, phi::i32 value) noexcept
   83|     46|    {
   84|     46|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Signed))
   85|      0|        {
   86|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
   87|      0|        }
   88|       |
   89|     46|        IntRegister& reg = GetIntRegister(id);
   90|       |
   91|     46|        if (reg.IsReadOnly())
   92|      0|        {
   93|      0|            return;
   94|      0|        }
   95|       |
   96|     46|        reg.SetSignedValue(value);
   97|     46|    }
   98|       |
   99|       |    void Processor::IntRegisterSetUnsignedValue(IntRegisterID id, phi::u32 value) noexcept
  100|  10.0k|    {
  101|  10.0k|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  102|  10.0k|                                       RegisterAccessType::Unsigned))
  103|      0|        {
  104|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
  105|      0|        }
  106|       |
  107|  10.0k|        IntRegister& reg = GetIntRegister(id);
  108|       |
  109|  10.0k|        if (reg.IsReadOnly())
  110|      0|        {
  111|      0|            return;
  112|      0|        }
  113|       |
  114|  10.0k|        reg.SetUnsignedValue(value);
  115|  10.0k|    }
  116|       |
  117|       |    FloatRegister& Processor::GetFloatRegister(FloatRegisterID id) noexcept
  118|      0|    {
  119|      0|        PHI_ASSERT(id != FloatRegisterID::None);
  120|      0|        std::underlying_type_t<FloatRegisterID> id_value =
  121|      0|                static_cast<std::underlying_type_t<FloatRegisterID>>(id);
  122|       |
  123|      0|        PHI_ASSERT(id_value >= 0 && id_value <= 31);
  124|       |
  125|      0|        return m_FloatRegisters.at(id_value);
  126|      0|    }
  127|       |
  128|       |    const FloatRegister& Processor::GetFloatRegister(FloatRegisterID id) const noexcept
  129|      0|    {
  130|      0|        PHI_ASSERT(id != FloatRegisterID::None);
  131|      0|        std::underlying_type_t<FloatRegisterID> id_value =
  132|      0|                static_cast<std::underlying_type_t<FloatRegisterID>>(id);
  133|       |
  134|      0|        PHI_ASSERT(id_value >= 0 && id_value <= 31);
  135|       |
  136|      0|        return m_FloatRegisters.at(id_value);
  137|      0|    }
  138|       |
  139|       |    [[nodiscard]] phi::f32 Processor::FloatRegisterGetFloatValue(FloatRegisterID id) const noexcept
  140|      0|    {
  141|      0|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Float))
  142|      0|        {
  143|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
  144|      0|        }
  145|       |
  146|      0|        const FloatRegister& reg = GetFloatRegister(id);
  147|       |
  148|      0|        return reg.GetValue();
  149|      0|    }
  150|       |
  151|       |    [[nodiscard]] phi::f64 Processor::FloatRegisterGetDoubleValue(FloatRegisterID id) noexcept
  152|      0|    {
  153|      0|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Double))
  154|      0|        {
  155|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
  156|      0|        }
  157|       |
  158|      0|        if (id == FloatRegisterID::F31)
  159|      0|        {
  160|      0|            Raise(Exception::RegisterOutOfBounds);
  161|      0|            return phi::f64(0.0);
  162|      0|        }
  163|       |
  164|      0|        const FloatRegister& first_reg = GetFloatRegister(id);
  165|      0|        const FloatRegister& second_reg =
  166|      0|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  167|       |
  168|      0|        const float first_value  = first_reg.GetValue().get();
  169|      0|        const float second_value = second_reg.GetValue().get();
  170|       |
  171|      0|        const std::uint32_t first_value_bits =
  172|      0|                *reinterpret_cast<const std::uint32_t*>(&first_value);
  173|      0|        const std::uint32_t second_value_bits =
  174|      0|                *reinterpret_cast<const std::uint32_t*>(&second_value);
  175|       |
  176|      0|        std::uint64_t final_value_bits =
  177|      0|                static_cast<std::uint64_t>(second_value_bits) << 32u | first_value_bits;
  178|       |
  179|      0|        return *reinterpret_cast<double*>(&final_value_bits);
  180|      0|    }
  181|       |
  182|       |    void Processor::FloatRegisterSetFloatValue(FloatRegisterID id, phi::f32 value) noexcept
  183|      0|    {
  184|      0|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Float))
  185|      0|        {
  186|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
  187|      0|        }
  188|       |
  189|      0|        FloatRegister& reg = GetFloatRegister(id);
  190|       |
  191|      0|        reg.SetValue(value);
  192|      0|    }
  193|       |
  194|       |    void Processor::FloatRegisterSetDoubleValue(FloatRegisterID id, phi::f64 value) noexcept
  195|      0|    {
  196|      0|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Double))
  197|      0|        {
  198|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
  199|      0|        }
  200|       |
  201|      0|        if (id == FloatRegisterID::F31)
  202|      0|        {
  203|      0|            Raise(Exception::RegisterOutOfBounds);
  204|      0|            return;
  205|      0|        }
  206|       |
  207|      0|        const constexpr std::uint64_t first_32_bits  = 0b11111111'11111111'11111111'11111111;
  208|      0|        const constexpr std::uint64_t second_32_bits = first_32_bits << 32u;
  209|       |
  210|      0|        double              value_raw  = value.get();
  211|      0|        const std::uint64_t value_bits = *reinterpret_cast<std::uint64_t*>(&value_raw);
  212|       |
  213|      0|        const std::uint32_t first_bits  = value_bits & first_32_bits;
  214|      0|        const std::uint32_t second_bits = (value_bits & second_32_bits) >> 32u;
  215|       |
  216|      0|        const float first_value  = *reinterpret_cast<const float*>(&first_bits);
  217|      0|        const float second_value = *reinterpret_cast<const float*>(&second_bits);
  218|       |
  219|      0|        FloatRegister& first_reg = GetFloatRegister(id);
  220|      0|        FloatRegister& second_reg =
  221|      0|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  222|       |
  223|      0|        first_reg.SetValue(first_value);
  224|      0|        second_reg.SetValue(second_value);
  225|      0|    }
  226|       |
  227|       |    StatusRegister& Processor::GetFPSR() noexcept
  228|      0|    {
  229|      0|        return m_FPSR;
  230|      0|    }
  231|       |
  232|       |    const StatusRegister& Processor::GetFPSR() const noexcept
  233|      0|    {
  234|      0|        return m_FPSR;
  235|      0|    }
  236|       |
  237|       |    phi::Boolean Processor::GetFPSRValue() const noexcept
  238|      0|    {
  239|      0|        const StatusRegister& status_reg = GetFPSR();
  240|       |
  241|      0|        return status_reg.Get();
  242|      0|    }
  243|       |
  244|       |    void Processor::SetFPSRValue(phi::Boolean value) noexcept
  245|      0|    {
  246|      0|        StatusRegister& status_reg = GetFPSR();
  247|       |
  248|      0|        status_reg.SetStatus(value);
  249|      0|    }
  250|       |
  251|       |    void Processor::ExecuteInstruction(const Instruction& inst) noexcept
  252|  60.1k|    {
  253|  60.1k|        m_CurrentInstructionAccessType = inst.GetInfo().GetRegisterAccessType();
  254|       |
  255|  60.1k|        inst.Execute(*this);
  256|  60.1k|    }
  257|       |
  258|       |    void Processor::LoadProgram(ParsedProgram& programm) noexcept
  259|    978|    {
  260|    978|        m_CurrentProgram = &programm;
  261|       |
  262|    978|        m_ProgramCounter               = 0u;
  263|    978|        m_Halted                       = false;
  264|    978|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  265|    978|    }
  266|       |
  267|       |    phi::ObserverPtr<ParsedProgram> Processor::GetCurrentProgramm() const noexcept
  268|  55.0k|    {
  269|  55.0k|        return m_CurrentProgram;
  270|  55.0k|    }
  271|       |
  272|       |    void Processor::ExecuteCurrentProgram() noexcept
  273|    978|    {
  274|    978|        PHI_ASSERT(m_CurrentProgram);
  275|       |
  276|       |        // Don't execute a program with parsing errors
  277|    978|        if (!m_CurrentProgram->m_ParseErrors.empty())
  278|    789|        {
  279|    789|            return;
  280|    789|        }
  281|       |
  282|    189|        m_ProgramCounter      = 0u;
  283|    189|        m_Halted              = false;
  284|    189|        m_LastRaisedException = Exception::None;
  285|       |
  286|    189|        phi::usize StepCount{0u};
  287|       |
  288|  60.2k|        while (m_ProgramCounter < m_CurrentProgram->m_Instructions.size() && !m_Halted &&
  289|  60.2k|               (m_MaxNumberOfSteps != 0u && StepCount < m_MaxNumberOfSteps))
  290|  60.1k|        {
  291|  60.1k|            m_NextProgramCounter = m_ProgramCounter + 1u;
  292|       |
  293|  60.1k|            const auto& current_instruction =
  294|  60.1k|                    m_CurrentProgram->m_Instructions.at(m_ProgramCounter.get());
  295|  60.1k|            ExecuteInstruction(current_instruction);
  296|       |
  297|  60.1k|            m_ProgramCounter = m_NextProgramCounter;
  298|       |
  299|  60.1k|            ++StepCount;
  300|  60.1k|        }
  301|    189|    }
  302|       |
  303|       |    void Processor::ClearRegisters() noexcept
  304|    978|    {
  305|    978|        for (auto& reg : m_IntRegisters)
  306|  31.2k|        {
  307|  31.2k|            reg.SetSignedValue(0);
  308|  31.2k|        }
  309|       |
  310|    978|        for (auto& reg : m_FloatRegisters)
  311|  31.2k|        {
  312|  31.2k|            reg.SetValue(0.0f);
  313|  31.2k|        }
  314|       |
  315|    978|        m_FPSR.SetStatus(false);
  316|    978|    }
  317|       |
  318|       |    void Processor::ClearMemory() noexcept
  319|    978|    {
  320|    978|        m_MemoryBlock.Clear();
  321|    978|    }
  322|       |
  323|       |    void Processor::Raise(Exception exception) noexcept
  324|     25|    {
  325|     25|        PHI_ASSERT(exception != Exception::None, "Cannot raise None exception");
  326|       |
  327|     25|        m_LastRaisedException = exception;
  328|       |
  329|     25|        switch (exception)
  330|     25|        {
  331|      0|            case Exception::None:
  332|      0|                PHI_ASSERT_NOT_REACHED();
  333|      0|                return;
  334|      4|            case Exception::DivideByZero:
  335|      4|                m_Halted = true;
  336|      4|                PHI_LOG_ERROR("Division through zero");
  337|      4|                return;
  338|      0|            case Exception::Overflow:
  339|      0|                PHI_LOG_WARN("Overflow");
  340|      0|                return;
  341|      1|            case Exception::Underflow:
  342|      1|                PHI_LOG_WARN("Underflow");
  343|      1|                return;
  344|      1|            case Exception::Trap:
  345|      1|                m_Halted = true;
  346|      1|                PHI_LOG_ERROR("Trapped");
  347|      1|                return;
  348|      1|            case Exception::Halt:
  349|      1|                m_Halted = true;
  350|      1|                return;
  351|      6|            case Exception::UnknownLabel:
  352|      6|                m_Halted = true;
  353|      6|                PHI_LOG_ERROR("Unknown label");
  354|      6|                return;
  355|      8|            case Exception::BadShift:
  356|      8|                PHI_LOG_ERROR("Bad shift");
  357|      8|                return;
  358|      4|            case Exception::AddressOutOfBounds:
  359|      4|                PHI_LOG_ERROR("Address out of bounds");
  360|      4|                m_Halted = true;
  361|      4|                return;
  362|      0|            case Exception::RegisterOutOfBounds:
  363|      0|                PHI_LOG_ERROR("Register out of bounds");
  364|      0|                m_Halted = true;
  365|      0|                return;
  366|      0|        }
  367|       |
  368|      0|        PHI_ASSERT_NOT_REACHED();
  369|      0|    }
  370|       |
  371|       |    Exception Processor::GetLastRaisedException() const noexcept
  372|      0|    {
  373|      0|        return m_LastRaisedException;
  374|      0|    }
  375|       |
  376|       |    phi::Boolean Processor::IsHalted() const noexcept
  377|      0|    {
  378|      0|        return m_Halted;
  379|      0|    }
  380|       |
  381|       |    const MemoryBlock& Processor::GetMemory() const noexcept
  382|      0|    {
  383|      0|        return m_MemoryBlock;
  384|      0|    }
  385|       |
  386|       |    MemoryBlock& Processor::GetMemory() noexcept
  387|     29|    {
  388|     29|        return m_MemoryBlock;
  389|     29|    }
  390|       |
  391|       |    phi::u32 Processor::GetProgramCounter() const noexcept
  392|      0|    {
  393|      0|        return m_ProgramCounter;
  394|      0|    }
  395|       |
  396|       |    void Processor::SetProgramCounter(phi::u32 new_pc) noexcept
  397|      0|    {
  398|      0|        m_ProgramCounter = new_pc;
  399|      0|    }
  400|       |
  401|       |    [[nodiscard]] phi::u32 Processor::GetNextProgramCounter() const noexcept
  402|  10.0k|    {
  403|  10.0k|        return m_NextProgramCounter;
  404|  10.0k|    }
  405|       |
  406|       |    void Processor::SetNextProgramCounter(phi::u32 new_npc) noexcept
  407|  55.0k|    {
  408|  55.0k|        m_NextProgramCounter = new_npc;
  409|  55.0k|    }
  410|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/FloatRegister.cpp:
    1|       |#include "DLX/FloatRegister.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    void FloatRegister::SetValue(const phi::f32 val) noexcept
    6|  31.2k|    {
    7|  31.2k|        m_Value = val;
    8|  31.2k|    }
    9|       |
   10|       |    phi::f32 FloatRegister::GetValue() const noexcept
   11|      0|    {
   12|      0|        return m_Value;
   13|      0|    }
   14|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/Parser.cpp:
    1|       |#include "DLX/Parser.hpp"
    2|       |
    3|       |#include "DLX/InstructionArg.hpp"
    4|       |#include "DLX/OpCode.hpp"
    5|       |#include "DLX/ParserUtils.hpp"
    6|       |#include "DLX/RegisterNames.hpp"
    7|       |#include "DLX/Token.hpp"
    8|       |#include "Phi/Core/Types.hpp"
    9|       |#include <Phi/Config/FunctionLikeMacro.hpp>
   10|       |#include <Phi/Core/Assert.hpp>
   11|       |#include <Phi/Core/Conversion.hpp>
   12|       |#include <Phi/Core/Log.hpp>
   13|       |#include <magic_enum.hpp>
   14|       |#include <algorithm>
   15|       |#include <limits>
   16|       |#include <optional>
   17|       |#include <regex>
   18|       |#include <stdexcept>
   19|       |#include <string_view>
   20|       |
   21|       |using namespace phi::literals;
   22|       |
   23|       |namespace dlx
   24|       |{
   25|       |    Token ParseToken(std::string_view token, phi::u64 line_number, phi::u64 column) noexcept
   26|   162k|    {
   27|       |        // TODO: Parse the given number here directly?
   28|   162k|        if (token.at(0) == '#' && token.size() > 1)
   29|  1.87k|        {
   30|  1.87k|            return Token(Token::Type::ImmediateInteger, token, line_number, column);
   31|  1.87k|        }
   32|       |
   33|   161k|        if (token.at(0) == '/' || token.at(0) == ';')
   34|  7.74k|        {
   35|  7.74k|            return Token(Token::Type::Comment, token, line_number, column);
   36|  7.74k|        }
   37|       |
   38|   153k|        if (auto number = ParseNumber(token); number.has_value())
   39|  1.56k|        {
   40|  1.56k|            return Token(Token::Type::IntegerLiteral, token, line_number, column, number->get());
   41|  1.56k|        }
   42|       |
   43|   151k|        std::string token_upper(token.data(), token.size());
   44|   151k|        std::transform(token_upper.begin(), token_upper.end(), token_upper.begin(), ::toupper);
   45|       |
   46|   151k|        if (token_upper == "FPSR")
   47|      0|        {
   48|      0|            return Token(Token::Type::RegisterStatus, token, line_number, column);
   49|      0|        }
   50|       |
   51|   151k|        if (IntRegisterID id = StringToIntRegister(token_upper); id != IntRegisterID::None)
   52|    343|        {
   53|    343|            return Token(Token::Type::RegisterInt, token, line_number, column,
   54|    343|                         static_cast<std::uint32_t>(id));
   55|    343|        }
   56|       |
   57|   151k|        if (FloatRegisterID id = StringToFloatRegister(token_upper); id != FloatRegisterID::None)
   58|     12|        {
   59|     12|            return Token(Token::Type::RegisterFloat, token, line_number, column,
   60|     12|                         static_cast<std::uint32_t>(id));
   61|     12|        }
   62|       |
   63|   151k|        if (OpCode opcode = StringToOpCode(token_upper); opcode != OpCode::NONE)
   64|  2.27k|        {
   65|  2.27k|            return Token(Token::Type::OpCode, token, line_number, column,
   66|  2.27k|                         static_cast<std::uint32_t>(opcode));
   67|  2.27k|        }
   68|       |
   69|   149k|        return Token(Token::Type::LabelIdentifier, token, line_number, column);
   70|   149k|    }
   71|       |
   72|       |    std::vector<Token> Parser::Tokenize(std::string_view source) noexcept
   73|    978|    {
   74|    978|        std::vector<Token> tokens{};
   75|    978|        tokens.reserve(5);
   76|       |
   77|    978|        std::string_view current_token;
   78|       |
   79|    978|        phi::u64 current_line_number{1u};
   80|    978|        phi::u64 current_column{1u};
   81|    978|        phi::u64 token_begin{0u};
   82|       |
   83|    978|        phi::Boolean parsing_comment{false};
   84|       |
   85|  7.12M|        for (phi::usize i{0u}; i < source.length(); ++i)
   86|  7.12M|        {
   87|  7.12M|            const char c{source.at(i.get())};
   88|       |
   89|  7.12M|            if (c == '\n')
   90|  37.0k|            {
   91|  37.0k|                if (current_token.empty())
   92|  3.71k|                {
   93|       |                    // Skip empty lines
   94|  3.71k|                    tokens.emplace_back(Token::Type::NewLine, source.substr(token_begin.get(), 1),
   95|  3.71k|                                        current_line_number, current_column - 1u);
   96|       |
   97|  3.71k|                    parsing_comment = false;
   98|  3.71k|                    current_line_number += 1u;
   99|  3.71k|                    current_column = 1u;
  100|  3.71k|                    continue;
  101|  3.71k|                }
  102|       |
  103|       |                // Otherwise a new line separates tokens
  104|  33.3k|                tokens.emplace_back(
  105|  33.3k|                        ParseToken(source.substr(token_begin.get(), current_token.length()),
  106|  33.3k|                                   current_line_number, current_column - current_token.length()));
  107|       |
  108|  33.3k|                token_begin = i;
  109|       |
  110|  33.3k|                tokens.emplace_back(Token::Type::NewLine, source.substr(token_begin.get(), 1),
  111|  33.3k|                                    current_line_number, current_column - 1u);
  112|       |
  113|  33.3k|                current_token   = std::string_view{};
  114|  33.3k|                parsing_comment = false;
  115|  33.3k|                current_line_number += 1u;
  116|  33.3k|                current_column = 0u;
  117|  33.3k|            }
  118|       |            // Comments begin with an '/' or ';' and after that the entire line is treated as part of the comment
  119|  7.08M|            else if (c == '/' || c == ';')
  120|   239k|            {
  121|   239k|                if (current_token.empty())
  122|  7.74k|                {
  123|  7.74k|                    token_begin = i;
  124|  7.74k|                }
  125|       |
  126|   239k|                parsing_comment = true;
  127|   239k|                current_token   = std::string_view(
  128|   239k|                        source.substr(token_begin.get(), current_token.length() + 1));
  129|   239k|            }
  130|  6.84M|            else if (parsing_comment)
  131|  5.25M|            {
  132|       |                // simply append the character
  133|  5.25M|                current_token = std::string_view(
  134|  5.25M|                        source.substr(token_begin.get(), current_token.length() + 1));
  135|  5.25M|            }
  136|  1.59M|            else
  137|  1.59M|            {
  138|       |                // Not parsing a comment
  139|       |
  140|  1.59M|                switch (c)
  141|  1.59M|                {
  142|   480k|                    case ' ':
  143|   481k|                    case '\t':
  144|   481k|                    case '\v':
  145|   481k|                        if (current_token.empty())
  146|   402k|                        {
  147|   402k|                            current_column += 1u;
  148|       |                            // We haven't found any usable character for the current token so just skip the whitespace.
  149|   402k|                            continue;
  150|   402k|                        }
  151|       |
  152|       |                        // Otherwise a whitespace separates tokens
  153|  79.3k|                        tokens.emplace_back(ParseToken(
  154|  79.3k|                                source.substr(token_begin.get(), current_token.length()),
  155|  79.3k|                                current_line_number, current_column - current_token.length()));
  156|  79.3k|                        current_token = std::string_view{};
  157|  79.3k|                        break;
  158|  79.3k|                    case ':':
  159|       |                        // Need to parse label names together with their colon
  160|  31.0k|                        if (!current_token.empty())
  161|  20.2k|                        {
  162|  20.2k|                            current_token = std::string_view(
  163|  20.2k|                                    source.substr(token_begin.get(), current_token.length() + 1));
  164|  20.2k|                            tokens.emplace_back(ParseToken(
  165|  20.2k|                                    source.substr(token_begin.get(), current_token.length()),
  166|  20.2k|                                    current_line_number,
  167|  20.2k|                                    current_column + 1u - current_token.length()));
  168|       |
  169|  20.2k|                            current_token = std::string_view{};
  170|  20.2k|                        }
  171|  10.8k|                        else
  172|  10.8k|                        {
  173|       |                            // Orphan colon
  174|  10.8k|                            token_begin = i;
  175|       |
  176|  10.8k|                            tokens.emplace_back(Token::Type::Colon,
  177|  10.8k|                                                source.substr(token_begin.get(), 1),
  178|  10.8k|                                                current_line_number, current_column);
  179|  10.8k|                        }
  180|  31.0k|                        break;
  181|  79.3k|                    case ',':
  182|  23.6k|                    case '(':
  183|  37.8k|                    case ')':
  184|  37.8k|                        if (!current_token.empty())
  185|  29.2k|                        {
  186|  29.2k|                            tokens.emplace_back(ParseToken(
  187|  29.2k|                                    source.substr(token_begin.get(), current_token.length()),
  188|  29.2k|                                    current_line_number, current_column - current_token.length()));
  189|       |
  190|  29.2k|                            current_token = std::string_view{};
  191|  29.2k|                        }
  192|       |
  193|  37.8k|                        Token::Type type;
  194|  37.8k|                        switch (c)
  195|  37.8k|                        {
  196|  9.87k|                            case ',':
  197|  9.87k|                                type = Token::Type::Comma;
  198|  9.87k|                                break;
  199|  13.8k|                            case '(':
  200|  13.8k|                                type = Token::Type::OpenBracket;
  201|  13.8k|                                break;
  202|  14.1k|                            case ')':
  203|  14.1k|                                type = Token::Type::ClosingBracket;
  204|  14.1k|                                break;
  205|      0|                            default:
  206|      0|                                PHI_ASSERT_NOT_REACHED();
  207|      0|                                break;
  208|  37.8k|                        }
  209|       |
  210|  37.8k|                        token_begin = i;
  211|       |
  212|  37.8k|                        tokens.emplace_back(type, source.substr(token_begin.get(), 1),
  213|  37.8k|                                            current_line_number, current_column);
  214|  37.8k|                        break;
  215|       |
  216|  1.04M|                    default:
  217|  1.04M|                        if (current_token.empty())
  218|   155k|                        {
  219|   155k|                            token_begin = i;
  220|   155k|                        }
  221|       |
  222|       |                        // simply append the character
  223|  1.04M|                        current_token = std::string_view(
  224|  1.04M|                                source.substr(token_begin.get(), current_token.length() + 1));
  225|  1.59M|                }
  226|  1.59M|            }
  227|       |
  228|  7.12M|            current_column += 1u;
  229|  6.71M|        }
  230|       |
  231|       |        // Checked the entire string. Parse whats left if anything
  232|    978|        if (!current_token.empty())
  233|    769|        {
  234|    769|            tokens.emplace_back(ParseToken(source.substr(token_begin.get(), current_token.length()),
  235|    769|                                           current_line_number,
  236|    769|                                           current_column - current_token.length()));
  237|    769|        }
  238|       |
  239|    978|        return tokens;
  240|    978|    }
  241|       |
  242|       |    static phi::Boolean has_x_more_tokens(const std::vector<Token>& tokens, phi::usize index,
  243|       |                                          phi::u64 x) noexcept
  244|  3.05k|    {
  245|  3.05k|        return index + x <= tokens.size();
  246|  3.05k|    }
  247|       |
  248|       |    static phi::Boolean has_one_more_token(const std::vector<Token>& tokens,
  249|       |                                           phi::usize                index) noexcept
  250|  3.04k|    {
  251|  3.04k|        return has_x_more_tokens(tokens, index, 1u);
  252|  3.04k|    }
  253|       |
  254|       |    static phi::Boolean next_token_is(const std::vector<Token>& tokens, phi::usize index,
  255|       |                                      Token::Type token_type) noexcept
  256|      0|    {
  257|      0|        PHI_ASSERT(has_one_more_token(tokens, index));
  258|      0|
  259|      0|        const auto& next_token = tokens.at((index + 1u).get());
  260|      0|
  261|      0|        return next_token.GetType() == token_type;
  262|      0|    }
  263|       |
  264|       |    static phi::Boolean has_one_more_token_of_type(const std::vector<Token>& tokens,
  265|       |                                                   phi::usize                index,
  266|       |                                                   Token::Type               token_type) noexcept
  267|      0|    {
  268|      0|        if (!has_one_more_token(tokens, index))
  269|      0|        {
  270|      0|            return false;
  271|      0|        }
  272|      0|
  273|      0|        return (next_token_is(tokens, index, token_type));
  274|      0|    }
  275|       |
  276|       |    static void AddParseError(ParsedProgram& program, const std::string& message) noexcept
  277|   182k|    {
  278|   182k|        ParseError err;
  279|   182k|        err.message = message;
  280|       |
  281|       |        //PHI_LOG_ERROR("Parsing error: {}", message);
  282|       |
  283|   182k|        program.m_ParseErrors.emplace_back(err);
  284|   182k|    }
  285|       |
  286|       |    static std::optional<InstructionArg> parse_instruction_argument(
  287|       |            const Token& token, ArgumentType expected_argument_type,
  288|       |            const std::vector<Token>& tokens, phi::usize& index, ParsedProgram& program) noexcept
  289|  2.37k|    {
  290|       |        // PHI_LOG_INFO("Parsing argument with token '{}' and expected type '{}'", token.DebugInfo(),
  291|       |        //              magic_enum::enum_name(expected_argument_type));
  292|       |
  293|  2.37k|        switch (token.GetType())
  294|  2.37k|        {
  295|     19|            case Token::Type::IntegerLiteral: {
  296|     19|                if (!ArgumentTypeIncludes(expected_argument_type,
  297|     19|                                          ArgumentType::AddressDisplacement))
  298|      2|                {
  299|      2|                    AddParseError(program,
  300|      2|                                  fmt::format("Expected {} but got address displacement",
  301|      2|                                              magic_enum::enum_name(expected_argument_type)));
  302|      2|                    return {};
  303|      2|                }
  304|       |
  305|       |                // Parse address displacement
  306|     17|                auto displacement_value = ParseNumber(token.GetText());
  307|     17|                if (!displacement_value)
  308|      0|                {
  309|      0|                    AddParseError(program,
  310|      0|                                  "Failed to parse displacement value for Address displacement");
  311|      0|                    return {};
  312|      0|                }
  313|     17|                std::int16_t value = displacement_value.value().get();
  314|       |
  315|     17|                if (!has_x_more_tokens(tokens, index, 3u))
  316|      0|                {
  317|      0|                    AddParseError(program,
  318|      0|                                  "Not enough arguments left to parse address displacement");
  319|      0|                    return {};
  320|      0|                }
  321|       |
  322|     17|                const Token& first_token  = tokens.at(index.get());
  323|     17|                const Token& second_token = tokens.at((index + 1u).get());
  324|     17|                const Token& third_token  = tokens.at((index + 2u).get());
  325|       |
  326|     17|                if (first_token.GetType() != Token::Type::OpenBracket)
  327|      0|                {
  328|      0|                    AddParseError(program, "Expected open bracket");
  329|      0|                    return {};
  330|      0|                }
  331|       |
  332|       |                // Second token is the register
  333|     17|                if (second_token.GetType() != Token::Type::RegisterInt)
  334|      0|                {
  335|      0|                    AddParseError(program, "Expected IntRegister");
  336|      0|                    return {};
  337|      0|                }
  338|       |
  339|     17|                if (third_token.GetType() != Token::Type::ClosingBracket)
  340|      0|                {
  341|      0|                    AddParseError(program, "Expected closing bracket");
  342|      0|                    return {};
  343|      0|                }
  344|       |
  345|     17|                index += 3u;
  346|       |
  347|       |                //PHI_LOG_INFO("Parsed address displacement with '{}' displacement and Register '{}'",
  348|       |                //             value, magic_enum::enum_name(reg_id));
  349|       |
  350|     17|                return ConstructInstructionArgAddressDisplacement(
  351|     17|                        static_cast<IntRegisterID>(second_token.GetHint()), value);
  352|     17|            }
  353|    271|            case Token::Type::RegisterInt: {
  354|    271|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::IntRegister))
  355|      0|                {
  356|      0|                    AddParseError(program,
  357|      0|                                  fmt::format("Got IntRegister but expected '{}'",
  358|      0|                                              magic_enum::enum_name(expected_argument_type)));
  359|      0|                    return {};
  360|      0|                }
  361|       |
  362|       |                //PHI_LOG_INFO("Parsed identifier as int register {}",
  363|       |                //             magic_enum::enum_name(reg_id));
  364|       |
  365|    271|                return ConstructInstructionArgRegisterInt(
  366|    271|                        static_cast<IntRegisterID>(token.GetHint()));
  367|    271|            }
  368|    271|            case Token::Type::RegisterFloat: {
  369|      0|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::FloatRegister))
  370|      0|                {
  371|      0|                    AddParseError(program,
  372|      0|                                  fmt::format("Got FloatRegister but expected '{}'",
  373|      0|                                              magic_enum::enum_name(expected_argument_type)));
  374|      0|                    return {};
  375|      0|                }
  376|       |
  377|       |                //PHI_LOG_INFO("Parsed identifier as float register {}",
  378|       |                //             magic_enum::enum_name(float_reg_id));
  379|       |
  380|      0|                return ConstructInstructionArgRegisterFloat(
  381|      0|                        static_cast<FloatRegisterID>(token.GetHint()));
  382|      0|            }
  383|      0|            case Token::Type::RegisterStatus: {
  384|      0|            }
  385|    653|            case Token::Type::LabelIdentifier: {
  386|       |                // Parse as Label
  387|    653|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::Label))
  388|    613|                {
  389|    613|                    AddParseError(program,
  390|    613|                                  fmt::format("Got Label but expected '{}'",
  391|    613|                                              magic_enum::enum_name(expected_argument_type)));
  392|    613|                    return {};
  393|    613|                }
  394|       |
  395|     40|                if (!IsValidIdentifier(token.GetText()))
  396|     21|                {
  397|     21|                    AddParseError(program, fmt::format("Invalid label identifier found {}",
  398|     21|                                                       token.GetText()));
  399|     21|                    return {};
  400|     21|                }
  401|       |
  402|       |                //PHI_LOG_INFO("Parsed Label identifier as '{}'", token.GetText());
  403|       |
  404|     19|                return ConstructInstructionArgLabel(token.GetText());
  405|     19|            }
  406|     80|            case Token::Type::ImmediateInteger: {
  407|     80|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::ImmediateInteger))
  408|      9|                {
  409|      9|                    AddParseError(program,
  410|      9|                                  fmt::format("Got ImmediateInteger but expected '{}'",
  411|      9|                                              magic_enum::enum_name(expected_argument_type)));
  412|      9|                    return {};
  413|      9|                }
  414|       |
  415|     71|                auto parsed_value = ParseNumber(token.GetText().substr(1));
  416|     71|                if (!parsed_value)
  417|      3|                {
  418|      3|                    AddParseError(program, "Failed to parse immediate Integer value");
  419|      3|                    return {};
  420|      3|                }
  421|       |
  422|       |                //PHI_LOG_INFO("Parsed Immediate Integer with value {}", parsed_value.value().get());
  423|       |
  424|     68|                return ConstructInstructionArgImmediateValue(parsed_value.value().get());
  425|     68|            }
  426|  1.35k|            default:
  427|  1.35k|                AddParseError(program,
  428|  1.35k|                              fmt::format("Unexpected token of type '{}'", token.GetTypeName()));
  429|  1.35k|                return {};
  430|  2.37k|        }
  431|  2.37k|    }
  432|       |
  433|       |    static void consume_x_tokens(phi::usize& index, phi::usize x) noexcept
  434|   248k|    {
  435|   248k|        index += x;
  436|   248k|    }
  437|       |
  438|       |    static void consume_current_token(phi::usize& index) noexcept
  439|   248k|    {
  440|   248k|        consume_x_tokens(index, 1u);
  441|   248k|    }
  442|       |
  443|       |    ParsedProgram Parser::Parse(const InstructionLibrary& lib, std::vector<Token>& tokens) noexcept
  444|    978|    {
  445|    978|        ParsedProgram program;
  446|       |
  447|    978|        program.m_Tokens = tokens;
  448|       |
  449|    978|        phi::Boolean line_has_instruction{false};
  450|       |
  451|   246k|        for (phi::usize index{0u}; index < tokens.size();)
  452|   245k|        {
  453|   245k|            Token& current_token = tokens.at(index.get());
  454|       |
  455|   245k|            consume_current_token(index);
  456|       |
  457|       |            //PHI_LOG_INFO("Parsing '{}'", current_token.DebugInfo());
  458|       |
  459|   245k|            switch (current_token.GetType())
  460|   245k|            {
  461|       |                // Ignore comments
  462|  7.74k|                case Token::Type::Comment:
  463|       |                    //PHI_LOG_DEBUG("Ignoring comment");
  464|  7.74k|                    break;
  465|  36.9k|                case Token::Type::NewLine:
  466|       |                    //PHI_LOG_DEBUG("Ignoring newline");
  467|  36.9k|                    line_has_instruction = false;
  468|  36.9k|                    break;
  469|   148k|                case Token::Type::LabelIdentifier: {
  470|   148k|                    if (line_has_instruction)
  471|      0|                    {
  472|      0|                        AddParseError(program, "Expected new line but got label identifer");
  473|      0|                        break;
  474|      0|                    }
  475|       |
  476|       |                    // Handle jump labels
  477|       |                    // Check if the last character of the identifier is a colon
  478|   148k|                    if (current_token.GetText().at(current_token.GetText().size() - 1) == ':')
  479|  19.7k|                    {
  480|  19.7k|                        std::string_view label_name = current_token.GetText().substr(
  481|  19.7k|                                0, current_token.GetText().size() - 1);
  482|       |
  483|  19.7k|                        program.m_JumpData[label_name] =
  484|  19.7k|                                static_cast<std::uint32_t>(program.m_Instructions.size());
  485|       |
  486|       |                        //PHI_LOG_INFO("Added jump label {} -> {}", label_name,
  487|       |                        //             program.m_Instructions.size());
  488|  19.7k|                    }
  489|   128k|                    else
  490|   128k|                    {
  491|   128k|                        AddParseError(program, "Label identifier is missing a colon");
  492|   128k|                    }
  493|       |
  494|   148k|                    break;
  495|   148k|                }
  496|   148k|                case Token::Type::OpCode: {
  497|  2.27k|                    if (line_has_instruction)
  498|      0|                    {
  499|      0|                        AddParseError(program, "Expected new line but got op code");
  500|      0|                        break;
  501|      0|                    }
  502|       |
  503|       |                    // Handle normal instructions
  504|  2.27k|                    OpCode opcode = static_cast<OpCode>(current_token.GetHint());
  505|       |
  506|       |                    //PHI_LOG_INFO("Instruction opcode: {}", magic_enum::enum_name(opcode));
  507|       |
  508|  2.27k|                    const InstructionInfo& info = lib.LookUp(opcode);
  509|       |
  510|       |                    // Make sure we got no problems here
  511|  2.27k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  512|  2.27k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  513|  2.27k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  514|  2.27k|                    PHI_ASSERT(info.GetExecutor());
  515|       |
  516|  2.27k|                    phi::u8 number_of_argument_required = info.GetNumberOfRequiredArguments();
  517|       |                    //PHI_LOG_INFO("Instruction requires {} arguments",
  518|       |                    //             number_of_argument_required.get());
  519|       |
  520|       |                    // Create instruction
  521|  2.27k|                    Instruction instruction(info);
  522|       |
  523|       |                    // Parse arguments
  524|  3.23k|                    for (phi::u8 argument_num{0_u8}; argument_num < number_of_argument_required;)
  525|  3.04k|                    {
  526|       |                        // Get next token
  527|  3.04k|                        if (!has_one_more_token(tokens, index))
  528|     19|                        {
  529|     19|                            AddParseError(
  530|     19|                                    program,
  531|     19|                                    fmt::format("Missing {} arguments for instruction {}",
  532|     19|                                                (number_of_argument_required - argument_num).get(),
  533|     19|                                                magic_enum::enum_name(opcode)));
  534|     19|                            break;
  535|     19|                        }
  536|       |
  537|  3.02k|                        current_token = tokens.at(index.get());
  538|  3.02k|                        consume_current_token(index);
  539|       |
  540|       |                        // Skip commas
  541|  3.02k|                        if (current_token.GetType() == Token::Type::Comma)
  542|    589|                        {
  543|       |                            //PHI_LOG_DEBUG("Skipping comma");
  544|    589|                            continue;
  545|    589|                        }
  546|       |
  547|  2.43k|                        if (current_token.GetType() == Token::Type::NewLine)
  548|     56|                        {
  549|     56|                            AddParseError(program, "Unexpected end of line");
  550|     56|                            break;
  551|     56|                        }
  552|       |
  553|  2.37k|                        std::optional<InstructionArg> optional_parsed_argument =
  554|  2.37k|                                parse_instruction_argument(current_token,
  555|  2.37k|                                                           info.GetArgumentType(argument_num),
  556|  2.37k|                                                           tokens, index, program);
  557|  2.37k|                        if (!optional_parsed_argument.has_value())
  558|  2.00k|                        {
  559|  2.00k|                            AddParseError(program, fmt::format("Failed to parse argument number {}",
  560|  2.00k|                                                               argument_num.get()));
  561|  2.00k|                            break;
  562|  2.00k|                        }
  563|       |
  564|       |                        // Successfully parsed one argument
  565|    375|                        InstructionArg parsed_argument = optional_parsed_argument.value();
  566|       |
  567|    375|                        instruction.SetArgument(argument_num, parsed_argument);
  568|    375|                        argument_num++;
  569|       |
  570|       |                        //PHI_LOG_INFO("Successfully parsed argument {}", argument_num.get());
  571|    375|                    }
  572|       |
  573|       |                    // Only add the instruction if we got no parsing errors
  574|  2.27k|                    if (program.m_ParseErrors.empty())
  575|    130|                    {
  576|       |                        //PHI_LOG_INFO("Successfully parsed instruction '{}'",
  577|       |                        //            instruction.DebugInfo());
  578|    130|                        program.m_Instructions.emplace_back(instruction);
  579|    130|                        line_has_instruction = true;
  580|    130|                    }
  581|  2.27k|                    break;
  582|  2.27k|                }
  583|       |
  584|  50.0k|                default:
  585|  50.0k|                    AddParseError(program, "Unexpected token");
  586|  50.0k|                    break;
  587|   245k|            }
  588|   245k|        }
  589|       |
  590|    978|        return program;
  591|    978|    }
  592|       |
  593|       |    ParsedProgram Parser::Parse(const InstructionLibrary& lib, std::string_view source) noexcept
  594|    978|    {
  595|    978|        std::vector<Token> tokens = Tokenize(source);
  596|    978|        return Parse(lib, tokens);
  597|    978|    }
  598|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/StatusRegister.cpp:
    1|       |#include "DLX/StatusRegister.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    void StatusRegister::SetStatus(phi::Boolean value) noexcept
    6|    978|    {
    7|    978|        m_Value = value;
    8|    978|    }
    9|       |
   10|       |    phi::Boolean StatusRegister::Get() const noexcept
   11|      0|    {
   12|      0|        return m_Value;
   13|      0|    }
   14|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/RegisterNames.cpp:
    1|       |#include "DLX/RegisterNames.hpp"
    2|       |
    3|       |#include "DLX/Containers/LookUpMap.hpp"
    4|       |#include <algorithm>
    5|       |#include <cctype>
    6|       |#include <string_view>
    7|       |
    8|       |namespace dlx
    9|       |{
   10|       |    static constexpr std::array<std::pair<std::string_view, IntRegisterID>, 32> IntRegisterValues{
   11|       |            {{"R0", IntRegisterID::R0},   {"R1", IntRegisterID::R1},   {"R2", IntRegisterID::R2},
   12|       |             {"R3", IntRegisterID::R3},   {"R4", IntRegisterID::R4},   {"R5", IntRegisterID::R5},
   13|       |             {"R6", IntRegisterID::R6},   {"R7", IntRegisterID::R7},   {"R8", IntRegisterID::R8},
   14|       |             {"R9", IntRegisterID::R9},   {"R10", IntRegisterID::R10}, {"R11", IntRegisterID::R11},
   15|       |             {"R12", IntRegisterID::R12}, {"R13", IntRegisterID::R13}, {"R14", IntRegisterID::R14},
   16|       |             {"R15", IntRegisterID::R15}, {"R16", IntRegisterID::R16}, {"R17", IntRegisterID::R17},
   17|       |             {"R18", IntRegisterID::R18}, {"R19", IntRegisterID::R19}, {"R20", IntRegisterID::R20},
   18|       |             {"R21", IntRegisterID::R21}, {"R22", IntRegisterID::R22}, {"R23", IntRegisterID::R23},
   19|       |             {"R24", IntRegisterID::R24}, {"R25", IntRegisterID::R25}, {"R26", IntRegisterID::R26},
   20|       |             {"R27", IntRegisterID::R27}, {"R28", IntRegisterID::R28}, {"R29", IntRegisterID::R29},
   21|       |             {"R30", IntRegisterID::R30}, {"R31", IntRegisterID::R31}}};
   22|       |
   23|       |    static constexpr std::array<std::pair<std::string_view, FloatRegisterID>, 32>
   24|       |            FloatRegisterValues{{{"F0", FloatRegisterID::F0},   {"F1", FloatRegisterID::F1},
   25|       |                                 {"F2", FloatRegisterID::F2},   {"F3", FloatRegisterID::F3},
   26|       |                                 {"F4", FloatRegisterID::F4},   {"F5", FloatRegisterID::F5},
   27|       |                                 {"F6", FloatRegisterID::F6},   {"F7", FloatRegisterID::F7},
   28|       |                                 {"F8", FloatRegisterID::F8},   {"F9", FloatRegisterID::F9},
   29|       |                                 {"F10", FloatRegisterID::F10}, {"F11", FloatRegisterID::F11},
   30|       |                                 {"F12", FloatRegisterID::F12}, {"F13", FloatRegisterID::F13},
   31|       |                                 {"F14", FloatRegisterID::F14}, {"F15", FloatRegisterID::F15},
   32|       |                                 {"F16", FloatRegisterID::F16}, {"F17", FloatRegisterID::F17},
   33|       |                                 {"F18", FloatRegisterID::F18}, {"F19", FloatRegisterID::F19},
   34|       |                                 {"F20", FloatRegisterID::F20}, {"F21", FloatRegisterID::F21},
   35|       |                                 {"F22", FloatRegisterID::F22}, {"F23", FloatRegisterID::F23},
   36|       |                                 {"F24", FloatRegisterID::F24}, {"F25", FloatRegisterID::F25},
   37|       |                                 {"F26", FloatRegisterID::F26}, {"F27", FloatRegisterID::F27},
   38|       |                                 {"F28", FloatRegisterID::F28}, {"F29", FloatRegisterID::F29},
   39|       |                                 {"F30", FloatRegisterID::F30}, {"F31", FloatRegisterID::F31}}};
   40|       |
   41|       |    IntRegisterID StringToIntRegister(std::string_view token) noexcept
   42|   151k|    {
   43|   151k|        static constexpr auto map =
   44|   151k|                LookUpMap<std::string_view, IntRegisterID, IntRegisterValues.size()>(
   45|   151k|                        IntRegisterValues, IntRegisterID::None);
   46|       |
   47|   151k|        return map.at(token);
   48|   151k|    }
   49|       |
   50|       |    FloatRegisterID StringToFloatRegister(std::string_view token) noexcept
   51|   151k|    {
   52|   151k|        static constexpr auto map =
   53|   151k|                LookUpMap<std::string_view, FloatRegisterID, FloatRegisterValues.size()>(
   54|   151k|                        FloatRegisterValues, FloatRegisterID::None);
   55|       |
   56|   151k|        return map.at(token);
   57|   151k|    }
   58|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/IntRegister.cpp:
    1|       |#include "DLX/IntRegister.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    IntRegister::IntRegister() noexcept
    6|       |        : m_ValueSigned{0}
    7|       |        , m_IsReadOnly{false}
    8|  31.2k|    {}
    9|       |
   10|       |    void IntRegister::SetSignedValue(phi::i32 val) noexcept
   11|  31.3k|    {
   12|  31.3k|        m_ValueSigned = val;
   13|  31.3k|    }
   14|       |
   15|       |    void IntRegister::SetUnsignedValue(phi::u32 val) noexcept
   16|  10.0k|    {
   17|  10.0k|        m_ValueUnsigned = val;
   18|  10.0k|    }
   19|       |
   20|       |    phi::i32 IntRegister::GetSignedValue() const noexcept
   21|     92|    {
   22|     92|        return m_ValueSigned;
   23|     92|    }
   24|       |
   25|       |    phi::u32 IntRegister::GetUnsignedValue() const noexcept
   26|  20.0k|    {
   27|  20.0k|        return m_ValueUnsigned;
   28|  20.0k|    }
   29|       |
   30|       |    phi::Boolean IntRegister::IsReadOnly() const noexcept
   31|  10.0k|    {
   32|  10.0k|        return m_IsReadOnly;
   33|  10.0k|    }
   34|       |
   35|       |    void IntRegister::SetReadOnly(phi::Boolean read_only) noexcept
   36|    978|    {
   37|    978|        m_IsReadOnly = read_only;
   38|    978|    }
   39|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/InstructionArg.cpp:
    1|       |#include "DLX/InstructionArg.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    InstructionArg::InstructionArg() noexcept
    6|       |        : m_Type(ArgumentType::None)
    7|       |        , address_displacement()
    8|  7.20k|    {}
    9|       |
   10|       |    ArgumentType InstructionArg::GetType() const noexcept
   11|   180k|    {
   12|   180k|        return m_Type;
   13|   180k|    }
   14|       |
   15|       |    std::string InstructionArg::DebugInfo() const noexcept
   16|      0|    {
   17|      0|        return "InstructionArgument";
   18|      0|    }
   19|       |
   20|       |    const InstructionArg::RegisterInt& InstructionArg::AsRegisterInt() const noexcept
   21|  20.1k|    {
   22|  20.1k|        PHI_ASSERT(m_Type == ArgumentType::IntRegister);
   23|       |
   24|  20.1k|        return register_int;
   25|  20.1k|    }
   26|       |
   27|       |    const InstructionArg::RegisterFloat& InstructionArg::AsRegisterFloat() const noexcept
   28|      0|    {
   29|      0|        PHI_ASSERT(m_Type == ArgumentType::FloatRegister);
   30|       |
   31|      0|        return register_float;
   32|      0|    }
   33|       |
   34|       |    const InstructionArg::ImmediateValue& InstructionArg::AsImmediateValue() const noexcept
   35|     47|    {
   36|     47|        PHI_ASSERT(m_Type == ArgumentType::ImmediateInteger);
   37|       |
   38|     47|        return immediate_value;
   39|     47|    }
   40|       |
   41|       |    const InstructionArg::AddressDisplacement& InstructionArg::AsAddressDisplacement()
   42|       |            const noexcept
   43|     15|    {
   44|     15|        PHI_ASSERT(m_Type == ArgumentType::AddressDisplacement);
   45|       |
   46|     15|        return address_displacement;
   47|     15|    }
   48|       |
   49|       |    const InstructionArg::Label& InstructionArg::AsLabel() const noexcept
   50|  35.0k|    {
   51|  35.0k|        PHI_ASSERT(m_Type == ArgumentType::Label);
   52|       |
   53|  35.0k|        return label;
   54|  35.0k|    }
   55|       |
   56|       |    phi::Boolean operator==(const InstructionArg& lhs, const InstructionArg& rhs) noexcept
   57|      0|    {
   58|      0|        if (lhs.GetType() != rhs.GetType())
   59|      0|        {
   60|      0|            return false;
   61|      0|        }
   62|       |
   63|      0|        switch (lhs.GetType())
   64|      0|        {
   65|      0|            case ArgumentType::AddressDisplacement:
   66|      0|                return (lhs.AsAddressDisplacement().displacement ==
   67|      0|                        rhs.AsAddressDisplacement().displacement) &&
   68|      0|                       (lhs.AsAddressDisplacement().register_id ==
   69|      0|                        rhs.AsAddressDisplacement().register_id);
   70|      0|            case ArgumentType::ImmediateInteger:
   71|      0|                return lhs.AsImmediateValue().signed_value == rhs.AsImmediateValue().signed_value;
   72|      0|            case ArgumentType::IntRegister:
   73|      0|                return lhs.AsRegisterInt().register_id == rhs.AsRegisterInt().register_id;
   74|      0|            case ArgumentType::FloatRegister:
   75|      0|                return lhs.AsRegisterFloat().register_id == rhs.AsRegisterFloat().register_id;
   76|      0|            case ArgumentType::Label:
   77|      0|                return lhs.AsLabel().label_name == rhs.AsLabel().label_name;
   78|      0|            case ArgumentType::None:
   79|      0|                return true;
   80|      0|            default:
   81|      0|                PHI_ASSERT_NOT_REACHED();
   82|      0|                break;
   83|      0|        }
   84|       |
   85|      0|        PHI_ASSERT_NOT_REACHED();
   86|      0|        return false;
   87|      0|    }
   88|       |
   89|       |    phi::Boolean operator!=(const InstructionArg& lhs, const InstructionArg& rhs) noexcept
   90|      0|    {
   91|      0|        return !(lhs == rhs);
   92|      0|    }
   93|       |
   94|       |    InstructionArg ConstructInstructionArgRegisterInt(IntRegisterID id) noexcept
   95|    271|    {
   96|    271|        InstructionArg arg;
   97|    271|        arg.m_Type                   = ArgumentType::IntRegister;
   98|    271|        arg.register_int.register_id = id;
   99|    271|        return arg;
  100|    271|    }
  101|       |
  102|       |    InstructionArg ConstructInstructionArgRegisterFloat(FloatRegisterID id) noexcept
  103|      0|    {
  104|      0|        InstructionArg arg;
  105|      0|        arg.m_Type                     = ArgumentType::FloatRegister;
  106|      0|        arg.register_float.register_id = id;
  107|      0|        return arg;
  108|      0|    }
  109|       |
  110|       |    InstructionArg ConstructInstructionArgImmediateValue(std::int16_t value) noexcept
  111|     68|    {
  112|     68|        InstructionArg arg;
  113|     68|        arg.m_Type                       = ArgumentType::ImmediateInteger;
  114|     68|        arg.immediate_value.signed_value = value;
  115|     68|        return arg;
  116|     68|    }
  117|       |
  118|       |    InstructionArg ConstructInstructionArgAddressDisplacement(IntRegisterID id,
  119|       |                                                              phi::i32      displacement) noexcept
  120|     17|    {
  121|     17|        InstructionArg arg;
  122|     17|        arg.m_Type                            = ArgumentType::AddressDisplacement;
  123|     17|        arg.address_displacement.register_id  = id;
  124|     17|        arg.address_displacement.displacement = displacement;
  125|     17|        return arg;
  126|     17|    }
  127|       |
  128|       |    InstructionArg ConstructInstructionArgLabel(std::string_view label_name) noexcept
  129|     19|    {
  130|     19|        InstructionArg arg;
  131|     19|        arg.m_Type           = ArgumentType::Label;
  132|     19|        arg.label.label_name = label_name;
  133|     19|        return arg;
  134|     19|    }
  135|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/Instruction.cpp:
    1|       |#include "DLX/Instruction.hpp"
    2|       |
    3|       |#include "DLX/InstructionArg.hpp"
    4|       |#include <Phi/Core/Assert.hpp>
    5|       |
    6|       |namespace dlx
    7|       |{
    8|       |    Instruction::Instruction(const InstructionInfo& info) noexcept
    9|       |        : m_Info(info)
   10|  2.27k|    {}
   11|       |
   12|       |    void Instruction::SetArgument(phi::u8 argument_number, InstructionArg argument) noexcept
   13|    375|    {
   14|    375|        PHI_ASSERT(argument_number < 3u);
   15|       |
   16|    375|        switch (argument_number.get())
   17|    375|        {
   18|    159|            case 0u:
   19|    159|                m_Arg1 = argument;
   20|    159|                break;
   21|    129|            case 1u:
   22|    129|                m_Arg2 = argument;
   23|    129|                break;
   24|     87|            case 2u:
   25|     87|                m_Arg3 = argument;
   26|     87|                break;
   27|      0|            default:
   28|      0|                PHI_ASSERT_NOT_REACHED();
   29|    375|        }
   30|    375|    }
   31|       |
   32|       |    std::string Instruction::DebugInfo() const noexcept
   33|      0|    {
   34|      0|        return std::string("Instruction");
   35|      0|    }
   36|       |
   37|       |    void Instruction::Execute(Processor& processor) const noexcept
   38|  60.1k|    {
   39|  60.1k|        m_Info.Execute(processor, m_Arg1, m_Arg2, m_Arg3);
   40|  60.1k|    }
   41|       |
   42|       |    const InstructionInfo& Instruction::GetInfo() const noexcept
   43|  60.1k|    {
   44|  60.1k|        return m_Info;
   45|  60.1k|    }
   46|       |
   47|       |    const InstructionArg& Instruction::GetArg1() const noexcept
   48|      0|    {
   49|      0|        return m_Arg1;
   50|      0|    }
   51|       |
   52|       |    const InstructionArg& Instruction::GetArg2() const noexcept
   53|      0|    {
   54|      0|        return m_Arg2;
   55|      0|    }
   56|       |
   57|       |    const InstructionArg& Instruction::GetArg3() const noexcept
   58|      0|    {
   59|      0|        return m_Arg3;
   60|      0|    }
   61|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/OpCode.cpp:
    1|       |#include "DLX/OpCode.hpp"
    2|       |
    3|       |#include <magic_enum.hpp>
    4|       |#include <algorithm>
    5|       |
    6|       |namespace dlx
    7|       |{
    8|       |    OpCode StringToOpCode(std::string_view token) noexcept
    9|   151k|    {
   10|   151k|        std::optional<OpCode> opcode_casted = magic_enum::enum_cast<OpCode>(token);
   11|   151k|        if (opcode_casted.has_value())
   12|  2.95k|        {
   13|       |            // TODO: Bit of a hacky way around magic_enum begin able to cast every member...
   14|  2.95k|            if (opcode_casted.value() == OpCode::NUMBER_OF_ELEMENTS)
   15|      5|            {
   16|      5|                return OpCode::NONE;
   17|      5|            }
   18|  2.95k|            return opcode_casted.value();
   19|  2.95k|        }
   20|       |
   21|       |        // None found
   22|   148k|        return OpCode::NONE;
   23|   148k|    }
   24|       |} // namespace dlx

