# practice_verilog
Verilog practice.
