/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Aug 15 15:20:53 2014
 *                 Full Compile MD5 Checksum  a68bc62e9dd3be19fcad480c369d60fd
 *                     (minus title and desc)
 *                 MD5 Checksum               14382795d76d8497c2dd1bcf3f5d36da
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_HOSTM2M_H__
#define BCHP_MOCA_HOSTM2M_H__

/***************************************************************************
 *MOCA_HOSTM2M - MOCA_HOSTM2M registers
 ***************************************************************************/
#define BCHP_MOCA_HOSTM2M_SRC_ADDR               0x00fffc00 /* [RW] Mem-to-Mem Source Address Register */
#define BCHP_MOCA_HOSTM2M_DEST_ADDR              0x00fffc04 /* [RW] Mem-to-Mem Destination Address Register */
#define BCHP_MOCA_HOSTM2M_CMD                    0x00fffc08 /* [RW] Mem-to-Mem Command Register */
#define BCHP_MOCA_HOSTM2M_STATUS                 0x00fffc0c /* [RW] Mem-to-Mem Status Register */
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_HIGH          0x00fffc10 /* [RW] Mem-to-Mem Source Address MSB */
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_HIGH         0x00fffc14 /* [RW] Mem-to-Mem Destination Address MSB */

/***************************************************************************
 *SRC_ADDR - Mem-to-Mem Source Address Register
 ***************************************************************************/
/* MOCA_HOSTM2M :: SRC_ADDR :: mem2mem_src_addr [31:00] */
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_mem2mem_src_addr_MASK           0xffffffff
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_mem2mem_src_addr_SHIFT          0
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_mem2mem_src_addr_DEFAULT        0x00000000

/***************************************************************************
 *DEST_ADDR - Mem-to-Mem Destination Address Register
 ***************************************************************************/
/* MOCA_HOSTM2M :: DEST_ADDR :: mem2mem_dest_addr [31:00] */
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_mem2mem_dest_addr_MASK         0xffffffff
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_mem2mem_dest_addr_SHIFT        0
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_mem2mem_dest_addr_DEFAULT      0x00000000

/***************************************************************************
 *CMD - Mem-to-Mem Command Register
 ***************************************************************************/
/* MOCA_HOSTM2M :: CMD :: src_scb [31:31] */
#define BCHP_MOCA_HOSTM2M_CMD_src_scb_MASK                         0x80000000
#define BCHP_MOCA_HOSTM2M_CMD_src_scb_SHIFT                        31
#define BCHP_MOCA_HOSTM2M_CMD_src_scb_DEFAULT                      0x00000000

/* MOCA_HOSTM2M :: CMD :: dest_scb [30:30] */
#define BCHP_MOCA_HOSTM2M_CMD_dest_scb_MASK                        0x40000000
#define BCHP_MOCA_HOSTM2M_CMD_dest_scb_SHIFT                       30
#define BCHP_MOCA_HOSTM2M_CMD_dest_scb_DEFAULT                     0x00000000

/* MOCA_HOSTM2M :: CMD :: swap_data [29:28] */
#define BCHP_MOCA_HOSTM2M_CMD_swap_data_MASK                       0x30000000
#define BCHP_MOCA_HOSTM2M_CMD_swap_data_SHIFT                      28
#define BCHP_MOCA_HOSTM2M_CMD_swap_data_DEFAULT                    0x00000000

/* MOCA_HOSTM2M :: CMD :: update_status [27:27] */
#define BCHP_MOCA_HOSTM2M_CMD_update_status_MASK                   0x08000000
#define BCHP_MOCA_HOSTM2M_CMD_update_status_SHIFT                  27
#define BCHP_MOCA_HOSTM2M_CMD_update_status_DEFAULT                0x00000000

/* MOCA_HOSTM2M :: CMD :: reserved0 [26:19] */
#define BCHP_MOCA_HOSTM2M_CMD_reserved0_MASK                       0x07f80000
#define BCHP_MOCA_HOSTM2M_CMD_reserved0_SHIFT                      19

/* MOCA_HOSTM2M :: CMD :: length [18:00] */
#define BCHP_MOCA_HOSTM2M_CMD_length_MASK                          0x0007ffff
#define BCHP_MOCA_HOSTM2M_CMD_length_SHIFT                         0
#define BCHP_MOCA_HOSTM2M_CMD_length_DEFAULT                       0x00000000

/***************************************************************************
 *STATUS - Mem-to-Mem Status Register
 ***************************************************************************/
/* MOCA_HOSTM2M :: STATUS :: done [31:31] */
#define BCHP_MOCA_HOSTM2M_STATUS_done_MASK                         0x80000000
#define BCHP_MOCA_HOSTM2M_STATUS_done_SHIFT                        31
#define BCHP_MOCA_HOSTM2M_STATUS_done_DEFAULT                      0x00000000

/* MOCA_HOSTM2M :: STATUS :: mismatch [30:30] */
#define BCHP_MOCA_HOSTM2M_STATUS_mismatch_MASK                     0x40000000
#define BCHP_MOCA_HOSTM2M_STATUS_mismatch_SHIFT                    30
#define BCHP_MOCA_HOSTM2M_STATUS_mismatch_DEFAULT                  0x00000000

/* MOCA_HOSTM2M :: STATUS :: error [29:29] */
#define BCHP_MOCA_HOSTM2M_STATUS_error_MASK                        0x20000000
#define BCHP_MOCA_HOSTM2M_STATUS_error_SHIFT                       29
#define BCHP_MOCA_HOSTM2M_STATUS_error_DEFAULT                     0x00000000

/* MOCA_HOSTM2M :: STATUS :: reserved_for_eco0 [28:19] */
#define BCHP_MOCA_HOSTM2M_STATUS_reserved_for_eco0_MASK            0x1ff80000
#define BCHP_MOCA_HOSTM2M_STATUS_reserved_for_eco0_SHIFT           19
#define BCHP_MOCA_HOSTM2M_STATUS_reserved_for_eco0_DEFAULT         0x00000000

/* MOCA_HOSTM2M :: STATUS :: status_length [18:00] */
#define BCHP_MOCA_HOSTM2M_STATUS_status_length_MASK                0x0007ffff
#define BCHP_MOCA_HOSTM2M_STATUS_status_length_SHIFT               0
#define BCHP_MOCA_HOSTM2M_STATUS_status_length_DEFAULT             0x00000000

/***************************************************************************
 *SRC_ADDR_HIGH - Mem-to-Mem Source Address MSB
 ***************************************************************************/
/* MOCA_HOSTM2M :: SRC_ADDR_HIGH :: reserved0 [31:08] */
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_HIGH_reserved0_MASK             0xffffff00
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_HIGH_reserved0_SHIFT            8

/* MOCA_HOSTM2M :: SRC_ADDR_HIGH :: mem2mem_src_addr_high [07:00] */
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_HIGH_mem2mem_src_addr_high_MASK 0x000000ff
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_HIGH_mem2mem_src_addr_high_SHIFT 0
#define BCHP_MOCA_HOSTM2M_SRC_ADDR_HIGH_mem2mem_src_addr_high_DEFAULT 0x00000000

/***************************************************************************
 *DEST_ADDR_HIGH - Mem-to-Mem Destination Address MSB
 ***************************************************************************/
/* MOCA_HOSTM2M :: DEST_ADDR_HIGH :: reserved0 [31:08] */
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_HIGH_reserved0_MASK            0xffffff00
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_HIGH_reserved0_SHIFT           8

/* MOCA_HOSTM2M :: DEST_ADDR_HIGH :: mem2mem_dest_addr_high [07:00] */
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_HIGH_mem2mem_dest_addr_high_MASK 0x000000ff
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_HIGH_mem2mem_dest_addr_high_SHIFT 0
#define BCHP_MOCA_HOSTM2M_DEST_ADDR_HIGH_mem2mem_dest_addr_high_DEFAULT 0x00000000

#endif /* #ifndef BCHP_MOCA_HOSTM2M_H__ */

/* End of File */
