{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542514112035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542514112044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 18 01:08:31 2018 " "Processing started: Sun Nov 18 01:08:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542514112044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514112044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514112044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542514113929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542514113929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.v" "" { Text "C:/test_uart/uart/synthesis/uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0 " "Found entity 1: uart_mm_interconnect_0" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_avalon_st_adapter " "Found entity 1: uart_mm_interconnect_0_avalon_st_adapter" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_mux_001 " "Found entity 1: uart_mm_interconnect_0_rsp_mux_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137636 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_mux " "Found entity 1: uart_mm_interconnect_0_rsp_mux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_demux_002 " "Found entity 1: uart_mm_interconnect_0_rsp_demux_002" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_mux_002 " "Found entity 1: uart_mm_interconnect_0_cmd_mux_002" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_mux " "Found entity 1: uart_mm_interconnect_0_cmd_mux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_demux_001 " "Found entity 1: uart_mm_interconnect_0_cmd_demux_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_demux " "Found entity 1: uart_mm_interconnect_0_cmd_demux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542514137705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542514137706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_004_default_decode " "Found entity 1: uart_mm_interconnect_0_router_004_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137710 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_004 " "Found entity 2: uart_mm_interconnect_0_router_004" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542514137718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542514137719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_002_default_decode " "Found entity 1: uart_mm_interconnect_0_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137722 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_002 " "Found entity 2: uart_mm_interconnect_0_router_002" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542514137731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542514137735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_001_default_decode " "Found entity 1: uart_mm_interconnect_0_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137739 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_001 " "Found entity 2: uart_mm_interconnect_0_router_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542514137747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542514137748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_default_decode " "Found entity 1: uart_mm_interconnect_0_router_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137753 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router " "Found entity 2: uart_mm_interconnect_0_router" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_onchip_memory2_0 " "Found entity 1: uart_onchip_memory2_0" {  } { { "uart/synthesis/submodules/uart_onchip_memory2_0.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0 " "Found entity 1: uart_nios2_gen2_0" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: uart_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: uart_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: uart_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: uart_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: uart_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: uart_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: uart_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: uart_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: uart_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: uart_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: uart_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: uart_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: uart_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: uart_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: uart_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: uart_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: uart_nios2_gen2_0_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_nios2_gen2_0_cpu " "Found entity 21: uart_nios2_gen2_0_cpu" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: uart_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: uart_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: uart_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514137972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514137972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_test_bench " "Found entity 1: uart_nios2_gen2_0_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514138004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514138004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rs232.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_RS232_tx " "Found entity 1: uart_RS232_tx" {  } { { "uart/synthesis/submodules/uart_RS232.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514138038 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_RS232_rx_stimulus_source " "Found entity 2: uart_RS232_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_RS232.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514138038 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_RS232_rx " "Found entity 3: uart_RS232_rx" {  } { { "uart/synthesis/submodules/uart_RS232.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514138038 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_RS232_regs " "Found entity 4: uart_RS232_regs" {  } { { "uart/synthesis/submodules/uart_RS232.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514138038 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_RS232 " "Found entity 5: uart_RS232" {  } { { "uart/synthesis/submodules/uart_RS232.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514138038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514138038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/test_uart/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514138050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514138050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542514138317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RS232 uart_RS232:rs232 " "Elaborating entity \"uart_RS232\" for hierarchy \"uart_RS232:rs232\"" {  } { { "uart/synthesis/uart.v" "rs232" { Text "C:/test_uart/uart/synthesis/uart.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514138376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RS232_tx uart_RS232:rs232\|uart_RS232_tx:the_uart_RS232_tx " "Elaborating entity \"uart_RS232_tx\" for hierarchy \"uart_RS232:rs232\|uart_RS232_tx:the_uart_RS232_tx\"" {  } { { "uart/synthesis/submodules/uart_RS232.v" "the_uart_RS232_tx" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514138424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RS232_rx uart_RS232:rs232\|uart_RS232_rx:the_uart_RS232_rx " "Elaborating entity \"uart_RS232_rx\" for hierarchy \"uart_RS232:rs232\|uart_RS232_rx:the_uart_RS232_rx\"" {  } { { "uart/synthesis/submodules/uart_RS232.v" "the_uart_RS232_rx" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514138458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RS232_rx_stimulus_source uart_RS232:rs232\|uart_RS232_rx:the_uart_RS232_rx\|uart_RS232_rx_stimulus_source:the_uart_RS232_rx_stimulus_source " "Elaborating entity \"uart_RS232_rx_stimulus_source\" for hierarchy \"uart_RS232:rs232\|uart_RS232_rx:the_uart_RS232_rx\|uart_RS232_rx_stimulus_source:the_uart_RS232_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_RS232.v" "the_uart_RS232_rx_stimulus_source" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514138490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_RS232:rs232\|uart_RS232_rx:the_uart_RS232_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_RS232:rs232\|uart_RS232_rx:the_uart_RS232_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_RS232.v" "the_altera_std_synchronizer" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514138577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_RS232:rs232\|uart_RS232_rx:the_uart_RS232_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_RS232:rs232\|uart_RS232_rx:the_uart_RS232_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_RS232.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 374 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514138605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_RS232:rs232\|uart_RS232_rx:the_uart_RS232_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_RS232:rs232\|uart_RS232_rx:the_uart_RS232_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514138605 ""}  } { { "uart/synthesis/submodules/uart_RS232.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 374 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542514138605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RS232_regs uart_RS232:rs232\|uart_RS232_regs:the_uart_RS232_regs " "Elaborating entity \"uart_RS232_regs\" for hierarchy \"uart_RS232:rs232\|uart_RS232_regs:the_uart_RS232_regs\"" {  } { { "uart/synthesis/submodules/uart_RS232.v" "the_uart_RS232_regs" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514138624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0 uart_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"uart_nios2_gen2_0\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\"" {  } { { "uart/synthesis/uart.v" "nios2_gen2_0" { Text "C:/test_uart/uart/synthesis/uart.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514138717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu " "Elaborating entity \"uart_nios2_gen2_0_cpu\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0.v" "cpu" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514138748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_test_bench uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_test_bench:the_uart_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"uart_nios2_gen2_0_cpu_test_bench\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_test_bench:the_uart_nios2_gen2_0_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_test_bench" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514138986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_register_bank_a_module uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_register_bank_a_module:uart_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"uart_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_register_bank_a_module:uart_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "uart_nios2_gen2_0_cpu_register_bank_a" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514139021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_register_bank_a_module:uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_register_bank_a_module:uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514139247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_register_bank_a_module:uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_register_bank_a_module:uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514139278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_register_bank_a_module:uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_register_bank_a_module:uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514139278 ""}  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542514139278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/test_uart/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514139424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514139424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_register_bank_a_module:uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_register_bank_a_module:uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514139431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_register_bank_b_module uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_register_bank_b_module:uart_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"uart_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_register_bank_b_module:uart_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "uart_nios2_gen2_0_cpu_register_bank_b" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514139522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514139607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_debug uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_debug:the_uart_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_debug:the_uart_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514139679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_break uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_break:the_uart_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_break:the_uart_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514139734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_xbrk uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_uart_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_uart_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514139859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_dbrk uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_uart_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_uart_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514139920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_itrace uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_itrace:the_uart_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_itrace:the_uart_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514139954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_dtrace uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_dtrace:the_uart_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_dtrace:the_uart_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514139983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_td_mode uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_dtrace:the_uart_nios2_gen2_0_cpu_nios2_oci_dtrace\|uart_nios2_gen2_0_cpu_nios2_oci_td_mode:uart_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_dtrace:the_uart_nios2_gen2_0_cpu_nios2_oci_dtrace\|uart_nios2_gen2_0_cpu_nios2_oci_td_mode:uart_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "uart_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_fifo uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_uart_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_uart_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_uart_nios2_gen2_0_cpu_nios2_oci_fifo\|uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_uart_nios2_gen2_0_cpu_nios2_oci_fifo\|uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_uart_nios2_gen2_0_cpu_nios2_oci_fifo\|uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_uart_nios2_gen2_0_cpu_nios2_oci_fifo\|uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_uart_nios2_gen2_0_cpu_nios2_oci_fifo\|uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_uart_nios2_gen2_0_cpu_nios2_oci_fifo\|uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_pib uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_pib:the_uart_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_pib:the_uart_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_oci_im uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_im:the_uart_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_im:the_uart_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_avalon_reg uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_uart_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_uart_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_nios2_ocimem uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"uart_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_ociram_sp_ram_module uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\|uart_nios2_gen2_0_cpu_ociram_sp_ram_module:uart_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"uart_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\|uart_nios2_gen2_0_cpu_ociram_sp_ram_module:uart_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "uart_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\|uart_nios2_gen2_0_cpu_ociram_sp_ram_module:uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\|uart_nios2_gen2_0_cpu_ociram_sp_ram_module:uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\|uart_nios2_gen2_0_cpu_ociram_sp_ram_module:uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\|uart_nios2_gen2_0_cpu_ociram_sp_ram_module:uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\|uart_nios2_gen2_0_cpu_ociram_sp_ram_module:uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\|uart_nios2_gen2_0_cpu_ociram_sp_ram_module:uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514140790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514140790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514140790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514140790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514140790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514140790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514140790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514140790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514140790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514140790 ""}  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542514140790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/test_uart/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514140939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514140939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\|uart_nios2_gen2_0_cpu_ociram_sp_ram_module:uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\|uart_nios2_gen2_0_cpu_ociram_sp_ram_module:uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514140949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_debug_slave_wrapper uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"uart_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "the_uart_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514141003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_debug_slave_tck uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_tck:the_uart_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"uart_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_tck:the_uart_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_uart_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514141204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_nios2_gen2_0_cpu_debug_slave_sysclk uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_uart_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"uart_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_uart_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_uart_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514141366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "uart_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514141561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514141582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514141582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514141582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514141582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514141582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514141582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514141582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514141582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514141582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514141582 ""}  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542514141582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514141595 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514141622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514142839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uart_nios2_gen2_0:nios2_gen2_0\|uart_nios2_gen2_0_cpu:cpu\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514143220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_onchip_memory2_0 uart_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"uart_onchip_memory2_0\" for hierarchy \"uart_onchip_memory2_0:onchip_memory2_0\"" {  } { { "uart/synthesis/uart.v" "onchip_memory2_0" { Text "C:/test_uart/uart/synthesis/uart.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514143372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_onchip_memory2_0.v" "the_altsyncram" { Text "C:/test_uart/uart/synthesis/submodules/uart_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514143410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_onchip_memory2_0.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514143441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_onchip_memory2_0.hex " "Parameter \"init_file\" = \"uart_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542514143441 ""}  } { { "uart/synthesis/submodules/uart_onchip_memory2_0.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542514143441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hrg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrg1 " "Found entity 1: altsyncram_hrg1" {  } { { "db/altsyncram_hrg1.tdf" "" { Text "C:/test_uart/db/altsyncram_hrg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514143593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514143593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hrg1 uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hrg1:auto_generated " "Elaborating entity \"altsyncram_hrg1\" for hierarchy \"uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_hrg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514143600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0 uart_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"uart_mm_interconnect_0\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\"" {  } { { "uart/synthesis/uart.v" "mm_interconnect_0" { Text "C:/test_uart/uart/synthesis/uart.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514144231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514144544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514144587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514144639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514144683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_s1_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "rs232_s1_translator" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514144728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514144779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514144816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514144855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/test_uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514144914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo uart_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514144970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router:router " "Elaborating entity \"uart_mm_interconnect_0_router\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router:router\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "router" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_default_decode uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router:router\|uart_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"uart_mm_interconnect_0_router_default_decode\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router:router\|uart_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_001 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"uart_mm_interconnect_0_router_001\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_001:router_001\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "router_001" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_001_default_decode uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_001:router_001\|uart_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_mm_interconnect_0_router_001_default_decode\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_001:router_001\|uart_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_002 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"uart_mm_interconnect_0_router_002\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_002:router_002\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "router_002" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_002_default_decode uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_002:router_002\|uart_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_mm_interconnect_0_router_002_default_decode\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_002:router_002\|uart_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_004 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"uart_mm_interconnect_0_router_004\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_004:router_004\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "router_004" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_004_default_decode uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_004:router_004\|uart_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"uart_mm_interconnect_0_router_004_default_decode\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_004:router_004\|uart_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_cmd_demux uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"uart_mm_interconnect_0_cmd_demux\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cmd_demux" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_cmd_demux_001 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"uart_mm_interconnect_0_cmd_demux_001\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_cmd_mux uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"uart_mm_interconnect_0_cmd_mux\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cmd_mux" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/test_uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_cmd_mux_002 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"uart_mm_interconnect_0_cmd_mux_002\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_rsp_demux_002 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"uart_mm_interconnect_0_rsp_demux_002\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_rsp_mux uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"uart_mm_interconnect_0_rsp_mux\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "rsp_mux" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514145992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514146052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/test_uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514146084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_rsp_mux_001 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"uart_mm_interconnect_0_rsp_mux_001\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514146113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514146162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_avalon_st_adapter uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"uart_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514146194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/test_uart/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514146219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.v" "irq_mapper" { Text "C:/test_uart/uart/synthesis/uart.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514146292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.v" "rst_controller" { Text "C:/test_uart/uart/synthesis/uart.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514146310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/test_uart/uart/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514146342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/test_uart/uart/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514146362 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1542514148114 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.18.01:09:19 Progress: Loading sld23d5e3ab/alt_sld_fab_wrapper_hw.tcl " "2018.11.18.01:09:19 Progress: Loading sld23d5e3ab/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514159370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514166796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514167221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514173718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514174068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514174371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514174703 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514174717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514174720 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1542514175467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld23d5e3ab/alt_sld_fab.v" "" { Text "C:/test_uart/db/ip/sld23d5e3ab/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514176000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514176000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/test_uart/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514176169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514176169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/test_uart/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514176190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514176190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/test_uart/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514176342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514176342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/test_uart/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514176532 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/test_uart/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514176532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514176532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/test_uart/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542514176675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514176675 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542514182463 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_RS232.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 44 -1 0 } } { "uart/synthesis/submodules/uart_RS232.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 61 -1 0 } } { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "uart/synthesis/submodules/uart_RS232.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 42 -1 0 } } { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "uart/synthesis/submodules/uart_RS232.v" "" { Text "C:/test_uart/uart/synthesis/submodules/uart_RS232.v" 43 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/test_uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1542514182698 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1542514182698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514184186 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542514186447 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/test_uart/output_files/uart.map.smsg " "Generated suppressed messages file C:/test_uart/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514187384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542514191467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542514191467 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1936 " "Implemented 1936 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542514191960 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542514191960 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1797 " "Implemented 1797 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542514191960 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542514191960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542514191960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542514192073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 18 01:09:52 2018 " "Processing ended: Sun Nov 18 01:09:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542514192073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542514192073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542514192073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542514192073 ""}
