<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-fau.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-fau.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2008 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cm">/*</span>
<span class="cm"> * Interface to the hardware Fetch and Add Unit.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __CVMX_FAU_H__</span>
<span class="cp">#define __CVMX_FAU_H__</span>

<span class="cm">/*</span>
<span class="cm"> * Octeon Fetch and Add Unit (FAU)</span>
<span class="cm"> */</span>

<span class="cp">#define CVMX_FAU_LOAD_IO_ADDRESS    cvmx_build_io_address(0x1e, 0)</span>
<span class="cp">#define CVMX_FAU_BITS_SCRADDR       63, 56</span>
<span class="cp">#define CVMX_FAU_BITS_LEN           55, 48</span>
<span class="cp">#define CVMX_FAU_BITS_INEVAL        35, 14</span>
<span class="cp">#define CVMX_FAU_BITS_TAGWAIT       13, 13</span>
<span class="cp">#define CVMX_FAU_BITS_NOADD         13, 13</span>
<span class="cp">#define CVMX_FAU_BITS_SIZE          12, 11</span>
<span class="cp">#define CVMX_FAU_BITS_REGISTER      10, 0</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">CVMX_FAU_OP_SIZE_8</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">CVMX_FAU_OP_SIZE_16</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">CVMX_FAU_OP_SIZE_32</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">CVMX_FAU_OP_SIZE_64</span> <span class="o">=</span> <span class="mi">3</span>
<span class="p">}</span> <span class="n">cvmx_fau_op_size_t</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * Tagwait return definition. If a timeout occurs, the error</span>
<span class="cm"> * bit will be set. Otherwise the value of the register before</span>
<span class="cm"> * the update will be returned.</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">int64_t</span> <span class="n">value</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
<span class="p">}</span> <span class="n">cvmx_fau_tagwait64_t</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * Tagwait return definition. If a timeout occurs, the error</span>
<span class="cm"> * bit will be set. Otherwise the value of the register before</span>
<span class="cm"> * the update will be returned.</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">int32_t</span> <span class="n">value</span><span class="o">:</span><span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">cvmx_fau_tagwait32_t</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * Tagwait return definition. If a timeout occurs, the error</span>
<span class="cm"> * bit will be set. Otherwise the value of the register before</span>
<span class="cm"> * the update will be returned.</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">int16_t</span> <span class="n">value</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
<span class="p">}</span> <span class="n">cvmx_fau_tagwait16_t</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * Tagwait return definition. If a timeout occurs, the error</span>
<span class="cm"> * bit will be set. Otherwise the value of the register before</span>
<span class="cm"> * the update will be returned.</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">error</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">int8_t</span> <span class="n">value</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
<span class="p">}</span> <span class="n">cvmx_fau_tagwait8_t</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * Asynchronous tagwait return definition. If a timeout occurs,</span>
<span class="cm"> * the error bit will be set. Otherwise the value of the</span>
<span class="cm"> * register before the update will be returned.</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">union</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">invalid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>	<span class="cm">/* unpredictable if invalid is set */</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
<span class="p">}</span> <span class="n">cvmx_fau_async_tagwait_result_t</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * Builds a store I/O address for writing to the FAU</span>
<span class="cm"> *</span>
<span class="cm"> * @noadd:  0 = Store value is atomically added to the current value</span>
<span class="cm"> *               1 = Store value is atomically written over the current value</span>
<span class="cm"> * @reg:    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *               - Step by 2 for 16 bit access.</span>
<span class="cm"> *               - Step by 4 for 32 bit access.</span>
<span class="cm"> *               - Step by 8 for 64 bit access.</span>
<span class="cm"> * Returns Address to store for atomic update</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint64_t</span> <span class="nf">__cvmx_fau_store_address</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">noadd</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">CVMX_ADD_IO_SEG</span><span class="p">(</span><span class="n">CVMX_FAU_LOAD_IO_ADDRESS</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">cvmx_build_bits</span><span class="p">(</span><span class="n">CVMX_FAU_BITS_NOADD</span><span class="p">,</span> <span class="n">noadd</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">cvmx_build_bits</span><span class="p">(</span><span class="n">CVMX_FAU_BITS_REGISTER</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Builds a I/O address for accessing the FAU</span>
<span class="cm"> *</span>
<span class="cm"> * @tagwait: Should the atomic add wait for the current tag switch</span>
<span class="cm"> *                operation to complete.</span>
<span class="cm"> *                - 0 = Don&#39;t wait</span>
<span class="cm"> *                - 1 = Wait for tag switch to complete</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 2 for 16 bit access.</span>
<span class="cm"> *                - Step by 4 for 32 bit access.</span>
<span class="cm"> *                - Step by 8 for 64 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> *                Note: When performing 32 and 64 bit access, only the low</span>
<span class="cm"> *                22 bits are available.</span>
<span class="cm"> * Returns Address to read from for atomic update</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint64_t</span> <span class="nf">__cvmx_fau_atomic_address</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">tagwait</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">reg</span><span class="p">,</span>
						 <span class="kt">int64_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">CVMX_ADD_IO_SEG</span><span class="p">(</span><span class="n">CVMX_FAU_LOAD_IO_ADDRESS</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">cvmx_build_bits</span><span class="p">(</span><span class="n">CVMX_FAU_BITS_INEVAL</span><span class="p">,</span> <span class="n">value</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">cvmx_build_bits</span><span class="p">(</span><span class="n">CVMX_FAU_BITS_TAGWAIT</span><span class="p">,</span> <span class="n">tagwait</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">cvmx_build_bits</span><span class="p">(</span><span class="n">CVMX_FAU_BITS_REGISTER</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 64 bit add</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 8 for 64 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> *                Note: Only the low 22 bits are available.</span>
<span class="cm"> * Returns Value of the register before the update</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int64_t</span> <span class="nf">cvmx_fau_fetch_and_add64</span><span class="p">(</span><span class="n">cvmx_fau_reg_64_t</span> <span class="n">reg</span><span class="p">,</span>
					       <span class="kt">int64_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cvmx_read64_int64</span><span class="p">(</span><span class="n">__cvmx_fau_atomic_address</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 32 bit add</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 4 for 32 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> *                Note: Only the low 22 bits are available.</span>
<span class="cm"> * Returns Value of the register before the update</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int32_t</span> <span class="nf">cvmx_fau_fetch_and_add32</span><span class="p">(</span><span class="n">cvmx_fau_reg_32_t</span> <span class="n">reg</span><span class="p">,</span>
					       <span class="kt">int32_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cvmx_read64_int32</span><span class="p">(</span><span class="n">__cvmx_fau_atomic_address</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 16 bit add</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 2 for 16 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> * Returns Value of the register before the update</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int16_t</span> <span class="nf">cvmx_fau_fetch_and_add16</span><span class="p">(</span><span class="n">cvmx_fau_reg_16_t</span> <span class="n">reg</span><span class="p">,</span>
					       <span class="kt">int16_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cvmx_read64_int16</span><span class="p">(</span><span class="n">__cvmx_fau_atomic_address</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 8 bit add</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> * Returns Value of the register before the update</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int8_t</span> <span class="nf">cvmx_fau_fetch_and_add8</span><span class="p">(</span><span class="n">cvmx_fau_reg_8_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int8_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cvmx_read64_int8</span><span class="p">(</span><span class="n">__cvmx_fau_atomic_address</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 64 bit add after the current tag switch</span>
<span class="cm"> * completes</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *               - Step by 8 for 64 bit access.</span>
<span class="cm"> * @value:  Signed value to add.</span>
<span class="cm"> *               Note: Only the low 22 bits are available.</span>
<span class="cm"> * Returns If a timeout occurs, the error bit will be set. Otherwise</span>
<span class="cm"> *         the value of the register before the update will be</span>
<span class="cm"> *         returned</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">cvmx_fau_tagwait64_t</span>
<span class="nf">cvmx_fau_tagwait_fetch_and_add64</span><span class="p">(</span><span class="n">cvmx_fau_reg_64_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int64_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">i64</span><span class="p">;</span>
		<span class="n">cvmx_fau_tagwait64_t</span> <span class="n">t</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">result</span><span class="p">;</span>
	<span class="n">result</span><span class="p">.</span><span class="n">i64</span> <span class="o">=</span>
	    <span class="n">cvmx_read64_int64</span><span class="p">(</span><span class="n">__cvmx_fau_atomic_address</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">.</span><span class="n">t</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 32 bit add after the current tag switch</span>
<span class="cm"> * completes</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *               - Step by 4 for 32 bit access.</span>
<span class="cm"> * @value:  Signed value to add.</span>
<span class="cm"> *               Note: Only the low 22 bits are available.</span>
<span class="cm"> * Returns If a timeout occurs, the error bit will be set. Otherwise</span>
<span class="cm"> *         the value of the register before the update will be</span>
<span class="cm"> *         returned</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">cvmx_fau_tagwait32_t</span>
<span class="nf">cvmx_fau_tagwait_fetch_and_add32</span><span class="p">(</span><span class="n">cvmx_fau_reg_32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int32_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">i32</span><span class="p">;</span>
		<span class="n">cvmx_fau_tagwait32_t</span> <span class="n">t</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">result</span><span class="p">;</span>
	<span class="n">result</span><span class="p">.</span><span class="n">i32</span> <span class="o">=</span>
	    <span class="n">cvmx_read64_int32</span><span class="p">(</span><span class="n">__cvmx_fau_atomic_address</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">.</span><span class="n">t</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 16 bit add after the current tag switch</span>
<span class="cm"> * completes</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *               - Step by 2 for 16 bit access.</span>
<span class="cm"> * @value:  Signed value to add.</span>
<span class="cm"> * Returns If a timeout occurs, the error bit will be set. Otherwise</span>
<span class="cm"> *         the value of the register before the update will be</span>
<span class="cm"> *         returned</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">cvmx_fau_tagwait16_t</span>
<span class="nf">cvmx_fau_tagwait_fetch_and_add16</span><span class="p">(</span><span class="n">cvmx_fau_reg_16_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int16_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">i16</span><span class="p">;</span>
		<span class="n">cvmx_fau_tagwait16_t</span> <span class="n">t</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">result</span><span class="p">;</span>
	<span class="n">result</span><span class="p">.</span><span class="n">i16</span> <span class="o">=</span>
	    <span class="n">cvmx_read64_int16</span><span class="p">(</span><span class="n">__cvmx_fau_atomic_address</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">.</span><span class="n">t</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 8 bit add after the current tag switch</span>
<span class="cm"> * completes</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> * @value:  Signed value to add.</span>
<span class="cm"> * Returns If a timeout occurs, the error bit will be set. Otherwise</span>
<span class="cm"> *         the value of the register before the update will be</span>
<span class="cm"> *         returned</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">cvmx_fau_tagwait8_t</span>
<span class="nf">cvmx_fau_tagwait_fetch_and_add8</span><span class="p">(</span><span class="n">cvmx_fau_reg_8_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int8_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">i8</span><span class="p">;</span>
		<span class="n">cvmx_fau_tagwait8_t</span> <span class="n">t</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">result</span><span class="p">;</span>
	<span class="n">result</span><span class="p">.</span><span class="n">i8</span> <span class="o">=</span> <span class="n">cvmx_read64_int8</span><span class="p">(</span><span class="n">__cvmx_fau_atomic_address</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">.</span><span class="n">t</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Builds I/O data for async operations</span>
<span class="cm"> *</span>
<span class="cm"> * @scraddr: Scratch pad byte address to write to.  Must be 8 byte aligned</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> *                Note: When performing 32 and 64 bit access, only the low</span>
<span class="cm"> *                22 bits are available.</span>
<span class="cm"> * @tagwait: Should the atomic add wait for the current tag switch</span>
<span class="cm"> *                operation to complete.</span>
<span class="cm"> *                - 0 = Don&#39;t wait</span>
<span class="cm"> *                - 1 = Wait for tag switch to complete</span>
<span class="cm"> * @size:    The size of the operation:</span>
<span class="cm"> *                - CVMX_FAU_OP_SIZE_8  (0) = 8 bits</span>
<span class="cm"> *                - CVMX_FAU_OP_SIZE_16 (1) = 16 bits</span>
<span class="cm"> *                - CVMX_FAU_OP_SIZE_32 (2) = 32 bits</span>
<span class="cm"> *                - CVMX_FAU_OP_SIZE_64 (3) = 64 bits</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 2 for 16 bit access.</span>
<span class="cm"> *                - Step by 4 for 32 bit access.</span>
<span class="cm"> *                - Step by 8 for 64 bit access.</span>
<span class="cm"> * Returns Data to write using cvmx_send_single</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint64_t</span> <span class="nf">__cvmx_fau_iobdma_data</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">scraddr</span><span class="p">,</span> <span class="kt">int64_t</span> <span class="n">value</span><span class="p">,</span>
					      <span class="kt">uint64_t</span> <span class="n">tagwait</span><span class="p">,</span>
					      <span class="n">cvmx_fau_op_size_t</span> <span class="n">size</span><span class="p">,</span>
					      <span class="kt">uint64_t</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">CVMX_FAU_LOAD_IO_ADDRESS</span> <span class="o">|</span>
	       <span class="n">cvmx_build_bits</span><span class="p">(</span><span class="n">CVMX_FAU_BITS_SCRADDR</span><span class="p">,</span> <span class="n">scraddr</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">cvmx_build_bits</span><span class="p">(</span><span class="n">CVMX_FAU_BITS_LEN</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">cvmx_build_bits</span><span class="p">(</span><span class="n">CVMX_FAU_BITS_INEVAL</span><span class="p">,</span> <span class="n">value</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">cvmx_build_bits</span><span class="p">(</span><span class="n">CVMX_FAU_BITS_TAGWAIT</span><span class="p">,</span> <span class="n">tagwait</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">cvmx_build_bits</span><span class="p">(</span><span class="n">CVMX_FAU_BITS_SIZE</span><span class="p">,</span> <span class="n">size</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">cvmx_build_bits</span><span class="p">(</span><span class="n">CVMX_FAU_BITS_REGISTER</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an async atomic 64 bit add. The old value is</span>
<span class="cm"> * placed in the scratch memory at byte address scraddr.</span>
<span class="cm"> *</span>
<span class="cm"> * @scraddr: Scratch memory byte address to put response in.</span>
<span class="cm"> *                Must be 8 byte aligned.</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 8 for 64 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> *                Note: Only the low 22 bits are available.</span>
<span class="cm"> * Returns Placed in the scratch pad register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_async_fetch_and_add64</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">scraddr</span><span class="p">,</span>
						  <span class="n">cvmx_fau_reg_64_t</span> <span class="n">reg</span><span class="p">,</span>
						  <span class="kt">int64_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_send_single</span><span class="p">(</span><span class="n">__cvmx_fau_iobdma_data</span>
			 <span class="p">(</span><span class="n">scraddr</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CVMX_FAU_OP_SIZE_64</span><span class="p">,</span> <span class="n">reg</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an async atomic 32 bit add. The old value is</span>
<span class="cm"> * placed in the scratch memory at byte address scraddr.</span>
<span class="cm"> *</span>
<span class="cm"> * @scraddr: Scratch memory byte address to put response in.</span>
<span class="cm"> *                Must be 8 byte aligned.</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 4 for 32 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> *                Note: Only the low 22 bits are available.</span>
<span class="cm"> * Returns Placed in the scratch pad register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_async_fetch_and_add32</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">scraddr</span><span class="p">,</span>
						  <span class="n">cvmx_fau_reg_32_t</span> <span class="n">reg</span><span class="p">,</span>
						  <span class="kt">int32_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_send_single</span><span class="p">(</span><span class="n">__cvmx_fau_iobdma_data</span>
			 <span class="p">(</span><span class="n">scraddr</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CVMX_FAU_OP_SIZE_32</span><span class="p">,</span> <span class="n">reg</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an async atomic 16 bit add. The old value is</span>
<span class="cm"> * placed in the scratch memory at byte address scraddr.</span>
<span class="cm"> *</span>
<span class="cm"> * @scraddr: Scratch memory byte address to put response in.</span>
<span class="cm"> *                Must be 8 byte aligned.</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 2 for 16 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> * Returns Placed in the scratch pad register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_async_fetch_and_add16</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">scraddr</span><span class="p">,</span>
						  <span class="n">cvmx_fau_reg_16_t</span> <span class="n">reg</span><span class="p">,</span>
						  <span class="kt">int16_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_send_single</span><span class="p">(</span><span class="n">__cvmx_fau_iobdma_data</span>
			 <span class="p">(</span><span class="n">scraddr</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CVMX_FAU_OP_SIZE_16</span><span class="p">,</span> <span class="n">reg</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an async atomic 8 bit add. The old value is</span>
<span class="cm"> * placed in the scratch memory at byte address scraddr.</span>
<span class="cm"> *</span>
<span class="cm"> * @scraddr: Scratch memory byte address to put response in.</span>
<span class="cm"> *                Must be 8 byte aligned.</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> * Returns Placed in the scratch pad register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_async_fetch_and_add8</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">scraddr</span><span class="p">,</span>
						 <span class="n">cvmx_fau_reg_8_t</span> <span class="n">reg</span><span class="p">,</span>
						 <span class="kt">int8_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_send_single</span><span class="p">(</span><span class="n">__cvmx_fau_iobdma_data</span>
			 <span class="p">(</span><span class="n">scraddr</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CVMX_FAU_OP_SIZE_8</span><span class="p">,</span> <span class="n">reg</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an async atomic 64 bit add after the current tag</span>
<span class="cm"> * switch completes.</span>
<span class="cm"> *</span>
<span class="cm"> * @scraddr: Scratch memory byte address to put response in.  Must be</span>
<span class="cm"> *           8 byte aligned.  If a timeout occurs, the error bit (63)</span>
<span class="cm"> *           will be set. Otherwise the value of the register before</span>
<span class="cm"> *           the update will be returned</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 8 for 64 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> *                Note: Only the low 22 bits are available.</span>
<span class="cm"> * Returns Placed in the scratch pad register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_async_tagwait_fetch_and_add64</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">scraddr</span><span class="p">,</span>
							  <span class="n">cvmx_fau_reg_64_t</span> <span class="n">reg</span><span class="p">,</span>
							  <span class="kt">int64_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_send_single</span><span class="p">(</span><span class="n">__cvmx_fau_iobdma_data</span>
			 <span class="p">(</span><span class="n">scraddr</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">CVMX_FAU_OP_SIZE_64</span><span class="p">,</span> <span class="n">reg</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an async atomic 32 bit add after the current tag</span>
<span class="cm"> * switch completes.</span>
<span class="cm"> *</span>
<span class="cm"> * @scraddr: Scratch memory byte address to put response in.  Must be</span>
<span class="cm"> *           8 byte aligned.  If a timeout occurs, the error bit (63)</span>
<span class="cm"> *           will be set. Otherwise the value of the register before</span>
<span class="cm"> *           the update will be returned</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 4 for 32 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> *                Note: Only the low 22 bits are available.</span>
<span class="cm"> * Returns Placed in the scratch pad register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_async_tagwait_fetch_and_add32</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">scraddr</span><span class="p">,</span>
							  <span class="n">cvmx_fau_reg_32_t</span> <span class="n">reg</span><span class="p">,</span>
							  <span class="kt">int32_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_send_single</span><span class="p">(</span><span class="n">__cvmx_fau_iobdma_data</span>
			 <span class="p">(</span><span class="n">scraddr</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">CVMX_FAU_OP_SIZE_32</span><span class="p">,</span> <span class="n">reg</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an async atomic 16 bit add after the current tag</span>
<span class="cm"> * switch completes.</span>
<span class="cm"> *</span>
<span class="cm"> * @scraddr: Scratch memory byte address to put response in.  Must be</span>
<span class="cm"> *           8 byte aligned.  If a timeout occurs, the error bit (63)</span>
<span class="cm"> *           will be set. Otherwise the value of the register before</span>
<span class="cm"> *           the update will be returned</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 2 for 16 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns Placed in the scratch pad register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_async_tagwait_fetch_and_add16</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">scraddr</span><span class="p">,</span>
							  <span class="n">cvmx_fau_reg_16_t</span> <span class="n">reg</span><span class="p">,</span>
							  <span class="kt">int16_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_send_single</span><span class="p">(</span><span class="n">__cvmx_fau_iobdma_data</span>
			 <span class="p">(</span><span class="n">scraddr</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">CVMX_FAU_OP_SIZE_16</span><span class="p">,</span> <span class="n">reg</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an async atomic 8 bit add after the current tag</span>
<span class="cm"> * switch completes.</span>
<span class="cm"> *</span>
<span class="cm"> * @scraddr: Scratch memory byte address to put response in.  Must be</span>
<span class="cm"> *           8 byte aligned.  If a timeout occurs, the error bit (63)</span>
<span class="cm"> *           will be set. Otherwise the value of the register before</span>
<span class="cm"> *           the update will be returned</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns Placed in the scratch pad register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_async_tagwait_fetch_and_add8</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">scraddr</span><span class="p">,</span>
							 <span class="n">cvmx_fau_reg_8_t</span> <span class="n">reg</span><span class="p">,</span>
							 <span class="kt">int8_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_send_single</span><span class="p">(</span><span class="n">__cvmx_fau_iobdma_data</span>
			 <span class="p">(</span><span class="n">scraddr</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">CVMX_FAU_OP_SIZE_8</span><span class="p">,</span> <span class="n">reg</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 64 bit add</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 8 for 64 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_atomic_add64</span><span class="p">(</span><span class="n">cvmx_fau_reg_64_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int64_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_write64_int64</span><span class="p">(</span><span class="n">__cvmx_fau_store_address</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">),</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 32 bit add</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 4 for 32 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_atomic_add32</span><span class="p">(</span><span class="n">cvmx_fau_reg_32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int32_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_write64_int32</span><span class="p">(</span><span class="n">__cvmx_fau_store_address</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">),</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 16 bit add</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 2 for 16 bit access.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_atomic_add16</span><span class="p">(</span><span class="n">cvmx_fau_reg_16_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int16_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_write64_int16</span><span class="p">(</span><span class="n">__cvmx_fau_store_address</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">),</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 8 bit add</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> * @value:   Signed value to add.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_atomic_add8</span><span class="p">(</span><span class="n">cvmx_fau_reg_8_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int8_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_write64_int8</span><span class="p">(</span><span class="n">__cvmx_fau_store_address</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">),</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 64 bit write</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 8 for 64 bit access.</span>
<span class="cm"> * @value:   Signed value to write.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_atomic_write64</span><span class="p">(</span><span class="n">cvmx_fau_reg_64_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int64_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_write64_int64</span><span class="p">(</span><span class="n">__cvmx_fau_store_address</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">reg</span><span class="p">),</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 32 bit write</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 4 for 32 bit access.</span>
<span class="cm"> * @value:   Signed value to write.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_atomic_write32</span><span class="p">(</span><span class="n">cvmx_fau_reg_32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int32_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_write64_int32</span><span class="p">(</span><span class="n">__cvmx_fau_store_address</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">reg</span><span class="p">),</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 16 bit write</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> *                - Step by 2 for 16 bit access.</span>
<span class="cm"> * @value:   Signed value to write.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_atomic_write16</span><span class="p">(</span><span class="n">cvmx_fau_reg_16_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int16_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_write64_int16</span><span class="p">(</span><span class="n">__cvmx_fau_store_address</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">reg</span><span class="p">),</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Perform an atomic 8 bit write</span>
<span class="cm"> *</span>
<span class="cm"> * @reg:     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<span class="cm"> * @value:   Signed value to write.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_fau_atomic_write8</span><span class="p">(</span><span class="n">cvmx_fau_reg_8_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int8_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_write64_int8</span><span class="p">(</span><span class="n">__cvmx_fau_store_address</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">reg</span><span class="p">),</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* __CVMX_FAU_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
