SystemVerilog 2.23.7 Changelog:

## Bug fixes ###
  - Alignment : Fix issue with parameters consisting of only include directive

