

================================================================
== Vivado HLS Report for 'getUBtoDF'
================================================================
* Date:           Thu Jul  4 02:08:33 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   46|  5530|   46|  5530|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |                 |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |   36|  5376|  3 ~ 448 |          -|          -|      12|    no    |
        | + Cnk_label1    |    0|   444|        37|          -|          -| 0 ~ 12 |    no    |
        |- Loop 2         |    8|   152|  4 ~ 76  |          -|          -|       2|    no    |
        | + Loop 2.1      |    0|    72|   2 ~ 6  |          -|          -| 0 ~ 12 |    no    |
        |  ++ Loop 2.1.1  |    0|     4|         2|          -|          -|  0 ~ 2 |    no    |
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    657|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     394|    238|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    443|
|Register         |        -|      -|     628|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|    1022|   1338|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |solution_sdiv_32nkbM_U43  |solution_sdiv_32nkbM  |        0|      0|  394|  238|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0|  394|  238|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |s_fu_486_p2                |     *    |      3|  0|  20|          32|          32|
    |tmp_190_fu_699_p2          |     *    |      3|  0|  20|           2|          32|
    |a_3_fu_509_p2              |     +    |      0|  0|  39|          32|          32|
    |b_3_fu_711_p2              |     +    |      0|  0|  39|          32|          32|
    |i_28_fu_492_p2             |     +    |      0|  0|  39|          32|           2|
    |i_29_fu_636_p2             |     +    |      0|  0|  10|           2|           1|
    |indvars_iv_next_fu_705_p2  |     +    |      0|  0|  10|           2|           2|
    |j_10_fu_387_p2             |     +    |      0|  0|  13|           4|           1|
    |j_9_fu_503_p2              |     +    |      0|  0|  39|          32|           1|
    |j_fu_624_p2                |     +    |      0|  0|  10|           2|           2|
    |k_3_fu_612_p2              |     +    |      0|  0|  39|          32|           1|
    |tmp_186_fu_584_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp_187_fu_542_p2          |     +    |      0|  0|  12|           3|           2|
    |tmp_189_fu_618_p2          |     +    |      0|  0|  10|           2|           1|
    |tmp_380_i_fu_475_p2        |     +    |      0|  0|  39|          32|           1|
    |x_4_fu_431_p2              |     +    |      0|  0|  39|          32|           1|
    |k_assign_3_fu_462_p2       |     -    |      0|  0|  39|          32|          32|
    |tmp_185_fu_570_p2          |     -    |      0|  0|  39|          32|          32|
    |or_cond_fu_425_p2          |    and   |      0|  0|   2|           1|           1|
    |cond2_fu_552_p2            |   icmp   |      0|  0|   8|           2|           1|
    |cond_i_fu_642_p2           |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_fu_630_p2        |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_381_p2         |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_i_fu_481_p2       |   icmp   |      0|  0|  18|          32|          32|
    |tmp_182_fu_413_p2          |   icmp   |      0|  0|   9|           4|           2|
    |tmp_183_fu_419_p2          |   icmp   |      0|  0|   9|           4|           3|
    |tmp_184_fu_536_p2          |   icmp   |      0|  0|   8|           2|           1|
    |tmp_188_fu_607_p2          |   icmp   |      0|  0|  11|           5|           5|
    |tmp_379_i_fu_456_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_437_p2            |   icmp   |      0|  0|  18|          32|          32|
    |arr_load_phi_i_fu_648_p3   |  select  |      0|  0|   4|           1|           4|
    |edge3_0_2_fu_673_p3        |  select  |      0|  0|   4|           1|           4|
    |edge3_1_fu_666_p3          |  select  |      0|  0|   4|           1|           4|
    |edge3_2_fu_659_p3          |  select  |      0|  0|   4|           1|           4|
    |edge3_load_phi_fu_596_p3   |  select  |      0|  0|   4|           1|           4|
    |p_k_i_fu_467_p3            |  select  |      0|  0|  32|           1|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      6|  0| 657|         481|         391|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |a_1_fu_74                |    9|          2|   32|         64|
    |ap_NS_fsm                |  209|         48|    1|         48|
    |ap_return                |    9|          2|   16|         32|
    |arr1_i_be_reg_299        |    9|          2|    4|          8|
    |arr1_i_reg_234           |    9|          2|    4|          8|
    |arr2_i_be_reg_267        |    9|          2|    4|          8|
    |arr2_i_reg_212           |    9|          2|    4|          8|
    |arr_i_be_reg_314         |    9|          2|    4|          8|
    |b_reg_188                |    9|          2|   32|         64|
    |edge3_1_3_fu_86          |    9|          2|    4|          8|
    |edge3_2_6_fu_62          |    9|          2|    4|          8|
    |edge3_2_7_fu_66          |    9|          2|    4|          8|
    |edge3_2_8_fu_70          |    9|          2|    4|          8|
    |edge3_2_9_fu_90          |    9|          2|    4|          8|
    |i_i1_reg_256             |    9|          2|    2|          4|
    |i_i_reg_131              |    9|          2|   32|         64|
    |i_reg_107                |    9|          2|    4|          8|
    |indvars_iv_reg_164       |    9|          2|    2|          4|
    |j_i_reg_119              |    9|          2|   32|         64|
    |k_reg_200                |    9|          2|   32|         64|
    |p_0_i_reg_152            |    9|          2|   32|         64|
    |r_assign_reg_176         |    9|          2|    2|          4|
    |s_i_reg_140              |    9|          2|   32|         64|
    |temp_fu_82               |    9|          2|    4|          8|
    |write_flag_i_be_reg_282  |    9|          2|    1|          2|
    |write_flag_i_reg_222     |    9|          2|    1|          2|
    |x_fu_78                  |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  443|        100|  329|        704|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_1_fu_74                |  32|   0|   32|          0|
    |ap_CS_fsm                |  47|   0|   47|          0|
    |ap_return_preg           |  16|   0|   16|          0|
    |arr1_i_be_reg_299        |   4|   0|    4|          0|
    |arr1_i_reg_234           |   4|   0|    4|          0|
    |arr2_i_be_reg_267        |   4|   0|    4|          0|
    |arr2_i_reg_212           |   4|   0|    4|          0|
    |arr_i_be_reg_314         |   4|   0|    4|          0|
    |arr_i_reg_244            |   4|   0|    4|          0|
    |b_reg_188                |  32|   0|   32|          0|
    |cond2_reg_850            |   1|   0|    1|          0|
    |edge3_0_reg_792          |   4|   0|    4|          0|
    |edge3_1_3_fu_86          |   4|   0|    4|          0|
    |edge3_2_6_fu_62          |   4|   0|    4|          0|
    |edge3_2_7_fu_66          |   4|   0|    4|          0|
    |edge3_2_8_fu_70          |   4|   0|    4|          0|
    |edge3_2_9_fu_90          |   4|   0|    4|          0|
    |i_28_reg_824             |  32|   0|   32|          0|
    |i_29_reg_888             |   2|   0|    2|          0|
    |i_i1_reg_256             |   2|   0|    2|          0|
    |i_i_reg_131              |  32|   0|   32|          0|
    |i_reg_107                |   4|   0|    4|          0|
    |indvars_iv_next_reg_905  |   2|   0|    2|          0|
    |indvars_iv_reg_164       |   2|   0|    2|          0|
    |j_10_reg_761             |   4|   0|    4|          0|
    |j_9_reg_829              |  32|   0|   32|          0|
    |j_i_reg_119              |  32|   0|   32|          0|
    |j_reg_880                |   2|   0|    2|          0|
    |k_3_reg_870              |  32|   0|   32|          0|
    |k_reg_200                |  32|   0|   32|          0|
    |n_assign_cast4_reg_751   |   4|   0|   32|         28|
    |or_cond_reg_799          |   1|   0|    1|          0|
    |p_0_i_reg_152            |  32|   0|   32|          0|
    |r_assign_reg_176         |   2|   0|    2|          0|
    |s_i_reg_140              |  32|   0|   32|          0|
    |s_reg_819                |  32|   0|   32|          0|
    |temp_fu_82               |   4|   0|    4|          0|
    |tmp_189_reg_875          |   2|   0|    2|          0|
    |tmp_190_reg_900          |  32|   0|   32|          0|
    |tmp_225_cast_reg_845     |   3|   0|    5|          2|
    |tmp_380_i_reg_811        |  32|   0|   32|          0|
    |write_flag_i_be_reg_282  |   1|   0|    1|          0|
    |write_flag_i_reg_222     |   1|   0|    1|          0|
    |x_4_reg_803              |  32|   0|   32|          0|
    |x_fu_78                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 628|   0|  658|         30|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    getUBtoDF   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    getUBtoDF   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    getUBtoDF   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    getUBtoDF   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    getUBtoDF   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    getUBtoDF   | return value |
|ap_return                | out |   16| ap_ctrl_hs |    getUBtoDF   | return value |
|cubiecube_0_ep_address0  | out |    4|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_ep_ce0       | out |    1|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_ep_q0        |  in |    4|  ap_memory | cubiecube_0_ep |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	42  / (exitcond)
3 --> 
	41  / (!or_cond) | (tmp_i)
	4  / (or_cond & !tmp_i)
4 --> 
	5  / (!exitcond_i)
	41  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	4  / true
41 --> 
	2  / true
42 --> 
	43  / (!tmp_184)
43 --> 
	46  / (tmp_188)
	44  / (!tmp_188)
44 --> 
	45  / (!exitcond1)
	43  / (exitcond1)
45 --> 
	44  / true
46 --> 
	47  / true
47 --> 
	42  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%edge3_2_6 = alloca i4"   --->   Operation 48 'alloca' 'edge3_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%edge3_2_7 = alloca i4"   --->   Operation 49 'alloca' 'edge3_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%edge3_2_8 = alloca i4"   --->   Operation 50 'alloca' 'edge3_2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%a_1 = alloca i32"   --->   Operation 51 'alloca' 'a_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x = alloca i32"   --->   Operation 52 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.76ns)   --->   "store i32 0, i32* %x"   --->   Operation 53 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "store i32 0, i32* %a_1"   --->   Operation 54 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "store i4 0, i4* %edge3_2_8"   --->   Operation 55 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "store i4 0, i4* %edge3_2_7"   --->   Operation 56 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 57 [1/1] (1.76ns)   --->   "store i4 0, i4* %edge3_2_6"   --->   Operation 57 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader4" [cubiecube.cpp:654]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %.preheader4.preheader ], [ %j_10, %.preheader4.backedge ]"   --->   Operation 59 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%edge3_2_6_load = load i4* %edge3_2_6"   --->   Operation 60 'load' 'edge3_2_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%edge3_2_7_load = load i4* %edge3_2_7"   --->   Operation 61 'load' 'edge3_2_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%edge3_2_8_load = load i4* %edge3_2_8"   --->   Operation 62 'load' 'edge3_2_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%n_assign_cast4 = zext i4 %i to i32" [cubiecube.cpp:654]   --->   Operation 63 'zext' 'n_assign_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i, -4" [cubiecube.cpp:654]   --->   Operation 64 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 65 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.73ns)   --->   "%j_10 = add i4 %i, 1" [cubiecube.cpp:654]   --->   Operation 66 'add' 'j_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.preheader, label %0" [cubiecube.cpp:654]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %i to i64" [cubiecube.cpp:655]   --->   Operation 68 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%cubiecube_0_ep_addr = getelementptr [12 x i4]* %cubiecube_0_ep, i64 0, i64 %tmp_s" [cubiecube.cpp:655]   --->   Operation 69 'getelementptr' 'cubiecube_0_ep_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%edge3_0 = load i4* %cubiecube_0_ep_addr, align 1" [cubiecube.cpp:655]   --->   Operation 70 'load' 'edge3_0' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%temp = alloca i4"   --->   Operation 71 'alloca' 'temp' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%edge3_1_3 = alloca i4"   --->   Operation 72 'alloca' 'edge3_1_3' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%edge3_2_9 = alloca i4"   --->   Operation 73 'alloca' 'edge3_2_9' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.76ns)   --->   "store i4 %edge3_2_8_load, i4* %edge3_2_9"   --->   Operation 74 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_2 : Operation 75 [1/1] (1.76ns)   --->   "store i4 %edge3_2_7_load, i4* %edge3_1_3"   --->   Operation 75 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_2 : Operation 76 [1/1] (1.76ns)   --->   "store i4 %edge3_2_6_load, i4* %temp"   --->   Operation 76 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_2 : Operation 77 [1/1] (1.76ns)   --->   "br label %.preheader3" [cubiecube.cpp:660]   --->   Operation 77 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 7.65>
ST_3 : Operation 78 [1/2] (2.32ns)   --->   "%edge3_0 = load i4* %cubiecube_0_ep_addr, align 1" [cubiecube.cpp:655]   --->   Operation 78 'load' 'edge3_0' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_3 : Operation 79 [1/1] (1.30ns)   --->   "%tmp_182 = icmp ugt i4 %edge3_0, 2" [cubiecube.cpp:655]   --->   Operation 79 'icmp' 'tmp_182' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.30ns)   --->   "%tmp_183 = icmp ult i4 %edge3_0, 6" [cubiecube.cpp:655]   --->   Operation 80 'icmp' 'tmp_183' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_182, %tmp_183" [cubiecube.cpp:655]   --->   Operation 81 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %.preheader4.backedge" [cubiecube.cpp:655]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%x_load = load i32* %x" [cubiecube.cpp:656]   --->   Operation 83 'load' 'x_load' <Predicate = (or_cond)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.55ns)   --->   "%x_4 = add nsw i32 %x_load, 1" [cubiecube.cpp:656]   --->   Operation 84 'add' 'x_4' <Predicate = (or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (2.47ns)   --->   "%tmp_i = icmp slt i32 %n_assign_cast4, %x_4" [cubiecube.cpp:196->cubiecube.cpp:656]   --->   Operation 85 'icmp' 'tmp_i' <Predicate = (or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.76ns)   --->   "br i1 %tmp_i, label %Cnk.exit, label %2" [cubiecube.cpp:196->cubiecube.cpp:656]   --->   Operation 86 'br' <Predicate = (or_cond)> <Delay = 1.76>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%p_lshr_f_i_cast = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i, i32 1, i32 3)" [cubiecube.cpp:198->cubiecube.cpp:656]   --->   Operation 87 'partselect' 'p_lshr_f_i_cast' <Predicate = (or_cond & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i3 %p_lshr_f_i_cast to i32" [cubiecube.cpp:198->cubiecube.cpp:656]   --->   Operation 88 'zext' 'tmp_i_cast' <Predicate = (or_cond & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.47ns)   --->   "%tmp_379_i = icmp slt i32 %tmp_i_cast, %x_4" [cubiecube.cpp:198->cubiecube.cpp:656]   --->   Operation 89 'icmp' 'tmp_379_i' <Predicate = (or_cond & !tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (2.55ns)   --->   "%k_assign_3 = sub nsw i32 %n_assign_cast4, %x_4" [cubiecube.cpp:199->cubiecube.cpp:656]   --->   Operation 90 'sub' 'k_assign_3' <Predicate = (or_cond & !tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_380_i)   --->   "%p_k_i = select i1 %tmp_379_i, i32 %k_assign_3, i32 %x_4" [cubiecube.cpp:198->cubiecube.cpp:656]   --->   Operation 91 'select' 'p_k_i' <Predicate = (or_cond & !tmp_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_380_i = add i32 %p_k_i, 1" [cubiecube.cpp:200->cubiecube.cpp:656]   --->   Operation 92 'add' 'tmp_380_i' <Predicate = (or_cond & !tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.76ns)   --->   "br label %3" [cubiecube.cpp:200->cubiecube.cpp:656]   --->   Operation 93 'br' <Predicate = (or_cond & !tmp_i)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%j_i = phi i32 [ 1, %2 ], [ %j_9, %4 ]"   --->   Operation 94 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%i_i = phi i32 [ %n_assign_cast4, %2 ], [ %i_28, %4 ]"   --->   Operation 95 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%s_i = phi i32 [ 1, %2 ], [ %s_4, %4 ]"   --->   Operation 96 'phi' 's_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.47ns)   --->   "%exitcond_i = icmp eq i32 %j_i, %tmp_380_i" [cubiecube.cpp:200->cubiecube.cpp:656]   --->   Operation 97 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %Cnk.exit.loopexit, label %4" [cubiecube.cpp:200->cubiecube.cpp:656]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (8.51ns)   --->   "%s = mul nsw i32 %s_i, %i_i" [cubiecube.cpp:202->cubiecube.cpp:656]   --->   Operation 99 'mul' 's' <Predicate = (!exitcond_i)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (2.55ns)   --->   "%i_28 = add nsw i32 %i_i, -1" [cubiecube.cpp:200->cubiecube.cpp:656]   --->   Operation 100 'add' 'i_28' <Predicate = (!exitcond_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.76ns)   --->   "br label %Cnk.exit"   --->   Operation 101 'br' <Predicate = (exitcond_i)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 102 [36/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 102 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (2.55ns)   --->   "%j_9 = add nsw i32 %j_i, 1" [cubiecube.cpp:200->cubiecube.cpp:656]   --->   Operation 103 'add' 'j_9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 104 [35/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 104 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 105 [34/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 105 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 106 [33/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 106 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 107 [32/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 107 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 108 [31/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 108 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 109 [30/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 109 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 110 [29/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 110 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 111 [28/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 111 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 112 [27/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 112 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 113 [26/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 113 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 114 [25/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 114 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 115 [24/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 115 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 116 [23/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 116 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 117 [22/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 117 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 118 [21/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 118 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 119 [20/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 119 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 120 [19/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 120 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 121 [18/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 121 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 122 [17/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 122 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 123 [16/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 123 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 124 [15/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 124 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 125 [14/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 125 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 126 [13/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 126 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 127 [12/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 127 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 128 [11/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 128 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 129 [10/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 129 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 130 [9/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 130 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 131 [8/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 131 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 132 [7/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 132 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 133 [6/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 133 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 134 [5/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 134 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 135 [4/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 135 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 136 [3/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 136 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 137 [2/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 137 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str30) nounwind" [cubiecube.cpp:200->cubiecube.cpp:656]   --->   Operation 138 'specloopname' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_77_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str30) nounwind" [cubiecube.cpp:200->cubiecube.cpp:656]   --->   Operation 139 'specregionbegin' 'tmp_77_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 12, i32 6, [1 x i8]* @p_str131) nounwind" [cubiecube.cpp:201->cubiecube.cpp:656]   --->   Operation 140 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 141 [1/36] (4.13ns)   --->   "%s_4 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 141 'sdiv' 's_4' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 142 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str30, i32 %tmp_77_i) nounwind" [cubiecube.cpp:204->cubiecube.cpp:656]   --->   Operation 142 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 143 [1/1] (0.00ns)   --->   "br label %3" [cubiecube.cpp:200->cubiecube.cpp:656]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 4> <Delay = 4.32>
ST_41 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node a_3)   --->   "%p_0_i = phi i32 [ 0, %1 ], [ %s_i, %Cnk.exit.loopexit ]" [cubiecube.cpp:203->cubiecube.cpp:656]   --->   Operation 144 'phi' 'p_0_i' <Predicate = (or_cond)> <Delay = 0.00>
ST_41 : Operation 145 [1/1] (0.00ns)   --->   "%a_load_3 = load i32* %a_1" [cubiecube.cpp:656]   --->   Operation 145 'load' 'a_load_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_41 : Operation 146 [1/1] (0.00ns)   --->   "%x_load_3 = load i32* %x"   --->   Operation 146 'load' 'x_load_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_41 : Operation 147 [1/1] (2.55ns) (out node of the LUT)   --->   "%a_3 = add nsw i32 %p_0_i, %a_load_3" [cubiecube.cpp:656]   --->   Operation 147 'add' 'a_3' <Predicate = (or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_126 = trunc i32 %x_load_3 to i2"   --->   Operation 148 'trunc' 'tmp_126' <Predicate = (or_cond)> <Delay = 0.00>
ST_41 : Operation 149 [1/1] (1.13ns)   --->   "switch i2 %tmp_126, label %branch5 [
    i2 0, label %Cnk.exit..preheader4.backedge_crit_edge
    i2 1, label %branch4
  ]" [cubiecube.cpp:657]   --->   Operation 149 'switch' <Predicate = (or_cond)> <Delay = 1.13>
ST_41 : Operation 150 [1/1] (1.76ns)   --->   "store i32 %x_4, i32* %x" [cubiecube.cpp:194->cubiecube.cpp:656]   --->   Operation 150 'store' <Predicate = (or_cond & tmp_126 == 1)> <Delay = 1.76>
ST_41 : Operation 151 [1/1] (1.76ns)   --->   "store i32 %a_3, i32* %a_1" [cubiecube.cpp:656]   --->   Operation 151 'store' <Predicate = (or_cond & tmp_126 == 1)> <Delay = 1.76>
ST_41 : Operation 152 [1/1] (1.76ns)   --->   "store i4 %edge3_0, i4* %edge3_2_7" [cubiecube.cpp:657]   --->   Operation 152 'store' <Predicate = (or_cond & tmp_126 == 1)> <Delay = 1.76>
ST_41 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader4.backedge" [cubiecube.cpp:657]   --->   Operation 153 'br' <Predicate = (or_cond & tmp_126 == 1)> <Delay = 0.00>
ST_41 : Operation 154 [1/1] (1.76ns)   --->   "store i32 %x_4, i32* %x" [cubiecube.cpp:657]   --->   Operation 154 'store' <Predicate = (or_cond & tmp_126 == 0)> <Delay = 1.76>
ST_41 : Operation 155 [1/1] (1.76ns)   --->   "store i32 %a_3, i32* %a_1" [cubiecube.cpp:656]   --->   Operation 155 'store' <Predicate = (or_cond & tmp_126 == 0)> <Delay = 1.76>
ST_41 : Operation 156 [1/1] (1.76ns)   --->   "store i4 %edge3_0, i4* %edge3_2_6" [cubiecube.cpp:657]   --->   Operation 156 'store' <Predicate = (or_cond & tmp_126 == 0)> <Delay = 1.76>
ST_41 : Operation 157 [1/1] (0.00ns)   --->   "br label %.preheader4.backedge" [cubiecube.cpp:657]   --->   Operation 157 'br' <Predicate = (or_cond & tmp_126 == 0)> <Delay = 0.00>
ST_41 : Operation 158 [1/1] (1.76ns)   --->   "store i32 %x_4, i32* %x" [cubiecube.cpp:194->cubiecube.cpp:656]   --->   Operation 158 'store' <Predicate = (or_cond & tmp_126 != 0 & tmp_126 != 1)> <Delay = 1.76>
ST_41 : Operation 159 [1/1] (1.76ns)   --->   "store i32 %a_3, i32* %a_1" [cubiecube.cpp:656]   --->   Operation 159 'store' <Predicate = (or_cond & tmp_126 != 0 & tmp_126 != 1)> <Delay = 1.76>
ST_41 : Operation 160 [1/1] (1.76ns)   --->   "store i4 %edge3_0, i4* %edge3_2_8" [cubiecube.cpp:657]   --->   Operation 160 'store' <Predicate = (or_cond & tmp_126 != 0 & tmp_126 != 1)> <Delay = 1.76>
ST_41 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader4.backedge" [cubiecube.cpp:657]   --->   Operation 161 'br' <Predicate = (or_cond & tmp_126 != 0 & tmp_126 != 1)> <Delay = 0.00>
ST_41 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 2> <Delay = 4.62>
ST_42 : Operation 163 [1/1] (0.00ns)   --->   "%indvars_iv = phi i2 [ %indvars_iv_next, %7 ], [ -2, %.preheader3.preheader ]" [cubiecube.cpp:660]   --->   Operation 163 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 164 [1/1] (0.00ns)   --->   "%r_assign = phi i2 [ %j, %7 ], [ -2, %.preheader3.preheader ]"   --->   Operation 164 'phi' 'r_assign' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 165 [1/1] (0.00ns)   --->   "%b = phi i32 [ %b_3, %7 ], [ 0, %.preheader3.preheader ]"   --->   Operation 165 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 166 [1/1] (0.00ns)   --->   "%j_1_cast = zext i2 %r_assign to i3" [cubiecube.cpp:660]   --->   Operation 166 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 167 [1/1] (0.95ns)   --->   "%tmp_184 = icmp eq i2 %r_assign, 0" [cubiecube.cpp:660]   --->   Operation 167 'icmp' 'tmp_184' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 168 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %tmp_184, label %8, label %.preheader.preheader" [cubiecube.cpp:660]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 170 [1/1] (1.65ns)   --->   "%tmp_187 = add i3 %j_1_cast, 3" [cubiecube.cpp:664]   --->   Operation 170 'add' 'tmp_187' <Predicate = (!tmp_184)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_225_cast = zext i3 %tmp_187 to i5" [cubiecube.cpp:664]   --->   Operation 171 'zext' 'tmp_225_cast' <Predicate = (!tmp_184)> <Delay = 0.00>
ST_42 : Operation 172 [1/1] (0.95ns)   --->   "%cond2 = icmp eq i2 %r_assign, 1" [cubiecube.cpp:664]   --->   Operation 172 'icmp' 'cond2' <Predicate = (!tmp_184)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 173 [1/1] (1.76ns)   --->   "br label %.preheader" [cubiecube.cpp:664]   --->   Operation 173 'br' <Predicate = (!tmp_184)> <Delay = 1.76>
ST_42 : Operation 174 [1/1] (0.00ns)   --->   "%a_load = load i32* %a_1" [cubiecube.cpp:671]   --->   Operation 174 'load' 'a_load' <Predicate = (tmp_184)> <Delay = 0.00>
ST_42 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp_185)   --->   "%tmp = shl i32 %a_load, 3" [cubiecube.cpp:671]   --->   Operation 175 'shl' 'tmp' <Predicate = (tmp_184)> <Delay = 0.00>
ST_42 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp_185)   --->   "%tmp_123 = shl i32 %a_load, 1" [cubiecube.cpp:671]   --->   Operation 176 'shl' 'tmp_123' <Predicate = (tmp_184)> <Delay = 0.00>
ST_42 : Operation 177 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_185 = sub i32 %tmp, %tmp_123" [cubiecube.cpp:671]   --->   Operation 177 'sub' 'tmp_185' <Predicate = (tmp_184)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_124 = trunc i32 %b to i16" [cubiecube.cpp:669]   --->   Operation 178 'trunc' 'tmp_124' <Predicate = (tmp_184)> <Delay = 0.00>
ST_42 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_125 = trunc i32 %tmp_185 to i16" [cubiecube.cpp:671]   --->   Operation 179 'trunc' 'tmp_125' <Predicate = (tmp_184)> <Delay = 0.00>
ST_42 : Operation 180 [1/1] (2.07ns)   --->   "%tmp_186 = add i16 %tmp_125, %tmp_124" [cubiecube.cpp:671]   --->   Operation 180 'add' 'tmp_186' <Predicate = (tmp_184)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 181 [1/1] (0.00ns)   --->   "ret i16 %tmp_186" [cubiecube.cpp:671]   --->   Operation 181 'ret' <Predicate = (tmp_184)> <Delay = 0.00>

State 43 <SV = 3> <Delay = 2.55>
ST_43 : Operation 182 [1/1] (0.00ns)   --->   "%k = phi i32 [ 0, %.preheader.preheader ], [ %k_3, %rotateLeft_edge.1.exit ]"   --->   Operation 182 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 183 [1/1] (0.00ns)   --->   "%edge3_1_3_load = load i4* %edge3_1_3"   --->   Operation 183 'load' 'edge3_1_3_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 184 [1/1] (0.00ns)   --->   "%edge3_2_9_load = load i4* %edge3_2_9"   --->   Operation 184 'load' 'edge3_2_9_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_188)   --->   "%edge3_load_phi = select i1 %cond2, i4 %edge3_1_3_load, i4 %edge3_2_9_load" [cubiecube.cpp:664]   --->   Operation 185 'select' 'edge3_load_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_188)   --->   "%tmp_228_cast = zext i4 %edge3_load_phi to i5" [cubiecube.cpp:664]   --->   Operation 186 'zext' 'tmp_228_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 187 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_188 = icmp eq i5 %tmp_228_cast, %tmp_225_cast" [cubiecube.cpp:664]   --->   Operation 187 'icmp' 'tmp_188' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 188 [1/1] (2.55ns)   --->   "%k_3 = add nsw i32 %k, 1" [cubiecube.cpp:667]   --->   Operation 188 'add' 'k_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %tmp_188, label %7, label %5" [cubiecube.cpp:664]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str939)" [cubiecube.cpp:664]   --->   Operation 190 'specregionbegin' 'tmp_63' <Predicate = (!tmp_188)> <Delay = 0.00>
ST_43 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 12, i32 6, [1 x i8]* @p_str131) nounwind" [cubiecube.cpp:665]   --->   Operation 191 'speclooptripcount' <Predicate = (!tmp_188)> <Delay = 0.00>
ST_43 : Operation 192 [1/1] (1.76ns)   --->   "br label %branch3.i" [cubiecube.cpp:238->cubiecube.cpp:666]   --->   Operation 192 'br' <Predicate = (!tmp_188)> <Delay = 1.76>
ST_43 : Operation 193 [1/1] (1.56ns)   --->   "%tmp_189 = add i2 %r_assign, 1" [cubiecube.cpp:669]   --->   Operation 193 'add' 'tmp_189' <Predicate = (tmp_188)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 194 [1/1] (1.56ns)   --->   "%j = add i2 %r_assign, -1" [cubiecube.cpp:660]   --->   Operation 194 'add' 'j' <Predicate = (tmp_188)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 4> <Delay = 2.79>
ST_44 : Operation 195 [1/1] (0.00ns)   --->   "%arr2_i = phi i4 [ %edge3_2_9_load, %5 ], [ %arr2_i_be, %branch3.i.backedge ]" [cubiecube.cpp:241->cubiecube.cpp:666]   --->   Operation 195 'phi' 'arr2_i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 196 [1/1] (0.00ns)   --->   "%write_flag_i = phi i1 [ false, %5 ], [ %write_flag_i_be, %branch3.i.backedge ]"   --->   Operation 196 'phi' 'write_flag_i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 197 [1/1] (0.00ns)   --->   "%arr1_i = phi i4 [ %edge3_1_3_load, %5 ], [ %arr1_i_be, %branch3.i.backedge ]" [cubiecube.cpp:241->cubiecube.cpp:666]   --->   Operation 197 'phi' 'arr1_i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 198 [1/1] (0.00ns)   --->   "%arr_i = phi i4 [ undef, %5 ], [ %arr_i_be, %branch3.i.backedge ]" [cubiecube.cpp:241->cubiecube.cpp:666]   --->   Operation 198 'phi' 'arr_i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 199 [1/1] (0.00ns)   --->   "%i_i1 = phi i2 [ 0, %5 ], [ %i_29, %branch3.i.backedge ]"   --->   Operation 199 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2, i64 0)"   --->   Operation 200 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 201 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %i_i1, %indvars_iv" [cubiecube.cpp:238->cubiecube.cpp:666]   --->   Operation 201 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 202 [1/1] (1.56ns)   --->   "%i_29 = add i2 %i_i1, 1" [cubiecube.cpp:241->cubiecube.cpp:666]   --->   Operation 202 'add' 'i_29' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %rotateLeft_edge.1.exit, label %6" [cubiecube.cpp:238->cubiecube.cpp:666]   --->   Operation 203 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 204 [1/1] (0.95ns)   --->   "%cond_i = icmp eq i2 %i_i1, 0" [cubiecube.cpp:241->cubiecube.cpp:666]   --->   Operation 204 'icmp' 'cond_i' <Predicate = (!exitcond1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 205 [1/1] (1.02ns)   --->   "%arr_load_phi_i = select i1 %cond_i, i4 %arr1_i, i4 %arr2_i" [cubiecube.cpp:241->cubiecube.cpp:666]   --->   Operation 205 'select' 'arr_load_phi_i' <Predicate = (!exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 206 [1/1] (1.76ns)   --->   "switch i2 %i_i1, label %branch5.i [
    i2 0, label %branch3.i.backedge
    i2 1, label %branch4.i
  ]" [cubiecube.cpp:241->cubiecube.cpp:666]   --->   Operation 206 'switch' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_44 : Operation 207 [1/1] (1.76ns)   --->   "br label %branch3.i.backedge" [cubiecube.cpp:241->cubiecube.cpp:666]   --->   Operation 207 'br' <Predicate = (!exitcond1 & i_i1 == 1)> <Delay = 1.76>
ST_44 : Operation 208 [1/1] (1.76ns)   --->   "br label %branch3.i.backedge" [cubiecube.cpp:241->cubiecube.cpp:666]   --->   Operation 208 'br' <Predicate = (!exitcond1 & i_i1 != 0 & i_i1 != 1)> <Delay = 1.76>
ST_44 : Operation 209 [1/1] (0.00ns)   --->   "%temp_load = load i4* %temp" [cubiecube.cpp:243->cubiecube.cpp:666]   --->   Operation 209 'load' 'temp_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_44 : Operation 210 [1/1] (1.02ns)   --->   "%edge3_2 = select i1 %cond2, i4 %arr2_i, i4 %temp_load" [cubiecube.cpp:664]   --->   Operation 210 'select' 'edge3_2' <Predicate = (exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 211 [1/1] (1.02ns)   --->   "%edge3_1 = select i1 %cond2, i4 %temp_load, i4 %arr1_i" [cubiecube.cpp:664]   --->   Operation 211 'select' 'edge3_1' <Predicate = (exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 212 [1/1] (1.02ns)   --->   "%edge3_0_2 = select i1 %write_flag_i, i4 %arr_i, i4 %temp_load" [cubiecube.cpp:243->cubiecube.cpp:666]   --->   Operation 212 'select' 'edge3_0_2' <Predicate = (exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 213 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str939, i32 %tmp_63)" [cubiecube.cpp:668]   --->   Operation 213 'specregionend' 'empty_39' <Predicate = (exitcond1)> <Delay = 0.00>
ST_44 : Operation 214 [1/1] (1.76ns)   --->   "store i4 %edge3_2, i4* %edge3_2_9" [cubiecube.cpp:666]   --->   Operation 214 'store' <Predicate = (exitcond1)> <Delay = 1.76>
ST_44 : Operation 215 [1/1] (1.76ns)   --->   "store i4 %edge3_1, i4* %edge3_1_3" [cubiecube.cpp:666]   --->   Operation 215 'store' <Predicate = (exitcond1)> <Delay = 1.76>
ST_44 : Operation 216 [1/1] (1.76ns)   --->   "store i4 %edge3_0_2, i4* %temp" [cubiecube.cpp:666]   --->   Operation 216 'store' <Predicate = (exitcond1)> <Delay = 1.76>
ST_44 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader" [cubiecube.cpp:668]   --->   Operation 217 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 45 <SV = 5> <Delay = 0.00>
ST_45 : Operation 218 [1/1] (0.00ns)   --->   "%arr2_i_be = phi i4 [ %arr_load_phi_i, %branch5.i ], [ %arr2_i, %branch4.i ], [ %arr2_i, %6 ]" [cubiecube.cpp:241->cubiecube.cpp:666]   --->   Operation 218 'phi' 'arr2_i_be' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 219 [1/1] (0.00ns)   --->   "%write_flag_i_be = phi i1 [ %write_flag_i, %branch5.i ], [ %write_flag_i, %branch4.i ], [ true, %6 ]"   --->   Operation 219 'phi' 'write_flag_i_be' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 220 [1/1] (0.00ns)   --->   "%arr1_i_be = phi i4 [ %arr1_i, %branch5.i ], [ %arr_load_phi_i, %branch4.i ], [ %arr1_i, %6 ]" [cubiecube.cpp:241->cubiecube.cpp:666]   --->   Operation 220 'phi' 'arr1_i_be' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 221 [1/1] (0.00ns)   --->   "%arr_i_be = phi i4 [ %arr_i, %branch5.i ], [ %arr_i, %branch4.i ], [ %arr_load_phi_i, %6 ]" [cubiecube.cpp:241->cubiecube.cpp:666]   --->   Operation 221 'phi' 'arr_i_be' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 222 [1/1] (0.00ns)   --->   "br label %branch3.i"   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 4> <Delay = 8.51>
ST_46 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_230_cast = zext i2 %tmp_189 to i32" [cubiecube.cpp:669]   --->   Operation 223 'zext' 'tmp_230_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 224 [1/1] (8.51ns)   --->   "%tmp_190 = mul nsw i32 %tmp_230_cast, %b" [cubiecube.cpp:669]   --->   Operation 224 'mul' 'tmp_190' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 225 [1/1] (1.56ns)   --->   "%indvars_iv_next = add i2 %indvars_iv, -1" [cubiecube.cpp:660]   --->   Operation 225 'add' 'indvars_iv_next' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 5> <Delay = 2.55>
ST_47 : Operation 226 [1/1] (2.55ns)   --->   "%b_3 = add nsw i32 %k, %tmp_190" [cubiecube.cpp:669]   --->   Operation 226 'add' 'b_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader3" [cubiecube.cpp:660]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cubiecube_0_ep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
edge3_2_6           (alloca           ) [ 011111111111111111111111111111111111111111000000]
edge3_2_7           (alloca           ) [ 011111111111111111111111111111111111111111000000]
edge3_2_8           (alloca           ) [ 011111111111111111111111111111111111111111000000]
a_1                 (alloca           ) [ 011111111111111111111111111111111111111111111111]
x                   (alloca           ) [ 011111111111111111111111111111111111111111000000]
StgValue_53         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_54         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_55         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_56         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_57         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_58         (br               ) [ 011111111111111111111111111111111111111111000000]
i                   (phi              ) [ 001100000000000000000000000000000000000000000000]
edge3_2_6_load      (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2_7_load      (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2_8_load      (load             ) [ 000000000000000000000000000000000000000000000000]
n_assign_cast4      (zext             ) [ 000111111111111111111111111111111111111110000000]
exitcond            (icmp             ) [ 001111111111111111111111111111111111111111000000]
StgValue_65         (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
j_10                (add              ) [ 011111111111111111111111111111111111111111000000]
StgValue_67         (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_s               (zext             ) [ 000000000000000000000000000000000000000000000000]
cubiecube_0_ep_addr (getelementptr    ) [ 000100000000000000000000000000000000000000000000]
temp                (alloca           ) [ 001111111111111111111111111111111111111111111111]
edge3_1_3           (alloca           ) [ 001111111111111111111111111111111111111111111111]
edge3_2_9           (alloca           ) [ 001111111111111111111111111111111111111111111111]
StgValue_74         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_75         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_76         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_77         (br               ) [ 001111111111111111111111111111111111111111111111]
edge3_0             (load             ) [ 000011111111111111111111111111111111111111000000]
tmp_182             (icmp             ) [ 000000000000000000000000000000000000000000000000]
tmp_183             (icmp             ) [ 000000000000000000000000000000000000000000000000]
or_cond             (and              ) [ 001111111111111111111111111111111111111111000000]
StgValue_82         (br               ) [ 000000000000000000000000000000000000000000000000]
x_load              (load             ) [ 000000000000000000000000000000000000000000000000]
x_4                 (add              ) [ 000011111111111111111111111111111111111111000000]
tmp_i               (icmp             ) [ 001111111111111111111111111111111111111111000000]
StgValue_86         (br               ) [ 001111111111111111111111111111111111111111000000]
p_lshr_f_i_cast     (partselect       ) [ 000000000000000000000000000000000000000000000000]
tmp_i_cast          (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_379_i           (icmp             ) [ 000000000000000000000000000000000000000000000000]
k_assign_3          (sub              ) [ 000000000000000000000000000000000000000000000000]
p_k_i               (select           ) [ 000000000000000000000000000000000000000000000000]
tmp_380_i           (add              ) [ 000011111111111111111111111111111111111110000000]
StgValue_93         (br               ) [ 001111111111111111111111111111111111111111000000]
j_i                 (phi              ) [ 000011111111111111111111111111111111111110000000]
i_i                 (phi              ) [ 000010000000000000000000000000000000000000000000]
s_i                 (phi              ) [ 001110000000000000000000000000000000000001000000]
exitcond_i          (icmp             ) [ 001111111111111111111111111111111111111111000000]
StgValue_98         (br               ) [ 000000000000000000000000000000000000000000000000]
s                   (mul              ) [ 000001111111111111111111111111111111111110000000]
i_28                (add              ) [ 001111111111111111111111111111111111111111000000]
StgValue_101        (br               ) [ 001111111111111111111111111111111111111111000000]
j_9                 (add              ) [ 001110111111111111111111111111111111111111000000]
StgValue_138        (specloopname     ) [ 000000000000000000000000000000000000000000000000]
tmp_77_i            (specregionbegin  ) [ 000000000000000000000000000000000000000000000000]
StgValue_140        (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
s_4                 (sdiv             ) [ 001111111111111111111111111111111111111111000000]
empty               (specregionend    ) [ 000000000000000000000000000000000000000000000000]
StgValue_143        (br               ) [ 001111111111111111111111111111111111111111000000]
p_0_i               (phi              ) [ 000000000000000000000000000000000000000001000000]
a_load_3            (load             ) [ 000000000000000000000000000000000000000000000000]
x_load_3            (load             ) [ 000000000000000000000000000000000000000000000000]
a_3                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_126             (trunc            ) [ 001111111111111111111111111111111111111111000000]
StgValue_149        (switch           ) [ 000000000000000000000000000000000000000000000000]
StgValue_150        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_151        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_152        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_153        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_154        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_155        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_156        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_157        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_158        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_159        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_160        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_161        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_162        (br               ) [ 011111111111111111111111111111111111111111000000]
indvars_iv          (phi              ) [ 000000000000000000000000000000000000000000111110]
r_assign            (phi              ) [ 000000000000000000000000000000000000000000111100]
b                   (phi              ) [ 000000000000000000000000000000000000000000111110]
j_1_cast            (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_184             (icmp             ) [ 000000000000000000000000000000000000000000111111]
StgValue_168        (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
StgValue_169        (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_187             (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_225_cast        (zext             ) [ 000000000000000000000000000000000000000000011100]
cond2               (icmp             ) [ 000000000000000000000000000000000000000000011100]
StgValue_173        (br               ) [ 000000000000000000000000000000000000000000111111]
a_load              (load             ) [ 000000000000000000000000000000000000000000000000]
tmp                 (shl              ) [ 000000000000000000000000000000000000000000000000]
tmp_123             (shl              ) [ 000000000000000000000000000000000000000000000000]
tmp_185             (sub              ) [ 000000000000000000000000000000000000000000000000]
tmp_124             (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp_125             (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp_186             (add              ) [ 000000000000000000000000000000000000000000000000]
StgValue_181        (ret              ) [ 000000000000000000000000000000000000000000000000]
k                   (phi              ) [ 000000000000000000000000000000000000000000010011]
edge3_1_3_load      (load             ) [ 000000000000000000000000000000000000000000111111]
edge3_2_9_load      (load             ) [ 000000000000000000000000000000000000000000111111]
edge3_load_phi      (select           ) [ 000000000000000000000000000000000000000000000000]
tmp_228_cast        (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_188             (icmp             ) [ 000000000000000000000000000000000000000000111111]
k_3                 (add              ) [ 000000000000000000000000000000000000000000111111]
StgValue_189        (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_63              (specregionbegin  ) [ 000000000000000000000000000000000000000000001100]
StgValue_191        (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
StgValue_192        (br               ) [ 000000000000000000000000000000000000000000111111]
tmp_189             (add              ) [ 000000000000000000000000000000000000000000000010]
j                   (add              ) [ 001000000000000000000000000000000000000000100011]
arr2_i              (phi              ) [ 000000000000000000000000000000000000000000001100]
write_flag_i        (phi              ) [ 000000000000000000000000000000000000000000001100]
arr1_i              (phi              ) [ 000000000000000000000000000000000000000000001100]
arr_i               (phi              ) [ 000000000000000000000000000000000000000000001100]
i_i1                (phi              ) [ 000000000000000000000000000000000000000000111111]
StgValue_200        (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
exitcond1           (icmp             ) [ 000000000000000000000000000000000000000000111111]
i_29                (add              ) [ 000000000000000000000000000000000000000000111111]
StgValue_203        (br               ) [ 000000000000000000000000000000000000000000000000]
cond_i              (icmp             ) [ 000000000000000000000000000000000000000000000000]
arr_load_phi_i      (select           ) [ 000000000000000000000000000000000000000000111111]
StgValue_206        (switch           ) [ 000000000000000000000000000000000000000000111111]
StgValue_207        (br               ) [ 000000000000000000000000000000000000000000111111]
StgValue_208        (br               ) [ 000000000000000000000000000000000000000000111111]
temp_load           (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2             (select           ) [ 000000000000000000000000000000000000000000000000]
edge3_1             (select           ) [ 000000000000000000000000000000000000000000000000]
edge3_0_2           (select           ) [ 000000000000000000000000000000000000000000000000]
empty_39            (specregionend    ) [ 000000000000000000000000000000000000000000000000]
StgValue_214        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_215        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_216        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_217        (br               ) [ 000000000000000000000000000000000000000000111111]
arr2_i_be           (phi              ) [ 000000000000000000000000000000000000000000111111]
write_flag_i_be     (phi              ) [ 000000000000000000000000000000000000000000111111]
arr1_i_be           (phi              ) [ 000000000000000000000000000000000000000000111111]
arr_i_be            (phi              ) [ 000000000000000000000000000000000000000000111111]
StgValue_222        (br               ) [ 000000000000000000000000000000000000000000111111]
tmp_230_cast        (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_190             (mul              ) [ 000000000000000000000000000000000000000000000001]
indvars_iv_next     (add              ) [ 001000000000000000000000000000000000000000100001]
b_3                 (add              ) [ 001000000000000000000000000000000000000000111111]
StgValue_227        (br               ) [ 001000000000000000000000000000000000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cubiecube_0_ep">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cubiecube_0_ep"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str939"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="edge3_2_6_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_6/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="edge3_2_7_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_7/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="edge3_2_8_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_8/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="a_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="x_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="temp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="edge3_1_3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_1_3/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="edge3_2_9_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_9/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="cubiecube_0_ep_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_ep_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_0/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="j_i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="j_i_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="32" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="133" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_i_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="2"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="s_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="s_i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_i/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="p_0_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2"/>
<pin id="154" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_0_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="2"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="32" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/41 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvars_iv_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="1"/>
<pin id="166" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvars_iv_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="2" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/42 "/>
</bind>
</comp>

<comp id="176" class="1005" name="r_assign_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_assign (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_assign_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="2" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_assign/42 "/>
</bind>
</comp>

<comp id="188" class="1005" name="b_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="b_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/42 "/>
</bind>
</comp>

<comp id="200" class="1005" name="k_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="k_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/43 "/>
</bind>
</comp>

<comp id="212" class="1005" name="arr2_i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr2_i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="arr2_i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="4" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr2_i/44 "/>
</bind>
</comp>

<comp id="222" class="1005" name="write_flag_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_flag_i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_i/44 "/>
</bind>
</comp>

<comp id="234" class="1005" name="arr1_i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr1_i (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="arr1_i_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="4" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr1_i/44 "/>
</bind>
</comp>

<comp id="244" class="1005" name="arr_i_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="1"/>
<pin id="246" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_i (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="arr_i_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="4" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr_i/44 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_i1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="1"/>
<pin id="258" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_i1_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="2" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/44 "/>
</bind>
</comp>

<comp id="267" class="1005" name="arr2_i_be_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr2_i_be (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="arr2_i_be_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="4" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="4" bw="4" slack="1"/>
<pin id="277" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr2_i_be/45 "/>
</bind>
</comp>

<comp id="282" class="1005" name="write_flag_i_be_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_i_be (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="write_flag_i_be_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="1" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="4" bw="1" slack="1"/>
<pin id="293" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_i_be/45 "/>
</bind>
</comp>

<comp id="299" class="1005" name="arr1_i_be_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="1"/>
<pin id="301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr1_i_be (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="arr1_i_be_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="4" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="4" bw="4" slack="1"/>
<pin id="309" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr1_i_be/45 "/>
</bind>
</comp>

<comp id="314" class="1005" name="arr_i_be_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_i_be (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="arr_i_be_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="4" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="4" bw="4" slack="1"/>
<pin id="324" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr_i_be/45 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/3 x_load_3/41 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="2"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_3/41 a_load/42 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2"/>
<pin id="337" dir="0" index="1" bw="32" slack="4"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_150/41 StgValue_154/41 StgValue_158/41 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="4"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_151/41 StgValue_155/41 StgValue_159/41 "/>
</bind>
</comp>

<comp id="343" class="1004" name="StgValue_53_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="StgValue_54_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="StgValue_55_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="StgValue_56_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="StgValue_57_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="edge3_2_6_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_6_load/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="edge3_2_7_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_7_load/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="edge3_2_8_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="1"/>
<pin id="376" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_8_load/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="n_assign_cast4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_assign_cast4/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="exitcond_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="j_10_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_10/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_s_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="StgValue_74_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="StgValue_75_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="StgValue_76_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_182_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_182/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_183_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="4" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_183/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_cond_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="x_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_i_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_lshr_f_i_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="1"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="0" index="3" bw="3" slack="0"/>
<pin id="447" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_i_cast/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_i_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_379_i_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_379_i/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="k_assign_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k_assign_3/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_k_i_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="32" slack="0"/>
<pin id="471" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_k_i/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_380_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_380_i/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="exitcond_i_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="1"/>
<pin id="484" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="s_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="s/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="i_28_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="0" index="1" bw="32" slack="1"/>
<pin id="501" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="s_4/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="j_9_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_9/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="a_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_3/41 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_126_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_126/41 "/>
</bind>
</comp>

<comp id="520" class="1004" name="StgValue_152_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="2"/>
<pin id="522" dir="0" index="1" bw="4" slack="4"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_152/41 "/>
</bind>
</comp>

<comp id="524" class="1004" name="StgValue_156_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="2"/>
<pin id="526" dir="0" index="1" bw="4" slack="4"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_156/41 "/>
</bind>
</comp>

<comp id="528" class="1004" name="StgValue_160_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="2"/>
<pin id="530" dir="0" index="1" bw="4" slack="4"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/41 "/>
</bind>
</comp>

<comp id="532" class="1004" name="j_1_cast_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/42 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_184_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="0" index="1" bw="2" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_184/42 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_187_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="0" index="1" bw="3" slack="0"/>
<pin id="545" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_187/42 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_225_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="0"/>
<pin id="550" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_225_cast/42 "/>
</bind>
</comp>

<comp id="552" class="1004" name="cond2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond2/42 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="3" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/42 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_123_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_123/42 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_185_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_185/42 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_124_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_124/42 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_125_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_125/42 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_186_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="0" index="1" bw="16" slack="0"/>
<pin id="587" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_186/42 "/>
</bind>
</comp>

<comp id="590" class="1004" name="edge3_1_3_load_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="2"/>
<pin id="592" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_1_3_load/43 "/>
</bind>
</comp>

<comp id="593" class="1004" name="edge3_2_9_load_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="2"/>
<pin id="595" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_9_load/43 "/>
</bind>
</comp>

<comp id="596" class="1004" name="edge3_load_phi_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="0" index="2" bw="4" slack="0"/>
<pin id="600" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_load_phi/43 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_228_cast_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_cast/43 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_188_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="0" index="1" bw="4" slack="1"/>
<pin id="610" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_188/43 "/>
</bind>
</comp>

<comp id="612" class="1004" name="k_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/43 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_189_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="1"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_189/43 "/>
</bind>
</comp>

<comp id="624" class="1004" name="j_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="1"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/43 "/>
</bind>
</comp>

<comp id="630" class="1004" name="exitcond1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="0"/>
<pin id="632" dir="0" index="1" bw="2" slack="2"/>
<pin id="633" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/44 "/>
</bind>
</comp>

<comp id="636" class="1004" name="i_29_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="2" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_29/44 "/>
</bind>
</comp>

<comp id="642" class="1004" name="cond_i_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="2" slack="0"/>
<pin id="644" dir="0" index="1" bw="2" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_i/44 "/>
</bind>
</comp>

<comp id="648" class="1004" name="arr_load_phi_i_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="4" slack="0"/>
<pin id="651" dir="0" index="2" bw="4" slack="0"/>
<pin id="652" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arr_load_phi_i/44 "/>
</bind>
</comp>

<comp id="656" class="1004" name="temp_load_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="3"/>
<pin id="658" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/44 "/>
</bind>
</comp>

<comp id="659" class="1004" name="edge3_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="2"/>
<pin id="661" dir="0" index="1" bw="4" slack="0"/>
<pin id="662" dir="0" index="2" bw="4" slack="0"/>
<pin id="663" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_2/44 "/>
</bind>
</comp>

<comp id="666" class="1004" name="edge3_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="2"/>
<pin id="668" dir="0" index="1" bw="4" slack="0"/>
<pin id="669" dir="0" index="2" bw="4" slack="0"/>
<pin id="670" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_1/44 "/>
</bind>
</comp>

<comp id="673" class="1004" name="edge3_0_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="4" slack="0"/>
<pin id="676" dir="0" index="2" bw="4" slack="0"/>
<pin id="677" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_0_2/44 "/>
</bind>
</comp>

<comp id="681" class="1004" name="StgValue_214_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="0"/>
<pin id="683" dir="0" index="1" bw="4" slack="3"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_214/44 "/>
</bind>
</comp>

<comp id="686" class="1004" name="StgValue_215_store_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="0"/>
<pin id="688" dir="0" index="1" bw="4" slack="3"/>
<pin id="689" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_215/44 "/>
</bind>
</comp>

<comp id="691" class="1004" name="StgValue_216_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="0"/>
<pin id="693" dir="0" index="1" bw="4" slack="3"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_216/44 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_230_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_230_cast/46 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_190_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="2"/>
<pin id="702" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_190/46 "/>
</bind>
</comp>

<comp id="705" class="1004" name="indvars_iv_next_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="2" slack="2"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/46 "/>
</bind>
</comp>

<comp id="711" class="1004" name="b_3_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="2"/>
<pin id="713" dir="0" index="1" bw="32" slack="1"/>
<pin id="714" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_3/47 "/>
</bind>
</comp>

<comp id="716" class="1005" name="edge3_2_6_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="0"/>
<pin id="718" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_6 "/>
</bind>
</comp>

<comp id="723" class="1005" name="edge3_2_7_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="0"/>
<pin id="725" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_7 "/>
</bind>
</comp>

<comp id="730" class="1005" name="edge3_2_8_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="0"/>
<pin id="732" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_8 "/>
</bind>
</comp>

<comp id="737" class="1005" name="a_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="x_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="751" class="1005" name="n_assign_cast4_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_assign_cast4 "/>
</bind>
</comp>

<comp id="761" class="1005" name="j_10_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="0"/>
<pin id="763" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_10 "/>
</bind>
</comp>

<comp id="766" class="1005" name="cubiecube_0_ep_addr_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="1"/>
<pin id="768" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_ep_addr "/>
</bind>
</comp>

<comp id="771" class="1005" name="temp_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="4" slack="0"/>
<pin id="773" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="778" class="1005" name="edge3_1_3_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="0"/>
<pin id="780" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_1_3 "/>
</bind>
</comp>

<comp id="785" class="1005" name="edge3_2_9_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="0"/>
<pin id="787" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_9 "/>
</bind>
</comp>

<comp id="792" class="1005" name="edge3_0_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="2"/>
<pin id="794" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="edge3_0 "/>
</bind>
</comp>

<comp id="799" class="1005" name="or_cond_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="2"/>
<pin id="801" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="803" class="1005" name="x_4_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="2"/>
<pin id="805" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_380_i_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_380_i "/>
</bind>
</comp>

<comp id="819" class="1005" name="s_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="824" class="1005" name="i_28_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="829" class="1005" name="j_9_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="834" class="1005" name="s_4_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_4 "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_225_cast_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="5" slack="1"/>
<pin id="847" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_225_cast "/>
</bind>
</comp>

<comp id="850" class="1005" name="cond2_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond2 "/>
</bind>
</comp>

<comp id="857" class="1005" name="edge3_1_3_load_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="4" slack="1"/>
<pin id="859" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3_1_3_load "/>
</bind>
</comp>

<comp id="862" class="1005" name="edge3_2_9_load_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="4" slack="1"/>
<pin id="864" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3_2_9_load "/>
</bind>
</comp>

<comp id="870" class="1005" name="k_3_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="875" class="1005" name="tmp_189_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="2" slack="1"/>
<pin id="877" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_189 "/>
</bind>
</comp>

<comp id="880" class="1005" name="j_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="2" slack="1"/>
<pin id="882" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="888" class="1005" name="i_29_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="2" slack="0"/>
<pin id="890" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="893" class="1005" name="arr_load_phi_i_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="4" slack="1"/>
<pin id="895" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_load_phi_i "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_190_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_190 "/>
</bind>
</comp>

<comp id="905" class="1005" name="indvars_iv_next_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="2" slack="1"/>
<pin id="907" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="910" class="1005" name="b_3_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="111" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="140" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="221"><net_src comp="215" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="243"><net_src comp="237" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="279"><net_src comp="212" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="212" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="281"><net_src comp="271" pin="6"/><net_sink comp="267" pin=0"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="295"><net_src comp="222" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="222" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="297"><net_src comp="282" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="298"><net_src comp="287" pin="6"/><net_sink comp="282" pin=0"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="311"><net_src comp="234" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="234" pin="1"/><net_sink comp="303" pin=4"/></net>

<net id="313"><net_src comp="303" pin="6"/><net_sink comp="299" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="326"><net_src comp="244" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="244" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="328"><net_src comp="318" pin="6"/><net_sink comp="314" pin=0"/></net>

<net id="347"><net_src comp="4" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="4" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="6" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="6" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="6" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="380"><net_src comp="111" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="111" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="8" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="111" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="14" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="111" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="402"><net_src comp="374" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="371" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="368" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="101" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="18" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="101" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="20" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="413" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="329" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="2" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="22" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="107" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="2" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="24" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="455"><net_src comp="442" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="431" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="431" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="456" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="431" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="2" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="123" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="144" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="134" pin="4"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="134" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="26" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="119" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="119" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="2" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="156" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="332" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="515"><net_src comp="509" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="519"><net_src comp="329" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="535"><net_src comp="180" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="180" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="42" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="532" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="50" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="180" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="44" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="332" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="24" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="332" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="2" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="558" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="192" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="570" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="576" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="601"><net_src comp="590" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="606"><net_src comp="596" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="603" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="204" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="2" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="176" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="44" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="176" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="54" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="260" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="164" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="260" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="44" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="260" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="42" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="237" pin="4"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="215" pin="4"/><net_sink comp="648" pin=2"/></net>

<net id="664"><net_src comp="215" pin="4"/><net_sink comp="659" pin=1"/></net>

<net id="665"><net_src comp="656" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="656" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="672"><net_src comp="237" pin="4"/><net_sink comp="666" pin=2"/></net>

<net id="678"><net_src comp="226" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="248" pin="4"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="656" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="685"><net_src comp="659" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="666" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="673" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="188" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="164" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="54" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="200" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="62" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="726"><net_src comp="66" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="733"><net_src comp="70" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="740"><net_src comp="74" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="747"><net_src comp="78" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="754"><net_src comp="377" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="764"><net_src comp="387" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="769"><net_src comp="94" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="774"><net_src comp="82" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="781"><net_src comp="86" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="788"><net_src comp="90" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="791"><net_src comp="785" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="795"><net_src comp="101" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="802"><net_src comp="425" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="431" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="814"><net_src comp="475" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="822"><net_src comp="486" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="827"><net_src comp="492" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="832"><net_src comp="503" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="837"><net_src comp="498" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="848"><net_src comp="548" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="853"><net_src comp="552" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="860"><net_src comp="590" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="865"><net_src comp="593" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="873"><net_src comp="612" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="878"><net_src comp="618" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="883"><net_src comp="624" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="891"><net_src comp="636" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="896"><net_src comp="648" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="903"><net_src comp="699" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="908"><net_src comp="705" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="913"><net_src comp="711" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="192" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cubiecube_0_ep | {}
 - Input state : 
	Port: getUBtoDF : cubiecube_0_ep | {2 3 }
  - Chain level:
	State 1
		StgValue_53 : 1
		StgValue_54 : 1
		StgValue_55 : 1
		StgValue_56 : 1
		StgValue_57 : 1
	State 2
		n_assign_cast4 : 1
		exitcond : 1
		j_10 : 1
		StgValue_67 : 2
		tmp_s : 1
		cubiecube_0_ep_addr : 2
		edge3_0 : 3
		StgValue_74 : 1
		StgValue_75 : 1
		StgValue_76 : 1
	State 3
		tmp_182 : 1
		tmp_183 : 1
		or_cond : 2
		StgValue_82 : 2
		x_4 : 1
		tmp_i : 2
		StgValue_86 : 3
		tmp_i_cast : 1
		tmp_379_i : 2
		k_assign_3 : 2
		p_k_i : 3
		tmp_380_i : 4
	State 4
		exitcond_i : 1
		StgValue_98 : 2
		s : 1
		i_28 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		empty : 1
	State 41
		a_3 : 1
		tmp_126 : 1
		StgValue_149 : 2
		StgValue_151 : 2
		StgValue_155 : 2
		StgValue_159 : 2
	State 42
		j_1_cast : 1
		tmp_184 : 1
		StgValue_169 : 2
		tmp_187 : 2
		tmp_225_cast : 3
		cond2 : 1
		tmp : 1
		tmp_123 : 1
		tmp_185 : 1
		tmp_124 : 1
		tmp_125 : 2
		tmp_186 : 3
		StgValue_181 : 4
	State 43
		edge3_load_phi : 1
		tmp_228_cast : 2
		tmp_188 : 3
		k_3 : 1
		StgValue_189 : 4
	State 44
		exitcond1 : 1
		i_29 : 1
		StgValue_203 : 2
		cond_i : 1
		arr_load_phi_i : 2
		StgValue_206 : 1
		edge3_2 : 1
		edge3_1 : 1
		edge3_0_2 : 1
		StgValue_214 : 2
		StgValue_215 : 2
		StgValue_216 : 2
	State 45
	State 46
		tmp_190 : 1
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   sdiv   |       grp_fu_498       |    0    |   394   |   238   |
|----------|------------------------|---------|---------|---------|
|          |       j_10_fu_387      |    0    |    0    |    13   |
|          |       x_4_fu_431       |    0    |    0    |    39   |
|          |    tmp_380_i_fu_475    |    0    |    0    |    39   |
|          |       i_28_fu_492      |    0    |    0    |    39   |
|          |       j_9_fu_503       |    0    |    0    |    39   |
|          |       a_3_fu_509       |    0    |    0    |    39   |
|    add   |     tmp_187_fu_542     |    0    |    0    |    12   |
|          |     tmp_186_fu_584     |    0    |    0    |    23   |
|          |       k_3_fu_612       |    0    |    0    |    39   |
|          |     tmp_189_fu_618     |    0    |    0    |    10   |
|          |        j_fu_624        |    0    |    0    |    10   |
|          |       i_29_fu_636      |    0    |    0    |    10   |
|          | indvars_iv_next_fu_705 |    0    |    0    |    10   |
|          |       b_3_fu_711       |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |     exitcond_fu_381    |    0    |    0    |    9    |
|          |     tmp_182_fu_413     |    0    |    0    |    9    |
|          |     tmp_183_fu_419     |    0    |    0    |    9    |
|          |      tmp_i_fu_437      |    0    |    0    |    18   |
|          |    tmp_379_i_fu_456    |    0    |    0    |    18   |
|   icmp   |    exitcond_i_fu_481   |    0    |    0    |    18   |
|          |     tmp_184_fu_536     |    0    |    0    |    8    |
|          |      cond2_fu_552      |    0    |    0    |    8    |
|          |     tmp_188_fu_607     |    0    |    0    |    9    |
|          |    exitcond1_fu_630    |    0    |    0    |    8    |
|          |      cond_i_fu_642     |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|    sub   |    k_assign_3_fu_462   |    0    |    0    |    39   |
|          |     tmp_185_fu_570     |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |      p_k_i_fu_467      |    0    |    0    |    32   |
|          |  edge3_load_phi_fu_596 |    0    |    0    |    4    |
|  select  |  arr_load_phi_i_fu_648 |    0    |    0    |    4    |
|          |     edge3_2_fu_659     |    0    |    0    |    4    |
|          |     edge3_1_fu_666     |    0    |    0    |    4    |
|          |    edge3_0_2_fu_673    |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|    mul   |        s_fu_486        |    3    |    0    |    20   |
|          |     tmp_190_fu_699     |    3    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    and   |     or_cond_fu_425     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |  n_assign_cast4_fu_377 |    0    |    0    |    0    |
|          |      tmp_s_fu_393      |    0    |    0    |    0    |
|          |    tmp_i_cast_fu_452   |    0    |    0    |    0    |
|   zext   |     j_1_cast_fu_532    |    0    |    0    |    0    |
|          |   tmp_225_cast_fu_548  |    0    |    0    |    0    |
|          |   tmp_228_cast_fu_603  |    0    |    0    |    0    |
|          |   tmp_230_cast_fu_696  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect| p_lshr_f_i_cast_fu_442 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_126_fu_516     |    0    |    0    |    0    |
|   trunc  |     tmp_124_fu_576     |    0    |    0    |    0    |
|          |     tmp_125_fu_580     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |       tmp_fu_558       |    0    |    0    |    0    |
|          |     tmp_123_fu_564     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    6    |   394   |   893   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        a_1_reg_737        |   32   |
|     arr1_i_be_reg_299     |    4   |
|       arr1_i_reg_234      |    4   |
|     arr2_i_be_reg_267     |    4   |
|       arr2_i_reg_212      |    4   |
|      arr_i_be_reg_314     |    4   |
|       arr_i_reg_244       |    4   |
|   arr_load_phi_i_reg_893  |    4   |
|        b_3_reg_910        |   32   |
|         b_reg_188         |   32   |
|       cond2_reg_850       |    1   |
|cubiecube_0_ep_addr_reg_766|    4   |
|      edge3_0_reg_792      |    4   |
|   edge3_1_3_load_reg_857  |    4   |
|     edge3_1_3_reg_778     |    4   |
|     edge3_2_6_reg_716     |    4   |
|     edge3_2_7_reg_723     |    4   |
|     edge3_2_8_reg_730     |    4   |
|   edge3_2_9_load_reg_862  |    4   |
|     edge3_2_9_reg_785     |    4   |
|        i_28_reg_824       |   32   |
|        i_29_reg_888       |    2   |
|        i_i1_reg_256       |    2   |
|        i_i_reg_131        |   32   |
|         i_reg_107         |    4   |
|  indvars_iv_next_reg_905  |    2   |
|     indvars_iv_reg_164    |    2   |
|        j_10_reg_761       |    4   |
|        j_9_reg_829        |   32   |
|        j_i_reg_119        |   32   |
|         j_reg_880         |    2   |
|        k_3_reg_870        |   32   |
|         k_reg_200         |   32   |
|   n_assign_cast4_reg_751  |   32   |
|      or_cond_reg_799      |    1   |
|       p_0_i_reg_152       |   32   |
|      r_assign_reg_176     |    2   |
|        s_4_reg_834        |   32   |
|        s_i_reg_140        |   32   |
|         s_reg_819         |   32   |
|        temp_reg_771       |    4   |
|      tmp_189_reg_875      |    2   |
|      tmp_190_reg_900      |   32   |
|    tmp_225_cast_reg_845   |    5   |
|     tmp_380_i_reg_811     |   32   |
|  write_flag_i_be_reg_282  |    1   |
|    write_flag_i_reg_222   |    1   |
|        x_4_reg_803        |   32   |
|         x_reg_744         |   32   |
+---------------------------+--------+
|           Total           |   675  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_101    |  p0  |   2  |   4  |    8   ||    9    |
|        i_reg_107        |  p0  |   2  |   4  |    8   ||    9    |
|       j_i_reg_119       |  p0  |   2  |  32  |   64   ||    9    |
|       s_i_reg_140       |  p0  |   2  |  32  |   64   ||    9    |
|    indvars_iv_reg_164   |  p0  |   2  |   2  |    4   ||    9    |
|     r_assign_reg_176    |  p0  |   2  |   2  |    4   ||    9    |
|        b_reg_188        |  p0  |   2  |  32  |   64   ||    9    |
|        k_reg_200        |  p0  |   2  |  32  |   64   ||    9    |
|   write_flag_i_reg_222  |  p0  |   2  |   1  |    2   ||    9    |
|      arr_i_reg_244      |  p0  |   2  |   4  |    8   ||    9    |
| write_flag_i_be_reg_282 |  p0  |   2  |   1  |    2   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   292  ||  19.459 ||    99   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   394  |   893  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |   675  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   19   |  1069  |   992  |
+-----------+--------+--------+--------+--------+
