

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Tue Apr 12 22:38:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_94_1  |        ?|        ?|         ?|          -|          -|  0 ~ 255|        no|
        |- VITIS_LOOP_52_2  |        0|    10200|   10 ~ 40|          -|          -|  0 ~ 255|        no|
        |- VITIS_LOOP_77_3  |     7808|     7808|        61|          -|          -|      128|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 110
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 6 7 110 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 49 9 
9 --> 10 49 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 47 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 9 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 49 
110 --> 49 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.44>
ST_1 : Operation 111 [1/1] (1.00ns)   --->   "%activation_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %activation"   --->   Operation 111 'read' 'activation_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 112 [1/1] (1.00ns)   --->   "%numOfOutputNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfOutputNeurons"   --->   Operation 112 'read' 'numOfOutputNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 113 [1/1] (1.00ns)   --->   "%numOfInNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfInNeurons"   --->   Operation 113 'read' 'numOfInNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%empty = trunc i16 %numOfOutputNeurons_read"   --->   Operation 114 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%overflow_4_loc = alloca i64 1"   --->   Operation 115 'alloca' 'overflow_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%lhs_loc = alloca i64 1"   --->   Operation 116 'alloca' 'lhs_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 117 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 120 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 124 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias, i64 666, i64 207, i64 1"   --->   Operation 128 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1"   --->   Operation 132 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfInNeurons"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfOutputNeurons"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutputNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutputNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %activation"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%resArray_V = alloca i64 1" [Neuron_1/neural_layer.cpp:42]   --->   Operation 144 'alloca' 'resArray_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 145 [1/1] (2.42ns)   --->   "%icmp_ln87 = icmp_ne  i16 %numOfOutputNeurons_read, i16 0" [Neuron_1/neural_layer.cpp:87]   --->   Operation 145 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_tt.exit, void %.lr.ph891.preheader" [Neuron_1/neural_layer.cpp:87]   --->   Operation 146 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%outNeurons = alloca i32 1"   --->   Operation 147 'alloca' 'outNeurons' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_87_1, i16 %numOfOutputNeurons_read, i16 %bias, i16 %output_V"   --->   Operation 148 'call' 'call_ln0' <Predicate = (icmp_ln87)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln94 = store i8 0, i8 %outNeurons" [Neuron_1/neural_layer.cpp:94]   --->   Operation 149 'store' 'store_ln94' <Predicate = (icmp_ln87)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 150 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_87_1, i16 %numOfOutputNeurons_read, i16 %bias, i16 %output_V"   --->   Operation 150 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 151 [1/1] (2.42ns)   --->   "%cmp4_i19880 = icmp_eq  i16 %numOfInNeurons_read, i16 0"   --->   Operation 151 'icmp' 'cmp4_i19880' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln94 = br void" [Neuron_1/neural_layer.cpp:94]   --->   Operation 152 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.56>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%outNeurons_1 = load i8 %outNeurons"   --->   Operation 153 'load' 'outNeurons_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i8 %outNeurons_1" [Neuron_1/neural_layer.cpp:94]   --->   Operation 154 'zext' 'zext_ln94' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (2.42ns)   --->   "%icmp_ln94 = icmp_eq  i16 %zext_ln94, i16 %numOfOutputNeurons_read" [Neuron_1/neural_layer.cpp:94]   --->   Operation 155 'icmp' 'icmp_ln94' <Predicate = (icmp_ln87)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 156 'speclooptripcount' 'empty_36' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.91ns)   --->   "%outNeurons_2 = add i8 %outNeurons_1, i8 1" [Neuron_1/neural_layer.cpp:94]   --->   Operation 157 'add' 'outNeurons_2' <Predicate = (icmp_ln87)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %.split19, void %_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_tt.exit.loopexit" [Neuron_1/neural_layer.cpp:94]   --->   Operation 158 'br' 'br_ln94' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [Neuron_1/neural_layer.cpp:94]   --->   Operation 159 'specloopname' 'specloopname_ln94' <Predicate = (icmp_ln87 & !icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%empty_37 = trunc i8 %outNeurons_1"   --->   Operation 160 'trunc' 'empty_37' <Predicate = (icmp_ln87 & !icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%mul_i = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_37, i7 0"   --->   Operation 161 'bitconcatenate' 'mul_i' <Predicate = (icmp_ln87 & !icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%idxprom9_i = zext i8 %outNeurons_1"   --->   Operation 162 'zext' 'idxprom9_i' <Predicate = (icmp_ln87 & !icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i16 %output_V, i64 0, i64 %idxprom9_i"   --->   Operation 163 'getelementptr' 'output_V_addr' <Predicate = (icmp_ln87 & !icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %cmp4_i19880, void %.lr.ph883, void %._crit_edge884" [Neuron_1/neural_layer.cpp:96]   --->   Operation 164 'br' 'br_ln96' <Predicate = (icmp_ln87 & !icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 165 [2/2] (3.25ns)   --->   "%output_V_load = load i7 %output_V_addr"   --->   Operation 165 'load' 'output_V_load' <Predicate = (icmp_ln87 & !icmp_ln94 & !cmp4_i19880)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_tt.exit"   --->   Operation 166 'br' 'br_ln0' <Predicate = (icmp_ln87 & icmp_ln94)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.30ns)   --->   "%switch_ln106 = switch i8 %activation_read, void %.lr.ph878.preheader, i8 1, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.preheader, i8 2, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.preheader, i8 3, void %._crit_edge24" [Neuron_1/neural_layer.cpp:106]   --->   Operation 167 'switch' 'switch_ln106' <Predicate = (icmp_ln94) | (!icmp_ln87)> <Delay = 1.30>
ST_3 : Operation 168 [2/2] (3.13ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_45_1, i8 %empty, i8 %overflow_4_loc, i16 %output_V"   --->   Operation 168 'call' 'call_ln0' <Predicate = (icmp_ln94 & activation_read == 3) | (!icmp_ln87 & activation_read == 3)> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 169 [2/2] (3.13ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_30_1, i8 %empty, i16 %output_r, i16 %output_V"   --->   Operation 169 'call' 'call_ln0' <Predicate = (icmp_ln94 & activation_read == 2) | (!icmp_ln87 & activation_read == 2)> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 170 [2/2] (3.13ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_16_1, i8 %empty, i16 %output_r, i16 %output_V"   --->   Operation 170 'call' 'call_ln0' <Predicate = (icmp_ln94 & activation_read == 1) | (!icmp_ln87 & activation_read == 1)> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 171 [2/2] (3.13ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_116_1, i8 %empty, i16 %output_r, i16 %output_V"   --->   Operation 171 'call' 'call_ln0' <Predicate = (icmp_ln94 & activation_read != 1 & activation_read != 2 & activation_read != 3) | (!icmp_ln87 & activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.32>
ST_4 : Operation 172 [1/2] (3.25ns)   --->   "%output_V_load = load i7 %output_V_addr"   --->   Operation 172 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_4 : Operation 173 [2/2] (5.06ns)   --->   "%call_ln736 = call void @nnlayer_Pipeline_VITIS_LOOP_96_2, i16 %output_V_load, i16 %numOfInNeurons_read, i14 %mul_i, i16 %weights, i16 %input_r, i16 %lhs_loc"   --->   Operation 173 'call' 'call_ln736' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 174 [1/2] (0.00ns)   --->   "%call_ln736 = call void @nnlayer_Pipeline_VITIS_LOOP_96_2, i16 %output_V_load, i16 %numOfInNeurons_read, i14 %mul_i, i16 %weights, i16 %input_r, i16 %lhs_loc"   --->   Operation 174 'call' 'call_ln736' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%lhs_loc_load = load i16 %lhs_loc"   --->   Operation 175 'load' 'lhs_loc_load' <Predicate = (!cmp4_i19880)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln736 = store i16 %lhs_loc_load, i7 %output_V_addr"   --->   Operation 176 'store' 'store_ln736' <Predicate = (!cmp4_i19880)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln94 = br void %._crit_edge884" [Neuron_1/neural_layer.cpp:94]   --->   Operation 177 'br' 'br_ln94' <Predicate = (!cmp4_i19880)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln94 = store i8 %outNeurons_2, i8 %outNeurons" [Neuron_1/neural_layer.cpp:94]   --->   Operation 178 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 179 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_45_1, i8 %empty, i8 %overflow_4_loc, i16 %output_V"   --->   Operation 180 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%resArray_V_addr = getelementptr i32 %resArray_V, i64 0, i64 0"   --->   Operation 181 'getelementptr' 'resArray_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln740 = store i32 0, i7 %resArray_V_addr"   --->   Operation 182 'store' 'store_ln740' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%overflow_4_loc_load = load i8 %overflow_4_loc"   --->   Operation 183 'load' 'overflow_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %overflow_4_loc_load, i8 0"   --->   Operation 184 'bitconcatenate' 'rhs' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i16 %rhs" [Neuron_1/neural_layer.cpp:52]   --->   Operation 185 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln87, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.preheader" [Neuron_1/neural_layer.cpp:52]   --->   Operation 186 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 187 'alloca' 'sum_V' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 188 'alloca' 'i' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (1.58ns)   --->   "%store_ln52 = store i8 0, i8 %i" [Neuron_1/neural_layer.cpp:52]   --->   Operation 189 'store' 'store_ln52' <Predicate = (icmp_ln87)> <Delay = 1.58>
ST_8 : Operation 190 [1/1] (1.58ns)   --->   "%store_ln52 = store i56 0, i56 %sum_V" [Neuron_1/neural_layer.cpp:52]   --->   Operation 190 'store' 'store_ln52' <Predicate = (icmp_ln87)> <Delay = 1.58>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln52 = br void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i" [Neuron_1/neural_layer.cpp:52]   --->   Operation 191 'br' 'br_ln52' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 5.42>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%i_8 = load i8 %i" [Neuron_1/neural_layer.cpp:52]   --->   Operation 192 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %i_8" [Neuron_1/neural_layer.cpp:52]   --->   Operation 193 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (2.42ns)   --->   "%icmp_ln52 = icmp_eq  i16 %zext_ln52, i16 %numOfOutputNeurons_read" [Neuron_1/neural_layer.cpp:52]   --->   Operation 194 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 195 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (1.91ns)   --->   "%i_12 = add i8 %i_8, i8 1" [Neuron_1/neural_layer.cpp:52]   --->   Operation 196 'add' 'i_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.split, void %_ZgtILi64ELi32ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i" [Neuron_1/neural_layer.cpp:52]   --->   Operation 197 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %i_8" [Neuron_1/neural_layer.cpp:56]   --->   Operation 198 'zext' 'zext_ln56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr i16 %output_V, i64 0, i64 %zext_ln56"   --->   Operation 199 'getelementptr' 'output_V_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 200 [2/2] (3.25ns)   --->   "%lhs = load i7 %output_V_addr_1"   --->   Operation 200 'load' 'lhs' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%sum_V_load_1 = load i56 %sum_V"   --->   Operation 201 'load' 'sum_V_load_1' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (2.85ns)   --->   "%icmp_ln1547 = icmp_eq  i56 %sum_V_load_1, i56 0"   --->   Operation 202 'icmp' 'icmp_ln1547' <Predicate = (icmp_ln52)> <Delay = 2.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln1547, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i" [Neuron_1/neural_layer.cpp:76]   --->   Operation 203 'br' 'br_ln76' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1"   --->   Operation 204 'alloca' 'i_9' <Predicate = (icmp_ln52 & !icmp_ln1547)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (1.58ns)   --->   "%store_ln77 = store i8 0, i8 %i_9" [Neuron_1/neural_layer.cpp:77]   --->   Operation 205 'store' 'store_ln77' <Predicate = (icmp_ln52 & !icmp_ln1547)> <Delay = 1.58>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln77 = br void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [Neuron_1/neural_layer.cpp:77]   --->   Operation 206 'br' 'br_ln77' <Predicate = (icmp_ln52 & !icmp_ln1547)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 7.76>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [Neuron_1/neural_layer.cpp:41]   --->   Operation 207 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/2] (3.25ns)   --->   "%lhs = load i7 %output_V_addr_1"   --->   Operation 208 'load' 'lhs' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i16 %lhs"   --->   Operation 209 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (2.07ns)   --->   "%ret_V = sub i17 %sext_ln712, i17 %sext_ln52"   --->   Operation 210 'sub' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (2.43ns)   --->   "%icmp_ln1548 = icmp_slt  i17 %ret_V, i17 128256"   --->   Operation 211 'icmp' 'icmp_ln1548' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1548, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit298.i.i" [Neuron_1/neural_layer.cpp:56]   --->   Operation 212 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 3.25>
ST_11 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln57 = store i16 62720, i7 %output_V_addr_1" [Neuron_1/neural_layer.cpp:57]   --->   Operation 213 'store' 'store_ln57' <Predicate = (icmp_ln1548)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln58 = br void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [Neuron_1/neural_layer.cpp:58]   --->   Operation 214 'br' 'br_ln58' <Predicate = (icmp_ln1548)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%resArray_V_addr_1 = getelementptr i32 %resArray_V, i64 0, i64 %zext_ln56" [Neuron_1/neural_layer.cpp:64]   --->   Operation 215 'getelementptr' 'resArray_V_addr_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 3.25>
ST_12 : Operation 216 [2/2] (3.25ns)   --->   "%output_V_load_2 = load i7 %output_V_addr_1"   --->   Operation 216 'load' 'output_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 13 <SV = 9> <Delay = 8.21>
ST_13 : Operation 217 [1/2] (3.25ns)   --->   "%output_V_load_2 = load i7 %output_V_addr_1"   --->   Operation 217 'load' 'output_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_13 : Operation 218 [1/1] (2.07ns)   --->   "%x_V = sub i16 %output_V_load_2, i16 %rhs"   --->   Operation 218 'sub' 'x_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_V, i32 15"   --->   Operation 219 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (2.07ns)   --->   "%sub_ln712 = sub i16 0, i16 %x_V"   --->   Operation 220 'sub' 'sub_ln712' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.80ns)   --->   "%select_ln7 = select i1 %tmp, i16 %sub_ln712, i16 %x_V" [Neuron_1/neural_layer.cpp:7]   --->   Operation 221 'select' 'select_ln7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln7, i32 15"   --->   Operation 222 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 6.91>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%t = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln7, i8 0"   --->   Operation 223 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1201 = sext i24 %t"   --->   Operation 224 'sext' 'sext_ln1201' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (6.91ns)   --->   "%mul_ln1201 = mul i50 %sext_ln1201, i50 24265352"   --->   Operation 225 'mul' 'mul_ln1201' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln1201 = trunc i50 %mul_ln1201"   --->   Operation 226 'trunc' 'trunc_ln1201' <Predicate = (tmp_1)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_3_cast = partselect i16 @_ssdm_op_PartSelect.i16.i50.i32.i32, i50 %mul_ln1201, i32 32, i32 47"   --->   Operation 227 'partselect' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 6.01>
ST_15 : Operation 228 [1/1] (3.13ns)   --->   "%sub_ln1201 = sub i49 0, i49 %trunc_ln1201"   --->   Operation 228 'sub' 'sub_ln1201' <Predicate = (tmp_1)> <Delay = 3.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1201_1)   --->   "%tmp_2_cast = partselect i16 @_ssdm_op_PartSelect.i16.i49.i32.i32, i49 %sub_ln1201, i32 32, i32 47"   --->   Operation 229 'partselect' 'tmp_2_cast' <Predicate = (tmp_1)> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1201_1)   --->   "%select_ln1201 = select i1 %tmp_1, i16 %tmp_2_cast, i16 %tmp_3_cast"   --->   Operation 230 'select' 'select_ln1201' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 231 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln1201_1 = sub i16 0, i16 %select_ln1201"   --->   Operation 231 'sub' 'sub_ln1201_1' <Predicate = (tmp_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (0.80ns)   --->   "%fixed_V = select i1 %tmp_1, i16 %sub_ln1201_1, i16 %tmp_3_cast"   --->   Operation 232 'select' 'fixed_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %fixed_V, i32 8, i32 15"   --->   Operation 233 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 16 <SV = 12> <Delay = 8.37>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%whole_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_s, i8 0"   --->   Operation 234 'bitconcatenate' 'whole_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (2.07ns)   --->   "%ret_V_4 = sub i16 %fixed_V, i16 %whole_V"   --->   Operation 235 'sub' 'ret_V_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ret_V_4, i8 0"   --->   Operation 236 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (2.31ns)   --->   "%ret_V_3 = add i24 %lhs_V_2, i24 65536"   --->   Operation 237 'add' 'ret_V_3' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_3, i32 8, i32 23"   --->   Operation 238 'partselect' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (2.42ns)   --->   "%icmp_ln1547_2 = icmp_sgt  i16 %output_V_load_2, i16 0"   --->   Operation 239 'icmp' 'icmp_ln1547_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln1547_2, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i22.i, void %_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [Neuron_1/neural_layer.cpp:63]   --->   Operation 240 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %output_V_load_2, i32 15"   --->   Operation 241 'bitselect' 'tmp_2' <Predicate = (!icmp_ln1547_2)> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (1.70ns)   --->   "%br_ln66 = br i1 %tmp_2, void %_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [Neuron_1/neural_layer.cpp:66]   --->   Operation 242 'br' 'br_ln66' <Predicate = (!icmp_ln1547_2)> <Delay = 1.70>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1201_1 = sext i16 %tmp_V_1"   --->   Operation 243 'sext' 'sext_ln1201_1' <Predicate = (!icmp_ln1547_2 & tmp_2)> <Delay = 0.00>
ST_16 : Operation 244 [30/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 244 'udiv' 'r_V' <Predicate = (!icmp_ln1547_2 & tmp_2)> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 3.97>
ST_17 : Operation 245 [29/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 245 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 3.97>
ST_18 : Operation 246 [28/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 246 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 3.97>
ST_19 : Operation 247 [27/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 247 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 3.97>
ST_20 : Operation 248 [26/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 248 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 3.97>
ST_21 : Operation 249 [25/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 249 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 3.97>
ST_22 : Operation 250 [24/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 250 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 3.97>
ST_23 : Operation 251 [23/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 251 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 3.97>
ST_24 : Operation 252 [22/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 252 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 3.97>
ST_25 : Operation 253 [21/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 253 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 3.97>
ST_26 : Operation 254 [20/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 254 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 3.97>
ST_27 : Operation 255 [19/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 255 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 3.97>
ST_28 : Operation 256 [18/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 256 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 3.97>
ST_29 : Operation 257 [17/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 257 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 3.97>
ST_30 : Operation 258 [16/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 258 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 3.97>
ST_31 : Operation 259 [15/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 259 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 3.97>
ST_32 : Operation 260 [14/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 260 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 3.97>
ST_33 : Operation 261 [13/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 261 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 3.97>
ST_34 : Operation 262 [12/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 262 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 3.97>
ST_35 : Operation 263 [11/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 263 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 3.97>
ST_36 : Operation 264 [10/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 264 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 3.97>
ST_37 : Operation 265 [9/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 265 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 3.97>
ST_38 : Operation 266 [8/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 266 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 3.97>
ST_39 : Operation 267 [7/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 267 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 3.97>
ST_40 : Operation 268 [6/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 268 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 3.97>
ST_41 : Operation 269 [5/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 269 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 38> <Delay = 3.97>
ST_42 : Operation 270 [4/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 270 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 39> <Delay = 3.97>
ST_43 : Operation 271 [3/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 271 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 3.97>
ST_44 : Operation 272 [2/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 272 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 4.04>
ST_45 : Operation 273 [1/30] (3.97ns)   --->   "%r_V = udiv i26 16777216, i26 %sext_ln1201_1"   --->   Operation 273 'udiv' 'r_V' <Predicate = true> <Delay = 3.97> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 26> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i8 %p_Result_s" [Neuron_1/neural_layer.cpp:67]   --->   Operation 274 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 275 [1/1] (4.04ns)   --->   "%lshr_ln1201 = lshr i32 65536, i32 %zext_ln67"   --->   Operation 275 'lshr' 'lshr_ln1201' <Predicate = true> <Delay = 4.04> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 42> <Delay = 8.51>
ST_46 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i26 %r_V"   --->   Operation 276 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i32 %lshr_ln1201"   --->   Operation 277 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 278 [1/1] (8.51ns)   --->   "%r_V_2 = mul i42 %zext_ln1171, i42 %zext_ln1168"   --->   Operation 278 'mul' 'r_V_2' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i26 @_ssdm_op_PartSelect.i26.i42.i32.i32, i42 %r_V_2, i32 16, i32 41"   --->   Operation 279 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 47 <SV = 43> <Delay = 3.98>
ST_47 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i26 %tmp_6"   --->   Operation 280 'zext' 'zext_ln717' <Predicate = (!icmp_ln1547_2 & tmp_2)> <Delay = 0.00>
ST_47 : Operation 281 [1/1] (1.70ns)   --->   "%br_ln68 = br void %_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [Neuron_1/neural_layer.cpp:68]   --->   Operation 281 'br' 'br_ln68' <Predicate = (!icmp_ln1547_2 & tmp_2)> <Delay = 1.70>
ST_47 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %p_Result_s" [Neuron_1/neural_layer.cpp:64]   --->   Operation 282 'zext' 'zext_ln64' <Predicate = (icmp_ln1547_2)> <Delay = 0.00>
ST_47 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln740 = sext i16 %tmp_V_1"   --->   Operation 283 'sext' 'sext_ln740' <Predicate = (icmp_ln1547_2)> <Delay = 0.00>
ST_47 : Operation 284 [1/1] (3.98ns)   --->   "%shl_ln740 = shl i32 %sext_ln740, i32 %zext_ln64"   --->   Operation 284 'shl' 'shl_ln740' <Predicate = (icmp_ln1547_2)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln740_1 = shl i32 %shl_ln740, i32 8"   --->   Operation 285 'shl' 'shl_ln740_1' <Predicate = (icmp_ln1547_2)> <Delay = 0.00>
ST_47 : Operation 286 [1/1] (1.70ns)   --->   "%br_ln65 = br void %_ZN13ap_fixed_baseILi65ELi33ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi32ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [Neuron_1/neural_layer.cpp:65]   --->   Operation 286 'br' 'br_ln65' <Predicate = (icmp_ln1547_2)> <Delay = 1.70>
ST_47 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln52 = store i8 %i_12, i8 %i" [Neuron_1/neural_layer.cpp:52]   --->   Operation 287 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>

State 48 <SV = 44> <Delay = 4.90>
ST_48 : Operation 288 [1/1] (0.00ns)   --->   "%storemerge8 = phi i32 %shl_ln740_1, void %_ZN9ap_ufixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, i32 %zext_ln717, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, i32 65536, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i22.i"   --->   Operation 288 'phi' 'storemerge8' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 289 [1/1] (0.00ns)   --->   "%sum_V_load = load i56 %sum_V"   --->   Operation 289 'load' 'sum_V_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 290 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %storemerge8, i7 %resArray_V_addr_1" [Neuron_1/neural_layer.cpp:64]   --->   Operation 290 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_48 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %storemerge8, i16 0"   --->   Operation 291 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i48 %shl_ln1"   --->   Operation 292 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 293 [1/1] (3.31ns)   --->   "%sum_V_1 = add i56 %zext_ln712, i56 %sum_V_load"   --->   Operation 293 'add' 'sum_V_1' <Predicate = true> <Delay = 3.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 294 [1/1] (1.58ns)   --->   "%store_ln712 = store i56 %sum_V_1, i56 %sum_V"   --->   Operation 294 'store' 'store_ln712' <Predicate = true> <Delay = 1.58>
ST_48 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i"   --->   Operation 295 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 49 <SV = 6> <Delay = 3.50>
ST_49 : Operation 296 [1/1] (0.00ns)   --->   "%i_10 = load i8 %i_9" [Neuron_1/neural_layer.cpp:77]   --->   Operation 296 'load' 'i_10' <Predicate = (icmp_ln87 & activation_read == 3 & !icmp_ln1547)> <Delay = 0.00>
ST_49 : Operation 297 [1/1] (1.55ns)   --->   "%icmp_ln77 = icmp_eq  i8 %i_10, i8 128" [Neuron_1/neural_layer.cpp:77]   --->   Operation 297 'icmp' 'icmp_ln77' <Predicate = (icmp_ln87 & activation_read == 3 & !icmp_ln1547)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 298 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 298 'speclooptripcount' 'empty_39' <Predicate = (icmp_ln87 & activation_read == 3 & !icmp_ln1547)> <Delay = 0.00>
ST_49 : Operation 299 [1/1] (1.91ns)   --->   "%i_11 = add i8 %i_10, i8 1" [Neuron_1/neural_layer.cpp:77]   --->   Operation 299 'add' 'i_11' <Predicate = (icmp_ln87 & activation_read == 3 & !icmp_ln1547)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit" [Neuron_1/neural_layer.cpp:77]   --->   Operation 300 'br' 'br_ln77' <Predicate = (icmp_ln87 & activation_read == 3 & !icmp_ln1547)> <Delay = 0.00>
ST_49 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i8 %i_10" [Neuron_1/neural_layer.cpp:80]   --->   Operation 301 'zext' 'zext_ln80' <Predicate = (icmp_ln87 & activation_read == 3 & !icmp_ln1547 & !icmp_ln77)> <Delay = 0.00>
ST_49 : Operation 302 [1/1] (0.00ns)   --->   "%resArray_V_addr_2 = getelementptr i32 %resArray_V, i64 0, i64 %zext_ln80"   --->   Operation 302 'getelementptr' 'resArray_V_addr_2' <Predicate = (icmp_ln87 & activation_read == 3 & !icmp_ln1547 & !icmp_ln77)> <Delay = 0.00>
ST_49 : Operation 303 [2/2] (3.25ns)   --->   "%t_2 = load i7 %resArray_V_addr_2"   --->   Operation 303 'load' 't_2' <Predicate = (icmp_ln87 & activation_read == 3 & !icmp_ln1547 & !icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_49 : Operation 304 [1/1] (1.58ns)   --->   "%store_ln77 = store i8 %i_11, i8 %i_9" [Neuron_1/neural_layer.cpp:77]   --->   Operation 304 'store' 'store_ln77' <Predicate = (icmp_ln87 & activation_read == 3 & !icmp_ln1547 & !icmp_ln77)> <Delay = 1.58>
ST_49 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i"   --->   Operation 305 'br' 'br_ln0' <Predicate = (icmp_ln87 & activation_read == 3 & !icmp_ln1547 & icmp_ln77)> <Delay = 0.00>
ST_49 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln114 = br void %._crit_edge879.loopexit" [Neuron_1/neural_layer.cpp:114]   --->   Operation 306 'br' 'br_ln114' <Predicate = (activation_read == 3 & icmp_ln77) | (activation_read == 3 & icmp_ln1547) | (!icmp_ln87 & activation_read == 3)> <Delay = 0.00>
ST_49 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit"   --->   Operation 307 'br' 'br_ln0' <Predicate = (activation_read != 1 & activation_read != 2 & icmp_ln77) | (activation_read != 1 & activation_read != 2 & icmp_ln1547) | (activation_read != 1 & activation_read != 2 & activation_read != 3) | (!icmp_ln87 & activation_read != 1 & activation_read != 2)> <Delay = 0.00>
ST_49 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_ht.exit"   --->   Operation 308 'br' 'br_ln0' <Predicate = (activation_read != 1 & icmp_ln77) | (activation_read != 1 & icmp_ln1547) | (activation_read != 1 & activation_read != 3) | (activation_read != 1 & activation_read == 2) | (!icmp_ln87 & activation_read != 1)> <Delay = 0.00>
ST_49 : Operation 309 [1/1] (0.00ns)   --->   "%ret_ln138 = ret" [Neuron_1/neural_layer.cpp:138]   --->   Operation 309 'ret' 'ret_ln138' <Predicate = (icmp_ln77) | (icmp_ln1547) | (activation_read != 3) | (!icmp_ln87)> <Delay = 0.00>

State 50 <SV = 7> <Delay = 8.05>
ST_50 : Operation 310 [1/1] (0.00ns)   --->   "%sum_V_load_2 = load i56 %sum_V"   --->   Operation 310 'load' 'sum_V_load_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 311 [1/2] (3.25ns)   --->   "%t_2 = load i7 %resArray_V_addr_2"   --->   Operation 311 'load' 't_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_50 : Operation 312 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %t_2, i24 0"   --->   Operation 312 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 313 [60/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 313 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 8> <Delay = 4.80>
ST_51 : Operation 314 [59/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 314 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 9> <Delay = 4.80>
ST_52 : Operation 315 [58/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 315 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 10> <Delay = 4.80>
ST_53 : Operation 316 [57/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 316 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 11> <Delay = 4.80>
ST_54 : Operation 317 [56/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 317 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 12> <Delay = 4.80>
ST_55 : Operation 318 [55/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 318 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 13> <Delay = 4.80>
ST_56 : Operation 319 [54/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 319 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 14> <Delay = 4.80>
ST_57 : Operation 320 [53/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 320 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 15> <Delay = 4.80>
ST_58 : Operation 321 [52/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 321 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 16> <Delay = 4.80>
ST_59 : Operation 322 [51/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 322 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 17> <Delay = 4.80>
ST_60 : Operation 323 [50/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 323 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 18> <Delay = 4.80>
ST_61 : Operation 324 [49/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 324 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 19> <Delay = 4.80>
ST_62 : Operation 325 [48/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 325 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 20> <Delay = 4.80>
ST_63 : Operation 326 [47/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 326 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 21> <Delay = 4.80>
ST_64 : Operation 327 [46/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 327 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 22> <Delay = 4.80>
ST_65 : Operation 328 [45/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 328 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 23> <Delay = 4.80>
ST_66 : Operation 329 [44/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 329 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 24> <Delay = 4.80>
ST_67 : Operation 330 [43/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 330 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 25> <Delay = 4.80>
ST_68 : Operation 331 [42/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 331 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 26> <Delay = 4.80>
ST_69 : Operation 332 [41/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 332 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 27> <Delay = 4.80>
ST_70 : Operation 333 [40/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 333 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 28> <Delay = 4.80>
ST_71 : Operation 334 [39/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 334 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 29> <Delay = 4.80>
ST_72 : Operation 335 [38/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 335 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 30> <Delay = 4.80>
ST_73 : Operation 336 [37/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 336 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 31> <Delay = 4.80>
ST_74 : Operation 337 [36/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 337 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 32> <Delay = 4.80>
ST_75 : Operation 338 [35/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 338 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 33> <Delay = 4.80>
ST_76 : Operation 339 [34/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 339 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 34> <Delay = 4.80>
ST_77 : Operation 340 [33/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 340 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 35> <Delay = 4.80>
ST_78 : Operation 341 [32/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 341 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 36> <Delay = 4.80>
ST_79 : Operation 342 [31/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 342 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 37> <Delay = 4.80>
ST_80 : Operation 343 [30/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 343 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 38> <Delay = 4.80>
ST_81 : Operation 344 [29/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 344 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 39> <Delay = 4.80>
ST_82 : Operation 345 [28/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 345 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 40> <Delay = 4.80>
ST_83 : Operation 346 [27/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 346 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 41> <Delay = 4.80>
ST_84 : Operation 347 [26/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 347 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 42> <Delay = 4.80>
ST_85 : Operation 348 [25/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 348 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 43> <Delay = 4.80>
ST_86 : Operation 349 [24/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 349 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 44> <Delay = 4.80>
ST_87 : Operation 350 [23/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 350 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 45> <Delay = 4.80>
ST_88 : Operation 351 [22/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 351 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 46> <Delay = 4.80>
ST_89 : Operation 352 [21/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 352 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 47> <Delay = 4.80>
ST_90 : Operation 353 [20/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 353 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 48> <Delay = 4.80>
ST_91 : Operation 354 [19/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 354 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 49> <Delay = 4.80>
ST_92 : Operation 355 [18/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 355 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 50> <Delay = 4.80>
ST_93 : Operation 356 [17/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 356 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 51> <Delay = 4.80>
ST_94 : Operation 357 [16/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 357 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 52> <Delay = 4.80>
ST_95 : Operation 358 [15/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 358 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 53> <Delay = 4.80>
ST_96 : Operation 359 [14/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 359 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 54> <Delay = 4.80>
ST_97 : Operation 360 [13/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 360 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 55> <Delay = 4.80>
ST_98 : Operation 361 [12/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 361 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 56> <Delay = 4.80>
ST_99 : Operation 362 [11/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 362 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 57> <Delay = 4.80>
ST_100 : Operation 363 [10/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 363 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 58> <Delay = 4.80>
ST_101 : Operation 364 [9/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 364 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 59> <Delay = 4.80>
ST_102 : Operation 365 [8/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 365 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 60> <Delay = 4.80>
ST_103 : Operation 366 [7/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 366 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 61> <Delay = 4.80>
ST_104 : Operation 367 [6/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 367 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 62> <Delay = 4.80>
ST_105 : Operation 368 [5/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 368 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 63> <Delay = 4.80>
ST_106 : Operation 369 [4/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 369 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 64> <Delay = 4.80>
ST_107 : Operation 370 [3/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 370 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 65> <Delay = 4.80>
ST_108 : Operation 371 [2/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 371 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 66> <Delay = 8.05>
ST_109 : Operation 372 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [Neuron_1/neural_layer.cpp:77]   --->   Operation 372 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 373 [1/60] (4.80ns)   --->   "%udiv_ln717 = udiv i56 %t_3, i56 %sum_V_load_2"   --->   Operation 373 'udiv' 'udiv_ln717' <Predicate = true> <Delay = 4.80> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 59> <II = 16> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln717 = trunc i16 %udiv_ln717"   --->   Operation 374 'trunc' 'trunc_ln717' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 375 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln80" [Neuron_1/neural_layer.cpp:80]   --->   Operation 375 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 376 [1/1] (3.25ns)   --->   "%store_ln80 = store i16 %trunc_ln717, i7 %output_r_addr" [Neuron_1/neural_layer.cpp:80]   --->   Operation 376 'store' 'store_ln80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_109 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 377 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 110 <SV = 3> <Delay = 0.00>
ST_110 : Operation 378 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_30_1, i8 %empty, i16 %output_r, i16 %output_V"   --->   Operation 378 'call' 'call_ln0' <Predicate = (activation_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit"   --->   Operation 379 'br' 'br_ln0' <Predicate = (activation_read == 2)> <Delay = 0.00>
ST_110 : Operation 380 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_16_1, i8 %empty, i16 %output_r, i16 %output_V"   --->   Operation 380 'call' 'call_ln0' <Predicate = (activation_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_ht.exit"   --->   Operation 381 'br' 'br_ln0' <Predicate = (activation_read == 1)> <Delay = 0.00>
ST_110 : Operation 382 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_116_1, i8 %empty, i16 %output_r, i16 %output_V"   --->   Operation 382 'call' 'call_ln0' <Predicate = (activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge879.loopexit"   --->   Operation 383 'br' 'br_ln0' <Predicate = (activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.45ns
The critical path consists of the following:
	s_axi read operation ('numOfOutputNeurons') on port 'numOfOutputNeurons' [10]  (1 ns)
	'call' operation ('call_ln0') to 'nnlayer_Pipeline_VITIS_LOOP_87_1' [47]  (4.02 ns)
	blocking operation 2.43 ns on control path)

 <State 2>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('cmp4_i19880') [48]  (2.43 ns)

 <State 3>: 5.57ns
The critical path consists of the following:
	'load' operation ('outNeurons') on local variable 'outNeurons' [52]  (0 ns)
	'getelementptr' operation ('output_V_addr') [63]  (0 ns)
	'load' operation ('output_V_load') on array 'output_V' [66]  (3.25 ns)
	blocking operation 2.31 ns on control path)

 <State 4>: 8.32ns
The critical path consists of the following:
	'load' operation ('output_V_load') on array 'output_V' [66]  (3.25 ns)
	'call' operation ('call_ln736') to 'nnlayer_Pipeline_VITIS_LOOP_96_2' [67]  (5.07 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs_loc_load') on local variable 'lhs_loc' [68]  (0 ns)
	'store' operation ('store_ln736') of variable 'lhs_loc_load' on array 'output_V' [69]  (3.25 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('resArray_V_addr') [79]  (0 ns)
	'store' operation ('store_ln740') of constant 0 on array 'resArray.V', Neuron_1/neural_layer.cpp:42 [80]  (3.25 ns)

 <State 9>: 5.42ns
The critical path consists of the following:
	'load' operation ('i', Neuron_1/neural_layer.cpp:52) on local variable 'i' [93]  (0 ns)
	'getelementptr' operation ('output_V_addr_1') [102]  (0 ns)
	'load' operation ('lhs') on array 'output_V' [103]  (3.25 ns)
	blocking operation 2.17 ns on control path)

 <State 10>: 7.76ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'output_V' [103]  (3.25 ns)
	'sub' operation ('ret.V') [105]  (2.08 ns)
	'icmp' operation ('icmp_ln1548') [106]  (2.43 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln57', Neuron_1/neural_layer.cpp:57) of constant 62720 on array 'output_V' [109]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('output_V_load_2') on array 'output_V' [112]  (3.25 ns)

 <State 13>: 8.21ns
The critical path consists of the following:
	'load' operation ('output_V_load_2') on array 'output_V' [112]  (3.25 ns)
	'sub' operation ('x.V') [113]  (2.08 ns)
	'sub' operation ('sub_ln712') [115]  (2.08 ns)
	'select' operation ('select_ln7', Neuron_1/neural_layer.cpp:7) [116]  (0.805 ns)

 <State 14>: 6.92ns
The critical path consists of the following:
	'mul' operation ('mul_ln1201') [119]  (6.92 ns)

 <State 15>: 6.01ns
The critical path consists of the following:
	'sub' operation ('sub_ln1201') [121]  (3.13 ns)
	'select' operation ('select_ln1201') [125]  (0 ns)
	'sub' operation ('sub_ln1201_1') [126]  (2.08 ns)
	'select' operation ('fixed.V') [127]  (0.805 ns)

 <State 16>: 8.37ns
The critical path consists of the following:
	'sub' operation ('ret.V') [130]  (2.08 ns)
	'add' operation ('ret.V') [132]  (2.31 ns)
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 17>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 18>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 19>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 20>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 21>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 22>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 23>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 24>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 25>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 26>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 27>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 28>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 29>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 30>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 31>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 32>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 33>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 34>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 35>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 36>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 37>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 38>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 39>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 40>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 41>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 42>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 43>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 44>: 3.98ns
The critical path consists of the following:
	'udiv' operation ('r.V') [142]  (3.98 ns)

 <State 45>: 4.04ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1201') [144]  (4.04 ns)

 <State 46>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V') [147]  (8.51 ns)

 <State 47>: 3.99ns
The critical path consists of the following:
	'shl' operation ('shl_ln740') [154]  (3.99 ns)

 <State 48>: 4.9ns
The critical path consists of the following:
	'phi' operation ('storemerge8') with incoming values : ('zext_ln717') ('shl_ln740_1') [158]  (0 ns)
	'add' operation ('sum.V') [163]  (3.31 ns)
	'store' operation ('store_ln712') of variable 'sum.V' on local variable 'sum.V' [165]  (1.59 ns)

 <State 49>: 3.5ns
The critical path consists of the following:
	'load' operation ('i', Neuron_1/neural_layer.cpp:77) on local variable 'i' [176]  (0 ns)
	'add' operation ('i', Neuron_1/neural_layer.cpp:77) [179]  (1.92 ns)
	'store' operation ('store_ln77', Neuron_1/neural_layer.cpp:77) of variable 'i', Neuron_1/neural_layer.cpp:77 on local variable 'i' [192]  (1.59 ns)

 <State 50>: 8.05ns
The critical path consists of the following:
	'load' operation ('t') on array 'resArray.V', Neuron_1/neural_layer.cpp:42 [186]  (3.25 ns)
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 51>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 52>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 53>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 54>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 55>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 56>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 57>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 58>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 59>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 60>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 61>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 62>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 63>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 64>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 65>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 66>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 67>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 68>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 69>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 70>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 71>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 72>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 73>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 74>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 75>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 76>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 77>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 78>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 79>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 80>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 81>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 82>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 83>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 84>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 85>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 86>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 87>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 88>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 89>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 90>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 91>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 92>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 93>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 94>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 95>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 96>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 97>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 98>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 99>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 100>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 101>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 102>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 103>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 104>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 105>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 106>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 107>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 108>: 4.8ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)

 <State 109>: 8.05ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln717') [188]  (4.8 ns)
	'store' operation ('store_ln80', Neuron_1/neural_layer.cpp:80) of variable 'trunc_ln717' on array 'output_r' [191]  (3.25 ns)

 <State 110>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
