// Seed: 1214183064
module module_0;
  wire id_1;
  id_2 :
  assert property (@(posedge id_1) id_1)
  else $clog2(5);
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  module_0 modCall_1 ();
  inout wire _id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout reg id_3;
  inout wire id_2;
  input wire id_1;
  always @(1 or posedge (-1)) begin : LABEL_0
    id_3 = -1'h0;
  end
  logic [id_7 : 1 'b0] id_11;
endmodule
