Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ip/ddr_board/kernel_clk.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ip/ddr_board/kernel_clk --family="Arria 10" --part=10AX115N2F40E2LG
Info: kernel_clk: "Transforming system: kernel_clk"
Info: kernel_clk: "Naming system components in system: kernel_clk"
Info: kernel_clk: "Processing generation queue"
Info: kernel_clk: "Generating: kernel_clk"
Info: kernel_clk: Done "kernel_clk" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
