Qflow static timing analysis logfile created on Mi 29. Apr 17:49:28 CEST 2020
Converting qrouter output to vesta delay format
Running rc2dly -r map9v3.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -V /home/akash/Documents/DigitalLab/map9v3/synthesis/map9v3.rtl.v
-d map9v3.dly
Converting qrouter output to SPEF delay format
Running rc2dly -D : -r map9v3.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -V /home/akash/Documents/DigitalLab/map9v3/synthesis/map9v3.rtl.v
-d map9v3.spef
Converting qrouter output to SDF delay format
Running rc2dly -r map9v3.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -V /home/akash/Documents/DigitalLab/map9v3/synthesis/map9v3.rtl.v
-d map9v3.sdf
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d map9v3.dly --long map9v3.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.4.79
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Parsing module "map9v3"
Verilog netlist read:  Processed 1757 lines.
Number of paths analyzed:  57

Top 20 maximum delay paths:
Path _286_/CLK to _298_/D delay 2490.87 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->         _286_/CLK
    866.2 ps       state[0]:           _286_/Q ->         _121_/A
   1036.7 ps           _97_:           _121_/Y -> BUFX2_insert7/A
   1241.1 ps   _97__bF$buf1:   BUFX2_insert7/Y ->         _137_/B
   1943.5 ps          _111_:           _137_/Y ->         _157_/S
   2287.7 ps         _2_[7]:           _157_/Y ->         _298_/D

   clock skew at destination = 3.21467
   setup at destination = 199.933

Path _286_/CLK to _296_/D delay 2490.79 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->         _286_/CLK
    866.2 ps       state[0]:           _286_/Q ->         _121_/A
   1036.7 ps           _97_:           _121_/Y -> BUFX2_insert7/A
   1241.1 ps   _97__bF$buf1:   BUFX2_insert7/Y ->         _137_/B
   1943.5 ps          _111_:           _137_/Y ->         _151_/S
   2287.7 ps         _2_[5]:           _151_/Y ->         _296_/D

   clock skew at destination = 3.21467
   setup at destination = 199.915

Path _286_/CLK to _294_/D delay 2490.49 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->         _286_/CLK
    866.2 ps       state[0]:           _286_/Q ->         _121_/A
   1036.7 ps           _97_:           _121_/Y -> BUFX2_insert7/A
   1241.1 ps   _97__bF$buf1:   BUFX2_insert7/Y ->         _137_/B
   1943.5 ps          _111_:           _137_/Y ->         _145_/S
   2287.4 ps         _2_[3]:           _145_/Y ->         _294_/D

   clock skew at destination = 3.21467
   setup at destination = 199.844

Path _286_/CLK to _297_/D delay 2485.76 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->         _286_/CLK
    866.2 ps       state[0]:           _286_/Q ->         _121_/A
   1036.7 ps           _97_:           _121_/Y -> BUFX2_insert7/A
   1241.1 ps   _97__bF$buf1:   BUFX2_insert7/Y ->         _137_/B
   1943.5 ps          _111_:           _137_/Y ->         _154_/S
   2287.7 ps         _2_[6]:           _154_/Y ->         _297_/D

   clock skew at destination = -3.40486
   setup at destination = 201.508

Path _286_/CLK to _295_/D delay 2485.63 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->         _286_/CLK
    866.2 ps       state[0]:           _286_/Q ->         _121_/A
   1036.7 ps           _97_:           _121_/Y -> BUFX2_insert7/A
   1241.1 ps   _97__bF$buf1:   BUFX2_insert7/Y ->         _137_/B
   1943.6 ps          _111_:           _137_/Y ->         _148_/S
   2287.5 ps         _2_[4]:           _148_/Y ->         _295_/D

   clock skew at destination = -3.39146
   setup at destination = 201.472

Path _286_/CLK to _293_/D delay 2485.62 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->         _286_/CLK
    866.2 ps       state[0]:           _286_/Q ->         _121_/A
   1036.7 ps           _97_:           _121_/Y -> BUFX2_insert7/A
   1241.1 ps   _97__bF$buf1:   BUFX2_insert7/Y ->         _137_/B
   1943.5 ps          _111_:           _137_/Y ->         _142_/S
   2287.5 ps         _2_[2]:           _142_/Y ->         _293_/D

   clock skew at destination = -3.40486
   setup at destination = 201.476

Path _286_/CLK to _299_/D delay 2485.59 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->         _286_/CLK
    866.2 ps       state[0]:           _286_/Q ->         _121_/A
   1036.7 ps           _97_:           _121_/Y -> BUFX2_insert7/A
   1241.1 ps   _97__bF$buf1:   BUFX2_insert7/Y ->         _137_/B
   1943.6 ps          _111_:           _137_/Y ->         _160_/S
   2287.5 ps         _2_[8]:           _160_/Y ->         _299_/D

   clock skew at destination = -3.39146
   setup at destination = 201.464

Path _286_/CLK to _292_/D delay 2433.11 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->         _286_/CLK
    866.2 ps       state[0]:           _286_/Q ->         _121_/A
   1036.7 ps           _97_:           _121_/Y -> BUFX2_insert7/A
   1241.1 ps   _97__bF$buf1:   BUFX2_insert7/Y ->         _137_/B
   1943.6 ps          _111_:           _137_/Y ->         _138_/B
   2135.7 ps          _112_:           _138_/Y ->         _139_/C
   2233.8 ps         _2_[1]:           _139_/Y ->         _292_/D

   clock skew at destination = -3.39146
   setup at destination = 202.706

Path _286_/CLK to _291_/D delay 2432.43 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->         _286_/CLK
    866.2 ps       state[0]:           _286_/Q ->         _121_/A
   1036.7 ps           _97_:           _121_/Y -> BUFX2_insert7/A
   1241.1 ps   _97__bF$buf1:   BUFX2_insert7/Y ->         _137_/B
   1943.5 ps          _111_:           _137_/Y ->         _162_/B
   2135.0 ps           _19_:           _162_/Y ->         _163_/C
   2233.1 ps         _2_[0]:           _163_/Y ->         _291_/D

   clock skew at destination = -3.40486
   setup at destination = 202.708

Path _289_/CLK to _304_/D delay 1991.82 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y -> _289_/CLK
    752.7 ps       state[3]:           _289_/Q -> _201_/A
   1297.7 ps           _48_:           _201_/Y -> _213_/B
   1503.5 ps           _60_:           _213_/Y -> _214_/C
   1622.4 ps           _61_:           _214_/Y -> _215_/B
   1715.9 ps           _62_:           _215_/Y -> _216_/C
   1796.7 ps         _0_[3]:           _216_/Y -> _304_/D

   clock skew at destination = -3.40486
   setup at destination = 198.488

Path _289_/CLK to _306_/D delay 1975.49 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y -> _289_/CLK
    752.7 ps       state[3]:           _289_/Q -> _201_/A
   1297.7 ps           _48_:           _201_/Y -> _228_/A
   1551.6 ps           _73_:           _228_/Y -> _231_/A
   1681.7 ps           _76_:           _231_/Y -> _232_/C
   1778.3 ps         _0_[5]:           _232_/Y -> _306_/D

   clock skew at destination = -3.52788
   setup at destination = 200.694

Path _289_/CLK to _307_/D delay 1960.75 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y -> _289_/CLK
    752.7 ps       state[3]:           _289_/Q -> _201_/A
   1297.7 ps           _48_:           _201_/Y -> _242_/A
   1465.5 ps           _86_:           _242_/Y -> _243_/B
   1678.2 ps           _87_:           _243_/Y -> _244_/D
   1762.0 ps         _0_[6]:           _244_/Y -> _307_/D

   clock skew at destination = -3.52788
   setup at destination = 202.244

Path _289_/CLK to _288_/D delay 1924.31 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y -> _289_/CLK
    752.7 ps       state[3]:           _289_/Q -> _201_/A
   1297.7 ps           _48_:           _201_/Y -> _228_/A
   1551.6 ps           _73_:           _228_/Y -> _258_/A
   1737.3 ps            _5_:           _258_/Y -> _288_/D

   clock skew at destination = -3.52788
   setup at destination = 190.533

Path _289_/CLK to _308_/D delay 1854.59 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y -> _289_/CLK
    752.7 ps       state[3]:           _289_/Q -> _196_/B
   1203.2 ps           _44_:           _196_/Y -> _241_/B
   1415.8 ps           _85_:           _241_/Y -> _249_/D
   1547.9 ps           _92_:           _249_/Y -> _250_/B
   1655.9 ps         _0_[7]:           _250_/Y -> _308_/D

   clock skew at destination = -3.52788
   setup at destination = 202.194

Path _289_/CLK to _303_/D delay 1836.13 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y -> _289_/CLK
    752.7 ps       state[3]:           _289_/Q -> _201_/A
   1297.7 ps           _48_:           _201_/Y -> _202_/A
   1529.9 ps           _49_:           _202_/Y -> _207_/B
   1637.5 ps         _0_[2]:           _207_/Y -> _303_/D

   clock skew at destination = -3.52788
   setup at destination = 202.113

Path _289_/CLK to _302_/D delay 1782.62 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->          _289_/CLK
    752.7 ps       state[3]:           _289_/Q ->          _122_/A
    880.4 ps           _98_:           _122_/Y -> BUFX2_insert15/A
   1114.4 ps   _98__bF$buf2:  BUFX2_insert15/Y ->          _188_/B
   1277.2 ps           _37_:           _188_/Y ->          _198_/B
   1391.7 ps           _46_:           _198_/Y ->          _199_/B
   1507.9 ps           _47_:           _199_/Y ->          _200_/B
   1591.8 ps         _0_[1]:           _200_/Y ->          _302_/D

   clock skew at destination = -3.52788
   setup at destination = 194.349

Path _289_/CLK to _305_/D delay 1751.8 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y -> _289_/CLK
    752.7 ps       state[3]:           _289_/Q -> _196_/B
   1203.2 ps           _44_:           _196_/Y -> _222_/B
   1339.7 ps           _68_:           _222_/Y -> _223_/D
   1455.2 ps           _69_:           _223_/Y -> _224_/D
   1550.9 ps         _0_[4]:           _224_/Y -> _305_/D

   clock skew at destination = -3.52788
   setup at destination = 204.472

Path _289_/CLK to _301_/D delay 1698.29 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->          _289_/CLK
    752.7 ps       state[3]:           _289_/Q ->          _122_/A
    880.4 ps           _98_:           _122_/Y -> BUFX2_insert15/A
   1114.4 ps   _98__bF$buf2:  BUFX2_insert15/Y ->          _188_/B
   1277.2 ps           _37_:           _188_/Y ->          _190_/A
   1401.8 ps           _39_:           _190_/Y ->          _191_/C
   1496.3 ps         _0_[0]:           _191_/Y ->          _301_/D

   clock skew at destination = 3.21945
   setup at destination = 198.782

Path _286_/CLK to _315_/D delay 1654.95 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->         _286_/CLK
    866.2 ps       state[0]:           _286_/Q ->         _121_/A
   1036.7 ps           _97_:           _121_/Y -> BUFX2_insert5/A
   1255.5 ps   _97__bF$buf3:   BUFX2_insert5/Y ->         _183_/C
   1375.3 ps           _34_:           _183_/Y ->         _184_/C
   1455.0 ps         _3_[6]:           _184_/Y ->         _315_/D

   clock skew at destination = 3.21467
   setup at destination = 196.781

Path _286_/CLK to _311_/D delay 1654.52 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y ->         _286_/CLK
    866.2 ps       state[0]:           _286_/Q ->         _121_/A
   1036.7 ps           _97_:           _121_/Y -> BUFX2_insert5/A
   1255.5 ps   _97__bF$buf3:   BUFX2_insert5/Y ->         _175_/C
   1375.3 ps           _30_:           _175_/Y ->         _176_/C
   1454.6 ps         _3_[2]:           _176_/Y ->         _311_/D

   clock skew at destination = 3.21467
   setup at destination = 196.7

Computed maximum clock frequency (zero margin) = 401.467 MHz
-----------------------------------------

Number of paths analyzed:  57

Top 20 minimum delay paths:
Path _317_/CLK to _318_/D delay 355.889 ps
      0.0 ps  clock_bF$buf3: CLKBUF1_insert1/Y -> _317_/CLK
    366.0 ps    startbuf[0]:           _317_/Q -> _318_/D

   clock skew at destination = 6.62431
   hold at destination = -16.7272

Path _288_/CLK to _290_/D delay 363.192 ps
      0.0 ps  clock_bF$buf4: CLKBUF1_insert0/Y -> _288_/CLK
    410.6 ps       state[2]:           _288_/Q -> _290_/D

   clock skew at destination = 0.12302
   hold at destination = -47.539

Path _295_/CLK to output pin dp[4] delay 472.933 ps
      0.0 ps  clock_bF$buf2: CLKBUF1_insert2/Y -> _295_/CLK
    365.1 ps       _119_[4]:           _295_/Q -> _273_/A
    472.9 ps          dp[4]:           _273_/Y -> dp[4]

Path _291_/CLK to output pin dp[0] delay 473.005 ps
      0.0 ps  clock_bF$buf3: CLKBUF1_insert1/Y -> _291_/CLK
    365.2 ps       _119_[0]:           _291_/Q -> _269_/A
    473.0 ps          dp[0]:           _269_/Y -> dp[0]

Path _299_/CLK to output pin dp[8] delay 473.157 ps
      0.0 ps  clock_bF$buf2: CLKBUF1_insert2/Y -> _299_/CLK
    365.3 ps       _119_[8]:           _299_/Q -> _277_/A
    473.2 ps          dp[8]:           _277_/Y -> dp[8]

Path _296_/CLK to output pin dp[5] delay 473.17 ps
      0.0 ps  clock_bF$buf1: CLKBUF1_insert3/Y -> _296_/CLK
    365.3 ps       _119_[5]:           _296_/Q -> _274_/A
    473.2 ps          dp[5]:           _274_/Y -> dp[5]

Path _292_/CLK to output pin dp[1] delay 473.242 ps
      0.0 ps  clock_bF$buf2: CLKBUF1_insert2/Y -> _292_/CLK
    365.4 ps       _119_[1]:           _292_/Q -> _270_/A
    473.2 ps          dp[1]:           _270_/Y -> dp[1]

Path _294_/CLK to output pin dp[3] delay 473.302 ps
      0.0 ps  clock_bF$buf1: CLKBUF1_insert3/Y -> _294_/CLK
    365.4 ps       _119_[3]:           _294_/Q -> _272_/A
    473.3 ps          dp[3]:           _272_/Y -> dp[3]

Path _297_/CLK to output pin dp[6] delay 473.36 ps
      0.0 ps  clock_bF$buf3: CLKBUF1_insert1/Y -> _297_/CLK
    365.5 ps       _119_[6]:           _297_/Q -> _275_/A
    473.4 ps          dp[6]:           _275_/Y -> dp[6]

Path _293_/CLK to output pin dp[2] delay 473.591 ps
      0.0 ps  clock_bF$buf3: CLKBUF1_insert1/Y -> _293_/CLK
    365.5 ps       _119_[2]:           _293_/Q -> _271_/A
    473.6 ps          dp[2]:           _271_/Y -> dp[2]

Path _298_/CLK to output pin dp[7] delay 474.021 ps
      0.0 ps  clock_bF$buf1: CLKBUF1_insert3/Y -> _298_/CLK
    366.0 ps       _119_[7]:           _298_/Q -> _276_/A
    474.0 ps          dp[7]:           _276_/Y -> dp[7]

Path _287_/CLK to _286_/D delay 490.99 ps
      0.0 ps  clock_bF$buf0: CLKBUF1_insert4/Y -> _287_/CLK
    374.0 ps       state[1]:           _287_/Q -> _257_/B
    488.5 ps            _4_:           _257_/Y -> _286_/D

   clock skew at destination = 0
   hold at destination = 2.53849

Path _290_/CLK to _287_/D delay 523.294 ps
      0.0 ps  clock_bF$buf3: CLKBUF1_insert1/Y -> _290_/CLK
    383.6 ps       state[4]:           _290_/Q -> _131_/A
    460.3 ps          _106_:           _131_/Y -> _135_/C
    523.4 ps            _7_:           _135_/Y -> _287_/D

   clock skew at destination = 6.62431
   hold at destination = -6.77441

Path _306_/CLK to output pin counter[5] delay 524.815 ps
      0.0 ps  clock_bF$buf4: CLKBUF1_insert0/Y -> _306_/CLK
    408.7 ps       _117_[5]:           _306_/Q -> _265_/A
    524.8 ps     counter[5]:           _265_/Y -> counter[5]

Path _302_/CLK to output pin counter[1] delay 525.515 ps
      0.0 ps  clock_bF$buf4: CLKBUF1_insert0/Y -> _302_/CLK
    409.4 ps       _117_[1]:           _302_/Q -> _261_/A
    525.5 ps     counter[1]:           _261_/Y -> counter[1]

Path _295_/CLK to _295_/D delay 526.584 ps
      0.0 ps  clock_bF$buf2: CLKBUF1_insert2/Y -> _295_/CLK
    365.1 ps       _119_[4]:           _295_/Q -> _146_/A
    453.1 ps            _8_:           _146_/Y -> _148_/A
    535.8 ps         _2_[4]:           _148_/Y -> _295_/D

   clock skew at destination = 0
   hold at destination = -9.18606

Path _299_/CLK to _299_/D delay 526.857 ps
      0.0 ps  clock_bF$buf2: CLKBUF1_insert2/Y -> _299_/CLK
    365.3 ps       _119_[8]:           _299_/Q -> _158_/A
    453.3 ps           _16_:           _158_/Y -> _160_/A
    536.0 ps         _2_[8]:           _160_/Y -> _299_/D

   clock skew at destination = 0
   hold at destination = -9.1686

Path _293_/CLK to _293_/D delay 527.05 ps
      0.0 ps  clock_bF$buf3: CLKBUF1_insert1/Y -> _293_/CLK
    365.5 ps       _119_[2]:           _293_/Q -> _140_/A
    453.5 ps          _113_:           _140_/Y -> _142_/A
    536.2 ps         _2_[2]:           _142_/Y -> _293_/D

   clock skew at destination = 0
   hold at destination = -9.19169

Path _297_/CLK to _297_/D delay 527.066 ps
      0.0 ps  clock_bF$buf3: CLKBUF1_insert1/Y -> _297_/CLK
    365.5 ps       _119_[6]:           _297_/Q -> _152_/A
    453.5 ps           _12_:           _152_/Y -> _154_/A
    536.3 ps         _2_[6]:           _154_/Y -> _297_/D

   clock skew at destination = 0
   hold at destination = -9.26781

Path _296_/CLK to _296_/D delay 527.121 ps
      0.0 ps  clock_bF$buf1: CLKBUF1_insert3/Y -> _296_/CLK
    365.3 ps       _119_[5]:           _296_/Q -> _149_/A
    453.6 ps           _10_:           _149_/Y -> _151_/A
    536.4 ps         _2_[5]:           _151_/Y -> _296_/D

   clock skew at destination = 0
   hold at destination = -9.29775

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  9

Top 9 maximum delay paths:
Path input pin N[1] to _308_/D delay 1316.4 ps
      0.0 ps    N[1]:         -> _193_/A
    237.6 ps    _41_: _193_/Y -> _210_/C
    617.3 ps    _57_: _210_/Y -> _234_/B
    814.3 ps    _78_: _234_/Y -> _247_/C
    954.0 ps    _90_: _247_/Y -> _248_/C
   1053.3 ps    _91_: _248_/Y -> _250_/C
   1133.8 ps  _0_[7]: _250_/Y -> _308_/D

   setup at destination = 182.648

Path input pin N[1] to _307_/D delay 1253.35 ps
      0.0 ps    N[1]:         -> _193_/A
    237.6 ps    _41_: _193_/Y -> _210_/C
    617.3 ps    _57_: _210_/Y -> _234_/B
    814.3 ps    _78_: _234_/Y -> _235_/B
    936.1 ps    _79_: _235_/Y -> _244_/A
   1060.3 ps  _0_[6]: _244_/Y -> _307_/D

   setup at destination = 193.084

Path input pin N[1] to _306_/D delay 1226.16 ps
      0.0 ps    N[1]:         -> _193_/A
    237.6 ps    _41_: _193_/Y -> _210_/C
    617.3 ps    _57_: _210_/Y -> _225_/B
    795.0 ps    _70_: _225_/Y -> _227_/C
    929.2 ps    _72_: _227_/Y -> _232_/B
   1039.3 ps  _0_[5]: _232_/Y -> _306_/D

   setup at destination = 186.91

Path input pin N[1] to _305_/D delay 1146.81 ps
      0.0 ps    N[1]:         -> _193_/A
    237.6 ps    _41_: _193_/Y -> _210_/C
    617.3 ps    _57_: _210_/Y -> _220_/B
    815.7 ps    _66_: _220_/Y -> _224_/B
    952.0 ps  _0_[4]: _224_/Y -> _305_/D

   setup at destination = 194.85

Path input pin N[1] to _304_/D delay 1132.07 ps
      0.0 ps    N[1]:         -> _193_/A
    237.6 ps    _41_: _193_/Y -> _210_/C
    617.3 ps    _57_: _210_/Y -> _211_/A
    827.8 ps    _58_: _211_/Y -> _216_/B
    944.1 ps  _0_[3]: _216_/Y -> _304_/D

   setup at destination = 187.942

Path input pin N[1] to _303_/D delay 998.127 ps
      0.0 ps    N[1]:         -> _193_/A
    237.6 ps    _41_: _193_/Y -> _194_/A
    494.6 ps    _42_: _194_/Y -> _205_/B
    632.1 ps    _52_: _205_/Y -> _206_/C
    734.7 ps    _53_: _206_/Y -> _207_/C
    815.5 ps  _0_[2]: _207_/Y -> _303_/D

   setup at destination = 182.672

Path input pin N[1] to _302_/D delay 930.553 ps
      0.0 ps    N[1]:         -> _193_/A
    237.6 ps    _41_: _193_/Y -> _194_/A
    494.6 ps    _42_: _194_/Y -> _195_/B
    639.5 ps    _43_: _195_/Y -> _200_/A
    747.7 ps  _0_[1]: _200_/Y -> _302_/D

   setup at destination = 182.856

Path input pin N[1] to _301_/D delay 344.071 ps
      0.0 ps    N[1]:         -> _187_/A
     65.2 ps    _36_: _187_/Y -> _191_/B
    159.7 ps  _0_[0]: _191_/Y -> _301_/D

   setup at destination = 184.338

Path input pin N[0] to _291_/D delay 338.161 ps
      0.0 ps    N[0]:         -> _162_/A
     82.8 ps    _19_: _162_/Y -> _163_/C
    157.7 ps  _2_[0]: _163_/Y -> _291_/D

   setup at destination = 180.435

-----------------------------------------

Number of paths analyzed:  9

Top 9 minimum delay paths:
Path input pin N[1] to _301_/D delay 142.986 ps
      0.0 ps    N[1]:         -> _187_/A
     65.2 ps    _36_: _187_/Y -> _191_/B
    128.8 ps  _0_[0]: _191_/Y -> _301_/D

   hold at destination = 14.1416

Path input pin N[0] to _291_/D delay 164.31 ps
      0.0 ps    N[0]:         -> _162_/A
     82.8 ps    _19_: _162_/Y -> _163_/C
    155.0 ps  _2_[0]: _163_/Y -> _291_/D

   hold at destination = 9.26762

Path input pin N[5] to _305_/D delay 195.536 ps
      0.0 ps    N[5]:         -> _220_/A
    111.0 ps    _66_: _220_/Y -> _224_/B
    196.0 ps  _0_[4]: _224_/Y -> _305_/D

   hold at destination = -0.464663

Path input pin N[7] to _307_/D delay 195.58 ps
      0.0 ps    N[7]:         -> _238_/A
    111.0 ps    _82_: _238_/Y -> _244_/B
    196.1 ps  _0_[6]: _244_/Y -> _307_/D

   hold at destination = -0.560297

Path input pin N[8] to _308_/D delay 203.556 ps
      0.0 ps    N[8]:         -> _245_/C
     72.0 ps    _88_: _245_/Y -> _248_/B
    137.2 ps    _91_: _248_/Y -> _250_/C
    216.6 ps  _0_[7]: _250_/Y -> _308_/D

   hold at destination = -12.9965

Path input pin N[3] to _303_/D delay 205.349 ps
      0.0 ps    N[3]:         -> _205_/A
     79.9 ps    _52_: _205_/Y -> _206_/C
    139.1 ps    _53_: _206_/Y -> _207_/C
    218.0 ps  _0_[2]: _207_/Y -> _303_/D

   hold at destination = -12.6684

Path input pin N[4] to _304_/D delay 213.58 ps
      0.0 ps    N[4]:         -> _208_/C
     63.8 ps    _54_: _208_/Y -> _211_/B
    138.2 ps    _58_: _211_/Y -> _216_/B
    232.7 ps  _0_[3]: _216_/Y -> _304_/D

   hold at destination = -19.1627

Path input pin N[6] to _306_/D delay 225.083 ps
      0.0 ps    N[6]:         -> _225_/C
     63.8 ps    _70_: _225_/Y -> _227_/C
    148.7 ps    _72_: _227_/Y -> _232_/B
    245.6 ps  _0_[5]: _232_/Y -> _306_/D

   hold at destination = -20.4948

Path input pin N[2] to _302_/D delay 249.969 ps
      0.0 ps    N[2]:         -> _192_/B
     72.0 ps    _40_: _192_/Y -> _195_/A
    165.8 ps    _43_: _195_/Y -> _200_/A
    259.1 ps  _0_[1]: _200_/Y -> _302_/D

   hold at destination = -9.13557

-----------------------------------------

