#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14be04ae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14be04c50 .scope module, "tb_audio_processor_transceiver" "tb_audio_processor_transceiver" 3 3;
 .timescale -9 -12;
P_0x600003d7c200 .param/l "CLK_PERIOD" 0 3 5, +C4<00000000000000000000000000000101>;
v0x600001a790e0_0 .net "i2s_bit_number", 5 0, v0x600001a783f0_0;  1 drivers
v0x600001a79170_0 .net "i2s_sound_bit_out", 0 0, v0x600001a785a0_0;  1 drivers
v0x600001a79200_0 .net "i2s_ws", 0 0, v0x600001a78750_0;  1 drivers
v0x600001a79290_0 .var "reset", 0 0;
v0x600001a79320_0 .var "serial_clk", 0 0;
v0x600001a793b0_0 .var "spi_chip_select", 0 0;
v0x600001a79440_0 .var "spi_mosi", 0 0;
E_0x600003d7c280 .event negedge, v0x600001a782d0_0;
E_0x600003d7c2c0 .event anyedge, v0x600001a78870_0, v0x600001a783f0_0;
E_0x600003d7c300 .event posedge, v0x600001a782d0_0;
S_0x14be07810 .scope module, "dut" "audio_processor_transceiver" 3 21, 4 1 0, S_0x14be04c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "serial_clk";
    .port_info 2 /INPUT 1 "spi_chip_select";
    .port_info 3 /INPUT 1 "spi_mosi";
    .port_info 4 /OUTPUT 1 "i2s_ws";
    .port_info 5 /OUTPUT 1 "i2s_sound_bit_out";
    .port_info 6 /OUTPUT 6 "i2s_bit_number";
v0x600001a78bd0_0 .net "i2s_bit_number", 5 0, v0x600001a783f0_0;  alias, 1 drivers
v0x600001a78c60_0 .net "i2s_sound_bit_out", 0 0, v0x600001a785a0_0;  alias, 1 drivers
v0x600001a78cf0_0 .net "i2s_ws", 0 0, v0x600001a78750_0;  alias, 1 drivers
v0x600001a78d80_0 .net "processed_sound", 15 0, L_0x6000003795e0;  1 drivers
v0x600001a78e10_0 .net "received_sound", 15 0, v0x600001a78900_0;  1 drivers
v0x600001a78ea0_0 .net "reset", 0 0, v0x600001a79290_0;  1 drivers
v0x600001a78f30_0 .net "serial_clk", 0 0, v0x600001a79320_0;  1 drivers
v0x600001a78fc0_0 .net "spi_chip_select", 0 0, v0x600001a793b0_0;  1 drivers
v0x600001a79050_0 .net "spi_mosi", 0 0, v0x600001a79440_0;  1 drivers
S_0x14be07980 .scope module, "DSP" "signal_processor" 4 23, 5 1 0, S_0x14be07810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "s_clk";
    .port_info 1 /INPUT 16 "raw_bits";
    .port_info 2 /OUTPUT 16 "processed_bits";
L_0x6000003795e0 .functor BUFZ 16, v0x600001a78900_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x600001a781b0_0 .net "processed_bits", 15 0, L_0x6000003795e0;  alias, 1 drivers
v0x600001a78240_0 .net "raw_bits", 15 0, v0x600001a78900_0;  alias, 1 drivers
v0x600001a782d0_0 .net "s_clk", 0 0, v0x600001a79320_0;  alias, 1 drivers
S_0x14be05d70 .scope module, "i2s_transmitter" "i2s_transmitter" 4 30, 6 1 0, S_0x14be07810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "s_clk";
    .port_info 2 /INPUT 16 "sound_in";
    .port_info 3 /OUTPUT 1 "word_select";
    .port_info 4 /OUTPUT 1 "sound_bit_out";
    .port_info 5 /OUTPUT 6 "bit_counter";
v0x600001a783f0_0 .var "bit_counter", 5 0;
v0x600001a78480_0 .net "reset", 0 0, v0x600001a79290_0;  alias, 1 drivers
v0x600001a78510_0 .net "s_clk", 0 0, v0x600001a79320_0;  alias, 1 drivers
v0x600001a785a0_0 .var "sound_bit_out", 0 0;
v0x600001a78630_0 .var "sound_data", 15 0;
v0x600001a786c0_0 .net "sound_in", 15 0, L_0x6000003795e0;  alias, 1 drivers
v0x600001a78750_0 .var "word_select", 0 0;
E_0x600003d7c380/0 .event negedge, v0x600001a78480_0;
E_0x600003d7c380/1 .event posedge, v0x600001a782d0_0;
E_0x600003d7c380 .event/or E_0x600003d7c380/0, E_0x600003d7c380/1;
S_0x14be05ee0 .scope module, "receiver" "spi_receiver" 4 14, 7 1 0, S_0x14be07810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "s_clk";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 1 "mosi";
    .port_info 4 /OUTPUT 16 "data_out";
v0x600001a787e0_0 .var "bit_count", 5 0;
v0x600001a78870_0 .net "cs", 0 0, v0x600001a793b0_0;  alias, 1 drivers
v0x600001a78900_0 .var "data_out", 15 0;
v0x600001a78990_0 .net "mosi", 0 0, v0x600001a79440_0;  alias, 1 drivers
v0x600001a78a20_0 .net "reset", 0 0, v0x600001a79290_0;  alias, 1 drivers
v0x600001a78ab0_0 .net "s_clk", 0 0, v0x600001a79320_0;  alias, 1 drivers
v0x600001a78b40_0 .var "shift_reg", 15 0;
    .scope S_0x14be05ee0;
T_0 ;
    %wait E_0x600003d7c380;
    %load/vec4 v0x600001a78a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a78b40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600001a787e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a78900_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600001a78870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600001a787e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a78b40_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x600001a787e0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x600001a78b40_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x600001a78990_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001a78b40_0, 0;
    %load/vec4 v0x600001a787e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x600001a787e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x600001a787e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x600001a78b40_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x600001a78990_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001a78b40_0, 0;
    %load/vec4 v0x600001a78b40_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x600001a78990_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600001a78900_0, 0;
    %load/vec4 v0x600001a787e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x600001a787e0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x600001a787e0_0;
    %pad/u 32;
    %cmpi/u 34, 0, 32;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0x600001a787e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x600001a787e0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600001a787e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a78b40_0, 0;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14be05d70;
T_1 ;
    %wait E_0x600003d7c380;
    %load/vec4 v0x600001a78480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x600001a783f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001a78630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a78750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a785a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600001a783f0_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600001a783f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x600001a783f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x600001a783f0_0, 0;
T_1.3 ;
    %load/vec4 v0x600001a78750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.6, 4;
    %load/vec4 v0x600001a783f0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x600001a78630_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x600001a783f0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x600001a785a0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a785a0_0, 0;
T_1.5 ;
    %load/vec4 v0x600001a783f0_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001a78750_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x600001a783f0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001a78750_0, 0;
T_1.9 ;
T_1.8 ;
    %load/vec4 v0x600001a783f0_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %load/vec4 v0x600001a786c0_0;
    %assign/vec4 v0x600001a78630_0, 0;
T_1.11 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14be04c50;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a793b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a79440_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x14be04c50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a79320_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600001a79320_0;
    %nor/r;
    %store/vec4 v0x600001a79320_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x14be04c50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a79290_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a79290_0, 0, 1;
    %wait E_0x600003d7c280;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a793b0_0, 0, 1;
    %pushi/vec4 34, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003d7c280;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a79440_0, 0, 1;
    %wait E_0x600003d7c300;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 34, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003d7c280;
    %load/vec4 v0x600001a79440_0;
    %nor/r;
    %store/vec4 v0x600001a79440_0, 0, 1;
    %wait E_0x600003d7c300;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 34, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003d7c280;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a79440_0, 0, 1;
    %wait E_0x600003d7c300;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 34, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003d7c280;
    %load/vec4 v0x600001a79440_0;
    %nor/r;
    %store/vec4 v0x600001a79440_0, 0, 1;
    %wait E_0x600003d7c300;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a793b0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x14be04c50;
T_5 ;
T_5.0 ;
    %load/vec4 v0x600001a793b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.2, 4;
    %load/vec4 v0x600001a790e0_0;
    %pad/u 32;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x600003d7c2c0;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 3 72 "$display", "Inputting all ones\012\012Now Monitoring I2S output" {0 0 0};
    %pushi/vec4 136, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003d7c280;
    %vpi_call/w 3 75 "$display", "I2S_WS=%b , I2S_Bit_Number=%0d ,  I2S_Sound_Bit=%b", v0x600001a79200_0, v0x600001a790e0_0, v0x600001a79170_0 {0 0 0};
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a793b0_0, 0, 1;
    %vpi_call/w 3 80 "$display", "Do these match?\012\012=== Testbench complete ===\012\012" {0 0 0};
    %vpi_call/w 3 81 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb_audio_processor_transceiver.sv";
    "audio_processor_transceiver.sv";
    "signal_processor.sv";
    "i2s_transmitter.sv";
    "spi_receiver.sv";
