#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul 24 14:05:28 2020
# Process ID: 18952
# Current directory: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.runs/synth_1
# Command line: vivado.exe -log multiplyXBar.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiplyXBar.tcl
# Log file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.runs/synth_1/multiplyXBar.vds
# Journal file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source multiplyXBar.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top multiplyXBar -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 988.664 ; gain = 233.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplyXBar' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/multiplyXBar.v:7]
INFO: [Synth 8-6157] synthesizing module 'dynamicMulti' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/new/dynamicMulti.v:4]
INFO: [Synth 8-6157] synthesizing module 'ps_Wrap' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/synth/ps_Wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'ps_Wrap_ParallelBuffer_0_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.runs/synth_1/.Xil/Vivado-18952-DESKTOP-D9F9TPQ/realtime/ps_Wrap_ParallelBuffer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps_Wrap_ParallelBuffer_0_0' (1#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.runs/synth_1/.Xil/Vivado-18952-DESKTOP-D9F9TPQ/realtime/ps_Wrap_ParallelBuffer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ps_Wrap_dataSplit_0_0' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.runs/synth_1/.Xil/Vivado-18952-DESKTOP-D9F9TPQ/realtime/ps_Wrap_dataSplit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps_Wrap_dataSplit_0_0' (2#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.runs/synth_1/.Xil/Vivado-18952-DESKTOP-D9F9TPQ/realtime/ps_Wrap_dataSplit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ps_Wrap' (3#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/synth/ps_Wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'multiplyCompute' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/imports/new/multiplyCompute.v:4]
INFO: [Synth 8-6155] done synthesizing module 'multiplyCompute' (4#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/imports/new/multiplyCompute.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dynamicMulti' (5#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/new/dynamicMulti.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/PynqSoftware/dynamicXBarMulti/dynamicXBarMulti.srcs/sources_1/new/mux.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux' (6#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/PynqSoftware/dynamicXBarMulti/dynamicXBarMulti.srcs/sources_1/new/mux.v:4]
INFO: [Synth 8-6157] synthesizing module 'XBar' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/XBar.v:19]
WARNING: [Synth 8-567] referenced signal 'AddressSave' should be on the sensitivity list [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/XBar.v:50]
WARNING: [Synth 8-6014] Unused sequential element rowCheck_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/XBar.v:72]
WARNING: [Synth 8-6014] Unused sequential element rowSet_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/XBar.v:73]
WARNING: [Synth 8-6014] Unused sequential element selectRow_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/XBar.v:75]
WARNING: [Synth 8-6014] Unused sequential element selectColomn_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/XBar.v:77]
INFO: [Synth 8-6155] done synthesizing module 'XBar' (7#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/XBar.v:19]
INFO: [Synth 8-6155] done synthesizing module 'multiplyXBar' (8#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/multiplyXBar.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1062.023 ; gain = 307.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1062.023 ; gain = 307.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1062.023 ; gain = 307.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1062.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk3[0].m_computeBlock_in/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk3[1].m_computeBlock_in/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk3[2].m_computeBlock_in/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk3[3].m_computeBlock_in/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk3[3].m_computeBlock_in/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk4[0].m_computeBlock_out/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk4[1].m_computeBlock_out/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk4[2].m_computeBlock_out/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk4[3].m_computeBlock_out/psWrap/ParallelBuffer_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0_in_context.xdc] for cell 'genblk4[3].m_computeBlock_out/psWrap/ParallelBuffer_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk3[0].m_computeBlock_in/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk3[0].m_computeBlock_in/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk3[1].m_computeBlock_in/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk3[1].m_computeBlock_in/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk3[2].m_computeBlock_in/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk3[2].m_computeBlock_in/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk3[3].m_computeBlock_in/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk3[3].m_computeBlock_in/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk4[0].m_computeBlock_out/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk4[0].m_computeBlock_out/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk4[1].m_computeBlock_out/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk4[1].m_computeBlock_out/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk4[2].m_computeBlock_out/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk4[2].m_computeBlock_out/psWrap/dataSplit_0'
Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk4[3].m_computeBlock_out/psWrap/dataSplit_0'
Finished Parsing XDC File [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0_in_context.xdc] for cell 'genblk4[3].m_computeBlock_out/psWrap/dataSplit_0'
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc]
WARNING: [Vivado 12-507] No nets matched 'Clk_IBUF'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc:41]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/multiplyXBar_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/constrs_1/imports/ConstraintFiles/XBarMulti.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multiplyXBar_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multiplyXBar_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1163.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1163.492 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1163.492 ; gain = 408.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1163.492 ; gain = 408.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \genblk3[0].m_computeBlock_in /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk3[1].m_computeBlock_in /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk3[2].m_computeBlock_in /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk3[3].m_computeBlock_in /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk4[0].m_computeBlock_out /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk4[1].m_computeBlock_out /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk4[2].m_computeBlock_out /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk4[3].m_computeBlock_out /psWrap. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk3[0].m_computeBlock_in /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk3[1].m_computeBlock_in /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk3[2].m_computeBlock_in /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk3[3].m_computeBlock_in /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk4[0].m_computeBlock_out /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk4[1].m_computeBlock_out /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk4[2].m_computeBlock_out /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk4[3].m_computeBlock_out /psWrap/ParallelBuffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk3[0].m_computeBlock_in /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk3[1].m_computeBlock_in /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk3[2].m_computeBlock_in /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk3[3].m_computeBlock_in /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk4[0].m_computeBlock_out /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk4[1].m_computeBlock_out /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk4[2].m_computeBlock_out /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk4[3].m_computeBlock_out /psWrap/dataSplit_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1163.492 ; gain = 408.543
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[0]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/XBar.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[1]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/XBar.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[2]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/XBar.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[3]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.srcs/sources_1/imports/new/XBar.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1163.492 ; gain = 408.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 47    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module XBar 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 37    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
Module multiplyCompute 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1163.492 ; gain = 408.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1163.492 ; gain = 408.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1163.492 ; gain = 408.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1170.156 ; gain = 415.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.941 ; gain = 420.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.941 ; gain = 420.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.941 ; gain = 420.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.941 ; gain = 420.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.941 ; gain = 420.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.941 ; gain = 420.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |ps_Wrap_ParallelBuffer_0_0 |         8|
|2     |ps_Wrap_dataSplit_0_0      |         8|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |ps_Wrap_ParallelBuffer_0_0     |     1|
|2     |ps_Wrap_ParallelBuffer_0_0__10 |     1|
|3     |ps_Wrap_ParallelBuffer_0_0__11 |     1|
|4     |ps_Wrap_ParallelBuffer_0_0__12 |     1|
|5     |ps_Wrap_ParallelBuffer_0_0__13 |     1|
|6     |ps_Wrap_ParallelBuffer_0_0__14 |     1|
|7     |ps_Wrap_ParallelBuffer_0_0__8  |     1|
|8     |ps_Wrap_ParallelBuffer_0_0__9  |     1|
|9     |ps_Wrap_dataSplit_0_0          |     1|
|10    |ps_Wrap_dataSplit_0_0__10      |     1|
|11    |ps_Wrap_dataSplit_0_0__11      |     1|
|12    |ps_Wrap_dataSplit_0_0__12      |     1|
|13    |ps_Wrap_dataSplit_0_0__13      |     1|
|14    |ps_Wrap_dataSplit_0_0__14      |     1|
|15    |ps_Wrap_dataSplit_0_0__8       |     1|
|16    |ps_Wrap_dataSplit_0_0__9       |     1|
|17    |BUFG                           |     1|
|18    |CARRY4                         |    16|
|19    |LUT2                           |    40|
|20    |LUT3                           |    16|
|21    |LUT4                           |    44|
|22    |LUT5                           |    16|
|23    |LUT6                           |   144|
|24    |MUXF7                          |     2|
|25    |FDCE                           |    16|
|26    |FDRE                           |    72|
|27    |LDC                            |    16|
|28    |IBUF                           |    24|
|29    |OBUF                           |    20|
+------+-------------------------------+------+

Report Instance Areas: 
+------+----------------------------------+------------------------+------+
|      |Instance                          |Module                  |Cells |
+------+----------------------------------+------------------------+------+
|1     |top                               |                        |   539|
|2     |  \genblk3[0].m_computeBlock_in   |dynamicMulti__xdcDup__1 |    48|
|3     |    psWrap                        |ps_Wrap__xdcDup__1      |    14|
|4     |    mCompute                      |multiplyCompute_6       |    34|
|5     |  \genblk3[1].m_computeBlock_in   |dynamicMulti__xdcDup__2 |    48|
|6     |    psWrap                        |ps_Wrap__xdcDup__2      |    14|
|7     |    mCompute                      |multiplyCompute_5       |    34|
|8     |  \genblk3[2].m_computeBlock_in   |dynamicMulti__xdcDup__3 |    48|
|9     |    psWrap                        |ps_Wrap__xdcDup__3      |    14|
|10    |    mCompute                      |multiplyCompute_4       |    34|
|11    |  \genblk3[3].m_computeBlock_in   |dynamicMulti__xdcDup__4 |    48|
|12    |    psWrap                        |ps_Wrap__xdcDup__4      |    14|
|13    |    mCompute                      |multiplyCompute_3       |    34|
|14    |  \genblk4[0].m_computeBlock_out  |dynamicMulti__xdcDup__5 |    48|
|15    |    psWrap                        |ps_Wrap__xdcDup__5      |    14|
|16    |    mCompute                      |multiplyCompute_2       |    34|
|17    |  \genblk4[1].m_computeBlock_out  |dynamicMulti__xdcDup__6 |    48|
|18    |    psWrap                        |ps_Wrap__xdcDup__6      |    14|
|19    |    mCompute                      |multiplyCompute_1       |    34|
|20    |  \genblk4[2].m_computeBlock_out  |dynamicMulti__xdcDup__7 |    48|
|21    |    psWrap                        |ps_Wrap__xdcDup__7      |    14|
|22    |    mCompute                      |multiplyCompute_0       |    34|
|23    |  \genblk4[3].m_computeBlock_out  |dynamicMulti            |    48|
|24    |    psWrap                        |ps_Wrap                 |    14|
|25    |    mCompute                      |multiplyCompute         |    34|
|26    |  outputMux                       |mux                     |     4|
|27    |  xbar                            |XBar                    |   106|
+------+----------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.941 ; gain = 420.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1175.941 ; gain = 319.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.941 ; gain = 420.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1187.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1187.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1187.977 ; gain = 737.781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1187.977 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.runs/synth_1/multiplyXBar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiplyXBar_utilization_synth.rpt -pb multiplyXBar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 24 14:06:00 2020...
