Release 11.4 - xst L.68 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.4/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/11.4/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/pcores/" "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
    Set property "BUFFER_TYPE = BUFGP" for signal <fpga_0_SysACE_CompactFlash_SysACE_CLK_pin> in unit <system>.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440MACHINECHECK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440CPMCORESLEEPREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440CPMDECIRPTREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440CPMFITIRPTREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440CPMMSRCE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440CPMMSREE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440CPMTIMERRESETREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440CPMWDIRPTREQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCCPMINTERCONNECTBUSY' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440DBGSYSTEMCONTROL' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'SPLB0_Error' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'SPLB1_Error' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCEICINTERCONNECTIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCDMDCRREAD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCDMDCRWRITE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCDMDCRABUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCDMDCRDBUSOUT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCDSDCRACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCDSDCRDBUSIN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCDSDCRTIMEOUTWAIT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMDECNONAUTON' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMDECFPUOP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMDECLDSTXFERSIZE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMDECLOAD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMNEXTINSTRREADY' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMDECSTORE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMDECUDI' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMDECUDIVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMENDIAN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMFLUSH' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMINSTRUCTION' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMINSTRVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMLOADBYTEADDR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMLOADDATA' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMLOADDVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMOPERANDVALID' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMRADATA' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMRBDATA' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMWRITEBACKOK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMMSRFE0' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'APUFCMMSRFE1' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBADDRACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBWAIT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBREARBITRATE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBWRDACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBWRCOMP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBRDDBUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBRDWDADDR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBRDDACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBRDCOMP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBRDBTERM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBWRBTERM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBMBUSY' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBMRDERR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBMWRERR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBMIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS0PLBSSIZE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBADDRACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBWAIT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBREARBITRATE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBWRDACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBWRCOMP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBRDDBUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBRDWDADDR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBRDDACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBRDCOMP' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBRDBTERM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBWRBTERM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBMBUSY' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBMRDERR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBMWRERR' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBMIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'PPCS1PLBSSIZE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA1LLTXD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA1LLTXREM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA1LLTXSOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA1LLTXEOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA1LLTXSOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA1LLTXEOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA1LLTXSRCRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA1LLRXDSTRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA1LLRSTENGINEACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA1TXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA1RXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA2LLTXD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA2LLTXREM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA2LLTXSOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA2LLTXEOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA2LLTXSOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA2LLTXEOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA2LLTXSRCRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA2LLRXDSTRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA2LLRSTENGINEACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA2TXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA2RXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA3LLTXD' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA3LLTXREM' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA3LLTXSOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA3LLTXEOFN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA3LLTXSOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA3LLTXEOPN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA3LLTXSRCRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA3LLRXDSTRDYN' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA3LLRSTENGINEACK' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA3TXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'DMA3RXIRQ' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440TRCBRANCHSTATUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440TRCCYCLE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440TRCEXECUTIONSTATUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440TRCTRACESTATUS' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440TRCTRIGGEREVENTOUT' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 1793: Unconnected output port 'C440TRCTRIGGEREVENTTYPE' of component 'ppc440_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_Rst' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'MPLB_Rst' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_dcrAck' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_dcrDBus' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_SaddrAck' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_SMRdErr' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_SMWrErr' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_SMBusy' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_SrdBTerm' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_SrdComp' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_SrdDAck' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_SrdDBus' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_SrdWdAddr' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_Srearbitrate' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_Sssize' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_Swait' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_SwrBTerm' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_SwrComp' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'PLB_SwrDAck' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2104: Unconnected output port 'Bus_Error_Det' of component 'plb_v46_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2258: Unconnected output port 'BRAM_Din_B' of component 'xps_bram_if_cntlr_1_bram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2276: Unconnected output port 'IP2INTC_Irpt' of component 'leds_8bit_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2276: Unconnected output port 'GPIO2_IO_O' of component 'leds_8bit_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2276: Unconnected output port 'GPIO2_IO_T' of component 'leds_8bit_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2329: Unconnected output port 'IP2INTC_Irpt' of component 'leds_positions_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2329: Unconnected output port 'GPIO2_IO_O' of component 'leds_positions_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2329: Unconnected output port 'GPIO2_IO_T' of component 'leds_positions_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2382: Unconnected output port 'GPIO2_IO_O' of component 'push_buttons_5bit_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2382: Unconnected output port 'GPIO2_IO_T' of component 'push_buttons_5bit_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2435: Unconnected output port 'GPIO2_IO_O' of component 'dip_switches_8bit_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2435: Unconnected output port 'GPIO2_IO_T' of component 'dip_switches_8bit_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2488: Unconnected output port 'Gpo' of component 'iic_eeprom_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2542: Unconnected output port 'idelay_ctrl_rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2635: Unconnected output port 'baudoutN' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2635: Unconnected output port 'ddis' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2635: Unconnected output port 'dtrN' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2635: Unconnected output port 'out1N' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2635: Unconnected output port 'out2N' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2635: Unconnected output port 'rtsN' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2635: Unconnected output port 'rxrdyN' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2635: Unconnected output port 'txrdyN' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2635: Unconnected output port 'xout' of component 'rs232_uart_1_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH0_Access_Full' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH0_ReadData_Control' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH0_ReadData_Data' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH0_ReadData_Exists' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH1_Access_Full' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH1_ReadData_Control' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH1_ReadData_Data' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH1_ReadData_Exists' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH2_Access_Full' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH2_ReadData_Control' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH2_ReadData_Data' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH2_ReadData_Exists' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH3_Access_Full' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH3_ReadData_Control' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH3_ReadData_Data' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'MCH3_ReadData_Exists' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'Mem_RPN' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'Mem_QWEN' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'Mem_BEN' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'Mem_CE' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'Mem_LBON' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'Mem_CKEN' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2700: Unconnected output port 'Mem_RNW' of component 'flash_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'TemacIntc1_Irpt' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac1Llink_DST_RDY_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac1Llink_SOP_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac1Llink_EOP_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac1Llink_SOF_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac1Llink_EOF_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac1Llink_REM' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac1Llink_Data' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac1Llink_SRC_RDY_n' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'MII_TXD_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'MII_TX_EN_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'MII_TX_ER_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'MII_TXD_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'MII_TX_EN_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'MII_TX_ER_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'GMII_TXD_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'GMII_TX_EN_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'GMII_TX_ER_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'GMII_TX_CLK_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'TXP_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'TXN_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'TXP_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'TXN_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'RGMII_TXD_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'RGMII_TX_CTL_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'RGMII_TXC_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'RGMII_TXD_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'RGMII_TX_CTL_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'RGMII_TXC_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'MDC_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'HostMiimSel' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'HostReq' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'HostAddr' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'HostEmac1Sel' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac0AvbTxClk' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac0AvbTxClkEn' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac0AvbRxClk' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac0AvbRxClkEn' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Mac02AvbTxAck' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Mac02AvbRxData' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Mac02AvbRxDataValid' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Mac02AvbRxFrameGood' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Mac02AvbRxFrameBad' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac02AvbTxData' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac02AvbTxDataValid' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac02AvbTxUnderrun' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac1AvbTxClk' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac1AvbTxClkEn' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac1AvbRxClk' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac1AvbRxClkEn' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Mac12AvbTxAck' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Mac12AvbRxData' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Mac12AvbRxDataValid' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Mac12AvbRxFrameGood' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Mac12AvbRxFrameBad' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac12AvbTxData' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac12AvbTxDataValid' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'Temac12AvbTxUnderrun' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'TxClientClk_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'ClientTxStat_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'ClientTxStatsVld_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'ClientTxStatsByteVld_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'RxClientClk_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'ClientRxStats_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'ClientRxStatsVld_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'ClientRxStatsByteVld_0' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'TxClientClk_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'ClientTxStat_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'ClientTxStatsVld_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'ClientTxStatsByteVld_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'RxClientClk_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'ClientRxStats_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'ClientRxStatsVld_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'ClientRxStatsByteVld_1' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'MDIO_1_O' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 2794: Unconnected output port 'MDIO_1_T' of component 'hard_ethernet_mac_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3007: Unconnected output port 'WDT_Reset' of component 'xps_timebase_wdt_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3056: Unconnected output port 'GenerateOut0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3056: Unconnected output port 'GenerateOut1' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3056: Unconnected output port 'PWM0' of component 'xps_timer_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3109: Unconnected output port 'CLKOUT6' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3109: Unconnected output port 'CLKOUT7' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3109: Unconnected output port 'CLKOUT8' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3109: Unconnected output port 'CLKOUT9' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3109: Unconnected output port 'CLKOUT10' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3109: Unconnected output port 'CLKOUT11' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3109: Unconnected output port 'CLKOUT12' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3109: Unconnected output port 'CLKOUT13' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3109: Unconnected output port 'CLKOUT14' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3109: Unconnected output port 'CLKOUT15' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3109: Unconnected output port 'CLKFBOUT' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3109: Unconnected output port 'PSDONE' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3138: Unconnected output port 'DBGC405DEBUGHALT0' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3138: Unconnected output port 'DBGC405DEBUGHALT1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3138: Unconnected output port 'JTGC405TCK1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3138: Unconnected output port 'JTGC405TDI1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3138: Unconnected output port 'JTGC405TMS1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3138: Unconnected output port 'JTGC405TRSTNEG1' of component 'jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3159: Unconnected output port 'RstcPPCresetcore_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3159: Unconnected output port 'RstcPPCresetchip_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3159: Unconnected output port 'RstcPPCresetsys_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3159: Unconnected output port 'MB_Reset' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3159: Unconnected output port 'Peripheral_Reset' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3231: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3239: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3247: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3255: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3263: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3271: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3279: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3287: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3295: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3303: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3311: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3319: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3327: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3335: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3343: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3351: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3359: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3367: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3375: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3383: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3391: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3399: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3407: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3415: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3423: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3431: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3439: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3447: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3455: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3463: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3471: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3479: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3487: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3495: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3503: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3511: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3519: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3527: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3535: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3543: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3551: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3559: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3567: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3575: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3583: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3591: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3599: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3607: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3615: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3623: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3631: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3639: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3647: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3655: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3663: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3671: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3679: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3687: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3695: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3703: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd" line 3711: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign7<0:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign7<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign6<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/ppc440_0_wrapper.ngc>.
Reading core <../implementation/plb_v46_0_wrapper.ngc>.
Reading core <../implementation/xps_bram_if_cntlr_1_wrapper.ngc>.
Reading core <../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc>.
Reading core <../implementation/leds_8bit_wrapper.ngc>.
Reading core <../implementation/leds_positions_wrapper.ngc>.
Reading core <../implementation/push_buttons_5bit_wrapper.ngc>.
Reading core <../implementation/dip_switches_8bit_wrapper.ngc>.
Reading core <../implementation/iic_eeprom_wrapper.ngc>.
Reading core <../implementation/ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/sysace_compactflash_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/flash_wrapper.ngc>.
Reading core <../implementation/hard_ethernet_mac_wrapper.ngc>.
Reading core <../implementation/xps_timebase_wdt_0_wrapper.ngc>.
Reading core <../implementation/xps_timer_0_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/jtagppc_cntlr_inst_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/xps_intc_0_wrapper.ngc>.
Loading core <ppc440_0_wrapper> for timing and area information for instance <ppc440_0>.
Loading core <plb_v46_0_wrapper> for timing and area information for instance <plb_v46_0>.
Loading core <xps_bram_if_cntlr_1_wrapper> for timing and area information for instance <xps_bram_if_cntlr_1>.
Loading core <xps_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <xps_bram_if_cntlr_1_bram>.
Loading core <leds_8bit_wrapper> for timing and area information for instance <LEDs_8Bit>.
Loading core <leds_positions_wrapper> for timing and area information for instance <LEDs_Positions>.
Loading core <push_buttons_5bit_wrapper> for timing and area information for instance <Push_Buttons_5Bit>.
Loading core <dip_switches_8bit_wrapper> for timing and area information for instance <DIP_Switches_8Bit>.
Loading core <iic_eeprom_wrapper> for timing and area information for instance <IIC_EEPROM>.
Loading core <ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <SysACE_CompactFlash>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <flash_wrapper> for timing and area information for instance <FLASH>.
Loading core <hard_ethernet_mac_wrapper> for timing and area information for instance <Hard_Ethernet_MAC>.
Loading core <xps_timebase_wdt_0_wrapper> for timing and area information for instance <xps_timebase_wdt_0>.
Loading core <xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <jtagppc_cntlr_inst_wrapper> for timing and area information for instance <jtagppc_cntlr_inst>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 14 FFs/Latches : <plb_v46_0/GEN_SPLB_RST[12].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[11].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[10].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[9].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[8].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[7].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[5].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[4].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[3].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2> in Unit <DDR2_SDRAM> is equivalent to the following 6 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_1> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_2> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_3> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_4> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_5> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rden_sel_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_11> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_11_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_6_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_10> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_10_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_5_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_13> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_13_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0> in Unit <DDR2_SDRAM> is equivalent to the following 40 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_1> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_2> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_3> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_4> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_5> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_6> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_7> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_8> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_9> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_10> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_11> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_12> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_13> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_14> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_15> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_16>
   <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_17> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_18> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_19> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_20> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_21> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_22> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_23> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_24> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_25> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_26> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_27> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_28> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_29> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_30> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_31> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_32> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_33> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_34>
   <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_35> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_36> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_37> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_38> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_39> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_40> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_0_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_12> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_12_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_59> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_59_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_7_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_14> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_14_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_58> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_58_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_9> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_9_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_8> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_8_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_3_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36_2> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_wrdack_i> in Unit <FLASH> is equivalent to the following 2 FFs/Latches : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 14 FFs/Latches : <plb_v46_0/GEN_SPLB_RST[12].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[11].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[10].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[9].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[8].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[7].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[5].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[4].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[3].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2> in Unit <DDR2_SDRAM> is equivalent to the following 6 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_1> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_2> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_3> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_4> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_5> <DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2_6> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rden_sel_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_11> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_11_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_6> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_6_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_10> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_10_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_5> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_5_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_13> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_13_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0> in Unit <DDR2_SDRAM> is equivalent to the following 40 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_1> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_2> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_3> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_4> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_5> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_6> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_7> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_8> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_9> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_10> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_11> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_12> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_13> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_14> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_15> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_16>
   <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_17> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_18> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_19> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_20> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_21> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_22> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_23> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_24> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_25> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_26> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_27> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_28> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_29> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_30> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_31> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_32> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_33> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_34>
   <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_35> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_36> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_37> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_38> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_39> <DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0_40> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_0_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_12> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_12_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_59> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_59_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_7> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_7_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_14> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_14_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_58> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_58_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_9> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_9_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_4> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_8> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_8_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_3> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_3_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36_1> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36_2> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_wrdack_i> in Unit <FLASH> is equivalent to the following 2 FFs/Latches : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <FLASH> is equivalent to the following FF/Latch : <FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_2> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/wpntr/count_d2_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/wpntr/count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 245

Cell Usage :
# BELS                             : 7194
#      GND                         : 26
#      INV                         : 164
#      LUT1                        : 94
#      LUT2                        : 804
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 894
#      LUT3_L                      : 2
#      LUT4                        : 1157
#      LUT4_D                      : 4
#      LUT4_L                      : 20
#      LUT5                        : 1091
#      LUT6                        : 1724
#      MULT_AND                    : 46
#      MUXCY                       : 504
#      MUXCY_L                     : 118
#      MUXF5                       : 4
#      MUXF7                       : 70
#      VCC                         : 25
#      XORCY                       : 443
# FlipFlops/Latches                : 7185
#      FD                          : 654
#      FD_1                        : 4
#      FDC                         : 138
#      FDCE                        : 230
#      FDCPE                       : 22
#      FDCPE_1                     : 8
#      FDDRRSE                     : 1
#      FDE                         : 200
#      FDP                         : 117
#      FDPE                        : 15
#      FDR                         : 2239
#      FDR_1                       : 3
#      FDRE                        : 2087
#      FDRS                        : 153
#      FDRSE                       : 516
#      FDRSE_1                     : 136
#      FDS                         : 337
#      FDS_1                       : 3
#      FDSE                        : 111
#      IDDR_2CLK                   : 64
#      ODDR                        : 147
# RAMS                             : 96
#      RAM16X1D                    : 72
#      RAMB16                      : 6
#      RAMB36_EXP                  : 18
# Shift Registers                  : 125
#      SRL16                       : 1
#      SRL16E                      : 50
#      SRLC16E                     : 56
#      SRLC32E                     : 18
# Clock Buffers                    : 11
#      BUFG                        : 9
#      BUFGCTRL                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 234
#      IBUF                        : 16
#      IBUFG                       : 1
#      IOBUF                       : 125
#      IOBUFDS                     : 8
#      OBUF                        : 82
#      OBUFDS                      : 2
# Others                           : 111
#      BUFIO                       : 8
#      FIFO36_72_EXP               : 2
#      IDELAYCTRL                  : 5
#      IODELAY                     : 91
#      JTAGPPC440                  : 1
#      PLL_ADV                     : 2
#      PPC440                      : 1
#      TEMAC                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            7095  out of  44800    15%  
 Number of Slice LUTs:                 6227  out of  44800    13%  
    Number used as Logic:              5958  out of  44800    13%  
    Number used as Memory:              269  out of  13120     2%  
       Number used as RAM:              144
       Number used as SRL:              125

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10631
   Number with an unused Flip Flop:    3536  out of  10631    33%  
   Number with an unused LUT:          4404  out of  10631    41%  
   Number of fully used LUT-FF pairs:  2691  out of  10631    25%  
   Number of unique control sets:       983

IO Utilization: 
 Number of IOs:                         245
 Number of bonded IOBs:                 245  out of    640    38%  
    IOB Flip Flops/Latches:              90

Specific Feature Utilization:
 Number of Block RAM/FIFO:               21  out of    148    14%  
    Number using Block RAM only:         21
 Number of BUFG/BUFGCTRLs:               11  out of     32    34%  
 Number of PPC440s:                       1  out of      1   100%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                        | Clock buffer(FF name)                                                                                               | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
N1                                                                                                                                                                                                                  | NONE(ppc440_0/ppc440_0/PPCS0PLBMBUSY_reg_0)                                                                         | 2     |
clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>                                                                                                                                                                 | BUFG                                                                                                                | 5626  |
N0                                                                                                                                                                                                                  | NONE(xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0)                                                    | 16    |
clock_generator_0/clock_generator_0/PLL0_CLK_OUT<3>                                                                                                                                                                 | BUFG                                                                                                                | 1002  |
clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>                                                                                                                                                                 | BUFG                                                                                                                | 322   |
clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2>                                                                                                                                                                 | BUFG                                                                                                                | 15    |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                                                           | BUFGP                                                                                                               | 95    |
fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin                                                                                                                                                                           | IBUFG+BUFGCTRL                                                                                                      | 59    |
fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin                                                                                                                                                                          | IBUF+IODELAY+BUFG                                                                                                   | 220   |
xps_timebase_wdt_0/Timebase_Interrupt                                                                                                                                                                               | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_3)                                                                 | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                       | Buffer(FF name)                                                                                                                                                                                                                                                        | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/net_gnd0(xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/XST_GND:G)                                                                                                                                                                                                                              | NONE(xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0)                                                                                                                                                                                                       | 128   |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/underflow(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/XST_GND:G)                                                                                                                     | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.rd/gr1.gdcf.dc/dc/count_0)                                                                                                                    | 123   |
plb_v46_0/SPLB_Rst<6>(plb_v46_0/plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST:Q)                                                                                                                                                                                                                                                                              | NONE(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/Done)                                                                                                                                                                             | 89    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/underflow(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/XST_GND:G)                                                                                                                                                     | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_0)                                                                                                                                    | 69    |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst_tmp(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst_tmp1:O)                                                                                                                                                                                                                                            | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_0)                                                                                                                                                                                                         | 54    |
DDR2_SDRAM/mc_mireaddataerr(DDR2_SDRAM/XST_GND:G)                                                                                                                                                                                                                                                                                                    | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr)                                                                                                                                                                       | 53    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst(Hard_Ethernet_MAC/Hard_Ethernet_MAC/hRst1:O)                                                                                                                                                                                                                                                                | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/EMAC0CLIENTRXBADFRAME)                                                                                                                                                                                     | 48    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/underflow(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/XST_GND:G)                                                                                                                                           | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1)                                                                                                                                | 38    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<1>(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0)                                                                     | 18    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<1>(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                       | 16    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<0>(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                      | 16    |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<2>(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i)                                                                             | 10    |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2_1(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2_1:Q)                                                                                                                                                                                                                             | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs)                                                                                                                                                            | 8     |
DDR2_SDRAM/N1(DDR2_SDRAM/XST_VCC:P)                                                                                                                                                                                                                                                                                                                  | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/u_wr_fifos/.gen_wdf[0].u_usr_wr_fifo/.u_wdf)                                                                                                                                                              | 8     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/dbiterr(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/XST_GND:G)                                                                                                           | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN/BU3/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP)                                                               | 8     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r<2>(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2:Q)                                                                                                                                                                                                                                | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                                                                                                         | 7     |
SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                           | NONE(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG1)                                                                                                                                                                            | 6     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/underflow(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/XST_GND:G)                                           | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP)| 4     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                                         | 3     |
proc_sys_reset_0/Bus_Struct_Reset<0>(proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0:Q)                                                                                                                                                                                                                                                         | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_0)                                                                                                                                                                                                       | 3     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                         | 2     |
Hard_Ethernet_MAC/Hard_Ethernet_MAC/lLinkClkTemac0LlPlb_RST_i(Hard_Ethernet_MAC/Hard_Ethernet_MAC/lLinkClkTemac0LlPlb_RST_i1:O)                                                                                                                                                                                                                      | NONE(Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg)                                                                                         | 2     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                     | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                               | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                     | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                               | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                     | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                               | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                     | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                               | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                     | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                               | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                     | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                               | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                     | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                               | 1     |
DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                     | NONE(DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                               | 1     |
xps_intc_0/xps_intc_0/INTC_CORE_I/iar_3_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/iar_3_or00001:O)                                                                                                                                                                                                                                                    | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_3)                                                                                                                                                                                                                    | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.116ns (Maximum Frequency: 140.528MHz)
   Minimum input arrival time before clock: 3.401ns
   Maximum output required time after clock: 4.381ns
   Maximum combinational path delay: 2.788ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>'
  Clock period: 7.116ns (frequency: 140.528MHz)
  Total number of paths / destination ports: 98532 / 13549
-------------------------------------------------------------------------
Delay:               7.116ns (Levels of Logic = 6)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB3     2   2.180   0.794  U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (dout(3))
     end scope: 'BU3'
     end scope: 'Hard_Ethernet_MAC/I_TX0/I_TX_FIFO/NOT_V6_OR_S6.I_SYNC_FIFO_BRAM'
     LUT5:I1->O            1   0.094   1.069  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/bytes_Valid<0>_SW0 (N62)
     LUT6:I0->O            2   0.094   1.074  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/bytes_Valid<0> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/bytes_Valid<0>)
     LUT6:I0->O            2   0.094   0.581  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/cl_Fifo_WrEn_i1 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/cl_Fifo_WrEn)
     begin scope: 'Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM'
     begin scope: 'BU3'
     LUT2:I0->O           16   0.094   0.418  U0/grf.rf/gl0.wr/ram_wr_en_i1 (U0/grf.rf/gl0.wr/wpntr/count_not0001)
     RAMB16:WEA3               0.624          U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    ----------------------------------------
    Total                      7.116ns (3.180ns logic, 3.936ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<3>'
  Clock period: 3.758ns (frequency: 266.099MHz)
  Total number of paths / destination ports: 4164 / 1318
-------------------------------------------------------------------------
Delay:               3.758ns (Levels of Logic = 4)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/row_miss_r_0 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mc_mi_addr_rdy_accpt_r (FF)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<3> rising
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<3> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/row_miss_r_0 to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mc_mi_addr_rdy_accpt_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.471   1.069  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/row_miss_r_0 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/row_miss_r<0>)
     LUT6:I0->O            1   0.094   0.480  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_conf_SW3 (N295)
     LUT6:I5->O           13   0.094   0.546  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_conf (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_conf)
     LUT4:I3->O            1   0.094   0.336  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/next_state<12>140 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/next_state<12>140)
     FDRS:S                    0.573          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/state_r_12
    ----------------------------------------
    Total                      3.757ns (1.326ns logic, 2.431ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 536 / 518
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> falling
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270)
     FDR:R                     0.573          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2>'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_2 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2> rising
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_1 to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_1 (DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r<1>)
     FDP:D                    -0.018          DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_2
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.224ns (frequency: 449.640MHz)
  Total number of paths / destination ports: 227 / 70
-------------------------------------------------------------------------
Delay:               2.224ns (Levels of Logic = 2)
  Source:            SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   1.080  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4)
     LUT6:I0->O            2   0.094   0.485  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3)
     LUT3:I2->O            1   0.094   0.000  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb1 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb)
     FDP:D                    -0.018          SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG
    ----------------------------------------
    Total                      2.224ns (0.659ns logic, 1.565ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin'
  Clock period: 5.243ns (frequency: 190.730MHz)
  Total number of paths / destination ports: 198 / 63
-------------------------------------------------------------------------
Delay:               5.243ns (Levels of Logic = 4)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel (FF)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising
  Destination Clock: fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB27    5   2.180   0.811  U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (dout(17))
     end scope: 'BU3'
     end scope: 'Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM'
     LUT4:I0->O            1   0.094   0.576  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000_SW1 (N139)
     LUT6:I4->O            2   0.094   0.485  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000)
     LUT5:I4->O            1   0.094   0.336  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or00002 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or0000)
     FDRE:R                    0.573          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    ----------------------------------------
    Total                      5.243ns (3.035ns logic, 2.208ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin'
  Clock period: 3.645ns (frequency: 274.348MHz)
  Total number of paths / destination ports: 2461 / 556
-------------------------------------------------------------------------
Delay:               3.645ns (Levels of Logic = 3)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0 (FF)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast (FF)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin rising
  Destination Clock: fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0 to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   1.069  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2<0>)
     LUT6:I0->O            1   0.094   0.789  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not00011143 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not00011143)
     LUT6:I2->O            2   0.094   0.485  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not000111171 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_and0001)
     LUT3:I2->O            1   0.094   0.336  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not00011 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not0001)
     FDRE:CE                   0.213          Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast
    ----------------------------------------
    Total                      3.645ns (0.966ns logic, 2.679ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'N1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            ppc440_0/ppc440_0/PPC440_i:PPCS0PLBMBUSY0 (PAD)
  Destination:       ppc440_0/ppc440_0/PPCS0PLBMBUSY_reg_0 (FF)
  Destination Clock: N1 rising

  Data Path: ppc440_0/ppc440_0/PPC440_i:PPCS0PLBMBUSY0 to ppc440_0/ppc440_0/PPCS0PLBMBUSY_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PPC440:PPCS0PLBMBUSY0    2   0.000   0.341  ppc440_0/PPC440_i (ppc440_0/PPCS0PLBMBUSY_i<0>)
     FD:D                     -0.018          ppc440_0/PPCS0PLBMBUSY_reg_0
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>'
  Total number of paths / destination ports: 639 / 612
-------------------------------------------------------------------------
Offset:              3.401ns (Levels of Logic = 6)
  Source:            ppc440_0/ppc440_0/PPC440_i:DMA0LLRXDSTRDYN (PAD)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising

  Data Path: ppc440_0/ppc440_0/PPC440_i:DMA0LLRXDSTRDYN to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PPC440:DMA0LLRXDSTRDYN    1   0.000   0.000  ppc440_0/PPC440_i (DMA0LLRXDSTRDYN)
     end scope: 'ppc440_0'
     begin scope: 'Hard_Ethernet_MAC'
     LUT3:I1->O           11   0.094   0.844  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoRdEnMod1 (Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoRdEnMod)
     begin scope: 'Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO'
     begin scope: 'BU3'
     LUT4_D:I0->O          6   0.094   0.816  U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1 (U0/grf.rf/ram_rd_en)
     LUT4:I0->O            1   0.094   0.789  U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux0000112 (U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux0000112)
     LUT4:I0->O            2   0.094   0.000  U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux0000131 (U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i_mux0000)
     FDP:D                    -0.018          U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      3.401ns (0.952ns logic, 2.449ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<3>'
  Total number of paths / destination ports: 437 / 435
-------------------------------------------------------------------------
Offset:              0.820ns (Levels of Logic = 2)
  Source:            ppc440_0/ppc440_0/PPC440_i:MIMCADDRESSVALID (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mi_mc_conflict_r (FF)
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<3> rising

  Data Path: ppc440_0/ppc440_0/PPC440_i:MIMCADDRESSVALID to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mi_mc_conflict_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PPC440:MIMCADDRESSVALID    4   0.000   0.000  ppc440_0/PPC440_i (MIMCADDRESSVALID)
     end scope: 'ppc440_0'
     begin scope: 'DDR2_SDRAM'
     LUT3:I0->O            1   0.094   0.000  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mi_mc_conflict_r_and00001 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mi_mc_conflict_r_and0000)
     FDR:D                    -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mi_mc_conflict_r
    ----------------------------------------
    Total                      0.820ns (0.820ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> (PAD)
  Destination:       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.818   0.336  iobuf_43 (fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_I<0>)
     begin scope: 'SysACE_CompactFlash'
     FDCE:D                   -0.018          SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin'
  Total number of paths / destination ports: 30 / 21
-------------------------------------------------------------------------
Offset:              2.977ns (Levels of Logic = 3)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK (PAD)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel (FF)
  Destination Clock: fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTTXACK    2   0.000   0.794  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/tx_client_ack_0_i)
     LUT4:I0->O            6   0.094   0.507  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or000011 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/N0)
     LUT6:I5->O            2   0.094   0.485  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000)
     LUT5:I4->O            1   0.094   0.336  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or00002 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or0000)
     FDRE:R                    0.573          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    ----------------------------------------
    Total                      2.977ns (0.855ns logic, 2.122ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              1.364ns (Levels of Logic = 1)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXFRAMEDROP (PAD)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i (FF)
  Destination Clock: fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXFRAMEDROP to Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTRXFRAMEDROP    3   0.000   0.721  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (Hard_Ethernet_MAC/eMAC0CLIENTRXFRAMEDROP)
     LUT5:I2->O            1   0.094   0.336  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i_not00011 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i_not0001)
     FDRE:CE                   0.213          Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i
    ----------------------------------------
    Total                      1.364ns (0.307ns logic, 1.057ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>'
  Total number of paths / destination ports: 1697 / 568
-------------------------------------------------------------------------
Offset:              4.381ns (Levels of Logic = 3)
  Source:            IIC_EEPROM/IIC_EEPROM/X_IIC/IIC_CONTROL_I/stop_scl_reg (FF)
  Destination:       fpga_0_IIC_EEPROM_Sda_pin (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising

  Data Path: IIC_EEPROM/IIC_EEPROM/X_IIC/IIC_CONTROL_I/stop_scl_reg to fpga_0_IIC_EEPROM_Sda_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.471   1.028  IIC_EEPROM/X_IIC/IIC_CONTROL_I/stop_scl_reg (IIC_EEPROM/X_IIC/IIC_CONTROL_I/stop_scl_reg)
     LUT5:I0->O            1   0.094   0.336  IIC_EEPROM/X_IIC/IIC_CONTROL_I/Sda_T1 (Sda_T)
     end scope: 'IIC_EEPROM'
     IOBUF:T->IO               2.452          iobuf_26 (fpga_0_IIC_EEPROM_Sda_pin)
    ----------------------------------------
    Total                      4.381ns (3.017ns logic, 1.364ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<3>'
  Total number of paths / destination ports: 212 / 188
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQS_N_pin<7> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<3> falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs to fpga_0_DDR2_SDRAM_DDR2_DQS_N_pin<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_out)
     IOBUFDS:I->IOB        0   2.452   0.000  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs (DDR2_DQS_N<7>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 42 / 26
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 2)
  Source:            SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'SysACE_CompactFlash'
     OBUF:I->O                 2.452          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin'
  Total number of paths / destination ports: 40 / 21
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr (FF)
  Destination:       fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin (PAD)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr to fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO.gmii_tx_clk_oddr (GMII_TX_CLK_0)
     end scope: 'Hard_Ethernet_MAC'
     OBUF:I->O                 2.452          fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin_OBUF (fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.807ns (Levels of Logic = 0)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC (FF)
  Destination:       Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV (PAD)
  Source Clock:      fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin rising

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC to Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC (Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/RX_DV_TO_MAC)
    TEMAC:PHYEMAC0RXDV         0.000          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 270 / 231
-------------------------------------------------------------------------
Delay:               2.788ns (Levels of Logic = 2)
  Source:            Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0PHYMDOUT (PAD)
  Destination:       fpga_0_Hard_Ethernet_MAC_MDIO_0_pin (PAD)

  Data Path: Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0PHYMDOUT to fpga_0_Hard_Ethernet_MAC_MDIO_0_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0PHYMDOUT    1   0.000   0.000  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (MDIO_0_O)
     end scope: 'Hard_Ethernet_MAC'
     IOBUF:I->IO               2.452          iobuf_60 (fpga_0_Hard_Ethernet_MAC_MDIO_0_pin)
    ----------------------------------------
    Total                      2.788ns (2.788ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 40.95 secs
 
--> 


Total memory usage is 578668 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  345 (   0 filtered)
Number of infos    :  159 (   0 filtered)

