void F_1 ( struct V_1 * V_2 , struct V_3 * V_4 )
{
volatile T_1 * V_5 ;
V_5 = ( T_1 * ) V_4 -> V_6 ;
V_5 [ 0 ] = 0 ;
asm volatile ("sync");
asm volatile ("tlbie %0" : : "r" (pte->pte.eaddr) : "memory");
asm volatile ("sync");
asm volatile ("tlbsync");
}
static T_2 F_2 ( struct V_1 * V_2 , T_3 V_7 )
{
return ( T_2 ) ( ( ( V_7 >> ( V_8 * 7 ) ) & V_9 ) ^
( ( V_7 >> ( V_8 * 6 ) ) & V_9 ) ^
( ( V_7 >> ( V_8 * 5 ) ) & V_9 ) ^
( ( V_7 >> ( V_8 * 4 ) ) & V_9 ) ^
( ( V_7 >> ( V_8 * 3 ) ) & V_9 ) ^
( ( V_7 >> ( V_8 * 2 ) ) & V_9 ) ^
( ( V_7 >> ( V_8 * 1 ) ) & V_9 ) ^
( ( V_7 >> ( V_8 * 0 ) ) & V_9 ) ) ;
}
static struct V_10 * F_3 ( struct V_1 * V_2 , T_3 V_7 )
{
struct V_10 * V_11 ;
T_2 V_12 ;
if ( V_2 -> V_13 . V_14 -> V_15 & V_16 )
V_7 |= V_17 ;
V_12 = F_2 ( V_2 , V_7 ) ;
V_11 = & F_4 ( V_2 ) -> V_18 [ V_12 ] ;
if ( V_11 -> V_19 == V_7 ) {
F_5 ( L_1 ,
V_7 , V_11 -> V_20 ) ;
return V_11 ;
}
V_11 = & F_4 ( V_2 ) -> V_18 [ V_9 - V_12 ] ;
if ( V_11 -> V_19 == V_7 ) {
F_5 ( L_1 ,
V_7 , V_11 -> V_20 ) ;
return V_11 ;
}
F_5 ( L_2 , V_7 ) ;
return NULL ;
}
static T_1 * F_6 ( struct V_1 * V_2 , T_1 V_21 , T_1 V_22 ,
bool V_23 )
{
T_1 V_24 , V_25 ;
T_4 V_5 = V_26 ;
V_24 = ( V_22 & ~ V_27 ) >> 12 ;
V_25 = ( ( V_21 ^ V_24 ) << 6 ) ;
if ( ! V_23 )
V_25 = ~ V_25 ;
V_25 &= V_28 ;
V_5 |= V_25 ;
F_7 ( L_3 ,
V_26 , V_25 , V_28 , V_5 ) ;
return ( T_1 * ) V_5 ;
}
int F_8 ( struct V_1 * V_2 , struct V_29 * V_30 )
{
T_5 V_31 ;
T_3 V_32 ;
T_3 V_21 ;
struct V_10 * V_11 ;
volatile T_1 * V_5 ;
T_1 V_22 = V_30 -> V_22 ;
T_1 V_33 , V_34 ;
register int V_35 = 0 ;
bool V_23 = false ;
bool V_36 = false ;
struct V_3 * V_4 ;
V_31 = F_9 ( V_2 , V_30 -> V_37 >> V_38 ) ;
if ( F_10 ( V_31 ) ) {
F_11 ( V_39 L_4 ,
V_30 -> V_22 ) ;
return - V_40 ;
}
V_31 <<= V_38 ;
V_2 -> V_13 . V_41 . V_42 ( V_2 , V_30 -> V_22 >> V_43 , & V_21 ) ;
V_11 = F_3 ( V_2 , V_21 ) ;
if ( ! V_11 ) {
F_12 ( V_2 , V_22 ) ;
V_11 = F_3 ( V_2 , V_21 ) ;
}
F_13 ( ! V_11 ) ;
V_21 = V_11 -> V_20 ;
V_32 = ( V_21 << V_43 ) | ( V_22 & ~ V_27 ) ;
V_44:
if ( V_35 == 16 ) {
V_23 = ! V_23 ;
V_36 = true ;
V_35 = 0 ;
}
V_5 = F_6 ( V_2 , V_21 , V_22 , V_23 ) ;
if ( ! V_36 && ( V_5 [ V_35 ] & V_45 ) ) {
V_35 += 2 ;
goto V_44;
}
F_7 ( L_5 , V_5 , V_35 ) ;
F_7 ( L_6 , V_5 [ 0 ] , V_5 [ 1 ] ) ;
F_7 ( L_6 , V_5 [ 2 ] , V_5 [ 3 ] ) ;
F_7 ( L_6 , V_5 [ 4 ] , V_5 [ 5 ] ) ;
F_7 ( L_6 , V_5 [ 6 ] , V_5 [ 7 ] ) ;
F_7 ( L_6 , V_5 [ 8 ] , V_5 [ 9 ] ) ;
F_7 ( L_6 , V_5 [ 10 ] , V_5 [ 11 ] ) ;
F_7 ( L_6 , V_5 [ 12 ] , V_5 [ 13 ] ) ;
F_7 ( L_6 , V_5 [ 14 ] , V_5 [ 15 ] ) ;
V_33 = ( ( V_22 & 0x0fffffff ) >> 22 ) | ( V_21 << 7 ) | V_45 |
( V_23 ? 0 : V_46 ) ;
V_34 = V_31 | V_47 | V_48 | V_49 ;
if ( V_30 -> V_50 ) {
V_34 |= V_51 ;
F_14 ( V_2 -> V_52 , V_30 -> V_37 >> V_38 ) ;
} else {
V_34 |= V_53 ;
}
F_15 () ;
if ( V_5 [ V_35 ] ) {
V_5 [ V_35 ] = 0 ;
asm volatile ("sync");
}
V_5 [ V_35 + 1 ] = V_34 ;
V_5 [ V_35 ] = V_33 ;
asm volatile ("sync");
F_16 () ;
F_7 ( L_7 , V_5 ) ;
F_7 ( L_6 , V_5 [ 0 ] , V_5 [ 1 ] ) ;
F_7 ( L_6 , V_5 [ 2 ] , V_5 [ 3 ] ) ;
F_7 ( L_6 , V_5 [ 4 ] , V_5 [ 5 ] ) ;
F_7 ( L_6 , V_5 [ 6 ] , V_5 [ 7 ] ) ;
F_7 ( L_6 , V_5 [ 8 ] , V_5 [ 9 ] ) ;
F_7 ( L_6 , V_5 [ 10 ] , V_5 [ 11 ] ) ;
F_7 ( L_6 , V_5 [ 12 ] , V_5 [ 13 ] ) ;
F_7 ( L_6 , V_5 [ 14 ] , V_5 [ 15 ] ) ;
V_4 = F_17 ( V_2 ) ;
F_7 ( L_8 ,
V_30 -> V_50 ? 'w' : '-' ,
V_30 -> V_54 ? 'x' : '-' ,
V_30 -> V_22 , ( T_4 ) V_5 , V_32 ,
V_30 -> V_55 , V_31 ) ;
V_4 -> V_6 = ( T_4 ) & V_5 [ V_35 ] ;
V_4 -> V_56 = V_32 ;
V_4 -> V_4 = * V_30 ;
V_4 -> V_57 = V_31 >> V_38 ;
F_18 ( V_2 , V_4 ) ;
return 0 ;
}
static struct V_10 * F_19 ( struct V_1 * V_2 , T_3 V_7 )
{
struct V_10 * V_11 ;
struct V_58 * V_59 = F_4 ( V_2 ) ;
T_2 V_12 ;
static int V_60 = 0 ;
if ( V_2 -> V_13 . V_14 -> V_15 & V_16 )
V_7 |= V_17 ;
V_12 = F_2 ( V_2 , V_7 ) ;
if ( V_60 )
V_12 = V_9 - V_12 ;
V_11 = & F_4 ( V_2 ) -> V_18 [ V_12 ] ;
V_60 = ! V_60 ;
if ( V_59 -> V_61 >= V_62 ) {
V_59 -> V_61 = 0 ;
memset ( V_59 -> V_18 , 0 ,
sizeof( struct V_10 ) * V_63 ) ;
F_20 ( V_2 , 0 , 0 ) ;
F_21 ( V_2 ) ;
}
V_11 -> V_20 = V_59 -> V_64 [ V_59 -> V_61 ] ;
V_59 -> V_61 ++ ;
V_11 -> V_19 = V_7 ;
V_11 -> V_65 = true ;
return V_11 ;
}
int F_12 ( struct V_1 * V_2 , T_4 V_22 )
{
T_1 V_66 = V_22 >> V_43 ;
T_3 V_7 ;
T_1 V_67 ;
struct V_10 * V_11 ;
struct V_68 * V_69 = F_22 ( V_2 ) ;
if ( V_2 -> V_13 . V_41 . V_42 ( V_2 , V_66 , & V_7 ) ) {
V_69 -> V_67 [ V_66 ] = V_70 ;
return - V_71 ;
}
V_11 = F_3 ( V_2 , V_7 ) ;
if ( ! V_11 )
V_11 = F_19 ( V_2 , V_7 ) ;
V_11 -> V_72 = V_66 ;
V_67 = V_11 -> V_20 | V_73 ;
V_69 -> V_67 [ V_66 ] = V_67 ;
F_5 ( L_9 , V_66 , V_67 ) ;
return 0 ;
}
void F_21 ( struct V_1 * V_2 )
{
int V_74 ;
struct V_68 * V_69 = F_22 ( V_2 ) ;
F_5 ( L_10 , F_23 ( V_69 -> V_67 ) ) ;
for ( V_74 = 0 ; V_74 < F_23 ( V_69 -> V_67 ) ; V_74 ++ )
V_69 -> V_67 [ V_74 ] = V_70 ;
}
void F_24 ( struct V_1 * V_2 )
{
int V_74 ;
F_25 ( V_2 ) ;
F_26 () ;
for ( V_74 = 0 ; V_74 < V_75 ; V_74 ++ )
F_27 ( F_4 ( V_2 ) -> V_76 [ V_74 ] ) ;
F_28 () ;
}
int F_29 ( struct V_1 * V_2 )
{
struct V_58 * V_77 = F_4 ( V_2 ) ;
int V_78 ;
T_4 V_79 ;
int V_74 ;
int V_80 ;
for ( V_74 = 0 ; V_74 < V_75 ; V_74 ++ ) {
V_78 = F_30 () ;
if ( V_78 < 0 )
goto V_81;
V_77 -> V_76 [ V_74 ] = V_78 ;
for ( V_80 = 0 ; V_80 < 16 ; V_80 ++ )
V_77 -> V_64 [ ( V_74 * 16 ) + V_80 ] = F_31 ( V_78 , V_80 ) ;
}
V_77 -> V_61 = 0 ;
asm ( "mfsdr1 %0" : "=r"(sdr1) );
V_28 = ( ( V_79 & 0x1FF ) << 16 ) | 0xFFC0 ;
V_26 = ( T_4 ) F_32 ( V_79 & 0xffff0000 ) ;
F_33 ( V_2 ) ;
return 0 ;
V_81:
for ( V_80 = 0 ; V_80 < V_74 ; V_80 ++ ) {
if ( ! V_77 -> V_76 [ V_80 ] )
continue;
F_27 ( F_4 ( V_2 ) -> V_76 [ V_80 ] ) ;
}
return - 1 ;
}
