



module PulseWidthValidator_us #(
    parameter CLK_FREQ = 40000000,
    parameter MIN_WIDTH = 100,
    parameter MAX_WIDTH = 1000
)(
    input  wire clk,
    input  wire rst_n,
    input  wire signal_in,
    output reg  valid_pulse
);

    localparam integer MIN_CYCLES = (CLK_FREQ / 1_000_000) * MIN_WIDTH;
    localparam integer MAX_CYCLES = (CLK_FREQ / 1_000_000) * MAX_WIDTH;

    reg signal_sync_0, signal_sync_1;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            signal_sync_0 <= 1'b1;
            signal_sync_1 <= 1'b1;
        end else begin
            signal_sync_0 <= signal_in;
            signal_sync_1 <= signal_sync_0;
        end
    end

    wire signal_falling = (signal_sync_1 == 1'b1) && (signal_sync_0 == 1'b0);
    wire signal_rising  = (signal_sync_1 == 1'b0) && (signal_sync_0 == 1'b1);

    reg [31:0] pulse_counter;
    reg        counting;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            pulse_counter <= 0;
            counting      <= 0;
            valid_pulse   <= 0;
        end else begin
            valid_pulse <= 0;

            if (signal_falling) begin
                counting <= 1;
                pulse_counter <= 0;
            end else if (counting) begin
                if (signal_sync_1 == 1'b0) begin
                    pulse_counter <= pulse_counter + 1;
                end else if (signal_rising) begin
                    counting <= 0;
                    if (pulse_counter >= MIN_CYCLES && pulse_counter <= MAX_CYCLES) begin
                        valid_pulse <= 1;
                    end
                end
            end
        end
    end
endmodule



module PulseWidthValidator_ms #(
    parameter CLK_FREQ = 40000000,
    parameter MIN_WIDTH = 1,
    parameter MAX_WIDTH = 10
)(
    input  wire clk,
    input  wire rst_n,
    input  wire signal_in,
    output reg  valid_pulse
);

    localparam integer MIN_CYCLES = (CLK_FREQ / 1_000) * MIN_WIDTH;
    localparam integer MAX_CYCLES = (CLK_FREQ / 1_000) * MAX_WIDTH;

    reg signal_sync_0, signal_sync_1;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            signal_sync_0 <= 1'b1;
            signal_sync_1 <= 1'b1;
        end else begin
            signal_sync_0 <= signal_in;
            signal_sync_1 <= signal_sync_0;
        end
    end

    wire signal_falling = (signal_sync_1 == 1'b1) && (signal_sync_0 == 1'b0);
    wire signal_rising  = (signal_sync_1 == 1'b0) && (signal_sync_0 == 1'b1);

    reg [31:0] pulse_counter;
    reg        counting;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            pulse_counter <= 0;
            counting      <= 0;
            valid_pulse   <= 0;
        end else begin
            valid_pulse <= 0;

            if (signal_falling) begin
                counting <= 1;
                pulse_counter <= 0;
            end else if (counting) begin
                if (signal_sync_1 == 1'b0) begin
                    pulse_counter <= pulse_counter + 1;
                end else if (signal_rising) begin
                    counting <= 0;
                    if (pulse_counter >= MIN_CYCLES && pulse_counter <= MAX_CYCLES) begin
                        valid_pulse <= 1;
                    end
                end
            end
        end
    end
endmodule



module PulseWidthValidator_s #(
    parameter CLK_FREQ = 40000000,
    parameter MIN_WIDTH = 1,
    parameter MAX_WIDTH = 5
)(
    input  wire clk,
    input  wire rst_n,
    input  wire signal_in,
    output reg  valid_pulse
);

    localparam integer MIN_CYCLES = (CLK_FREQ / 1) * MIN_WIDTH;
    localparam integer MAX_CYCLES = (CLK_FREQ / 1) * MAX_WIDTH;

    reg signal_sync_0, signal_sync_1;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            signal_sync_0 <= 1'b1;
            signal_sync_1 <= 1'b1;
        end else begin
            signal_sync_0 <= signal_in;
            signal_sync_1 <= signal_sync_0;
        end
    end

    wire signal_falling = (signal_sync_1 == 1'b1) && (signal_sync_0 == 1'b0);
    wire signal_rising  = (signal_sync_1 == 1'b0) && (signal_sync_0 == 1'b1);

    reg [31:0] pulse_counter;
    reg        counting;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            pulse_counter <= 0;
            counting      <= 0;
            valid_pulse   <= 0;
        end else begin
            valid_pulse <= 0;

            if (signal_falling) begin
                counting <= 1;
                pulse_counter <= 0;
            end else if (counting) begin
                if (signal_sync_1 == 1'b0) begin
                    pulse_counter <= pulse_counter + 1;
                end else if (signal_rising) begin
                    counting <= 0;
                    if (pulse_counter >= MIN_CYCLES && pulse_counter <= MAX_CYCLES) begin
                        valid_pulse <= 1;
                    end
                end
            end
        end
    end
endmodule



module PulseWidthValidator_Custom #(
    parameter CLK_FREQ = 40000000,
    parameter MIN_WIDTH = 88,
    parameter MAX_WIDTH = 500
)(
    input  wire clk,
    input  wire rst_n,
    input  wire signal_in,
    output reg  valid_pulse
);

    localparam integer MIN_CYCLES = (CLK_FREQ / 1_000_000) * MIN_WIDTH;
    localparam integer MAX_CYCLES = (CLK_FREQ / 1_000) * MAX_WIDTH;

    reg signal_sync_0, signal_sync_1;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            signal_sync_0 <= 1'b1;
            signal_sync_1 <= 1'b1;
        end else begin
            signal_sync_0 <= signal_in;
            signal_sync_1 <= signal_sync_0;
        end
    end

    wire signal_falling = (signal_sync_1 == 1'b1) && (signal_sync_0 == 1'b0);
    wire signal_rising  = (signal_sync_1 == 1'b0) && (signal_sync_0 == 1'b1);

    reg [31:0] pulse_counter;
    reg        counting;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            pulse_counter <= 0;
            counting      <= 0;
            valid_pulse   <= 0;
        end else begin
            valid_pulse <= 0;

            if (signal_falling) begin
                counting <= 1;
                pulse_counter <= 0;
            end else if (counting) begin
                if (signal_sync_1 == 1'b0) begin
                    pulse_counter <= pulse_counter + 1;
                end else if (signal_rising) begin
                    counting <= 0;
                    if (pulse_counter >= MIN_CYCLES && pulse_counter <= MAX_CYCLES) begin
                        valid_pulse <= 1;
                    end
                end
            end
        end
    end
endmodule

