{"vcs1":{"timestamp_begin":1678049566.719985511, "rt":0.35, "ut":0.14, "st":0.09}}
{"vcselab":{"timestamp_begin":1678049567.134742122, "rt":0.41, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1678049567.597131883, "rt":0.21, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678049566.419706019}
{"VCS_COMP_START_TIME": 1678049566.419706019}
{"VCS_COMP_END_TIME": 1678049567.875147044}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338168}}
{"stitch_vcselab": {"peak_mem": 238960}}
