
SAME70-LCD-EXT2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009408  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409408  00409408  00019408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008b4  20400000  00409410  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000614  204008b4  00409cc4  000208b4  2**2
                  ALLOC
  4 .stack        00002000  20400ec8  0040a2d8  000208b4  2**0
                  ALLOC
  5 .heap         00000200  20402ec8  0040c2d8  000208b4  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000208b4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208e2  2**0
                  CONTENTS, READONLY
  8 .debug_info   00012b08  00000000  00000000  0002093b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002dab  00000000  00000000  00033443  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00008388  00000000  00000000  000361ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d58  00000000  00000000  0003e576  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d20  00000000  00000000  0003f2ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000086bc  00000000  00000000  0003ffee  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000f876  00000000  00000000  000486aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008e1fe  00000000  00000000  00057f20  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002f48  00000000  00000000  000e6120  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402ec8 	.word	0x20402ec8
  400004:	0040199d 	.word	0x0040199d
  400008:	00401999 	.word	0x00401999
  40000c:	00401999 	.word	0x00401999
  400010:	00401999 	.word	0x00401999
  400014:	00401999 	.word	0x00401999
  400018:	00401999 	.word	0x00401999
	...
  40002c:	00401999 	.word	0x00401999
  400030:	00401999 	.word	0x00401999
  400034:	00000000 	.word	0x00000000
  400038:	00401999 	.word	0x00401999
  40003c:	00401999 	.word	0x00401999
  400040:	00401999 	.word	0x00401999
  400044:	00401999 	.word	0x00401999
  400048:	00401999 	.word	0x00401999
  40004c:	00401999 	.word	0x00401999
  400050:	00401999 	.word	0x00401999
  400054:	00401999 	.word	0x00401999
  400058:	00401999 	.word	0x00401999
  40005c:	00401999 	.word	0x00401999
  400060:	00401999 	.word	0x00401999
  400064:	00000000 	.word	0x00000000
  400068:	00401329 	.word	0x00401329
  40006c:	0040133d 	.word	0x0040133d
  400070:	00401351 	.word	0x00401351
  400074:	00401999 	.word	0x00401999
  400078:	00401999 	.word	0x00401999
  40007c:	00401999 	.word	0x00401999
  400080:	00401365 	.word	0x00401365
  400084:	00401379 	.word	0x00401379
  400088:	00401999 	.word	0x00401999
  40008c:	00401999 	.word	0x00401999
  400090:	00401999 	.word	0x00401999
  400094:	00401999 	.word	0x00401999
  400098:	00401999 	.word	0x00401999
  40009c:	00401999 	.word	0x00401999
  4000a0:	00401999 	.word	0x00401999
  4000a4:	00401999 	.word	0x00401999
  4000a8:	00401999 	.word	0x00401999
  4000ac:	00401999 	.word	0x00401999
  4000b0:	00401999 	.word	0x00401999
  4000b4:	00400f4d 	.word	0x00400f4d
  4000b8:	00401999 	.word	0x00401999
  4000bc:	00401999 	.word	0x00401999
  4000c0:	00401999 	.word	0x00401999
  4000c4:	00401999 	.word	0x00401999
  4000c8:	00401999 	.word	0x00401999
  4000cc:	00401999 	.word	0x00401999
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00401999 	.word	0x00401999
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00401999 	.word	0x00401999
  4000e0:	00400f61 	.word	0x00400f61
  4000e4:	00401999 	.word	0x00401999
  4000e8:	00401999 	.word	0x00401999
  4000ec:	00401999 	.word	0x00401999
  4000f0:	00401999 	.word	0x00401999
  4000f4:	00401999 	.word	0x00401999
  4000f8:	00401999 	.word	0x00401999
  4000fc:	00401999 	.word	0x00401999
  400100:	00401999 	.word	0x00401999
  400104:	00401999 	.word	0x00401999
  400108:	00401999 	.word	0x00401999
  40010c:	00401999 	.word	0x00401999
  400110:	00401999 	.word	0x00401999
	...
  400120:	00401999 	.word	0x00401999
  400124:	00401999 	.word	0x00401999
  400128:	00401999 	.word	0x00401999
  40012c:	00401999 	.word	0x00401999
  400130:	00401999 	.word	0x00401999
  400134:	00000000 	.word	0x00000000
  400138:	00401999 	.word	0x00401999
  40013c:	00401999 	.word	0x00401999

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204008b4 	.word	0x204008b4
  40015c:	00000000 	.word	0x00000000
  400160:	00409410 	.word	0x00409410

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	204008b8 	.word	0x204008b8
  400190:	00409410 	.word	0x00409410
  400194:	00409410 	.word	0x00409410
  400198:	00000000 	.word	0x00000000

0040019c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40019c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40019e:	4810      	ldr	r0, [pc, #64]	; (4001e0 <sysclk_init+0x44>)
  4001a0:	4b10      	ldr	r3, [pc, #64]	; (4001e4 <sysclk_init+0x48>)
  4001a2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001a4:	213e      	movs	r1, #62	; 0x3e
  4001a6:	2000      	movs	r0, #0
  4001a8:	4b0f      	ldr	r3, [pc, #60]	; (4001e8 <sysclk_init+0x4c>)
  4001aa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001ac:	4c0f      	ldr	r4, [pc, #60]	; (4001ec <sysclk_init+0x50>)
  4001ae:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001b0:	2800      	cmp	r0, #0
  4001b2:	d0fc      	beq.n	4001ae <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001b4:	4b0e      	ldr	r3, [pc, #56]	; (4001f0 <sysclk_init+0x54>)
  4001b6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001b8:	4a0e      	ldr	r2, [pc, #56]	; (4001f4 <sysclk_init+0x58>)
  4001ba:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x5c>)
  4001bc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001be:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x60>)
  4001c0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001c2:	2800      	cmp	r0, #0
  4001c4:	d0fc      	beq.n	4001c0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001c6:	2002      	movs	r0, #2
  4001c8:	4b0d      	ldr	r3, [pc, #52]	; (400200 <sysclk_init+0x64>)
  4001ca:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001cc:	2000      	movs	r0, #0
  4001ce:	4b0d      	ldr	r3, [pc, #52]	; (400204 <sysclk_init+0x68>)
  4001d0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001d2:	4b0d      	ldr	r3, [pc, #52]	; (400208 <sysclk_init+0x6c>)
  4001d4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001d6:	4802      	ldr	r0, [pc, #8]	; (4001e0 <sysclk_init+0x44>)
  4001d8:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
  4001dc:	bd10      	pop	{r4, pc}
  4001de:	bf00      	nop
  4001e0:	11e1a300 	.word	0x11e1a300
  4001e4:	00401b89 	.word	0x00401b89
  4001e8:	00401431 	.word	0x00401431
  4001ec:	00401485 	.word	0x00401485
  4001f0:	00401495 	.word	0x00401495
  4001f4:	20183f01 	.word	0x20183f01
  4001f8:	400e0600 	.word	0x400e0600
  4001fc:	004014a5 	.word	0x004014a5
  400200:	0040138d 	.word	0x0040138d
  400204:	004013c9 	.word	0x004013c9
  400208:	00401a79 	.word	0x00401a79

0040020c <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  40020c:	b510      	push	{r4, lr}
  40020e:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400210:	4b10      	ldr	r3, [pc, #64]	; (400254 <spi_master_init+0x48>)
  400212:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400214:	2380      	movs	r3, #128	; 0x80
  400216:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400218:	6863      	ldr	r3, [r4, #4]
  40021a:	f043 0301 	orr.w	r3, r3, #1
  40021e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400220:	6863      	ldr	r3, [r4, #4]
  400222:	f043 0310 	orr.w	r3, r3, #16
  400226:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400228:	6863      	ldr	r3, [r4, #4]
  40022a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40022e:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400230:	2100      	movs	r1, #0
  400232:	4620      	mov	r0, r4
  400234:	4b08      	ldr	r3, [pc, #32]	; (400258 <spi_master_init+0x4c>)
  400236:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400238:	6863      	ldr	r3, [r4, #4]
  40023a:	f023 0302 	bic.w	r3, r3, #2
  40023e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  400240:	6863      	ldr	r3, [r4, #4]
  400242:	f023 0304 	bic.w	r3, r3, #4
  400246:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400248:	2100      	movs	r1, #0
  40024a:	4620      	mov	r0, r4
  40024c:	4b03      	ldr	r3, [pc, #12]	; (40025c <spi_master_init+0x50>)
  40024e:	4798      	blx	r3
  400250:	bd10      	pop	{r4, pc}
  400252:	bf00      	nop
  400254:	004016c9 	.word	0x004016c9
  400258:	004016f5 	.word	0x004016f5
  40025c:	0040170d 	.word	0x0040170d

00400260 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  400260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400264:	4604      	mov	r4, r0
  400266:	460d      	mov	r5, r1
  400268:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  40026a:	4915      	ldr	r1, [pc, #84]	; (4002c0 <spi_master_setup_device+0x60>)
  40026c:	4618      	mov	r0, r3
  40026e:	4b15      	ldr	r3, [pc, #84]	; (4002c4 <spi_master_setup_device+0x64>)
  400270:	4798      	blx	r3
  400272:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400274:	2301      	movs	r3, #1
  400276:	461a      	mov	r2, r3
  400278:	6829      	ldr	r1, [r5, #0]
  40027a:	4620      	mov	r0, r4
  40027c:	f8df 805c 	ldr.w	r8, [pc, #92]	; 4002dc <spi_master_setup_device+0x7c>
  400280:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  400282:	2200      	movs	r2, #0
  400284:	6829      	ldr	r1, [r5, #0]
  400286:	4620      	mov	r0, r4
  400288:	4b0f      	ldr	r3, [pc, #60]	; (4002c8 <spi_master_setup_device+0x68>)
  40028a:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  40028c:	b2fa      	uxtb	r2, r7
  40028e:	6829      	ldr	r1, [r5, #0]
  400290:	4620      	mov	r0, r4
  400292:	4b0e      	ldr	r3, [pc, #56]	; (4002cc <spi_master_setup_device+0x6c>)
  400294:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400296:	2208      	movs	r2, #8
  400298:	6829      	ldr	r1, [r5, #0]
  40029a:	4620      	mov	r0, r4
  40029c:	4b0c      	ldr	r3, [pc, #48]	; (4002d0 <spi_master_setup_device+0x70>)
  40029e:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  4002a0:	0872      	lsrs	r2, r6, #1
  4002a2:	6829      	ldr	r1, [r5, #0]
  4002a4:	4620      	mov	r0, r4
  4002a6:	4b0b      	ldr	r3, [pc, #44]	; (4002d4 <spi_master_setup_device+0x74>)
  4002a8:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4002aa:	f086 0201 	eor.w	r2, r6, #1
  4002ae:	f002 0201 	and.w	r2, r2, #1
  4002b2:	6829      	ldr	r1, [r5, #0]
  4002b4:	4620      	mov	r0, r4
  4002b6:	4b08      	ldr	r3, [pc, #32]	; (4002d8 <spi_master_setup_device+0x78>)
  4002b8:	4798      	blx	r3
  4002ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002be:	bf00      	nop
  4002c0:	08f0d180 	.word	0x08f0d180
  4002c4:	004017f1 	.word	0x004017f1
  4002c8:	004017dd 	.word	0x004017dd
  4002cc:	00401809 	.word	0x00401809
  4002d0:	00401799 	.word	0x00401799
  4002d4:	00401759 	.word	0x00401759
  4002d8:	00401779 	.word	0x00401779
  4002dc:	00401835 	.word	0x00401835

004002e0 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4002e0:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  4002e2:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4002e4:	f013 0f04 	tst.w	r3, #4
  4002e8:	d005      	beq.n	4002f6 <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4002ea:	6809      	ldr	r1, [r1, #0]
  4002ec:	290f      	cmp	r1, #15
  4002ee:	d80a      	bhi.n	400306 <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4002f0:	4b05      	ldr	r3, [pc, #20]	; (400308 <spi_select_device+0x28>)
  4002f2:	4798      	blx	r3
  4002f4:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4002f6:	680b      	ldr	r3, [r1, #0]
  4002f8:	2b03      	cmp	r3, #3
  4002fa:	d804      	bhi.n	400306 <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  4002fc:	2101      	movs	r1, #1
  4002fe:	4099      	lsls	r1, r3
  400300:	43c9      	mvns	r1, r1
  400302:	4b01      	ldr	r3, [pc, #4]	; (400308 <spi_select_device+0x28>)
  400304:	4798      	blx	r3
  400306:	bd08      	pop	{r3, pc}
  400308:	004016f5 	.word	0x004016f5

0040030c <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  40030c:	b922      	cbnz	r2, 400318 <spi_write_packet+0xc>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  40030e:	2000      	movs	r0, #0
}
  400310:	4770      	bx	lr
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  400312:	3b01      	subs	r3, #1
  400314:	d105      	bne.n	400322 <spi_write_packet+0x16>
  400316:	e00f      	b.n	400338 <spi_write_packet+0x2c>
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_write_packet(Spi *p_spi, const uint8_t *data,
		size_t len)
{
  400318:	b410      	push	{r4}
  40031a:	4614      	mov	r4, r2
  40031c:	3901      	subs	r1, #1
  40031e:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400322:	6902      	ldr	r2, [r0, #16]
	uint32_t i = 0;
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  400324:	f012 0f02 	tst.w	r2, #2
  400328:	d0f3      	beq.n	400312 <spi_write_packet+0x6>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  40032a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40032e:	60c3      	str	r3, [r0, #12]
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400330:	3c01      	subs	r4, #1
  400332:	d1f4      	bne.n	40031e <spi_write_packet+0x12>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  400334:	2000      	movs	r0, #0
  400336:	e001      	b.n	40033c <spi_write_packet+0x30>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400338:	f06f 0002 	mvn.w	r0, #2
		i++;
		len--;
	}

	return STATUS_OK;
}
  40033c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400340:	4770      	bx	lr
  400342:	bf00      	nop

00400344 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400344:	b922      	cbnz	r2, 400350 <spi_read_packet+0xc>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  400346:	2000      	movs	r0, #0
}
  400348:	4770      	bx	lr
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  40034a:	3b01      	subs	r3, #1
  40034c:	d108      	bne.n	400360 <spi_read_packet+0x1c>
  40034e:	e01c      	b.n	40038a <spi_read_packet+0x46>
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  400350:	b470      	push	{r4, r5, r6}
  400352:	4615      	mov	r5, r2
  400354:	3901      	subs	r1, #1
  400356:	26ff      	movs	r6, #255	; 0xff
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  400358:	f240 2401 	movw	r4, #513	; 0x201
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  40035c:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400360:	6902      	ldr	r2, [r0, #16]
	uint8_t val;
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  400362:	f012 0f02 	tst.w	r2, #2
  400366:	d0f0      	beq.n	40034a <spi_read_packet+0x6>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400368:	60c6      	str	r6, [r0, #12]
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  40036a:	f643 2399 	movw	r3, #15001	; 0x3a99
  40036e:	e001      	b.n	400374 <spi_read_packet+0x30>
			if (!timeout--) {
  400370:	3b01      	subs	r3, #1
  400372:	d00d      	beq.n	400390 <spi_read_packet+0x4c>
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400374:	6902      	ldr	r2, [r0, #16]
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  400376:	ea34 0202 	bics.w	r2, r4, r2
  40037a:	d1f9      	bne.n	400370 <spi_read_packet+0x2c>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(Spi *p_spi)
{
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  40037c:	6883      	ldr	r3, [r0, #8]
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(p_spi, &val);

		data[i] = val;
  40037e:	f801 3f01 	strb.w	r3, [r1, #1]!
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400382:	3d01      	subs	r5, #1
  400384:	d1ea      	bne.n	40035c <spi_read_packet+0x18>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  400386:	2000      	movs	r0, #0
  400388:	e004      	b.n	400394 <spi_read_packet+0x50>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  40038a:	f06f 0002 	mvn.w	r0, #2
  40038e:	e001      	b.n	400394 <spi_read_packet+0x50>
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400390:	f06f 0002 	mvn.w	r0, #2
		i++;
		len--;
	}

	return STATUS_OK;
}
  400394:	bc70      	pop	{r4, r5, r6}
  400396:	4770      	bx	lr

00400398 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400398:	b990      	cbnz	r0, 4003c0 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40039a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40039e:	460c      	mov	r4, r1
  4003a0:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4003a2:	2a00      	cmp	r2, #0
  4003a4:	dd0f      	ble.n	4003c6 <_read+0x2e>
  4003a6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4003a8:	4e08      	ldr	r6, [pc, #32]	; (4003cc <_read+0x34>)
  4003aa:	4d09      	ldr	r5, [pc, #36]	; (4003d0 <_read+0x38>)
  4003ac:	6830      	ldr	r0, [r6, #0]
  4003ae:	4621      	mov	r1, r4
  4003b0:	682b      	ldr	r3, [r5, #0]
  4003b2:	4798      	blx	r3
		ptr++;
  4003b4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4003b6:	42a7      	cmp	r7, r4
  4003b8:	d1f8      	bne.n	4003ac <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  4003ba:	4640      	mov	r0, r8
  4003bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4003c0:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4003c4:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4003c6:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4003c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4003cc:	20400d54 	.word	0x20400d54
  4003d0:	20400d4c 	.word	0x20400d4c

004003d4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4003d4:	3801      	subs	r0, #1
  4003d6:	2802      	cmp	r0, #2
  4003d8:	d815      	bhi.n	400406 <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4003da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4003de:	460e      	mov	r6, r1
  4003e0:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4003e2:	b19a      	cbz	r2, 40040c <_write+0x38>
  4003e4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4003e6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400420 <_write+0x4c>
  4003ea:	4f0c      	ldr	r7, [pc, #48]	; (40041c <_write+0x48>)
  4003ec:	f8d8 0000 	ldr.w	r0, [r8]
  4003f0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4003f4:	683b      	ldr	r3, [r7, #0]
  4003f6:	4798      	blx	r3
  4003f8:	2800      	cmp	r0, #0
  4003fa:	db0a      	blt.n	400412 <_write+0x3e>
  4003fc:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4003fe:	3c01      	subs	r4, #1
  400400:	d1f4      	bne.n	4003ec <_write+0x18>
  400402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400406:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  40040a:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40040c:	2000      	movs	r0, #0
  40040e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400412:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40041a:	bf00      	nop
  40041c:	20400d50 	.word	0x20400d50
  400420:	20400d54 	.word	0x20400d54

00400424 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400428:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40042c:	4b99      	ldr	r3, [pc, #612]	; (400694 <board_init+0x270>)
  40042e:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400430:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400434:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400438:	4b97      	ldr	r3, [pc, #604]	; (400698 <board_init+0x274>)
  40043a:	2200      	movs	r2, #0
  40043c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400440:	695a      	ldr	r2, [r3, #20]
  400442:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400446:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400448:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40044c:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400450:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400454:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400458:	f006 0707 	and.w	r7, r6, #7
  40045c:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  40045e:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400462:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  400466:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40046a:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40046e:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400470:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  400472:	fa05 f107 	lsl.w	r1, r5, r7
  400476:	fa03 f200 	lsl.w	r2, r3, r0
  40047a:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  40047c:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  400480:	3b01      	subs	r3, #1
  400482:	f1b3 3fff 	cmp.w	r3, #4294967295
  400486:	d1f6      	bne.n	400476 <board_init+0x52>
        } while(sets--);
  400488:	3d01      	subs	r5, #1
  40048a:	f1b5 3fff 	cmp.w	r5, #4294967295
  40048e:	d1ef      	bne.n	400470 <board_init+0x4c>
  400490:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400494:	4b80      	ldr	r3, [pc, #512]	; (400698 <board_init+0x274>)
  400496:	695a      	ldr	r2, [r3, #20]
  400498:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40049c:	615a      	str	r2, [r3, #20]
  40049e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4004a2:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004a6:	4a7d      	ldr	r2, [pc, #500]	; (40069c <board_init+0x278>)
  4004a8:	497d      	ldr	r1, [pc, #500]	; (4006a0 <board_init+0x27c>)
  4004aa:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004ac:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4004b0:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4004b2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4004b6:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4004ba:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4004be:	f022 0201 	bic.w	r2, r2, #1
  4004c2:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4004c6:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4004ca:	f022 0201 	bic.w	r2, r2, #1
  4004ce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4004d2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4004d6:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004da:	200a      	movs	r0, #10
  4004dc:	4c71      	ldr	r4, [pc, #452]	; (4006a4 <board_init+0x280>)
  4004de:	47a0      	blx	r4
  4004e0:	200b      	movs	r0, #11
  4004e2:	47a0      	blx	r4
  4004e4:	200c      	movs	r0, #12
  4004e6:	47a0      	blx	r4
  4004e8:	2010      	movs	r0, #16
  4004ea:	47a0      	blx	r4
  4004ec:	2011      	movs	r0, #17
  4004ee:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4004f0:	4e6d      	ldr	r6, [pc, #436]	; (4006a8 <board_init+0x284>)
  4004f2:	f44f 7880 	mov.w	r8, #256	; 0x100
  4004f6:	f8c6 8010 	str.w	r8, [r6, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4004fa:	f8c6 80a0 	str.w	r8, [r6, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4004fe:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400502:	4c6a      	ldr	r4, [pc, #424]	; (4006ac <board_init+0x288>)
  400504:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400508:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40050a:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  40050e:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400510:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400514:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  400516:	6225      	str	r5, [r4, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400518:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40051c:	6f23      	ldr	r3, [r4, #112]	; 0x70
  40051e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400522:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400524:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400526:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40052a:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40052c:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400530:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400534:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400538:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  40053c:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40053e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400542:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400544:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400546:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40054a:	6f22      	ldr	r2, [r4, #112]	; 0x70
  40054c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400550:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400552:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400554:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400558:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40055a:	6063      	str	r3, [r4, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40055c:	4a54      	ldr	r2, [pc, #336]	; (4006b0 <board_init+0x28c>)
  40055e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400562:	f043 0310 	orr.w	r3, r3, #16
  400566:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40056a:	f502 22b2 	add.w	r2, r2, #364544	; 0x59000
  40056e:	2310      	movs	r3, #16
  400570:	6613      	str	r3, [r2, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400572:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400576:	6553      	str	r3, [r2, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400578:	6253      	str	r3, [r2, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40057a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  40057e:	6f11      	ldr	r1, [r2, #112]	; 0x70
  400580:	4319      	orrs	r1, r3
  400582:	6711      	str	r1, [r2, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  400584:	6f51      	ldr	r1, [r2, #116]	; 0x74
  400586:	4319      	orrs	r1, r3
  400588:	6751      	str	r1, [r2, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40058a:	6053      	str	r3, [r2, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40058c:	2208      	movs	r2, #8
  40058e:	6622      	str	r2, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400590:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400594:	6562      	str	r2, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400596:	6262      	str	r2, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400598:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40059c:	6f21      	ldr	r1, [r4, #112]	; 0x70
  40059e:	f021 0108 	bic.w	r1, r1, #8
  4005a2:	6721      	str	r1, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4005a4:	6f61      	ldr	r1, [r4, #116]	; 0x74
  4005a6:	f021 0108 	bic.w	r1, r1, #8
  4005aa:	6761      	str	r1, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005ac:	6062      	str	r2, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4005ae:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4005b0:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4005b4:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4005b6:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4005b8:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4005bc:	6f22      	ldr	r2, [r4, #112]	; 0x70
  4005be:	f022 0210 	bic.w	r2, r2, #16
  4005c2:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4005c4:	6f62      	ldr	r2, [r4, #116]	; 0x74
  4005c6:	f022 0210 	bic.w	r2, r2, #16
  4005ca:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005cc:	6063      	str	r3, [r4, #4]
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  4005ce:	2300      	movs	r3, #0
  4005d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4005d4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4005d8:	4630      	mov	r0, r6
  4005da:	4f36      	ldr	r7, [pc, #216]	; (4006b4 <board_init+0x290>)
  4005dc:	47b8      	blx	r7
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  4005de:	2300      	movs	r3, #0
  4005e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4005e4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4005e8:	4630      	mov	r0, r6
  4005ea:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  4005ec:	2301      	movs	r3, #1
  4005ee:	22ff      	movs	r2, #255	; 0xff
  4005f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005f4:	4630      	mov	r0, r6
  4005f6:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  4005f8:	2301      	movs	r3, #1
  4005fa:	223f      	movs	r2, #63	; 0x3f
  4005fc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400600:	482d      	ldr	r0, [pc, #180]	; (4006b8 <board_init+0x294>)
  400602:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  400604:	2301      	movs	r3, #1
  400606:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  40060a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40060e:	4620      	mov	r0, r4
  400610:	47b8      	blx	r7
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  400612:	2301      	movs	r3, #1
  400614:	4642      	mov	r2, r8
  400616:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40061a:	4630      	mov	r0, r6
  40061c:	47b8      	blx	r7
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  40061e:	2301      	movs	r3, #1
  400620:	462a      	mov	r2, r5
  400622:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400626:	4630      	mov	r0, r6
  400628:	47b8      	blx	r7
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  40062a:	2301      	movs	r3, #1
  40062c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400630:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400634:	4821      	ldr	r0, [pc, #132]	; (4006bc <board_init+0x298>)
  400636:	47b8      	blx	r7
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  400638:	2300      	movs	r3, #0
  40063a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40063e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400642:	4630      	mov	r0, r6
  400644:	47b8      	blx	r7
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  400646:	f44f 7100 	mov.w	r1, #512	; 0x200
  40064a:	4630      	mov	r0, r6
  40064c:	4b1c      	ldr	r3, [pc, #112]	; (4006c0 <board_init+0x29c>)
  40064e:	4798      	blx	r3
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on SPI*/
	pio_configure_pin(LCD_SPI_MISO_PIO, LCD_SPI_MISO_FLAGS);
  400650:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400654:	2074      	movs	r0, #116	; 0x74
  400656:	4c1b      	ldr	r4, [pc, #108]	; (4006c4 <board_init+0x2a0>)
  400658:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_MOSI_PIO, LCD_SPI_MOSI_FLAGS);
  40065a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40065e:	2075      	movs	r0, #117	; 0x75
  400660:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_SPCK_PIO, LCD_SPI_SPCK_FLAGS);
  400662:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400666:	2076      	movs	r0, #118	; 0x76
  400668:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_NPCS_PIO, LCD_SPI_NPCS_FLAGS);
  40066a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40066e:	207b      	movs	r0, #123	; 0x7b
  400670:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_RESET_PIO, LCD_SPI_RESET_FLAGS);
  400672:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400676:	2018      	movs	r0, #24
  400678:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
  40067a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40067e:	2006      	movs	r0, #6
  400680:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
  400682:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400686:	2053      	movs	r0, #83	; 0x53
  400688:	47a0      	blx	r4
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);
  40068a:	2053      	movs	r0, #83	; 0x53
  40068c:	4b0e      	ldr	r3, [pc, #56]	; (4006c8 <board_init+0x2a4>)
  40068e:	4798      	blx	r3
  400690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400694:	400e1850 	.word	0x400e1850
  400698:	e000ed00 	.word	0xe000ed00
  40069c:	400e0c00 	.word	0x400e0c00
  4006a0:	5a00080c 	.word	0x5a00080c
  4006a4:	004014b5 	.word	0x004014b5
  4006a8:	400e1200 	.word	0x400e1200
  4006ac:	400e0e00 	.word	0x400e0e00
  4006b0:	40088000 	.word	0x40088000
  4006b4:	004010d1 	.word	0x004010d1
  4006b8:	400e1600 	.word	0x400e1600
  4006bc:	400e1400 	.word	0x400e1400
  4006c0:	00400fd9 	.word	0x00400fd9
  4006c4:	004011a5 	.word	0x004011a5
  4006c8:	0040116d 	.word	0x0040116d

004006cc <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4006cc:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  4006ce:	6804      	ldr	r4, [r0, #0]
  4006d0:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  4006d4:	d302      	bcc.n	4006dc <ili9488_check_box_coordinates+0x10>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  4006d6:	f240 143f 	movw	r4, #319	; 0x13f
  4006da:	6004      	str	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  4006dc:	6814      	ldr	r4, [r2, #0]
  4006de:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  4006e2:	d302      	bcc.n	4006ea <ili9488_check_box_coordinates+0x1e>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  4006e4:	f240 143f 	movw	r4, #319	; 0x13f
  4006e8:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  4006ea:	680c      	ldr	r4, [r1, #0]
  4006ec:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  4006f0:	d302      	bcc.n	4006f8 <ili9488_check_box_coordinates+0x2c>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  4006f2:	f240 14df 	movw	r4, #479	; 0x1df
  4006f6:	600c      	str	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  4006f8:	681c      	ldr	r4, [r3, #0]
  4006fa:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  4006fe:	d302      	bcc.n	400706 <ili9488_check_box_coordinates+0x3a>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  400700:	f240 14df 	movw	r4, #479	; 0x1df
  400704:	601c      	str	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400706:	6804      	ldr	r4, [r0, #0]
  400708:	6815      	ldr	r5, [r2, #0]
  40070a:	42ac      	cmp	r4, r5
  40070c:	d901      	bls.n	400712 <ili9488_check_box_coordinates+0x46>
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  40070e:	6005      	str	r5, [r0, #0]
		*p_ul_x2 = dw;
  400710:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400712:	680a      	ldr	r2, [r1, #0]
  400714:	6818      	ldr	r0, [r3, #0]
  400716:	4282      	cmp	r2, r0
  400718:	d901      	bls.n	40071e <ili9488_check_box_coordinates+0x52>
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  40071a:	6008      	str	r0, [r1, #0]
		*p_ul_y2 = dw;
  40071c:	601a      	str	r2, [r3, #0]
	}
}
  40071e:	bc30      	pop	{r4, r5}
  400720:	4770      	bx	lr
  400722:	bf00      	nop

00400724 <ili9488_write_ram_prepare>:
#ifdef ILI9488_SPIMODE
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9488_write_ram_prepare(void)
{
  400724:	b510      	push	{r4, lr}
  400726:	b082      	sub	sp, #8
	volatile uint32_t i;
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400728:	2006      	movs	r0, #6
  40072a:	4b0a      	ldr	r3, [pc, #40]	; (400754 <ili9488_write_ram_prepare+0x30>)
  40072c:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  40072e:	2300      	movs	r3, #0
  400730:	2203      	movs	r2, #3
  400732:	212c      	movs	r1, #44	; 0x2c
  400734:	4808      	ldr	r0, [pc, #32]	; (400758 <ili9488_write_ram_prepare+0x34>)
  400736:	4c09      	ldr	r4, [pc, #36]	; (40075c <ili9488_write_ram_prepare+0x38>)
  400738:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  40073a:	2300      	movs	r3, #0
  40073c:	9301      	str	r3, [sp, #4]
  40073e:	9b01      	ldr	r3, [sp, #4]
  400740:	2bfe      	cmp	r3, #254	; 0xfe
  400742:	d805      	bhi.n	400750 <ili9488_write_ram_prepare+0x2c>
  400744:	9b01      	ldr	r3, [sp, #4]
  400746:	3301      	adds	r3, #1
  400748:	9301      	str	r3, [sp, #4]
  40074a:	9b01      	ldr	r3, [sp, #4]
  40074c:	2bfe      	cmp	r3, #254	; 0xfe
  40074e:	d9f9      	bls.n	400744 <ili9488_write_ram_prepare+0x20>
}
  400750:	b002      	add	sp, #8
  400752:	bd10      	pop	{r4, pc}
  400754:	00401189 	.word	0x00401189
  400758:	40008000 	.word	0x40008000
  40075c:	00401721 	.word	0x00401721

00400760 <ili9488_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 * \param size the number of parameters.
 */
static void ili9488_write_register(uint8_t uc_reg, const ili9488_color_t *us_data, uint32_t size)
{
  400760:	b570      	push	{r4, r5, r6, lr}
  400762:	b082      	sub	sp, #8
  400764:	4605      	mov	r5, r0
  400766:	460e      	mov	r6, r1
  400768:	4614      	mov	r4, r2
	volatile uint32_t i;

	/* Transfer cmd */
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  40076a:	2006      	movs	r0, #6
  40076c:	4b14      	ldr	r3, [pc, #80]	; (4007c0 <ili9488_write_register+0x60>)
  40076e:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  400770:	2300      	movs	r3, #0
  400772:	2203      	movs	r2, #3
  400774:	4629      	mov	r1, r5
  400776:	4813      	ldr	r0, [pc, #76]	; (4007c4 <ili9488_write_register+0x64>)
  400778:	4d13      	ldr	r5, [pc, #76]	; (4007c8 <ili9488_write_register+0x68>)
  40077a:	47a8      	blx	r5
	for(i = 0; i < 0xFF; i++);
  40077c:	2300      	movs	r3, #0
  40077e:	9301      	str	r3, [sp, #4]
  400780:	9b01      	ldr	r3, [sp, #4]
  400782:	2bfe      	cmp	r3, #254	; 0xfe
  400784:	d805      	bhi.n	400792 <ili9488_write_register+0x32>
  400786:	9b01      	ldr	r3, [sp, #4]
  400788:	3301      	adds	r3, #1
  40078a:	9301      	str	r3, [sp, #4]
  40078c:	9b01      	ldr	r3, [sp, #4]
  40078e:	2bfe      	cmp	r3, #254	; 0xfe
  400790:	d9f9      	bls.n	400786 <ili9488_write_register+0x26>

	if(size > 0) {
  400792:	b194      	cbz	r4, 4007ba <ili9488_write_register+0x5a>
		/* Transfer data */
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  400794:	2006      	movs	r0, #6
  400796:	4b0d      	ldr	r3, [pc, #52]	; (4007cc <ili9488_write_register+0x6c>)
  400798:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  40079a:	4622      	mov	r2, r4
  40079c:	4631      	mov	r1, r6
  40079e:	4809      	ldr	r0, [pc, #36]	; (4007c4 <ili9488_write_register+0x64>)
  4007a0:	4b0b      	ldr	r3, [pc, #44]	; (4007d0 <ili9488_write_register+0x70>)
  4007a2:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  4007a4:	2300      	movs	r3, #0
  4007a6:	9301      	str	r3, [sp, #4]
  4007a8:	9b01      	ldr	r3, [sp, #4]
  4007aa:	2b5e      	cmp	r3, #94	; 0x5e
  4007ac:	d805      	bhi.n	4007ba <ili9488_write_register+0x5a>
  4007ae:	9b01      	ldr	r3, [sp, #4]
  4007b0:	3301      	adds	r3, #1
  4007b2:	9301      	str	r3, [sp, #4]
  4007b4:	9b01      	ldr	r3, [sp, #4]
  4007b6:	2b5e      	cmp	r3, #94	; 0x5e
  4007b8:	d9f9      	bls.n	4007ae <ili9488_write_register+0x4e>
	}
}
  4007ba:	b002      	add	sp, #8
  4007bc:	bd70      	pop	{r4, r5, r6, pc}
  4007be:	bf00      	nop
  4007c0:	00401189 	.word	0x00401189
  4007c4:	40008000 	.word	0x40008000
  4007c8:	00401721 	.word	0x00401721
  4007cc:	0040116d 	.word	0x0040116d
  4007d0:	0040030d 	.word	0x0040030d

004007d4 <ili9488_write_ram_buffer>:
 *
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9488_write_ram_buffer(const ili9488_color_t *p_ul_buf, uint32_t ul_size)
{
  4007d4:	b530      	push	{r4, r5, lr}
  4007d6:	b083      	sub	sp, #12
  4007d8:	4604      	mov	r4, r0
  4007da:	460d      	mov	r5, r1
	volatile uint32_t i;
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  4007dc:	2006      	movs	r0, #6
  4007de:	4b0a      	ldr	r3, [pc, #40]	; (400808 <ili9488_write_ram_buffer+0x34>)
  4007e0:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  4007e2:	462a      	mov	r2, r5
  4007e4:	4621      	mov	r1, r4
  4007e6:	4809      	ldr	r0, [pc, #36]	; (40080c <ili9488_write_ram_buffer+0x38>)
  4007e8:	4b09      	ldr	r3, [pc, #36]	; (400810 <ili9488_write_ram_buffer+0x3c>)
  4007ea:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  4007ec:	2300      	movs	r3, #0
  4007ee:	9301      	str	r3, [sp, #4]
  4007f0:	9b01      	ldr	r3, [sp, #4]
  4007f2:	2bfe      	cmp	r3, #254	; 0xfe
  4007f4:	d805      	bhi.n	400802 <ili9488_write_ram_buffer+0x2e>
  4007f6:	9b01      	ldr	r3, [sp, #4]
  4007f8:	3301      	adds	r3, #1
  4007fa:	9301      	str	r3, [sp, #4]
  4007fc:	9b01      	ldr	r3, [sp, #4]
  4007fe:	2bfe      	cmp	r3, #254	; 0xfe
  400800:	d9f9      	bls.n	4007f6 <ili9488_write_ram_buffer+0x22>
}
  400802:	b003      	add	sp, #12
  400804:	bd30      	pop	{r4, r5, pc}
  400806:	bf00      	nop
  400808:	0040116d 	.word	0x0040116d
  40080c:	40008000 	.word	0x40008000
  400810:	0040030d 	.word	0x0040030d

00400814 <ili9488_delay>:
 */
void ili9488_delay(uint32_t ul_ms)
{
	uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400814:	4601      	mov	r1, r0
  400816:	b928      	cbnz	r0, 400824 <ili9488_delay+0x10>
  400818:	4770      	bx	lr
		for(i = 0; i < 100000; i++) {
  40081a:	3b01      	subs	r3, #1
  40081c:	d1fd      	bne.n	40081a <ili9488_delay+0x6>
 */
void ili9488_delay(uint32_t ul_ms)
{
	uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  40081e:	4291      	cmp	r1, r2
  400820:	d801      	bhi.n	400826 <ili9488_delay+0x12>
  400822:	4770      	bx	lr
  400824:	4a01      	ldr	r2, [pc, #4]	; (40082c <ili9488_delay+0x18>)

/**
 * \brief Delay function.
 */
void ili9488_delay(uint32_t ul_ms)
{
  400826:	4b02      	ldr	r3, [pc, #8]	; (400830 <ili9488_delay+0x1c>)
  400828:	e7f7      	b.n	40081a <ili9488_delay+0x6>
  40082a:	bf00      	nop
  40082c:	000186a1 	.word	0x000186a1
  400830:	000186a0 	.word	0x000186a0

00400834 <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  400834:	b500      	push	{lr}
  400836:	b083      	sub	sp, #12
	ili9488_color_t value;
	if(direction) {
  400838:	b118      	cbz	r0, 400842 <ili9488_set_display_direction+0xe>
		value = 0xE8;
  40083a:	23e8      	movs	r3, #232	; 0xe8
  40083c:	f88d 3007 	strb.w	r3, [sp, #7]
  400840:	e002      	b.n	400848 <ili9488_set_display_direction+0x14>
	} else {
		value = 0x48;
  400842:	2348      	movs	r3, #72	; 0x48
  400844:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  400848:	2201      	movs	r2, #1
  40084a:	f10d 0107 	add.w	r1, sp, #7
  40084e:	2036      	movs	r0, #54	; 0x36
  400850:	4b02      	ldr	r3, [pc, #8]	; (40085c <ili9488_set_display_direction+0x28>)
  400852:	4798      	blx	r3
}
  400854:	b003      	add	sp, #12
  400856:	f85d fb04 	ldr.w	pc, [sp], #4
  40085a:	bf00      	nop
  40085c:	00400761 	.word	0x00400761

00400860 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  400860:	b510      	push	{r4, lr}
  400862:	b084      	sub	sp, #16
	uint32_t cnt = 0;
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	col_start  =  x ;
  400864:	f8ad 000e 	strh.w	r0, [sp, #14]
	col_end    =  width + x - 1;
  400868:	3a01      	subs	r2, #1
  40086a:	4402      	add	r2, r0
  40086c:	f8ad 200c 	strh.w	r2, [sp, #12]

	row_start = y ;
  400870:	f8ad 100a 	strh.w	r1, [sp, #10]
	row_end   = height + y - 1;
  400874:	3b01      	subs	r3, #1
  400876:	4419      	add	r1, r3
  400878:	f8ad 1008 	strh.w	r1, [sp, #8]

	buf[0] = get_8b_to_16b(col_start);
  40087c:	0a03      	lsrs	r3, r0, #8
  40087e:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(col_start);
  400882:	f88d 0005 	strb.w	r0, [sp, #5]
	buf[2] = get_8b_to_16b(col_end);
  400886:	f3c2 2307 	ubfx	r3, r2, #8, #8
  40088a:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(col_end);
  40088e:	f88d 2007 	strb.w	r2, [sp, #7]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400892:	2204      	movs	r2, #4
  400894:	eb0d 0102 	add.w	r1, sp, r2
  400898:	202a      	movs	r0, #42	; 0x2a
  40089a:	4c10      	ldr	r4, [pc, #64]	; (4008dc <ili9488_set_window+0x7c>)
  40089c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  40089e:	2200      	movs	r2, #0
  4008a0:	4611      	mov	r1, r2
  4008a2:	4610      	mov	r0, r2
  4008a4:	47a0      	blx	r4

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  4008a6:	f89d 300b 	ldrb.w	r3, [sp, #11]
  4008aa:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(row_start);
  4008ae:	f89d 300a 	ldrb.w	r3, [sp, #10]
  4008b2:	f88d 3005 	strb.w	r3, [sp, #5]
	buf[2] = get_8b_to_16b(row_end);
  4008b6:	f89d 3009 	ldrb.w	r3, [sp, #9]
  4008ba:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(row_end);
  4008be:	f89d 3008 	ldrb.w	r3, [sp, #8]
  4008c2:	f88d 3007 	strb.w	r3, [sp, #7]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  4008c6:	2204      	movs	r2, #4
  4008c8:	eb0d 0102 	add.w	r1, sp, r2
  4008cc:	202b      	movs	r0, #43	; 0x2b
  4008ce:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  4008d0:	2200      	movs	r2, #0
  4008d2:	4611      	mov	r1, r2
  4008d4:	4610      	mov	r0, r2
  4008d6:	47a0      	blx	r4
}
  4008d8:	b004      	add	sp, #16
  4008da:	bd10      	pop	{r4, pc}
  4008dc:	00400761 	.word	0x00400761

004008e0 <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  4008e0:	b508      	push	{r3, lr}
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  4008e2:	2200      	movs	r2, #0
  4008e4:	4611      	mov	r1, r2
  4008e6:	2029      	movs	r0, #41	; 0x29
  4008e8:	4b01      	ldr	r3, [pc, #4]	; (4008f0 <ili9488_display_on+0x10>)
  4008ea:	4798      	blx	r3
  4008ec:	bd08      	pop	{r3, pc}
  4008ee:	bf00      	nop
  4008f0:	00400761 	.word	0x00400761

004008f4 <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  4008f4:	b410      	push	{r4}
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  4008f6:	f3c0 4407 	ubfx	r4, r0, #16, #8
		g_ul_pixel_cache[i++] = ul_color>>8;
  4008fa:	f3c0 2107 	ubfx	r1, r0, #8, #8
  4008fe:	4b06      	ldr	r3, [pc, #24]	; (400918 <ili9488_set_foreground_color+0x24>)
  400900:	f503 7270 	add.w	r2, r3, #960	; 0x3c0
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  400904:	701c      	strb	r4, [r3, #0]
		g_ul_pixel_cache[i++] = ul_color>>8;
  400906:	7059      	strb	r1, [r3, #1]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  400908:	7098      	strb	r0, [r3, #2]
  40090a:	3303      	adds	r3, #3
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  40090c:	4293      	cmp	r3, r2
  40090e:	d1f9      	bne.n	400904 <ili9488_set_foreground_color+0x10>
		g_ul_pixel_cache[i++] = ul_color>>16;
		g_ul_pixel_cache[i++] = ul_color>>8;
		g_ul_pixel_cache[i++] = ul_color&0xFF;
	}
#endif
}
  400910:	f85d 4b04 	ldr.w	r4, [sp], #4
  400914:	4770      	bx	lr
  400916:	bf00      	nop
  400918:	204008d0 	.word	0x204008d0

0040091c <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  40091c:	b510      	push	{r4, lr}
  40091e:	b084      	sub	sp, #16
  400920:	f8ad 0006 	strh.w	r0, [sp, #6]
  400924:	f8ad 1004 	strh.w	r1, [sp, #4]
	uint32_t cnt = 0;

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	buf[0] = get_8b_to_16b(x);
  400928:	0a03      	lsrs	r3, r0, #8
  40092a:	f88d 300c 	strb.w	r3, [sp, #12]
	buf[1] = get_0b_to_8b(x);
  40092e:	b2c0      	uxtb	r0, r0
  400930:	f88d 000d 	strb.w	r0, [sp, #13]
	buf[2] = get_8b_to_16b(x);
  400934:	f88d 300e 	strb.w	r3, [sp, #14]
	buf[3] = get_0b_to_8b(x);
  400938:	f88d 000f 	strb.w	r0, [sp, #15]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  40093c:	2204      	movs	r2, #4
  40093e:	a903      	add	r1, sp, #12
  400940:	202a      	movs	r0, #42	; 0x2a
  400942:	4c0e      	ldr	r4, [pc, #56]	; (40097c <ili9488_set_cursor_position+0x60>)
  400944:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400946:	2200      	movs	r2, #0
  400948:	4611      	mov	r1, r2
  40094a:	4610      	mov	r0, r2
  40094c:	47a0      	blx	r4


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  40094e:	f89d 2005 	ldrb.w	r2, [sp, #5]
  400952:	f88d 200c 	strb.w	r2, [sp, #12]
	buf[1] = get_0b_to_8b(y);
  400956:	f89d 3004 	ldrb.w	r3, [sp, #4]
  40095a:	f88d 300d 	strb.w	r3, [sp, #13]
	buf[2] = get_8b_to_16b(y);
  40095e:	f88d 200e 	strb.w	r2, [sp, #14]
	buf[3] = get_0b_to_8b(y);
  400962:	f88d 300f 	strb.w	r3, [sp, #15]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  400966:	2204      	movs	r2, #4
  400968:	a903      	add	r1, sp, #12
  40096a:	202b      	movs	r0, #43	; 0x2b
  40096c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  40096e:	2200      	movs	r2, #0
  400970:	4611      	mov	r1, r2
  400972:	4610      	mov	r0, r2
  400974:	47a0      	blx	r4
}
  400976:	b004      	add	sp, #16
  400978:	bd10      	pop	{r4, pc}
  40097a:	bf00      	nop
  40097c:	00400761 	.word	0x00400761

00400980 <ili9488_init>:
 * \param p_opt pointer to ILI9488 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9488_init(struct ili9488_opt_t *p_opt)
{
  400980:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400984:	b087      	sub	sp, #28
  400986:	4681      	mov	r9, r0
			| SMC_MODE_DBW_16_BIT
			| SMC_MODE_EXNW_MODE_DISABLED
			| SMC_MODE_TDF_CYCLES(0xF));
#endif
#ifdef ILI9488_SPIMODE
	struct spi_device ILI9488_SPI_DEVICE = {
  400988:	2403      	movs	r4, #3
  40098a:	af06      	add	r7, sp, #24
  40098c:	f847 4d08 	str.w	r4, [r7, #-8]!
		// Board specific chip select configuration
		.id = BOARD_ILI9488_SPI_NPCS
	};

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9488_SPI);
  400990:	4e5c      	ldr	r6, [pc, #368]	; (400b04 <ili9488_init+0x184>)
  400992:	4630      	mov	r0, r6
  400994:	4b5c      	ldr	r3, [pc, #368]	; (400b08 <ili9488_init+0x188>)
  400996:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  400998:	2500      	movs	r5, #0
  40099a:	9500      	str	r5, [sp, #0]
  40099c:	4b5b      	ldr	r3, [pc, #364]	; (400b0c <ili9488_init+0x18c>)
  40099e:	4622      	mov	r2, r4
  4009a0:	4639      	mov	r1, r7
  4009a2:	4630      	mov	r0, r6
  4009a4:	f8df 8194 	ldr.w	r8, [pc, #404]	; 400b3c <ili9488_init+0x1bc>
  4009a8:	47c0      	blx	r8
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  4009aa:	462a      	mov	r2, r5
  4009ac:	4621      	mov	r1, r4
  4009ae:	4630      	mov	r0, r6
  4009b0:	4b57      	ldr	r3, [pc, #348]	; (400b10 <ili9488_init+0x190>)
  4009b2:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  4009b4:	4639      	mov	r1, r7
  4009b6:	4630      	mov	r0, r6
  4009b8:	4b56      	ldr	r3, [pc, #344]	; (400b14 <ili9488_init+0x194>)
  4009ba:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4009bc:	2001      	movs	r0, #1
  4009be:	6030      	str	r0, [r6, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  4009c0:	6170      	str	r0, [r6, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9488_SPI);
	spi_enable_interrupt(BOARD_ILI9488_SPI, SPI_IER_RDRF);
#endif

	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  4009c2:	462a      	mov	r2, r5
  4009c4:	4629      	mov	r1, r5
  4009c6:	4f54      	ldr	r7, [pc, #336]	; (400b18 <ili9488_init+0x198>)
  4009c8:	47b8      	blx	r7
	ili9488_delay(200);
  4009ca:	20c8      	movs	r0, #200	; 0xc8
  4009cc:	4e53      	ldr	r6, [pc, #332]	; (400b1c <ili9488_init+0x19c>)
  4009ce:	47b0      	blx	r6

	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  4009d0:	462a      	mov	r2, r5
  4009d2:	4629      	mov	r1, r5
  4009d4:	2011      	movs	r0, #17
  4009d6:	47b8      	blx	r7
	ili9488_delay(200);
  4009d8:	20c8      	movs	r0, #200	; 0xc8
  4009da:	47b0      	blx	r6
{
	uint32_t i, chipid = 0;
	volatile uint32_t j;
	ili9488_color_t chipidBuf, reg, param;

	reg = 0x81;
  4009dc:	2381      	movs	r3, #129	; 0x81
  4009de:	f88d 300a 	strb.w	r3, [sp, #10]
	param = 0x0;
  4009e2:	f88d 500b 	strb.w	r5, [sp, #11]
	for (i = 3; i > 0; i--) {
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  4009e6:	f04f 0801 	mov.w	r8, #1
		reg++;
		for(j = 0; j < 0xFF; j++);
  4009ea:	462e      	mov	r6, r5
	ili9488_color_t chipidBuf, reg, param;

	reg = 0x81;
	param = 0x0;
	for (i = 3; i > 0; i--) {
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  4009ec:	4642      	mov	r2, r8
  4009ee:	f10d 010a 	add.w	r1, sp, #10
  4009f2:	20fb      	movs	r0, #251	; 0xfb
  4009f4:	47b8      	blx	r7
		reg++;
  4009f6:	f89d 300a 	ldrb.w	r3, [sp, #10]
  4009fa:	3301      	adds	r3, #1
  4009fc:	f88d 300a 	strb.w	r3, [sp, #10]
		for(j = 0; j < 0xFF; j++);
  400a00:	9603      	str	r6, [sp, #12]
  400a02:	9b03      	ldr	r3, [sp, #12]
  400a04:	2bfe      	cmp	r3, #254	; 0xfe
  400a06:	d805      	bhi.n	400a14 <ili9488_init+0x94>
  400a08:	9b03      	ldr	r3, [sp, #12]
  400a0a:	3301      	adds	r3, #1
  400a0c:	9303      	str	r3, [sp, #12]
  400a0e:	9b03      	ldr	r3, [sp, #12]
  400a10:	2bfe      	cmp	r3, #254	; 0xfe
  400a12:	d9f9      	bls.n	400a08 <ili9488_init+0x88>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  400a14:	4632      	mov	r2, r6
  400a16:	4631      	mov	r1, r6
  400a18:	20d3      	movs	r0, #211	; 0xd3
  400a1a:	47b8      	blx	r7
		{
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  400a1c:	2006      	movs	r0, #6
  400a1e:	4b40      	ldr	r3, [pc, #256]	; (400b20 <ili9488_init+0x1a0>)
  400a20:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  400a22:	4642      	mov	r2, r8
  400a24:	f10d 0109 	add.w	r1, sp, #9
  400a28:	4836      	ldr	r0, [pc, #216]	; (400b04 <ili9488_init+0x184>)
  400a2a:	4b3e      	ldr	r3, [pc, #248]	; (400b24 <ili9488_init+0x1a4>)
  400a2c:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  400a2e:	9603      	str	r6, [sp, #12]
  400a30:	9b03      	ldr	r3, [sp, #12]
  400a32:	2bfe      	cmp	r3, #254	; 0xfe
  400a34:	d805      	bhi.n	400a42 <ili9488_init+0xc2>
  400a36:	9b03      	ldr	r3, [sp, #12]
  400a38:	3301      	adds	r3, #1
  400a3a:	9303      	str	r3, [sp, #12]
  400a3c:	9b03      	ldr	r3, [sp, #12]
  400a3e:	2bfe      	cmp	r3, #254	; 0xfe
  400a40:	d9f9      	bls.n	400a36 <ili9488_init+0xb6>
		}
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  400a42:	3c01      	subs	r4, #1
  400a44:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400a48:	00e2      	lsls	r2, r4, #3
  400a4a:	4093      	lsls	r3, r2
  400a4c:	431d      	orrs	r5, r3
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  400a4e:	4642      	mov	r2, r8
  400a50:	f10d 010b 	add.w	r1, sp, #11
  400a54:	20fb      	movs	r0, #251	; 0xfb
  400a56:	47b8      	blx	r7
		for(j = 0; j < 0xFFF; j++);
  400a58:	9603      	str	r6, [sp, #12]
  400a5a:	9a03      	ldr	r2, [sp, #12]
  400a5c:	f640 73fe 	movw	r3, #4094	; 0xffe
  400a60:	429a      	cmp	r2, r3
  400a62:	d806      	bhi.n	400a72 <ili9488_init+0xf2>
  400a64:	461a      	mov	r2, r3
  400a66:	9b03      	ldr	r3, [sp, #12]
  400a68:	3301      	adds	r3, #1
  400a6a:	9303      	str	r3, [sp, #12]
  400a6c:	9b03      	ldr	r3, [sp, #12]
  400a6e:	4293      	cmp	r3, r2
  400a70:	d9f9      	bls.n	400a66 <ili9488_init+0xe6>
	volatile uint32_t j;
	ili9488_color_t chipidBuf, reg, param;

	reg = 0x81;
	param = 0x0;
	for (i = 3; i > 0; i--) {
  400a72:	2c00      	cmp	r4, #0
  400a74:	d1ba      	bne.n	4009ec <ili9488_init+0x6c>
	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
	ili9488_delay(200);

	/** read chipid */
	chipid = ili9488_read_chipid();
	if (chipid != ILI9488_DEVICE_CODE) {
  400a76:	f249 4388 	movw	r3, #38024	; 0x9488
  400a7a:	429d      	cmp	r5, r3
  400a7c:	d13e      	bne.n	400afc <ili9488_init+0x17c>
		return 1;
	}

	/** make it tRGB and reverse the column order */
	param = 0x48;
  400a7e:	ad06      	add	r5, sp, #24
  400a80:	2348      	movs	r3, #72	; 0x48
  400a82:	f805 3d01 	strb.w	r3, [r5, #-1]!
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  400a86:	2201      	movs	r2, #1
  400a88:	4629      	mov	r1, r5
  400a8a:	2036      	movs	r0, #54	; 0x36
  400a8c:	4e22      	ldr	r6, [pc, #136]	; (400b18 <ili9488_init+0x198>)
  400a8e:	47b0      	blx	r6
	ili9488_delay(100);
  400a90:	2064      	movs	r0, #100	; 0x64
  400a92:	4c22      	ldr	r4, [pc, #136]	; (400b1c <ili9488_init+0x19c>)
  400a94:	47a0      	blx	r4

	param = 0x04;
  400a96:	2304      	movs	r3, #4
  400a98:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  400a9c:	2201      	movs	r2, #1
  400a9e:	4629      	mov	r1, r5
  400aa0:	20cf      	movs	r0, #207	; 0xcf
  400aa2:	47b0      	blx	r6
	ili9488_delay(100);
  400aa4:	2064      	movs	r0, #100	; 0x64
  400aa6:	47a0      	blx	r4
	ili9488_delay(100);
	ili9488_write_register(ILI9488_CMD_PARTIAL_MODE_ON, 0, 0);
	ili9488_delay(100);
#endif
#ifdef ILI9488_SPIMODE
	param = 0x06;
  400aa8:	2306      	movs	r3, #6
  400aaa:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  400aae:	2201      	movs	r2, #1
  400ab0:	4629      	mov	r1, r5
  400ab2:	203a      	movs	r0, #58	; 0x3a
  400ab4:	47b0      	blx	r6
	ili9488_delay(100);
  400ab6:	2064      	movs	r0, #100	; 0x64
  400ab8:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  400aba:	2200      	movs	r2, #0
  400abc:	4611      	mov	r1, r2
  400abe:	2013      	movs	r0, #19
  400ac0:	47b0      	blx	r6
	ili9488_delay(100);
  400ac2:	2064      	movs	r0, #100	; 0x64
  400ac4:	47a0      	blx	r4
#endif

	ili9488_display_on();
  400ac6:	4b18      	ldr	r3, [pc, #96]	; (400b28 <ili9488_init+0x1a8>)
  400ac8:	4798      	blx	r3
	ili9488_delay(100);
  400aca:	2064      	movs	r0, #100	; 0x64
  400acc:	47a0      	blx	r4

	ili9488_set_display_direction(LANDSCAPE);
  400ace:	2000      	movs	r0, #0
  400ad0:	4b16      	ldr	r3, [pc, #88]	; (400b2c <ili9488_init+0x1ac>)
  400ad2:	4798      	blx	r3
	ili9488_delay(100);
  400ad4:	2064      	movs	r0, #100	; 0x64
  400ad6:	47a0      	blx	r4

	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  400ad8:	f8b9 3004 	ldrh.w	r3, [r9, #4]
  400adc:	f8b9 2000 	ldrh.w	r2, [r9]
  400ae0:	2100      	movs	r1, #0
  400ae2:	4608      	mov	r0, r1
  400ae4:	4c12      	ldr	r4, [pc, #72]	; (400b30 <ili9488_init+0x1b0>)
  400ae6:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  400ae8:	f8d9 0008 	ldr.w	r0, [r9, #8]
  400aec:	4b11      	ldr	r3, [pc, #68]	; (400b34 <ili9488_init+0x1b4>)
  400aee:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  400af0:	2100      	movs	r1, #0
  400af2:	4608      	mov	r0, r1
  400af4:	4b10      	ldr	r3, [pc, #64]	; (400b38 <ili9488_init+0x1b8>)
  400af6:	4798      	blx	r3

	return 0;
  400af8:	2000      	movs	r0, #0
  400afa:	e000      	b.n	400afe <ili9488_init+0x17e>
	ili9488_delay(200);

	/** read chipid */
	chipid = ili9488_read_chipid();
	if (chipid != ILI9488_DEVICE_CODE) {
		return 1;
  400afc:	2001      	movs	r0, #1
	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
	ili9488_set_foreground_color(p_opt->foreground_color);
	ili9488_set_cursor_position(0, 0);

	return 0;
}
  400afe:	b007      	add	sp, #28
  400b00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400b04:	40008000 	.word	0x40008000
  400b08:	0040020d 	.word	0x0040020d
  400b0c:	01312d00 	.word	0x01312d00
  400b10:	00401799 	.word	0x00401799
  400b14:	004002e1 	.word	0x004002e1
  400b18:	00400761 	.word	0x00400761
  400b1c:	00400815 	.word	0x00400815
  400b20:	0040116d 	.word	0x0040116d
  400b24:	00400345 	.word	0x00400345
  400b28:	004008e1 	.word	0x004008e1
  400b2c:	00400835 	.word	0x00400835
  400b30:	00400861 	.word	0x00400861
  400b34:	004008f5 	.word	0x004008f5
  400b38:	0040091d 	.word	0x0040091d
  400b3c:	00400261 	.word	0x00400261

00400b40 <ili9488_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9488_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9488_LCD_WIDTH) || (ul_y >= ILI9488_LCD_HEIGHT)) {
  400b40:	f5b0 7fa0 	cmp.w	r0, #320	; 0x140
  400b44:	d20f      	bcs.n	400b66 <ili9488_draw_pixel+0x26>
  400b46:	f5b1 7ff0 	cmp.w	r1, #480	; 0x1e0
  400b4a:	d20c      	bcs.n	400b66 <ili9488_draw_pixel+0x26>
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9488_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400b4c:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9488_LCD_WIDTH) || (ul_y >= ILI9488_LCD_HEIGHT)) {
		return 1;
	}

	/* Set cursor */
	ili9488_set_cursor_position(ul_x, ul_y);
  400b4e:	b289      	uxth	r1, r1
  400b50:	b280      	uxth	r0, r0
  400b52:	4b06      	ldr	r3, [pc, #24]	; (400b6c <ili9488_draw_pixel+0x2c>)
  400b54:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  400b56:	4b06      	ldr	r3, [pc, #24]	; (400b70 <ili9488_draw_pixel+0x30>)
  400b58:	4798      	blx	r3
	ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_COLOR_UNIT);
  400b5a:	2103      	movs	r1, #3
  400b5c:	4805      	ldr	r0, [pc, #20]	; (400b74 <ili9488_draw_pixel+0x34>)
  400b5e:	4b06      	ldr	r3, [pc, #24]	; (400b78 <ili9488_draw_pixel+0x38>)
  400b60:	4798      	blx	r3
	return 0;
  400b62:	2000      	movs	r0, #0
  400b64:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9488_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9488_LCD_WIDTH) || (ul_y >= ILI9488_LCD_HEIGHT)) {
		return 1;
  400b66:	2001      	movs	r0, #1
  400b68:	4770      	bx	lr
  400b6a:	bf00      	nop
  400b6c:	0040091d 	.word	0x0040091d
  400b70:	00400725 	.word	0x00400725
  400b74:	204008d0 	.word	0x204008d0
  400b78:	004007d5 	.word	0x004007d5

00400b7c <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b80:	b084      	sub	sp, #16
  400b82:	9003      	str	r0, [sp, #12]
  400b84:	9102      	str	r1, [sp, #8]
  400b86:	9201      	str	r2, [sp, #4]
  400b88:	aa04      	add	r2, sp, #16
  400b8a:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400b8e:	4613      	mov	r3, r2
  400b90:	aa01      	add	r2, sp, #4
  400b92:	a902      	add	r1, sp, #8
  400b94:	a803      	add	r0, sp, #12
  400b96:	4c21      	ldr	r4, [pc, #132]	; (400c1c <ili9488_draw_filled_rectangle+0xa0>)
  400b98:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  400b9a:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400b9e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400ba2:	9b00      	ldr	r3, [sp, #0]
  400ba4:	3301      	adds	r3, #1
  400ba6:	1a5b      	subs	r3, r3, r1
  400ba8:	9a01      	ldr	r2, [sp, #4]
  400baa:	3201      	adds	r2, #1
  400bac:	1a12      	subs	r2, r2, r0
  400bae:	b29b      	uxth	r3, r3
  400bb0:	b292      	uxth	r2, r2
  400bb2:	4c1b      	ldr	r4, [pc, #108]	; (400c20 <ili9488_draw_filled_rectangle+0xa4>)
  400bb4:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  400bb6:	4b1b      	ldr	r3, [pc, #108]	; (400c24 <ili9488_draw_filled_rectangle+0xa8>)
  400bb8:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400bba:	9d03      	ldr	r5, [sp, #12]
  400bbc:	9b01      	ldr	r3, [sp, #4]
  400bbe:	1b59      	subs	r1, r3, r5
  400bc0:	9b00      	ldr	r3, [sp, #0]
  400bc2:	3301      	adds	r3, #1
  400bc4:	9d02      	ldr	r5, [sp, #8]
  400bc6:	1b5d      	subs	r5, r3, r5
  400bc8:	fb01 5505 	mla	r5, r1, r5, r5
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400bcc:	4c16      	ldr	r4, [pc, #88]	; (400c28 <ili9488_draw_filled_rectangle+0xac>)
  400bce:	fba4 3405 	umull	r3, r4, r4, r5
	while (blocks--) {
  400bd2:	0a24      	lsrs	r4, r4, #8
  400bd4:	d009      	beq.n	400bea <ili9488_draw_filled_rectangle+0x6e>
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  400bd6:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400c30 <ili9488_draw_filled_rectangle+0xb4>
  400bda:	f44f 7770 	mov.w	r7, #960	; 0x3c0
  400bde:	4e13      	ldr	r6, [pc, #76]	; (400c2c <ili9488_draw_filled_rectangle+0xb0>)
  400be0:	4639      	mov	r1, r7
  400be2:	4640      	mov	r0, r8
  400be4:	47b0      	blx	r6
	ili9488_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400be6:	3c01      	subs	r4, #1
  400be8:	d1fa      	bne.n	400be0 <ili9488_draw_filled_rectangle+0x64>
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  400bea:	490f      	ldr	r1, [pc, #60]	; (400c28 <ili9488_draw_filled_rectangle+0xac>)
  400bec:	fba1 3105 	umull	r3, r1, r1, r5
  400bf0:	0a09      	lsrs	r1, r1, #8
  400bf2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  400bf6:	eba5 1181 	sub.w	r1, r5, r1, lsl #6
  400bfa:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  400bfe:	480c      	ldr	r0, [pc, #48]	; (400c30 <ili9488_draw_filled_rectangle+0xb4>)
  400c00:	4b0a      	ldr	r3, [pc, #40]	; (400c2c <ili9488_draw_filled_rectangle+0xb0>)
  400c02:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  400c04:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  400c08:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400c0c:	2100      	movs	r1, #0
  400c0e:	4608      	mov	r0, r1
  400c10:	4c03      	ldr	r4, [pc, #12]	; (400c20 <ili9488_draw_filled_rectangle+0xa4>)
  400c12:	47a0      	blx	r4

}
  400c14:	b004      	add	sp, #16
  400c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c1a:	bf00      	nop
  400c1c:	004006cd 	.word	0x004006cd
  400c20:	00400861 	.word	0x00400861
  400c24:	00400725 	.word	0x00400725
  400c28:	cccccccd 	.word	0xcccccccd
  400c2c:	004007d5 	.word	0x004007d5
  400c30:	204008d0 	.word	0x204008d0

00400c34 <ili9488_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9488_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c38:	b085      	sub	sp, #20
  400c3a:	9003      	str	r0, [sp, #12]
  400c3c:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400c3e:	7813      	ldrb	r3, [r2, #0]
  400c40:	2b00      	cmp	r3, #0
  400c42:	d045      	beq.n	400cd0 <ili9488_draw_string+0x9c>
  400c44:	468a      	mov	sl, r1
  400c46:	9001      	str	r0, [sp, #4]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  400c48:	f8df 8090 	ldr.w	r8, [pc, #144]	; 400cdc <ili9488_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400c4c:	2b0a      	cmp	r3, #10
  400c4e:	d104      	bne.n	400c5a <ili9488_draw_string+0x26>
			ul_y += gfont.height + 2;
  400c50:	f10a 0a10 	add.w	sl, sl, #16
			ul_x = xorg;
  400c54:	9b03      	ldr	r3, [sp, #12]
  400c56:	9301      	str	r3, [sp, #4]
  400c58:	e034      	b.n	400cc4 <ili9488_draw_string+0x90>
  400c5a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400c5e:	4e1e      	ldr	r6, [pc, #120]	; (400cd8 <ili9488_draw_string+0xa4>)
  400c60:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400c64:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400c68:	9f01      	ldr	r7, [sp, #4]
  400c6a:	463b      	mov	r3, r7
  400c6c:	330a      	adds	r3, #10
  400c6e:	9300      	str	r3, [sp, #0]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  400c70:	f10a 0907 	add.w	r9, sl, #7
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400c74:	2407      	movs	r4, #7
  400c76:	46b3      	mov	fp, r6
  400c78:	465d      	mov	r5, fp
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400c7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400c7e:	4123      	asrs	r3, r4
  400c80:	f013 0f01 	tst.w	r3, #1
  400c84:	d003      	beq.n	400c8e <ili9488_draw_string+0x5a>
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  400c86:	ebc4 0109 	rsb	r1, r4, r9
  400c8a:	4638      	mov	r0, r7
  400c8c:	47c0      	blx	r8
  400c8e:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  400c90:	f1b4 3fff 	cmp.w	r4, #4294967295
  400c94:	d1f0      	bne.n	400c78 <ili9488_draw_string+0x44>
  400c96:	2407      	movs	r4, #7
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9488_draw_pixel(ul_x + col, ul_y + row + 8);
  400c98:	f10a 0b0f 	add.w	fp, sl, #15
				ili9488_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400c9c:	782b      	ldrb	r3, [r5, #0]
  400c9e:	4123      	asrs	r3, r4
  400ca0:	f013 0f01 	tst.w	r3, #1
  400ca4:	d003      	beq.n	400cae <ili9488_draw_string+0x7a>
				ili9488_draw_pixel(ul_x + col, ul_y + row + 8);
  400ca6:	ebc4 010b 	rsb	r1, r4, fp
  400caa:	4638      	mov	r0, r7
  400cac:	47c0      	blx	r8
  400cae:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9488_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400cb0:	2c01      	cmp	r4, #1
  400cb2:	d1f3      	bne.n	400c9c <ili9488_draw_string+0x68>
  400cb4:	3602      	adds	r6, #2
  400cb6:	3701      	adds	r7, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400cb8:	9b00      	ldr	r3, [sp, #0]
  400cba:	42bb      	cmp	r3, r7
  400cbc:	d1da      	bne.n	400c74 <ili9488_draw_string+0x40>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9488_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400cbe:	9b01      	ldr	r3, [sp, #4]
  400cc0:	330c      	adds	r3, #12
  400cc2:	9301      	str	r3, [sp, #4]
 */
void ili9488_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400cc4:	9a02      	ldr	r2, [sp, #8]
  400cc6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400cca:	9202      	str	r2, [sp, #8]
  400ccc:	2b00      	cmp	r3, #0
  400cce:	d1bd      	bne.n	400c4c <ili9488_draw_string+0x18>
			ili9488_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  400cd0:	b005      	add	sp, #20
  400cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400cd6:	bf00      	nop
  400cd8:	004089dc 	.word	0x004089dc
  400cdc:	00400b41 	.word	0x00400b41

00400ce0 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400ce0:	b570      	push	{r4, r5, r6, lr}
  400ce2:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400ce4:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400ce6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400ce8:	4013      	ands	r3, r2
  400cea:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400cec:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400cee:	4e1a      	ldr	r6, [pc, #104]	; (400d58 <afec_process_callback+0x78>)
  400cf0:	4d1a      	ldr	r5, [pc, #104]	; (400d5c <afec_process_callback+0x7c>)
  400cf2:	42a8      	cmp	r0, r5
  400cf4:	bf14      	ite	ne
  400cf6:	2000      	movne	r0, #0
  400cf8:	2001      	moveq	r0, #1
  400cfa:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400cfc:	2c0b      	cmp	r4, #11
  400cfe:	d80a      	bhi.n	400d16 <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400d00:	9a01      	ldr	r2, [sp, #4]
  400d02:	2301      	movs	r3, #1
  400d04:	40a3      	lsls	r3, r4
  400d06:	4213      	tst	r3, r2
  400d08:	d020      	beq.n	400d4c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400d0a:	192b      	adds	r3, r5, r4
  400d0c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400d10:	b1e3      	cbz	r3, 400d4c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400d12:	4798      	blx	r3
  400d14:	e01a      	b.n	400d4c <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400d16:	2c0e      	cmp	r4, #14
  400d18:	d80c      	bhi.n	400d34 <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400d1a:	9a01      	ldr	r2, [sp, #4]
  400d1c:	f104 010c 	add.w	r1, r4, #12
  400d20:	2301      	movs	r3, #1
  400d22:	408b      	lsls	r3, r1
  400d24:	4213      	tst	r3, r2
  400d26:	d011      	beq.n	400d4c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400d28:	192b      	adds	r3, r5, r4
  400d2a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400d2e:	b16b      	cbz	r3, 400d4c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400d30:	4798      	blx	r3
  400d32:	e00b      	b.n	400d4c <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400d34:	9a01      	ldr	r2, [sp, #4]
  400d36:	f104 010f 	add.w	r1, r4, #15
  400d3a:	2301      	movs	r3, #1
  400d3c:	408b      	lsls	r3, r1
  400d3e:	4213      	tst	r3, r2
  400d40:	d004      	beq.n	400d4c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400d42:	192b      	adds	r3, r5, r4
  400d44:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400d48:	b103      	cbz	r3, 400d4c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400d4a:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400d4c:	3401      	adds	r4, #1
  400d4e:	2c10      	cmp	r4, #16
  400d50:	d1d4      	bne.n	400cfc <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400d52:	b002      	add	sp, #8
  400d54:	bd70      	pop	{r4, r5, r6, pc}
  400d56:	bf00      	nop
  400d58:	20400d58 	.word	0x20400d58
  400d5c:	40064000 	.word	0x40064000

00400d60 <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  400d60:	b430      	push	{r4, r5}
	afec_ch_sanity_check(afec, channel);
	uint32_t reg = 0;

	reg = afec->AFEC_DIFFR;
  400d62:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400d64:	2301      	movs	r3, #1
  400d66:	408b      	lsls	r3, r1
  400d68:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400d6c:	7815      	ldrb	r5, [r2, #0]
  400d6e:	2d00      	cmp	r5, #0
  400d70:	bf08      	it	eq
  400d72:	2300      	moveq	r3, #0
  400d74:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400d76:	6603      	str	r3, [r0, #96]	; 0x60

	reg = afec->AFEC_CGR;
  400d78:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400d7a:	004d      	lsls	r5, r1, #1
  400d7c:	2103      	movs	r1, #3
  400d7e:	40a9      	lsls	r1, r5
  400d80:	ea24 0301 	bic.w	r3, r4, r1
	reg |= (config->gain) << (2 * channel);
  400d84:	7851      	ldrb	r1, [r2, #1]
  400d86:	40a9      	lsls	r1, r5
  400d88:	4319      	orrs	r1, r3
	afec->AFEC_CGR = reg;
  400d8a:	6541      	str	r1, [r0, #84]	; 0x54
}
  400d8c:	bc30      	pop	{r4, r5}
  400d8e:	4770      	bx	lr

00400d90 <afec_temp_sensor_set_config>:
{
	Assert(afec == AFEC0);

	uint32_t reg = 0;

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400d90:	784a      	ldrb	r2, [r1, #1]
  400d92:	780b      	ldrb	r3, [r1, #0]
  400d94:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400d96:	6703      	str	r3, [r0, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400d98:	888a      	ldrh	r2, [r1, #4]
  400d9a:	884b      	ldrh	r3, [r1, #2]
  400d9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400da0:	6743      	str	r3, [r0, #116]	; 0x74
  400da2:	4770      	bx	lr

00400da4 <afec_get_config_defaults>:
void afec_get_config_defaults(struct afec_config *const cfg)
{
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400da4:	2200      	movs	r2, #0
  400da6:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400da8:	4b08      	ldr	r3, [pc, #32]	; (400dcc <afec_get_config_defaults+0x28>)
  400daa:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400dac:	4b08      	ldr	r3, [pc, #32]	; (400dd0 <afec_get_config_defaults+0x2c>)
  400dae:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400db0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400db4:	60c3      	str	r3, [r0, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400db6:	2302      	movs	r3, #2
  400db8:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400dba:	2301      	movs	r3, #1
  400dbc:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400dbe:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400dc0:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400dc2:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400dc4:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400dc6:	7583      	strb	r3, [r0, #22]
  400dc8:	4770      	bx	lr
  400dca:	bf00      	nop
  400dcc:	11e1a300 	.word	0x11e1a300
  400dd0:	005b8d80 	.word	0x005b8d80

00400dd4 <afec_ch_get_config_defaults>:
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400dd4:	2300      	movs	r3, #0
  400dd6:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400dd8:	2301      	movs	r3, #1
  400dda:	7043      	strb	r3, [r0, #1]
  400ddc:	4770      	bx	lr
  400dde:	bf00      	nop

00400de0 <afec_temp_sensor_get_config_defaults>:
		struct afec_temp_sensor_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  400de0:	2300      	movs	r3, #0
  400de2:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400de4:	2320      	movs	r3, #32
  400de6:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400de8:	23ff      	movs	r3, #255	; 0xff
  400dea:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400dec:	f640 73ff 	movw	r3, #4095	; 0xfff
  400df0:	8083      	strh	r3, [r0, #4]
  400df2:	4770      	bx	lr

00400df4 <afec_init>:
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400df4:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400df6:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  400dfa:	d150      	bne.n	400e9e <afec_init+0xaa>
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  400dfc:	b410      	push	{r4}
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  400dfe:	2201      	movs	r2, #1
  400e00:	6002      	str	r2, [r0, #0]
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400e02:	7cca      	ldrb	r2, [r1, #19]
  400e04:	2a00      	cmp	r2, #0
  400e06:	bf18      	it	ne
  400e08:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
  400e0c:	684a      	ldr	r2, [r1, #4]
  400e0e:	688c      	ldr	r4, [r1, #8]
  400e10:	fbb2 f2f4 	udiv	r2, r2, r4
  400e14:	3a01      	subs	r2, #1
  400e16:	0212      	lsls	r2, r2, #8
  400e18:	b292      	uxth	r2, r2
  400e1a:	68cc      	ldr	r4, [r1, #12]
  400e1c:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400e20:	4322      	orrs	r2, r4
  400e22:	7c0c      	ldrb	r4, [r1, #16]
  400e24:	0624      	lsls	r4, r4, #24
  400e26:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
  400e2a:	4322      	orrs	r2, r4
  400e2c:	7c4c      	ldrb	r4, [r1, #17]
  400e2e:	0724      	lsls	r4, r4, #28
  400e30:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
  400e34:	4322      	orrs	r2, r4
  400e36:	4313      	orrs	r3, r2
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  400e38:	6043      	str	r3, [r0, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400e3a:	7d0b      	ldrb	r3, [r1, #20]
  400e3c:	2b00      	cmp	r3, #0
  400e3e:	bf14      	ite	ne
  400e40:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
  400e44:	2200      	moveq	r2, #0
  400e46:	680b      	ldr	r3, [r1, #0]
  400e48:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  400e4a:	7d4b      	ldrb	r3, [r1, #21]
  400e4c:	2b00      	cmp	r3, #0
  400e4e:	bf14      	ite	ne
  400e50:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
  400e54:	2300      	moveq	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  400e56:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400e58:	6083      	str	r3, [r0, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400e5a:	7d8b      	ldrb	r3, [r1, #22]
  400e5c:	021b      	lsls	r3, r3, #8
  400e5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400e62:	f043 030c 	orr.w	r3, r3, #12
  400e66:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
  400e6a:	4b10      	ldr	r3, [pc, #64]	; (400eac <afec_init+0xb8>)
  400e6c:	4298      	cmp	r0, r3
  400e6e:	d109      	bne.n	400e84 <afec_init+0x90>
  400e70:	4b0f      	ldr	r3, [pc, #60]	; (400eb0 <afec_init+0xbc>)
  400e72:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  400e76:	2200      	movs	r2, #0
  400e78:	f843 2f04 	str.w	r2, [r3, #4]!
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400e7c:	428b      	cmp	r3, r1
  400e7e:	d1fb      	bne.n	400e78 <afec_init+0x84>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400e80:	2000      	movs	r0, #0
  400e82:	e00f      	b.n	400ea4 <afec_init+0xb0>
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
  400e84:	4b0b      	ldr	r3, [pc, #44]	; (400eb4 <afec_init+0xc0>)
  400e86:	4298      	cmp	r0, r3
  400e88:	d10b      	bne.n	400ea2 <afec_init+0xae>
  400e8a:	4b0b      	ldr	r3, [pc, #44]	; (400eb8 <afec_init+0xc4>)
  400e8c:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
  400e90:	2200      	movs	r2, #0
  400e92:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400e96:	428b      	cmp	r3, r1
  400e98:	d1fb      	bne.n	400e92 <afec_init+0x9e>
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400e9a:	2000      	movs	r0, #0
  400e9c:	e002      	b.n	400ea4 <afec_init+0xb0>
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
  400e9e:	2019      	movs	r0, #25
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  400ea0:	4770      	bx	lr
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400ea2:	2000      	movs	r0, #0
}
  400ea4:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ea8:	4770      	bx	lr
  400eaa:	bf00      	nop
  400eac:	4003c000 	.word	0x4003c000
  400eb0:	20400d54 	.word	0x20400d54
  400eb4:	40064000 	.word	0x40064000
  400eb8:	20400d94 	.word	0x20400d94

00400ebc <afec_enable_interrupt>:
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400ebc:	4b0c      	ldr	r3, [pc, #48]	; (400ef0 <afec_enable_interrupt+0x34>)
  400ebe:	4299      	cmp	r1, r3
  400ec0:	d101      	bne.n	400ec6 <afec_enable_interrupt+0xa>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400ec2:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400ec4:	4770      	bx	lr
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400ec6:	290b      	cmp	r1, #11
  400ec8:	d809      	bhi.n	400ede <afec_enable_interrupt+0x22>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400eca:	d103      	bne.n	400ed4 <afec_enable_interrupt+0x18>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400ecc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ed0:	6243      	str	r3, [r0, #36]	; 0x24
  400ed2:	4770      	bx	lr
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  400ed4:	2301      	movs	r3, #1
  400ed6:	fa03 f101 	lsl.w	r1, r3, r1
  400eda:	6241      	str	r1, [r0, #36]	; 0x24
  400edc:	4770      	bx	lr
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400ede:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400ee0:	bf94      	ite	ls
  400ee2:	310c      	addls	r1, #12
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400ee4:	310f      	addhi	r1, #15
  400ee6:	2301      	movs	r3, #1
  400ee8:	fa03 f101 	lsl.w	r1, r3, r1
  400eec:	6241      	str	r1, [r0, #36]	; 0x24
  400eee:	4770      	bx	lr
  400ef0:	47000fff 	.word	0x47000fff

00400ef4 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  400ef4:	b538      	push	{r3, r4, r5, lr}
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
	afec_callback_pointer[i][source] = callback;
  400ef6:	4c11      	ldr	r4, [pc, #68]	; (400f3c <afec_set_callback+0x48>)
  400ef8:	42a0      	cmp	r0, r4
  400efa:	bf0c      	ite	eq
  400efc:	2410      	moveq	r4, #16
  400efe:	2400      	movne	r4, #0
  400f00:	440c      	add	r4, r1
  400f02:	4d0f      	ldr	r5, [pc, #60]	; (400f40 <afec_set_callback+0x4c>)
  400f04:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400f08:	d00a      	beq.n	400f20 <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400f0a:	4a0e      	ldr	r2, [pc, #56]	; (400f44 <afec_set_callback+0x50>)
  400f0c:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400f10:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400f14:	015b      	lsls	r3, r3, #5
  400f16:	b2db      	uxtb	r3, r3
  400f18:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400f1c:	6014      	str	r4, [r2, #0]
  400f1e:	e009      	b.n	400f34 <afec_set_callback+0x40>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400f20:	4a08      	ldr	r2, [pc, #32]	; (400f44 <afec_set_callback+0x50>)
  400f22:	f44f 7480 	mov.w	r4, #256	; 0x100
  400f26:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400f2a:	015b      	lsls	r3, r3, #5
  400f2c:	b2db      	uxtb	r3, r3
  400f2e:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400f32:	6054      	str	r4, [r2, #4]
		irq_register_handler(AFEC0_IRQn, irq_level);
	} else if (i == 1) {
		irq_register_handler(AFEC1_IRQn, irq_level);
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  400f34:	4b04      	ldr	r3, [pc, #16]	; (400f48 <afec_set_callback+0x54>)
  400f36:	4798      	blx	r3
  400f38:	bd38      	pop	{r3, r4, r5, pc}
  400f3a:	bf00      	nop
  400f3c:	40064000 	.word	0x40064000
  400f40:	20400d58 	.word	0x20400d58
  400f44:	e000e100 	.word	0xe000e100
  400f48:	00400ebd 	.word	0x00400ebd

00400f4c <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400f4c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400f4e:	4802      	ldr	r0, [pc, #8]	; (400f58 <AFEC0_Handler+0xc>)
  400f50:	4b02      	ldr	r3, [pc, #8]	; (400f5c <AFEC0_Handler+0x10>)
  400f52:	4798      	blx	r3
  400f54:	bd08      	pop	{r3, pc}
  400f56:	bf00      	nop
  400f58:	4003c000 	.word	0x4003c000
  400f5c:	00400ce1 	.word	0x00400ce1

00400f60 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400f60:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400f62:	4802      	ldr	r0, [pc, #8]	; (400f6c <AFEC1_Handler+0xc>)
  400f64:	4b02      	ldr	r3, [pc, #8]	; (400f70 <AFEC1_Handler+0x10>)
  400f66:	4798      	blx	r3
  400f68:	bd08      	pop	{r3, pc}
  400f6a:	bf00      	nop
  400f6c:	40064000 	.word	0x40064000
  400f70:	00400ce1 	.word	0x00400ce1

00400f74 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400f74:	b500      	push	{lr}
  400f76:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400f78:	4b13      	ldr	r3, [pc, #76]	; (400fc8 <afec_enable+0x54>)
  400f7a:	4298      	cmp	r0, r3
  400f7c:	bf0c      	ite	eq
  400f7e:	2028      	moveq	r0, #40	; 0x28
  400f80:	201d      	movne	r0, #29
  400f82:	4b12      	ldr	r3, [pc, #72]	; (400fcc <afec_enable+0x58>)
  400f84:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400f86:	4b12      	ldr	r3, [pc, #72]	; (400fd0 <afec_enable+0x5c>)
  400f88:	789b      	ldrb	r3, [r3, #2]
  400f8a:	2bff      	cmp	r3, #255	; 0xff
  400f8c:	d100      	bne.n	400f90 <afec_enable+0x1c>
  400f8e:	e7fe      	b.n	400f8e <afec_enable+0x1a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400f90:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400f94:	fab3 f383 	clz	r3, r3
  400f98:	095b      	lsrs	r3, r3, #5
  400f9a:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400f9c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400f9e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400fa2:	2200      	movs	r2, #0
  400fa4:	4b0b      	ldr	r3, [pc, #44]	; (400fd4 <afec_enable+0x60>)
  400fa6:	701a      	strb	r2, [r3, #0]
	return flags;
  400fa8:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400faa:	4a09      	ldr	r2, [pc, #36]	; (400fd0 <afec_enable+0x5c>)
  400fac:	7893      	ldrb	r3, [r2, #2]
  400fae:	3301      	adds	r3, #1
  400fb0:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400fb2:	b129      	cbz	r1, 400fc0 <afec_enable+0x4c>
		cpu_irq_enable();
  400fb4:	2201      	movs	r2, #1
  400fb6:	4b07      	ldr	r3, [pc, #28]	; (400fd4 <afec_enable+0x60>)
  400fb8:	701a      	strb	r2, [r3, #0]
  400fba:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400fbe:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400fc0:	b003      	add	sp, #12
  400fc2:	f85d fb04 	ldr.w	pc, [sp], #4
  400fc6:	bf00      	nop
  400fc8:	40064000 	.word	0x40064000
  400fcc:	004014b5 	.word	0x004014b5
  400fd0:	20400d44 	.word	0x20400d44
  400fd4:	2040000c 	.word	0x2040000c

00400fd8 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400fd8:	6301      	str	r1, [r0, #48]	; 0x30
  400fda:	4770      	bx	lr

00400fdc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400fdc:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400fde:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400fe2:	d02f      	beq.n	401044 <pio_set_peripheral+0x68>
  400fe4:	d807      	bhi.n	400ff6 <pio_set_peripheral+0x1a>
  400fe6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400fea:	d014      	beq.n	401016 <pio_set_peripheral+0x3a>
  400fec:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ff0:	d01e      	beq.n	401030 <pio_set_peripheral+0x54>
  400ff2:	b939      	cbnz	r1, 401004 <pio_set_peripheral+0x28>
  400ff4:	4770      	bx	lr
  400ff6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400ffa:	d037      	beq.n	40106c <pio_set_peripheral+0x90>
  400ffc:	d804      	bhi.n	401008 <pio_set_peripheral+0x2c>
  400ffe:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401002:	d029      	beq.n	401058 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401004:	6042      	str	r2, [r0, #4]
  401006:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401008:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40100c:	d02e      	beq.n	40106c <pio_set_peripheral+0x90>
  40100e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401012:	d02b      	beq.n	40106c <pio_set_peripheral+0x90>
  401014:	e7f6      	b.n	401004 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401016:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401018:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40101a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40101c:	43d3      	mvns	r3, r2
  40101e:	4021      	ands	r1, r4
  401020:	4019      	ands	r1, r3
  401022:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401024:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401026:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401028:	4021      	ands	r1, r4
  40102a:	400b      	ands	r3, r1
  40102c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40102e:	e01a      	b.n	401066 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401030:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401032:	4313      	orrs	r3, r2
  401034:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401036:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401038:	6f43      	ldr	r3, [r0, #116]	; 0x74
  40103a:	400b      	ands	r3, r1
  40103c:	ea23 0302 	bic.w	r3, r3, r2
  401040:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401042:	e7df      	b.n	401004 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401044:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401046:	6f03      	ldr	r3, [r0, #112]	; 0x70
  401048:	400b      	ands	r3, r1
  40104a:	ea23 0302 	bic.w	r3, r3, r2
  40104e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401050:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401052:	4313      	orrs	r3, r2
  401054:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401056:	e7d5      	b.n	401004 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401058:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40105a:	4313      	orrs	r3, r2
  40105c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40105e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401060:	4313      	orrs	r3, r2
  401062:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401064:	e7ce      	b.n	401004 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401066:	6042      	str	r2, [r0, #4]
}
  401068:	f85d 4b04 	ldr.w	r4, [sp], #4
  40106c:	4770      	bx	lr
  40106e:	bf00      	nop

00401070 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401070:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401072:	f012 0f01 	tst.w	r2, #1
  401076:	d001      	beq.n	40107c <pio_set_input+0xc>
		p_pio->PIO_PUER = ul_mask;
  401078:	6641      	str	r1, [r0, #100]	; 0x64
  40107a:	e000      	b.n	40107e <pio_set_input+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40107c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40107e:	f012 0f0a 	tst.w	r2, #10
  401082:	d001      	beq.n	401088 <pio_set_input+0x18>
		p_pio->PIO_IFER = ul_mask;
  401084:	6201      	str	r1, [r0, #32]
  401086:	e000      	b.n	40108a <pio_set_input+0x1a>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401088:	6241      	str	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40108a:	f012 0f02 	tst.w	r2, #2
  40108e:	d002      	beq.n	401096 <pio_set_input+0x26>
		p_pio->PIO_IFSCDR = ul_mask;
  401090:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401094:	e004      	b.n	4010a0 <pio_set_input+0x30>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401096:	f012 0f08 	tst.w	r2, #8
  40109a:	d001      	beq.n	4010a0 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40109c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4010a0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4010a2:	6001      	str	r1, [r0, #0]
  4010a4:	4770      	bx	lr
  4010a6:	bf00      	nop

004010a8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4010a8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4010aa:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4010ac:	9c01      	ldr	r4, [sp, #4]
  4010ae:	b10c      	cbz	r4, 4010b4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  4010b0:	6641      	str	r1, [r0, #100]	; 0x64
  4010b2:	e000      	b.n	4010b6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4010b4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4010b6:	b10b      	cbz	r3, 4010bc <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4010b8:	6501      	str	r1, [r0, #80]	; 0x50
  4010ba:	e000      	b.n	4010be <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4010bc:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4010be:	b10a      	cbz	r2, 4010c4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4010c0:	6301      	str	r1, [r0, #48]	; 0x30
  4010c2:	e000      	b.n	4010c6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4010c4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4010c6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4010c8:	6001      	str	r1, [r0, #0]
}
  4010ca:	f85d 4b04 	ldr.w	r4, [sp], #4
  4010ce:	4770      	bx	lr

004010d0 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  4010d0:	b570      	push	{r4, r5, r6, lr}
  4010d2:	b082      	sub	sp, #8
  4010d4:	4605      	mov	r5, r0
  4010d6:	4616      	mov	r6, r2
  4010d8:	461c      	mov	r4, r3
	/* Configure pins */
	switch (ul_type) {
  4010da:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4010de:	d014      	beq.n	40110a <pio_configure+0x3a>
  4010e0:	d809      	bhi.n	4010f6 <pio_configure+0x26>
  4010e2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4010e6:	d010      	beq.n	40110a <pio_configure+0x3a>
  4010e8:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4010ec:	d00d      	beq.n	40110a <pio_configure+0x3a>
  4010ee:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4010f2:	d12d      	bne.n	401150 <pio_configure+0x80>
  4010f4:	e009      	b.n	40110a <pio_configure+0x3a>
  4010f6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4010fa:	d019      	beq.n	401130 <pio_configure+0x60>
  4010fc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401100:	d016      	beq.n	401130 <pio_configure+0x60>
  401102:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401106:	d00d      	beq.n	401124 <pio_configure+0x54>
  401108:	e022      	b.n	401150 <pio_configure+0x80>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40110a:	4632      	mov	r2, r6
  40110c:	4628      	mov	r0, r5
  40110e:	4b12      	ldr	r3, [pc, #72]	; (401158 <pio_configure+0x88>)
  401110:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401112:	f014 0f01 	tst.w	r4, #1
  401116:	d002      	beq.n	40111e <pio_configure+0x4e>
		p_pio->PIO_PUER = ul_mask;
  401118:	666e      	str	r6, [r5, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  40111a:	2001      	movs	r0, #1
  40111c:	e019      	b.n	401152 <pio_configure+0x82>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40111e:	662e      	str	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401120:	2001      	movs	r0, #1
  401122:	e016      	b.n	401152 <pio_configure+0x82>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401124:	461a      	mov	r2, r3
  401126:	4631      	mov	r1, r6
  401128:	4b0c      	ldr	r3, [pc, #48]	; (40115c <pio_configure+0x8c>)
  40112a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40112c:	2001      	movs	r0, #1
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
		break;
  40112e:	e010      	b.n	401152 <pio_configure+0x82>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401130:	f004 0301 	and.w	r3, r4, #1
  401134:	9300      	str	r3, [sp, #0]
  401136:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40113a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40113e:	bf14      	ite	ne
  401140:	2200      	movne	r2, #0
  401142:	2201      	moveq	r2, #1
  401144:	4631      	mov	r1, r6
  401146:	4628      	mov	r0, r5
  401148:	4c05      	ldr	r4, [pc, #20]	; (401160 <pio_configure+0x90>)
  40114a:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40114c:	2001      	movs	r0, #1
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;
  40114e:	e000      	b.n	401152 <pio_configure+0x82>

	default:
		return 0;
  401150:	2000      	movs	r0, #0
	}

	return 1;
}
  401152:	b002      	add	sp, #8
  401154:	bd70      	pop	{r4, r5, r6, pc}
  401156:	bf00      	nop
  401158:	00400fdd 	.word	0x00400fdd
  40115c:	00401071 	.word	0x00401071
  401160:	004010a9 	.word	0x004010a9

00401164 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401164:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401166:	4770      	bx	lr

00401168 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401168:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40116a:	4770      	bx	lr

0040116c <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40116c:	4b05      	ldr	r3, [pc, #20]	; (401184 <pio_set_pin_high+0x18>)
  40116e:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  401172:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401174:	f000 001f 	and.w	r0, r0, #31
  401178:	2201      	movs	r2, #1
  40117a:	fa02 f000 	lsl.w	r0, r2, r0
  40117e:	6318      	str	r0, [r3, #48]	; 0x30
  401180:	4770      	bx	lr
  401182:	bf00      	nop
  401184:	00200707 	.word	0x00200707

00401188 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401188:	4b05      	ldr	r3, [pc, #20]	; (4011a0 <pio_set_pin_low+0x18>)
  40118a:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  40118e:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401190:	f000 001f 	and.w	r0, r0, #31
  401194:	2201      	movs	r2, #1
  401196:	fa02 f000 	lsl.w	r0, r2, r0
  40119a:	6358      	str	r0, [r3, #52]	; 0x34
  40119c:	4770      	bx	lr
  40119e:	bf00      	nop
  4011a0:	00200707 	.word	0x00200707

004011a4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4011a4:	b570      	push	{r4, r5, r6, lr}
  4011a6:	b082      	sub	sp, #8
  4011a8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4011aa:	4c47      	ldr	r4, [pc, #284]	; (4012c8 <pio_configure_pin+0x124>)
  4011ac:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  4011b0:	0264      	lsls	r4, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4011b2:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4011b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4011ba:	d04d      	beq.n	401258 <pio_configure_pin+0xb4>
  4011bc:	d809      	bhi.n	4011d2 <pio_configure_pin+0x2e>
  4011be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4011c2:	d023      	beq.n	40120c <pio_configure_pin+0x68>
  4011c4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4011c8:	d033      	beq.n	401232 <pio_configure_pin+0x8e>
  4011ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4011ce:	d177      	bne.n	4012c0 <pio_configure_pin+0x11c>
  4011d0:	e009      	b.n	4011e6 <pio_configure_pin+0x42>
  4011d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4011d6:	d05d      	beq.n	401294 <pio_configure_pin+0xf0>
  4011d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4011dc:	d05a      	beq.n	401294 <pio_configure_pin+0xf0>
  4011de:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4011e2:	d04c      	beq.n	40127e <pio_configure_pin+0xda>
  4011e4:	e06c      	b.n	4012c0 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4011e6:	f000 001f 	and.w	r0, r0, #31
  4011ea:	2601      	movs	r6, #1
  4011ec:	4086      	lsls	r6, r0
  4011ee:	4632      	mov	r2, r6
  4011f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4011f4:	4620      	mov	r0, r4
  4011f6:	4b35      	ldr	r3, [pc, #212]	; (4012cc <pio_configure_pin+0x128>)
  4011f8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011fa:	f015 0f01 	tst.w	r5, #1
  4011fe:	d002      	beq.n	401206 <pio_configure_pin+0x62>
		p_pio->PIO_PUER = ul_mask;
  401200:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  401202:	2001      	movs	r0, #1
  401204:	e05d      	b.n	4012c2 <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401206:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401208:	2001      	movs	r0, #1
  40120a:	e05a      	b.n	4012c2 <pio_configure_pin+0x11e>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40120c:	f000 001f 	and.w	r0, r0, #31
  401210:	2601      	movs	r6, #1
  401212:	4086      	lsls	r6, r0
  401214:	4632      	mov	r2, r6
  401216:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40121a:	4620      	mov	r0, r4
  40121c:	4b2b      	ldr	r3, [pc, #172]	; (4012cc <pio_configure_pin+0x128>)
  40121e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401220:	f015 0f01 	tst.w	r5, #1
  401224:	d002      	beq.n	40122c <pio_configure_pin+0x88>
		p_pio->PIO_PUER = ul_mask;
  401226:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  401228:	2001      	movs	r0, #1
  40122a:	e04a      	b.n	4012c2 <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40122c:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40122e:	2001      	movs	r0, #1
  401230:	e047      	b.n	4012c2 <pio_configure_pin+0x11e>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401232:	f000 001f 	and.w	r0, r0, #31
  401236:	2601      	movs	r6, #1
  401238:	4086      	lsls	r6, r0
  40123a:	4632      	mov	r2, r6
  40123c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401240:	4620      	mov	r0, r4
  401242:	4b22      	ldr	r3, [pc, #136]	; (4012cc <pio_configure_pin+0x128>)
  401244:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401246:	f015 0f01 	tst.w	r5, #1
  40124a:	d002      	beq.n	401252 <pio_configure_pin+0xae>
		p_pio->PIO_PUER = ul_mask;
  40124c:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  40124e:	2001      	movs	r0, #1
  401250:	e037      	b.n	4012c2 <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401252:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401254:	2001      	movs	r0, #1
  401256:	e034      	b.n	4012c2 <pio_configure_pin+0x11e>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401258:	f000 001f 	and.w	r0, r0, #31
  40125c:	2601      	movs	r6, #1
  40125e:	4086      	lsls	r6, r0
  401260:	4632      	mov	r2, r6
  401262:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401266:	4620      	mov	r0, r4
  401268:	4b18      	ldr	r3, [pc, #96]	; (4012cc <pio_configure_pin+0x128>)
  40126a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40126c:	f015 0f01 	tst.w	r5, #1
  401270:	d002      	beq.n	401278 <pio_configure_pin+0xd4>
		p_pio->PIO_PUER = ul_mask;
  401272:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  401274:	2001      	movs	r0, #1
  401276:	e024      	b.n	4012c2 <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401278:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40127a:	2001      	movs	r0, #1
  40127c:	e021      	b.n	4012c2 <pio_configure_pin+0x11e>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40127e:	f000 011f 	and.w	r1, r0, #31
  401282:	2601      	movs	r6, #1
  401284:	462a      	mov	r2, r5
  401286:	fa06 f101 	lsl.w	r1, r6, r1
  40128a:	4620      	mov	r0, r4
  40128c:	4b10      	ldr	r3, [pc, #64]	; (4012d0 <pio_configure_pin+0x12c>)
  40128e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401290:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  401292:	e016      	b.n	4012c2 <pio_configure_pin+0x11e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401294:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  401298:	f000 011f 	and.w	r1, r0, #31
  40129c:	2601      	movs	r6, #1
  40129e:	ea05 0306 	and.w	r3, r5, r6
  4012a2:	9300      	str	r3, [sp, #0]
  4012a4:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4012a8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4012ac:	bf14      	ite	ne
  4012ae:	2200      	movne	r2, #0
  4012b0:	2201      	moveq	r2, #1
  4012b2:	fa06 f101 	lsl.w	r1, r6, r1
  4012b6:	4620      	mov	r0, r4
  4012b8:	4c06      	ldr	r4, [pc, #24]	; (4012d4 <pio_configure_pin+0x130>)
  4012ba:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4012bc:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4012be:	e000      	b.n	4012c2 <pio_configure_pin+0x11e>

	default:
		return 0;
  4012c0:	2000      	movs	r0, #0
	}

	return 1;
}
  4012c2:	b002      	add	sp, #8
  4012c4:	bd70      	pop	{r4, r5, r6, pc}
  4012c6:	bf00      	nop
  4012c8:	00200707 	.word	0x00200707
  4012cc:	00400fdd 	.word	0x00400fdd
  4012d0:	00401071 	.word	0x00401071
  4012d4:	004010a9 	.word	0x004010a9

004012d8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4012d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4012dc:	4604      	mov	r4, r0
  4012de:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4012e0:	4b0e      	ldr	r3, [pc, #56]	; (40131c <pio_handler_process+0x44>)
  4012e2:	4798      	blx	r3
  4012e4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4012e6:	4620      	mov	r0, r4
  4012e8:	4b0d      	ldr	r3, [pc, #52]	; (401320 <pio_handler_process+0x48>)
  4012ea:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4012ec:	4005      	ands	r5, r0
  4012ee:	d013      	beq.n	401318 <pio_handler_process+0x40>
  4012f0:	4c0c      	ldr	r4, [pc, #48]	; (401324 <pio_handler_process+0x4c>)
  4012f2:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4012f6:	6823      	ldr	r3, [r4, #0]
  4012f8:	4543      	cmp	r3, r8
  4012fa:	d108      	bne.n	40130e <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4012fc:	6861      	ldr	r1, [r4, #4]
  4012fe:	4229      	tst	r1, r5
  401300:	d005      	beq.n	40130e <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401302:	68e3      	ldr	r3, [r4, #12]
  401304:	4640      	mov	r0, r8
  401306:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401308:	6863      	ldr	r3, [r4, #4]
  40130a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40130e:	42b4      	cmp	r4, r6
  401310:	d002      	beq.n	401318 <pio_handler_process+0x40>
  401312:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401314:	2d00      	cmp	r5, #0
  401316:	d1ee      	bne.n	4012f6 <pio_handler_process+0x1e>
  401318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40131c:	00401165 	.word	0x00401165
  401320:	00401169 	.word	0x00401169
  401324:	20400c90 	.word	0x20400c90

00401328 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401328:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40132a:	210a      	movs	r1, #10
  40132c:	4801      	ldr	r0, [pc, #4]	; (401334 <PIOA_Handler+0xc>)
  40132e:	4b02      	ldr	r3, [pc, #8]	; (401338 <PIOA_Handler+0x10>)
  401330:	4798      	blx	r3
  401332:	bd08      	pop	{r3, pc}
  401334:	400e0e00 	.word	0x400e0e00
  401338:	004012d9 	.word	0x004012d9

0040133c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40133c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40133e:	210b      	movs	r1, #11
  401340:	4801      	ldr	r0, [pc, #4]	; (401348 <PIOB_Handler+0xc>)
  401342:	4b02      	ldr	r3, [pc, #8]	; (40134c <PIOB_Handler+0x10>)
  401344:	4798      	blx	r3
  401346:	bd08      	pop	{r3, pc}
  401348:	400e1000 	.word	0x400e1000
  40134c:	004012d9 	.word	0x004012d9

00401350 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401350:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401352:	210c      	movs	r1, #12
  401354:	4801      	ldr	r0, [pc, #4]	; (40135c <PIOC_Handler+0xc>)
  401356:	4b02      	ldr	r3, [pc, #8]	; (401360 <PIOC_Handler+0x10>)
  401358:	4798      	blx	r3
  40135a:	bd08      	pop	{r3, pc}
  40135c:	400e1200 	.word	0x400e1200
  401360:	004012d9 	.word	0x004012d9

00401364 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401364:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  401366:	2110      	movs	r1, #16
  401368:	4801      	ldr	r0, [pc, #4]	; (401370 <PIOD_Handler+0xc>)
  40136a:	4b02      	ldr	r3, [pc, #8]	; (401374 <PIOD_Handler+0x10>)
  40136c:	4798      	blx	r3
  40136e:	bd08      	pop	{r3, pc}
  401370:	400e1400 	.word	0x400e1400
  401374:	004012d9 	.word	0x004012d9

00401378 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401378:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40137a:	2111      	movs	r1, #17
  40137c:	4801      	ldr	r0, [pc, #4]	; (401384 <PIOE_Handler+0xc>)
  40137e:	4b02      	ldr	r3, [pc, #8]	; (401388 <PIOE_Handler+0x10>)
  401380:	4798      	blx	r3
  401382:	bd08      	pop	{r3, pc}
  401384:	400e1600 	.word	0x400e1600
  401388:	004012d9 	.word	0x004012d9

0040138c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  40138c:	2803      	cmp	r0, #3
  40138e:	d007      	beq.n	4013a0 <pmc_mck_set_division+0x14>
  401390:	2804      	cmp	r0, #4
  401392:	d008      	beq.n	4013a6 <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401394:	2802      	cmp	r0, #2
  401396:	bf0c      	ite	eq
  401398:	f44f 7280 	moveq.w	r2, #256	; 0x100
  40139c:	2200      	movne	r2, #0
  40139e:	e004      	b.n	4013aa <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4013a0:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  4013a4:	e001      	b.n	4013aa <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4013a6:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4013aa:	4906      	ldr	r1, [pc, #24]	; (4013c4 <pmc_mck_set_division+0x38>)
  4013ac:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4013ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4013b2:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  4013b4:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4013b6:	460a      	mov	r2, r1
  4013b8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013ba:	f013 0f08 	tst.w	r3, #8
  4013be:	d0fb      	beq.n	4013b8 <pmc_mck_set_division+0x2c>
}
  4013c0:	4770      	bx	lr
  4013c2:	bf00      	nop
  4013c4:	400e0600 	.word	0x400e0600

004013c8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4013c8:	4a18      	ldr	r2, [pc, #96]	; (40142c <pmc_switch_mck_to_pllack+0x64>)
  4013ca:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4013d0:	4318      	orrs	r0, r3
  4013d2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4013d4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013d6:	f013 0f08 	tst.w	r3, #8
  4013da:	d003      	beq.n	4013e4 <pmc_switch_mck_to_pllack+0x1c>
  4013dc:	e009      	b.n	4013f2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4013de:	3b01      	subs	r3, #1
  4013e0:	d103      	bne.n	4013ea <pmc_switch_mck_to_pllack+0x22>
  4013e2:	e01e      	b.n	401422 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4013e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4013e8:	4910      	ldr	r1, [pc, #64]	; (40142c <pmc_switch_mck_to_pllack+0x64>)
  4013ea:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4013ec:	f012 0f08 	tst.w	r2, #8
  4013f0:	d0f5      	beq.n	4013de <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4013f2:	4a0e      	ldr	r2, [pc, #56]	; (40142c <pmc_switch_mck_to_pllack+0x64>)
  4013f4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013f6:	f023 0303 	bic.w	r3, r3, #3
  4013fa:	f043 0302 	orr.w	r3, r3, #2
  4013fe:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401400:	6e90      	ldr	r0, [r2, #104]	; 0x68
  401402:	f010 0008 	ands.w	r0, r0, #8
  401406:	d004      	beq.n	401412 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401408:	2000      	movs	r0, #0
  40140a:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  40140c:	3b01      	subs	r3, #1
  40140e:	d103      	bne.n	401418 <pmc_switch_mck_to_pllack+0x50>
  401410:	e009      	b.n	401426 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401412:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401416:	4905      	ldr	r1, [pc, #20]	; (40142c <pmc_switch_mck_to_pllack+0x64>)
  401418:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40141a:	f012 0f08 	tst.w	r2, #8
  40141e:	d0f5      	beq.n	40140c <pmc_switch_mck_to_pllack+0x44>
  401420:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401422:	2001      	movs	r0, #1
  401424:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401426:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401428:	4770      	bx	lr
  40142a:	bf00      	nop
  40142c:	400e0600 	.word	0x400e0600

00401430 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401430:	b138      	cbz	r0, 401442 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401432:	490e      	ldr	r1, [pc, #56]	; (40146c <pmc_switch_mainck_to_xtal+0x3c>)
  401434:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401436:	4a0e      	ldr	r2, [pc, #56]	; (401470 <pmc_switch_mainck_to_xtal+0x40>)
  401438:	401a      	ands	r2, r3
  40143a:	4b0e      	ldr	r3, [pc, #56]	; (401474 <pmc_switch_mainck_to_xtal+0x44>)
  40143c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40143e:	620b      	str	r3, [r1, #32]
  401440:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401442:	480a      	ldr	r0, [pc, #40]	; (40146c <pmc_switch_mainck_to_xtal+0x3c>)
  401444:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401446:	0209      	lsls	r1, r1, #8
  401448:	b289      	uxth	r1, r1
  40144a:	4a0b      	ldr	r2, [pc, #44]	; (401478 <pmc_switch_mainck_to_xtal+0x48>)
  40144c:	401a      	ands	r2, r3
  40144e:	4b0b      	ldr	r3, [pc, #44]	; (40147c <pmc_switch_mainck_to_xtal+0x4c>)
  401450:	4313      	orrs	r3, r2
  401452:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401454:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401456:	4602      	mov	r2, r0
  401458:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40145a:	f013 0f01 	tst.w	r3, #1
  40145e:	d0fb      	beq.n	401458 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401460:	4a02      	ldr	r2, [pc, #8]	; (40146c <pmc_switch_mainck_to_xtal+0x3c>)
  401462:	6a11      	ldr	r1, [r2, #32]
  401464:	4b06      	ldr	r3, [pc, #24]	; (401480 <pmc_switch_mainck_to_xtal+0x50>)
  401466:	430b      	orrs	r3, r1
  401468:	6213      	str	r3, [r2, #32]
  40146a:	4770      	bx	lr
  40146c:	400e0600 	.word	0x400e0600
  401470:	fec8fffc 	.word	0xfec8fffc
  401474:	01370002 	.word	0x01370002
  401478:	ffc8fffc 	.word	0xffc8fffc
  40147c:	00370001 	.word	0x00370001
  401480:	01370000 	.word	0x01370000

00401484 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401484:	4b02      	ldr	r3, [pc, #8]	; (401490 <pmc_osc_is_ready_mainck+0xc>)
  401486:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401488:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40148c:	4770      	bx	lr
  40148e:	bf00      	nop
  401490:	400e0600 	.word	0x400e0600

00401494 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401494:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401498:	4b01      	ldr	r3, [pc, #4]	; (4014a0 <pmc_disable_pllack+0xc>)
  40149a:	629a      	str	r2, [r3, #40]	; 0x28
  40149c:	4770      	bx	lr
  40149e:	bf00      	nop
  4014a0:	400e0600 	.word	0x400e0600

004014a4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4014a4:	4b02      	ldr	r3, [pc, #8]	; (4014b0 <pmc_is_locked_pllack+0xc>)
  4014a6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4014a8:	f000 0002 	and.w	r0, r0, #2
  4014ac:	4770      	bx	lr
  4014ae:	bf00      	nop
  4014b0:	400e0600 	.word	0x400e0600

004014b4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4014b4:	283f      	cmp	r0, #63	; 0x3f
  4014b6:	d81e      	bhi.n	4014f6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4014b8:	281f      	cmp	r0, #31
  4014ba:	d80c      	bhi.n	4014d6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4014bc:	4b11      	ldr	r3, [pc, #68]	; (401504 <pmc_enable_periph_clk+0x50>)
  4014be:	699a      	ldr	r2, [r3, #24]
  4014c0:	2301      	movs	r3, #1
  4014c2:	4083      	lsls	r3, r0
  4014c4:	4393      	bics	r3, r2
  4014c6:	d018      	beq.n	4014fa <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4014c8:	2301      	movs	r3, #1
  4014ca:	fa03 f000 	lsl.w	r0, r3, r0
  4014ce:	4b0d      	ldr	r3, [pc, #52]	; (401504 <pmc_enable_periph_clk+0x50>)
  4014d0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4014d2:	2000      	movs	r0, #0
  4014d4:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4014d6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4014d8:	4b0a      	ldr	r3, [pc, #40]	; (401504 <pmc_enable_periph_clk+0x50>)
  4014da:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4014de:	2301      	movs	r3, #1
  4014e0:	4083      	lsls	r3, r0
  4014e2:	4393      	bics	r3, r2
  4014e4:	d00b      	beq.n	4014fe <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4014e6:	2301      	movs	r3, #1
  4014e8:	fa03 f000 	lsl.w	r0, r3, r0
  4014ec:	4b05      	ldr	r3, [pc, #20]	; (401504 <pmc_enable_periph_clk+0x50>)
  4014ee:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  4014f2:	2000      	movs	r0, #0
  4014f4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4014f6:	2001      	movs	r0, #1
  4014f8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4014fa:	2000      	movs	r0, #0
  4014fc:	4770      	bx	lr
  4014fe:	2000      	movs	r0, #0
}
  401500:	4770      	bx	lr
  401502:	bf00      	nop
  401504:	400e0600 	.word	0x400e0600

00401508 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  401508:	b121      	cbz	r1, 401514 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  40150a:	6843      	ldr	r3, [r0, #4]
  40150c:	f043 0301 	orr.w	r3, r3, #1
  401510:	6043      	str	r3, [r0, #4]
  401512:	4770      	bx	lr
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  401514:	6843      	ldr	r3, [r0, #4]
  401516:	f023 0301 	bic.w	r3, r3, #1
  40151a:	6043      	str	r3, [r0, #4]
  40151c:	4770      	bx	lr
  40151e:	bf00      	nop

00401520 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  401520:	6201      	str	r1, [r0, #32]
  401522:	4770      	bx	lr

00401524 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  401524:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  401526:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  401528:	6884      	ldr	r4, [r0, #8]
  40152a:	42a5      	cmp	r5, r4
  40152c:	d003      	beq.n	401536 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  40152e:	6884      	ldr	r4, [r0, #8]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
	while (ul_time != p_rtc->RTC_TIMR) {
  401530:	6885      	ldr	r5, [r0, #8]
  401532:	42a5      	cmp	r5, r4
  401534:	d1fb      	bne.n	40152e <rtc_get_time+0xa>
		ul_time = p_rtc->RTC_TIMR;
	}

	/* Hour */
	if (pul_hour) {
  401536:	b161      	cbz	r1, 401552 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401538:	f3c4 5001 	ubfx	r0, r4, #20, #2
  40153c:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  401540:	f3c4 4003 	ubfx	r0, r4, #16, #4
  401544:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  401548:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  40154c:	bf18      	it	ne
  40154e:	300c      	addne	r0, #12
  401550:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  401552:	b142      	cbz	r2, 401566 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  401554:	f3c4 3102 	ubfx	r1, r4, #12, #3
  401558:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40155c:	f3c4 2003 	ubfx	r0, r4, #8, #4
  401560:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  401564:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  401566:	b143      	cbz	r3, 40157a <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401568:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40156c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  401570:	f004 040f 	and.w	r4, r4, #15
  401574:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  401578:	601c      	str	r4, [r3, #0]
	}
}
  40157a:	bc30      	pop	{r4, r5}
  40157c:	4770      	bx	lr
  40157e:	bf00      	nop

00401580 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  401580:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  401582:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  401584:	f014 0f01 	tst.w	r4, #1
  401588:	d005      	beq.n	401596 <rtc_set_time+0x16>
  40158a:	290c      	cmp	r1, #12
  40158c:	d903      	bls.n	401596 <rtc_set_time+0x16>
			ul_hour -= 12;
  40158e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  401590:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  401594:	e000      	b.n	401598 <rtc_set_time+0x18>
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
	uint32_t ul_time = 0;
  401596:	2600      	movs	r6, #0
  401598:	4c1c      	ldr	r4, [pc, #112]	; (40160c <rtc_set_time+0x8c>)
  40159a:	fba4 5703 	umull	r5, r7, r4, r3
  40159e:	08ff      	lsrs	r7, r7, #3
  4015a0:	eb07 0587 	add.w	r5, r7, r7, lsl #2
  4015a4:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4015a8:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  4015ac:	fba4 7502 	umull	r7, r5, r4, r2
  4015b0:	08ed      	lsrs	r5, r5, #3
  4015b2:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  4015b6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4015ba:	eba2 0245 	sub.w	r2, r2, r5, lsl #1
  4015be:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  4015c2:	4332      	orrs	r2, r6
  4015c4:	fba4 4301 	umull	r4, r3, r4, r1
  4015c8:	08db      	lsrs	r3, r3, #3
  4015ca:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4015ce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4015d2:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
  4015d6:	ea42 4103 	orr.w	r1, r2, r3, lsl #16
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  4015da:	6803      	ldr	r3, [r0, #0]
  4015dc:	f043 0301 	orr.w	r3, r3, #1
  4015e0:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4015e2:	6983      	ldr	r3, [r0, #24]
  4015e4:	f013 0f01 	tst.w	r3, #1
  4015e8:	d0fb      	beq.n	4015e2 <rtc_set_time+0x62>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4015ea:	2301      	movs	r3, #1
  4015ec:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  4015ee:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  4015f0:	6803      	ldr	r3, [r0, #0]
  4015f2:	f023 0301 	bic.w	r3, r3, #1
  4015f6:	6003      	str	r3, [r0, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  4015f8:	69c3      	ldr	r3, [r0, #28]
  4015fa:	f043 0304 	orr.w	r3, r3, #4
  4015fe:	61c3      	str	r3, [r0, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  401600:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  401602:	f000 0001 	and.w	r0, r0, #1
  401606:	bcf0      	pop	{r4, r5, r6, r7}
  401608:	4770      	bx	lr
  40160a:	bf00      	nop
  40160c:	cccccccd 	.word	0xcccccccd

00401610 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  401610:	b5f0      	push	{r4, r5, r6, r7, lr}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401612:	4e2a      	ldr	r6, [pc, #168]	; (4016bc <rtc_set_date+0xac>)
  401614:	fba6 4e03 	umull	r4, lr, r6, r3
  401618:	ea4f 0ede 	mov.w	lr, lr, lsr #3
  40161c:	9c05      	ldr	r4, [sp, #20]
  40161e:	0564      	lsls	r4, r4, #21
  401620:	ea44 770e 	orr.w	r7, r4, lr, lsl #28
  401624:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
  401628:	eba3 054e 	sub.w	r5, r3, lr, lsl #1
  40162c:	ea47 6505 	orr.w	r5, r7, r5, lsl #24
  401630:	fba6 4302 	umull	r4, r3, r6, r2
  401634:	08db      	lsrs	r3, r3, #3
  401636:	ea45 5503 	orr.w	r5, r5, r3, lsl #20
  40163a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40163e:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
  401642:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
  401646:	4b1e      	ldr	r3, [pc, #120]	; (4016c0 <rtc_set_date+0xb0>)
  401648:	fba3 2301 	umull	r2, r3, r3, r1
  40164c:	099b      	lsrs	r3, r3, #6
  40164e:	ea44 1203 	orr.w	r2, r4, r3, lsl #4
  401652:	4c1c      	ldr	r4, [pc, #112]	; (4016c4 <rtc_set_date+0xb4>)
  401654:	fba4 3401 	umull	r3, r4, r4, r1
  401658:	0963      	lsrs	r3, r4, #5
  40165a:	fba6 5403 	umull	r5, r4, r6, r3
  40165e:	08e4      	lsrs	r4, r4, #3
  401660:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401664:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
  401668:	4313      	orrs	r3, r2
  40166a:	fba6 2401 	umull	r2, r4, r6, r1
  40166e:	08e4      	lsrs	r4, r4, #3
  401670:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  401674:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
  401678:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40167c:	fba6 2604 	umull	r2, r6, r6, r4
  401680:	08f6      	lsrs	r6, r6, #3
  401682:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401686:	eba4 0646 	sub.w	r6, r4, r6, lsl #1
  40168a:	ea43 3206 	orr.w	r2, r3, r6, lsl #12
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40168e:	6803      	ldr	r3, [r0, #0]
  401690:	f043 0302 	orr.w	r3, r3, #2
  401694:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  401696:	6983      	ldr	r3, [r0, #24]
  401698:	f013 0f01 	tst.w	r3, #1
  40169c:	d0fb      	beq.n	401696 <rtc_set_date+0x86>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40169e:	2301      	movs	r3, #1
  4016a0:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  4016a2:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4016a4:	6803      	ldr	r3, [r0, #0]
  4016a6:	f023 0302 	bic.w	r3, r3, #2
  4016aa:	6003      	str	r3, [r0, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  4016ac:	69c3      	ldr	r3, [r0, #28]
  4016ae:	f043 0304 	orr.w	r3, r3, #4
  4016b2:	61c3      	str	r3, [r0, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4016b4:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4016b6:	f000 0002 	and.w	r0, r0, #2
  4016ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4016bc:	cccccccd 	.word	0xcccccccd
  4016c0:	10624dd3 	.word	0x10624dd3
  4016c4:	51eb851f 	.word	0x51eb851f

004016c8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4016c8:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4016ca:	4b07      	ldr	r3, [pc, #28]	; (4016e8 <spi_enable_clock+0x20>)
  4016cc:	4298      	cmp	r0, r3
  4016ce:	d103      	bne.n	4016d8 <spi_enable_clock+0x10>
  4016d0:	2015      	movs	r0, #21
  4016d2:	4b06      	ldr	r3, [pc, #24]	; (4016ec <spi_enable_clock+0x24>)
  4016d4:	4798      	blx	r3
  4016d6:	bd08      	pop	{r3, pc}
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4016d8:	4b05      	ldr	r3, [pc, #20]	; (4016f0 <spi_enable_clock+0x28>)
  4016da:	4298      	cmp	r0, r3
  4016dc:	d102      	bne.n	4016e4 <spi_enable_clock+0x1c>
  4016de:	202a      	movs	r0, #42	; 0x2a
  4016e0:	4b02      	ldr	r3, [pc, #8]	; (4016ec <spi_enable_clock+0x24>)
  4016e2:	4798      	blx	r3
  4016e4:	bd08      	pop	{r3, pc}
  4016e6:	bf00      	nop
  4016e8:	40008000 	.word	0x40008000
  4016ec:	004014b5 	.word	0x004014b5
  4016f0:	40058000 	.word	0x40058000

004016f4 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4016f4:	6843      	ldr	r3, [r0, #4]
  4016f6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4016fa:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4016fc:	6843      	ldr	r3, [r0, #4]
  4016fe:	0409      	lsls	r1, r1, #16
  401700:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  401704:	430b      	orrs	r3, r1
  401706:	6043      	str	r3, [r0, #4]
  401708:	4770      	bx	lr
  40170a:	bf00      	nop

0040170c <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  40170c:	6843      	ldr	r3, [r0, #4]
  40170e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401712:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  401714:	6843      	ldr	r3, [r0, #4]
  401716:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  40171a:	6041      	str	r1, [r0, #4]
  40171c:	4770      	bx	lr
  40171e:	bf00      	nop

00401720 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  401720:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  401722:	f643 2499 	movw	r4, #15001	; 0x3a99
  401726:	e001      	b.n	40172c <spi_write+0xc>
		if (!timeout--) {
  401728:	3c01      	subs	r4, #1
  40172a:	d011      	beq.n	401750 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40172c:	6905      	ldr	r5, [r0, #16]
  40172e:	f015 0f02 	tst.w	r5, #2
  401732:	d0f9      	beq.n	401728 <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  401734:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  401736:	f014 0f02 	tst.w	r4, #2
  40173a:	d006      	beq.n	40174a <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40173c:	0412      	lsls	r2, r2, #16
  40173e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  401742:	4311      	orrs	r1, r2
		if (uc_last) {
  401744:	b10b      	cbz	r3, 40174a <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  401746:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40174a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40174c:	2000      	movs	r0, #0
  40174e:	e000      	b.n	401752 <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  401750:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  401752:	bc30      	pop	{r4, r5}
  401754:	4770      	bx	lr
  401756:	bf00      	nop

00401758 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  401758:	b132      	cbz	r2, 401768 <spi_set_clock_polarity+0x10>
  40175a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40175e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401760:	f043 0301 	orr.w	r3, r3, #1
  401764:	6303      	str	r3, [r0, #48]	; 0x30
  401766:	4770      	bx	lr
  401768:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40176c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40176e:	f023 0301 	bic.w	r3, r3, #1
  401772:	6303      	str	r3, [r0, #48]	; 0x30
  401774:	4770      	bx	lr
  401776:	bf00      	nop

00401778 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  401778:	b132      	cbz	r2, 401788 <spi_set_clock_phase+0x10>
  40177a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40177e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401780:	f043 0302 	orr.w	r3, r3, #2
  401784:	6303      	str	r3, [r0, #48]	; 0x30
  401786:	4770      	bx	lr
  401788:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40178c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40178e:	f023 0302 	bic.w	r3, r3, #2
  401792:	6303      	str	r3, [r0, #48]	; 0x30
  401794:	4770      	bx	lr
  401796:	bf00      	nop

00401798 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  401798:	2a04      	cmp	r2, #4
  40179a:	d10a      	bne.n	4017b2 <spi_configure_cs_behavior+0x1a>
  40179c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4017a0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4017a2:	f023 0308 	bic.w	r3, r3, #8
  4017a6:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4017a8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4017aa:	f043 0304 	orr.w	r3, r3, #4
  4017ae:	6303      	str	r3, [r0, #48]	; 0x30
  4017b0:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4017b2:	b952      	cbnz	r2, 4017ca <spi_configure_cs_behavior+0x32>
  4017b4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4017b8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4017ba:	f023 0308 	bic.w	r3, r3, #8
  4017be:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4017c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4017c2:	f023 0304 	bic.w	r3, r3, #4
  4017c6:	6303      	str	r3, [r0, #48]	; 0x30
  4017c8:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4017ca:	2a08      	cmp	r2, #8
  4017cc:	d105      	bne.n	4017da <spi_configure_cs_behavior+0x42>
  4017ce:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4017d2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4017d4:	f043 0308 	orr.w	r3, r3, #8
  4017d8:	6303      	str	r3, [r0, #48]	; 0x30
  4017da:	4770      	bx	lr

004017dc <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4017dc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4017e0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4017e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4017e6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4017e8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4017ea:	431a      	orrs	r2, r3
  4017ec:	630a      	str	r2, [r1, #48]	; 0x30
  4017ee:	4770      	bx	lr

004017f0 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4017f0:	1e43      	subs	r3, r0, #1
  4017f2:	4419      	add	r1, r3
  4017f4:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4017f8:	1e43      	subs	r3, r0, #1
  4017fa:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4017fc:	bf94      	ite	ls
  4017fe:	b200      	sxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  401800:	f04f 30ff 	movhi.w	r0, #4294967295
	}

	return baud_div;
}
  401804:	4770      	bx	lr
  401806:	bf00      	nop

00401808 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  401808:	b16a      	cbz	r2, 401826 <spi_set_baudrate_div+0x1e>
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  40180a:	b410      	push	{r4}
  40180c:	4614      	mov	r4, r2
  40180e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  401812:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401814:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  401818:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40181a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40181c:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  401820:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  401822:	2000      	movs	r0, #0
  401824:	e002      	b.n	40182c <spi_set_baudrate_div+0x24>
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;
  401826:	f04f 30ff 	mov.w	r0, #4294967295
  40182a:	4770      	bx	lr

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
    return 0;
}
  40182c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401830:	4770      	bx	lr
  401832:	bf00      	nop

00401834 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  401834:	b410      	push	{r4}
  401836:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  40183a:	6b08      	ldr	r0, [r1, #48]	; 0x30
  40183c:	b280      	uxth	r0, r0
  40183e:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  401840:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  401842:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  401846:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40184a:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  40184c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401850:	4770      	bx	lr
  401852:	bf00      	nop

00401854 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401854:	6943      	ldr	r3, [r0, #20]
  401856:	f013 0f02 	tst.w	r3, #2
  40185a:	d002      	beq.n	401862 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40185c:	61c1      	str	r1, [r0, #28]
	return 0;
  40185e:	2000      	movs	r0, #0
  401860:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  401862:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  401864:	4770      	bx	lr
  401866:	bf00      	nop

00401868 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401868:	6943      	ldr	r3, [r0, #20]
  40186a:	f013 0f01 	tst.w	r3, #1
  40186e:	d003      	beq.n	401878 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401870:	6983      	ldr	r3, [r0, #24]
  401872:	700b      	strb	r3, [r1, #0]
	return 0;
  401874:	2000      	movs	r0, #0
  401876:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401878:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  40187a:	4770      	bx	lr

0040187c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40187c:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40187e:	010c      	lsls	r4, r1, #4
  401880:	4294      	cmp	r4, r2
  401882:	d90f      	bls.n	4018a4 <usart_set_async_baudrate+0x28>
  401884:	e01a      	b.n	4018bc <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401886:	6841      	ldr	r1, [r0, #4]
  401888:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  40188c:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40188e:	0412      	lsls	r2, r2, #16
  401890:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401894:	431a      	orrs	r2, r3
  401896:	6202      	str	r2, [r0, #32]

	return 0;
  401898:	2000      	movs	r0, #0
  40189a:	e01c      	b.n	4018d6 <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  40189c:	2001      	movs	r0, #1
  40189e:	e01a      	b.n	4018d6 <usart_set_async_baudrate+0x5a>
  4018a0:	2001      	movs	r0, #1
  4018a2:	e018      	b.n	4018d6 <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4018a4:	0863      	lsrs	r3, r4, #1
  4018a6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4018aa:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  4018ae:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4018b0:	1e5c      	subs	r4, r3, #1
  4018b2:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4018b6:	428c      	cmp	r4, r1
  4018b8:	d9e9      	bls.n	40188e <usart_set_async_baudrate+0x12>
  4018ba:	e7ef      	b.n	40189c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4018bc:	00c9      	lsls	r1, r1, #3
  4018be:	084b      	lsrs	r3, r1, #1
  4018c0:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4018c4:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4018c8:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4018ca:	1e5c      	subs	r4, r3, #1
  4018cc:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4018d0:	428c      	cmp	r4, r1
  4018d2:	d8e5      	bhi.n	4018a0 <usart_set_async_baudrate+0x24>
  4018d4:	e7d7      	b.n	401886 <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  4018d6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4018da:	4770      	bx	lr

004018dc <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4018dc:	4b08      	ldr	r3, [pc, #32]	; (401900 <usart_reset+0x24>)
  4018de:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4018e2:	2300      	movs	r3, #0
  4018e4:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4018e6:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4018e8:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4018ea:	2388      	movs	r3, #136	; 0x88
  4018ec:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4018ee:	2324      	movs	r3, #36	; 0x24
  4018f0:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  4018f2:	f44f 7380 	mov.w	r3, #256	; 0x100
  4018f6:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  4018f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4018fc:	6003      	str	r3, [r0, #0]
  4018fe:	4770      	bx	lr
  401900:	55534100 	.word	0x55534100

00401904 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401904:	b570      	push	{r4, r5, r6, lr}
  401906:	4605      	mov	r5, r0
  401908:	460c      	mov	r4, r1
  40190a:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  40190c:	4b0f      	ldr	r3, [pc, #60]	; (40194c <usart_init_rs232+0x48>)
  40190e:	4798      	blx	r3

	ul_reg_val = 0;
  401910:	2200      	movs	r2, #0
  401912:	4b0f      	ldr	r3, [pc, #60]	; (401950 <usart_init_rs232+0x4c>)
  401914:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401916:	b19c      	cbz	r4, 401940 <usart_init_rs232+0x3c>
  401918:	4632      	mov	r2, r6
  40191a:	6821      	ldr	r1, [r4, #0]
  40191c:	4628      	mov	r0, r5
  40191e:	4b0d      	ldr	r3, [pc, #52]	; (401954 <usart_init_rs232+0x50>)
  401920:	4798      	blx	r3
  401922:	4602      	mov	r2, r0
  401924:	b970      	cbnz	r0, 401944 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401926:	6861      	ldr	r1, [r4, #4]
  401928:	68a3      	ldr	r3, [r4, #8]
  40192a:	4319      	orrs	r1, r3
  40192c:	6923      	ldr	r3, [r4, #16]
  40192e:	4319      	orrs	r1, r3
  401930:	68e3      	ldr	r3, [r4, #12]
  401932:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401934:	4906      	ldr	r1, [pc, #24]	; (401950 <usart_init_rs232+0x4c>)
  401936:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  401938:	6869      	ldr	r1, [r5, #4]
  40193a:	430b      	orrs	r3, r1
  40193c:	606b      	str	r3, [r5, #4]

	return 0;
  40193e:	e002      	b.n	401946 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401940:	2201      	movs	r2, #1
  401942:	e000      	b.n	401946 <usart_init_rs232+0x42>
  401944:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  401946:	4610      	mov	r0, r2
  401948:	bd70      	pop	{r4, r5, r6, pc}
  40194a:	bf00      	nop
  40194c:	004018dd 	.word	0x004018dd
  401950:	20400d00 	.word	0x20400d00
  401954:	0040187d 	.word	0x0040187d

00401958 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  401958:	2340      	movs	r3, #64	; 0x40
  40195a:	6003      	str	r3, [r0, #0]
  40195c:	4770      	bx	lr
  40195e:	bf00      	nop

00401960 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  401960:	2310      	movs	r3, #16
  401962:	6003      	str	r3, [r0, #0]
  401964:	4770      	bx	lr
  401966:	bf00      	nop

00401968 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401968:	6943      	ldr	r3, [r0, #20]
  40196a:	f013 0f02 	tst.w	r3, #2
  40196e:	d004      	beq.n	40197a <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401970:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401974:	61c1      	str	r1, [r0, #28]
	return 0;
  401976:	2000      	movs	r0, #0
  401978:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  40197a:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  40197c:	4770      	bx	lr
  40197e:	bf00      	nop

00401980 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401980:	6943      	ldr	r3, [r0, #20]
  401982:	f013 0f01 	tst.w	r3, #1
  401986:	d005      	beq.n	401994 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401988:	6983      	ldr	r3, [r0, #24]
  40198a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40198e:	600b      	str	r3, [r1, #0]

	return 0;
  401990:	2000      	movs	r0, #0
  401992:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401994:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  401996:	4770      	bx	lr

00401998 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401998:	e7fe      	b.n	401998 <Dummy_Handler>
  40199a:	bf00      	nop

0040199c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40199c:	b500      	push	{lr}
  40199e:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  4019a0:	4b27      	ldr	r3, [pc, #156]	; (401a40 <Reset_Handler+0xa4>)
  4019a2:	4a28      	ldr	r2, [pc, #160]	; (401a44 <Reset_Handler+0xa8>)
  4019a4:	429a      	cmp	r2, r3
  4019a6:	d003      	beq.n	4019b0 <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  4019a8:	4b27      	ldr	r3, [pc, #156]	; (401a48 <Reset_Handler+0xac>)
  4019aa:	4a25      	ldr	r2, [pc, #148]	; (401a40 <Reset_Handler+0xa4>)
  4019ac:	429a      	cmp	r2, r3
  4019ae:	d304      	bcc.n	4019ba <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4019b0:	4b26      	ldr	r3, [pc, #152]	; (401a4c <Reset_Handler+0xb0>)
  4019b2:	4a27      	ldr	r2, [pc, #156]	; (401a50 <Reset_Handler+0xb4>)
  4019b4:	429a      	cmp	r2, r3
  4019b6:	d30f      	bcc.n	4019d8 <Reset_Handler+0x3c>
  4019b8:	e01a      	b.n	4019f0 <Reset_Handler+0x54>
  4019ba:	4921      	ldr	r1, [pc, #132]	; (401a40 <Reset_Handler+0xa4>)
  4019bc:	4b25      	ldr	r3, [pc, #148]	; (401a54 <Reset_Handler+0xb8>)
  4019be:	1a5b      	subs	r3, r3, r1
  4019c0:	f023 0303 	bic.w	r3, r3, #3
  4019c4:	3304      	adds	r3, #4
  4019c6:	4a1f      	ldr	r2, [pc, #124]	; (401a44 <Reset_Handler+0xa8>)
  4019c8:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  4019ca:	f852 0b04 	ldr.w	r0, [r2], #4
  4019ce:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4019d2:	429a      	cmp	r2, r3
  4019d4:	d1f9      	bne.n	4019ca <Reset_Handler+0x2e>
  4019d6:	e7eb      	b.n	4019b0 <Reset_Handler+0x14>
  4019d8:	4b1f      	ldr	r3, [pc, #124]	; (401a58 <Reset_Handler+0xbc>)
  4019da:	4a20      	ldr	r2, [pc, #128]	; (401a5c <Reset_Handler+0xc0>)
  4019dc:	1ad2      	subs	r2, r2, r3
  4019de:	f022 0203 	bic.w	r2, r2, #3
  4019e2:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4019e4:	3b04      	subs	r3, #4
                *pDest++ = 0;
  4019e6:	2100      	movs	r1, #0
  4019e8:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4019ec:	4293      	cmp	r3, r2
  4019ee:	d1fb      	bne.n	4019e8 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4019f0:	4a1b      	ldr	r2, [pc, #108]	; (401a60 <Reset_Handler+0xc4>)
  4019f2:	4b1c      	ldr	r3, [pc, #112]	; (401a64 <Reset_Handler+0xc8>)
  4019f4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4019f8:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4019fa:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4019fe:	fab3 f383 	clz	r3, r3
  401a02:	095b      	lsrs	r3, r3, #5
  401a04:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401a06:	b672      	cpsid	i
  401a08:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401a0c:	2200      	movs	r2, #0
  401a0e:	4b16      	ldr	r3, [pc, #88]	; (401a68 <Reset_Handler+0xcc>)
  401a10:	701a      	strb	r2, [r3, #0]
	return flags;
  401a12:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401a14:	4a15      	ldr	r2, [pc, #84]	; (401a6c <Reset_Handler+0xd0>)
  401a16:	6813      	ldr	r3, [r2, #0]
  401a18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401a1c:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401a1e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  401a22:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401a26:	b129      	cbz	r1, 401a34 <Reset_Handler+0x98>
		cpu_irq_enable();
  401a28:	2201      	movs	r2, #1
  401a2a:	4b0f      	ldr	r3, [pc, #60]	; (401a68 <Reset_Handler+0xcc>)
  401a2c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401a2e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401a32:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401a34:	4b0e      	ldr	r3, [pc, #56]	; (401a70 <Reset_Handler+0xd4>)
  401a36:	4798      	blx	r3

        /* Branch to main function */
        main();
  401a38:	4b0e      	ldr	r3, [pc, #56]	; (401a74 <Reset_Handler+0xd8>)
  401a3a:	4798      	blx	r3
  401a3c:	e7fe      	b.n	401a3c <Reset_Handler+0xa0>
  401a3e:	bf00      	nop
  401a40:	20400000 	.word	0x20400000
  401a44:	00409410 	.word	0x00409410
  401a48:	204008b4 	.word	0x204008b4
  401a4c:	20400ec8 	.word	0x20400ec8
  401a50:	204008b4 	.word	0x204008b4
  401a54:	204008b3 	.word	0x204008b3
  401a58:	204008b8 	.word	0x204008b8
  401a5c:	20400ecb 	.word	0x20400ecb
  401a60:	e000ed00 	.word	0xe000ed00
  401a64:	00400000 	.word	0x00400000
  401a68:	2040000c 	.word	0x2040000c
  401a6c:	e000ed88 	.word	0xe000ed88
  401a70:	0040273d 	.word	0x0040273d
  401a74:	00401e89 	.word	0x00401e89

00401a78 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401a78:	4b3c      	ldr	r3, [pc, #240]	; (401b6c <SystemCoreClockUpdate+0xf4>)
  401a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401a7c:	f003 0303 	and.w	r3, r3, #3
  401a80:	2b01      	cmp	r3, #1
  401a82:	d00f      	beq.n	401aa4 <SystemCoreClockUpdate+0x2c>
  401a84:	b113      	cbz	r3, 401a8c <SystemCoreClockUpdate+0x14>
  401a86:	2b02      	cmp	r3, #2
  401a88:	d029      	beq.n	401ade <SystemCoreClockUpdate+0x66>
  401a8a:	e057      	b.n	401b3c <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401a8c:	4b38      	ldr	r3, [pc, #224]	; (401b70 <SystemCoreClockUpdate+0xf8>)
  401a8e:	695b      	ldr	r3, [r3, #20]
  401a90:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401a94:	bf14      	ite	ne
  401a96:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401a9a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401a9e:	4b35      	ldr	r3, [pc, #212]	; (401b74 <SystemCoreClockUpdate+0xfc>)
  401aa0:	601a      	str	r2, [r3, #0]
  401aa2:	e04b      	b.n	401b3c <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401aa4:	4b31      	ldr	r3, [pc, #196]	; (401b6c <SystemCoreClockUpdate+0xf4>)
  401aa6:	6a1b      	ldr	r3, [r3, #32]
  401aa8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401aac:	d003      	beq.n	401ab6 <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401aae:	4a32      	ldr	r2, [pc, #200]	; (401b78 <SystemCoreClockUpdate+0x100>)
  401ab0:	4b30      	ldr	r3, [pc, #192]	; (401b74 <SystemCoreClockUpdate+0xfc>)
  401ab2:	601a      	str	r2, [r3, #0]
  401ab4:	e042      	b.n	401b3c <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401ab6:	4a31      	ldr	r2, [pc, #196]	; (401b7c <SystemCoreClockUpdate+0x104>)
  401ab8:	4b2e      	ldr	r3, [pc, #184]	; (401b74 <SystemCoreClockUpdate+0xfc>)
  401aba:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401abc:	4b2b      	ldr	r3, [pc, #172]	; (401b6c <SystemCoreClockUpdate+0xf4>)
  401abe:	6a1b      	ldr	r3, [r3, #32]
  401ac0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401ac4:	2b10      	cmp	r3, #16
  401ac6:	d002      	beq.n	401ace <SystemCoreClockUpdate+0x56>
  401ac8:	2b20      	cmp	r3, #32
  401aca:	d004      	beq.n	401ad6 <SystemCoreClockUpdate+0x5e>
  401acc:	e036      	b.n	401b3c <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401ace:	4a2c      	ldr	r2, [pc, #176]	; (401b80 <SystemCoreClockUpdate+0x108>)
  401ad0:	4b28      	ldr	r3, [pc, #160]	; (401b74 <SystemCoreClockUpdate+0xfc>)
  401ad2:	601a      	str	r2, [r3, #0]
          break;
  401ad4:	e032      	b.n	401b3c <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401ad6:	4a28      	ldr	r2, [pc, #160]	; (401b78 <SystemCoreClockUpdate+0x100>)
  401ad8:	4b26      	ldr	r3, [pc, #152]	; (401b74 <SystemCoreClockUpdate+0xfc>)
  401ada:	601a      	str	r2, [r3, #0]
          break;
  401adc:	e02e      	b.n	401b3c <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401ade:	4b23      	ldr	r3, [pc, #140]	; (401b6c <SystemCoreClockUpdate+0xf4>)
  401ae0:	6a1b      	ldr	r3, [r3, #32]
  401ae2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401ae6:	d003      	beq.n	401af0 <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401ae8:	4a23      	ldr	r2, [pc, #140]	; (401b78 <SystemCoreClockUpdate+0x100>)
  401aea:	4b22      	ldr	r3, [pc, #136]	; (401b74 <SystemCoreClockUpdate+0xfc>)
  401aec:	601a      	str	r2, [r3, #0]
  401aee:	e012      	b.n	401b16 <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401af0:	4a22      	ldr	r2, [pc, #136]	; (401b7c <SystemCoreClockUpdate+0x104>)
  401af2:	4b20      	ldr	r3, [pc, #128]	; (401b74 <SystemCoreClockUpdate+0xfc>)
  401af4:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401af6:	4b1d      	ldr	r3, [pc, #116]	; (401b6c <SystemCoreClockUpdate+0xf4>)
  401af8:	6a1b      	ldr	r3, [r3, #32]
  401afa:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401afe:	2b10      	cmp	r3, #16
  401b00:	d002      	beq.n	401b08 <SystemCoreClockUpdate+0x90>
  401b02:	2b20      	cmp	r3, #32
  401b04:	d004      	beq.n	401b10 <SystemCoreClockUpdate+0x98>
  401b06:	e006      	b.n	401b16 <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401b08:	4a1d      	ldr	r2, [pc, #116]	; (401b80 <SystemCoreClockUpdate+0x108>)
  401b0a:	4b1a      	ldr	r3, [pc, #104]	; (401b74 <SystemCoreClockUpdate+0xfc>)
  401b0c:	601a      	str	r2, [r3, #0]
          break;
  401b0e:	e002      	b.n	401b16 <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401b10:	4a19      	ldr	r2, [pc, #100]	; (401b78 <SystemCoreClockUpdate+0x100>)
  401b12:	4b18      	ldr	r3, [pc, #96]	; (401b74 <SystemCoreClockUpdate+0xfc>)
  401b14:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401b16:	4b15      	ldr	r3, [pc, #84]	; (401b6c <SystemCoreClockUpdate+0xf4>)
  401b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401b1a:	f003 0303 	and.w	r3, r3, #3
  401b1e:	2b02      	cmp	r3, #2
  401b20:	d10c      	bne.n	401b3c <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401b22:	4a12      	ldr	r2, [pc, #72]	; (401b6c <SystemCoreClockUpdate+0xf4>)
  401b24:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401b26:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401b28:	4812      	ldr	r0, [pc, #72]	; (401b74 <SystemCoreClockUpdate+0xfc>)
  401b2a:	f3c3 410a 	ubfx	r1, r3, #16, #11
  401b2e:	6803      	ldr	r3, [r0, #0]
  401b30:	fb01 3303 	mla	r3, r1, r3, r3
  401b34:	b2d2      	uxtb	r2, r2
  401b36:	fbb3 f3f2 	udiv	r3, r3, r2
  401b3a:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401b3c:	4b0b      	ldr	r3, [pc, #44]	; (401b6c <SystemCoreClockUpdate+0xf4>)
  401b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401b40:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401b44:	2b70      	cmp	r3, #112	; 0x70
  401b46:	d107      	bne.n	401b58 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  401b48:	4a0a      	ldr	r2, [pc, #40]	; (401b74 <SystemCoreClockUpdate+0xfc>)
  401b4a:	6813      	ldr	r3, [r2, #0]
  401b4c:	490d      	ldr	r1, [pc, #52]	; (401b84 <SystemCoreClockUpdate+0x10c>)
  401b4e:	fba1 1303 	umull	r1, r3, r1, r3
  401b52:	085b      	lsrs	r3, r3, #1
  401b54:	6013      	str	r3, [r2, #0]
  401b56:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401b58:	4b04      	ldr	r3, [pc, #16]	; (401b6c <SystemCoreClockUpdate+0xf4>)
  401b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401b5c:	4905      	ldr	r1, [pc, #20]	; (401b74 <SystemCoreClockUpdate+0xfc>)
  401b5e:	f3c3 1202 	ubfx	r2, r3, #4, #3
  401b62:	680b      	ldr	r3, [r1, #0]
  401b64:	40d3      	lsrs	r3, r2
  401b66:	600b      	str	r3, [r1, #0]
  401b68:	4770      	bx	lr
  401b6a:	bf00      	nop
  401b6c:	400e0600 	.word	0x400e0600
  401b70:	400e1810 	.word	0x400e1810
  401b74:	20400010 	.word	0x20400010
  401b78:	00b71b00 	.word	0x00b71b00
  401b7c:	003d0900 	.word	0x003d0900
  401b80:	007a1200 	.word	0x007a1200
  401b84:	aaaaaaab 	.word	0xaaaaaaab

00401b88 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401b88:	4b12      	ldr	r3, [pc, #72]	; (401bd4 <system_init_flash+0x4c>)
  401b8a:	4298      	cmp	r0, r3
  401b8c:	d804      	bhi.n	401b98 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401b8e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401b92:	4b11      	ldr	r3, [pc, #68]	; (401bd8 <system_init_flash+0x50>)
  401b94:	601a      	str	r2, [r3, #0]
  401b96:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401b98:	4b10      	ldr	r3, [pc, #64]	; (401bdc <system_init_flash+0x54>)
  401b9a:	4298      	cmp	r0, r3
  401b9c:	d803      	bhi.n	401ba6 <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401b9e:	4a10      	ldr	r2, [pc, #64]	; (401be0 <system_init_flash+0x58>)
  401ba0:	4b0d      	ldr	r3, [pc, #52]	; (401bd8 <system_init_flash+0x50>)
  401ba2:	601a      	str	r2, [r3, #0]
  401ba4:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401ba6:	4b0f      	ldr	r3, [pc, #60]	; (401be4 <system_init_flash+0x5c>)
  401ba8:	4298      	cmp	r0, r3
  401baa:	d803      	bhi.n	401bb4 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401bac:	4a0e      	ldr	r2, [pc, #56]	; (401be8 <system_init_flash+0x60>)
  401bae:	4b0a      	ldr	r3, [pc, #40]	; (401bd8 <system_init_flash+0x50>)
  401bb0:	601a      	str	r2, [r3, #0]
  401bb2:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401bb4:	4b0d      	ldr	r3, [pc, #52]	; (401bec <system_init_flash+0x64>)
  401bb6:	4298      	cmp	r0, r3
  401bb8:	d803      	bhi.n	401bc2 <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401bba:	4a0d      	ldr	r2, [pc, #52]	; (401bf0 <system_init_flash+0x68>)
  401bbc:	4b06      	ldr	r3, [pc, #24]	; (401bd8 <system_init_flash+0x50>)
  401bbe:	601a      	str	r2, [r3, #0]
  401bc0:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401bc2:	4b0c      	ldr	r3, [pc, #48]	; (401bf4 <system_init_flash+0x6c>)
  401bc4:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401bc6:	bf94      	ite	ls
  401bc8:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401bcc:	4a0a      	ldrhi	r2, [pc, #40]	; (401bf8 <system_init_flash+0x70>)
  401bce:	4b02      	ldr	r3, [pc, #8]	; (401bd8 <system_init_flash+0x50>)
  401bd0:	601a      	str	r2, [r3, #0]
  401bd2:	4770      	bx	lr
  401bd4:	01312cff 	.word	0x01312cff
  401bd8:	400e0c00 	.word	0x400e0c00
  401bdc:	026259ff 	.word	0x026259ff
  401be0:	04000100 	.word	0x04000100
  401be4:	039386ff 	.word	0x039386ff
  401be8:	04000200 	.word	0x04000200
  401bec:	04c4b3ff 	.word	0x04c4b3ff
  401bf0:	04000300 	.word	0x04000300
  401bf4:	05f5e0ff 	.word	0x05f5e0ff
  401bf8:	04000500 	.word	0x04000500

00401bfc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401bfc:	4b09      	ldr	r3, [pc, #36]	; (401c24 <_sbrk+0x28>)
  401bfe:	681b      	ldr	r3, [r3, #0]
  401c00:	b913      	cbnz	r3, 401c08 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401c02:	4a09      	ldr	r2, [pc, #36]	; (401c28 <_sbrk+0x2c>)
  401c04:	4b07      	ldr	r3, [pc, #28]	; (401c24 <_sbrk+0x28>)
  401c06:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401c08:	4b06      	ldr	r3, [pc, #24]	; (401c24 <_sbrk+0x28>)
  401c0a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401c0c:	181a      	adds	r2, r3, r0
  401c0e:	4907      	ldr	r1, [pc, #28]	; (401c2c <_sbrk+0x30>)
  401c10:	4291      	cmp	r1, r2
  401c12:	db04      	blt.n	401c1e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401c14:	4610      	mov	r0, r2
  401c16:	4a03      	ldr	r2, [pc, #12]	; (401c24 <_sbrk+0x28>)
  401c18:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401c1a:	4618      	mov	r0, r3
  401c1c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401c1e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401c22:	4770      	bx	lr
  401c24:	20400d04 	.word	0x20400d04
  401c28:	204030c8 	.word	0x204030c8
  401c2c:	2045fffc 	.word	0x2045fffc

00401c30 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401c30:	f04f 30ff 	mov.w	r0, #4294967295
  401c34:	4770      	bx	lr
  401c36:	bf00      	nop

00401c38 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401c38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401c3c:	604b      	str	r3, [r1, #4]

	return 0;
}
  401c3e:	2000      	movs	r0, #0
  401c40:	4770      	bx	lr
  401c42:	bf00      	nop

00401c44 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401c44:	2001      	movs	r0, #1
  401c46:	4770      	bx	lr

00401c48 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401c48:	2000      	movs	r0, #0
  401c4a:	4770      	bx	lr

00401c4c <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  401c4c:	4b04      	ldr	r3, [pc, #16]	; (401c60 <AFEC_Temp_callback+0x14>)
  401c4e:	220b      	movs	r2, #11
  401c50:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  401c52:	6e9a      	ldr	r2, [r3, #104]	; 0x68
/************************************************************************/


static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  401c54:	4b03      	ldr	r3, [pc, #12]	; (401c64 <AFEC_Temp_callback+0x18>)
  401c56:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  401c58:	2201      	movs	r2, #1
  401c5a:	4b03      	ldr	r3, [pc, #12]	; (401c68 <AFEC_Temp_callback+0x1c>)
  401c5c:	701a      	strb	r2, [r3, #0]
  401c5e:	4770      	bx	lr
  401c60:	4003c000 	.word	0x4003c000
  401c64:	20400d0c 	.word	0x20400d0c
  401c68:	20400d08 	.word	0x20400d08

00401c6c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
  401c6e:	b083      	sub	sp, #12
  401c70:	4605      	mov	r5, r0
  401c72:	460c      	mov	r4, r1
	uint32_t val = 0;
  401c74:	2300      	movs	r3, #0
  401c76:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401c78:	4b29      	ldr	r3, [pc, #164]	; (401d20 <usart_serial_getchar+0xb4>)
  401c7a:	4298      	cmp	r0, r3
  401c7c:	d107      	bne.n	401c8e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  401c7e:	461f      	mov	r7, r3
  401c80:	4e28      	ldr	r6, [pc, #160]	; (401d24 <usart_serial_getchar+0xb8>)
  401c82:	4621      	mov	r1, r4
  401c84:	4638      	mov	r0, r7
  401c86:	47b0      	blx	r6
  401c88:	2800      	cmp	r0, #0
  401c8a:	d1fa      	bne.n	401c82 <usart_serial_getchar+0x16>
  401c8c:	e015      	b.n	401cba <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401c8e:	4b26      	ldr	r3, [pc, #152]	; (401d28 <usart_serial_getchar+0xbc>)
  401c90:	4298      	cmp	r0, r3
  401c92:	d107      	bne.n	401ca4 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  401c94:	461f      	mov	r7, r3
  401c96:	4e23      	ldr	r6, [pc, #140]	; (401d24 <usart_serial_getchar+0xb8>)
  401c98:	4621      	mov	r1, r4
  401c9a:	4638      	mov	r0, r7
  401c9c:	47b0      	blx	r6
  401c9e:	2800      	cmp	r0, #0
  401ca0:	d1fa      	bne.n	401c98 <usart_serial_getchar+0x2c>
  401ca2:	e015      	b.n	401cd0 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401ca4:	4b21      	ldr	r3, [pc, #132]	; (401d2c <usart_serial_getchar+0xc0>)
  401ca6:	4298      	cmp	r0, r3
  401ca8:	d107      	bne.n	401cba <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  401caa:	461f      	mov	r7, r3
  401cac:	4e1d      	ldr	r6, [pc, #116]	; (401d24 <usart_serial_getchar+0xb8>)
  401cae:	4621      	mov	r1, r4
  401cb0:	4638      	mov	r0, r7
  401cb2:	47b0      	blx	r6
  401cb4:	2800      	cmp	r0, #0
  401cb6:	d1fa      	bne.n	401cae <usart_serial_getchar+0x42>
  401cb8:	e017      	b.n	401cea <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401cba:	4b1d      	ldr	r3, [pc, #116]	; (401d30 <usart_serial_getchar+0xc4>)
  401cbc:	429d      	cmp	r5, r3
  401cbe:	d107      	bne.n	401cd0 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  401cc0:	461f      	mov	r7, r3
  401cc2:	4e18      	ldr	r6, [pc, #96]	; (401d24 <usart_serial_getchar+0xb8>)
  401cc4:	4621      	mov	r1, r4
  401cc6:	4638      	mov	r0, r7
  401cc8:	47b0      	blx	r6
  401cca:	2800      	cmp	r0, #0
  401ccc:	d1fa      	bne.n	401cc4 <usart_serial_getchar+0x58>
  401cce:	e019      	b.n	401d04 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401cd0:	4b18      	ldr	r3, [pc, #96]	; (401d34 <usart_serial_getchar+0xc8>)
  401cd2:	429d      	cmp	r5, r3
  401cd4:	d109      	bne.n	401cea <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  401cd6:	461e      	mov	r6, r3
  401cd8:	4d17      	ldr	r5, [pc, #92]	; (401d38 <usart_serial_getchar+0xcc>)
  401cda:	a901      	add	r1, sp, #4
  401cdc:	4630      	mov	r0, r6
  401cde:	47a8      	blx	r5
  401ce0:	2800      	cmp	r0, #0
  401ce2:	d1fa      	bne.n	401cda <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  401ce4:	9b01      	ldr	r3, [sp, #4]
  401ce6:	7023      	strb	r3, [r4, #0]
  401ce8:	e018      	b.n	401d1c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401cea:	4b14      	ldr	r3, [pc, #80]	; (401d3c <usart_serial_getchar+0xd0>)
  401cec:	429d      	cmp	r5, r3
  401cee:	d109      	bne.n	401d04 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  401cf0:	461e      	mov	r6, r3
  401cf2:	4d11      	ldr	r5, [pc, #68]	; (401d38 <usart_serial_getchar+0xcc>)
  401cf4:	a901      	add	r1, sp, #4
  401cf6:	4630      	mov	r0, r6
  401cf8:	47a8      	blx	r5
  401cfa:	2800      	cmp	r0, #0
  401cfc:	d1fa      	bne.n	401cf4 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  401cfe:	9b01      	ldr	r3, [sp, #4]
  401d00:	7023      	strb	r3, [r4, #0]
  401d02:	e00b      	b.n	401d1c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401d04:	4b0e      	ldr	r3, [pc, #56]	; (401d40 <usart_serial_getchar+0xd4>)
  401d06:	429d      	cmp	r5, r3
  401d08:	d108      	bne.n	401d1c <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  401d0a:	461e      	mov	r6, r3
  401d0c:	4d0a      	ldr	r5, [pc, #40]	; (401d38 <usart_serial_getchar+0xcc>)
  401d0e:	a901      	add	r1, sp, #4
  401d10:	4630      	mov	r0, r6
  401d12:	47a8      	blx	r5
  401d14:	2800      	cmp	r0, #0
  401d16:	d1fa      	bne.n	401d0e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  401d18:	9b01      	ldr	r3, [sp, #4]
  401d1a:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401d1c:	b003      	add	sp, #12
  401d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401d20:	400e0800 	.word	0x400e0800
  401d24:	00401869 	.word	0x00401869
  401d28:	400e0a00 	.word	0x400e0a00
  401d2c:	400e1a00 	.word	0x400e1a00
  401d30:	400e1c00 	.word	0x400e1c00
  401d34:	40024000 	.word	0x40024000
  401d38:	00401981 	.word	0x00401981
  401d3c:	40028000 	.word	0x40028000
  401d40:	4002c000 	.word	0x4002c000

00401d44 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401d44:	b570      	push	{r4, r5, r6, lr}
  401d46:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401d48:	4b2a      	ldr	r3, [pc, #168]	; (401df4 <usart_serial_putchar+0xb0>)
  401d4a:	4298      	cmp	r0, r3
  401d4c:	d108      	bne.n	401d60 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  401d4e:	461e      	mov	r6, r3
  401d50:	4d29      	ldr	r5, [pc, #164]	; (401df8 <usart_serial_putchar+0xb4>)
  401d52:	4621      	mov	r1, r4
  401d54:	4630      	mov	r0, r6
  401d56:	47a8      	blx	r5
  401d58:	2800      	cmp	r0, #0
  401d5a:	d1fa      	bne.n	401d52 <usart_serial_putchar+0xe>
		return 1;
  401d5c:	2001      	movs	r0, #1
  401d5e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401d60:	4b26      	ldr	r3, [pc, #152]	; (401dfc <usart_serial_putchar+0xb8>)
  401d62:	4298      	cmp	r0, r3
  401d64:	d108      	bne.n	401d78 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  401d66:	461e      	mov	r6, r3
  401d68:	4d23      	ldr	r5, [pc, #140]	; (401df8 <usart_serial_putchar+0xb4>)
  401d6a:	4621      	mov	r1, r4
  401d6c:	4630      	mov	r0, r6
  401d6e:	47a8      	blx	r5
  401d70:	2800      	cmp	r0, #0
  401d72:	d1fa      	bne.n	401d6a <usart_serial_putchar+0x26>
		return 1;
  401d74:	2001      	movs	r0, #1
  401d76:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401d78:	4b21      	ldr	r3, [pc, #132]	; (401e00 <usart_serial_putchar+0xbc>)
  401d7a:	4298      	cmp	r0, r3
  401d7c:	d108      	bne.n	401d90 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  401d7e:	461e      	mov	r6, r3
  401d80:	4d1d      	ldr	r5, [pc, #116]	; (401df8 <usart_serial_putchar+0xb4>)
  401d82:	4621      	mov	r1, r4
  401d84:	4630      	mov	r0, r6
  401d86:	47a8      	blx	r5
  401d88:	2800      	cmp	r0, #0
  401d8a:	d1fa      	bne.n	401d82 <usart_serial_putchar+0x3e>
		return 1;
  401d8c:	2001      	movs	r0, #1
  401d8e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401d90:	4b1c      	ldr	r3, [pc, #112]	; (401e04 <usart_serial_putchar+0xc0>)
  401d92:	4298      	cmp	r0, r3
  401d94:	d108      	bne.n	401da8 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  401d96:	461e      	mov	r6, r3
  401d98:	4d17      	ldr	r5, [pc, #92]	; (401df8 <usart_serial_putchar+0xb4>)
  401d9a:	4621      	mov	r1, r4
  401d9c:	4630      	mov	r0, r6
  401d9e:	47a8      	blx	r5
  401da0:	2800      	cmp	r0, #0
  401da2:	d1fa      	bne.n	401d9a <usart_serial_putchar+0x56>
		return 1;
  401da4:	2001      	movs	r0, #1
  401da6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401da8:	4b17      	ldr	r3, [pc, #92]	; (401e08 <usart_serial_putchar+0xc4>)
  401daa:	4298      	cmp	r0, r3
  401dac:	d108      	bne.n	401dc0 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  401dae:	461e      	mov	r6, r3
  401db0:	4d16      	ldr	r5, [pc, #88]	; (401e0c <usart_serial_putchar+0xc8>)
  401db2:	4621      	mov	r1, r4
  401db4:	4630      	mov	r0, r6
  401db6:	47a8      	blx	r5
  401db8:	2800      	cmp	r0, #0
  401dba:	d1fa      	bne.n	401db2 <usart_serial_putchar+0x6e>
		return 1;
  401dbc:	2001      	movs	r0, #1
  401dbe:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401dc0:	4b13      	ldr	r3, [pc, #76]	; (401e10 <usart_serial_putchar+0xcc>)
  401dc2:	4298      	cmp	r0, r3
  401dc4:	d108      	bne.n	401dd8 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  401dc6:	461e      	mov	r6, r3
  401dc8:	4d10      	ldr	r5, [pc, #64]	; (401e0c <usart_serial_putchar+0xc8>)
  401dca:	4621      	mov	r1, r4
  401dcc:	4630      	mov	r0, r6
  401dce:	47a8      	blx	r5
  401dd0:	2800      	cmp	r0, #0
  401dd2:	d1fa      	bne.n	401dca <usart_serial_putchar+0x86>
		return 1;
  401dd4:	2001      	movs	r0, #1
  401dd6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401dd8:	4b0e      	ldr	r3, [pc, #56]	; (401e14 <usart_serial_putchar+0xd0>)
  401dda:	4298      	cmp	r0, r3
  401ddc:	d108      	bne.n	401df0 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  401dde:	461e      	mov	r6, r3
  401de0:	4d0a      	ldr	r5, [pc, #40]	; (401e0c <usart_serial_putchar+0xc8>)
  401de2:	4621      	mov	r1, r4
  401de4:	4630      	mov	r0, r6
  401de6:	47a8      	blx	r5
  401de8:	2800      	cmp	r0, #0
  401dea:	d1fa      	bne.n	401de2 <usart_serial_putchar+0x9e>
		return 1;
  401dec:	2001      	movs	r0, #1
  401dee:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401df0:	2000      	movs	r0, #0
}
  401df2:	bd70      	pop	{r4, r5, r6, pc}
  401df4:	400e0800 	.word	0x400e0800
  401df8:	00401855 	.word	0x00401855
  401dfc:	400e0a00 	.word	0x400e0a00
  401e00:	400e1a00 	.word	0x400e1a00
  401e04:	400e1c00 	.word	0x400e1c00
  401e08:	40024000 	.word	0x40024000
  401e0c:	00401969 	.word	0x00401969
  401e10:	40028000 	.word	0x40028000
  401e14:	4002c000 	.word	0x4002c000

00401e18 <RTC_init>:
   */
  ul_temp = (ul_vol - 720)  * 100 / 233 + 27;
  return(ul_temp);
}

void RTC_init(){
  401e18:	b530      	push	{r4, r5, lr}
  401e1a:	b083      	sub	sp, #12
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  401e1c:	2002      	movs	r0, #2
  401e1e:	4b13      	ldr	r3, [pc, #76]	; (401e6c <RTC_init+0x54>)
  401e20:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  401e22:	4c13      	ldr	r4, [pc, #76]	; (401e70 <RTC_init+0x58>)
  401e24:	2100      	movs	r1, #0
  401e26:	4620      	mov	r0, r4
  401e28:	4b12      	ldr	r3, [pc, #72]	; (401e74 <RTC_init+0x5c>)
  401e2a:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  401e2c:	2330      	movs	r3, #48	; 0x30
  401e2e:	9300      	str	r3, [sp, #0]
  401e30:	231d      	movs	r3, #29
  401e32:	220b      	movs	r2, #11
  401e34:	f240 71e1 	movw	r1, #2017	; 0x7e1
  401e38:	4620      	mov	r0, r4
  401e3a:	4d0f      	ldr	r5, [pc, #60]	; (401e78 <RTC_init+0x60>)
  401e3c:	47a8      	blx	r5
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  401e3e:	2300      	movs	r3, #0
  401e40:	222f      	movs	r2, #47	; 0x2f
  401e42:	2111      	movs	r1, #17
  401e44:	4620      	mov	r0, r4
  401e46:	4d0d      	ldr	r5, [pc, #52]	; (401e7c <RTC_init+0x64>)
  401e48:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401e4a:	4b0d      	ldr	r3, [pc, #52]	; (401e80 <RTC_init+0x68>)
  401e4c:	2204      	movs	r2, #4
  401e4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401e52:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401e56:	2100      	movs	r1, #0
  401e58:	f883 1302 	strb.w	r1, [r3, #770]	; 0x302
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401e5c:	601a      	str	r2, [r3, #0]
    NVIC_ClearPendingIRQ(RTC_IRQn);
    NVIC_SetPriority(RTC_IRQn, 0);
    NVIC_EnableIRQ(RTC_IRQn);

    /* Ativa interrupcao via alarme */
    rtc_enable_interrupt(RTC,  RTC_IER_ALREN);
  401e5e:	2102      	movs	r1, #2
  401e60:	4620      	mov	r0, r4
  401e62:	4b08      	ldr	r3, [pc, #32]	; (401e84 <RTC_init+0x6c>)
  401e64:	4798      	blx	r3
}
  401e66:	b003      	add	sp, #12
  401e68:	bd30      	pop	{r4, r5, pc}
  401e6a:	bf00      	nop
  401e6c:	004014b5 	.word	0x004014b5
  401e70:	400e1860 	.word	0x400e1860
  401e74:	00401509 	.word	0x00401509
  401e78:	00401611 	.word	0x00401611
  401e7c:	00401581 	.word	0x00401581
  401e80:	e000e100 	.word	0xe000e100
  401e84:	00401521 	.word	0x00401521

00401e88 <main>:
 * Initialize system, UART console, network then start weather client.
 *
 * \return Program return value.
 */
int main(void)
{
  401e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e8c:	b095      	sub	sp, #84	; 0x54
	/* Initialize the board. */
	sysclk_init();
  401e8e:	4ba0      	ldr	r3, [pc, #640]	; (402110 <main+0x288>)
  401e90:	4798      	blx	r3
	board_init();
  401e92:	4ba0      	ldr	r3, [pc, #640]	; (402114 <main+0x28c>)
  401e94:	4798      	blx	r3
  401e96:	200a      	movs	r0, #10
  401e98:	4d9f      	ldr	r5, [pc, #636]	; (402118 <main+0x290>)
  401e9a:	47a8      	blx	r5
  401e9c:	200b      	movs	r0, #11
  401e9e:	47a8      	blx	r5
  401ea0:	200c      	movs	r0, #12
  401ea2:	47a8      	blx	r5
  401ea4:	2010      	movs	r0, #16
  401ea6:	47a8      	blx	r5
  401ea8:	2011      	movs	r0, #17
  401eaa:	47a8      	blx	r5
  401eac:	200e      	movs	r0, #14
  401eae:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401eb0:	4f9a      	ldr	r7, [pc, #616]	; (40211c <main+0x294>)
  401eb2:	4b9b      	ldr	r3, [pc, #620]	; (402120 <main+0x298>)
  401eb4:	601f      	str	r7, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401eb6:	4a9b      	ldr	r2, [pc, #620]	; (402124 <main+0x29c>)
  401eb8:	4b9b      	ldr	r3, [pc, #620]	; (402128 <main+0x2a0>)
  401eba:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401ebc:	4a9b      	ldr	r2, [pc, #620]	; (40212c <main+0x2a4>)
  401ebe:	4b9c      	ldr	r3, [pc, #624]	; (402130 <main+0x2a8>)
  401ec0:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  401ec2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401ec6:	9305      	str	r3, [sp, #20]
	usart_settings.char_length = opt->charlength;
  401ec8:	23c0      	movs	r3, #192	; 0xc0
  401eca:	9306      	str	r3, [sp, #24]
	usart_settings.parity_type = opt->paritytype;
  401ecc:	f44f 6600 	mov.w	r6, #2048	; 0x800
  401ed0:	9607      	str	r6, [sp, #28]
	usart_settings.stop_bits= opt->stopbits;
  401ed2:	2400      	movs	r4, #0
  401ed4:	9408      	str	r4, [sp, #32]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401ed6:	9409      	str	r4, [sp, #36]	; 0x24
  401ed8:	200e      	movs	r0, #14
  401eda:	47a8      	blx	r5
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401edc:	4a95      	ldr	r2, [pc, #596]	; (402134 <main+0x2ac>)
  401ede:	a905      	add	r1, sp, #20
  401ee0:	4638      	mov	r0, r7
  401ee2:	4b95      	ldr	r3, [pc, #596]	; (402138 <main+0x2b0>)
  401ee4:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401ee6:	4638      	mov	r0, r7
  401ee8:	4b94      	ldr	r3, [pc, #592]	; (40213c <main+0x2b4>)
  401eea:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401eec:	4638      	mov	r0, r7
  401eee:	4b94      	ldr	r3, [pc, #592]	; (402140 <main+0x2b8>)
  401ef0:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401ef2:	4f94      	ldr	r7, [pc, #592]	; (402144 <main+0x2bc>)
  401ef4:	683b      	ldr	r3, [r7, #0]
  401ef6:	4621      	mov	r1, r4
  401ef8:	6898      	ldr	r0, [r3, #8]
  401efa:	4d93      	ldr	r5, [pc, #588]	; (402148 <main+0x2c0>)
  401efc:	47a8      	blx	r5
	setbuf(stdin, NULL);
  401efe:	683b      	ldr	r3, [r7, #0]
  401f00:	4621      	mov	r1, r4
  401f02:	6858      	ldr	r0, [r3, #4]
  401f04:	47a8      	blx	r5
	/* inicializa delay */
	delay_init(sysclk_get_cpu_hz());
	
	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  401f06:	4891      	ldr	r0, [pc, #580]	; (40214c <main+0x2c4>)
  401f08:	4b91      	ldr	r3, [pc, #580]	; (402150 <main+0x2c8>)
  401f0a:	4798      	blx	r3
	
	/** Inicializa RTC */
	RTC_init();
  401f0c:	4b91      	ldr	r3, [pc, #580]	; (402154 <main+0x2cc>)
  401f0e:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401f10:	4b91      	ldr	r3, [pc, #580]	; (402158 <main+0x2d0>)
  401f12:	615e      	str	r6, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401f14:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  401f18:	665e      	str	r6, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  401f1a:	f8c3 6090 	str.w	r6, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  401f1e:	655e      	str	r6, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  401f20:	625e      	str	r6, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401f22:	f8c3 6080 	str.w	r6, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401f26:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401f28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  401f2c:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  401f2e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401f30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  401f34:	675a      	str	r2, [r3, #116]	; 0x74
	/* Set direction and pullup on the given button IOPORT */
	ioport_set_pin_dir(GPIO_PUSH_BUTTON_1, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(GPIO_PUSH_BUTTON_1, IOPORT_MODE_PULLUP);

	/* Initialize display parameter */
	g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  401f36:	4889      	ldr	r0, [pc, #548]	; (40215c <main+0x2d4>)
  401f38:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401f3c:	6003      	str	r3, [r0, #0]
	g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  401f3e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  401f42:	6043      	str	r3, [r0, #4]
	g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_WHITE);
  401f44:	f8df 8270 	ldr.w	r8, [pc, #624]	; 4021b8 <main+0x330>
  401f48:	f8c0 8008 	str.w	r8, [r0, #8]
	g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_WHITE);
  401f4c:	f8c0 800c 	str.w	r8, [r0, #12]

	/* Initialize LCD */
	ili9488_init(&g_ili9488_display_opt);
  401f50:	4b83      	ldr	r3, [pc, #524]	; (402160 <main+0x2d8>)
  401f52:	4798      	blx	r3
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  401f54:	f240 13df 	movw	r3, #479	; 0x1df
  401f58:	f240 123f 	movw	r2, #319	; 0x13f
  401f5c:	4621      	mov	r1, r4
  401f5e:	4620      	mov	r0, r4
  401f60:	4d80      	ldr	r5, [pc, #512]	; (402164 <main+0x2dc>)
  401f62:	47a8      	blx	r5
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_TURQUOISE));
  401f64:	4880      	ldr	r0, [pc, #512]	; (402168 <main+0x2e0>)
  401f66:	4f81      	ldr	r7, [pc, #516]	; (40216c <main+0x2e4>)
  401f68:	47b8      	blx	r7
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, 120-1);
  401f6a:	2377      	movs	r3, #119	; 0x77
  401f6c:	f240 123f 	movw	r2, #319	; 0x13f
  401f70:	4621      	mov	r1, r4
  401f72:	4620      	mov	r0, r4
  401f74:	47a8      	blx	r5
	ili9488_draw_filled_rectangle(0, 360, ILI9488_LCD_WIDTH-1, 480-1);
  401f76:	f240 13df 	movw	r3, #479	; 0x1df
  401f7a:	f240 123f 	movw	r2, #319	; 0x13f
  401f7e:	f44f 71b4 	mov.w	r1, #360	; 0x168
  401f82:	4620      	mov	r0, r4
  401f84:	47a8      	blx	r5
	//ili9488_draw_pixmap(0, 50, 319, 129, logoImage);

    /* Escreve na tela */
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  401f86:	4640      	mov	r0, r8
  401f88:	47b8      	blx	r7
	ili9488_draw_filled_rectangle(0, 300, ILI9488_LCD_WIDTH-1, 315);
  401f8a:	f240 133b 	movw	r3, #315	; 0x13b
  401f8e:	f240 123f 	movw	r2, #319	; 0x13f
  401f92:	f44f 7196 	mov.w	r1, #300	; 0x12c
  401f96:	4620      	mov	r0, r4
  401f98:	47a8      	blx	r5
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  401f9a:	4620      	mov	r0, r4
  401f9c:	47b8      	blx	r7
	ili9488_draw_string(30, 100, (uint8_t *)"Sensor de Temperatura");
  401f9e:	4a74      	ldr	r2, [pc, #464]	; (402170 <main+0x2e8>)
  401fa0:	2164      	movs	r1, #100	; 0x64
  401fa2:	201e      	movs	r0, #30
  401fa4:	4b73      	ldr	r3, [pc, #460]	; (402174 <main+0x2ec>)
  401fa6:	4798      	blx	r3
	 /************************************* 
   * Ativa e configura AFEC
   *************************************/  

  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  401fa8:	4d73      	ldr	r5, [pc, #460]	; (402178 <main+0x2f0>)
  401faa:	4628      	mov	r0, r5
  401fac:	4b73      	ldr	r3, [pc, #460]	; (40217c <main+0x2f4>)
  401fae:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  401fb0:	a80e      	add	r0, sp, #56	; 0x38
  401fb2:	4b73      	ldr	r3, [pc, #460]	; (402180 <main+0x2f8>)
  401fb4:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  401fb6:	a90e      	add	r1, sp, #56	; 0x38
  401fb8:	4628      	mov	r0, r5
  401fba:	4b72      	ldr	r3, [pc, #456]	; (402184 <main+0x2fc>)
  401fbc:	4798      	blx	r3
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
	uint32_t reg;

	reg = afec->AFEC_MR;
  401fbe:	686b      	ldr	r3, [r5, #4]

	if (trigger == AFEC_TRIG_FREERUN) {
		reg |= AFEC_MR_FREERUN_ON;
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  401fc0:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
	}

	afec->AFEC_MR = reg;
  401fc4:	606b      	str	r3, [r5, #4]
  
  /* Configura trigger por software */
	afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  
  /* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1); 
  401fc6:	2301      	movs	r3, #1
  401fc8:	4a6f      	ldr	r2, [pc, #444]	; (402188 <main+0x300>)
  401fca:	210b      	movs	r1, #11
  401fcc:	4628      	mov	r0, r5
  401fce:	4f6f      	ldr	r7, [pc, #444]	; (40218c <main+0x304>)
  401fd0:	47b8      	blx	r7
   
  /*** Configuracao especfica do canal AFEC ***/
	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  401fd2:	a80d      	add	r0, sp, #52	; 0x34
  401fd4:	4b6e      	ldr	r3, [pc, #440]	; (402190 <main+0x308>)
  401fd6:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  401fd8:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  401fdc:	aa0d      	add	r2, sp, #52	; 0x34
  401fde:	210b      	movs	r1, #11
  401fe0:	4628      	mov	r0, r5
  401fe2:	4b6c      	ldr	r3, [pc, #432]	; (402194 <main+0x30c>)
  401fe4:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  401fe6:	230b      	movs	r3, #11
  401fe8:	666b      	str	r3, [r5, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  401fea:	f44f 7300 	mov.w	r3, #512	; 0x200
  401fee:	66eb      	str	r3, [r5, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

  /***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  401ff0:	a80b      	add	r0, sp, #44	; 0x2c
  401ff2:	4b69      	ldr	r3, [pc, #420]	; (402198 <main+0x310>)
  401ff4:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  401ff6:	a90b      	add	r1, sp, #44	; 0x2c
  401ff8:	4628      	mov	r0, r5
  401ffa:	4b68      	ldr	r3, [pc, #416]	; (40219c <main+0x314>)
  401ffc:	4798      	blx	r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  401ffe:	616e      	str	r6, [r5, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  402000:	2302      	movs	r3, #2
  402002:	602b      	str	r3, [r5, #0]
  /* Selecina canal e inicializa converso */  
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
	afec_start_software_conversion(AFEC0);
  
	while (1) {
		if(is_conversion_done == true) {
  402004:	4c66      	ldr	r4, [pc, #408]	; (4021a0 <main+0x318>)
			is_conversion_done = false;	
  402006:	f04f 0300 	mov.w	r3, #0
  40200a:	f88d 300f 	strb.w	r3, [sp, #15]
		
			printf("Temperatura : %d  \r\n",temp);
			afec_start_software_conversion(AFEC0);
			
			//limpa a tela escrevendo um retangulo branco
			ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  40200e:	4d57      	ldr	r5, [pc, #348]	; (40216c <main+0x2e4>)
			ili9488_draw_filled_rectangle(0, 140, ILI9488_LCD_WIDTH-1,360);
			//delay_s(1);
			
			//escreve temperatura
			ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
			ili9488_draw_string(30, 150, (uint8_t *)buffer);
  402010:	f8df a160 	ldr.w	sl, [pc, #352]	; 402174 <main+0x2ec>
			
			sprintf(buffer, "Temperatura : %d  \r\n",temp);
  402014:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 4021dc <main+0x354>
  /* Selecina canal e inicializa converso */  
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
	afec_start_software_conversion(AFEC0);
  
	while (1) {
		if(is_conversion_done == true) {
  402018:	7823      	ldrb	r3, [r4, #0]
  40201a:	f013 0fff 	tst.w	r3, #255	; 0xff
  40201e:	d0fb      	beq.n	402018 <main+0x190>
			is_conversion_done = false;	
  402020:	f89d 300f 	ldrb.w	r3, [sp, #15]
  402024:	7023      	strb	r3, [r4, #0]
			temp = convert_adc_to_temp(g_ul_value);			
  402026:	4b5f      	ldr	r3, [pc, #380]	; (4021a4 <main+0x31c>)
  402028:	681a      	ldr	r2, [r3, #0]

  /*
   * According to datasheet, The output voltage VT = 0.72V at 27C
   * and the temperature slope dVT/dT = 2.33 mV/C
   */
  ul_temp = (ul_vol - 720)  * 100 / 233 + 27;
  40202a:	f640 43e4 	movw	r3, #3300	; 0xce4
  40202e:	fb03 f202 	mul.w	r2, r3, r2
  402032:	4b5d      	ldr	r3, [pc, #372]	; (4021a8 <main+0x320>)
  402034:	fba3 1302 	umull	r1, r3, r3, r2
  402038:	1ad2      	subs	r2, r2, r3
  40203a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  40203e:	0adb      	lsrs	r3, r3, #11
  402040:	f5a3 7234 	sub.w	r2, r3, #720	; 0x2d0
  402044:	2364      	movs	r3, #100	; 0x64
  402046:	fb03 f302 	mul.w	r3, r3, r2
  40204a:	4a58      	ldr	r2, [pc, #352]	; (4021ac <main+0x324>)
  40204c:	fb82 2103 	smull	r2, r1, r2, r3
  402050:	4419      	add	r1, r3
  402052:	17db      	asrs	r3, r3, #31
  402054:	ebc3 11e1 	rsb	r1, r3, r1, asr #7
  402058:	311b      	adds	r1, #27
	afec_start_software_conversion(AFEC0);
  
	while (1) {
		if(is_conversion_done == true) {
			is_conversion_done = false;	
			temp = convert_adc_to_temp(g_ul_value);			
  40205a:	4e55      	ldr	r6, [pc, #340]	; (4021b0 <main+0x328>)
  40205c:	7031      	strb	r1, [r6, #0]
		
			printf("Temperatura : %d  \r\n",temp);
  40205e:	4f55      	ldr	r7, [pc, #340]	; (4021b4 <main+0x32c>)
  402060:	b2c9      	uxtb	r1, r1
  402062:	4638      	mov	r0, r7
  402064:	4b3a      	ldr	r3, [pc, #232]	; (402150 <main+0x2c8>)
  402066:	4798      	blx	r3
  402068:	2202      	movs	r2, #2
  40206a:	4b43      	ldr	r3, [pc, #268]	; (402178 <main+0x2f0>)
  40206c:	601a      	str	r2, [r3, #0]
			afec_start_software_conversion(AFEC0);
			
			//limpa a tela escrevendo um retangulo branco
			ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  40206e:	4852      	ldr	r0, [pc, #328]	; (4021b8 <main+0x330>)
  402070:	47a8      	blx	r5
			ili9488_draw_filled_rectangle(0, 140, ILI9488_LCD_WIDTH-1,360);
  402072:	f44f 73b4 	mov.w	r3, #360	; 0x168
  402076:	f240 123f 	movw	r2, #319	; 0x13f
  40207a:	218c      	movs	r1, #140	; 0x8c
  40207c:	2000      	movs	r0, #0
  40207e:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 402164 <main+0x2dc>
  402082:	47c0      	blx	r8
			//delay_s(1);
			
			//escreve temperatura
			ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  402084:	2000      	movs	r0, #0
  402086:	47a8      	blx	r5
			ili9488_draw_string(30, 150, (uint8_t *)buffer);
  402088:	f8df 8154 	ldr.w	r8, [pc, #340]	; 4021e0 <main+0x358>
  40208c:	4642      	mov	r2, r8
  40208e:	2196      	movs	r1, #150	; 0x96
  402090:	201e      	movs	r0, #30
  402092:	47d0      	blx	sl
			
			sprintf(buffer, "Temperatura : %d  \r\n",temp);
  402094:	7832      	ldrb	r2, [r6, #0]
  402096:	4639      	mov	r1, r7
  402098:	4640      	mov	r0, r8
  40209a:	47c8      	blx	r9

			
			//determina a cor do grafico conforme temperatura
			if(temp<25){
  40209c:	7833      	ldrb	r3, [r6, #0]
  40209e:	2b18      	cmp	r3, #24
  4020a0:	d80b      	bhi.n	4020ba <main+0x232>
				ili9488_set_foreground_color(COLOR_CONVERT(COLOR_LIGHTBLUE));
  4020a2:	4846      	ldr	r0, [pc, #280]	; (4021bc <main+0x334>)
  4020a4:	47a8      	blx	r5
				printf("||| \n");
  4020a6:	4846      	ldr	r0, [pc, #280]	; (4021c0 <main+0x338>)
  4020a8:	4b29      	ldr	r3, [pc, #164]	; (402150 <main+0x2c8>)
  4020aa:	4798      	blx	r3
				ili9488_draw_filled_rectangle(10, 180, 60,200);
  4020ac:	23c8      	movs	r3, #200	; 0xc8
  4020ae:	223c      	movs	r2, #60	; 0x3c
  4020b0:	21b4      	movs	r1, #180	; 0xb4
  4020b2:	200a      	movs	r0, #10
  4020b4:	4e2b      	ldr	r6, [pc, #172]	; (402164 <main+0x2dc>)
  4020b6:	47b0      	blx	r6
  4020b8:	e0a1      	b.n	4021fe <main+0x376>
			}
			else if(temp<28){
  4020ba:	2b1b      	cmp	r3, #27
  4020bc:	d80b      	bhi.n	4020d6 <main+0x24e>
				ili9488_set_foreground_color(COLOR_CONVERT(COLOR_YELLOW));
  4020be:	4841      	ldr	r0, [pc, #260]	; (4021c4 <main+0x33c>)
  4020c0:	47a8      	blx	r5
				printf("|||||| \n");
  4020c2:	4841      	ldr	r0, [pc, #260]	; (4021c8 <main+0x340>)
  4020c4:	4b22      	ldr	r3, [pc, #136]	; (402150 <main+0x2c8>)
  4020c6:	4798      	blx	r3
				ili9488_draw_filled_rectangle(10, 180, 120,200);
  4020c8:	23c8      	movs	r3, #200	; 0xc8
  4020ca:	2278      	movs	r2, #120	; 0x78
  4020cc:	21b4      	movs	r1, #180	; 0xb4
  4020ce:	200a      	movs	r0, #10
  4020d0:	4e24      	ldr	r6, [pc, #144]	; (402164 <main+0x2dc>)
  4020d2:	47b0      	blx	r6
  4020d4:	e093      	b.n	4021fe <main+0x376>
			}
			else if(temp<31){
  4020d6:	2b1e      	cmp	r3, #30
  4020d8:	d80b      	bhi.n	4020f2 <main+0x26a>
				ili9488_set_foreground_color(COLOR_CONVERT(COLOR_ORANGE));
  4020da:	483c      	ldr	r0, [pc, #240]	; (4021cc <main+0x344>)
  4020dc:	47a8      	blx	r5
				printf("|||||||||\n");
  4020de:	483c      	ldr	r0, [pc, #240]	; (4021d0 <main+0x348>)
  4020e0:	4b1b      	ldr	r3, [pc, #108]	; (402150 <main+0x2c8>)
  4020e2:	4798      	blx	r3
				ili9488_draw_filled_rectangle(10, 180, 180,200);
  4020e4:	23c8      	movs	r3, #200	; 0xc8
  4020e6:	22b4      	movs	r2, #180	; 0xb4
  4020e8:	4611      	mov	r1, r2
  4020ea:	200a      	movs	r0, #10
  4020ec:	4e1d      	ldr	r6, [pc, #116]	; (402164 <main+0x2dc>)
  4020ee:	47b0      	blx	r6
  4020f0:	e085      	b.n	4021fe <main+0x376>
			}
			else if(temp<34){
  4020f2:	2b21      	cmp	r3, #33	; 0x21
  4020f4:	d876      	bhi.n	4021e4 <main+0x35c>
				ili9488_set_foreground_color(COLOR_CONVERT(COLOR_TOMATO));
  4020f6:	4837      	ldr	r0, [pc, #220]	; (4021d4 <main+0x34c>)
  4020f8:	47a8      	blx	r5
				printf("||||||||||||\n");
  4020fa:	4837      	ldr	r0, [pc, #220]	; (4021d8 <main+0x350>)
  4020fc:	4b14      	ldr	r3, [pc, #80]	; (402150 <main+0x2c8>)
  4020fe:	4798      	blx	r3
				ili9488_draw_filled_rectangle(10, 180, 240,200);
  402100:	23c8      	movs	r3, #200	; 0xc8
  402102:	22f0      	movs	r2, #240	; 0xf0
  402104:	21b4      	movs	r1, #180	; 0xb4
  402106:	200a      	movs	r0, #10
  402108:	4e16      	ldr	r6, [pc, #88]	; (402164 <main+0x2dc>)
  40210a:	47b0      	blx	r6
  40210c:	e077      	b.n	4021fe <main+0x376>
  40210e:	bf00      	nop
  402110:	0040019d 	.word	0x0040019d
  402114:	00400425 	.word	0x00400425
  402118:	004014b5 	.word	0x004014b5
  40211c:	40028000 	.word	0x40028000
  402120:	20400d54 	.word	0x20400d54
  402124:	00401d45 	.word	0x00401d45
  402128:	20400d50 	.word	0x20400d50
  40212c:	00401c6d 	.word	0x00401c6d
  402130:	20400d4c 	.word	0x20400d4c
  402134:	08f0d180 	.word	0x08f0d180
  402138:	00401905 	.word	0x00401905
  40213c:	00401959 	.word	0x00401959
  402140:	00401961 	.word	0x00401961
  402144:	20400440 	.word	0x20400440
  402148:	00402985 	.word	0x00402985
  40214c:	0040915c 	.word	0x0040915c
  402150:	0040278d 	.word	0x0040278d
  402154:	00401e19 	.word	0x00401e19
  402158:	400e0e00 	.word	0x400e0e00
  40215c:	20400e48 	.word	0x20400e48
  402160:	00400981 	.word	0x00400981
  402164:	00400b7d 	.word	0x00400b7d
  402168:	0040e0d0 	.word	0x0040e0d0
  40216c:	004008f5 	.word	0x004008f5
  402170:	004091b0 	.word	0x004091b0
  402174:	00400c35 	.word	0x00400c35
  402178:	4003c000 	.word	0x4003c000
  40217c:	00400f75 	.word	0x00400f75
  402180:	00400da5 	.word	0x00400da5
  402184:	00400df5 	.word	0x00400df5
  402188:	00401c4d 	.word	0x00401c4d
  40218c:	00400ef5 	.word	0x00400ef5
  402190:	00400dd5 	.word	0x00400dd5
  402194:	00400d61 	.word	0x00400d61
  402198:	00400de1 	.word	0x00400de1
  40219c:	00400d91 	.word	0x00400d91
  4021a0:	20400d08 	.word	0x20400d08
  4021a4:	20400d0c 	.word	0x20400d0c
  4021a8:	00100101 	.word	0x00100101
  4021ac:	8ca29c05 	.word	0x8ca29c05
  4021b0:	20400de0 	.word	0x20400de0
  4021b4:	004091c8 	.word	0x004091c8
  4021b8:	00fcfcfc 	.word	0x00fcfcfc
  4021bc:	00acd8e4 	.word	0x00acd8e4
  4021c0:	004091e0 	.word	0x004091e0
  4021c4:	00fcfc00 	.word	0x00fcfc00
  4021c8:	004091e8 	.word	0x004091e8
  4021cc:	00fca400 	.word	0x00fca400
  4021d0:	004091f4 	.word	0x004091f4
  4021d4:	00fc6044 	.word	0x00fc6044
  4021d8:	00409200 	.word	0x00409200
  4021dc:	00402ae5 	.word	0x00402ae5
  4021e0:	20400de4 	.word	0x20400de4
			}
			else{
				ili9488_set_foreground_color(COLOR_CONVERT(COLOR_RED));
  4021e4:	f44f 007c 	mov.w	r0, #16515072	; 0xfc0000
  4021e8:	47a8      	blx	r5
				printf("|||||||||||||||\n");
  4021ea:	4814      	ldr	r0, [pc, #80]	; (40223c <main+0x3b4>)
  4021ec:	4b14      	ldr	r3, [pc, #80]	; (402240 <main+0x3b8>)
  4021ee:	4798      	blx	r3
				ili9488_draw_filled_rectangle(10, 180, 300,200);
  4021f0:	23c8      	movs	r3, #200	; 0xc8
  4021f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
  4021f6:	21b4      	movs	r1, #180	; 0xb4
  4021f8:	200a      	movs	r0, #10
  4021fa:	4e12      	ldr	r6, [pc, #72]	; (402244 <main+0x3bc>)
  4021fc:	47b0      	blx	r6
			
			//escreve retangulo
			//ili9488_draw_filled_rectangle(10, 180, largura,200);
			
			//horario
			rtc_get_time(RTC, &hora, &minuto, &segundo);
  4021fe:	4e12      	ldr	r6, [pc, #72]	; (402248 <main+0x3c0>)
  402200:	f8df 8060 	ldr.w	r8, [pc, #96]	; 402264 <main+0x3dc>
  402204:	4f11      	ldr	r7, [pc, #68]	; (40224c <main+0x3c4>)
  402206:	4633      	mov	r3, r6
  402208:	4642      	mov	r2, r8
  40220a:	4639      	mov	r1, r7
  40220c:	4810      	ldr	r0, [pc, #64]	; (402250 <main+0x3c8>)
  40220e:	f8df b058 	ldr.w	fp, [pc, #88]	; 402268 <main+0x3e0>
  402212:	47d8      	blx	fp
			sprintf(bufferTime, "Hora atual: %d:%d:%d \n", hora,minuto,segundo);
  402214:	f8d8 3000 	ldr.w	r3, [r8]
  402218:	683a      	ldr	r2, [r7, #0]
  40221a:	4f0e      	ldr	r7, [pc, #56]	; (402254 <main+0x3cc>)
  40221c:	6831      	ldr	r1, [r6, #0]
  40221e:	9100      	str	r1, [sp, #0]
  402220:	490d      	ldr	r1, [pc, #52]	; (402258 <main+0x3d0>)
  402222:	4638      	mov	r0, r7
  402224:	47c8      	blx	r9
			ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  402226:	2000      	movs	r0, #0
  402228:	47a8      	blx	r5
			ili9488_draw_string(30, 230, (uint8_t *)bufferTime);
  40222a:	463a      	mov	r2, r7
  40222c:	21e6      	movs	r1, #230	; 0xe6
  40222e:	201e      	movs	r0, #30
  402230:	47d0      	blx	sl

			
			delay_s(1);
  402232:	480a      	ldr	r0, [pc, #40]	; (40225c <main+0x3d4>)
  402234:	4b0a      	ldr	r3, [pc, #40]	; (402260 <main+0x3d8>)
  402236:	4798      	blx	r3
  402238:	e6ee      	b.n	402018 <main+0x190>
  40223a:	bf00      	nop
  40223c:	00409210 	.word	0x00409210
  402240:	0040278d 	.word	0x0040278d
  402244:	00400b7d 	.word	0x00400b7d
  402248:	20400ebc 	.word	0x20400ebc
  40224c:	20400ddc 	.word	0x20400ddc
  402250:	400e1860 	.word	0x400e1860
  402254:	20400e58 	.word	0x20400e58
  402258:	00409224 	.word	0x00409224
  40225c:	0303af6b 	.word	0x0303af6b
  402260:	20400001 	.word	0x20400001
  402264:	20400dd8 	.word	0x20400dd8
  402268:	00401525 	.word	0x00401525

0040226c <__aeabi_drsub>:
  40226c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402270:	e002      	b.n	402278 <__adddf3>
  402272:	bf00      	nop

00402274 <__aeabi_dsub>:
  402274:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402278 <__adddf3>:
  402278:	b530      	push	{r4, r5, lr}
  40227a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40227e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402282:	ea94 0f05 	teq	r4, r5
  402286:	bf08      	it	eq
  402288:	ea90 0f02 	teqeq	r0, r2
  40228c:	bf1f      	itttt	ne
  40228e:	ea54 0c00 	orrsne.w	ip, r4, r0
  402292:	ea55 0c02 	orrsne.w	ip, r5, r2
  402296:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40229a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40229e:	f000 80e2 	beq.w	402466 <__adddf3+0x1ee>
  4022a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4022a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4022aa:	bfb8      	it	lt
  4022ac:	426d      	neglt	r5, r5
  4022ae:	dd0c      	ble.n	4022ca <__adddf3+0x52>
  4022b0:	442c      	add	r4, r5
  4022b2:	ea80 0202 	eor.w	r2, r0, r2
  4022b6:	ea81 0303 	eor.w	r3, r1, r3
  4022ba:	ea82 0000 	eor.w	r0, r2, r0
  4022be:	ea83 0101 	eor.w	r1, r3, r1
  4022c2:	ea80 0202 	eor.w	r2, r0, r2
  4022c6:	ea81 0303 	eor.w	r3, r1, r3
  4022ca:	2d36      	cmp	r5, #54	; 0x36
  4022cc:	bf88      	it	hi
  4022ce:	bd30      	pophi	{r4, r5, pc}
  4022d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4022d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4022d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4022dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4022e0:	d002      	beq.n	4022e8 <__adddf3+0x70>
  4022e2:	4240      	negs	r0, r0
  4022e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4022e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4022ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4022f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4022f4:	d002      	beq.n	4022fc <__adddf3+0x84>
  4022f6:	4252      	negs	r2, r2
  4022f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4022fc:	ea94 0f05 	teq	r4, r5
  402300:	f000 80a7 	beq.w	402452 <__adddf3+0x1da>
  402304:	f1a4 0401 	sub.w	r4, r4, #1
  402308:	f1d5 0e20 	rsbs	lr, r5, #32
  40230c:	db0d      	blt.n	40232a <__adddf3+0xb2>
  40230e:	fa02 fc0e 	lsl.w	ip, r2, lr
  402312:	fa22 f205 	lsr.w	r2, r2, r5
  402316:	1880      	adds	r0, r0, r2
  402318:	f141 0100 	adc.w	r1, r1, #0
  40231c:	fa03 f20e 	lsl.w	r2, r3, lr
  402320:	1880      	adds	r0, r0, r2
  402322:	fa43 f305 	asr.w	r3, r3, r5
  402326:	4159      	adcs	r1, r3
  402328:	e00e      	b.n	402348 <__adddf3+0xd0>
  40232a:	f1a5 0520 	sub.w	r5, r5, #32
  40232e:	f10e 0e20 	add.w	lr, lr, #32
  402332:	2a01      	cmp	r2, #1
  402334:	fa03 fc0e 	lsl.w	ip, r3, lr
  402338:	bf28      	it	cs
  40233a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40233e:	fa43 f305 	asr.w	r3, r3, r5
  402342:	18c0      	adds	r0, r0, r3
  402344:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402348:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40234c:	d507      	bpl.n	40235e <__adddf3+0xe6>
  40234e:	f04f 0e00 	mov.w	lr, #0
  402352:	f1dc 0c00 	rsbs	ip, ip, #0
  402356:	eb7e 0000 	sbcs.w	r0, lr, r0
  40235a:	eb6e 0101 	sbc.w	r1, lr, r1
  40235e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402362:	d31b      	bcc.n	40239c <__adddf3+0x124>
  402364:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402368:	d30c      	bcc.n	402384 <__adddf3+0x10c>
  40236a:	0849      	lsrs	r1, r1, #1
  40236c:	ea5f 0030 	movs.w	r0, r0, rrx
  402370:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402374:	f104 0401 	add.w	r4, r4, #1
  402378:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40237c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402380:	f080 809a 	bcs.w	4024b8 <__adddf3+0x240>
  402384:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402388:	bf08      	it	eq
  40238a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40238e:	f150 0000 	adcs.w	r0, r0, #0
  402392:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402396:	ea41 0105 	orr.w	r1, r1, r5
  40239a:	bd30      	pop	{r4, r5, pc}
  40239c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4023a0:	4140      	adcs	r0, r0
  4023a2:	eb41 0101 	adc.w	r1, r1, r1
  4023a6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4023aa:	f1a4 0401 	sub.w	r4, r4, #1
  4023ae:	d1e9      	bne.n	402384 <__adddf3+0x10c>
  4023b0:	f091 0f00 	teq	r1, #0
  4023b4:	bf04      	itt	eq
  4023b6:	4601      	moveq	r1, r0
  4023b8:	2000      	moveq	r0, #0
  4023ba:	fab1 f381 	clz	r3, r1
  4023be:	bf08      	it	eq
  4023c0:	3320      	addeq	r3, #32
  4023c2:	f1a3 030b 	sub.w	r3, r3, #11
  4023c6:	f1b3 0220 	subs.w	r2, r3, #32
  4023ca:	da0c      	bge.n	4023e6 <__adddf3+0x16e>
  4023cc:	320c      	adds	r2, #12
  4023ce:	dd08      	ble.n	4023e2 <__adddf3+0x16a>
  4023d0:	f102 0c14 	add.w	ip, r2, #20
  4023d4:	f1c2 020c 	rsb	r2, r2, #12
  4023d8:	fa01 f00c 	lsl.w	r0, r1, ip
  4023dc:	fa21 f102 	lsr.w	r1, r1, r2
  4023e0:	e00c      	b.n	4023fc <__adddf3+0x184>
  4023e2:	f102 0214 	add.w	r2, r2, #20
  4023e6:	bfd8      	it	le
  4023e8:	f1c2 0c20 	rsble	ip, r2, #32
  4023ec:	fa01 f102 	lsl.w	r1, r1, r2
  4023f0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4023f4:	bfdc      	itt	le
  4023f6:	ea41 010c 	orrle.w	r1, r1, ip
  4023fa:	4090      	lslle	r0, r2
  4023fc:	1ae4      	subs	r4, r4, r3
  4023fe:	bfa2      	ittt	ge
  402400:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402404:	4329      	orrge	r1, r5
  402406:	bd30      	popge	{r4, r5, pc}
  402408:	ea6f 0404 	mvn.w	r4, r4
  40240c:	3c1f      	subs	r4, #31
  40240e:	da1c      	bge.n	40244a <__adddf3+0x1d2>
  402410:	340c      	adds	r4, #12
  402412:	dc0e      	bgt.n	402432 <__adddf3+0x1ba>
  402414:	f104 0414 	add.w	r4, r4, #20
  402418:	f1c4 0220 	rsb	r2, r4, #32
  40241c:	fa20 f004 	lsr.w	r0, r0, r4
  402420:	fa01 f302 	lsl.w	r3, r1, r2
  402424:	ea40 0003 	orr.w	r0, r0, r3
  402428:	fa21 f304 	lsr.w	r3, r1, r4
  40242c:	ea45 0103 	orr.w	r1, r5, r3
  402430:	bd30      	pop	{r4, r5, pc}
  402432:	f1c4 040c 	rsb	r4, r4, #12
  402436:	f1c4 0220 	rsb	r2, r4, #32
  40243a:	fa20 f002 	lsr.w	r0, r0, r2
  40243e:	fa01 f304 	lsl.w	r3, r1, r4
  402442:	ea40 0003 	orr.w	r0, r0, r3
  402446:	4629      	mov	r1, r5
  402448:	bd30      	pop	{r4, r5, pc}
  40244a:	fa21 f004 	lsr.w	r0, r1, r4
  40244e:	4629      	mov	r1, r5
  402450:	bd30      	pop	{r4, r5, pc}
  402452:	f094 0f00 	teq	r4, #0
  402456:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40245a:	bf06      	itte	eq
  40245c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402460:	3401      	addeq	r4, #1
  402462:	3d01      	subne	r5, #1
  402464:	e74e      	b.n	402304 <__adddf3+0x8c>
  402466:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40246a:	bf18      	it	ne
  40246c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402470:	d029      	beq.n	4024c6 <__adddf3+0x24e>
  402472:	ea94 0f05 	teq	r4, r5
  402476:	bf08      	it	eq
  402478:	ea90 0f02 	teqeq	r0, r2
  40247c:	d005      	beq.n	40248a <__adddf3+0x212>
  40247e:	ea54 0c00 	orrs.w	ip, r4, r0
  402482:	bf04      	itt	eq
  402484:	4619      	moveq	r1, r3
  402486:	4610      	moveq	r0, r2
  402488:	bd30      	pop	{r4, r5, pc}
  40248a:	ea91 0f03 	teq	r1, r3
  40248e:	bf1e      	ittt	ne
  402490:	2100      	movne	r1, #0
  402492:	2000      	movne	r0, #0
  402494:	bd30      	popne	{r4, r5, pc}
  402496:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40249a:	d105      	bne.n	4024a8 <__adddf3+0x230>
  40249c:	0040      	lsls	r0, r0, #1
  40249e:	4149      	adcs	r1, r1
  4024a0:	bf28      	it	cs
  4024a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4024a6:	bd30      	pop	{r4, r5, pc}
  4024a8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4024ac:	bf3c      	itt	cc
  4024ae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4024b2:	bd30      	popcc	{r4, r5, pc}
  4024b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4024b8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4024bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4024c0:	f04f 0000 	mov.w	r0, #0
  4024c4:	bd30      	pop	{r4, r5, pc}
  4024c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4024ca:	bf1a      	itte	ne
  4024cc:	4619      	movne	r1, r3
  4024ce:	4610      	movne	r0, r2
  4024d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4024d4:	bf1c      	itt	ne
  4024d6:	460b      	movne	r3, r1
  4024d8:	4602      	movne	r2, r0
  4024da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4024de:	bf06      	itte	eq
  4024e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4024e4:	ea91 0f03 	teqeq	r1, r3
  4024e8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4024ec:	bd30      	pop	{r4, r5, pc}
  4024ee:	bf00      	nop

004024f0 <__aeabi_ui2d>:
  4024f0:	f090 0f00 	teq	r0, #0
  4024f4:	bf04      	itt	eq
  4024f6:	2100      	moveq	r1, #0
  4024f8:	4770      	bxeq	lr
  4024fa:	b530      	push	{r4, r5, lr}
  4024fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402500:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402504:	f04f 0500 	mov.w	r5, #0
  402508:	f04f 0100 	mov.w	r1, #0
  40250c:	e750      	b.n	4023b0 <__adddf3+0x138>
  40250e:	bf00      	nop

00402510 <__aeabi_i2d>:
  402510:	f090 0f00 	teq	r0, #0
  402514:	bf04      	itt	eq
  402516:	2100      	moveq	r1, #0
  402518:	4770      	bxeq	lr
  40251a:	b530      	push	{r4, r5, lr}
  40251c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402520:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402524:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402528:	bf48      	it	mi
  40252a:	4240      	negmi	r0, r0
  40252c:	f04f 0100 	mov.w	r1, #0
  402530:	e73e      	b.n	4023b0 <__adddf3+0x138>
  402532:	bf00      	nop

00402534 <__aeabi_f2d>:
  402534:	0042      	lsls	r2, r0, #1
  402536:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40253a:	ea4f 0131 	mov.w	r1, r1, rrx
  40253e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402542:	bf1f      	itttt	ne
  402544:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402548:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40254c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402550:	4770      	bxne	lr
  402552:	f092 0f00 	teq	r2, #0
  402556:	bf14      	ite	ne
  402558:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40255c:	4770      	bxeq	lr
  40255e:	b530      	push	{r4, r5, lr}
  402560:	f44f 7460 	mov.w	r4, #896	; 0x380
  402564:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402568:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40256c:	e720      	b.n	4023b0 <__adddf3+0x138>
  40256e:	bf00      	nop

00402570 <__aeabi_ul2d>:
  402570:	ea50 0201 	orrs.w	r2, r0, r1
  402574:	bf08      	it	eq
  402576:	4770      	bxeq	lr
  402578:	b530      	push	{r4, r5, lr}
  40257a:	f04f 0500 	mov.w	r5, #0
  40257e:	e00a      	b.n	402596 <__aeabi_l2d+0x16>

00402580 <__aeabi_l2d>:
  402580:	ea50 0201 	orrs.w	r2, r0, r1
  402584:	bf08      	it	eq
  402586:	4770      	bxeq	lr
  402588:	b530      	push	{r4, r5, lr}
  40258a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40258e:	d502      	bpl.n	402596 <__aeabi_l2d+0x16>
  402590:	4240      	negs	r0, r0
  402592:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402596:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40259a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40259e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4025a2:	f43f aedc 	beq.w	40235e <__adddf3+0xe6>
  4025a6:	f04f 0203 	mov.w	r2, #3
  4025aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4025ae:	bf18      	it	ne
  4025b0:	3203      	addne	r2, #3
  4025b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4025b6:	bf18      	it	ne
  4025b8:	3203      	addne	r2, #3
  4025ba:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4025be:	f1c2 0320 	rsb	r3, r2, #32
  4025c2:	fa00 fc03 	lsl.w	ip, r0, r3
  4025c6:	fa20 f002 	lsr.w	r0, r0, r2
  4025ca:	fa01 fe03 	lsl.w	lr, r1, r3
  4025ce:	ea40 000e 	orr.w	r0, r0, lr
  4025d2:	fa21 f102 	lsr.w	r1, r1, r2
  4025d6:	4414      	add	r4, r2
  4025d8:	e6c1      	b.n	40235e <__adddf3+0xe6>
  4025da:	bf00      	nop

004025dc <__gedf2>:
  4025dc:	f04f 3cff 	mov.w	ip, #4294967295
  4025e0:	e006      	b.n	4025f0 <__cmpdf2+0x4>
  4025e2:	bf00      	nop

004025e4 <__ledf2>:
  4025e4:	f04f 0c01 	mov.w	ip, #1
  4025e8:	e002      	b.n	4025f0 <__cmpdf2+0x4>
  4025ea:	bf00      	nop

004025ec <__cmpdf2>:
  4025ec:	f04f 0c01 	mov.w	ip, #1
  4025f0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4025f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4025f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4025fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402600:	bf18      	it	ne
  402602:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402606:	d01b      	beq.n	402640 <__cmpdf2+0x54>
  402608:	b001      	add	sp, #4
  40260a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40260e:	bf0c      	ite	eq
  402610:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402614:	ea91 0f03 	teqne	r1, r3
  402618:	bf02      	ittt	eq
  40261a:	ea90 0f02 	teqeq	r0, r2
  40261e:	2000      	moveq	r0, #0
  402620:	4770      	bxeq	lr
  402622:	f110 0f00 	cmn.w	r0, #0
  402626:	ea91 0f03 	teq	r1, r3
  40262a:	bf58      	it	pl
  40262c:	4299      	cmppl	r1, r3
  40262e:	bf08      	it	eq
  402630:	4290      	cmpeq	r0, r2
  402632:	bf2c      	ite	cs
  402634:	17d8      	asrcs	r0, r3, #31
  402636:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40263a:	f040 0001 	orr.w	r0, r0, #1
  40263e:	4770      	bx	lr
  402640:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402644:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402648:	d102      	bne.n	402650 <__cmpdf2+0x64>
  40264a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40264e:	d107      	bne.n	402660 <__cmpdf2+0x74>
  402650:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402654:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402658:	d1d6      	bne.n	402608 <__cmpdf2+0x1c>
  40265a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40265e:	d0d3      	beq.n	402608 <__cmpdf2+0x1c>
  402660:	f85d 0b04 	ldr.w	r0, [sp], #4
  402664:	4770      	bx	lr
  402666:	bf00      	nop

00402668 <__aeabi_cdrcmple>:
  402668:	4684      	mov	ip, r0
  40266a:	4610      	mov	r0, r2
  40266c:	4662      	mov	r2, ip
  40266e:	468c      	mov	ip, r1
  402670:	4619      	mov	r1, r3
  402672:	4663      	mov	r3, ip
  402674:	e000      	b.n	402678 <__aeabi_cdcmpeq>
  402676:	bf00      	nop

00402678 <__aeabi_cdcmpeq>:
  402678:	b501      	push	{r0, lr}
  40267a:	f7ff ffb7 	bl	4025ec <__cmpdf2>
  40267e:	2800      	cmp	r0, #0
  402680:	bf48      	it	mi
  402682:	f110 0f00 	cmnmi.w	r0, #0
  402686:	bd01      	pop	{r0, pc}

00402688 <__aeabi_dcmpeq>:
  402688:	f84d ed08 	str.w	lr, [sp, #-8]!
  40268c:	f7ff fff4 	bl	402678 <__aeabi_cdcmpeq>
  402690:	bf0c      	ite	eq
  402692:	2001      	moveq	r0, #1
  402694:	2000      	movne	r0, #0
  402696:	f85d fb08 	ldr.w	pc, [sp], #8
  40269a:	bf00      	nop

0040269c <__aeabi_dcmplt>:
  40269c:	f84d ed08 	str.w	lr, [sp, #-8]!
  4026a0:	f7ff ffea 	bl	402678 <__aeabi_cdcmpeq>
  4026a4:	bf34      	ite	cc
  4026a6:	2001      	movcc	r0, #1
  4026a8:	2000      	movcs	r0, #0
  4026aa:	f85d fb08 	ldr.w	pc, [sp], #8
  4026ae:	bf00      	nop

004026b0 <__aeabi_dcmple>:
  4026b0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4026b4:	f7ff ffe0 	bl	402678 <__aeabi_cdcmpeq>
  4026b8:	bf94      	ite	ls
  4026ba:	2001      	movls	r0, #1
  4026bc:	2000      	movhi	r0, #0
  4026be:	f85d fb08 	ldr.w	pc, [sp], #8
  4026c2:	bf00      	nop

004026c4 <__aeabi_dcmpge>:
  4026c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4026c8:	f7ff ffce 	bl	402668 <__aeabi_cdrcmple>
  4026cc:	bf94      	ite	ls
  4026ce:	2001      	movls	r0, #1
  4026d0:	2000      	movhi	r0, #0
  4026d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4026d6:	bf00      	nop

004026d8 <__aeabi_dcmpgt>:
  4026d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4026dc:	f7ff ffc4 	bl	402668 <__aeabi_cdrcmple>
  4026e0:	bf34      	ite	cc
  4026e2:	2001      	movcc	r0, #1
  4026e4:	2000      	movcs	r0, #0
  4026e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4026ea:	bf00      	nop

004026ec <__aeabi_d2iz>:
  4026ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4026f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4026f4:	d215      	bcs.n	402722 <__aeabi_d2iz+0x36>
  4026f6:	d511      	bpl.n	40271c <__aeabi_d2iz+0x30>
  4026f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4026fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402700:	d912      	bls.n	402728 <__aeabi_d2iz+0x3c>
  402702:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402706:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40270a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40270e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402712:	fa23 f002 	lsr.w	r0, r3, r2
  402716:	bf18      	it	ne
  402718:	4240      	negne	r0, r0
  40271a:	4770      	bx	lr
  40271c:	f04f 0000 	mov.w	r0, #0
  402720:	4770      	bx	lr
  402722:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402726:	d105      	bne.n	402734 <__aeabi_d2iz+0x48>
  402728:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40272c:	bf08      	it	eq
  40272e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  402732:	4770      	bx	lr
  402734:	f04f 0000 	mov.w	r0, #0
  402738:	4770      	bx	lr
  40273a:	bf00      	nop

0040273c <__libc_init_array>:
  40273c:	b570      	push	{r4, r5, r6, lr}
  40273e:	4e0f      	ldr	r6, [pc, #60]	; (40277c <__libc_init_array+0x40>)
  402740:	4d0f      	ldr	r5, [pc, #60]	; (402780 <__libc_init_array+0x44>)
  402742:	1b76      	subs	r6, r6, r5
  402744:	10b6      	asrs	r6, r6, #2
  402746:	bf18      	it	ne
  402748:	2400      	movne	r4, #0
  40274a:	d005      	beq.n	402758 <__libc_init_array+0x1c>
  40274c:	3401      	adds	r4, #1
  40274e:	f855 3b04 	ldr.w	r3, [r5], #4
  402752:	4798      	blx	r3
  402754:	42a6      	cmp	r6, r4
  402756:	d1f9      	bne.n	40274c <__libc_init_array+0x10>
  402758:	4e0a      	ldr	r6, [pc, #40]	; (402784 <__libc_init_array+0x48>)
  40275a:	4d0b      	ldr	r5, [pc, #44]	; (402788 <__libc_init_array+0x4c>)
  40275c:	1b76      	subs	r6, r6, r5
  40275e:	f006 fe41 	bl	4093e4 <_init>
  402762:	10b6      	asrs	r6, r6, #2
  402764:	bf18      	it	ne
  402766:	2400      	movne	r4, #0
  402768:	d006      	beq.n	402778 <__libc_init_array+0x3c>
  40276a:	3401      	adds	r4, #1
  40276c:	f855 3b04 	ldr.w	r3, [r5], #4
  402770:	4798      	blx	r3
  402772:	42a6      	cmp	r6, r4
  402774:	d1f9      	bne.n	40276a <__libc_init_array+0x2e>
  402776:	bd70      	pop	{r4, r5, r6, pc}
  402778:	bd70      	pop	{r4, r5, r6, pc}
  40277a:	bf00      	nop
  40277c:	004093f0 	.word	0x004093f0
  402780:	004093f0 	.word	0x004093f0
  402784:	004093f8 	.word	0x004093f8
  402788:	004093f0 	.word	0x004093f0

0040278c <iprintf>:
  40278c:	b40f      	push	{r0, r1, r2, r3}
  40278e:	b500      	push	{lr}
  402790:	4907      	ldr	r1, [pc, #28]	; (4027b0 <iprintf+0x24>)
  402792:	b083      	sub	sp, #12
  402794:	ab04      	add	r3, sp, #16
  402796:	6808      	ldr	r0, [r1, #0]
  402798:	f853 2b04 	ldr.w	r2, [r3], #4
  40279c:	6881      	ldr	r1, [r0, #8]
  40279e:	9301      	str	r3, [sp, #4]
  4027a0:	f001 fd50 	bl	404244 <_vfiprintf_r>
  4027a4:	b003      	add	sp, #12
  4027a6:	f85d eb04 	ldr.w	lr, [sp], #4
  4027aa:	b004      	add	sp, #16
  4027ac:	4770      	bx	lr
  4027ae:	bf00      	nop
  4027b0:	20400440 	.word	0x20400440

004027b4 <memcpy>:
  4027b4:	4684      	mov	ip, r0
  4027b6:	ea41 0300 	orr.w	r3, r1, r0
  4027ba:	f013 0303 	ands.w	r3, r3, #3
  4027be:	d16d      	bne.n	40289c <memcpy+0xe8>
  4027c0:	3a40      	subs	r2, #64	; 0x40
  4027c2:	d341      	bcc.n	402848 <memcpy+0x94>
  4027c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4027c8:	f840 3b04 	str.w	r3, [r0], #4
  4027cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4027d0:	f840 3b04 	str.w	r3, [r0], #4
  4027d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4027d8:	f840 3b04 	str.w	r3, [r0], #4
  4027dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4027e0:	f840 3b04 	str.w	r3, [r0], #4
  4027e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4027e8:	f840 3b04 	str.w	r3, [r0], #4
  4027ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4027f0:	f840 3b04 	str.w	r3, [r0], #4
  4027f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4027f8:	f840 3b04 	str.w	r3, [r0], #4
  4027fc:	f851 3b04 	ldr.w	r3, [r1], #4
  402800:	f840 3b04 	str.w	r3, [r0], #4
  402804:	f851 3b04 	ldr.w	r3, [r1], #4
  402808:	f840 3b04 	str.w	r3, [r0], #4
  40280c:	f851 3b04 	ldr.w	r3, [r1], #4
  402810:	f840 3b04 	str.w	r3, [r0], #4
  402814:	f851 3b04 	ldr.w	r3, [r1], #4
  402818:	f840 3b04 	str.w	r3, [r0], #4
  40281c:	f851 3b04 	ldr.w	r3, [r1], #4
  402820:	f840 3b04 	str.w	r3, [r0], #4
  402824:	f851 3b04 	ldr.w	r3, [r1], #4
  402828:	f840 3b04 	str.w	r3, [r0], #4
  40282c:	f851 3b04 	ldr.w	r3, [r1], #4
  402830:	f840 3b04 	str.w	r3, [r0], #4
  402834:	f851 3b04 	ldr.w	r3, [r1], #4
  402838:	f840 3b04 	str.w	r3, [r0], #4
  40283c:	f851 3b04 	ldr.w	r3, [r1], #4
  402840:	f840 3b04 	str.w	r3, [r0], #4
  402844:	3a40      	subs	r2, #64	; 0x40
  402846:	d2bd      	bcs.n	4027c4 <memcpy+0x10>
  402848:	3230      	adds	r2, #48	; 0x30
  40284a:	d311      	bcc.n	402870 <memcpy+0xbc>
  40284c:	f851 3b04 	ldr.w	r3, [r1], #4
  402850:	f840 3b04 	str.w	r3, [r0], #4
  402854:	f851 3b04 	ldr.w	r3, [r1], #4
  402858:	f840 3b04 	str.w	r3, [r0], #4
  40285c:	f851 3b04 	ldr.w	r3, [r1], #4
  402860:	f840 3b04 	str.w	r3, [r0], #4
  402864:	f851 3b04 	ldr.w	r3, [r1], #4
  402868:	f840 3b04 	str.w	r3, [r0], #4
  40286c:	3a10      	subs	r2, #16
  40286e:	d2ed      	bcs.n	40284c <memcpy+0x98>
  402870:	320c      	adds	r2, #12
  402872:	d305      	bcc.n	402880 <memcpy+0xcc>
  402874:	f851 3b04 	ldr.w	r3, [r1], #4
  402878:	f840 3b04 	str.w	r3, [r0], #4
  40287c:	3a04      	subs	r2, #4
  40287e:	d2f9      	bcs.n	402874 <memcpy+0xc0>
  402880:	3204      	adds	r2, #4
  402882:	d008      	beq.n	402896 <memcpy+0xe2>
  402884:	07d2      	lsls	r2, r2, #31
  402886:	bf1c      	itt	ne
  402888:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40288c:	f800 3b01 	strbne.w	r3, [r0], #1
  402890:	d301      	bcc.n	402896 <memcpy+0xe2>
  402892:	880b      	ldrh	r3, [r1, #0]
  402894:	8003      	strh	r3, [r0, #0]
  402896:	4660      	mov	r0, ip
  402898:	4770      	bx	lr
  40289a:	bf00      	nop
  40289c:	2a08      	cmp	r2, #8
  40289e:	d313      	bcc.n	4028c8 <memcpy+0x114>
  4028a0:	078b      	lsls	r3, r1, #30
  4028a2:	d08d      	beq.n	4027c0 <memcpy+0xc>
  4028a4:	f010 0303 	ands.w	r3, r0, #3
  4028a8:	d08a      	beq.n	4027c0 <memcpy+0xc>
  4028aa:	f1c3 0304 	rsb	r3, r3, #4
  4028ae:	1ad2      	subs	r2, r2, r3
  4028b0:	07db      	lsls	r3, r3, #31
  4028b2:	bf1c      	itt	ne
  4028b4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4028b8:	f800 3b01 	strbne.w	r3, [r0], #1
  4028bc:	d380      	bcc.n	4027c0 <memcpy+0xc>
  4028be:	f831 3b02 	ldrh.w	r3, [r1], #2
  4028c2:	f820 3b02 	strh.w	r3, [r0], #2
  4028c6:	e77b      	b.n	4027c0 <memcpy+0xc>
  4028c8:	3a04      	subs	r2, #4
  4028ca:	d3d9      	bcc.n	402880 <memcpy+0xcc>
  4028cc:	3a01      	subs	r2, #1
  4028ce:	f811 3b01 	ldrb.w	r3, [r1], #1
  4028d2:	f800 3b01 	strb.w	r3, [r0], #1
  4028d6:	d2f9      	bcs.n	4028cc <memcpy+0x118>
  4028d8:	780b      	ldrb	r3, [r1, #0]
  4028da:	7003      	strb	r3, [r0, #0]
  4028dc:	784b      	ldrb	r3, [r1, #1]
  4028de:	7043      	strb	r3, [r0, #1]
  4028e0:	788b      	ldrb	r3, [r1, #2]
  4028e2:	7083      	strb	r3, [r0, #2]
  4028e4:	4660      	mov	r0, ip
  4028e6:	4770      	bx	lr

004028e8 <memset>:
  4028e8:	b470      	push	{r4, r5, r6}
  4028ea:	0784      	lsls	r4, r0, #30
  4028ec:	d046      	beq.n	40297c <memset+0x94>
  4028ee:	1e54      	subs	r4, r2, #1
  4028f0:	2a00      	cmp	r2, #0
  4028f2:	d041      	beq.n	402978 <memset+0x90>
  4028f4:	b2cd      	uxtb	r5, r1
  4028f6:	4603      	mov	r3, r0
  4028f8:	e002      	b.n	402900 <memset+0x18>
  4028fa:	1e62      	subs	r2, r4, #1
  4028fc:	b3e4      	cbz	r4, 402978 <memset+0x90>
  4028fe:	4614      	mov	r4, r2
  402900:	f803 5b01 	strb.w	r5, [r3], #1
  402904:	079a      	lsls	r2, r3, #30
  402906:	d1f8      	bne.n	4028fa <memset+0x12>
  402908:	2c03      	cmp	r4, #3
  40290a:	d92e      	bls.n	40296a <memset+0x82>
  40290c:	b2cd      	uxtb	r5, r1
  40290e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402912:	2c0f      	cmp	r4, #15
  402914:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402918:	d919      	bls.n	40294e <memset+0x66>
  40291a:	f103 0210 	add.w	r2, r3, #16
  40291e:	4626      	mov	r6, r4
  402920:	3e10      	subs	r6, #16
  402922:	2e0f      	cmp	r6, #15
  402924:	f842 5c10 	str.w	r5, [r2, #-16]
  402928:	f842 5c0c 	str.w	r5, [r2, #-12]
  40292c:	f842 5c08 	str.w	r5, [r2, #-8]
  402930:	f842 5c04 	str.w	r5, [r2, #-4]
  402934:	f102 0210 	add.w	r2, r2, #16
  402938:	d8f2      	bhi.n	402920 <memset+0x38>
  40293a:	f1a4 0210 	sub.w	r2, r4, #16
  40293e:	f022 020f 	bic.w	r2, r2, #15
  402942:	f004 040f 	and.w	r4, r4, #15
  402946:	3210      	adds	r2, #16
  402948:	2c03      	cmp	r4, #3
  40294a:	4413      	add	r3, r2
  40294c:	d90d      	bls.n	40296a <memset+0x82>
  40294e:	461e      	mov	r6, r3
  402950:	4622      	mov	r2, r4
  402952:	3a04      	subs	r2, #4
  402954:	2a03      	cmp	r2, #3
  402956:	f846 5b04 	str.w	r5, [r6], #4
  40295a:	d8fa      	bhi.n	402952 <memset+0x6a>
  40295c:	1f22      	subs	r2, r4, #4
  40295e:	f022 0203 	bic.w	r2, r2, #3
  402962:	3204      	adds	r2, #4
  402964:	4413      	add	r3, r2
  402966:	f004 0403 	and.w	r4, r4, #3
  40296a:	b12c      	cbz	r4, 402978 <memset+0x90>
  40296c:	b2c9      	uxtb	r1, r1
  40296e:	441c      	add	r4, r3
  402970:	f803 1b01 	strb.w	r1, [r3], #1
  402974:	42a3      	cmp	r3, r4
  402976:	d1fb      	bne.n	402970 <memset+0x88>
  402978:	bc70      	pop	{r4, r5, r6}
  40297a:	4770      	bx	lr
  40297c:	4614      	mov	r4, r2
  40297e:	4603      	mov	r3, r0
  402980:	e7c2      	b.n	402908 <memset+0x20>
  402982:	bf00      	nop

00402984 <setbuf>:
  402984:	2900      	cmp	r1, #0
  402986:	bf0c      	ite	eq
  402988:	2202      	moveq	r2, #2
  40298a:	2200      	movne	r2, #0
  40298c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402990:	f000 b800 	b.w	402994 <setvbuf>

00402994 <setvbuf>:
  402994:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402998:	4c51      	ldr	r4, [pc, #324]	; (402ae0 <setvbuf+0x14c>)
  40299a:	6825      	ldr	r5, [r4, #0]
  40299c:	b083      	sub	sp, #12
  40299e:	4604      	mov	r4, r0
  4029a0:	460f      	mov	r7, r1
  4029a2:	4690      	mov	r8, r2
  4029a4:	461e      	mov	r6, r3
  4029a6:	b115      	cbz	r5, 4029ae <setvbuf+0x1a>
  4029a8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4029aa:	2b00      	cmp	r3, #0
  4029ac:	d079      	beq.n	402aa2 <setvbuf+0x10e>
  4029ae:	f1b8 0f02 	cmp.w	r8, #2
  4029b2:	d004      	beq.n	4029be <setvbuf+0x2a>
  4029b4:	f1b8 0f01 	cmp.w	r8, #1
  4029b8:	d87f      	bhi.n	402aba <setvbuf+0x126>
  4029ba:	2e00      	cmp	r6, #0
  4029bc:	db7d      	blt.n	402aba <setvbuf+0x126>
  4029be:	4621      	mov	r1, r4
  4029c0:	4628      	mov	r0, r5
  4029c2:	f003 fc4d 	bl	406260 <_fflush_r>
  4029c6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4029c8:	b141      	cbz	r1, 4029dc <setvbuf+0x48>
  4029ca:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4029ce:	4299      	cmp	r1, r3
  4029d0:	d002      	beq.n	4029d8 <setvbuf+0x44>
  4029d2:	4628      	mov	r0, r5
  4029d4:	f003 fda2 	bl	40651c <_free_r>
  4029d8:	2300      	movs	r3, #0
  4029da:	6323      	str	r3, [r4, #48]	; 0x30
  4029dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4029e0:	2200      	movs	r2, #0
  4029e2:	61a2      	str	r2, [r4, #24]
  4029e4:	6062      	str	r2, [r4, #4]
  4029e6:	061a      	lsls	r2, r3, #24
  4029e8:	d454      	bmi.n	402a94 <setvbuf+0x100>
  4029ea:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4029ee:	f023 0303 	bic.w	r3, r3, #3
  4029f2:	f1b8 0f02 	cmp.w	r8, #2
  4029f6:	81a3      	strh	r3, [r4, #12]
  4029f8:	d039      	beq.n	402a6e <setvbuf+0xda>
  4029fa:	ab01      	add	r3, sp, #4
  4029fc:	466a      	mov	r2, sp
  4029fe:	4621      	mov	r1, r4
  402a00:	4628      	mov	r0, r5
  402a02:	f004 f82d 	bl	406a60 <__swhatbuf_r>
  402a06:	89a3      	ldrh	r3, [r4, #12]
  402a08:	4318      	orrs	r0, r3
  402a0a:	81a0      	strh	r0, [r4, #12]
  402a0c:	b326      	cbz	r6, 402a58 <setvbuf+0xc4>
  402a0e:	b327      	cbz	r7, 402a5a <setvbuf+0xc6>
  402a10:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402a12:	2b00      	cmp	r3, #0
  402a14:	d04d      	beq.n	402ab2 <setvbuf+0x11e>
  402a16:	9b00      	ldr	r3, [sp, #0]
  402a18:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  402a1c:	6027      	str	r7, [r4, #0]
  402a1e:	429e      	cmp	r6, r3
  402a20:	bf1c      	itt	ne
  402a22:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  402a26:	81a0      	strhne	r0, [r4, #12]
  402a28:	f1b8 0f01 	cmp.w	r8, #1
  402a2c:	bf08      	it	eq
  402a2e:	f040 0001 	orreq.w	r0, r0, #1
  402a32:	b283      	uxth	r3, r0
  402a34:	bf08      	it	eq
  402a36:	81a0      	strheq	r0, [r4, #12]
  402a38:	f003 0008 	and.w	r0, r3, #8
  402a3c:	b280      	uxth	r0, r0
  402a3e:	6127      	str	r7, [r4, #16]
  402a40:	6166      	str	r6, [r4, #20]
  402a42:	b318      	cbz	r0, 402a8c <setvbuf+0xf8>
  402a44:	f013 0001 	ands.w	r0, r3, #1
  402a48:	d02f      	beq.n	402aaa <setvbuf+0x116>
  402a4a:	2000      	movs	r0, #0
  402a4c:	4276      	negs	r6, r6
  402a4e:	61a6      	str	r6, [r4, #24]
  402a50:	60a0      	str	r0, [r4, #8]
  402a52:	b003      	add	sp, #12
  402a54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402a58:	9e00      	ldr	r6, [sp, #0]
  402a5a:	4630      	mov	r0, r6
  402a5c:	f004 f874 	bl	406b48 <malloc>
  402a60:	4607      	mov	r7, r0
  402a62:	b368      	cbz	r0, 402ac0 <setvbuf+0x12c>
  402a64:	89a3      	ldrh	r3, [r4, #12]
  402a66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402a6a:	81a3      	strh	r3, [r4, #12]
  402a6c:	e7d0      	b.n	402a10 <setvbuf+0x7c>
  402a6e:	2000      	movs	r0, #0
  402a70:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402a74:	f043 0302 	orr.w	r3, r3, #2
  402a78:	2500      	movs	r5, #0
  402a7a:	2101      	movs	r1, #1
  402a7c:	81a3      	strh	r3, [r4, #12]
  402a7e:	60a5      	str	r5, [r4, #8]
  402a80:	6022      	str	r2, [r4, #0]
  402a82:	6122      	str	r2, [r4, #16]
  402a84:	6161      	str	r1, [r4, #20]
  402a86:	b003      	add	sp, #12
  402a88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402a8c:	60a0      	str	r0, [r4, #8]
  402a8e:	b003      	add	sp, #12
  402a90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402a94:	6921      	ldr	r1, [r4, #16]
  402a96:	4628      	mov	r0, r5
  402a98:	f003 fd40 	bl	40651c <_free_r>
  402a9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402aa0:	e7a3      	b.n	4029ea <setvbuf+0x56>
  402aa2:	4628      	mov	r0, r5
  402aa4:	f003 fc70 	bl	406388 <__sinit>
  402aa8:	e781      	b.n	4029ae <setvbuf+0x1a>
  402aaa:	60a6      	str	r6, [r4, #8]
  402aac:	b003      	add	sp, #12
  402aae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402ab2:	4628      	mov	r0, r5
  402ab4:	f003 fc68 	bl	406388 <__sinit>
  402ab8:	e7ad      	b.n	402a16 <setvbuf+0x82>
  402aba:	f04f 30ff 	mov.w	r0, #4294967295
  402abe:	e7e2      	b.n	402a86 <setvbuf+0xf2>
  402ac0:	f8dd 9000 	ldr.w	r9, [sp]
  402ac4:	45b1      	cmp	r9, r6
  402ac6:	d006      	beq.n	402ad6 <setvbuf+0x142>
  402ac8:	4648      	mov	r0, r9
  402aca:	f004 f83d 	bl	406b48 <malloc>
  402ace:	4607      	mov	r7, r0
  402ad0:	b108      	cbz	r0, 402ad6 <setvbuf+0x142>
  402ad2:	464e      	mov	r6, r9
  402ad4:	e7c6      	b.n	402a64 <setvbuf+0xd0>
  402ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ada:	f04f 30ff 	mov.w	r0, #4294967295
  402ade:	e7c7      	b.n	402a70 <setvbuf+0xdc>
  402ae0:	20400440 	.word	0x20400440

00402ae4 <sprintf>:
  402ae4:	b40e      	push	{r1, r2, r3}
  402ae6:	b5f0      	push	{r4, r5, r6, r7, lr}
  402ae8:	b09c      	sub	sp, #112	; 0x70
  402aea:	ab21      	add	r3, sp, #132	; 0x84
  402aec:	490f      	ldr	r1, [pc, #60]	; (402b2c <sprintf+0x48>)
  402aee:	f853 2b04 	ldr.w	r2, [r3], #4
  402af2:	9301      	str	r3, [sp, #4]
  402af4:	4605      	mov	r5, r0
  402af6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402afa:	6808      	ldr	r0, [r1, #0]
  402afc:	9502      	str	r5, [sp, #8]
  402afe:	f44f 7702 	mov.w	r7, #520	; 0x208
  402b02:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402b06:	a902      	add	r1, sp, #8
  402b08:	9506      	str	r5, [sp, #24]
  402b0a:	f8ad 7014 	strh.w	r7, [sp, #20]
  402b0e:	9404      	str	r4, [sp, #16]
  402b10:	9407      	str	r4, [sp, #28]
  402b12:	f8ad 6016 	strh.w	r6, [sp, #22]
  402b16:	f000 f80b 	bl	402b30 <_svfprintf_r>
  402b1a:	9b02      	ldr	r3, [sp, #8]
  402b1c:	2200      	movs	r2, #0
  402b1e:	701a      	strb	r2, [r3, #0]
  402b20:	b01c      	add	sp, #112	; 0x70
  402b22:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402b26:	b003      	add	sp, #12
  402b28:	4770      	bx	lr
  402b2a:	bf00      	nop
  402b2c:	20400440 	.word	0x20400440

00402b30 <_svfprintf_r>:
  402b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b34:	b0c1      	sub	sp, #260	; 0x104
  402b36:	460c      	mov	r4, r1
  402b38:	9109      	str	r1, [sp, #36]	; 0x24
  402b3a:	4615      	mov	r5, r2
  402b3c:	930e      	str	r3, [sp, #56]	; 0x38
  402b3e:	900a      	str	r0, [sp, #40]	; 0x28
  402b40:	f003 ff8a 	bl	406a58 <_localeconv_r>
  402b44:	6803      	ldr	r3, [r0, #0]
  402b46:	9317      	str	r3, [sp, #92]	; 0x5c
  402b48:	4618      	mov	r0, r3
  402b4a:	f005 f8d9 	bl	407d00 <strlen>
  402b4e:	89a3      	ldrh	r3, [r4, #12]
  402b50:	9016      	str	r0, [sp, #88]	; 0x58
  402b52:	061e      	lsls	r6, r3, #24
  402b54:	d503      	bpl.n	402b5e <_svfprintf_r+0x2e>
  402b56:	6923      	ldr	r3, [r4, #16]
  402b58:	2b00      	cmp	r3, #0
  402b5a:	f001 8119 	beq.w	403d90 <_svfprintf_r+0x1260>
  402b5e:	2300      	movs	r3, #0
  402b60:	461a      	mov	r2, r3
  402b62:	9312      	str	r3, [sp, #72]	; 0x48
  402b64:	9325      	str	r3, [sp, #148]	; 0x94
  402b66:	9324      	str	r3, [sp, #144]	; 0x90
  402b68:	9319      	str	r3, [sp, #100]	; 0x64
  402b6a:	930b      	str	r3, [sp, #44]	; 0x2c
  402b6c:	f8df a464 	ldr.w	sl, [pc, #1124]	; 402fd4 <_svfprintf_r+0x4a4>
  402b70:	9214      	str	r2, [sp, #80]	; 0x50
  402b72:	ab30      	add	r3, sp, #192	; 0xc0
  402b74:	9323      	str	r3, [sp, #140]	; 0x8c
  402b76:	4699      	mov	r9, r3
  402b78:	9215      	str	r2, [sp, #84]	; 0x54
  402b7a:	46a8      	mov	r8, r5
  402b7c:	f898 3000 	ldrb.w	r3, [r8]
  402b80:	4644      	mov	r4, r8
  402b82:	b1eb      	cbz	r3, 402bc0 <_svfprintf_r+0x90>
  402b84:	2b25      	cmp	r3, #37	; 0x25
  402b86:	d102      	bne.n	402b8e <_svfprintf_r+0x5e>
  402b88:	e01a      	b.n	402bc0 <_svfprintf_r+0x90>
  402b8a:	2b25      	cmp	r3, #37	; 0x25
  402b8c:	d003      	beq.n	402b96 <_svfprintf_r+0x66>
  402b8e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402b92:	2b00      	cmp	r3, #0
  402b94:	d1f9      	bne.n	402b8a <_svfprintf_r+0x5a>
  402b96:	ebc8 0504 	rsb	r5, r8, r4
  402b9a:	b18d      	cbz	r5, 402bc0 <_svfprintf_r+0x90>
  402b9c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402b9e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402ba0:	f8c9 8000 	str.w	r8, [r9]
  402ba4:	3301      	adds	r3, #1
  402ba6:	442a      	add	r2, r5
  402ba8:	2b07      	cmp	r3, #7
  402baa:	f8c9 5004 	str.w	r5, [r9, #4]
  402bae:	9225      	str	r2, [sp, #148]	; 0x94
  402bb0:	9324      	str	r3, [sp, #144]	; 0x90
  402bb2:	f300 80a6 	bgt.w	402d02 <_svfprintf_r+0x1d2>
  402bb6:	f109 0908 	add.w	r9, r9, #8
  402bba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402bbc:	442b      	add	r3, r5
  402bbe:	930b      	str	r3, [sp, #44]	; 0x2c
  402bc0:	7823      	ldrb	r3, [r4, #0]
  402bc2:	2b00      	cmp	r3, #0
  402bc4:	f000 80a6 	beq.w	402d14 <_svfprintf_r+0x1e4>
  402bc8:	2300      	movs	r3, #0
  402bca:	461a      	mov	r2, r3
  402bcc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402bd0:	4619      	mov	r1, r3
  402bd2:	930c      	str	r3, [sp, #48]	; 0x30
  402bd4:	9307      	str	r3, [sp, #28]
  402bd6:	f04f 3bff 	mov.w	fp, #4294967295
  402bda:	7863      	ldrb	r3, [r4, #1]
  402bdc:	f104 0801 	add.w	r8, r4, #1
  402be0:	465d      	mov	r5, fp
  402be2:	f108 0801 	add.w	r8, r8, #1
  402be6:	f1a3 0020 	sub.w	r0, r3, #32
  402bea:	2858      	cmp	r0, #88	; 0x58
  402bec:	f200 8425 	bhi.w	40343a <_svfprintf_r+0x90a>
  402bf0:	e8df f010 	tbh	[pc, r0, lsl #1]
  402bf4:	04230388 	.word	0x04230388
  402bf8:	03900423 	.word	0x03900423
  402bfc:	04230423 	.word	0x04230423
  402c00:	04230423 	.word	0x04230423
  402c04:	04230423 	.word	0x04230423
  402c08:	03a50397 	.word	0x03a50397
  402c0c:	005d0423 	.word	0x005d0423
  402c10:	042300e2 	.word	0x042300e2
  402c14:	010500fe 	.word	0x010500fe
  402c18:	01050105 	.word	0x01050105
  402c1c:	01050105 	.word	0x01050105
  402c20:	01050105 	.word	0x01050105
  402c24:	01050105 	.word	0x01050105
  402c28:	04230423 	.word	0x04230423
  402c2c:	04230423 	.word	0x04230423
  402c30:	04230423 	.word	0x04230423
  402c34:	04230423 	.word	0x04230423
  402c38:	04230423 	.word	0x04230423
  402c3c:	02810115 	.word	0x02810115
  402c40:	02810423 	.word	0x02810423
  402c44:	04230423 	.word	0x04230423
  402c48:	04230423 	.word	0x04230423
  402c4c:	042302c6 	.word	0x042302c6
  402c50:	02cd0423 	.word	0x02cd0423
  402c54:	04230423 	.word	0x04230423
  402c58:	04230423 	.word	0x04230423
  402c5c:	02f70423 	.word	0x02f70423
  402c60:	04230423 	.word	0x04230423
  402c64:	04230325 	.word	0x04230325
  402c68:	04230423 	.word	0x04230423
  402c6c:	04230423 	.word	0x04230423
  402c70:	04230423 	.word	0x04230423
  402c74:	04230423 	.word	0x04230423
  402c78:	03660423 	.word	0x03660423
  402c7c:	02810379 	.word	0x02810379
  402c80:	02810281 	.word	0x02810281
  402c84:	03790381 	.word	0x03790381
  402c88:	04230423 	.word	0x04230423
  402c8c:	042303d1 	.word	0x042303d1
  402c90:	00a303db 	.word	0x00a303db
  402c94:	03ee0064 	.word	0x03ee0064
  402c98:	03f50423 	.word	0x03f50423
  402c9c:	03aa0423 	.word	0x03aa0423
  402ca0:	04230423 	.word	0x04230423
  402ca4:	03bc      	.short	0x03bc
  402ca6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ca8:	930e      	str	r3, [sp, #56]	; 0x38
  402caa:	4240      	negs	r0, r0
  402cac:	900c      	str	r0, [sp, #48]	; 0x30
  402cae:	9b07      	ldr	r3, [sp, #28]
  402cb0:	f043 0304 	orr.w	r3, r3, #4
  402cb4:	9307      	str	r3, [sp, #28]
  402cb6:	f898 3000 	ldrb.w	r3, [r8]
  402cba:	e792      	b.n	402be2 <_svfprintf_r+0xb2>
  402cbc:	980e      	ldr	r0, [sp, #56]	; 0x38
  402cbe:	46ab      	mov	fp, r5
  402cc0:	2100      	movs	r1, #0
  402cc2:	6804      	ldr	r4, [r0, #0]
  402cc4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402cc8:	1d07      	adds	r7, r0, #4
  402cca:	9807      	ldr	r0, [sp, #28]
  402ccc:	2330      	movs	r3, #48	; 0x30
  402cce:	2278      	movs	r2, #120	; 0x78
  402cd0:	458b      	cmp	fp, r1
  402cd2:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  402cd6:	f04f 0500 	mov.w	r5, #0
  402cda:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  402cde:	f040 0302 	orr.w	r3, r0, #2
  402ce2:	f2c0 83c7 	blt.w	403474 <_svfprintf_r+0x944>
  402ce6:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  402cea:	f043 0302 	orr.w	r3, r3, #2
  402cee:	9307      	str	r3, [sp, #28]
  402cf0:	ea54 0305 	orrs.w	r3, r4, r5
  402cf4:	970e      	str	r7, [sp, #56]	; 0x38
  402cf6:	f000 8393 	beq.w	403420 <_svfprintf_r+0x8f0>
  402cfa:	460f      	mov	r7, r1
  402cfc:	9211      	str	r2, [sp, #68]	; 0x44
  402cfe:	48b3      	ldr	r0, [pc, #716]	; (402fcc <_svfprintf_r+0x49c>)
  402d00:	e2ce      	b.n	4032a0 <_svfprintf_r+0x770>
  402d02:	aa23      	add	r2, sp, #140	; 0x8c
  402d04:	9909      	ldr	r1, [sp, #36]	; 0x24
  402d06:	980a      	ldr	r0, [sp, #40]	; 0x28
  402d08:	f005 f868 	bl	407ddc <__ssprint_r>
  402d0c:	b948      	cbnz	r0, 402d22 <_svfprintf_r+0x1f2>
  402d0e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402d12:	e752      	b.n	402bba <_svfprintf_r+0x8a>
  402d14:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402d16:	b123      	cbz	r3, 402d22 <_svfprintf_r+0x1f2>
  402d18:	980a      	ldr	r0, [sp, #40]	; 0x28
  402d1a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402d1c:	aa23      	add	r2, sp, #140	; 0x8c
  402d1e:	f005 f85d 	bl	407ddc <__ssprint_r>
  402d22:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402d24:	899b      	ldrh	r3, [r3, #12]
  402d26:	f013 0f40 	tst.w	r3, #64	; 0x40
  402d2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402d2c:	bf18      	it	ne
  402d2e:	f04f 33ff 	movne.w	r3, #4294967295
  402d32:	4618      	mov	r0, r3
  402d34:	b041      	add	sp, #260	; 0x104
  402d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d3a:	9311      	str	r3, [sp, #68]	; 0x44
  402d3c:	46ab      	mov	fp, r5
  402d3e:	2a00      	cmp	r2, #0
  402d40:	f041 8223 	bne.w	40418a <_svfprintf_r+0x165a>
  402d44:	9a07      	ldr	r2, [sp, #28]
  402d46:	f012 0320 	ands.w	r3, r2, #32
  402d4a:	f000 822e 	beq.w	4031aa <_svfprintf_r+0x67a>
  402d4e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402d50:	3707      	adds	r7, #7
  402d52:	f027 0307 	bic.w	r3, r7, #7
  402d56:	2700      	movs	r7, #0
  402d58:	f103 0108 	add.w	r1, r3, #8
  402d5c:	45bb      	cmp	fp, r7
  402d5e:	910e      	str	r1, [sp, #56]	; 0x38
  402d60:	e9d3 4500 	ldrd	r4, r5, [r3]
  402d64:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402d68:	f2c0 8752 	blt.w	403c10 <_svfprintf_r+0x10e0>
  402d6c:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402d70:	9307      	str	r3, [sp, #28]
  402d72:	ea54 0305 	orrs.w	r3, r4, r5
  402d76:	f000 8375 	beq.w	403464 <_svfprintf_r+0x934>
  402d7a:	ae30      	add	r6, sp, #192	; 0xc0
  402d7c:	08e2      	lsrs	r2, r4, #3
  402d7e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402d82:	08e9      	lsrs	r1, r5, #3
  402d84:	f004 0307 	and.w	r3, r4, #7
  402d88:	460d      	mov	r5, r1
  402d8a:	4614      	mov	r4, r2
  402d8c:	3330      	adds	r3, #48	; 0x30
  402d8e:	ea54 0205 	orrs.w	r2, r4, r5
  402d92:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402d96:	d1f1      	bne.n	402d7c <_svfprintf_r+0x24c>
  402d98:	9a07      	ldr	r2, [sp, #28]
  402d9a:	07d1      	lsls	r1, r2, #31
  402d9c:	f140 8084 	bpl.w	402ea8 <_svfprintf_r+0x378>
  402da0:	2b30      	cmp	r3, #48	; 0x30
  402da2:	f000 8081 	beq.w	402ea8 <_svfprintf_r+0x378>
  402da6:	2230      	movs	r2, #48	; 0x30
  402da8:	1e73      	subs	r3, r6, #1
  402daa:	f806 2c01 	strb.w	r2, [r6, #-1]
  402dae:	aa30      	add	r2, sp, #192	; 0xc0
  402db0:	1ad2      	subs	r2, r2, r3
  402db2:	920d      	str	r2, [sp, #52]	; 0x34
  402db4:	461e      	mov	r6, r3
  402db6:	e07a      	b.n	402eae <_svfprintf_r+0x37e>
  402db8:	f898 3000 	ldrb.w	r3, [r8]
  402dbc:	2b2a      	cmp	r3, #42	; 0x2a
  402dbe:	f108 0401 	add.w	r4, r8, #1
  402dc2:	f001 81b1 	beq.w	404128 <_svfprintf_r+0x15f8>
  402dc6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402dca:	2809      	cmp	r0, #9
  402dcc:	bf98      	it	ls
  402dce:	2500      	movls	r5, #0
  402dd0:	f201 8164 	bhi.w	40409c <_svfprintf_r+0x156c>
  402dd4:	f814 3b01 	ldrb.w	r3, [r4], #1
  402dd8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402ddc:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  402de0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402de4:	2809      	cmp	r0, #9
  402de6:	d9f5      	bls.n	402dd4 <_svfprintf_r+0x2a4>
  402de8:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  402dec:	46a0      	mov	r8, r4
  402dee:	e6fa      	b.n	402be6 <_svfprintf_r+0xb6>
  402df0:	9b07      	ldr	r3, [sp, #28]
  402df2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402df6:	9307      	str	r3, [sp, #28]
  402df8:	f898 3000 	ldrb.w	r3, [r8]
  402dfc:	e6f1      	b.n	402be2 <_svfprintf_r+0xb2>
  402dfe:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402e02:	2300      	movs	r3, #0
  402e04:	461c      	mov	r4, r3
  402e06:	f818 3b01 	ldrb.w	r3, [r8], #1
  402e0a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402e0e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402e12:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402e16:	2809      	cmp	r0, #9
  402e18:	d9f5      	bls.n	402e06 <_svfprintf_r+0x2d6>
  402e1a:	940c      	str	r4, [sp, #48]	; 0x30
  402e1c:	e6e3      	b.n	402be6 <_svfprintf_r+0xb6>
  402e1e:	9311      	str	r3, [sp, #68]	; 0x44
  402e20:	46ab      	mov	fp, r5
  402e22:	2a00      	cmp	r2, #0
  402e24:	f041 81c9 	bne.w	4041ba <_svfprintf_r+0x168a>
  402e28:	9b07      	ldr	r3, [sp, #28]
  402e2a:	f043 0310 	orr.w	r3, r3, #16
  402e2e:	9307      	str	r3, [sp, #28]
  402e30:	9b07      	ldr	r3, [sp, #28]
  402e32:	0698      	lsls	r0, r3, #26
  402e34:	f140 8530 	bpl.w	403898 <_svfprintf_r+0xd68>
  402e38:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402e3a:	3707      	adds	r7, #7
  402e3c:	f027 0707 	bic.w	r7, r7, #7
  402e40:	e9d7 2300 	ldrd	r2, r3, [r7]
  402e44:	f107 0108 	add.w	r1, r7, #8
  402e48:	910e      	str	r1, [sp, #56]	; 0x38
  402e4a:	4614      	mov	r4, r2
  402e4c:	461d      	mov	r5, r3
  402e4e:	2a00      	cmp	r2, #0
  402e50:	f173 0300 	sbcs.w	r3, r3, #0
  402e54:	f2c0 855b 	blt.w	40390e <_svfprintf_r+0xdde>
  402e58:	f1bb 0f00 	cmp.w	fp, #0
  402e5c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402e60:	f2c0 8538 	blt.w	4038d4 <_svfprintf_r+0xda4>
  402e64:	9b07      	ldr	r3, [sp, #28]
  402e66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402e6a:	9307      	str	r3, [sp, #28]
  402e6c:	ea54 0305 	orrs.w	r3, r4, r5
  402e70:	f000 81db 	beq.w	40322a <_svfprintf_r+0x6fa>
  402e74:	2d00      	cmp	r5, #0
  402e76:	bf08      	it	eq
  402e78:	2c0a      	cmpeq	r4, #10
  402e7a:	f0c0 81db 	bcc.w	403234 <_svfprintf_r+0x704>
  402e7e:	ae30      	add	r6, sp, #192	; 0xc0
  402e80:	4620      	mov	r0, r4
  402e82:	4629      	mov	r1, r5
  402e84:	220a      	movs	r2, #10
  402e86:	2300      	movs	r3, #0
  402e88:	f005 fc1c 	bl	4086c4 <__aeabi_uldivmod>
  402e8c:	3230      	adds	r2, #48	; 0x30
  402e8e:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402e92:	4620      	mov	r0, r4
  402e94:	4629      	mov	r1, r5
  402e96:	2300      	movs	r3, #0
  402e98:	220a      	movs	r2, #10
  402e9a:	f005 fc13 	bl	4086c4 <__aeabi_uldivmod>
  402e9e:	4604      	mov	r4, r0
  402ea0:	460d      	mov	r5, r1
  402ea2:	ea54 0305 	orrs.w	r3, r4, r5
  402ea6:	d1eb      	bne.n	402e80 <_svfprintf_r+0x350>
  402ea8:	ab30      	add	r3, sp, #192	; 0xc0
  402eaa:	1b9b      	subs	r3, r3, r6
  402eac:	930d      	str	r3, [sp, #52]	; 0x34
  402eae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402eb0:	455b      	cmp	r3, fp
  402eb2:	bfb8      	it	lt
  402eb4:	465b      	movlt	r3, fp
  402eb6:	9308      	str	r3, [sp, #32]
  402eb8:	2300      	movs	r3, #0
  402eba:	9313      	str	r3, [sp, #76]	; 0x4c
  402ebc:	b117      	cbz	r7, 402ec4 <_svfprintf_r+0x394>
  402ebe:	9b08      	ldr	r3, [sp, #32]
  402ec0:	3301      	adds	r3, #1
  402ec2:	9308      	str	r3, [sp, #32]
  402ec4:	9b07      	ldr	r3, [sp, #28]
  402ec6:	f013 0302 	ands.w	r3, r3, #2
  402eca:	930f      	str	r3, [sp, #60]	; 0x3c
  402ecc:	d002      	beq.n	402ed4 <_svfprintf_r+0x3a4>
  402ece:	9b08      	ldr	r3, [sp, #32]
  402ed0:	3302      	adds	r3, #2
  402ed2:	9308      	str	r3, [sp, #32]
  402ed4:	9b07      	ldr	r3, [sp, #28]
  402ed6:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  402eda:	9310      	str	r3, [sp, #64]	; 0x40
  402edc:	f040 82d7 	bne.w	40348e <_svfprintf_r+0x95e>
  402ee0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402ee2:	9a08      	ldr	r2, [sp, #32]
  402ee4:	1a9d      	subs	r5, r3, r2
  402ee6:	2d00      	cmp	r5, #0
  402ee8:	f340 82d1 	ble.w	40348e <_svfprintf_r+0x95e>
  402eec:	2d10      	cmp	r5, #16
  402eee:	9925      	ldr	r1, [sp, #148]	; 0x94
  402ef0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402ef2:	4f37      	ldr	r7, [pc, #220]	; (402fd0 <_svfprintf_r+0x4a0>)
  402ef4:	dd27      	ble.n	402f46 <_svfprintf_r+0x416>
  402ef6:	9618      	str	r6, [sp, #96]	; 0x60
  402ef8:	4648      	mov	r0, r9
  402efa:	2410      	movs	r4, #16
  402efc:	46b9      	mov	r9, r7
  402efe:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402f00:	462f      	mov	r7, r5
  402f02:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402f04:	e004      	b.n	402f10 <_svfprintf_r+0x3e0>
  402f06:	3f10      	subs	r7, #16
  402f08:	2f10      	cmp	r7, #16
  402f0a:	f100 0008 	add.w	r0, r0, #8
  402f0e:	dd16      	ble.n	402f3e <_svfprintf_r+0x40e>
  402f10:	3201      	adds	r2, #1
  402f12:	4b2f      	ldr	r3, [pc, #188]	; (402fd0 <_svfprintf_r+0x4a0>)
  402f14:	9224      	str	r2, [sp, #144]	; 0x90
  402f16:	3110      	adds	r1, #16
  402f18:	2a07      	cmp	r2, #7
  402f1a:	9125      	str	r1, [sp, #148]	; 0x94
  402f1c:	e880 0018 	stmia.w	r0, {r3, r4}
  402f20:	ddf1      	ble.n	402f06 <_svfprintf_r+0x3d6>
  402f22:	aa23      	add	r2, sp, #140	; 0x8c
  402f24:	4631      	mov	r1, r6
  402f26:	4628      	mov	r0, r5
  402f28:	f004 ff58 	bl	407ddc <__ssprint_r>
  402f2c:	2800      	cmp	r0, #0
  402f2e:	f47f aef8 	bne.w	402d22 <_svfprintf_r+0x1f2>
  402f32:	3f10      	subs	r7, #16
  402f34:	2f10      	cmp	r7, #16
  402f36:	9925      	ldr	r1, [sp, #148]	; 0x94
  402f38:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402f3a:	a830      	add	r0, sp, #192	; 0xc0
  402f3c:	dce8      	bgt.n	402f10 <_svfprintf_r+0x3e0>
  402f3e:	9e18      	ldr	r6, [sp, #96]	; 0x60
  402f40:	463d      	mov	r5, r7
  402f42:	464f      	mov	r7, r9
  402f44:	4681      	mov	r9, r0
  402f46:	3201      	adds	r2, #1
  402f48:	186c      	adds	r4, r5, r1
  402f4a:	2a07      	cmp	r2, #7
  402f4c:	9425      	str	r4, [sp, #148]	; 0x94
  402f4e:	9224      	str	r2, [sp, #144]	; 0x90
  402f50:	f8c9 7000 	str.w	r7, [r9]
  402f54:	f8c9 5004 	str.w	r5, [r9, #4]
  402f58:	f300 8428 	bgt.w	4037ac <_svfprintf_r+0xc7c>
  402f5c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402f60:	f109 0908 	add.w	r9, r9, #8
  402f64:	b177      	cbz	r7, 402f84 <_svfprintf_r+0x454>
  402f66:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402f68:	3301      	adds	r3, #1
  402f6a:	3401      	adds	r4, #1
  402f6c:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  402f70:	2201      	movs	r2, #1
  402f72:	2b07      	cmp	r3, #7
  402f74:	9425      	str	r4, [sp, #148]	; 0x94
  402f76:	9324      	str	r3, [sp, #144]	; 0x90
  402f78:	e889 0006 	stmia.w	r9, {r1, r2}
  402f7c:	f300 83a0 	bgt.w	4036c0 <_svfprintf_r+0xb90>
  402f80:	f109 0908 	add.w	r9, r9, #8
  402f84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402f86:	b16b      	cbz	r3, 402fa4 <_svfprintf_r+0x474>
  402f88:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402f8a:	3301      	adds	r3, #1
  402f8c:	3402      	adds	r4, #2
  402f8e:	a91c      	add	r1, sp, #112	; 0x70
  402f90:	2202      	movs	r2, #2
  402f92:	2b07      	cmp	r3, #7
  402f94:	9425      	str	r4, [sp, #148]	; 0x94
  402f96:	9324      	str	r3, [sp, #144]	; 0x90
  402f98:	e889 0006 	stmia.w	r9, {r1, r2}
  402f9c:	f300 839c 	bgt.w	4036d8 <_svfprintf_r+0xba8>
  402fa0:	f109 0908 	add.w	r9, r9, #8
  402fa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402fa6:	2b80      	cmp	r3, #128	; 0x80
  402fa8:	f000 82d5 	beq.w	403556 <_svfprintf_r+0xa26>
  402fac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402fae:	ebc3 070b 	rsb	r7, r3, fp
  402fb2:	2f00      	cmp	r7, #0
  402fb4:	dd39      	ble.n	40302a <_svfprintf_r+0x4fa>
  402fb6:	4a07      	ldr	r2, [pc, #28]	; (402fd4 <_svfprintf_r+0x4a4>)
  402fb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402fba:	920f      	str	r2, [sp, #60]	; 0x3c
  402fbc:	2f10      	cmp	r7, #16
  402fbe:	dd28      	ble.n	403012 <_svfprintf_r+0x4e2>
  402fc0:	4622      	mov	r2, r4
  402fc2:	f04f 0b10 	mov.w	fp, #16
  402fc6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402fc8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402fca:	e00a      	b.n	402fe2 <_svfprintf_r+0x4b2>
  402fcc:	00409278 	.word	0x00409278
  402fd0:	00409298 	.word	0x00409298
  402fd4:	00409244 	.word	0x00409244
  402fd8:	3f10      	subs	r7, #16
  402fda:	2f10      	cmp	r7, #16
  402fdc:	f109 0908 	add.w	r9, r9, #8
  402fe0:	dd16      	ble.n	403010 <_svfprintf_r+0x4e0>
  402fe2:	3301      	adds	r3, #1
  402fe4:	3210      	adds	r2, #16
  402fe6:	2b07      	cmp	r3, #7
  402fe8:	9225      	str	r2, [sp, #148]	; 0x94
  402fea:	9324      	str	r3, [sp, #144]	; 0x90
  402fec:	e889 0c00 	stmia.w	r9, {sl, fp}
  402ff0:	ddf2      	ble.n	402fd8 <_svfprintf_r+0x4a8>
  402ff2:	aa23      	add	r2, sp, #140	; 0x8c
  402ff4:	4621      	mov	r1, r4
  402ff6:	4628      	mov	r0, r5
  402ff8:	f004 fef0 	bl	407ddc <__ssprint_r>
  402ffc:	2800      	cmp	r0, #0
  402ffe:	f47f ae90 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403002:	3f10      	subs	r7, #16
  403004:	2f10      	cmp	r7, #16
  403006:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403008:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40300a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40300e:	dce8      	bgt.n	402fe2 <_svfprintf_r+0x4b2>
  403010:	4614      	mov	r4, r2
  403012:	3301      	adds	r3, #1
  403014:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403016:	9324      	str	r3, [sp, #144]	; 0x90
  403018:	443c      	add	r4, r7
  40301a:	2b07      	cmp	r3, #7
  40301c:	9425      	str	r4, [sp, #148]	; 0x94
  40301e:	e889 0084 	stmia.w	r9, {r2, r7}
  403022:	f300 8341 	bgt.w	4036a8 <_svfprintf_r+0xb78>
  403026:	f109 0908 	add.w	r9, r9, #8
  40302a:	9b07      	ldr	r3, [sp, #28]
  40302c:	05da      	lsls	r2, r3, #23
  40302e:	f100 8230 	bmi.w	403492 <_svfprintf_r+0x962>
  403032:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403034:	990d      	ldr	r1, [sp, #52]	; 0x34
  403036:	f8c9 6000 	str.w	r6, [r9]
  40303a:	3301      	adds	r3, #1
  40303c:	440c      	add	r4, r1
  40303e:	2b07      	cmp	r3, #7
  403040:	9425      	str	r4, [sp, #148]	; 0x94
  403042:	f8c9 1004 	str.w	r1, [r9, #4]
  403046:	9324      	str	r3, [sp, #144]	; 0x90
  403048:	f300 8318 	bgt.w	40367c <_svfprintf_r+0xb4c>
  40304c:	f109 0908 	add.w	r9, r9, #8
  403050:	9b07      	ldr	r3, [sp, #28]
  403052:	0759      	lsls	r1, r3, #29
  403054:	d53f      	bpl.n	4030d6 <_svfprintf_r+0x5a6>
  403056:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403058:	9a08      	ldr	r2, [sp, #32]
  40305a:	1a9d      	subs	r5, r3, r2
  40305c:	2d00      	cmp	r5, #0
  40305e:	dd3a      	ble.n	4030d6 <_svfprintf_r+0x5a6>
  403060:	2d10      	cmp	r5, #16
  403062:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403064:	4fbc      	ldr	r7, [pc, #752]	; (403358 <_svfprintf_r+0x828>)
  403066:	dd23      	ble.n	4030b0 <_svfprintf_r+0x580>
  403068:	4622      	mov	r2, r4
  40306a:	2610      	movs	r6, #16
  40306c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403070:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403072:	e004      	b.n	40307e <_svfprintf_r+0x54e>
  403074:	3d10      	subs	r5, #16
  403076:	2d10      	cmp	r5, #16
  403078:	f109 0908 	add.w	r9, r9, #8
  40307c:	dd17      	ble.n	4030ae <_svfprintf_r+0x57e>
  40307e:	3301      	adds	r3, #1
  403080:	49b5      	ldr	r1, [pc, #724]	; (403358 <_svfprintf_r+0x828>)
  403082:	9324      	str	r3, [sp, #144]	; 0x90
  403084:	3210      	adds	r2, #16
  403086:	2b07      	cmp	r3, #7
  403088:	9225      	str	r2, [sp, #148]	; 0x94
  40308a:	e889 0042 	stmia.w	r9, {r1, r6}
  40308e:	ddf1      	ble.n	403074 <_svfprintf_r+0x544>
  403090:	aa23      	add	r2, sp, #140	; 0x8c
  403092:	4621      	mov	r1, r4
  403094:	4658      	mov	r0, fp
  403096:	f004 fea1 	bl	407ddc <__ssprint_r>
  40309a:	2800      	cmp	r0, #0
  40309c:	f47f ae41 	bne.w	402d22 <_svfprintf_r+0x1f2>
  4030a0:	3d10      	subs	r5, #16
  4030a2:	2d10      	cmp	r5, #16
  4030a4:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4030a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4030a8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4030ac:	dce7      	bgt.n	40307e <_svfprintf_r+0x54e>
  4030ae:	4614      	mov	r4, r2
  4030b0:	3301      	adds	r3, #1
  4030b2:	442c      	add	r4, r5
  4030b4:	2b07      	cmp	r3, #7
  4030b6:	9425      	str	r4, [sp, #148]	; 0x94
  4030b8:	9324      	str	r3, [sp, #144]	; 0x90
  4030ba:	f8c9 7000 	str.w	r7, [r9]
  4030be:	f8c9 5004 	str.w	r5, [r9, #4]
  4030c2:	dd08      	ble.n	4030d6 <_svfprintf_r+0x5a6>
  4030c4:	aa23      	add	r2, sp, #140	; 0x8c
  4030c6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4030c8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4030ca:	f004 fe87 	bl	407ddc <__ssprint_r>
  4030ce:	2800      	cmp	r0, #0
  4030d0:	f47f ae27 	bne.w	402d22 <_svfprintf_r+0x1f2>
  4030d4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4030d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4030d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4030da:	9908      	ldr	r1, [sp, #32]
  4030dc:	428a      	cmp	r2, r1
  4030de:	bfac      	ite	ge
  4030e0:	189b      	addge	r3, r3, r2
  4030e2:	185b      	addlt	r3, r3, r1
  4030e4:	930b      	str	r3, [sp, #44]	; 0x2c
  4030e6:	2c00      	cmp	r4, #0
  4030e8:	f040 82d4 	bne.w	403694 <_svfprintf_r+0xb64>
  4030ec:	2300      	movs	r3, #0
  4030ee:	9324      	str	r3, [sp, #144]	; 0x90
  4030f0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4030f4:	e542      	b.n	402b7c <_svfprintf_r+0x4c>
  4030f6:	9311      	str	r3, [sp, #68]	; 0x44
  4030f8:	46ab      	mov	fp, r5
  4030fa:	2a00      	cmp	r2, #0
  4030fc:	f041 8059 	bne.w	4041b2 <_svfprintf_r+0x1682>
  403100:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  403102:	3707      	adds	r7, #7
  403104:	f027 0307 	bic.w	r3, r7, #7
  403108:	f103 0208 	add.w	r2, r3, #8
  40310c:	920e      	str	r2, [sp, #56]	; 0x38
  40310e:	681a      	ldr	r2, [r3, #0]
  403110:	9214      	str	r2, [sp, #80]	; 0x50
  403112:	685b      	ldr	r3, [r3, #4]
  403114:	9315      	str	r3, [sp, #84]	; 0x54
  403116:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403118:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40311a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40311e:	4628      	mov	r0, r5
  403120:	4621      	mov	r1, r4
  403122:	f04f 32ff 	mov.w	r2, #4294967295
  403126:	4b8d      	ldr	r3, [pc, #564]	; (40335c <_svfprintf_r+0x82c>)
  403128:	f005 fab6 	bl	408698 <__aeabi_dcmpun>
  40312c:	2800      	cmp	r0, #0
  40312e:	f040 84c1 	bne.w	403ab4 <_svfprintf_r+0xf84>
  403132:	4628      	mov	r0, r5
  403134:	4621      	mov	r1, r4
  403136:	f04f 32ff 	mov.w	r2, #4294967295
  40313a:	4b88      	ldr	r3, [pc, #544]	; (40335c <_svfprintf_r+0x82c>)
  40313c:	f7ff fab8 	bl	4026b0 <__aeabi_dcmple>
  403140:	2800      	cmp	r0, #0
  403142:	f040 84b7 	bne.w	403ab4 <_svfprintf_r+0xf84>
  403146:	9814      	ldr	r0, [sp, #80]	; 0x50
  403148:	9915      	ldr	r1, [sp, #84]	; 0x54
  40314a:	2200      	movs	r2, #0
  40314c:	2300      	movs	r3, #0
  40314e:	f7ff faa5 	bl	40269c <__aeabi_dcmplt>
  403152:	2800      	cmp	r0, #0
  403154:	f040 874b 	bne.w	403fee <_svfprintf_r+0x14be>
  403158:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40315c:	4e80      	ldr	r6, [pc, #512]	; (403360 <_svfprintf_r+0x830>)
  40315e:	4b81      	ldr	r3, [pc, #516]	; (403364 <_svfprintf_r+0x834>)
  403160:	9907      	ldr	r1, [sp, #28]
  403162:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  403166:	9107      	str	r1, [sp, #28]
  403168:	9911      	ldr	r1, [sp, #68]	; 0x44
  40316a:	2203      	movs	r2, #3
  40316c:	f04f 0b00 	mov.w	fp, #0
  403170:	9208      	str	r2, [sp, #32]
  403172:	2947      	cmp	r1, #71	; 0x47
  403174:	bfd8      	it	le
  403176:	461e      	movle	r6, r3
  403178:	920d      	str	r2, [sp, #52]	; 0x34
  40317a:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40317e:	e69d      	b.n	402ebc <_svfprintf_r+0x38c>
  403180:	9b07      	ldr	r3, [sp, #28]
  403182:	f043 0308 	orr.w	r3, r3, #8
  403186:	9307      	str	r3, [sp, #28]
  403188:	f898 3000 	ldrb.w	r3, [r8]
  40318c:	e529      	b.n	402be2 <_svfprintf_r+0xb2>
  40318e:	9311      	str	r3, [sp, #68]	; 0x44
  403190:	46ab      	mov	fp, r5
  403192:	2a00      	cmp	r2, #0
  403194:	f041 8009 	bne.w	4041aa <_svfprintf_r+0x167a>
  403198:	9b07      	ldr	r3, [sp, #28]
  40319a:	f043 0310 	orr.w	r3, r3, #16
  40319e:	9307      	str	r3, [sp, #28]
  4031a0:	9a07      	ldr	r2, [sp, #28]
  4031a2:	f012 0320 	ands.w	r3, r2, #32
  4031a6:	f47f add2 	bne.w	402d4e <_svfprintf_r+0x21e>
  4031aa:	9907      	ldr	r1, [sp, #28]
  4031ac:	f011 0210 	ands.w	r2, r1, #16
  4031b0:	f000 8507 	beq.w	403bc2 <_svfprintf_r+0x1092>
  4031b4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4031b6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4031ba:	f1bb 0f00 	cmp.w	fp, #0
  4031be:	6804      	ldr	r4, [r0, #0]
  4031c0:	f100 0704 	add.w	r7, r0, #4
  4031c4:	f04f 0500 	mov.w	r5, #0
  4031c8:	f2c0 8521 	blt.w	403c0e <_svfprintf_r+0x10de>
  4031cc:	460a      	mov	r2, r1
  4031ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4031d2:	9207      	str	r2, [sp, #28]
  4031d4:	ea54 0205 	orrs.w	r2, r4, r5
  4031d8:	970e      	str	r7, [sp, #56]	; 0x38
  4031da:	f000 8143 	beq.w	403464 <_svfprintf_r+0x934>
  4031de:	461f      	mov	r7, r3
  4031e0:	e5cb      	b.n	402d7a <_svfprintf_r+0x24a>
  4031e2:	9311      	str	r3, [sp, #68]	; 0x44
  4031e4:	46ab      	mov	fp, r5
  4031e6:	2a00      	cmp	r2, #0
  4031e8:	f040 87d7 	bne.w	40419a <_svfprintf_r+0x166a>
  4031ec:	9b07      	ldr	r3, [sp, #28]
  4031ee:	f043 0310 	orr.w	r3, r3, #16
  4031f2:	9307      	str	r3, [sp, #28]
  4031f4:	9a07      	ldr	r2, [sp, #28]
  4031f6:	f012 0320 	ands.w	r3, r2, #32
  4031fa:	f000 8332 	beq.w	403862 <_svfprintf_r+0xd32>
  4031fe:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  403200:	3707      	adds	r7, #7
  403202:	f027 0307 	bic.w	r3, r7, #7
  403206:	2700      	movs	r7, #0
  403208:	f103 0108 	add.w	r1, r3, #8
  40320c:	45bb      	cmp	fp, r7
  40320e:	910e      	str	r1, [sp, #56]	; 0x38
  403210:	e9d3 4500 	ldrd	r4, r5, [r3]
  403214:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403218:	f2c0 835c 	blt.w	4038d4 <_svfprintf_r+0xda4>
  40321c:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  403220:	9307      	str	r3, [sp, #28]
  403222:	ea54 0305 	orrs.w	r3, r4, r5
  403226:	f47f ae25 	bne.w	402e74 <_svfprintf_r+0x344>
  40322a:	f1bb 0f00 	cmp.w	fp, #0
  40322e:	f000 80fe 	beq.w	40342e <_svfprintf_r+0x8fe>
  403232:	2400      	movs	r4, #0
  403234:	ae40      	add	r6, sp, #256	; 0x100
  403236:	3430      	adds	r4, #48	; 0x30
  403238:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40323c:	e634      	b.n	402ea8 <_svfprintf_r+0x378>
  40323e:	9311      	str	r3, [sp, #68]	; 0x44
  403240:	46ab      	mov	fp, r5
  403242:	2a00      	cmp	r2, #0
  403244:	f040 87a5 	bne.w	404192 <_svfprintf_r+0x1662>
  403248:	9b07      	ldr	r3, [sp, #28]
  40324a:	4847      	ldr	r0, [pc, #284]	; (403368 <_svfprintf_r+0x838>)
  40324c:	069d      	lsls	r5, r3, #26
  40324e:	f140 8097 	bpl.w	403380 <_svfprintf_r+0x850>
  403252:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  403254:	3707      	adds	r7, #7
  403256:	f027 0307 	bic.w	r3, r7, #7
  40325a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40325e:	f103 0208 	add.w	r2, r3, #8
  403262:	920e      	str	r2, [sp, #56]	; 0x38
  403264:	9a07      	ldr	r2, [sp, #28]
  403266:	f012 0701 	ands.w	r7, r2, #1
  40326a:	f000 8241 	beq.w	4036f0 <_svfprintf_r+0xbc0>
  40326e:	ea54 0305 	orrs.w	r3, r4, r5
  403272:	f000 84f5 	beq.w	403c60 <_svfprintf_r+0x1130>
  403276:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40327a:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40327e:	2700      	movs	r7, #0
  403280:	9a07      	ldr	r2, [sp, #28]
  403282:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403286:	2330      	movs	r3, #48	; 0x30
  403288:	45bb      	cmp	fp, r7
  40328a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40328e:	f042 0302 	orr.w	r3, r2, #2
  403292:	f2c0 86a9 	blt.w	403fe8 <_svfprintf_r+0x14b8>
  403296:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40329a:	f043 0302 	orr.w	r3, r3, #2
  40329e:	9307      	str	r3, [sp, #28]
  4032a0:	ae30      	add	r6, sp, #192	; 0xc0
  4032a2:	0923      	lsrs	r3, r4, #4
  4032a4:	f004 010f 	and.w	r1, r4, #15
  4032a8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4032ac:	092a      	lsrs	r2, r5, #4
  4032ae:	461c      	mov	r4, r3
  4032b0:	4615      	mov	r5, r2
  4032b2:	5c43      	ldrb	r3, [r0, r1]
  4032b4:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4032b8:	ea54 0305 	orrs.w	r3, r4, r5
  4032bc:	d1f1      	bne.n	4032a2 <_svfprintf_r+0x772>
  4032be:	e5f3      	b.n	402ea8 <_svfprintf_r+0x378>
  4032c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4032c2:	9311      	str	r3, [sp, #68]	; 0x44
  4032c4:	680a      	ldr	r2, [r1, #0]
  4032c6:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4032ca:	2300      	movs	r3, #0
  4032cc:	460a      	mov	r2, r1
  4032ce:	461f      	mov	r7, r3
  4032d0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4032d4:	3204      	adds	r2, #4
  4032d6:	2301      	movs	r3, #1
  4032d8:	9308      	str	r3, [sp, #32]
  4032da:	46bb      	mov	fp, r7
  4032dc:	9713      	str	r7, [sp, #76]	; 0x4c
  4032de:	920e      	str	r2, [sp, #56]	; 0x38
  4032e0:	930d      	str	r3, [sp, #52]	; 0x34
  4032e2:	ae26      	add	r6, sp, #152	; 0x98
  4032e4:	e5ee      	b.n	402ec4 <_svfprintf_r+0x394>
  4032e6:	9311      	str	r3, [sp, #68]	; 0x44
  4032e8:	46ab      	mov	fp, r5
  4032ea:	2a00      	cmp	r2, #0
  4032ec:	f43f ada0 	beq.w	402e30 <_svfprintf_r+0x300>
  4032f0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4032f4:	e59c      	b.n	402e30 <_svfprintf_r+0x300>
  4032f6:	9b07      	ldr	r3, [sp, #28]
  4032f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4032fc:	9307      	str	r3, [sp, #28]
  4032fe:	f898 3000 	ldrb.w	r3, [r8]
  403302:	e46e      	b.n	402be2 <_svfprintf_r+0xb2>
  403304:	f898 3000 	ldrb.w	r3, [r8]
  403308:	2900      	cmp	r1, #0
  40330a:	f47f ac6a 	bne.w	402be2 <_svfprintf_r+0xb2>
  40330e:	2201      	movs	r2, #1
  403310:	2120      	movs	r1, #32
  403312:	e466      	b.n	402be2 <_svfprintf_r+0xb2>
  403314:	9b07      	ldr	r3, [sp, #28]
  403316:	f043 0301 	orr.w	r3, r3, #1
  40331a:	9307      	str	r3, [sp, #28]
  40331c:	f898 3000 	ldrb.w	r3, [r8]
  403320:	e45f      	b.n	402be2 <_svfprintf_r+0xb2>
  403322:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403324:	6823      	ldr	r3, [r4, #0]
  403326:	930c      	str	r3, [sp, #48]	; 0x30
  403328:	4618      	mov	r0, r3
  40332a:	2800      	cmp	r0, #0
  40332c:	4623      	mov	r3, r4
  40332e:	f103 0304 	add.w	r3, r3, #4
  403332:	f6ff acb8 	blt.w	402ca6 <_svfprintf_r+0x176>
  403336:	930e      	str	r3, [sp, #56]	; 0x38
  403338:	f898 3000 	ldrb.w	r3, [r8]
  40333c:	e451      	b.n	402be2 <_svfprintf_r+0xb2>
  40333e:	f898 3000 	ldrb.w	r3, [r8]
  403342:	2201      	movs	r2, #1
  403344:	212b      	movs	r1, #43	; 0x2b
  403346:	e44c      	b.n	402be2 <_svfprintf_r+0xb2>
  403348:	9311      	str	r3, [sp, #68]	; 0x44
  40334a:	46ab      	mov	fp, r5
  40334c:	2a00      	cmp	r2, #0
  40334e:	f43f af51 	beq.w	4031f4 <_svfprintf_r+0x6c4>
  403352:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403356:	e74d      	b.n	4031f4 <_svfprintf_r+0x6c4>
  403358:	00409298 	.word	0x00409298
  40335c:	7fefffff 	.word	0x7fefffff
  403360:	00409258 	.word	0x00409258
  403364:	00409254 	.word	0x00409254
  403368:	00409264 	.word	0x00409264
  40336c:	9311      	str	r3, [sp, #68]	; 0x44
  40336e:	46ab      	mov	fp, r5
  403370:	2a00      	cmp	r2, #0
  403372:	f040 8703 	bne.w	40417c <_svfprintf_r+0x164c>
  403376:	9b07      	ldr	r3, [sp, #28]
  403378:	4899      	ldr	r0, [pc, #612]	; (4035e0 <_svfprintf_r+0xab0>)
  40337a:	069d      	lsls	r5, r3, #26
  40337c:	f53f af69 	bmi.w	403252 <_svfprintf_r+0x722>
  403380:	9b07      	ldr	r3, [sp, #28]
  403382:	06dc      	lsls	r4, r3, #27
  403384:	f140 845e 	bpl.w	403c44 <_svfprintf_r+0x1114>
  403388:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40338a:	4613      	mov	r3, r2
  40338c:	3304      	adds	r3, #4
  40338e:	6814      	ldr	r4, [r2, #0]
  403390:	930e      	str	r3, [sp, #56]	; 0x38
  403392:	2500      	movs	r5, #0
  403394:	e766      	b.n	403264 <_svfprintf_r+0x734>
  403396:	f898 3000 	ldrb.w	r3, [r8]
  40339a:	2b6c      	cmp	r3, #108	; 0x6c
  40339c:	f000 84e1 	beq.w	403d62 <_svfprintf_r+0x1232>
  4033a0:	9807      	ldr	r0, [sp, #28]
  4033a2:	f040 0010 	orr.w	r0, r0, #16
  4033a6:	9007      	str	r0, [sp, #28]
  4033a8:	e41b      	b.n	402be2 <_svfprintf_r+0xb2>
  4033aa:	2a00      	cmp	r2, #0
  4033ac:	f040 86db 	bne.w	404166 <_svfprintf_r+0x1636>
  4033b0:	9b07      	ldr	r3, [sp, #28]
  4033b2:	069b      	lsls	r3, r3, #26
  4033b4:	f140 842f 	bpl.w	403c16 <_svfprintf_r+0x10e6>
  4033b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4033ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033bc:	6813      	ldr	r3, [r2, #0]
  4033be:	17cd      	asrs	r5, r1, #31
  4033c0:	4608      	mov	r0, r1
  4033c2:	3204      	adds	r2, #4
  4033c4:	4629      	mov	r1, r5
  4033c6:	920e      	str	r2, [sp, #56]	; 0x38
  4033c8:	e9c3 0100 	strd	r0, r1, [r3]
  4033cc:	f7ff bbd6 	b.w	402b7c <_svfprintf_r+0x4c>
  4033d0:	9b07      	ldr	r3, [sp, #28]
  4033d2:	f043 0320 	orr.w	r3, r3, #32
  4033d6:	9307      	str	r3, [sp, #28]
  4033d8:	f898 3000 	ldrb.w	r3, [r8]
  4033dc:	e401      	b.n	402be2 <_svfprintf_r+0xb2>
  4033de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4033e0:	9311      	str	r3, [sp, #68]	; 0x44
  4033e2:	6816      	ldr	r6, [r2, #0]
  4033e4:	2400      	movs	r4, #0
  4033e6:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  4033ea:	1d17      	adds	r7, r2, #4
  4033ec:	2e00      	cmp	r6, #0
  4033ee:	f000 85bd 	beq.w	403f6c <_svfprintf_r+0x143c>
  4033f2:	2d00      	cmp	r5, #0
  4033f4:	f2c0 850f 	blt.w	403e16 <_svfprintf_r+0x12e6>
  4033f8:	462a      	mov	r2, r5
  4033fa:	4621      	mov	r1, r4
  4033fc:	4630      	mov	r0, r6
  4033fe:	f003 fe67 	bl	4070d0 <memchr>
  403402:	2800      	cmp	r0, #0
  403404:	f000 8604 	beq.w	404010 <_svfprintf_r+0x14e0>
  403408:	1b83      	subs	r3, r0, r6
  40340a:	930d      	str	r3, [sp, #52]	; 0x34
  40340c:	46a3      	mov	fp, r4
  40340e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403412:	970e      	str	r7, [sp, #56]	; 0x38
  403414:	9308      	str	r3, [sp, #32]
  403416:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40341a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40341e:	e54d      	b.n	402ebc <_svfprintf_r+0x38c>
  403420:	486f      	ldr	r0, [pc, #444]	; (4035e0 <_svfprintf_r+0xab0>)
  403422:	9211      	str	r2, [sp, #68]	; 0x44
  403424:	f1bb 0f00 	cmp.w	fp, #0
  403428:	f040 8173 	bne.w	403712 <_svfprintf_r+0xbe2>
  40342c:	465f      	mov	r7, fp
  40342e:	f04f 0b00 	mov.w	fp, #0
  403432:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  403436:	ae30      	add	r6, sp, #192	; 0xc0
  403438:	e539      	b.n	402eae <_svfprintf_r+0x37e>
  40343a:	9311      	str	r3, [sp, #68]	; 0x44
  40343c:	2a00      	cmp	r2, #0
  40343e:	f040 86b0 	bne.w	4041a2 <_svfprintf_r+0x1672>
  403442:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403444:	2a00      	cmp	r2, #0
  403446:	f43f ac65 	beq.w	402d14 <_svfprintf_r+0x1e4>
  40344a:	2300      	movs	r3, #0
  40344c:	2101      	movs	r1, #1
  40344e:	461f      	mov	r7, r3
  403450:	9108      	str	r1, [sp, #32]
  403452:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  403456:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40345a:	469b      	mov	fp, r3
  40345c:	9313      	str	r3, [sp, #76]	; 0x4c
  40345e:	910d      	str	r1, [sp, #52]	; 0x34
  403460:	ae26      	add	r6, sp, #152	; 0x98
  403462:	e52f      	b.n	402ec4 <_svfprintf_r+0x394>
  403464:	f1bb 0f00 	cmp.w	fp, #0
  403468:	f000 85dd 	beq.w	404026 <_svfprintf_r+0x14f6>
  40346c:	2700      	movs	r7, #0
  40346e:	2400      	movs	r4, #0
  403470:	2500      	movs	r5, #0
  403472:	e482      	b.n	402d7a <_svfprintf_r+0x24a>
  403474:	485a      	ldr	r0, [pc, #360]	; (4035e0 <_svfprintf_r+0xab0>)
  403476:	9307      	str	r3, [sp, #28]
  403478:	9211      	str	r2, [sp, #68]	; 0x44
  40347a:	ea54 0305 	orrs.w	r3, r4, r5
  40347e:	970e      	str	r7, [sp, #56]	; 0x38
  403480:	f04f 0700 	mov.w	r7, #0
  403484:	f47f af0c 	bne.w	4032a0 <_svfprintf_r+0x770>
  403488:	2400      	movs	r4, #0
  40348a:	2500      	movs	r5, #0
  40348c:	e708      	b.n	4032a0 <_svfprintf_r+0x770>
  40348e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403490:	e568      	b.n	402f64 <_svfprintf_r+0x434>
  403492:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403494:	2b65      	cmp	r3, #101	; 0x65
  403496:	f340 80a9 	ble.w	4035ec <_svfprintf_r+0xabc>
  40349a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40349c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40349e:	2200      	movs	r2, #0
  4034a0:	2300      	movs	r3, #0
  4034a2:	f7ff f8f1 	bl	402688 <__aeabi_dcmpeq>
  4034a6:	2800      	cmp	r0, #0
  4034a8:	f000 8135 	beq.w	403716 <_svfprintf_r+0xbe6>
  4034ac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034ae:	4a4d      	ldr	r2, [pc, #308]	; (4035e4 <_svfprintf_r+0xab4>)
  4034b0:	f8c9 2000 	str.w	r2, [r9]
  4034b4:	3301      	adds	r3, #1
  4034b6:	3401      	adds	r4, #1
  4034b8:	2201      	movs	r2, #1
  4034ba:	2b07      	cmp	r3, #7
  4034bc:	9425      	str	r4, [sp, #148]	; 0x94
  4034be:	9324      	str	r3, [sp, #144]	; 0x90
  4034c0:	f8c9 2004 	str.w	r2, [r9, #4]
  4034c4:	f300 83e6 	bgt.w	403c94 <_svfprintf_r+0x1164>
  4034c8:	f109 0908 	add.w	r9, r9, #8
  4034cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4034ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4034d0:	4293      	cmp	r3, r2
  4034d2:	db03      	blt.n	4034dc <_svfprintf_r+0x9ac>
  4034d4:	9b07      	ldr	r3, [sp, #28]
  4034d6:	07db      	lsls	r3, r3, #31
  4034d8:	f57f adba 	bpl.w	403050 <_svfprintf_r+0x520>
  4034dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034de:	9916      	ldr	r1, [sp, #88]	; 0x58
  4034e0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4034e2:	f8c9 2000 	str.w	r2, [r9]
  4034e6:	3301      	adds	r3, #1
  4034e8:	440c      	add	r4, r1
  4034ea:	2b07      	cmp	r3, #7
  4034ec:	9425      	str	r4, [sp, #148]	; 0x94
  4034ee:	f8c9 1004 	str.w	r1, [r9, #4]
  4034f2:	9324      	str	r3, [sp, #144]	; 0x90
  4034f4:	f300 843f 	bgt.w	403d76 <_svfprintf_r+0x1246>
  4034f8:	f109 0908 	add.w	r9, r9, #8
  4034fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4034fe:	1e5d      	subs	r5, r3, #1
  403500:	2d00      	cmp	r5, #0
  403502:	f77f ada5 	ble.w	403050 <_svfprintf_r+0x520>
  403506:	4a38      	ldr	r2, [pc, #224]	; (4035e8 <_svfprintf_r+0xab8>)
  403508:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40350a:	920f      	str	r2, [sp, #60]	; 0x3c
  40350c:	2d10      	cmp	r5, #16
  40350e:	f340 81e6 	ble.w	4038de <_svfprintf_r+0xdae>
  403512:	2610      	movs	r6, #16
  403514:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403516:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40351a:	e005      	b.n	403528 <_svfprintf_r+0x9f8>
  40351c:	f109 0908 	add.w	r9, r9, #8
  403520:	3d10      	subs	r5, #16
  403522:	2d10      	cmp	r5, #16
  403524:	f340 81db 	ble.w	4038de <_svfprintf_r+0xdae>
  403528:	3301      	adds	r3, #1
  40352a:	3410      	adds	r4, #16
  40352c:	2b07      	cmp	r3, #7
  40352e:	9425      	str	r4, [sp, #148]	; 0x94
  403530:	9324      	str	r3, [sp, #144]	; 0x90
  403532:	f8c9 a000 	str.w	sl, [r9]
  403536:	f8c9 6004 	str.w	r6, [r9, #4]
  40353a:	ddef      	ble.n	40351c <_svfprintf_r+0x9ec>
  40353c:	aa23      	add	r2, sp, #140	; 0x8c
  40353e:	4659      	mov	r1, fp
  403540:	4638      	mov	r0, r7
  403542:	f004 fc4b 	bl	407ddc <__ssprint_r>
  403546:	2800      	cmp	r0, #0
  403548:	f47f abeb 	bne.w	402d22 <_svfprintf_r+0x1f2>
  40354c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40354e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403550:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403554:	e7e4      	b.n	403520 <_svfprintf_r+0x9f0>
  403556:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403558:	9a08      	ldr	r2, [sp, #32]
  40355a:	1a9f      	subs	r7, r3, r2
  40355c:	2f00      	cmp	r7, #0
  40355e:	f77f ad25 	ble.w	402fac <_svfprintf_r+0x47c>
  403562:	4a21      	ldr	r2, [pc, #132]	; (4035e8 <_svfprintf_r+0xab8>)
  403564:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403566:	920f      	str	r2, [sp, #60]	; 0x3c
  403568:	2f10      	cmp	r7, #16
  40356a:	dd2b      	ble.n	4035c4 <_svfprintf_r+0xa94>
  40356c:	464a      	mov	r2, r9
  40356e:	4621      	mov	r1, r4
  403570:	46b9      	mov	r9, r7
  403572:	2510      	movs	r5, #16
  403574:	4637      	mov	r7, r6
  403576:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403578:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40357a:	e006      	b.n	40358a <_svfprintf_r+0xa5a>
  40357c:	f1a9 0910 	sub.w	r9, r9, #16
  403580:	f1b9 0f10 	cmp.w	r9, #16
  403584:	f102 0208 	add.w	r2, r2, #8
  403588:	dd18      	ble.n	4035bc <_svfprintf_r+0xa8c>
  40358a:	3301      	adds	r3, #1
  40358c:	3110      	adds	r1, #16
  40358e:	2b07      	cmp	r3, #7
  403590:	9125      	str	r1, [sp, #148]	; 0x94
  403592:	9324      	str	r3, [sp, #144]	; 0x90
  403594:	f8c2 a000 	str.w	sl, [r2]
  403598:	6055      	str	r5, [r2, #4]
  40359a:	ddef      	ble.n	40357c <_svfprintf_r+0xa4c>
  40359c:	aa23      	add	r2, sp, #140	; 0x8c
  40359e:	4631      	mov	r1, r6
  4035a0:	4620      	mov	r0, r4
  4035a2:	f004 fc1b 	bl	407ddc <__ssprint_r>
  4035a6:	2800      	cmp	r0, #0
  4035a8:	f47f abbb 	bne.w	402d22 <_svfprintf_r+0x1f2>
  4035ac:	f1a9 0910 	sub.w	r9, r9, #16
  4035b0:	f1b9 0f10 	cmp.w	r9, #16
  4035b4:	9925      	ldr	r1, [sp, #148]	; 0x94
  4035b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4035b8:	aa30      	add	r2, sp, #192	; 0xc0
  4035ba:	dce6      	bgt.n	40358a <_svfprintf_r+0xa5a>
  4035bc:	463e      	mov	r6, r7
  4035be:	460c      	mov	r4, r1
  4035c0:	464f      	mov	r7, r9
  4035c2:	4691      	mov	r9, r2
  4035c4:	3301      	adds	r3, #1
  4035c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4035c8:	9324      	str	r3, [sp, #144]	; 0x90
  4035ca:	443c      	add	r4, r7
  4035cc:	2b07      	cmp	r3, #7
  4035ce:	9425      	str	r4, [sp, #148]	; 0x94
  4035d0:	e889 0084 	stmia.w	r9, {r2, r7}
  4035d4:	f300 8245 	bgt.w	403a62 <_svfprintf_r+0xf32>
  4035d8:	f109 0908 	add.w	r9, r9, #8
  4035dc:	e4e6      	b.n	402fac <_svfprintf_r+0x47c>
  4035de:	bf00      	nop
  4035e0:	00409278 	.word	0x00409278
  4035e4:	00409294 	.word	0x00409294
  4035e8:	00409244 	.word	0x00409244
  4035ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4035ee:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4035f0:	2b01      	cmp	r3, #1
  4035f2:	f340 8208 	ble.w	403a06 <_svfprintf_r+0xed6>
  4035f6:	3501      	adds	r5, #1
  4035f8:	3401      	adds	r4, #1
  4035fa:	2301      	movs	r3, #1
  4035fc:	2d07      	cmp	r5, #7
  4035fe:	9425      	str	r4, [sp, #148]	; 0x94
  403600:	9524      	str	r5, [sp, #144]	; 0x90
  403602:	f8c9 6000 	str.w	r6, [r9]
  403606:	f8c9 3004 	str.w	r3, [r9, #4]
  40360a:	f300 820d 	bgt.w	403a28 <_svfprintf_r+0xef8>
  40360e:	f109 0908 	add.w	r9, r9, #8
  403612:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403614:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403616:	f8c9 3000 	str.w	r3, [r9]
  40361a:	3501      	adds	r5, #1
  40361c:	4414      	add	r4, r2
  40361e:	2d07      	cmp	r5, #7
  403620:	9425      	str	r4, [sp, #148]	; 0x94
  403622:	9524      	str	r5, [sp, #144]	; 0x90
  403624:	f8c9 2004 	str.w	r2, [r9, #4]
  403628:	f300 820e 	bgt.w	403a48 <_svfprintf_r+0xf18>
  40362c:	f109 0908 	add.w	r9, r9, #8
  403630:	2300      	movs	r3, #0
  403632:	9814      	ldr	r0, [sp, #80]	; 0x50
  403634:	9915      	ldr	r1, [sp, #84]	; 0x54
  403636:	2200      	movs	r2, #0
  403638:	f7ff f826 	bl	402688 <__aeabi_dcmpeq>
  40363c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40363e:	2800      	cmp	r0, #0
  403640:	f040 80c3 	bne.w	4037ca <_svfprintf_r+0xc9a>
  403644:	3b01      	subs	r3, #1
  403646:	3501      	adds	r5, #1
  403648:	3601      	adds	r6, #1
  40364a:	441c      	add	r4, r3
  40364c:	2d07      	cmp	r5, #7
  40364e:	9524      	str	r5, [sp, #144]	; 0x90
  403650:	9425      	str	r4, [sp, #148]	; 0x94
  403652:	f8c9 6000 	str.w	r6, [r9]
  403656:	f8c9 3004 	str.w	r3, [r9, #4]
  40365a:	f300 80f5 	bgt.w	403848 <_svfprintf_r+0xd18>
  40365e:	f109 0908 	add.w	r9, r9, #8
  403662:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403664:	f8c9 2004 	str.w	r2, [r9, #4]
  403668:	3501      	adds	r5, #1
  40366a:	4414      	add	r4, r2
  40366c:	ab1f      	add	r3, sp, #124	; 0x7c
  40366e:	2d07      	cmp	r5, #7
  403670:	9425      	str	r4, [sp, #148]	; 0x94
  403672:	9524      	str	r5, [sp, #144]	; 0x90
  403674:	f8c9 3000 	str.w	r3, [r9]
  403678:	f77f ace8 	ble.w	40304c <_svfprintf_r+0x51c>
  40367c:	aa23      	add	r2, sp, #140	; 0x8c
  40367e:	9909      	ldr	r1, [sp, #36]	; 0x24
  403680:	980a      	ldr	r0, [sp, #40]	; 0x28
  403682:	f004 fbab 	bl	407ddc <__ssprint_r>
  403686:	2800      	cmp	r0, #0
  403688:	f47f ab4b 	bne.w	402d22 <_svfprintf_r+0x1f2>
  40368c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40368e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403692:	e4dd      	b.n	403050 <_svfprintf_r+0x520>
  403694:	aa23      	add	r2, sp, #140	; 0x8c
  403696:	9909      	ldr	r1, [sp, #36]	; 0x24
  403698:	980a      	ldr	r0, [sp, #40]	; 0x28
  40369a:	f004 fb9f 	bl	407ddc <__ssprint_r>
  40369e:	2800      	cmp	r0, #0
  4036a0:	f43f ad24 	beq.w	4030ec <_svfprintf_r+0x5bc>
  4036a4:	f7ff bb3d 	b.w	402d22 <_svfprintf_r+0x1f2>
  4036a8:	aa23      	add	r2, sp, #140	; 0x8c
  4036aa:	9909      	ldr	r1, [sp, #36]	; 0x24
  4036ac:	980a      	ldr	r0, [sp, #40]	; 0x28
  4036ae:	f004 fb95 	bl	407ddc <__ssprint_r>
  4036b2:	2800      	cmp	r0, #0
  4036b4:	f47f ab35 	bne.w	402d22 <_svfprintf_r+0x1f2>
  4036b8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4036ba:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4036be:	e4b4      	b.n	40302a <_svfprintf_r+0x4fa>
  4036c0:	aa23      	add	r2, sp, #140	; 0x8c
  4036c2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4036c4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4036c6:	f004 fb89 	bl	407ddc <__ssprint_r>
  4036ca:	2800      	cmp	r0, #0
  4036cc:	f47f ab29 	bne.w	402d22 <_svfprintf_r+0x1f2>
  4036d0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4036d2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4036d6:	e455      	b.n	402f84 <_svfprintf_r+0x454>
  4036d8:	aa23      	add	r2, sp, #140	; 0x8c
  4036da:	9909      	ldr	r1, [sp, #36]	; 0x24
  4036dc:	980a      	ldr	r0, [sp, #40]	; 0x28
  4036de:	f004 fb7d 	bl	407ddc <__ssprint_r>
  4036e2:	2800      	cmp	r0, #0
  4036e4:	f47f ab1d 	bne.w	402d22 <_svfprintf_r+0x1f2>
  4036e8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4036ea:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4036ee:	e459      	b.n	402fa4 <_svfprintf_r+0x474>
  4036f0:	f1bb 0f00 	cmp.w	fp, #0
  4036f4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4036f8:	f2c0 82d8 	blt.w	403cac <_svfprintf_r+0x117c>
  4036fc:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  403700:	9307      	str	r3, [sp, #28]
  403702:	ea54 0305 	orrs.w	r3, r4, r5
  403706:	f47f adcb 	bne.w	4032a0 <_svfprintf_r+0x770>
  40370a:	f1bb 0f00 	cmp.w	fp, #0
  40370e:	f43f ae8d 	beq.w	40342c <_svfprintf_r+0x8fc>
  403712:	2700      	movs	r7, #0
  403714:	e6b8      	b.n	403488 <_svfprintf_r+0x958>
  403716:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403718:	2d00      	cmp	r5, #0
  40371a:	f340 82ca 	ble.w	403cb2 <_svfprintf_r+0x1182>
  40371e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403720:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403722:	4293      	cmp	r3, r2
  403724:	bfa8      	it	ge
  403726:	4613      	movge	r3, r2
  403728:	2b00      	cmp	r3, #0
  40372a:	461d      	mov	r5, r3
  40372c:	dd0d      	ble.n	40374a <_svfprintf_r+0xc1a>
  40372e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403730:	f8c9 6000 	str.w	r6, [r9]
  403734:	3301      	adds	r3, #1
  403736:	442c      	add	r4, r5
  403738:	2b07      	cmp	r3, #7
  40373a:	9425      	str	r4, [sp, #148]	; 0x94
  40373c:	f8c9 5004 	str.w	r5, [r9, #4]
  403740:	9324      	str	r3, [sp, #144]	; 0x90
  403742:	f300 839c 	bgt.w	403e7e <_svfprintf_r+0x134e>
  403746:	f109 0908 	add.w	r9, r9, #8
  40374a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40374c:	2d00      	cmp	r5, #0
  40374e:	bfa8      	it	ge
  403750:	1b5b      	subge	r3, r3, r5
  403752:	2b00      	cmp	r3, #0
  403754:	461d      	mov	r5, r3
  403756:	f340 80f6 	ble.w	403946 <_svfprintf_r+0xe16>
  40375a:	4aba      	ldr	r2, [pc, #744]	; (403a44 <_svfprintf_r+0xf14>)
  40375c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40375e:	920f      	str	r2, [sp, #60]	; 0x3c
  403760:	2d10      	cmp	r5, #16
  403762:	f340 828a 	ble.w	403c7a <_svfprintf_r+0x114a>
  403766:	4622      	mov	r2, r4
  403768:	2710      	movs	r7, #16
  40376a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40376e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403770:	e005      	b.n	40377e <_svfprintf_r+0xc4e>
  403772:	f109 0908 	add.w	r9, r9, #8
  403776:	3d10      	subs	r5, #16
  403778:	2d10      	cmp	r5, #16
  40377a:	f340 827d 	ble.w	403c78 <_svfprintf_r+0x1148>
  40377e:	3301      	adds	r3, #1
  403780:	3210      	adds	r2, #16
  403782:	2b07      	cmp	r3, #7
  403784:	9225      	str	r2, [sp, #148]	; 0x94
  403786:	9324      	str	r3, [sp, #144]	; 0x90
  403788:	f8c9 a000 	str.w	sl, [r9]
  40378c:	f8c9 7004 	str.w	r7, [r9, #4]
  403790:	ddef      	ble.n	403772 <_svfprintf_r+0xc42>
  403792:	aa23      	add	r2, sp, #140	; 0x8c
  403794:	4621      	mov	r1, r4
  403796:	4658      	mov	r0, fp
  403798:	f004 fb20 	bl	407ddc <__ssprint_r>
  40379c:	2800      	cmp	r0, #0
  40379e:	f47f aac0 	bne.w	402d22 <_svfprintf_r+0x1f2>
  4037a2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4037a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4037a6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4037aa:	e7e4      	b.n	403776 <_svfprintf_r+0xc46>
  4037ac:	aa23      	add	r2, sp, #140	; 0x8c
  4037ae:	9909      	ldr	r1, [sp, #36]	; 0x24
  4037b0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4037b2:	f004 fb13 	bl	407ddc <__ssprint_r>
  4037b6:	2800      	cmp	r0, #0
  4037b8:	f47f aab3 	bne.w	402d22 <_svfprintf_r+0x1f2>
  4037bc:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4037c0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4037c2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4037c6:	f7ff bbcd 	b.w	402f64 <_svfprintf_r+0x434>
  4037ca:	1e5e      	subs	r6, r3, #1
  4037cc:	2e00      	cmp	r6, #0
  4037ce:	f77f af48 	ble.w	403662 <_svfprintf_r+0xb32>
  4037d2:	4b9c      	ldr	r3, [pc, #624]	; (403a44 <_svfprintf_r+0xf14>)
  4037d4:	930f      	str	r3, [sp, #60]	; 0x3c
  4037d6:	2e10      	cmp	r6, #16
  4037d8:	dd2c      	ble.n	403834 <_svfprintf_r+0xd04>
  4037da:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  4037de:	2710      	movs	r7, #16
  4037e0:	46b0      	mov	r8, r6
  4037e2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4037e6:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4037e8:	e006      	b.n	4037f8 <_svfprintf_r+0xcc8>
  4037ea:	f1a8 0810 	sub.w	r8, r8, #16
  4037ee:	f1b8 0f10 	cmp.w	r8, #16
  4037f2:	f109 0908 	add.w	r9, r9, #8
  4037f6:	dd1a      	ble.n	40382e <_svfprintf_r+0xcfe>
  4037f8:	3501      	adds	r5, #1
  4037fa:	3410      	adds	r4, #16
  4037fc:	2d07      	cmp	r5, #7
  4037fe:	9425      	str	r4, [sp, #148]	; 0x94
  403800:	9524      	str	r5, [sp, #144]	; 0x90
  403802:	f8c9 a000 	str.w	sl, [r9]
  403806:	f8c9 7004 	str.w	r7, [r9, #4]
  40380a:	ddee      	ble.n	4037ea <_svfprintf_r+0xcba>
  40380c:	aa23      	add	r2, sp, #140	; 0x8c
  40380e:	4631      	mov	r1, r6
  403810:	4658      	mov	r0, fp
  403812:	f004 fae3 	bl	407ddc <__ssprint_r>
  403816:	2800      	cmp	r0, #0
  403818:	f47f aa83 	bne.w	402d22 <_svfprintf_r+0x1f2>
  40381c:	f1a8 0810 	sub.w	r8, r8, #16
  403820:	f1b8 0f10 	cmp.w	r8, #16
  403824:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403826:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403828:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40382c:	dce4      	bgt.n	4037f8 <_svfprintf_r+0xcc8>
  40382e:	4646      	mov	r6, r8
  403830:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  403834:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403836:	3501      	adds	r5, #1
  403838:	4434      	add	r4, r6
  40383a:	2d07      	cmp	r5, #7
  40383c:	9425      	str	r4, [sp, #148]	; 0x94
  40383e:	9524      	str	r5, [sp, #144]	; 0x90
  403840:	e889 0048 	stmia.w	r9, {r3, r6}
  403844:	f77f af0b 	ble.w	40365e <_svfprintf_r+0xb2e>
  403848:	aa23      	add	r2, sp, #140	; 0x8c
  40384a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40384c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40384e:	f004 fac5 	bl	407ddc <__ssprint_r>
  403852:	2800      	cmp	r0, #0
  403854:	f47f aa65 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403858:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40385a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40385c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403860:	e6ff      	b.n	403662 <_svfprintf_r+0xb32>
  403862:	9907      	ldr	r1, [sp, #28]
  403864:	f011 0210 	ands.w	r2, r1, #16
  403868:	f000 8108 	beq.w	403a7c <_svfprintf_r+0xf4c>
  40386c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40386e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403872:	f1bb 0f00 	cmp.w	fp, #0
  403876:	6804      	ldr	r4, [r0, #0]
  403878:	f100 0704 	add.w	r7, r0, #4
  40387c:	f04f 0500 	mov.w	r5, #0
  403880:	db26      	blt.n	4038d0 <_svfprintf_r+0xda0>
  403882:	460a      	mov	r2, r1
  403884:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  403888:	9207      	str	r2, [sp, #28]
  40388a:	ea54 0205 	orrs.w	r2, r4, r5
  40388e:	970e      	str	r7, [sp, #56]	; 0x38
  403890:	461f      	mov	r7, r3
  403892:	f47f aaef 	bne.w	402e74 <_svfprintf_r+0x344>
  403896:	e4c8      	b.n	40322a <_svfprintf_r+0x6fa>
  403898:	9b07      	ldr	r3, [sp, #28]
  40389a:	06d9      	lsls	r1, r3, #27
  40389c:	d42a      	bmi.n	4038f4 <_svfprintf_r+0xdc4>
  40389e:	9b07      	ldr	r3, [sp, #28]
  4038a0:	065a      	lsls	r2, r3, #25
  4038a2:	d527      	bpl.n	4038f4 <_svfprintf_r+0xdc4>
  4038a4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4038a6:	f9b1 4000 	ldrsh.w	r4, [r1]
  4038aa:	3104      	adds	r1, #4
  4038ac:	17e5      	asrs	r5, r4, #31
  4038ae:	4622      	mov	r2, r4
  4038b0:	462b      	mov	r3, r5
  4038b2:	910e      	str	r1, [sp, #56]	; 0x38
  4038b4:	f7ff bacb 	b.w	402e4e <_svfprintf_r+0x31e>
  4038b8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4038ba:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4038be:	f1bb 0f00 	cmp.w	fp, #0
  4038c2:	680c      	ldr	r4, [r1, #0]
  4038c4:	f101 0704 	add.w	r7, r1, #4
  4038c8:	f04f 0500 	mov.w	r5, #0
  4038cc:	f280 8247 	bge.w	403d5e <_svfprintf_r+0x122e>
  4038d0:	970e      	str	r7, [sp, #56]	; 0x38
  4038d2:	461f      	mov	r7, r3
  4038d4:	ea54 0305 	orrs.w	r3, r4, r5
  4038d8:	f47f aacc 	bne.w	402e74 <_svfprintf_r+0x344>
  4038dc:	e4aa      	b.n	403234 <_svfprintf_r+0x704>
  4038de:	3301      	adds	r3, #1
  4038e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4038e2:	9324      	str	r3, [sp, #144]	; 0x90
  4038e4:	442c      	add	r4, r5
  4038e6:	2b07      	cmp	r3, #7
  4038e8:	9425      	str	r4, [sp, #148]	; 0x94
  4038ea:	e889 0024 	stmia.w	r9, {r2, r5}
  4038ee:	f77f abad 	ble.w	40304c <_svfprintf_r+0x51c>
  4038f2:	e6c3      	b.n	40367c <_svfprintf_r+0xb4c>
  4038f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4038f6:	6814      	ldr	r4, [r2, #0]
  4038f8:	4613      	mov	r3, r2
  4038fa:	3304      	adds	r3, #4
  4038fc:	17e5      	asrs	r5, r4, #31
  4038fe:	4622      	mov	r2, r4
  403900:	930e      	str	r3, [sp, #56]	; 0x38
  403902:	2a00      	cmp	r2, #0
  403904:	462b      	mov	r3, r5
  403906:	f173 0300 	sbcs.w	r3, r3, #0
  40390a:	f6bf aaa5 	bge.w	402e58 <_svfprintf_r+0x328>
  40390e:	4264      	negs	r4, r4
  403910:	f04f 072d 	mov.w	r7, #45	; 0x2d
  403914:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403918:	f1bb 0f00 	cmp.w	fp, #0
  40391c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403920:	f6ff aaa8 	blt.w	402e74 <_svfprintf_r+0x344>
  403924:	9b07      	ldr	r3, [sp, #28]
  403926:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40392a:	9307      	str	r3, [sp, #28]
  40392c:	f7ff baa2 	b.w	402e74 <_svfprintf_r+0x344>
  403930:	aa23      	add	r2, sp, #140	; 0x8c
  403932:	9909      	ldr	r1, [sp, #36]	; 0x24
  403934:	980a      	ldr	r0, [sp, #40]	; 0x28
  403936:	f004 fa51 	bl	407ddc <__ssprint_r>
  40393a:	2800      	cmp	r0, #0
  40393c:	f47f a9f1 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403940:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403942:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403946:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403948:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40394a:	4432      	add	r2, r6
  40394c:	4617      	mov	r7, r2
  40394e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403950:	4293      	cmp	r3, r2
  403952:	db47      	blt.n	4039e4 <_svfprintf_r+0xeb4>
  403954:	9a07      	ldr	r2, [sp, #28]
  403956:	07d5      	lsls	r5, r2, #31
  403958:	d444      	bmi.n	4039e4 <_svfprintf_r+0xeb4>
  40395a:	9912      	ldr	r1, [sp, #72]	; 0x48
  40395c:	440e      	add	r6, r1
  40395e:	1bf5      	subs	r5, r6, r7
  403960:	1acb      	subs	r3, r1, r3
  403962:	429d      	cmp	r5, r3
  403964:	bfa8      	it	ge
  403966:	461d      	movge	r5, r3
  403968:	2d00      	cmp	r5, #0
  40396a:	462e      	mov	r6, r5
  40396c:	dd0d      	ble.n	40398a <_svfprintf_r+0xe5a>
  40396e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403970:	f8c9 7000 	str.w	r7, [r9]
  403974:	3201      	adds	r2, #1
  403976:	442c      	add	r4, r5
  403978:	2a07      	cmp	r2, #7
  40397a:	9425      	str	r4, [sp, #148]	; 0x94
  40397c:	f8c9 5004 	str.w	r5, [r9, #4]
  403980:	9224      	str	r2, [sp, #144]	; 0x90
  403982:	f300 830b 	bgt.w	403f9c <_svfprintf_r+0x146c>
  403986:	f109 0908 	add.w	r9, r9, #8
  40398a:	2e00      	cmp	r6, #0
  40398c:	bfac      	ite	ge
  40398e:	1b9d      	subge	r5, r3, r6
  403990:	461d      	movlt	r5, r3
  403992:	2d00      	cmp	r5, #0
  403994:	f77f ab5c 	ble.w	403050 <_svfprintf_r+0x520>
  403998:	4a2a      	ldr	r2, [pc, #168]	; (403a44 <_svfprintf_r+0xf14>)
  40399a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40399c:	920f      	str	r2, [sp, #60]	; 0x3c
  40399e:	2d10      	cmp	r5, #16
  4039a0:	dd9d      	ble.n	4038de <_svfprintf_r+0xdae>
  4039a2:	2610      	movs	r6, #16
  4039a4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4039a6:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4039aa:	e004      	b.n	4039b6 <_svfprintf_r+0xe86>
  4039ac:	f109 0908 	add.w	r9, r9, #8
  4039b0:	3d10      	subs	r5, #16
  4039b2:	2d10      	cmp	r5, #16
  4039b4:	dd93      	ble.n	4038de <_svfprintf_r+0xdae>
  4039b6:	3301      	adds	r3, #1
  4039b8:	3410      	adds	r4, #16
  4039ba:	2b07      	cmp	r3, #7
  4039bc:	9425      	str	r4, [sp, #148]	; 0x94
  4039be:	9324      	str	r3, [sp, #144]	; 0x90
  4039c0:	f8c9 a000 	str.w	sl, [r9]
  4039c4:	f8c9 6004 	str.w	r6, [r9, #4]
  4039c8:	ddf0      	ble.n	4039ac <_svfprintf_r+0xe7c>
  4039ca:	aa23      	add	r2, sp, #140	; 0x8c
  4039cc:	4659      	mov	r1, fp
  4039ce:	4638      	mov	r0, r7
  4039d0:	f004 fa04 	bl	407ddc <__ssprint_r>
  4039d4:	2800      	cmp	r0, #0
  4039d6:	f47f a9a4 	bne.w	402d22 <_svfprintf_r+0x1f2>
  4039da:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4039dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039de:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4039e2:	e7e5      	b.n	4039b0 <_svfprintf_r+0xe80>
  4039e4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4039e6:	9816      	ldr	r0, [sp, #88]	; 0x58
  4039e8:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4039ea:	f8c9 1000 	str.w	r1, [r9]
  4039ee:	3201      	adds	r2, #1
  4039f0:	4404      	add	r4, r0
  4039f2:	2a07      	cmp	r2, #7
  4039f4:	9425      	str	r4, [sp, #148]	; 0x94
  4039f6:	f8c9 0004 	str.w	r0, [r9, #4]
  4039fa:	9224      	str	r2, [sp, #144]	; 0x90
  4039fc:	f300 82a9 	bgt.w	403f52 <_svfprintf_r+0x1422>
  403a00:	f109 0908 	add.w	r9, r9, #8
  403a04:	e7a9      	b.n	40395a <_svfprintf_r+0xe2a>
  403a06:	9b07      	ldr	r3, [sp, #28]
  403a08:	07d8      	lsls	r0, r3, #31
  403a0a:	f53f adf4 	bmi.w	4035f6 <_svfprintf_r+0xac6>
  403a0e:	3501      	adds	r5, #1
  403a10:	3401      	adds	r4, #1
  403a12:	2301      	movs	r3, #1
  403a14:	2d07      	cmp	r5, #7
  403a16:	9425      	str	r4, [sp, #148]	; 0x94
  403a18:	9524      	str	r5, [sp, #144]	; 0x90
  403a1a:	f8c9 6000 	str.w	r6, [r9]
  403a1e:	f8c9 3004 	str.w	r3, [r9, #4]
  403a22:	f77f ae1c 	ble.w	40365e <_svfprintf_r+0xb2e>
  403a26:	e70f      	b.n	403848 <_svfprintf_r+0xd18>
  403a28:	aa23      	add	r2, sp, #140	; 0x8c
  403a2a:	9909      	ldr	r1, [sp, #36]	; 0x24
  403a2c:	980a      	ldr	r0, [sp, #40]	; 0x28
  403a2e:	f004 f9d5 	bl	407ddc <__ssprint_r>
  403a32:	2800      	cmp	r0, #0
  403a34:	f47f a975 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403a38:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403a3a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403a3c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403a40:	e5e7      	b.n	403612 <_svfprintf_r+0xae2>
  403a42:	bf00      	nop
  403a44:	00409244 	.word	0x00409244
  403a48:	aa23      	add	r2, sp, #140	; 0x8c
  403a4a:	9909      	ldr	r1, [sp, #36]	; 0x24
  403a4c:	980a      	ldr	r0, [sp, #40]	; 0x28
  403a4e:	f004 f9c5 	bl	407ddc <__ssprint_r>
  403a52:	2800      	cmp	r0, #0
  403a54:	f47f a965 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403a58:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403a5a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403a5c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403a60:	e5e6      	b.n	403630 <_svfprintf_r+0xb00>
  403a62:	aa23      	add	r2, sp, #140	; 0x8c
  403a64:	9909      	ldr	r1, [sp, #36]	; 0x24
  403a66:	980a      	ldr	r0, [sp, #40]	; 0x28
  403a68:	f004 f9b8 	bl	407ddc <__ssprint_r>
  403a6c:	2800      	cmp	r0, #0
  403a6e:	f47f a958 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403a72:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403a74:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403a78:	f7ff ba98 	b.w	402fac <_svfprintf_r+0x47c>
  403a7c:	9907      	ldr	r1, [sp, #28]
  403a7e:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  403a82:	f43f af19 	beq.w	4038b8 <_svfprintf_r+0xd88>
  403a86:	980e      	ldr	r0, [sp, #56]	; 0x38
  403a88:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403a8c:	f1bb 0f00 	cmp.w	fp, #0
  403a90:	8804      	ldrh	r4, [r0, #0]
  403a92:	f100 0704 	add.w	r7, r0, #4
  403a96:	f04f 0500 	mov.w	r5, #0
  403a9a:	f2c0 81b9 	blt.w	403e10 <_svfprintf_r+0x12e0>
  403a9e:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  403aa2:	9307      	str	r3, [sp, #28]
  403aa4:	ea54 0305 	orrs.w	r3, r4, r5
  403aa8:	970e      	str	r7, [sp, #56]	; 0x38
  403aaa:	4617      	mov	r7, r2
  403aac:	f47f a9e2 	bne.w	402e74 <_svfprintf_r+0x344>
  403ab0:	f7ff bbbb 	b.w	40322a <_svfprintf_r+0x6fa>
  403ab4:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403ab6:	4622      	mov	r2, r4
  403ab8:	4620      	mov	r0, r4
  403aba:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403abc:	4623      	mov	r3, r4
  403abe:	4621      	mov	r1, r4
  403ac0:	f004 fdea 	bl	408698 <__aeabi_dcmpun>
  403ac4:	2800      	cmp	r0, #0
  403ac6:	f040 8317 	bne.w	4040f8 <_svfprintf_r+0x15c8>
  403aca:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403acc:	f1bb 3fff 	cmp.w	fp, #4294967295
  403ad0:	f023 0320 	bic.w	r3, r3, #32
  403ad4:	930d      	str	r3, [sp, #52]	; 0x34
  403ad6:	f000 8270 	beq.w	403fba <_svfprintf_r+0x148a>
  403ada:	2b47      	cmp	r3, #71	; 0x47
  403adc:	f000 8192 	beq.w	403e04 <_svfprintf_r+0x12d4>
  403ae0:	9b07      	ldr	r3, [sp, #28]
  403ae2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  403ae6:	9310      	str	r3, [sp, #64]	; 0x40
  403ae8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403aea:	1e1f      	subs	r7, r3, #0
  403aec:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403aee:	9308      	str	r3, [sp, #32]
  403af0:	bfbb      	ittet	lt
  403af2:	463b      	movlt	r3, r7
  403af4:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403af8:	2300      	movge	r3, #0
  403afa:	232d      	movlt	r3, #45	; 0x2d
  403afc:	930f      	str	r3, [sp, #60]	; 0x3c
  403afe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b00:	2b66      	cmp	r3, #102	; 0x66
  403b02:	f000 825d 	beq.w	403fc0 <_svfprintf_r+0x1490>
  403b06:	2b46      	cmp	r3, #70	; 0x46
  403b08:	f000 8151 	beq.w	403dae <_svfprintf_r+0x127e>
  403b0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403b0e:	9a08      	ldr	r2, [sp, #32]
  403b10:	2b45      	cmp	r3, #69	; 0x45
  403b12:	a821      	add	r0, sp, #132	; 0x84
  403b14:	a91e      	add	r1, sp, #120	; 0x78
  403b16:	bf0c      	ite	eq
  403b18:	f10b 0501 	addeq.w	r5, fp, #1
  403b1c:	465d      	movne	r5, fp
  403b1e:	9004      	str	r0, [sp, #16]
  403b20:	9103      	str	r1, [sp, #12]
  403b22:	a81d      	add	r0, sp, #116	; 0x74
  403b24:	2102      	movs	r1, #2
  403b26:	463b      	mov	r3, r7
  403b28:	9002      	str	r0, [sp, #8]
  403b2a:	9501      	str	r5, [sp, #4]
  403b2c:	9100      	str	r1, [sp, #0]
  403b2e:	980a      	ldr	r0, [sp, #40]	; 0x28
  403b30:	f001 fbc6 	bl	4052c0 <_dtoa_r>
  403b34:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b36:	2b67      	cmp	r3, #103	; 0x67
  403b38:	4606      	mov	r6, r0
  403b3a:	f040 8290 	bne.w	40405e <_svfprintf_r+0x152e>
  403b3e:	9b07      	ldr	r3, [sp, #28]
  403b40:	07da      	lsls	r2, r3, #31
  403b42:	f140 82af 	bpl.w	4040a4 <_svfprintf_r+0x1574>
  403b46:	1974      	adds	r4, r6, r5
  403b48:	9808      	ldr	r0, [sp, #32]
  403b4a:	4639      	mov	r1, r7
  403b4c:	2200      	movs	r2, #0
  403b4e:	2300      	movs	r3, #0
  403b50:	f7fe fd9a 	bl	402688 <__aeabi_dcmpeq>
  403b54:	2800      	cmp	r0, #0
  403b56:	f040 8190 	bne.w	403e7a <_svfprintf_r+0x134a>
  403b5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403b5c:	429c      	cmp	r4, r3
  403b5e:	d906      	bls.n	403b6e <_svfprintf_r+0x103e>
  403b60:	2130      	movs	r1, #48	; 0x30
  403b62:	1c5a      	adds	r2, r3, #1
  403b64:	9221      	str	r2, [sp, #132]	; 0x84
  403b66:	7019      	strb	r1, [r3, #0]
  403b68:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403b6a:	429c      	cmp	r4, r3
  403b6c:	d8f9      	bhi.n	403b62 <_svfprintf_r+0x1032>
  403b6e:	1b9b      	subs	r3, r3, r6
  403b70:	9312      	str	r3, [sp, #72]	; 0x48
  403b72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403b74:	2b47      	cmp	r3, #71	; 0x47
  403b76:	f000 8179 	beq.w	403e6c <_svfprintf_r+0x133c>
  403b7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b7c:	2b65      	cmp	r3, #101	; 0x65
  403b7e:	f340 827d 	ble.w	40407c <_svfprintf_r+0x154c>
  403b82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b84:	2b66      	cmp	r3, #102	; 0x66
  403b86:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403b88:	9313      	str	r3, [sp, #76]	; 0x4c
  403b8a:	f000 825b 	beq.w	404044 <_svfprintf_r+0x1514>
  403b8e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403b90:	9912      	ldr	r1, [sp, #72]	; 0x48
  403b92:	428a      	cmp	r2, r1
  403b94:	f2c0 8230 	blt.w	403ff8 <_svfprintf_r+0x14c8>
  403b98:	9b07      	ldr	r3, [sp, #28]
  403b9a:	07d9      	lsls	r1, r3, #31
  403b9c:	f100 8284 	bmi.w	4040a8 <_svfprintf_r+0x1578>
  403ba0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403ba4:	920d      	str	r2, [sp, #52]	; 0x34
  403ba6:	2267      	movs	r2, #103	; 0x67
  403ba8:	9211      	str	r2, [sp, #68]	; 0x44
  403baa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403bac:	2a00      	cmp	r2, #0
  403bae:	f040 8153 	bne.w	403e58 <_svfprintf_r+0x1328>
  403bb2:	9308      	str	r3, [sp, #32]
  403bb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403bb6:	9307      	str	r3, [sp, #28]
  403bb8:	4693      	mov	fp, r2
  403bba:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403bbe:	f7ff b97d 	b.w	402ebc <_svfprintf_r+0x38c>
  403bc2:	9907      	ldr	r1, [sp, #28]
  403bc4:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  403bc8:	d015      	beq.n	403bf6 <_svfprintf_r+0x10c6>
  403bca:	980e      	ldr	r0, [sp, #56]	; 0x38
  403bcc:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403bd0:	f1bb 0f00 	cmp.w	fp, #0
  403bd4:	8804      	ldrh	r4, [r0, #0]
  403bd6:	f100 0704 	add.w	r7, r0, #4
  403bda:	f04f 0500 	mov.w	r5, #0
  403bde:	db16      	blt.n	403c0e <_svfprintf_r+0x10de>
  403be0:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  403be4:	9307      	str	r3, [sp, #28]
  403be6:	ea54 0305 	orrs.w	r3, r4, r5
  403bea:	970e      	str	r7, [sp, #56]	; 0x38
  403bec:	f43f ac3a 	beq.w	403464 <_svfprintf_r+0x934>
  403bf0:	4617      	mov	r7, r2
  403bf2:	f7ff b8c2 	b.w	402d7a <_svfprintf_r+0x24a>
  403bf6:	990e      	ldr	r1, [sp, #56]	; 0x38
  403bf8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403bfc:	f1bb 0f00 	cmp.w	fp, #0
  403c00:	680c      	ldr	r4, [r1, #0]
  403c02:	f101 0704 	add.w	r7, r1, #4
  403c06:	f04f 0500 	mov.w	r5, #0
  403c0a:	f280 80a5 	bge.w	403d58 <_svfprintf_r+0x1228>
  403c0e:	970e      	str	r7, [sp, #56]	; 0x38
  403c10:	2700      	movs	r7, #0
  403c12:	f7ff b8b2 	b.w	402d7a <_svfprintf_r+0x24a>
  403c16:	9b07      	ldr	r3, [sp, #28]
  403c18:	06df      	lsls	r7, r3, #27
  403c1a:	d40b      	bmi.n	403c34 <_svfprintf_r+0x1104>
  403c1c:	9b07      	ldr	r3, [sp, #28]
  403c1e:	065e      	lsls	r6, r3, #25
  403c20:	d508      	bpl.n	403c34 <_svfprintf_r+0x1104>
  403c22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403c24:	6813      	ldr	r3, [r2, #0]
  403c26:	3204      	adds	r2, #4
  403c28:	920e      	str	r2, [sp, #56]	; 0x38
  403c2a:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  403c2e:	801a      	strh	r2, [r3, #0]
  403c30:	f7fe bfa4 	b.w	402b7c <_svfprintf_r+0x4c>
  403c34:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403c36:	6813      	ldr	r3, [r2, #0]
  403c38:	3204      	adds	r2, #4
  403c3a:	920e      	str	r2, [sp, #56]	; 0x38
  403c3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403c3e:	601a      	str	r2, [r3, #0]
  403c40:	f7fe bf9c 	b.w	402b7c <_svfprintf_r+0x4c>
  403c44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403c46:	9b07      	ldr	r3, [sp, #28]
  403c48:	f013 0f40 	tst.w	r3, #64	; 0x40
  403c4c:	4613      	mov	r3, r2
  403c4e:	f103 0304 	add.w	r3, r3, #4
  403c52:	bf0c      	ite	eq
  403c54:	6814      	ldreq	r4, [r2, #0]
  403c56:	8814      	ldrhne	r4, [r2, #0]
  403c58:	930e      	str	r3, [sp, #56]	; 0x38
  403c5a:	2500      	movs	r5, #0
  403c5c:	f7ff bb02 	b.w	403264 <_svfprintf_r+0x734>
  403c60:	2700      	movs	r7, #0
  403c62:	45bb      	cmp	fp, r7
  403c64:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403c68:	f6ff ac0e 	blt.w	403488 <_svfprintf_r+0x958>
  403c6c:	9b07      	ldr	r3, [sp, #28]
  403c6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403c72:	9307      	str	r3, [sp, #28]
  403c74:	f7ff bbd6 	b.w	403424 <_svfprintf_r+0x8f4>
  403c78:	4614      	mov	r4, r2
  403c7a:	3301      	adds	r3, #1
  403c7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403c7e:	9324      	str	r3, [sp, #144]	; 0x90
  403c80:	442c      	add	r4, r5
  403c82:	2b07      	cmp	r3, #7
  403c84:	9425      	str	r4, [sp, #148]	; 0x94
  403c86:	e889 0024 	stmia.w	r9, {r2, r5}
  403c8a:	f73f ae51 	bgt.w	403930 <_svfprintf_r+0xe00>
  403c8e:	f109 0908 	add.w	r9, r9, #8
  403c92:	e658      	b.n	403946 <_svfprintf_r+0xe16>
  403c94:	aa23      	add	r2, sp, #140	; 0x8c
  403c96:	9909      	ldr	r1, [sp, #36]	; 0x24
  403c98:	980a      	ldr	r0, [sp, #40]	; 0x28
  403c9a:	f004 f89f 	bl	407ddc <__ssprint_r>
  403c9e:	2800      	cmp	r0, #0
  403ca0:	f47f a83f 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403ca4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403ca6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403caa:	e40f      	b.n	4034cc <_svfprintf_r+0x99c>
  403cac:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  403cae:	f7ff bbe4 	b.w	40347a <_svfprintf_r+0x94a>
  403cb2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403cb4:	4ab5      	ldr	r2, [pc, #724]	; (403f8c <_svfprintf_r+0x145c>)
  403cb6:	f8c9 2000 	str.w	r2, [r9]
  403cba:	3301      	adds	r3, #1
  403cbc:	3401      	adds	r4, #1
  403cbe:	2201      	movs	r2, #1
  403cc0:	2b07      	cmp	r3, #7
  403cc2:	9425      	str	r4, [sp, #148]	; 0x94
  403cc4:	9324      	str	r3, [sp, #144]	; 0x90
  403cc6:	f8c9 2004 	str.w	r2, [r9, #4]
  403cca:	f300 808e 	bgt.w	403dea <_svfprintf_r+0x12ba>
  403cce:	f109 0908 	add.w	r9, r9, #8
  403cd2:	b92d      	cbnz	r5, 403ce0 <_svfprintf_r+0x11b0>
  403cd4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403cd6:	b91b      	cbnz	r3, 403ce0 <_svfprintf_r+0x11b0>
  403cd8:	9b07      	ldr	r3, [sp, #28]
  403cda:	07df      	lsls	r7, r3, #31
  403cdc:	f57f a9b8 	bpl.w	403050 <_svfprintf_r+0x520>
  403ce0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ce2:	9916      	ldr	r1, [sp, #88]	; 0x58
  403ce4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  403ce6:	f8c9 2000 	str.w	r2, [r9]
  403cea:	3301      	adds	r3, #1
  403cec:	440c      	add	r4, r1
  403cee:	2b07      	cmp	r3, #7
  403cf0:	9425      	str	r4, [sp, #148]	; 0x94
  403cf2:	f8c9 1004 	str.w	r1, [r9, #4]
  403cf6:	9324      	str	r3, [sp, #144]	; 0x90
  403cf8:	f300 81c2 	bgt.w	404080 <_svfprintf_r+0x1550>
  403cfc:	f109 0908 	add.w	r9, r9, #8
  403d00:	426d      	negs	r5, r5
  403d02:	2d00      	cmp	r5, #0
  403d04:	f340 809b 	ble.w	403e3e <_svfprintf_r+0x130e>
  403d08:	4aa1      	ldr	r2, [pc, #644]	; (403f90 <_svfprintf_r+0x1460>)
  403d0a:	920f      	str	r2, [sp, #60]	; 0x3c
  403d0c:	2d10      	cmp	r5, #16
  403d0e:	f340 80c3 	ble.w	403e98 <_svfprintf_r+0x1368>
  403d12:	4622      	mov	r2, r4
  403d14:	2710      	movs	r7, #16
  403d16:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403d1a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403d1c:	e005      	b.n	403d2a <_svfprintf_r+0x11fa>
  403d1e:	f109 0908 	add.w	r9, r9, #8
  403d22:	3d10      	subs	r5, #16
  403d24:	2d10      	cmp	r5, #16
  403d26:	f340 80b6 	ble.w	403e96 <_svfprintf_r+0x1366>
  403d2a:	3301      	adds	r3, #1
  403d2c:	3210      	adds	r2, #16
  403d2e:	2b07      	cmp	r3, #7
  403d30:	9225      	str	r2, [sp, #148]	; 0x94
  403d32:	9324      	str	r3, [sp, #144]	; 0x90
  403d34:	f8c9 a000 	str.w	sl, [r9]
  403d38:	f8c9 7004 	str.w	r7, [r9, #4]
  403d3c:	ddef      	ble.n	403d1e <_svfprintf_r+0x11ee>
  403d3e:	aa23      	add	r2, sp, #140	; 0x8c
  403d40:	4621      	mov	r1, r4
  403d42:	4658      	mov	r0, fp
  403d44:	f004 f84a 	bl	407ddc <__ssprint_r>
  403d48:	2800      	cmp	r0, #0
  403d4a:	f47e afea 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403d4e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403d50:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d52:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403d56:	e7e4      	b.n	403d22 <_svfprintf_r+0x11f2>
  403d58:	9a07      	ldr	r2, [sp, #28]
  403d5a:	f7ff ba38 	b.w	4031ce <_svfprintf_r+0x69e>
  403d5e:	9a07      	ldr	r2, [sp, #28]
  403d60:	e590      	b.n	403884 <_svfprintf_r+0xd54>
  403d62:	9b07      	ldr	r3, [sp, #28]
  403d64:	f043 0320 	orr.w	r3, r3, #32
  403d68:	9307      	str	r3, [sp, #28]
  403d6a:	f108 0801 	add.w	r8, r8, #1
  403d6e:	f898 3000 	ldrb.w	r3, [r8]
  403d72:	f7fe bf36 	b.w	402be2 <_svfprintf_r+0xb2>
  403d76:	aa23      	add	r2, sp, #140	; 0x8c
  403d78:	9909      	ldr	r1, [sp, #36]	; 0x24
  403d7a:	980a      	ldr	r0, [sp, #40]	; 0x28
  403d7c:	f004 f82e 	bl	407ddc <__ssprint_r>
  403d80:	2800      	cmp	r0, #0
  403d82:	f47e afce 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403d86:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403d88:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403d8c:	f7ff bbb6 	b.w	4034fc <_svfprintf_r+0x9cc>
  403d90:	2140      	movs	r1, #64	; 0x40
  403d92:	980a      	ldr	r0, [sp, #40]	; 0x28
  403d94:	f002 fee0 	bl	406b58 <_malloc_r>
  403d98:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403d9a:	6010      	str	r0, [r2, #0]
  403d9c:	6110      	str	r0, [r2, #16]
  403d9e:	2800      	cmp	r0, #0
  403da0:	f000 81e5 	beq.w	40416e <_svfprintf_r+0x163e>
  403da4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403da6:	2340      	movs	r3, #64	; 0x40
  403da8:	6153      	str	r3, [r2, #20]
  403daa:	f7fe bed8 	b.w	402b5e <_svfprintf_r+0x2e>
  403dae:	a821      	add	r0, sp, #132	; 0x84
  403db0:	a91e      	add	r1, sp, #120	; 0x78
  403db2:	9004      	str	r0, [sp, #16]
  403db4:	9103      	str	r1, [sp, #12]
  403db6:	a81d      	add	r0, sp, #116	; 0x74
  403db8:	2103      	movs	r1, #3
  403dba:	9002      	str	r0, [sp, #8]
  403dbc:	9a08      	ldr	r2, [sp, #32]
  403dbe:	f8cd b004 	str.w	fp, [sp, #4]
  403dc2:	463b      	mov	r3, r7
  403dc4:	9100      	str	r1, [sp, #0]
  403dc6:	980a      	ldr	r0, [sp, #40]	; 0x28
  403dc8:	f001 fa7a 	bl	4052c0 <_dtoa_r>
  403dcc:	465d      	mov	r5, fp
  403dce:	4606      	mov	r6, r0
  403dd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403dd2:	2b46      	cmp	r3, #70	; 0x46
  403dd4:	eb06 0405 	add.w	r4, r6, r5
  403dd8:	f47f aeb6 	bne.w	403b48 <_svfprintf_r+0x1018>
  403ddc:	7833      	ldrb	r3, [r6, #0]
  403dde:	2b30      	cmp	r3, #48	; 0x30
  403de0:	f000 817c 	beq.w	4040dc <_svfprintf_r+0x15ac>
  403de4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403de6:	442c      	add	r4, r5
  403de8:	e6ae      	b.n	403b48 <_svfprintf_r+0x1018>
  403dea:	aa23      	add	r2, sp, #140	; 0x8c
  403dec:	9909      	ldr	r1, [sp, #36]	; 0x24
  403dee:	980a      	ldr	r0, [sp, #40]	; 0x28
  403df0:	f003 fff4 	bl	407ddc <__ssprint_r>
  403df4:	2800      	cmp	r0, #0
  403df6:	f47e af94 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403dfa:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403dfc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403dfe:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403e02:	e766      	b.n	403cd2 <_svfprintf_r+0x11a2>
  403e04:	f1bb 0f00 	cmp.w	fp, #0
  403e08:	bf08      	it	eq
  403e0a:	f04f 0b01 	moveq.w	fp, #1
  403e0e:	e667      	b.n	403ae0 <_svfprintf_r+0xfb0>
  403e10:	970e      	str	r7, [sp, #56]	; 0x38
  403e12:	4617      	mov	r7, r2
  403e14:	e55e      	b.n	4038d4 <_svfprintf_r+0xda4>
  403e16:	4630      	mov	r0, r6
  403e18:	f003 ff72 	bl	407d00 <strlen>
  403e1c:	46a3      	mov	fp, r4
  403e1e:	4603      	mov	r3, r0
  403e20:	900d      	str	r0, [sp, #52]	; 0x34
  403e22:	f7ff baf4 	b.w	40340e <_svfprintf_r+0x8de>
  403e26:	aa23      	add	r2, sp, #140	; 0x8c
  403e28:	9909      	ldr	r1, [sp, #36]	; 0x24
  403e2a:	980a      	ldr	r0, [sp, #40]	; 0x28
  403e2c:	f003 ffd6 	bl	407ddc <__ssprint_r>
  403e30:	2800      	cmp	r0, #0
  403e32:	f47e af76 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403e36:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403e38:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e3a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403e3e:	9912      	ldr	r1, [sp, #72]	; 0x48
  403e40:	f8c9 6000 	str.w	r6, [r9]
  403e44:	3301      	adds	r3, #1
  403e46:	440c      	add	r4, r1
  403e48:	2b07      	cmp	r3, #7
  403e4a:	9425      	str	r4, [sp, #148]	; 0x94
  403e4c:	9324      	str	r3, [sp, #144]	; 0x90
  403e4e:	f8c9 1004 	str.w	r1, [r9, #4]
  403e52:	f77f a8fb 	ble.w	40304c <_svfprintf_r+0x51c>
  403e56:	e411      	b.n	40367c <_svfprintf_r+0xb4c>
  403e58:	272d      	movs	r7, #45	; 0x2d
  403e5a:	9308      	str	r3, [sp, #32]
  403e5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403e5e:	9307      	str	r3, [sp, #28]
  403e60:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403e64:	f04f 0b00 	mov.w	fp, #0
  403e68:	f7ff b829 	b.w	402ebe <_svfprintf_r+0x38e>
  403e6c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403e6e:	1cdd      	adds	r5, r3, #3
  403e70:	db1e      	blt.n	403eb0 <_svfprintf_r+0x1380>
  403e72:	459b      	cmp	fp, r3
  403e74:	db1c      	blt.n	403eb0 <_svfprintf_r+0x1380>
  403e76:	9313      	str	r3, [sp, #76]	; 0x4c
  403e78:	e689      	b.n	403b8e <_svfprintf_r+0x105e>
  403e7a:	4623      	mov	r3, r4
  403e7c:	e677      	b.n	403b6e <_svfprintf_r+0x103e>
  403e7e:	aa23      	add	r2, sp, #140	; 0x8c
  403e80:	9909      	ldr	r1, [sp, #36]	; 0x24
  403e82:	980a      	ldr	r0, [sp, #40]	; 0x28
  403e84:	f003 ffaa 	bl	407ddc <__ssprint_r>
  403e88:	2800      	cmp	r0, #0
  403e8a:	f47e af4a 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403e8e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403e90:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403e94:	e459      	b.n	40374a <_svfprintf_r+0xc1a>
  403e96:	4614      	mov	r4, r2
  403e98:	3301      	adds	r3, #1
  403e9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403e9c:	9324      	str	r3, [sp, #144]	; 0x90
  403e9e:	442c      	add	r4, r5
  403ea0:	2b07      	cmp	r3, #7
  403ea2:	9425      	str	r4, [sp, #148]	; 0x94
  403ea4:	e889 0024 	stmia.w	r9, {r2, r5}
  403ea8:	dcbd      	bgt.n	403e26 <_svfprintf_r+0x12f6>
  403eaa:	f109 0908 	add.w	r9, r9, #8
  403eae:	e7c6      	b.n	403e3e <_svfprintf_r+0x130e>
  403eb0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403eb2:	3a02      	subs	r2, #2
  403eb4:	9211      	str	r2, [sp, #68]	; 0x44
  403eb6:	3b01      	subs	r3, #1
  403eb8:	2b00      	cmp	r3, #0
  403eba:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  403ebe:	931d      	str	r3, [sp, #116]	; 0x74
  403ec0:	bfb8      	it	lt
  403ec2:	425b      	neglt	r3, r3
  403ec4:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  403ec8:	bfb4      	ite	lt
  403eca:	222d      	movlt	r2, #45	; 0x2d
  403ecc:	222b      	movge	r2, #43	; 0x2b
  403ece:	2b09      	cmp	r3, #9
  403ed0:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  403ed4:	f340 80f1 	ble.w	4040ba <_svfprintf_r+0x158a>
  403ed8:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  403edc:	4604      	mov	r4, r0
  403ede:	4a2d      	ldr	r2, [pc, #180]	; (403f94 <_svfprintf_r+0x1464>)
  403ee0:	fb82 2103 	smull	r2, r1, r2, r3
  403ee4:	17da      	asrs	r2, r3, #31
  403ee6:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  403eea:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  403eee:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  403ef2:	f103 0130 	add.w	r1, r3, #48	; 0x30
  403ef6:	2a09      	cmp	r2, #9
  403ef8:	4613      	mov	r3, r2
  403efa:	f804 1d01 	strb.w	r1, [r4, #-1]!
  403efe:	dcee      	bgt.n	403ede <_svfprintf_r+0x13ae>
  403f00:	4621      	mov	r1, r4
  403f02:	3330      	adds	r3, #48	; 0x30
  403f04:	b2da      	uxtb	r2, r3
  403f06:	f801 2d01 	strb.w	r2, [r1, #-1]!
  403f0a:	4288      	cmp	r0, r1
  403f0c:	f240 813a 	bls.w	404184 <_svfprintf_r+0x1654>
  403f10:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  403f14:	4623      	mov	r3, r4
  403f16:	e001      	b.n	403f1c <_svfprintf_r+0x13ec>
  403f18:	f813 2b01 	ldrb.w	r2, [r3], #1
  403f1c:	f801 2b01 	strb.w	r2, [r1], #1
  403f20:	4298      	cmp	r0, r3
  403f22:	d1f9      	bne.n	403f18 <_svfprintf_r+0x13e8>
  403f24:	1c43      	adds	r3, r0, #1
  403f26:	1b1b      	subs	r3, r3, r4
  403f28:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  403f2c:	4413      	add	r3, r2
  403f2e:	aa1f      	add	r2, sp, #124	; 0x7c
  403f30:	1a9b      	subs	r3, r3, r2
  403f32:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403f34:	9319      	str	r3, [sp, #100]	; 0x64
  403f36:	2a01      	cmp	r2, #1
  403f38:	4413      	add	r3, r2
  403f3a:	930d      	str	r3, [sp, #52]	; 0x34
  403f3c:	f340 80ea 	ble.w	404114 <_svfprintf_r+0x15e4>
  403f40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403f42:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403f44:	4413      	add	r3, r2
  403f46:	2200      	movs	r2, #0
  403f48:	930d      	str	r3, [sp, #52]	; 0x34
  403f4a:	9213      	str	r2, [sp, #76]	; 0x4c
  403f4c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403f50:	e62b      	b.n	403baa <_svfprintf_r+0x107a>
  403f52:	aa23      	add	r2, sp, #140	; 0x8c
  403f54:	9909      	ldr	r1, [sp, #36]	; 0x24
  403f56:	980a      	ldr	r0, [sp, #40]	; 0x28
  403f58:	f003 ff40 	bl	407ddc <__ssprint_r>
  403f5c:	2800      	cmp	r0, #0
  403f5e:	f47e aee0 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403f62:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403f64:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403f66:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403f6a:	e4f6      	b.n	40395a <_svfprintf_r+0xe2a>
  403f6c:	2d06      	cmp	r5, #6
  403f6e:	462b      	mov	r3, r5
  403f70:	bf28      	it	cs
  403f72:	2306      	movcs	r3, #6
  403f74:	930d      	str	r3, [sp, #52]	; 0x34
  403f76:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403f7a:	46b3      	mov	fp, r6
  403f7c:	970e      	str	r7, [sp, #56]	; 0x38
  403f7e:	9613      	str	r6, [sp, #76]	; 0x4c
  403f80:	4637      	mov	r7, r6
  403f82:	9308      	str	r3, [sp, #32]
  403f84:	4e04      	ldr	r6, [pc, #16]	; (403f98 <_svfprintf_r+0x1468>)
  403f86:	f7fe bf99 	b.w	402ebc <_svfprintf_r+0x38c>
  403f8a:	bf00      	nop
  403f8c:	00409294 	.word	0x00409294
  403f90:	00409244 	.word	0x00409244
  403f94:	66666667 	.word	0x66666667
  403f98:	0040928c 	.word	0x0040928c
  403f9c:	aa23      	add	r2, sp, #140	; 0x8c
  403f9e:	9909      	ldr	r1, [sp, #36]	; 0x24
  403fa0:	980a      	ldr	r0, [sp, #40]	; 0x28
  403fa2:	f003 ff1b 	bl	407ddc <__ssprint_r>
  403fa6:	2800      	cmp	r0, #0
  403fa8:	f47e aebb 	bne.w	402d22 <_svfprintf_r+0x1f2>
  403fac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403fae:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403fb0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403fb2:	1ad3      	subs	r3, r2, r3
  403fb4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403fb8:	e4e7      	b.n	40398a <_svfprintf_r+0xe5a>
  403fba:	f04f 0b06 	mov.w	fp, #6
  403fbe:	e58f      	b.n	403ae0 <_svfprintf_r+0xfb0>
  403fc0:	a821      	add	r0, sp, #132	; 0x84
  403fc2:	a91e      	add	r1, sp, #120	; 0x78
  403fc4:	9004      	str	r0, [sp, #16]
  403fc6:	9103      	str	r1, [sp, #12]
  403fc8:	a81d      	add	r0, sp, #116	; 0x74
  403fca:	2103      	movs	r1, #3
  403fcc:	9002      	str	r0, [sp, #8]
  403fce:	9a08      	ldr	r2, [sp, #32]
  403fd0:	f8cd b004 	str.w	fp, [sp, #4]
  403fd4:	463b      	mov	r3, r7
  403fd6:	9100      	str	r1, [sp, #0]
  403fd8:	980a      	ldr	r0, [sp, #40]	; 0x28
  403fda:	f001 f971 	bl	4052c0 <_dtoa_r>
  403fde:	465d      	mov	r5, fp
  403fe0:	4606      	mov	r6, r0
  403fe2:	eb00 040b 	add.w	r4, r0, fp
  403fe6:	e6f9      	b.n	403ddc <_svfprintf_r+0x12ac>
  403fe8:	9307      	str	r3, [sp, #28]
  403fea:	f7ff b959 	b.w	4032a0 <_svfprintf_r+0x770>
  403fee:	272d      	movs	r7, #45	; 0x2d
  403ff0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403ff4:	f7ff b8b2 	b.w	40315c <_svfprintf_r+0x62c>
  403ff8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403ffa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403ffc:	4413      	add	r3, r2
  403ffe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404000:	930d      	str	r3, [sp, #52]	; 0x34
  404002:	2a00      	cmp	r2, #0
  404004:	dd7e      	ble.n	404104 <_svfprintf_r+0x15d4>
  404006:	2267      	movs	r2, #103	; 0x67
  404008:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40400c:	9211      	str	r2, [sp, #68]	; 0x44
  40400e:	e5cc      	b.n	403baa <_svfprintf_r+0x107a>
  404010:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  404014:	970e      	str	r7, [sp, #56]	; 0x38
  404016:	9308      	str	r3, [sp, #32]
  404018:	950d      	str	r5, [sp, #52]	; 0x34
  40401a:	4683      	mov	fp, r0
  40401c:	9013      	str	r0, [sp, #76]	; 0x4c
  40401e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404022:	f7fe bf4b 	b.w	402ebc <_svfprintf_r+0x38c>
  404026:	9b07      	ldr	r3, [sp, #28]
  404028:	07db      	lsls	r3, r3, #31
  40402a:	465f      	mov	r7, fp
  40402c:	d505      	bpl.n	40403a <_svfprintf_r+0x150a>
  40402e:	ae40      	add	r6, sp, #256	; 0x100
  404030:	2330      	movs	r3, #48	; 0x30
  404032:	f806 3d41 	strb.w	r3, [r6, #-65]!
  404036:	f7fe bf37 	b.w	402ea8 <_svfprintf_r+0x378>
  40403a:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40403e:	ae30      	add	r6, sp, #192	; 0xc0
  404040:	f7fe bf35 	b.w	402eae <_svfprintf_r+0x37e>
  404044:	2b00      	cmp	r3, #0
  404046:	dd7d      	ble.n	404144 <_svfprintf_r+0x1614>
  404048:	f1bb 0f00 	cmp.w	fp, #0
  40404c:	d13d      	bne.n	4040ca <_svfprintf_r+0x159a>
  40404e:	9a07      	ldr	r2, [sp, #28]
  404050:	07d4      	lsls	r4, r2, #31
  404052:	d43a      	bmi.n	4040ca <_svfprintf_r+0x159a>
  404054:	461a      	mov	r2, r3
  404056:	920d      	str	r2, [sp, #52]	; 0x34
  404058:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40405c:	e5a5      	b.n	403baa <_svfprintf_r+0x107a>
  40405e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404060:	2b47      	cmp	r3, #71	; 0x47
  404062:	f47f ad70 	bne.w	403b46 <_svfprintf_r+0x1016>
  404066:	9b07      	ldr	r3, [sp, #28]
  404068:	07db      	lsls	r3, r3, #31
  40406a:	f53f aeb1 	bmi.w	403dd0 <_svfprintf_r+0x12a0>
  40406e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404070:	1b9b      	subs	r3, r3, r6
  404072:	9312      	str	r3, [sp, #72]	; 0x48
  404074:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404076:	2b47      	cmp	r3, #71	; 0x47
  404078:	f43f aef8 	beq.w	403e6c <_svfprintf_r+0x133c>
  40407c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40407e:	e71a      	b.n	403eb6 <_svfprintf_r+0x1386>
  404080:	aa23      	add	r2, sp, #140	; 0x8c
  404082:	9909      	ldr	r1, [sp, #36]	; 0x24
  404084:	980a      	ldr	r0, [sp, #40]	; 0x28
  404086:	f003 fea9 	bl	407ddc <__ssprint_r>
  40408a:	2800      	cmp	r0, #0
  40408c:	f47e ae49 	bne.w	402d22 <_svfprintf_r+0x1f2>
  404090:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404092:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404094:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404096:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40409a:	e631      	b.n	403d00 <_svfprintf_r+0x11d0>
  40409c:	46a0      	mov	r8, r4
  40409e:	2500      	movs	r5, #0
  4040a0:	f7fe bda1 	b.w	402be6 <_svfprintf_r+0xb6>
  4040a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4040a6:	e562      	b.n	403b6e <_svfprintf_r+0x103e>
  4040a8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4040aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4040ac:	4413      	add	r3, r2
  4040ae:	2267      	movs	r2, #103	; 0x67
  4040b0:	930d      	str	r3, [sp, #52]	; 0x34
  4040b2:	9211      	str	r2, [sp, #68]	; 0x44
  4040b4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4040b8:	e577      	b.n	403baa <_svfprintf_r+0x107a>
  4040ba:	3330      	adds	r3, #48	; 0x30
  4040bc:	2230      	movs	r2, #48	; 0x30
  4040be:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4040c2:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4040c6:	ab20      	add	r3, sp, #128	; 0x80
  4040c8:	e731      	b.n	403f2e <_svfprintf_r+0x13fe>
  4040ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4040cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4040ce:	189d      	adds	r5, r3, r2
  4040d0:	eb05 030b 	add.w	r3, r5, fp
  4040d4:	930d      	str	r3, [sp, #52]	; 0x34
  4040d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4040da:	e566      	b.n	403baa <_svfprintf_r+0x107a>
  4040dc:	9808      	ldr	r0, [sp, #32]
  4040de:	4639      	mov	r1, r7
  4040e0:	2200      	movs	r2, #0
  4040e2:	2300      	movs	r3, #0
  4040e4:	f7fe fad0 	bl	402688 <__aeabi_dcmpeq>
  4040e8:	2800      	cmp	r0, #0
  4040ea:	f47f ae7b 	bne.w	403de4 <_svfprintf_r+0x12b4>
  4040ee:	f1c5 0501 	rsb	r5, r5, #1
  4040f2:	951d      	str	r5, [sp, #116]	; 0x74
  4040f4:	442c      	add	r4, r5
  4040f6:	e527      	b.n	403b48 <_svfprintf_r+0x1018>
  4040f8:	4e32      	ldr	r6, [pc, #200]	; (4041c4 <_svfprintf_r+0x1694>)
  4040fa:	4b33      	ldr	r3, [pc, #204]	; (4041c8 <_svfprintf_r+0x1698>)
  4040fc:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404100:	f7ff b82e 	b.w	403160 <_svfprintf_r+0x630>
  404104:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404106:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404108:	f1c3 0301 	rsb	r3, r3, #1
  40410c:	441a      	add	r2, r3
  40410e:	4613      	mov	r3, r2
  404110:	920d      	str	r2, [sp, #52]	; 0x34
  404112:	e778      	b.n	404006 <_svfprintf_r+0x14d6>
  404114:	9b07      	ldr	r3, [sp, #28]
  404116:	f013 0301 	ands.w	r3, r3, #1
  40411a:	f47f af11 	bne.w	403f40 <_svfprintf_r+0x1410>
  40411e:	9313      	str	r3, [sp, #76]	; 0x4c
  404120:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404122:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404126:	e540      	b.n	403baa <_svfprintf_r+0x107a>
  404128:	980e      	ldr	r0, [sp, #56]	; 0x38
  40412a:	f898 3001 	ldrb.w	r3, [r8, #1]
  40412e:	6805      	ldr	r5, [r0, #0]
  404130:	3004      	adds	r0, #4
  404132:	2d00      	cmp	r5, #0
  404134:	900e      	str	r0, [sp, #56]	; 0x38
  404136:	46a0      	mov	r8, r4
  404138:	f6be ad53 	bge.w	402be2 <_svfprintf_r+0xb2>
  40413c:	f04f 35ff 	mov.w	r5, #4294967295
  404140:	f7fe bd4f 	b.w	402be2 <_svfprintf_r+0xb2>
  404144:	f1bb 0f00 	cmp.w	fp, #0
  404148:	d102      	bne.n	404150 <_svfprintf_r+0x1620>
  40414a:	9b07      	ldr	r3, [sp, #28]
  40414c:	07d8      	lsls	r0, r3, #31
  40414e:	d507      	bpl.n	404160 <_svfprintf_r+0x1630>
  404150:	9b16      	ldr	r3, [sp, #88]	; 0x58
  404152:	1c5d      	adds	r5, r3, #1
  404154:	eb05 030b 	add.w	r3, r5, fp
  404158:	930d      	str	r3, [sp, #52]	; 0x34
  40415a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40415e:	e524      	b.n	403baa <_svfprintf_r+0x107a>
  404160:	2301      	movs	r3, #1
  404162:	930d      	str	r3, [sp, #52]	; 0x34
  404164:	e521      	b.n	403baa <_svfprintf_r+0x107a>
  404166:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40416a:	f7ff b921 	b.w	4033b0 <_svfprintf_r+0x880>
  40416e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404170:	230c      	movs	r3, #12
  404172:	6013      	str	r3, [r2, #0]
  404174:	f04f 30ff 	mov.w	r0, #4294967295
  404178:	f7fe bddc 	b.w	402d34 <_svfprintf_r+0x204>
  40417c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404180:	f7ff b8f9 	b.w	403376 <_svfprintf_r+0x846>
  404184:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  404188:	e6d1      	b.n	403f2e <_svfprintf_r+0x13fe>
  40418a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40418e:	f7fe bdd9 	b.w	402d44 <_svfprintf_r+0x214>
  404192:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404196:	f7ff b857 	b.w	403248 <_svfprintf_r+0x718>
  40419a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40419e:	f7ff b825 	b.w	4031ec <_svfprintf_r+0x6bc>
  4041a2:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4041a6:	f7ff b94c 	b.w	403442 <_svfprintf_r+0x912>
  4041aa:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4041ae:	f7fe bff3 	b.w	403198 <_svfprintf_r+0x668>
  4041b2:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4041b6:	f7fe bfa3 	b.w	403100 <_svfprintf_r+0x5d0>
  4041ba:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4041be:	f7fe be33 	b.w	402e28 <_svfprintf_r+0x2f8>
  4041c2:	bf00      	nop
  4041c4:	00409260 	.word	0x00409260
  4041c8:	0040925c 	.word	0x0040925c

004041cc <__sprint_r.part.0>:
  4041cc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4041ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4041d2:	049c      	lsls	r4, r3, #18
  4041d4:	4692      	mov	sl, r2
  4041d6:	d52c      	bpl.n	404232 <__sprint_r.part.0+0x66>
  4041d8:	6893      	ldr	r3, [r2, #8]
  4041da:	6812      	ldr	r2, [r2, #0]
  4041dc:	b33b      	cbz	r3, 40422e <__sprint_r.part.0+0x62>
  4041de:	460f      	mov	r7, r1
  4041e0:	4680      	mov	r8, r0
  4041e2:	f102 0908 	add.w	r9, r2, #8
  4041e6:	e919 0060 	ldmdb	r9, {r5, r6}
  4041ea:	08b6      	lsrs	r6, r6, #2
  4041ec:	d017      	beq.n	40421e <__sprint_r.part.0+0x52>
  4041ee:	3d04      	subs	r5, #4
  4041f0:	2400      	movs	r4, #0
  4041f2:	e001      	b.n	4041f8 <__sprint_r.part.0+0x2c>
  4041f4:	42a6      	cmp	r6, r4
  4041f6:	d010      	beq.n	40421a <__sprint_r.part.0+0x4e>
  4041f8:	463a      	mov	r2, r7
  4041fa:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4041fe:	4640      	mov	r0, r8
  404200:	f002 f92c 	bl	40645c <_fputwc_r>
  404204:	1c43      	adds	r3, r0, #1
  404206:	f104 0401 	add.w	r4, r4, #1
  40420a:	d1f3      	bne.n	4041f4 <__sprint_r.part.0+0x28>
  40420c:	2300      	movs	r3, #0
  40420e:	f8ca 3008 	str.w	r3, [sl, #8]
  404212:	f8ca 3004 	str.w	r3, [sl, #4]
  404216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40421a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40421e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  404222:	f8ca 3008 	str.w	r3, [sl, #8]
  404226:	f109 0908 	add.w	r9, r9, #8
  40422a:	2b00      	cmp	r3, #0
  40422c:	d1db      	bne.n	4041e6 <__sprint_r.part.0+0x1a>
  40422e:	2000      	movs	r0, #0
  404230:	e7ec      	b.n	40420c <__sprint_r.part.0+0x40>
  404232:	f002 fa5b 	bl	4066ec <__sfvwrite_r>
  404236:	2300      	movs	r3, #0
  404238:	f8ca 3008 	str.w	r3, [sl, #8]
  40423c:	f8ca 3004 	str.w	r3, [sl, #4]
  404240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00404244 <_vfiprintf_r>:
  404244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404248:	b0ab      	sub	sp, #172	; 0xac
  40424a:	461c      	mov	r4, r3
  40424c:	9100      	str	r1, [sp, #0]
  40424e:	4690      	mov	r8, r2
  404250:	9304      	str	r3, [sp, #16]
  404252:	9005      	str	r0, [sp, #20]
  404254:	b118      	cbz	r0, 40425e <_vfiprintf_r+0x1a>
  404256:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404258:	2b00      	cmp	r3, #0
  40425a:	f000 80de 	beq.w	40441a <_vfiprintf_r+0x1d6>
  40425e:	9800      	ldr	r0, [sp, #0]
  404260:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  404264:	b28a      	uxth	r2, r1
  404266:	0495      	lsls	r5, r2, #18
  404268:	d407      	bmi.n	40427a <_vfiprintf_r+0x36>
  40426a:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40426c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  404270:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404274:	8182      	strh	r2, [r0, #12]
  404276:	6643      	str	r3, [r0, #100]	; 0x64
  404278:	b292      	uxth	r2, r2
  40427a:	0711      	lsls	r1, r2, #28
  40427c:	f140 80b1 	bpl.w	4043e2 <_vfiprintf_r+0x19e>
  404280:	9b00      	ldr	r3, [sp, #0]
  404282:	691b      	ldr	r3, [r3, #16]
  404284:	2b00      	cmp	r3, #0
  404286:	f000 80ac 	beq.w	4043e2 <_vfiprintf_r+0x19e>
  40428a:	f002 021a 	and.w	r2, r2, #26
  40428e:	2a0a      	cmp	r2, #10
  404290:	f000 80b5 	beq.w	4043fe <_vfiprintf_r+0x1ba>
  404294:	2300      	movs	r3, #0
  404296:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  40429a:	9302      	str	r3, [sp, #8]
  40429c:	930f      	str	r3, [sp, #60]	; 0x3c
  40429e:	930e      	str	r3, [sp, #56]	; 0x38
  4042a0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4042a4:	46da      	mov	sl, fp
  4042a6:	f898 3000 	ldrb.w	r3, [r8]
  4042aa:	4644      	mov	r4, r8
  4042ac:	b1fb      	cbz	r3, 4042ee <_vfiprintf_r+0xaa>
  4042ae:	2b25      	cmp	r3, #37	; 0x25
  4042b0:	d102      	bne.n	4042b8 <_vfiprintf_r+0x74>
  4042b2:	e01c      	b.n	4042ee <_vfiprintf_r+0xaa>
  4042b4:	2b25      	cmp	r3, #37	; 0x25
  4042b6:	d003      	beq.n	4042c0 <_vfiprintf_r+0x7c>
  4042b8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4042bc:	2b00      	cmp	r3, #0
  4042be:	d1f9      	bne.n	4042b4 <_vfiprintf_r+0x70>
  4042c0:	ebc8 0504 	rsb	r5, r8, r4
  4042c4:	b19d      	cbz	r5, 4042ee <_vfiprintf_r+0xaa>
  4042c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4042c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4042ca:	f8ca 8000 	str.w	r8, [sl]
  4042ce:	3301      	adds	r3, #1
  4042d0:	442a      	add	r2, r5
  4042d2:	2b07      	cmp	r3, #7
  4042d4:	f8ca 5004 	str.w	r5, [sl, #4]
  4042d8:	920f      	str	r2, [sp, #60]	; 0x3c
  4042da:	930e      	str	r3, [sp, #56]	; 0x38
  4042dc:	dd7b      	ble.n	4043d6 <_vfiprintf_r+0x192>
  4042de:	2a00      	cmp	r2, #0
  4042e0:	f040 8528 	bne.w	404d34 <_vfiprintf_r+0xaf0>
  4042e4:	9b02      	ldr	r3, [sp, #8]
  4042e6:	920e      	str	r2, [sp, #56]	; 0x38
  4042e8:	442b      	add	r3, r5
  4042ea:	46da      	mov	sl, fp
  4042ec:	9302      	str	r3, [sp, #8]
  4042ee:	7823      	ldrb	r3, [r4, #0]
  4042f0:	2b00      	cmp	r3, #0
  4042f2:	f000 843e 	beq.w	404b72 <_vfiprintf_r+0x92e>
  4042f6:	2100      	movs	r1, #0
  4042f8:	f04f 0300 	mov.w	r3, #0
  4042fc:	f04f 32ff 	mov.w	r2, #4294967295
  404300:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404304:	f104 0801 	add.w	r8, r4, #1
  404308:	7863      	ldrb	r3, [r4, #1]
  40430a:	9201      	str	r2, [sp, #4]
  40430c:	4608      	mov	r0, r1
  40430e:	460e      	mov	r6, r1
  404310:	460c      	mov	r4, r1
  404312:	f108 0801 	add.w	r8, r8, #1
  404316:	f1a3 0220 	sub.w	r2, r3, #32
  40431a:	2a58      	cmp	r2, #88	; 0x58
  40431c:	f200 8393 	bhi.w	404a46 <_vfiprintf_r+0x802>
  404320:	e8df f012 	tbh	[pc, r2, lsl #1]
  404324:	03910346 	.word	0x03910346
  404328:	034e0391 	.word	0x034e0391
  40432c:	03910391 	.word	0x03910391
  404330:	03910391 	.word	0x03910391
  404334:	03910391 	.word	0x03910391
  404338:	02670289 	.word	0x02670289
  40433c:	00800391 	.word	0x00800391
  404340:	0391026c 	.word	0x0391026c
  404344:	025901c6 	.word	0x025901c6
  404348:	02590259 	.word	0x02590259
  40434c:	02590259 	.word	0x02590259
  404350:	02590259 	.word	0x02590259
  404354:	02590259 	.word	0x02590259
  404358:	03910391 	.word	0x03910391
  40435c:	03910391 	.word	0x03910391
  404360:	03910391 	.word	0x03910391
  404364:	03910391 	.word	0x03910391
  404368:	03910391 	.word	0x03910391
  40436c:	039101cb 	.word	0x039101cb
  404370:	03910391 	.word	0x03910391
  404374:	03910391 	.word	0x03910391
  404378:	03910391 	.word	0x03910391
  40437c:	03910391 	.word	0x03910391
  404380:	02140391 	.word	0x02140391
  404384:	03910391 	.word	0x03910391
  404388:	03910391 	.word	0x03910391
  40438c:	02ee0391 	.word	0x02ee0391
  404390:	03910391 	.word	0x03910391
  404394:	03910311 	.word	0x03910311
  404398:	03910391 	.word	0x03910391
  40439c:	03910391 	.word	0x03910391
  4043a0:	03910391 	.word	0x03910391
  4043a4:	03910391 	.word	0x03910391
  4043a8:	03340391 	.word	0x03340391
  4043ac:	0391038a 	.word	0x0391038a
  4043b0:	03910391 	.word	0x03910391
  4043b4:	038a0367 	.word	0x038a0367
  4043b8:	03910391 	.word	0x03910391
  4043bc:	0391036c 	.word	0x0391036c
  4043c0:	02950379 	.word	0x02950379
  4043c4:	02e90085 	.word	0x02e90085
  4043c8:	029b0391 	.word	0x029b0391
  4043cc:	02ba0391 	.word	0x02ba0391
  4043d0:	03910391 	.word	0x03910391
  4043d4:	0353      	.short	0x0353
  4043d6:	f10a 0a08 	add.w	sl, sl, #8
  4043da:	9b02      	ldr	r3, [sp, #8]
  4043dc:	442b      	add	r3, r5
  4043de:	9302      	str	r3, [sp, #8]
  4043e0:	e785      	b.n	4042ee <_vfiprintf_r+0xaa>
  4043e2:	9900      	ldr	r1, [sp, #0]
  4043e4:	9805      	ldr	r0, [sp, #20]
  4043e6:	f000 fe61 	bl	4050ac <__swsetup_r>
  4043ea:	2800      	cmp	r0, #0
  4043ec:	f040 8558 	bne.w	404ea0 <_vfiprintf_r+0xc5c>
  4043f0:	9b00      	ldr	r3, [sp, #0]
  4043f2:	899a      	ldrh	r2, [r3, #12]
  4043f4:	f002 021a 	and.w	r2, r2, #26
  4043f8:	2a0a      	cmp	r2, #10
  4043fa:	f47f af4b 	bne.w	404294 <_vfiprintf_r+0x50>
  4043fe:	9900      	ldr	r1, [sp, #0]
  404400:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  404404:	2b00      	cmp	r3, #0
  404406:	f6ff af45 	blt.w	404294 <_vfiprintf_r+0x50>
  40440a:	4623      	mov	r3, r4
  40440c:	4642      	mov	r2, r8
  40440e:	9805      	ldr	r0, [sp, #20]
  404410:	f000 fe16 	bl	405040 <__sbprintf>
  404414:	b02b      	add	sp, #172	; 0xac
  404416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40441a:	f001 ffb5 	bl	406388 <__sinit>
  40441e:	e71e      	b.n	40425e <_vfiprintf_r+0x1a>
  404420:	4264      	negs	r4, r4
  404422:	9304      	str	r3, [sp, #16]
  404424:	f046 0604 	orr.w	r6, r6, #4
  404428:	f898 3000 	ldrb.w	r3, [r8]
  40442c:	e771      	b.n	404312 <_vfiprintf_r+0xce>
  40442e:	2130      	movs	r1, #48	; 0x30
  404430:	9804      	ldr	r0, [sp, #16]
  404432:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  404436:	9901      	ldr	r1, [sp, #4]
  404438:	9406      	str	r4, [sp, #24]
  40443a:	f04f 0300 	mov.w	r3, #0
  40443e:	2278      	movs	r2, #120	; 0x78
  404440:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404444:	2900      	cmp	r1, #0
  404446:	4603      	mov	r3, r0
  404448:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  40444c:	6804      	ldr	r4, [r0, #0]
  40444e:	f103 0304 	add.w	r3, r3, #4
  404452:	f04f 0500 	mov.w	r5, #0
  404456:	f046 0202 	orr.w	r2, r6, #2
  40445a:	f2c0 8525 	blt.w	404ea8 <_vfiprintf_r+0xc64>
  40445e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404462:	ea54 0205 	orrs.w	r2, r4, r5
  404466:	f046 0602 	orr.w	r6, r6, #2
  40446a:	9304      	str	r3, [sp, #16]
  40446c:	f040 84bf 	bne.w	404dee <_vfiprintf_r+0xbaa>
  404470:	48b3      	ldr	r0, [pc, #716]	; (404740 <_vfiprintf_r+0x4fc>)
  404472:	9b01      	ldr	r3, [sp, #4]
  404474:	2b00      	cmp	r3, #0
  404476:	f040 841c 	bne.w	404cb2 <_vfiprintf_r+0xa6e>
  40447a:	4699      	mov	r9, r3
  40447c:	2300      	movs	r3, #0
  40447e:	9301      	str	r3, [sp, #4]
  404480:	9303      	str	r3, [sp, #12]
  404482:	465f      	mov	r7, fp
  404484:	9b01      	ldr	r3, [sp, #4]
  404486:	9a03      	ldr	r2, [sp, #12]
  404488:	4293      	cmp	r3, r2
  40448a:	bfb8      	it	lt
  40448c:	4613      	movlt	r3, r2
  40448e:	461d      	mov	r5, r3
  404490:	f1b9 0f00 	cmp.w	r9, #0
  404494:	d000      	beq.n	404498 <_vfiprintf_r+0x254>
  404496:	3501      	adds	r5, #1
  404498:	f016 0302 	ands.w	r3, r6, #2
  40449c:	9307      	str	r3, [sp, #28]
  40449e:	bf18      	it	ne
  4044a0:	3502      	addne	r5, #2
  4044a2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  4044a6:	9308      	str	r3, [sp, #32]
  4044a8:	f040 82f1 	bne.w	404a8e <_vfiprintf_r+0x84a>
  4044ac:	9b06      	ldr	r3, [sp, #24]
  4044ae:	1b5c      	subs	r4, r3, r5
  4044b0:	2c00      	cmp	r4, #0
  4044b2:	f340 82ec 	ble.w	404a8e <_vfiprintf_r+0x84a>
  4044b6:	2c10      	cmp	r4, #16
  4044b8:	f340 8556 	ble.w	404f68 <_vfiprintf_r+0xd24>
  4044bc:	f8df 9284 	ldr.w	r9, [pc, #644]	; 404744 <_vfiprintf_r+0x500>
  4044c0:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4044c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4044c6:	46d4      	mov	ip, sl
  4044c8:	2310      	movs	r3, #16
  4044ca:	46c2      	mov	sl, r8
  4044cc:	4670      	mov	r0, lr
  4044ce:	46a8      	mov	r8, r5
  4044d0:	464d      	mov	r5, r9
  4044d2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4044d6:	e007      	b.n	4044e8 <_vfiprintf_r+0x2a4>
  4044d8:	f100 0e02 	add.w	lr, r0, #2
  4044dc:	f10c 0c08 	add.w	ip, ip, #8
  4044e0:	4608      	mov	r0, r1
  4044e2:	3c10      	subs	r4, #16
  4044e4:	2c10      	cmp	r4, #16
  4044e6:	dd13      	ble.n	404510 <_vfiprintf_r+0x2cc>
  4044e8:	1c41      	adds	r1, r0, #1
  4044ea:	3210      	adds	r2, #16
  4044ec:	2907      	cmp	r1, #7
  4044ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4044f0:	f8cc 5000 	str.w	r5, [ip]
  4044f4:	f8cc 3004 	str.w	r3, [ip, #4]
  4044f8:	910e      	str	r1, [sp, #56]	; 0x38
  4044fa:	dded      	ble.n	4044d8 <_vfiprintf_r+0x294>
  4044fc:	2a00      	cmp	r2, #0
  4044fe:	f040 82b7 	bne.w	404a70 <_vfiprintf_r+0x82c>
  404502:	3c10      	subs	r4, #16
  404504:	2c10      	cmp	r4, #16
  404506:	4610      	mov	r0, r2
  404508:	f04f 0e01 	mov.w	lr, #1
  40450c:	46dc      	mov	ip, fp
  40450e:	dceb      	bgt.n	4044e8 <_vfiprintf_r+0x2a4>
  404510:	46a9      	mov	r9, r5
  404512:	4670      	mov	r0, lr
  404514:	4645      	mov	r5, r8
  404516:	46d0      	mov	r8, sl
  404518:	46e2      	mov	sl, ip
  40451a:	4422      	add	r2, r4
  40451c:	2807      	cmp	r0, #7
  40451e:	920f      	str	r2, [sp, #60]	; 0x3c
  404520:	f8ca 9000 	str.w	r9, [sl]
  404524:	f8ca 4004 	str.w	r4, [sl, #4]
  404528:	900e      	str	r0, [sp, #56]	; 0x38
  40452a:	f300 8375 	bgt.w	404c18 <_vfiprintf_r+0x9d4>
  40452e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  404532:	f10a 0a08 	add.w	sl, sl, #8
  404536:	f100 0e01 	add.w	lr, r0, #1
  40453a:	2b00      	cmp	r3, #0
  40453c:	f040 82b0 	bne.w	404aa0 <_vfiprintf_r+0x85c>
  404540:	9b07      	ldr	r3, [sp, #28]
  404542:	2b00      	cmp	r3, #0
  404544:	f000 82c3 	beq.w	404ace <_vfiprintf_r+0x88a>
  404548:	3202      	adds	r2, #2
  40454a:	a90c      	add	r1, sp, #48	; 0x30
  40454c:	2302      	movs	r3, #2
  40454e:	f1be 0f07 	cmp.w	lr, #7
  404552:	920f      	str	r2, [sp, #60]	; 0x3c
  404554:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  404558:	e88a 000a 	stmia.w	sl, {r1, r3}
  40455c:	f340 8378 	ble.w	404c50 <_vfiprintf_r+0xa0c>
  404560:	2a00      	cmp	r2, #0
  404562:	f040 840a 	bne.w	404d7a <_vfiprintf_r+0xb36>
  404566:	9b08      	ldr	r3, [sp, #32]
  404568:	2b80      	cmp	r3, #128	; 0x80
  40456a:	f04f 0e01 	mov.w	lr, #1
  40456e:	4610      	mov	r0, r2
  404570:	46da      	mov	sl, fp
  404572:	f040 82b0 	bne.w	404ad6 <_vfiprintf_r+0x892>
  404576:	9b06      	ldr	r3, [sp, #24]
  404578:	1b5c      	subs	r4, r3, r5
  40457a:	2c00      	cmp	r4, #0
  40457c:	f340 82ab 	ble.w	404ad6 <_vfiprintf_r+0x892>
  404580:	2c10      	cmp	r4, #16
  404582:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 404748 <_vfiprintf_r+0x504>
  404586:	f340 850b 	ble.w	404fa0 <_vfiprintf_r+0xd5c>
  40458a:	46d6      	mov	lr, sl
  40458c:	2310      	movs	r3, #16
  40458e:	46c2      	mov	sl, r8
  404590:	46a8      	mov	r8, r5
  404592:	464d      	mov	r5, r9
  404594:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404598:	e007      	b.n	4045aa <_vfiprintf_r+0x366>
  40459a:	f100 0c02 	add.w	ip, r0, #2
  40459e:	f10e 0e08 	add.w	lr, lr, #8
  4045a2:	4608      	mov	r0, r1
  4045a4:	3c10      	subs	r4, #16
  4045a6:	2c10      	cmp	r4, #16
  4045a8:	dd13      	ble.n	4045d2 <_vfiprintf_r+0x38e>
  4045aa:	1c41      	adds	r1, r0, #1
  4045ac:	3210      	adds	r2, #16
  4045ae:	2907      	cmp	r1, #7
  4045b0:	920f      	str	r2, [sp, #60]	; 0x3c
  4045b2:	f8ce 5000 	str.w	r5, [lr]
  4045b6:	f8ce 3004 	str.w	r3, [lr, #4]
  4045ba:	910e      	str	r1, [sp, #56]	; 0x38
  4045bc:	dded      	ble.n	40459a <_vfiprintf_r+0x356>
  4045be:	2a00      	cmp	r2, #0
  4045c0:	f040 8315 	bne.w	404bee <_vfiprintf_r+0x9aa>
  4045c4:	3c10      	subs	r4, #16
  4045c6:	2c10      	cmp	r4, #16
  4045c8:	f04f 0c01 	mov.w	ip, #1
  4045cc:	4610      	mov	r0, r2
  4045ce:	46de      	mov	lr, fp
  4045d0:	dceb      	bgt.n	4045aa <_vfiprintf_r+0x366>
  4045d2:	46a9      	mov	r9, r5
  4045d4:	4645      	mov	r5, r8
  4045d6:	46d0      	mov	r8, sl
  4045d8:	46f2      	mov	sl, lr
  4045da:	4422      	add	r2, r4
  4045dc:	f1bc 0f07 	cmp.w	ip, #7
  4045e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4045e2:	f8ca 9000 	str.w	r9, [sl]
  4045e6:	f8ca 4004 	str.w	r4, [sl, #4]
  4045ea:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  4045ee:	f300 83d2 	bgt.w	404d96 <_vfiprintf_r+0xb52>
  4045f2:	9b01      	ldr	r3, [sp, #4]
  4045f4:	9903      	ldr	r1, [sp, #12]
  4045f6:	1a5c      	subs	r4, r3, r1
  4045f8:	2c00      	cmp	r4, #0
  4045fa:	f10a 0a08 	add.w	sl, sl, #8
  4045fe:	f10c 0e01 	add.w	lr, ip, #1
  404602:	4660      	mov	r0, ip
  404604:	f300 826d 	bgt.w	404ae2 <_vfiprintf_r+0x89e>
  404608:	9903      	ldr	r1, [sp, #12]
  40460a:	f8ca 7000 	str.w	r7, [sl]
  40460e:	440a      	add	r2, r1
  404610:	f1be 0f07 	cmp.w	lr, #7
  404614:	920f      	str	r2, [sp, #60]	; 0x3c
  404616:	f8ca 1004 	str.w	r1, [sl, #4]
  40461a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40461e:	f340 82ce 	ble.w	404bbe <_vfiprintf_r+0x97a>
  404622:	2a00      	cmp	r2, #0
  404624:	f040 833a 	bne.w	404c9c <_vfiprintf_r+0xa58>
  404628:	0770      	lsls	r0, r6, #29
  40462a:	920e      	str	r2, [sp, #56]	; 0x38
  40462c:	d538      	bpl.n	4046a0 <_vfiprintf_r+0x45c>
  40462e:	9b06      	ldr	r3, [sp, #24]
  404630:	1b5c      	subs	r4, r3, r5
  404632:	2c00      	cmp	r4, #0
  404634:	dd34      	ble.n	4046a0 <_vfiprintf_r+0x45c>
  404636:	46da      	mov	sl, fp
  404638:	2c10      	cmp	r4, #16
  40463a:	f340 84ab 	ble.w	404f94 <_vfiprintf_r+0xd50>
  40463e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 404744 <_vfiprintf_r+0x500>
  404642:	990e      	ldr	r1, [sp, #56]	; 0x38
  404644:	464f      	mov	r7, r9
  404646:	2610      	movs	r6, #16
  404648:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40464c:	e006      	b.n	40465c <_vfiprintf_r+0x418>
  40464e:	1c88      	adds	r0, r1, #2
  404650:	f10a 0a08 	add.w	sl, sl, #8
  404654:	4619      	mov	r1, r3
  404656:	3c10      	subs	r4, #16
  404658:	2c10      	cmp	r4, #16
  40465a:	dd13      	ble.n	404684 <_vfiprintf_r+0x440>
  40465c:	1c4b      	adds	r3, r1, #1
  40465e:	3210      	adds	r2, #16
  404660:	2b07      	cmp	r3, #7
  404662:	920f      	str	r2, [sp, #60]	; 0x3c
  404664:	f8ca 7000 	str.w	r7, [sl]
  404668:	f8ca 6004 	str.w	r6, [sl, #4]
  40466c:	930e      	str	r3, [sp, #56]	; 0x38
  40466e:	ddee      	ble.n	40464e <_vfiprintf_r+0x40a>
  404670:	2a00      	cmp	r2, #0
  404672:	f040 828e 	bne.w	404b92 <_vfiprintf_r+0x94e>
  404676:	3c10      	subs	r4, #16
  404678:	2c10      	cmp	r4, #16
  40467a:	f04f 0001 	mov.w	r0, #1
  40467e:	4611      	mov	r1, r2
  404680:	46da      	mov	sl, fp
  404682:	dceb      	bgt.n	40465c <_vfiprintf_r+0x418>
  404684:	46b9      	mov	r9, r7
  404686:	4422      	add	r2, r4
  404688:	2807      	cmp	r0, #7
  40468a:	920f      	str	r2, [sp, #60]	; 0x3c
  40468c:	f8ca 9000 	str.w	r9, [sl]
  404690:	f8ca 4004 	str.w	r4, [sl, #4]
  404694:	900e      	str	r0, [sp, #56]	; 0x38
  404696:	f340 829b 	ble.w	404bd0 <_vfiprintf_r+0x98c>
  40469a:	2a00      	cmp	r2, #0
  40469c:	f040 8425 	bne.w	404eea <_vfiprintf_r+0xca6>
  4046a0:	9b02      	ldr	r3, [sp, #8]
  4046a2:	9a06      	ldr	r2, [sp, #24]
  4046a4:	42aa      	cmp	r2, r5
  4046a6:	bfac      	ite	ge
  4046a8:	189b      	addge	r3, r3, r2
  4046aa:	195b      	addlt	r3, r3, r5
  4046ac:	9302      	str	r3, [sp, #8]
  4046ae:	e299      	b.n	404be4 <_vfiprintf_r+0x9a0>
  4046b0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  4046b4:	f898 3000 	ldrb.w	r3, [r8]
  4046b8:	e62b      	b.n	404312 <_vfiprintf_r+0xce>
  4046ba:	9406      	str	r4, [sp, #24]
  4046bc:	2900      	cmp	r1, #0
  4046be:	f040 84af 	bne.w	405020 <_vfiprintf_r+0xddc>
  4046c2:	f046 0610 	orr.w	r6, r6, #16
  4046c6:	06b3      	lsls	r3, r6, #26
  4046c8:	f140 8312 	bpl.w	404cf0 <_vfiprintf_r+0xaac>
  4046cc:	9904      	ldr	r1, [sp, #16]
  4046ce:	3107      	adds	r1, #7
  4046d0:	f021 0107 	bic.w	r1, r1, #7
  4046d4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4046d8:	3108      	adds	r1, #8
  4046da:	9104      	str	r1, [sp, #16]
  4046dc:	4614      	mov	r4, r2
  4046de:	461d      	mov	r5, r3
  4046e0:	2a00      	cmp	r2, #0
  4046e2:	f173 0300 	sbcs.w	r3, r3, #0
  4046e6:	f2c0 8386 	blt.w	404df6 <_vfiprintf_r+0xbb2>
  4046ea:	9b01      	ldr	r3, [sp, #4]
  4046ec:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4046f0:	2b00      	cmp	r3, #0
  4046f2:	f2c0 831a 	blt.w	404d2a <_vfiprintf_r+0xae6>
  4046f6:	ea54 0305 	orrs.w	r3, r4, r5
  4046fa:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4046fe:	f000 80ed 	beq.w	4048dc <_vfiprintf_r+0x698>
  404702:	2d00      	cmp	r5, #0
  404704:	bf08      	it	eq
  404706:	2c0a      	cmpeq	r4, #10
  404708:	f0c0 80ed 	bcc.w	4048e6 <_vfiprintf_r+0x6a2>
  40470c:	465f      	mov	r7, fp
  40470e:	4620      	mov	r0, r4
  404710:	4629      	mov	r1, r5
  404712:	220a      	movs	r2, #10
  404714:	2300      	movs	r3, #0
  404716:	f003 ffd5 	bl	4086c4 <__aeabi_uldivmod>
  40471a:	3230      	adds	r2, #48	; 0x30
  40471c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  404720:	4620      	mov	r0, r4
  404722:	4629      	mov	r1, r5
  404724:	2300      	movs	r3, #0
  404726:	220a      	movs	r2, #10
  404728:	f003 ffcc 	bl	4086c4 <__aeabi_uldivmod>
  40472c:	4604      	mov	r4, r0
  40472e:	460d      	mov	r5, r1
  404730:	ea54 0305 	orrs.w	r3, r4, r5
  404734:	d1eb      	bne.n	40470e <_vfiprintf_r+0x4ca>
  404736:	ebc7 030b 	rsb	r3, r7, fp
  40473a:	9303      	str	r3, [sp, #12]
  40473c:	e6a2      	b.n	404484 <_vfiprintf_r+0x240>
  40473e:	bf00      	nop
  404740:	00409278 	.word	0x00409278
  404744:	004092b8 	.word	0x004092b8
  404748:	004092a8 	.word	0x004092a8
  40474c:	9406      	str	r4, [sp, #24]
  40474e:	2900      	cmp	r1, #0
  404750:	f040 8462 	bne.w	405018 <_vfiprintf_r+0xdd4>
  404754:	f046 0610 	orr.w	r6, r6, #16
  404758:	f016 0320 	ands.w	r3, r6, #32
  40475c:	f000 82ae 	beq.w	404cbc <_vfiprintf_r+0xa78>
  404760:	9b04      	ldr	r3, [sp, #16]
  404762:	3307      	adds	r3, #7
  404764:	f023 0307 	bic.w	r3, r3, #7
  404768:	f04f 0200 	mov.w	r2, #0
  40476c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  404770:	e9d3 4500 	ldrd	r4, r5, [r3]
  404774:	f103 0208 	add.w	r2, r3, #8
  404778:	9b01      	ldr	r3, [sp, #4]
  40477a:	9204      	str	r2, [sp, #16]
  40477c:	2b00      	cmp	r3, #0
  40477e:	f2c0 8174 	blt.w	404a6a <_vfiprintf_r+0x826>
  404782:	ea54 0305 	orrs.w	r3, r4, r5
  404786:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40478a:	f040 816e 	bne.w	404a6a <_vfiprintf_r+0x826>
  40478e:	9b01      	ldr	r3, [sp, #4]
  404790:	2b00      	cmp	r3, #0
  404792:	f000 8430 	beq.w	404ff6 <_vfiprintf_r+0xdb2>
  404796:	f04f 0900 	mov.w	r9, #0
  40479a:	2400      	movs	r4, #0
  40479c:	2500      	movs	r5, #0
  40479e:	465f      	mov	r7, fp
  4047a0:	08e2      	lsrs	r2, r4, #3
  4047a2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4047a6:	08e9      	lsrs	r1, r5, #3
  4047a8:	f004 0307 	and.w	r3, r4, #7
  4047ac:	460d      	mov	r5, r1
  4047ae:	4614      	mov	r4, r2
  4047b0:	3330      	adds	r3, #48	; 0x30
  4047b2:	ea54 0205 	orrs.w	r2, r4, r5
  4047b6:	f807 3d01 	strb.w	r3, [r7, #-1]!
  4047ba:	d1f1      	bne.n	4047a0 <_vfiprintf_r+0x55c>
  4047bc:	07f4      	lsls	r4, r6, #31
  4047be:	d5ba      	bpl.n	404736 <_vfiprintf_r+0x4f2>
  4047c0:	2b30      	cmp	r3, #48	; 0x30
  4047c2:	d0b8      	beq.n	404736 <_vfiprintf_r+0x4f2>
  4047c4:	2230      	movs	r2, #48	; 0x30
  4047c6:	1e7b      	subs	r3, r7, #1
  4047c8:	f807 2c01 	strb.w	r2, [r7, #-1]
  4047cc:	ebc3 020b 	rsb	r2, r3, fp
  4047d0:	9203      	str	r2, [sp, #12]
  4047d2:	461f      	mov	r7, r3
  4047d4:	e656      	b.n	404484 <_vfiprintf_r+0x240>
  4047d6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4047da:	2400      	movs	r4, #0
  4047dc:	f818 3b01 	ldrb.w	r3, [r8], #1
  4047e0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4047e4:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  4047e8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4047ec:	2a09      	cmp	r2, #9
  4047ee:	d9f5      	bls.n	4047dc <_vfiprintf_r+0x598>
  4047f0:	e591      	b.n	404316 <_vfiprintf_r+0xd2>
  4047f2:	f898 3000 	ldrb.w	r3, [r8]
  4047f6:	2101      	movs	r1, #1
  4047f8:	202b      	movs	r0, #43	; 0x2b
  4047fa:	e58a      	b.n	404312 <_vfiprintf_r+0xce>
  4047fc:	f898 3000 	ldrb.w	r3, [r8]
  404800:	2b2a      	cmp	r3, #42	; 0x2a
  404802:	f108 0501 	add.w	r5, r8, #1
  404806:	f000 83dd 	beq.w	404fc4 <_vfiprintf_r+0xd80>
  40480a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40480e:	2a09      	cmp	r2, #9
  404810:	46a8      	mov	r8, r5
  404812:	bf98      	it	ls
  404814:	2500      	movls	r5, #0
  404816:	f200 83ce 	bhi.w	404fb6 <_vfiprintf_r+0xd72>
  40481a:	f818 3b01 	ldrb.w	r3, [r8], #1
  40481e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  404822:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  404826:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40482a:	2a09      	cmp	r2, #9
  40482c:	d9f5      	bls.n	40481a <_vfiprintf_r+0x5d6>
  40482e:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  404832:	9201      	str	r2, [sp, #4]
  404834:	e56f      	b.n	404316 <_vfiprintf_r+0xd2>
  404836:	9a04      	ldr	r2, [sp, #16]
  404838:	6814      	ldr	r4, [r2, #0]
  40483a:	4613      	mov	r3, r2
  40483c:	2c00      	cmp	r4, #0
  40483e:	f103 0304 	add.w	r3, r3, #4
  404842:	f6ff aded 	blt.w	404420 <_vfiprintf_r+0x1dc>
  404846:	9304      	str	r3, [sp, #16]
  404848:	f898 3000 	ldrb.w	r3, [r8]
  40484c:	e561      	b.n	404312 <_vfiprintf_r+0xce>
  40484e:	9406      	str	r4, [sp, #24]
  404850:	2900      	cmp	r1, #0
  404852:	d081      	beq.n	404758 <_vfiprintf_r+0x514>
  404854:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404858:	e77e      	b.n	404758 <_vfiprintf_r+0x514>
  40485a:	9a04      	ldr	r2, [sp, #16]
  40485c:	9406      	str	r4, [sp, #24]
  40485e:	6817      	ldr	r7, [r2, #0]
  404860:	f04f 0300 	mov.w	r3, #0
  404864:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404868:	1d14      	adds	r4, r2, #4
  40486a:	9b01      	ldr	r3, [sp, #4]
  40486c:	2f00      	cmp	r7, #0
  40486e:	f000 8386 	beq.w	404f7e <_vfiprintf_r+0xd3a>
  404872:	2b00      	cmp	r3, #0
  404874:	f2c0 835f 	blt.w	404f36 <_vfiprintf_r+0xcf2>
  404878:	461a      	mov	r2, r3
  40487a:	2100      	movs	r1, #0
  40487c:	4638      	mov	r0, r7
  40487e:	f002 fc27 	bl	4070d0 <memchr>
  404882:	2800      	cmp	r0, #0
  404884:	f000 838f 	beq.w	404fa6 <_vfiprintf_r+0xd62>
  404888:	1bc3      	subs	r3, r0, r7
  40488a:	9303      	str	r3, [sp, #12]
  40488c:	2300      	movs	r3, #0
  40488e:	9404      	str	r4, [sp, #16]
  404890:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  404894:	9301      	str	r3, [sp, #4]
  404896:	e5f5      	b.n	404484 <_vfiprintf_r+0x240>
  404898:	9406      	str	r4, [sp, #24]
  40489a:	2900      	cmp	r1, #0
  40489c:	f040 83b9 	bne.w	405012 <_vfiprintf_r+0xdce>
  4048a0:	f016 0920 	ands.w	r9, r6, #32
  4048a4:	d135      	bne.n	404912 <_vfiprintf_r+0x6ce>
  4048a6:	f016 0310 	ands.w	r3, r6, #16
  4048aa:	d103      	bne.n	4048b4 <_vfiprintf_r+0x670>
  4048ac:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4048b0:	f040 832a 	bne.w	404f08 <_vfiprintf_r+0xcc4>
  4048b4:	9a04      	ldr	r2, [sp, #16]
  4048b6:	4613      	mov	r3, r2
  4048b8:	6814      	ldr	r4, [r2, #0]
  4048ba:	9a01      	ldr	r2, [sp, #4]
  4048bc:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4048c0:	2a00      	cmp	r2, #0
  4048c2:	f103 0304 	add.w	r3, r3, #4
  4048c6:	f04f 0500 	mov.w	r5, #0
  4048ca:	f2c0 8332 	blt.w	404f32 <_vfiprintf_r+0xcee>
  4048ce:	ea54 0205 	orrs.w	r2, r4, r5
  4048d2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4048d6:	9304      	str	r3, [sp, #16]
  4048d8:	f47f af13 	bne.w	404702 <_vfiprintf_r+0x4be>
  4048dc:	9b01      	ldr	r3, [sp, #4]
  4048de:	2b00      	cmp	r3, #0
  4048e0:	f43f adcc 	beq.w	40447c <_vfiprintf_r+0x238>
  4048e4:	2400      	movs	r4, #0
  4048e6:	af2a      	add	r7, sp, #168	; 0xa8
  4048e8:	3430      	adds	r4, #48	; 0x30
  4048ea:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4048ee:	ebc7 030b 	rsb	r3, r7, fp
  4048f2:	9303      	str	r3, [sp, #12]
  4048f4:	e5c6      	b.n	404484 <_vfiprintf_r+0x240>
  4048f6:	f046 0620 	orr.w	r6, r6, #32
  4048fa:	f898 3000 	ldrb.w	r3, [r8]
  4048fe:	e508      	b.n	404312 <_vfiprintf_r+0xce>
  404900:	9406      	str	r4, [sp, #24]
  404902:	2900      	cmp	r1, #0
  404904:	f040 836e 	bne.w	404fe4 <_vfiprintf_r+0xda0>
  404908:	f046 0610 	orr.w	r6, r6, #16
  40490c:	f016 0920 	ands.w	r9, r6, #32
  404910:	d0c9      	beq.n	4048a6 <_vfiprintf_r+0x662>
  404912:	9b04      	ldr	r3, [sp, #16]
  404914:	3307      	adds	r3, #7
  404916:	f023 0307 	bic.w	r3, r3, #7
  40491a:	f04f 0200 	mov.w	r2, #0
  40491e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  404922:	e9d3 4500 	ldrd	r4, r5, [r3]
  404926:	f103 0208 	add.w	r2, r3, #8
  40492a:	9b01      	ldr	r3, [sp, #4]
  40492c:	9204      	str	r2, [sp, #16]
  40492e:	2b00      	cmp	r3, #0
  404930:	f2c0 81f9 	blt.w	404d26 <_vfiprintf_r+0xae2>
  404934:	ea54 0305 	orrs.w	r3, r4, r5
  404938:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40493c:	f04f 0900 	mov.w	r9, #0
  404940:	f47f aedf 	bne.w	404702 <_vfiprintf_r+0x4be>
  404944:	e7ca      	b.n	4048dc <_vfiprintf_r+0x698>
  404946:	9406      	str	r4, [sp, #24]
  404948:	2900      	cmp	r1, #0
  40494a:	f040 8351 	bne.w	404ff0 <_vfiprintf_r+0xdac>
  40494e:	06b2      	lsls	r2, r6, #26
  404950:	48ae      	ldr	r0, [pc, #696]	; (404c0c <_vfiprintf_r+0x9c8>)
  404952:	d541      	bpl.n	4049d8 <_vfiprintf_r+0x794>
  404954:	9a04      	ldr	r2, [sp, #16]
  404956:	3207      	adds	r2, #7
  404958:	f022 0207 	bic.w	r2, r2, #7
  40495c:	e9d2 4500 	ldrd	r4, r5, [r2]
  404960:	f102 0108 	add.w	r1, r2, #8
  404964:	9104      	str	r1, [sp, #16]
  404966:	f016 0901 	ands.w	r9, r6, #1
  40496a:	f000 8177 	beq.w	404c5c <_vfiprintf_r+0xa18>
  40496e:	ea54 0205 	orrs.w	r2, r4, r5
  404972:	f040 8226 	bne.w	404dc2 <_vfiprintf_r+0xb7e>
  404976:	f04f 0300 	mov.w	r3, #0
  40497a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40497e:	9b01      	ldr	r3, [sp, #4]
  404980:	2b00      	cmp	r3, #0
  404982:	f2c0 8196 	blt.w	404cb2 <_vfiprintf_r+0xa6e>
  404986:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40498a:	e572      	b.n	404472 <_vfiprintf_r+0x22e>
  40498c:	9a04      	ldr	r2, [sp, #16]
  40498e:	9406      	str	r4, [sp, #24]
  404990:	6813      	ldr	r3, [r2, #0]
  404992:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  404996:	4613      	mov	r3, r2
  404998:	f04f 0100 	mov.w	r1, #0
  40499c:	2501      	movs	r5, #1
  40499e:	3304      	adds	r3, #4
  4049a0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4049a4:	9304      	str	r3, [sp, #16]
  4049a6:	9503      	str	r5, [sp, #12]
  4049a8:	af10      	add	r7, sp, #64	; 0x40
  4049aa:	2300      	movs	r3, #0
  4049ac:	9301      	str	r3, [sp, #4]
  4049ae:	e573      	b.n	404498 <_vfiprintf_r+0x254>
  4049b0:	f898 3000 	ldrb.w	r3, [r8]
  4049b4:	2800      	cmp	r0, #0
  4049b6:	f47f acac 	bne.w	404312 <_vfiprintf_r+0xce>
  4049ba:	2101      	movs	r1, #1
  4049bc:	2020      	movs	r0, #32
  4049be:	e4a8      	b.n	404312 <_vfiprintf_r+0xce>
  4049c0:	f046 0601 	orr.w	r6, r6, #1
  4049c4:	f898 3000 	ldrb.w	r3, [r8]
  4049c8:	e4a3      	b.n	404312 <_vfiprintf_r+0xce>
  4049ca:	9406      	str	r4, [sp, #24]
  4049cc:	2900      	cmp	r1, #0
  4049ce:	f040 830c 	bne.w	404fea <_vfiprintf_r+0xda6>
  4049d2:	06b2      	lsls	r2, r6, #26
  4049d4:	488e      	ldr	r0, [pc, #568]	; (404c10 <_vfiprintf_r+0x9cc>)
  4049d6:	d4bd      	bmi.n	404954 <_vfiprintf_r+0x710>
  4049d8:	9904      	ldr	r1, [sp, #16]
  4049da:	06f7      	lsls	r7, r6, #27
  4049dc:	460a      	mov	r2, r1
  4049de:	f100 819d 	bmi.w	404d1c <_vfiprintf_r+0xad8>
  4049e2:	0675      	lsls	r5, r6, #25
  4049e4:	f140 819a 	bpl.w	404d1c <_vfiprintf_r+0xad8>
  4049e8:	3204      	adds	r2, #4
  4049ea:	880c      	ldrh	r4, [r1, #0]
  4049ec:	9204      	str	r2, [sp, #16]
  4049ee:	2500      	movs	r5, #0
  4049f0:	e7b9      	b.n	404966 <_vfiprintf_r+0x722>
  4049f2:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  4049f6:	f898 3000 	ldrb.w	r3, [r8]
  4049fa:	e48a      	b.n	404312 <_vfiprintf_r+0xce>
  4049fc:	f898 3000 	ldrb.w	r3, [r8]
  404a00:	2b6c      	cmp	r3, #108	; 0x6c
  404a02:	bf03      	ittte	eq
  404a04:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  404a08:	f046 0620 	orreq.w	r6, r6, #32
  404a0c:	f108 0801 	addeq.w	r8, r8, #1
  404a10:	f046 0610 	orrne.w	r6, r6, #16
  404a14:	e47d      	b.n	404312 <_vfiprintf_r+0xce>
  404a16:	2900      	cmp	r1, #0
  404a18:	f040 8309 	bne.w	40502e <_vfiprintf_r+0xdea>
  404a1c:	06b4      	lsls	r4, r6, #26
  404a1e:	f140 821c 	bpl.w	404e5a <_vfiprintf_r+0xc16>
  404a22:	9a04      	ldr	r2, [sp, #16]
  404a24:	9902      	ldr	r1, [sp, #8]
  404a26:	6813      	ldr	r3, [r2, #0]
  404a28:	17cd      	asrs	r5, r1, #31
  404a2a:	4608      	mov	r0, r1
  404a2c:	3204      	adds	r2, #4
  404a2e:	4629      	mov	r1, r5
  404a30:	9204      	str	r2, [sp, #16]
  404a32:	e9c3 0100 	strd	r0, r1, [r3]
  404a36:	e436      	b.n	4042a6 <_vfiprintf_r+0x62>
  404a38:	9406      	str	r4, [sp, #24]
  404a3a:	2900      	cmp	r1, #0
  404a3c:	f43f ae43 	beq.w	4046c6 <_vfiprintf_r+0x482>
  404a40:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404a44:	e63f      	b.n	4046c6 <_vfiprintf_r+0x482>
  404a46:	9406      	str	r4, [sp, #24]
  404a48:	2900      	cmp	r1, #0
  404a4a:	f040 82ed 	bne.w	405028 <_vfiprintf_r+0xde4>
  404a4e:	2b00      	cmp	r3, #0
  404a50:	f000 808f 	beq.w	404b72 <_vfiprintf_r+0x92e>
  404a54:	2501      	movs	r5, #1
  404a56:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  404a5a:	f04f 0300 	mov.w	r3, #0
  404a5e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404a62:	9503      	str	r5, [sp, #12]
  404a64:	af10      	add	r7, sp, #64	; 0x40
  404a66:	e7a0      	b.n	4049aa <_vfiprintf_r+0x766>
  404a68:	9304      	str	r3, [sp, #16]
  404a6a:	f04f 0900 	mov.w	r9, #0
  404a6e:	e696      	b.n	40479e <_vfiprintf_r+0x55a>
  404a70:	aa0d      	add	r2, sp, #52	; 0x34
  404a72:	9900      	ldr	r1, [sp, #0]
  404a74:	9309      	str	r3, [sp, #36]	; 0x24
  404a76:	4648      	mov	r0, r9
  404a78:	f7ff fba8 	bl	4041cc <__sprint_r.part.0>
  404a7c:	2800      	cmp	r0, #0
  404a7e:	d17f      	bne.n	404b80 <_vfiprintf_r+0x93c>
  404a80:	980e      	ldr	r0, [sp, #56]	; 0x38
  404a82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404a84:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404a86:	f100 0e01 	add.w	lr, r0, #1
  404a8a:	46dc      	mov	ip, fp
  404a8c:	e529      	b.n	4044e2 <_vfiprintf_r+0x29e>
  404a8e:	980e      	ldr	r0, [sp, #56]	; 0x38
  404a90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404a92:	f100 0e01 	add.w	lr, r0, #1
  404a96:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  404a9a:	2b00      	cmp	r3, #0
  404a9c:	f43f ad50 	beq.w	404540 <_vfiprintf_r+0x2fc>
  404aa0:	3201      	adds	r2, #1
  404aa2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  404aa6:	2301      	movs	r3, #1
  404aa8:	f1be 0f07 	cmp.w	lr, #7
  404aac:	920f      	str	r2, [sp, #60]	; 0x3c
  404aae:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  404ab2:	e88a 000a 	stmia.w	sl, {r1, r3}
  404ab6:	f340 80bf 	ble.w	404c38 <_vfiprintf_r+0x9f4>
  404aba:	2a00      	cmp	r2, #0
  404abc:	f040 814e 	bne.w	404d5c <_vfiprintf_r+0xb18>
  404ac0:	9907      	ldr	r1, [sp, #28]
  404ac2:	2900      	cmp	r1, #0
  404ac4:	f040 80be 	bne.w	404c44 <_vfiprintf_r+0xa00>
  404ac8:	469e      	mov	lr, r3
  404aca:	4610      	mov	r0, r2
  404acc:	46da      	mov	sl, fp
  404ace:	9b08      	ldr	r3, [sp, #32]
  404ad0:	2b80      	cmp	r3, #128	; 0x80
  404ad2:	f43f ad50 	beq.w	404576 <_vfiprintf_r+0x332>
  404ad6:	9b01      	ldr	r3, [sp, #4]
  404ad8:	9903      	ldr	r1, [sp, #12]
  404ada:	1a5c      	subs	r4, r3, r1
  404adc:	2c00      	cmp	r4, #0
  404ade:	f77f ad93 	ble.w	404608 <_vfiprintf_r+0x3c4>
  404ae2:	2c10      	cmp	r4, #16
  404ae4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 404c14 <_vfiprintf_r+0x9d0>
  404ae8:	dd25      	ble.n	404b36 <_vfiprintf_r+0x8f2>
  404aea:	46d4      	mov	ip, sl
  404aec:	2310      	movs	r3, #16
  404aee:	46c2      	mov	sl, r8
  404af0:	46a8      	mov	r8, r5
  404af2:	464d      	mov	r5, r9
  404af4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404af8:	e007      	b.n	404b0a <_vfiprintf_r+0x8c6>
  404afa:	f100 0e02 	add.w	lr, r0, #2
  404afe:	f10c 0c08 	add.w	ip, ip, #8
  404b02:	4608      	mov	r0, r1
  404b04:	3c10      	subs	r4, #16
  404b06:	2c10      	cmp	r4, #16
  404b08:	dd11      	ble.n	404b2e <_vfiprintf_r+0x8ea>
  404b0a:	1c41      	adds	r1, r0, #1
  404b0c:	3210      	adds	r2, #16
  404b0e:	2907      	cmp	r1, #7
  404b10:	920f      	str	r2, [sp, #60]	; 0x3c
  404b12:	f8cc 5000 	str.w	r5, [ip]
  404b16:	f8cc 3004 	str.w	r3, [ip, #4]
  404b1a:	910e      	str	r1, [sp, #56]	; 0x38
  404b1c:	dded      	ble.n	404afa <_vfiprintf_r+0x8b6>
  404b1e:	b9d2      	cbnz	r2, 404b56 <_vfiprintf_r+0x912>
  404b20:	3c10      	subs	r4, #16
  404b22:	2c10      	cmp	r4, #16
  404b24:	f04f 0e01 	mov.w	lr, #1
  404b28:	4610      	mov	r0, r2
  404b2a:	46dc      	mov	ip, fp
  404b2c:	dced      	bgt.n	404b0a <_vfiprintf_r+0x8c6>
  404b2e:	46a9      	mov	r9, r5
  404b30:	4645      	mov	r5, r8
  404b32:	46d0      	mov	r8, sl
  404b34:	46e2      	mov	sl, ip
  404b36:	4422      	add	r2, r4
  404b38:	f1be 0f07 	cmp.w	lr, #7
  404b3c:	920f      	str	r2, [sp, #60]	; 0x3c
  404b3e:	f8ca 9000 	str.w	r9, [sl]
  404b42:	f8ca 4004 	str.w	r4, [sl, #4]
  404b46:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  404b4a:	dc2e      	bgt.n	404baa <_vfiprintf_r+0x966>
  404b4c:	f10a 0a08 	add.w	sl, sl, #8
  404b50:	f10e 0e01 	add.w	lr, lr, #1
  404b54:	e558      	b.n	404608 <_vfiprintf_r+0x3c4>
  404b56:	aa0d      	add	r2, sp, #52	; 0x34
  404b58:	9900      	ldr	r1, [sp, #0]
  404b5a:	9301      	str	r3, [sp, #4]
  404b5c:	4648      	mov	r0, r9
  404b5e:	f7ff fb35 	bl	4041cc <__sprint_r.part.0>
  404b62:	b968      	cbnz	r0, 404b80 <_vfiprintf_r+0x93c>
  404b64:	980e      	ldr	r0, [sp, #56]	; 0x38
  404b66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404b68:	9b01      	ldr	r3, [sp, #4]
  404b6a:	f100 0e01 	add.w	lr, r0, #1
  404b6e:	46dc      	mov	ip, fp
  404b70:	e7c8      	b.n	404b04 <_vfiprintf_r+0x8c0>
  404b72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404b74:	b123      	cbz	r3, 404b80 <_vfiprintf_r+0x93c>
  404b76:	9805      	ldr	r0, [sp, #20]
  404b78:	9900      	ldr	r1, [sp, #0]
  404b7a:	aa0d      	add	r2, sp, #52	; 0x34
  404b7c:	f7ff fb26 	bl	4041cc <__sprint_r.part.0>
  404b80:	9b00      	ldr	r3, [sp, #0]
  404b82:	899b      	ldrh	r3, [r3, #12]
  404b84:	065a      	lsls	r2, r3, #25
  404b86:	f100 818b 	bmi.w	404ea0 <_vfiprintf_r+0xc5c>
  404b8a:	9802      	ldr	r0, [sp, #8]
  404b8c:	b02b      	add	sp, #172	; 0xac
  404b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b92:	aa0d      	add	r2, sp, #52	; 0x34
  404b94:	9900      	ldr	r1, [sp, #0]
  404b96:	4648      	mov	r0, r9
  404b98:	f7ff fb18 	bl	4041cc <__sprint_r.part.0>
  404b9c:	2800      	cmp	r0, #0
  404b9e:	d1ef      	bne.n	404b80 <_vfiprintf_r+0x93c>
  404ba0:	990e      	ldr	r1, [sp, #56]	; 0x38
  404ba2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404ba4:	1c48      	adds	r0, r1, #1
  404ba6:	46da      	mov	sl, fp
  404ba8:	e555      	b.n	404656 <_vfiprintf_r+0x412>
  404baa:	2a00      	cmp	r2, #0
  404bac:	f040 80fb 	bne.w	404da6 <_vfiprintf_r+0xb62>
  404bb0:	9a03      	ldr	r2, [sp, #12]
  404bb2:	921b      	str	r2, [sp, #108]	; 0x6c
  404bb4:	2301      	movs	r3, #1
  404bb6:	920f      	str	r2, [sp, #60]	; 0x3c
  404bb8:	971a      	str	r7, [sp, #104]	; 0x68
  404bba:	930e      	str	r3, [sp, #56]	; 0x38
  404bbc:	46da      	mov	sl, fp
  404bbe:	f10a 0a08 	add.w	sl, sl, #8
  404bc2:	0771      	lsls	r1, r6, #29
  404bc4:	d504      	bpl.n	404bd0 <_vfiprintf_r+0x98c>
  404bc6:	9b06      	ldr	r3, [sp, #24]
  404bc8:	1b5c      	subs	r4, r3, r5
  404bca:	2c00      	cmp	r4, #0
  404bcc:	f73f ad34 	bgt.w	404638 <_vfiprintf_r+0x3f4>
  404bd0:	9b02      	ldr	r3, [sp, #8]
  404bd2:	9906      	ldr	r1, [sp, #24]
  404bd4:	42a9      	cmp	r1, r5
  404bd6:	bfac      	ite	ge
  404bd8:	185b      	addge	r3, r3, r1
  404bda:	195b      	addlt	r3, r3, r5
  404bdc:	9302      	str	r3, [sp, #8]
  404bde:	2a00      	cmp	r2, #0
  404be0:	f040 80b3 	bne.w	404d4a <_vfiprintf_r+0xb06>
  404be4:	2300      	movs	r3, #0
  404be6:	930e      	str	r3, [sp, #56]	; 0x38
  404be8:	46da      	mov	sl, fp
  404bea:	f7ff bb5c 	b.w	4042a6 <_vfiprintf_r+0x62>
  404bee:	aa0d      	add	r2, sp, #52	; 0x34
  404bf0:	9900      	ldr	r1, [sp, #0]
  404bf2:	9307      	str	r3, [sp, #28]
  404bf4:	4648      	mov	r0, r9
  404bf6:	f7ff fae9 	bl	4041cc <__sprint_r.part.0>
  404bfa:	2800      	cmp	r0, #0
  404bfc:	d1c0      	bne.n	404b80 <_vfiprintf_r+0x93c>
  404bfe:	980e      	ldr	r0, [sp, #56]	; 0x38
  404c00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404c02:	9b07      	ldr	r3, [sp, #28]
  404c04:	f100 0c01 	add.w	ip, r0, #1
  404c08:	46de      	mov	lr, fp
  404c0a:	e4cb      	b.n	4045a4 <_vfiprintf_r+0x360>
  404c0c:	00409264 	.word	0x00409264
  404c10:	00409278 	.word	0x00409278
  404c14:	004092a8 	.word	0x004092a8
  404c18:	2a00      	cmp	r2, #0
  404c1a:	f040 8133 	bne.w	404e84 <_vfiprintf_r+0xc40>
  404c1e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  404c22:	2b00      	cmp	r3, #0
  404c24:	f000 80f5 	beq.w	404e12 <_vfiprintf_r+0xbce>
  404c28:	2301      	movs	r3, #1
  404c2a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  404c2e:	461a      	mov	r2, r3
  404c30:	931b      	str	r3, [sp, #108]	; 0x6c
  404c32:	469e      	mov	lr, r3
  404c34:	911a      	str	r1, [sp, #104]	; 0x68
  404c36:	46da      	mov	sl, fp
  404c38:	4670      	mov	r0, lr
  404c3a:	f10a 0a08 	add.w	sl, sl, #8
  404c3e:	f10e 0e01 	add.w	lr, lr, #1
  404c42:	e47d      	b.n	404540 <_vfiprintf_r+0x2fc>
  404c44:	a90c      	add	r1, sp, #48	; 0x30
  404c46:	2202      	movs	r2, #2
  404c48:	469e      	mov	lr, r3
  404c4a:	911a      	str	r1, [sp, #104]	; 0x68
  404c4c:	921b      	str	r2, [sp, #108]	; 0x6c
  404c4e:	46da      	mov	sl, fp
  404c50:	4670      	mov	r0, lr
  404c52:	f10a 0a08 	add.w	sl, sl, #8
  404c56:	f10e 0e01 	add.w	lr, lr, #1
  404c5a:	e738      	b.n	404ace <_vfiprintf_r+0x88a>
  404c5c:	9b01      	ldr	r3, [sp, #4]
  404c5e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  404c62:	2b00      	cmp	r3, #0
  404c64:	f2c0 812a 	blt.w	404ebc <_vfiprintf_r+0xc78>
  404c68:	ea54 0305 	orrs.w	r3, r4, r5
  404c6c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404c70:	f43f abff 	beq.w	404472 <_vfiprintf_r+0x22e>
  404c74:	465f      	mov	r7, fp
  404c76:	0923      	lsrs	r3, r4, #4
  404c78:	f004 010f 	and.w	r1, r4, #15
  404c7c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404c80:	092a      	lsrs	r2, r5, #4
  404c82:	461c      	mov	r4, r3
  404c84:	4615      	mov	r5, r2
  404c86:	5c43      	ldrb	r3, [r0, r1]
  404c88:	f807 3d01 	strb.w	r3, [r7, #-1]!
  404c8c:	ea54 0305 	orrs.w	r3, r4, r5
  404c90:	d1f1      	bne.n	404c76 <_vfiprintf_r+0xa32>
  404c92:	ebc7 030b 	rsb	r3, r7, fp
  404c96:	9303      	str	r3, [sp, #12]
  404c98:	f7ff bbf4 	b.w	404484 <_vfiprintf_r+0x240>
  404c9c:	aa0d      	add	r2, sp, #52	; 0x34
  404c9e:	9900      	ldr	r1, [sp, #0]
  404ca0:	9805      	ldr	r0, [sp, #20]
  404ca2:	f7ff fa93 	bl	4041cc <__sprint_r.part.0>
  404ca6:	2800      	cmp	r0, #0
  404ca8:	f47f af6a 	bne.w	404b80 <_vfiprintf_r+0x93c>
  404cac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404cae:	46da      	mov	sl, fp
  404cb0:	e787      	b.n	404bc2 <_vfiprintf_r+0x97e>
  404cb2:	f04f 0900 	mov.w	r9, #0
  404cb6:	2400      	movs	r4, #0
  404cb8:	2500      	movs	r5, #0
  404cba:	e7db      	b.n	404c74 <_vfiprintf_r+0xa30>
  404cbc:	f016 0210 	ands.w	r2, r6, #16
  404cc0:	f000 80b2 	beq.w	404e28 <_vfiprintf_r+0xbe4>
  404cc4:	9904      	ldr	r1, [sp, #16]
  404cc6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404cca:	460a      	mov	r2, r1
  404ccc:	680c      	ldr	r4, [r1, #0]
  404cce:	9901      	ldr	r1, [sp, #4]
  404cd0:	2900      	cmp	r1, #0
  404cd2:	f102 0204 	add.w	r2, r2, #4
  404cd6:	f04f 0500 	mov.w	r5, #0
  404cda:	f2c0 8159 	blt.w	404f90 <_vfiprintf_r+0xd4c>
  404cde:	ea54 0105 	orrs.w	r1, r4, r5
  404ce2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404ce6:	9204      	str	r2, [sp, #16]
  404ce8:	f43f ad51 	beq.w	40478e <_vfiprintf_r+0x54a>
  404cec:	4699      	mov	r9, r3
  404cee:	e556      	b.n	40479e <_vfiprintf_r+0x55a>
  404cf0:	06f7      	lsls	r7, r6, #27
  404cf2:	d40a      	bmi.n	404d0a <_vfiprintf_r+0xac6>
  404cf4:	0675      	lsls	r5, r6, #25
  404cf6:	d508      	bpl.n	404d0a <_vfiprintf_r+0xac6>
  404cf8:	9904      	ldr	r1, [sp, #16]
  404cfa:	f9b1 4000 	ldrsh.w	r4, [r1]
  404cfe:	3104      	adds	r1, #4
  404d00:	17e5      	asrs	r5, r4, #31
  404d02:	4622      	mov	r2, r4
  404d04:	462b      	mov	r3, r5
  404d06:	9104      	str	r1, [sp, #16]
  404d08:	e4ea      	b.n	4046e0 <_vfiprintf_r+0x49c>
  404d0a:	9a04      	ldr	r2, [sp, #16]
  404d0c:	6814      	ldr	r4, [r2, #0]
  404d0e:	4613      	mov	r3, r2
  404d10:	3304      	adds	r3, #4
  404d12:	17e5      	asrs	r5, r4, #31
  404d14:	9304      	str	r3, [sp, #16]
  404d16:	4622      	mov	r2, r4
  404d18:	462b      	mov	r3, r5
  404d1a:	e4e1      	b.n	4046e0 <_vfiprintf_r+0x49c>
  404d1c:	6814      	ldr	r4, [r2, #0]
  404d1e:	3204      	adds	r2, #4
  404d20:	9204      	str	r2, [sp, #16]
  404d22:	2500      	movs	r5, #0
  404d24:	e61f      	b.n	404966 <_vfiprintf_r+0x722>
  404d26:	f04f 0900 	mov.w	r9, #0
  404d2a:	ea54 0305 	orrs.w	r3, r4, r5
  404d2e:	f47f ace8 	bne.w	404702 <_vfiprintf_r+0x4be>
  404d32:	e5d8      	b.n	4048e6 <_vfiprintf_r+0x6a2>
  404d34:	aa0d      	add	r2, sp, #52	; 0x34
  404d36:	9900      	ldr	r1, [sp, #0]
  404d38:	9805      	ldr	r0, [sp, #20]
  404d3a:	f7ff fa47 	bl	4041cc <__sprint_r.part.0>
  404d3e:	2800      	cmp	r0, #0
  404d40:	f47f af1e 	bne.w	404b80 <_vfiprintf_r+0x93c>
  404d44:	46da      	mov	sl, fp
  404d46:	f7ff bb48 	b.w	4043da <_vfiprintf_r+0x196>
  404d4a:	aa0d      	add	r2, sp, #52	; 0x34
  404d4c:	9900      	ldr	r1, [sp, #0]
  404d4e:	9805      	ldr	r0, [sp, #20]
  404d50:	f7ff fa3c 	bl	4041cc <__sprint_r.part.0>
  404d54:	2800      	cmp	r0, #0
  404d56:	f43f af45 	beq.w	404be4 <_vfiprintf_r+0x9a0>
  404d5a:	e711      	b.n	404b80 <_vfiprintf_r+0x93c>
  404d5c:	aa0d      	add	r2, sp, #52	; 0x34
  404d5e:	9900      	ldr	r1, [sp, #0]
  404d60:	9805      	ldr	r0, [sp, #20]
  404d62:	f7ff fa33 	bl	4041cc <__sprint_r.part.0>
  404d66:	2800      	cmp	r0, #0
  404d68:	f47f af0a 	bne.w	404b80 <_vfiprintf_r+0x93c>
  404d6c:	980e      	ldr	r0, [sp, #56]	; 0x38
  404d6e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404d70:	f100 0e01 	add.w	lr, r0, #1
  404d74:	46da      	mov	sl, fp
  404d76:	f7ff bbe3 	b.w	404540 <_vfiprintf_r+0x2fc>
  404d7a:	aa0d      	add	r2, sp, #52	; 0x34
  404d7c:	9900      	ldr	r1, [sp, #0]
  404d7e:	9805      	ldr	r0, [sp, #20]
  404d80:	f7ff fa24 	bl	4041cc <__sprint_r.part.0>
  404d84:	2800      	cmp	r0, #0
  404d86:	f47f aefb 	bne.w	404b80 <_vfiprintf_r+0x93c>
  404d8a:	980e      	ldr	r0, [sp, #56]	; 0x38
  404d8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404d8e:	f100 0e01 	add.w	lr, r0, #1
  404d92:	46da      	mov	sl, fp
  404d94:	e69b      	b.n	404ace <_vfiprintf_r+0x88a>
  404d96:	2a00      	cmp	r2, #0
  404d98:	f040 80d8 	bne.w	404f4c <_vfiprintf_r+0xd08>
  404d9c:	f04f 0e01 	mov.w	lr, #1
  404da0:	4610      	mov	r0, r2
  404da2:	46da      	mov	sl, fp
  404da4:	e697      	b.n	404ad6 <_vfiprintf_r+0x892>
  404da6:	aa0d      	add	r2, sp, #52	; 0x34
  404da8:	9900      	ldr	r1, [sp, #0]
  404daa:	9805      	ldr	r0, [sp, #20]
  404dac:	f7ff fa0e 	bl	4041cc <__sprint_r.part.0>
  404db0:	2800      	cmp	r0, #0
  404db2:	f47f aee5 	bne.w	404b80 <_vfiprintf_r+0x93c>
  404db6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404db8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404dba:	f103 0e01 	add.w	lr, r3, #1
  404dbe:	46da      	mov	sl, fp
  404dc0:	e422      	b.n	404608 <_vfiprintf_r+0x3c4>
  404dc2:	2230      	movs	r2, #48	; 0x30
  404dc4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  404dc8:	9a01      	ldr	r2, [sp, #4]
  404dca:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  404dce:	2a00      	cmp	r2, #0
  404dd0:	f04f 0300 	mov.w	r3, #0
  404dd4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404dd8:	f046 0302 	orr.w	r3, r6, #2
  404ddc:	f2c0 80cb 	blt.w	404f76 <_vfiprintf_r+0xd32>
  404de0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404de4:	f046 0602 	orr.w	r6, r6, #2
  404de8:	f04f 0900 	mov.w	r9, #0
  404dec:	e742      	b.n	404c74 <_vfiprintf_r+0xa30>
  404dee:	f04f 0900 	mov.w	r9, #0
  404df2:	4890      	ldr	r0, [pc, #576]	; (405034 <_vfiprintf_r+0xdf0>)
  404df4:	e73e      	b.n	404c74 <_vfiprintf_r+0xa30>
  404df6:	9b01      	ldr	r3, [sp, #4]
  404df8:	4264      	negs	r4, r4
  404dfa:	f04f 092d 	mov.w	r9, #45	; 0x2d
  404dfe:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404e02:	2b00      	cmp	r3, #0
  404e04:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  404e08:	f6ff ac7b 	blt.w	404702 <_vfiprintf_r+0x4be>
  404e0c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404e10:	e477      	b.n	404702 <_vfiprintf_r+0x4be>
  404e12:	9b07      	ldr	r3, [sp, #28]
  404e14:	2b00      	cmp	r3, #0
  404e16:	d072      	beq.n	404efe <_vfiprintf_r+0xcba>
  404e18:	ab0c      	add	r3, sp, #48	; 0x30
  404e1a:	2202      	movs	r2, #2
  404e1c:	931a      	str	r3, [sp, #104]	; 0x68
  404e1e:	921b      	str	r2, [sp, #108]	; 0x6c
  404e20:	f04f 0e01 	mov.w	lr, #1
  404e24:	46da      	mov	sl, fp
  404e26:	e713      	b.n	404c50 <_vfiprintf_r+0xa0c>
  404e28:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  404e2c:	d048      	beq.n	404ec0 <_vfiprintf_r+0xc7c>
  404e2e:	9904      	ldr	r1, [sp, #16]
  404e30:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  404e34:	460b      	mov	r3, r1
  404e36:	880c      	ldrh	r4, [r1, #0]
  404e38:	9901      	ldr	r1, [sp, #4]
  404e3a:	2900      	cmp	r1, #0
  404e3c:	f103 0304 	add.w	r3, r3, #4
  404e40:	f04f 0500 	mov.w	r5, #0
  404e44:	f6ff ae10 	blt.w	404a68 <_vfiprintf_r+0x824>
  404e48:	ea54 0105 	orrs.w	r1, r4, r5
  404e4c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404e50:	9304      	str	r3, [sp, #16]
  404e52:	f43f ac9c 	beq.w	40478e <_vfiprintf_r+0x54a>
  404e56:	4691      	mov	r9, r2
  404e58:	e4a1      	b.n	40479e <_vfiprintf_r+0x55a>
  404e5a:	06f0      	lsls	r0, r6, #27
  404e5c:	d40a      	bmi.n	404e74 <_vfiprintf_r+0xc30>
  404e5e:	0671      	lsls	r1, r6, #25
  404e60:	d508      	bpl.n	404e74 <_vfiprintf_r+0xc30>
  404e62:	9a04      	ldr	r2, [sp, #16]
  404e64:	6813      	ldr	r3, [r2, #0]
  404e66:	3204      	adds	r2, #4
  404e68:	9204      	str	r2, [sp, #16]
  404e6a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  404e6e:	801a      	strh	r2, [r3, #0]
  404e70:	f7ff ba19 	b.w	4042a6 <_vfiprintf_r+0x62>
  404e74:	9a04      	ldr	r2, [sp, #16]
  404e76:	6813      	ldr	r3, [r2, #0]
  404e78:	3204      	adds	r2, #4
  404e7a:	9204      	str	r2, [sp, #16]
  404e7c:	9a02      	ldr	r2, [sp, #8]
  404e7e:	601a      	str	r2, [r3, #0]
  404e80:	f7ff ba11 	b.w	4042a6 <_vfiprintf_r+0x62>
  404e84:	aa0d      	add	r2, sp, #52	; 0x34
  404e86:	9900      	ldr	r1, [sp, #0]
  404e88:	9805      	ldr	r0, [sp, #20]
  404e8a:	f7ff f99f 	bl	4041cc <__sprint_r.part.0>
  404e8e:	2800      	cmp	r0, #0
  404e90:	f47f ae76 	bne.w	404b80 <_vfiprintf_r+0x93c>
  404e94:	980e      	ldr	r0, [sp, #56]	; 0x38
  404e96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e98:	f100 0e01 	add.w	lr, r0, #1
  404e9c:	46da      	mov	sl, fp
  404e9e:	e5fa      	b.n	404a96 <_vfiprintf_r+0x852>
  404ea0:	f04f 30ff 	mov.w	r0, #4294967295
  404ea4:	f7ff bab6 	b.w	404414 <_vfiprintf_r+0x1d0>
  404ea8:	4862      	ldr	r0, [pc, #392]	; (405034 <_vfiprintf_r+0xdf0>)
  404eaa:	4616      	mov	r6, r2
  404eac:	ea54 0205 	orrs.w	r2, r4, r5
  404eb0:	9304      	str	r3, [sp, #16]
  404eb2:	f04f 0900 	mov.w	r9, #0
  404eb6:	f47f aedd 	bne.w	404c74 <_vfiprintf_r+0xa30>
  404eba:	e6fc      	b.n	404cb6 <_vfiprintf_r+0xa72>
  404ebc:	9b04      	ldr	r3, [sp, #16]
  404ebe:	e7f5      	b.n	404eac <_vfiprintf_r+0xc68>
  404ec0:	9a04      	ldr	r2, [sp, #16]
  404ec2:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  404ec6:	4613      	mov	r3, r2
  404ec8:	6814      	ldr	r4, [r2, #0]
  404eca:	9a01      	ldr	r2, [sp, #4]
  404ecc:	2a00      	cmp	r2, #0
  404ece:	f103 0304 	add.w	r3, r3, #4
  404ed2:	f04f 0500 	mov.w	r5, #0
  404ed6:	f6ff adc7 	blt.w	404a68 <_vfiprintf_r+0x824>
  404eda:	ea54 0205 	orrs.w	r2, r4, r5
  404ede:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404ee2:	9304      	str	r3, [sp, #16]
  404ee4:	f47f ac5b 	bne.w	40479e <_vfiprintf_r+0x55a>
  404ee8:	e451      	b.n	40478e <_vfiprintf_r+0x54a>
  404eea:	aa0d      	add	r2, sp, #52	; 0x34
  404eec:	9900      	ldr	r1, [sp, #0]
  404eee:	9805      	ldr	r0, [sp, #20]
  404ef0:	f7ff f96c 	bl	4041cc <__sprint_r.part.0>
  404ef4:	2800      	cmp	r0, #0
  404ef6:	f47f ae43 	bne.w	404b80 <_vfiprintf_r+0x93c>
  404efa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404efc:	e668      	b.n	404bd0 <_vfiprintf_r+0x98c>
  404efe:	4610      	mov	r0, r2
  404f00:	f04f 0e01 	mov.w	lr, #1
  404f04:	46da      	mov	sl, fp
  404f06:	e5e6      	b.n	404ad6 <_vfiprintf_r+0x892>
  404f08:	9904      	ldr	r1, [sp, #16]
  404f0a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404f0e:	460a      	mov	r2, r1
  404f10:	880c      	ldrh	r4, [r1, #0]
  404f12:	9901      	ldr	r1, [sp, #4]
  404f14:	2900      	cmp	r1, #0
  404f16:	f102 0204 	add.w	r2, r2, #4
  404f1a:	f04f 0500 	mov.w	r5, #0
  404f1e:	db4e      	blt.n	404fbe <_vfiprintf_r+0xd7a>
  404f20:	ea54 0105 	orrs.w	r1, r4, r5
  404f24:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404f28:	9204      	str	r2, [sp, #16]
  404f2a:	4699      	mov	r9, r3
  404f2c:	f47f abe9 	bne.w	404702 <_vfiprintf_r+0x4be>
  404f30:	e4d4      	b.n	4048dc <_vfiprintf_r+0x698>
  404f32:	9304      	str	r3, [sp, #16]
  404f34:	e6f9      	b.n	404d2a <_vfiprintf_r+0xae6>
  404f36:	4638      	mov	r0, r7
  404f38:	9404      	str	r4, [sp, #16]
  404f3a:	f002 fee1 	bl	407d00 <strlen>
  404f3e:	2300      	movs	r3, #0
  404f40:	9003      	str	r0, [sp, #12]
  404f42:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  404f46:	9301      	str	r3, [sp, #4]
  404f48:	f7ff ba9c 	b.w	404484 <_vfiprintf_r+0x240>
  404f4c:	aa0d      	add	r2, sp, #52	; 0x34
  404f4e:	9900      	ldr	r1, [sp, #0]
  404f50:	9805      	ldr	r0, [sp, #20]
  404f52:	f7ff f93b 	bl	4041cc <__sprint_r.part.0>
  404f56:	2800      	cmp	r0, #0
  404f58:	f47f ae12 	bne.w	404b80 <_vfiprintf_r+0x93c>
  404f5c:	980e      	ldr	r0, [sp, #56]	; 0x38
  404f5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404f60:	f100 0e01 	add.w	lr, r0, #1
  404f64:	46da      	mov	sl, fp
  404f66:	e5b6      	b.n	404ad6 <_vfiprintf_r+0x892>
  404f68:	980e      	ldr	r0, [sp, #56]	; 0x38
  404f6a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404f6c:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40503c <_vfiprintf_r+0xdf8>
  404f70:	3001      	adds	r0, #1
  404f72:	f7ff bad2 	b.w	40451a <_vfiprintf_r+0x2d6>
  404f76:	461e      	mov	r6, r3
  404f78:	f04f 0900 	mov.w	r9, #0
  404f7c:	e67a      	b.n	404c74 <_vfiprintf_r+0xa30>
  404f7e:	2b06      	cmp	r3, #6
  404f80:	bf28      	it	cs
  404f82:	2306      	movcs	r3, #6
  404f84:	9303      	str	r3, [sp, #12]
  404f86:	9404      	str	r4, [sp, #16]
  404f88:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  404f8c:	4f2a      	ldr	r7, [pc, #168]	; (405038 <_vfiprintf_r+0xdf4>)
  404f8e:	e50c      	b.n	4049aa <_vfiprintf_r+0x766>
  404f90:	9204      	str	r2, [sp, #16]
  404f92:	e56a      	b.n	404a6a <_vfiprintf_r+0x826>
  404f94:	980e      	ldr	r0, [sp, #56]	; 0x38
  404f96:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40503c <_vfiprintf_r+0xdf8>
  404f9a:	3001      	adds	r0, #1
  404f9c:	f7ff bb73 	b.w	404686 <_vfiprintf_r+0x442>
  404fa0:	46f4      	mov	ip, lr
  404fa2:	f7ff bb1a 	b.w	4045da <_vfiprintf_r+0x396>
  404fa6:	9b01      	ldr	r3, [sp, #4]
  404fa8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  404fac:	9303      	str	r3, [sp, #12]
  404fae:	9404      	str	r4, [sp, #16]
  404fb0:	9001      	str	r0, [sp, #4]
  404fb2:	f7ff ba67 	b.w	404484 <_vfiprintf_r+0x240>
  404fb6:	2200      	movs	r2, #0
  404fb8:	9201      	str	r2, [sp, #4]
  404fba:	f7ff b9ac 	b.w	404316 <_vfiprintf_r+0xd2>
  404fbe:	9204      	str	r2, [sp, #16]
  404fc0:	4699      	mov	r9, r3
  404fc2:	e6b2      	b.n	404d2a <_vfiprintf_r+0xae6>
  404fc4:	9a04      	ldr	r2, [sp, #16]
  404fc6:	6813      	ldr	r3, [r2, #0]
  404fc8:	9301      	str	r3, [sp, #4]
  404fca:	3204      	adds	r2, #4
  404fcc:	2b00      	cmp	r3, #0
  404fce:	9204      	str	r2, [sp, #16]
  404fd0:	f898 3001 	ldrb.w	r3, [r8, #1]
  404fd4:	46a8      	mov	r8, r5
  404fd6:	f6bf a99c 	bge.w	404312 <_vfiprintf_r+0xce>
  404fda:	f04f 32ff 	mov.w	r2, #4294967295
  404fde:	9201      	str	r2, [sp, #4]
  404fe0:	f7ff b997 	b.w	404312 <_vfiprintf_r+0xce>
  404fe4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404fe8:	e48e      	b.n	404908 <_vfiprintf_r+0x6c4>
  404fea:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404fee:	e4f0      	b.n	4049d2 <_vfiprintf_r+0x78e>
  404ff0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404ff4:	e4ab      	b.n	40494e <_vfiprintf_r+0x70a>
  404ff6:	4699      	mov	r9, r3
  404ff8:	07f3      	lsls	r3, r6, #31
  404ffa:	d505      	bpl.n	405008 <_vfiprintf_r+0xdc4>
  404ffc:	af2a      	add	r7, sp, #168	; 0xa8
  404ffe:	2330      	movs	r3, #48	; 0x30
  405000:	f807 3d41 	strb.w	r3, [r7, #-65]!
  405004:	f7ff bb97 	b.w	404736 <_vfiprintf_r+0x4f2>
  405008:	9b01      	ldr	r3, [sp, #4]
  40500a:	9303      	str	r3, [sp, #12]
  40500c:	465f      	mov	r7, fp
  40500e:	f7ff ba39 	b.w	404484 <_vfiprintf_r+0x240>
  405012:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405016:	e443      	b.n	4048a0 <_vfiprintf_r+0x65c>
  405018:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40501c:	f7ff bb9a 	b.w	404754 <_vfiprintf_r+0x510>
  405020:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405024:	f7ff bb4d 	b.w	4046c2 <_vfiprintf_r+0x47e>
  405028:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40502c:	e50f      	b.n	404a4e <_vfiprintf_r+0x80a>
  40502e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405032:	e4f3      	b.n	404a1c <_vfiprintf_r+0x7d8>
  405034:	00409278 	.word	0x00409278
  405038:	0040928c 	.word	0x0040928c
  40503c:	004092b8 	.word	0x004092b8

00405040 <__sbprintf>:
  405040:	b5f0      	push	{r4, r5, r6, r7, lr}
  405042:	460c      	mov	r4, r1
  405044:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  405048:	8989      	ldrh	r1, [r1, #12]
  40504a:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40504c:	89e5      	ldrh	r5, [r4, #14]
  40504e:	9619      	str	r6, [sp, #100]	; 0x64
  405050:	f021 0102 	bic.w	r1, r1, #2
  405054:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405056:	f8ad 500e 	strh.w	r5, [sp, #14]
  40505a:	2500      	movs	r5, #0
  40505c:	69e7      	ldr	r7, [r4, #28]
  40505e:	f8ad 100c 	strh.w	r1, [sp, #12]
  405062:	9609      	str	r6, [sp, #36]	; 0x24
  405064:	9506      	str	r5, [sp, #24]
  405066:	ae1a      	add	r6, sp, #104	; 0x68
  405068:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40506c:	4669      	mov	r1, sp
  40506e:	9600      	str	r6, [sp, #0]
  405070:	9604      	str	r6, [sp, #16]
  405072:	9502      	str	r5, [sp, #8]
  405074:	9505      	str	r5, [sp, #20]
  405076:	9707      	str	r7, [sp, #28]
  405078:	4606      	mov	r6, r0
  40507a:	f7ff f8e3 	bl	404244 <_vfiprintf_r>
  40507e:	1e05      	subs	r5, r0, #0
  405080:	db07      	blt.n	405092 <__sbprintf+0x52>
  405082:	4630      	mov	r0, r6
  405084:	4669      	mov	r1, sp
  405086:	f001 f8eb 	bl	406260 <_fflush_r>
  40508a:	2800      	cmp	r0, #0
  40508c:	bf18      	it	ne
  40508e:	f04f 35ff 	movne.w	r5, #4294967295
  405092:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405096:	065b      	lsls	r3, r3, #25
  405098:	d503      	bpl.n	4050a2 <__sbprintf+0x62>
  40509a:	89a3      	ldrh	r3, [r4, #12]
  40509c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4050a0:	81a3      	strh	r3, [r4, #12]
  4050a2:	4628      	mov	r0, r5
  4050a4:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4050a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4050aa:	bf00      	nop

004050ac <__swsetup_r>:
  4050ac:	b538      	push	{r3, r4, r5, lr}
  4050ae:	4b30      	ldr	r3, [pc, #192]	; (405170 <__swsetup_r+0xc4>)
  4050b0:	681b      	ldr	r3, [r3, #0]
  4050b2:	4605      	mov	r5, r0
  4050b4:	460c      	mov	r4, r1
  4050b6:	b113      	cbz	r3, 4050be <__swsetup_r+0x12>
  4050b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4050ba:	2a00      	cmp	r2, #0
  4050bc:	d038      	beq.n	405130 <__swsetup_r+0x84>
  4050be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4050c2:	b293      	uxth	r3, r2
  4050c4:	0718      	lsls	r0, r3, #28
  4050c6:	d50c      	bpl.n	4050e2 <__swsetup_r+0x36>
  4050c8:	6920      	ldr	r0, [r4, #16]
  4050ca:	b1a8      	cbz	r0, 4050f8 <__swsetup_r+0x4c>
  4050cc:	f013 0201 	ands.w	r2, r3, #1
  4050d0:	d01e      	beq.n	405110 <__swsetup_r+0x64>
  4050d2:	6963      	ldr	r3, [r4, #20]
  4050d4:	2200      	movs	r2, #0
  4050d6:	425b      	negs	r3, r3
  4050d8:	61a3      	str	r3, [r4, #24]
  4050da:	60a2      	str	r2, [r4, #8]
  4050dc:	b1f0      	cbz	r0, 40511c <__swsetup_r+0x70>
  4050de:	2000      	movs	r0, #0
  4050e0:	bd38      	pop	{r3, r4, r5, pc}
  4050e2:	06d9      	lsls	r1, r3, #27
  4050e4:	d53c      	bpl.n	405160 <__swsetup_r+0xb4>
  4050e6:	0758      	lsls	r0, r3, #29
  4050e8:	d426      	bmi.n	405138 <__swsetup_r+0x8c>
  4050ea:	6920      	ldr	r0, [r4, #16]
  4050ec:	f042 0308 	orr.w	r3, r2, #8
  4050f0:	81a3      	strh	r3, [r4, #12]
  4050f2:	b29b      	uxth	r3, r3
  4050f4:	2800      	cmp	r0, #0
  4050f6:	d1e9      	bne.n	4050cc <__swsetup_r+0x20>
  4050f8:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4050fc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405100:	d0e4      	beq.n	4050cc <__swsetup_r+0x20>
  405102:	4628      	mov	r0, r5
  405104:	4621      	mov	r1, r4
  405106:	f001 fcdb 	bl	406ac0 <__smakebuf_r>
  40510a:	89a3      	ldrh	r3, [r4, #12]
  40510c:	6920      	ldr	r0, [r4, #16]
  40510e:	e7dd      	b.n	4050cc <__swsetup_r+0x20>
  405110:	0799      	lsls	r1, r3, #30
  405112:	bf58      	it	pl
  405114:	6962      	ldrpl	r2, [r4, #20]
  405116:	60a2      	str	r2, [r4, #8]
  405118:	2800      	cmp	r0, #0
  40511a:	d1e0      	bne.n	4050de <__swsetup_r+0x32>
  40511c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405120:	061a      	lsls	r2, r3, #24
  405122:	d5dd      	bpl.n	4050e0 <__swsetup_r+0x34>
  405124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405128:	81a3      	strh	r3, [r4, #12]
  40512a:	f04f 30ff 	mov.w	r0, #4294967295
  40512e:	bd38      	pop	{r3, r4, r5, pc}
  405130:	4618      	mov	r0, r3
  405132:	f001 f929 	bl	406388 <__sinit>
  405136:	e7c2      	b.n	4050be <__swsetup_r+0x12>
  405138:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40513a:	b151      	cbz	r1, 405152 <__swsetup_r+0xa6>
  40513c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405140:	4299      	cmp	r1, r3
  405142:	d004      	beq.n	40514e <__swsetup_r+0xa2>
  405144:	4628      	mov	r0, r5
  405146:	f001 f9e9 	bl	40651c <_free_r>
  40514a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40514e:	2300      	movs	r3, #0
  405150:	6323      	str	r3, [r4, #48]	; 0x30
  405152:	2300      	movs	r3, #0
  405154:	6920      	ldr	r0, [r4, #16]
  405156:	6063      	str	r3, [r4, #4]
  405158:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40515c:	6020      	str	r0, [r4, #0]
  40515e:	e7c5      	b.n	4050ec <__swsetup_r+0x40>
  405160:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405164:	2309      	movs	r3, #9
  405166:	602b      	str	r3, [r5, #0]
  405168:	f04f 30ff 	mov.w	r0, #4294967295
  40516c:	81a2      	strh	r2, [r4, #12]
  40516e:	bd38      	pop	{r3, r4, r5, pc}
  405170:	20400440 	.word	0x20400440

00405174 <register_fini>:
  405174:	4b02      	ldr	r3, [pc, #8]	; (405180 <register_fini+0xc>)
  405176:	b113      	cbz	r3, 40517e <register_fini+0xa>
  405178:	4802      	ldr	r0, [pc, #8]	; (405184 <register_fini+0x10>)
  40517a:	f000 b805 	b.w	405188 <atexit>
  40517e:	4770      	bx	lr
  405180:	00000000 	.word	0x00000000
  405184:	0040639d 	.word	0x0040639d

00405188 <atexit>:
  405188:	2300      	movs	r3, #0
  40518a:	4601      	mov	r1, r0
  40518c:	461a      	mov	r2, r3
  40518e:	4618      	mov	r0, r3
  405190:	f002 bf48 	b.w	408024 <__register_exitproc>

00405194 <quorem>:
  405194:	6902      	ldr	r2, [r0, #16]
  405196:	690b      	ldr	r3, [r1, #16]
  405198:	4293      	cmp	r3, r2
  40519a:	f300 808d 	bgt.w	4052b8 <quorem+0x124>
  40519e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4051a2:	f103 38ff 	add.w	r8, r3, #4294967295
  4051a6:	f101 0714 	add.w	r7, r1, #20
  4051aa:	f100 0b14 	add.w	fp, r0, #20
  4051ae:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4051b2:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4051b6:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4051ba:	b083      	sub	sp, #12
  4051bc:	3201      	adds	r2, #1
  4051be:	fbb3 f9f2 	udiv	r9, r3, r2
  4051c2:	eb0b 0304 	add.w	r3, fp, r4
  4051c6:	9400      	str	r4, [sp, #0]
  4051c8:	eb07 0a04 	add.w	sl, r7, r4
  4051cc:	9301      	str	r3, [sp, #4]
  4051ce:	f1b9 0f00 	cmp.w	r9, #0
  4051d2:	d039      	beq.n	405248 <quorem+0xb4>
  4051d4:	2500      	movs	r5, #0
  4051d6:	46bc      	mov	ip, r7
  4051d8:	46de      	mov	lr, fp
  4051da:	462b      	mov	r3, r5
  4051dc:	f85c 6b04 	ldr.w	r6, [ip], #4
  4051e0:	f8de 2000 	ldr.w	r2, [lr]
  4051e4:	b2b4      	uxth	r4, r6
  4051e6:	fb09 5504 	mla	r5, r9, r4, r5
  4051ea:	0c36      	lsrs	r6, r6, #16
  4051ec:	0c2c      	lsrs	r4, r5, #16
  4051ee:	fb09 4406 	mla	r4, r9, r6, r4
  4051f2:	b2ad      	uxth	r5, r5
  4051f4:	1b5b      	subs	r3, r3, r5
  4051f6:	b2a6      	uxth	r6, r4
  4051f8:	fa13 f382 	uxtah	r3, r3, r2
  4051fc:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  405200:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405204:	b29b      	uxth	r3, r3
  405206:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40520a:	45e2      	cmp	sl, ip
  40520c:	f84e 3b04 	str.w	r3, [lr], #4
  405210:	ea4f 4514 	mov.w	r5, r4, lsr #16
  405214:	ea4f 4326 	mov.w	r3, r6, asr #16
  405218:	d2e0      	bcs.n	4051dc <quorem+0x48>
  40521a:	9b00      	ldr	r3, [sp, #0]
  40521c:	f85b 3003 	ldr.w	r3, [fp, r3]
  405220:	b993      	cbnz	r3, 405248 <quorem+0xb4>
  405222:	9c01      	ldr	r4, [sp, #4]
  405224:	1f23      	subs	r3, r4, #4
  405226:	459b      	cmp	fp, r3
  405228:	d20c      	bcs.n	405244 <quorem+0xb0>
  40522a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40522e:	b94b      	cbnz	r3, 405244 <quorem+0xb0>
  405230:	f1a4 0308 	sub.w	r3, r4, #8
  405234:	e002      	b.n	40523c <quorem+0xa8>
  405236:	681a      	ldr	r2, [r3, #0]
  405238:	3b04      	subs	r3, #4
  40523a:	b91a      	cbnz	r2, 405244 <quorem+0xb0>
  40523c:	459b      	cmp	fp, r3
  40523e:	f108 38ff 	add.w	r8, r8, #4294967295
  405242:	d3f8      	bcc.n	405236 <quorem+0xa2>
  405244:	f8c0 8010 	str.w	r8, [r0, #16]
  405248:	4604      	mov	r4, r0
  40524a:	f002 fa01 	bl	407650 <__mcmp>
  40524e:	2800      	cmp	r0, #0
  405250:	db2e      	blt.n	4052b0 <quorem+0x11c>
  405252:	f109 0901 	add.w	r9, r9, #1
  405256:	465d      	mov	r5, fp
  405258:	2300      	movs	r3, #0
  40525a:	f857 1b04 	ldr.w	r1, [r7], #4
  40525e:	6828      	ldr	r0, [r5, #0]
  405260:	b28a      	uxth	r2, r1
  405262:	1a9a      	subs	r2, r3, r2
  405264:	0c09      	lsrs	r1, r1, #16
  405266:	fa12 f280 	uxtah	r2, r2, r0
  40526a:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  40526e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405272:	b291      	uxth	r1, r2
  405274:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  405278:	45ba      	cmp	sl, r7
  40527a:	f845 1b04 	str.w	r1, [r5], #4
  40527e:	ea4f 4323 	mov.w	r3, r3, asr #16
  405282:	d2ea      	bcs.n	40525a <quorem+0xc6>
  405284:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405288:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40528c:	b982      	cbnz	r2, 4052b0 <quorem+0x11c>
  40528e:	1f1a      	subs	r2, r3, #4
  405290:	4593      	cmp	fp, r2
  405292:	d20b      	bcs.n	4052ac <quorem+0x118>
  405294:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405298:	b942      	cbnz	r2, 4052ac <quorem+0x118>
  40529a:	3b08      	subs	r3, #8
  40529c:	e002      	b.n	4052a4 <quorem+0x110>
  40529e:	681a      	ldr	r2, [r3, #0]
  4052a0:	3b04      	subs	r3, #4
  4052a2:	b91a      	cbnz	r2, 4052ac <quorem+0x118>
  4052a4:	459b      	cmp	fp, r3
  4052a6:	f108 38ff 	add.w	r8, r8, #4294967295
  4052aa:	d3f8      	bcc.n	40529e <quorem+0x10a>
  4052ac:	f8c4 8010 	str.w	r8, [r4, #16]
  4052b0:	4648      	mov	r0, r9
  4052b2:	b003      	add	sp, #12
  4052b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052b8:	2000      	movs	r0, #0
  4052ba:	4770      	bx	lr
  4052bc:	0000      	movs	r0, r0
	...

004052c0 <_dtoa_r>:
  4052c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4052c4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4052c6:	b097      	sub	sp, #92	; 0x5c
  4052c8:	4681      	mov	r9, r0
  4052ca:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  4052cc:	4692      	mov	sl, r2
  4052ce:	469b      	mov	fp, r3
  4052d0:	b149      	cbz	r1, 4052e6 <_dtoa_r+0x26>
  4052d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4052d4:	604a      	str	r2, [r1, #4]
  4052d6:	2301      	movs	r3, #1
  4052d8:	4093      	lsls	r3, r2
  4052da:	608b      	str	r3, [r1, #8]
  4052dc:	f001 ffd6 	bl	40728c <_Bfree>
  4052e0:	2300      	movs	r3, #0
  4052e2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  4052e6:	f1bb 0f00 	cmp.w	fp, #0
  4052ea:	46d8      	mov	r8, fp
  4052ec:	db33      	blt.n	405356 <_dtoa_r+0x96>
  4052ee:	2300      	movs	r3, #0
  4052f0:	6023      	str	r3, [r4, #0]
  4052f2:	4ba5      	ldr	r3, [pc, #660]	; (405588 <_dtoa_r+0x2c8>)
  4052f4:	461a      	mov	r2, r3
  4052f6:	ea08 0303 	and.w	r3, r8, r3
  4052fa:	4293      	cmp	r3, r2
  4052fc:	d014      	beq.n	405328 <_dtoa_r+0x68>
  4052fe:	4650      	mov	r0, sl
  405300:	4659      	mov	r1, fp
  405302:	2200      	movs	r2, #0
  405304:	2300      	movs	r3, #0
  405306:	f7fd f9bf 	bl	402688 <__aeabi_dcmpeq>
  40530a:	4605      	mov	r5, r0
  40530c:	b348      	cbz	r0, 405362 <_dtoa_r+0xa2>
  40530e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405310:	2301      	movs	r3, #1
  405312:	6013      	str	r3, [r2, #0]
  405314:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405316:	2b00      	cmp	r3, #0
  405318:	f000 80c5 	beq.w	4054a6 <_dtoa_r+0x1e6>
  40531c:	489b      	ldr	r0, [pc, #620]	; (40558c <_dtoa_r+0x2cc>)
  40531e:	6018      	str	r0, [r3, #0]
  405320:	3801      	subs	r0, #1
  405322:	b017      	add	sp, #92	; 0x5c
  405324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405328:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40532a:	f242 730f 	movw	r3, #9999	; 0x270f
  40532e:	6013      	str	r3, [r2, #0]
  405330:	f1ba 0f00 	cmp.w	sl, #0
  405334:	f000 80a2 	beq.w	40547c <_dtoa_r+0x1bc>
  405338:	4895      	ldr	r0, [pc, #596]	; (405590 <_dtoa_r+0x2d0>)
  40533a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40533c:	2b00      	cmp	r3, #0
  40533e:	d0f0      	beq.n	405322 <_dtoa_r+0x62>
  405340:	78c3      	ldrb	r3, [r0, #3]
  405342:	2b00      	cmp	r3, #0
  405344:	f000 80b1 	beq.w	4054aa <_dtoa_r+0x1ea>
  405348:	f100 0308 	add.w	r3, r0, #8
  40534c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40534e:	6013      	str	r3, [r2, #0]
  405350:	b017      	add	sp, #92	; 0x5c
  405352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405356:	2301      	movs	r3, #1
  405358:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  40535c:	6023      	str	r3, [r4, #0]
  40535e:	46c3      	mov	fp, r8
  405360:	e7c7      	b.n	4052f2 <_dtoa_r+0x32>
  405362:	aa14      	add	r2, sp, #80	; 0x50
  405364:	ab15      	add	r3, sp, #84	; 0x54
  405366:	9201      	str	r2, [sp, #4]
  405368:	9300      	str	r3, [sp, #0]
  40536a:	4652      	mov	r2, sl
  40536c:	465b      	mov	r3, fp
  40536e:	4648      	mov	r0, r9
  405370:	f002 fa18 	bl	4077a4 <__d2b>
  405374:	ea5f 5418 	movs.w	r4, r8, lsr #20
  405378:	9008      	str	r0, [sp, #32]
  40537a:	f040 8088 	bne.w	40548e <_dtoa_r+0x1ce>
  40537e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405380:	9c15      	ldr	r4, [sp, #84]	; 0x54
  405382:	442c      	add	r4, r5
  405384:	f204 4332 	addw	r3, r4, #1074	; 0x432
  405388:	2b20      	cmp	r3, #32
  40538a:	f340 8291 	ble.w	4058b0 <_dtoa_r+0x5f0>
  40538e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  405392:	f204 4012 	addw	r0, r4, #1042	; 0x412
  405396:	fa08 f803 	lsl.w	r8, r8, r3
  40539a:	fa2a f000 	lsr.w	r0, sl, r0
  40539e:	ea40 0008 	orr.w	r0, r0, r8
  4053a2:	f7fd f8a5 	bl	4024f0 <__aeabi_ui2d>
  4053a6:	2301      	movs	r3, #1
  4053a8:	3c01      	subs	r4, #1
  4053aa:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4053ae:	9310      	str	r3, [sp, #64]	; 0x40
  4053b0:	2200      	movs	r2, #0
  4053b2:	4b78      	ldr	r3, [pc, #480]	; (405594 <_dtoa_r+0x2d4>)
  4053b4:	f7fc ff5e 	bl	402274 <__aeabi_dsub>
  4053b8:	a36d      	add	r3, pc, #436	; (adr r3, 405570 <_dtoa_r+0x2b0>)
  4053ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4053be:	f002 ff59 	bl	408274 <__aeabi_dmul>
  4053c2:	a36d      	add	r3, pc, #436	; (adr r3, 405578 <_dtoa_r+0x2b8>)
  4053c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4053c8:	f7fc ff56 	bl	402278 <__adddf3>
  4053cc:	4606      	mov	r6, r0
  4053ce:	4620      	mov	r0, r4
  4053d0:	460f      	mov	r7, r1
  4053d2:	f7fd f89d 	bl	402510 <__aeabi_i2d>
  4053d6:	a36a      	add	r3, pc, #424	; (adr r3, 405580 <_dtoa_r+0x2c0>)
  4053d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4053dc:	f002 ff4a 	bl	408274 <__aeabi_dmul>
  4053e0:	4602      	mov	r2, r0
  4053e2:	460b      	mov	r3, r1
  4053e4:	4630      	mov	r0, r6
  4053e6:	4639      	mov	r1, r7
  4053e8:	f7fc ff46 	bl	402278 <__adddf3>
  4053ec:	4606      	mov	r6, r0
  4053ee:	460f      	mov	r7, r1
  4053f0:	f7fd f97c 	bl	4026ec <__aeabi_d2iz>
  4053f4:	2200      	movs	r2, #0
  4053f6:	9004      	str	r0, [sp, #16]
  4053f8:	2300      	movs	r3, #0
  4053fa:	4630      	mov	r0, r6
  4053fc:	4639      	mov	r1, r7
  4053fe:	f7fd f94d 	bl	40269c <__aeabi_dcmplt>
  405402:	2800      	cmp	r0, #0
  405404:	f040 8230 	bne.w	405868 <_dtoa_r+0x5a8>
  405408:	9e04      	ldr	r6, [sp, #16]
  40540a:	2e16      	cmp	r6, #22
  40540c:	f200 8229 	bhi.w	405862 <_dtoa_r+0x5a2>
  405410:	4b61      	ldr	r3, [pc, #388]	; (405598 <_dtoa_r+0x2d8>)
  405412:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  405416:	e9d3 0100 	ldrd	r0, r1, [r3]
  40541a:	4652      	mov	r2, sl
  40541c:	465b      	mov	r3, fp
  40541e:	f7fd f95b 	bl	4026d8 <__aeabi_dcmpgt>
  405422:	2800      	cmp	r0, #0
  405424:	f000 8249 	beq.w	4058ba <_dtoa_r+0x5fa>
  405428:	1e73      	subs	r3, r6, #1
  40542a:	9304      	str	r3, [sp, #16]
  40542c:	2300      	movs	r3, #0
  40542e:	930c      	str	r3, [sp, #48]	; 0x30
  405430:	1b2c      	subs	r4, r5, r4
  405432:	1e63      	subs	r3, r4, #1
  405434:	9302      	str	r3, [sp, #8]
  405436:	f100 8232 	bmi.w	40589e <_dtoa_r+0x5de>
  40543a:	2300      	movs	r3, #0
  40543c:	9305      	str	r3, [sp, #20]
  40543e:	9b04      	ldr	r3, [sp, #16]
  405440:	2b00      	cmp	r3, #0
  405442:	f2c0 8223 	blt.w	40588c <_dtoa_r+0x5cc>
  405446:	9a02      	ldr	r2, [sp, #8]
  405448:	930b      	str	r3, [sp, #44]	; 0x2c
  40544a:	4611      	mov	r1, r2
  40544c:	4419      	add	r1, r3
  40544e:	2300      	movs	r3, #0
  405450:	9102      	str	r1, [sp, #8]
  405452:	930a      	str	r3, [sp, #40]	; 0x28
  405454:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405456:	2b09      	cmp	r3, #9
  405458:	d829      	bhi.n	4054ae <_dtoa_r+0x1ee>
  40545a:	2b05      	cmp	r3, #5
  40545c:	f340 8658 	ble.w	406110 <_dtoa_r+0xe50>
  405460:	3b04      	subs	r3, #4
  405462:	9320      	str	r3, [sp, #128]	; 0x80
  405464:	2500      	movs	r5, #0
  405466:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405468:	3b02      	subs	r3, #2
  40546a:	2b03      	cmp	r3, #3
  40546c:	f200 8635 	bhi.w	4060da <_dtoa_r+0xe1a>
  405470:	e8df f013 	tbh	[pc, r3, lsl #1]
  405474:	0228032c 	.word	0x0228032c
  405478:	04590337 	.word	0x04590337
  40547c:	4b44      	ldr	r3, [pc, #272]	; (405590 <_dtoa_r+0x2d0>)
  40547e:	4a47      	ldr	r2, [pc, #284]	; (40559c <_dtoa_r+0x2dc>)
  405480:	f3c8 0013 	ubfx	r0, r8, #0, #20
  405484:	2800      	cmp	r0, #0
  405486:	bf14      	ite	ne
  405488:	4618      	movne	r0, r3
  40548a:	4610      	moveq	r0, r2
  40548c:	e755      	b.n	40533a <_dtoa_r+0x7a>
  40548e:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405492:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  405496:	9510      	str	r5, [sp, #64]	; 0x40
  405498:	4650      	mov	r0, sl
  40549a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  40549e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4054a2:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4054a4:	e784      	b.n	4053b0 <_dtoa_r+0xf0>
  4054a6:	483e      	ldr	r0, [pc, #248]	; (4055a0 <_dtoa_r+0x2e0>)
  4054a8:	e73b      	b.n	405322 <_dtoa_r+0x62>
  4054aa:	1cc3      	adds	r3, r0, #3
  4054ac:	e74e      	b.n	40534c <_dtoa_r+0x8c>
  4054ae:	2100      	movs	r1, #0
  4054b0:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4054b4:	4648      	mov	r0, r9
  4054b6:	9120      	str	r1, [sp, #128]	; 0x80
  4054b8:	f001 fec2 	bl	407240 <_Balloc>
  4054bc:	f04f 33ff 	mov.w	r3, #4294967295
  4054c0:	9306      	str	r3, [sp, #24]
  4054c2:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4054c4:	930d      	str	r3, [sp, #52]	; 0x34
  4054c6:	2301      	movs	r3, #1
  4054c8:	9007      	str	r0, [sp, #28]
  4054ca:	9221      	str	r2, [sp, #132]	; 0x84
  4054cc:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4054d0:	9309      	str	r3, [sp, #36]	; 0x24
  4054d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4054d4:	2b00      	cmp	r3, #0
  4054d6:	f2c0 80d1 	blt.w	40567c <_dtoa_r+0x3bc>
  4054da:	9a04      	ldr	r2, [sp, #16]
  4054dc:	2a0e      	cmp	r2, #14
  4054de:	f300 80cd 	bgt.w	40567c <_dtoa_r+0x3bc>
  4054e2:	4b2d      	ldr	r3, [pc, #180]	; (405598 <_dtoa_r+0x2d8>)
  4054e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4054e8:	e9d3 3400 	ldrd	r3, r4, [r3]
  4054ec:	e9cd 3402 	strd	r3, r4, [sp, #8]
  4054f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4054f2:	2b00      	cmp	r3, #0
  4054f4:	f2c0 8300 	blt.w	405af8 <_dtoa_r+0x838>
  4054f8:	4656      	mov	r6, sl
  4054fa:	465f      	mov	r7, fp
  4054fc:	4650      	mov	r0, sl
  4054fe:	4659      	mov	r1, fp
  405500:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  405504:	4652      	mov	r2, sl
  405506:	465b      	mov	r3, fp
  405508:	f002 ffde 	bl	4084c8 <__aeabi_ddiv>
  40550c:	f7fd f8ee 	bl	4026ec <__aeabi_d2iz>
  405510:	4604      	mov	r4, r0
  405512:	f7fc fffd 	bl	402510 <__aeabi_i2d>
  405516:	4652      	mov	r2, sl
  405518:	465b      	mov	r3, fp
  40551a:	f002 feab 	bl	408274 <__aeabi_dmul>
  40551e:	460b      	mov	r3, r1
  405520:	4602      	mov	r2, r0
  405522:	4639      	mov	r1, r7
  405524:	4630      	mov	r0, r6
  405526:	f7fc fea5 	bl	402274 <__aeabi_dsub>
  40552a:	9d07      	ldr	r5, [sp, #28]
  40552c:	f104 0330 	add.w	r3, r4, #48	; 0x30
  405530:	702b      	strb	r3, [r5, #0]
  405532:	9b06      	ldr	r3, [sp, #24]
  405534:	2b01      	cmp	r3, #1
  405536:	4606      	mov	r6, r0
  405538:	460f      	mov	r7, r1
  40553a:	f105 0501 	add.w	r5, r5, #1
  40553e:	d062      	beq.n	405606 <_dtoa_r+0x346>
  405540:	2200      	movs	r2, #0
  405542:	4b18      	ldr	r3, [pc, #96]	; (4055a4 <_dtoa_r+0x2e4>)
  405544:	f002 fe96 	bl	408274 <__aeabi_dmul>
  405548:	2200      	movs	r2, #0
  40554a:	2300      	movs	r3, #0
  40554c:	4606      	mov	r6, r0
  40554e:	460f      	mov	r7, r1
  405550:	f7fd f89a 	bl	402688 <__aeabi_dcmpeq>
  405554:	2800      	cmp	r0, #0
  405556:	d17e      	bne.n	405656 <_dtoa_r+0x396>
  405558:	f8cd 9014 	str.w	r9, [sp, #20]
  40555c:	f8dd a018 	ldr.w	sl, [sp, #24]
  405560:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405564:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  405568:	e029      	b.n	4055be <_dtoa_r+0x2fe>
  40556a:	bf00      	nop
  40556c:	f3af 8000 	nop.w
  405570:	636f4361 	.word	0x636f4361
  405574:	3fd287a7 	.word	0x3fd287a7
  405578:	8b60c8b3 	.word	0x8b60c8b3
  40557c:	3fc68a28 	.word	0x3fc68a28
  405580:	509f79fb 	.word	0x509f79fb
  405584:	3fd34413 	.word	0x3fd34413
  405588:	7ff00000 	.word	0x7ff00000
  40558c:	00409295 	.word	0x00409295
  405590:	004092d4 	.word	0x004092d4
  405594:	3ff80000 	.word	0x3ff80000
  405598:	004092e8 	.word	0x004092e8
  40559c:	004092c8 	.word	0x004092c8
  4055a0:	00409294 	.word	0x00409294
  4055a4:	40240000 	.word	0x40240000
  4055a8:	f002 fe64 	bl	408274 <__aeabi_dmul>
  4055ac:	2200      	movs	r2, #0
  4055ae:	2300      	movs	r3, #0
  4055b0:	4606      	mov	r6, r0
  4055b2:	460f      	mov	r7, r1
  4055b4:	f7fd f868 	bl	402688 <__aeabi_dcmpeq>
  4055b8:	2800      	cmp	r0, #0
  4055ba:	f040 83b7 	bne.w	405d2c <_dtoa_r+0xa6c>
  4055be:	4642      	mov	r2, r8
  4055c0:	464b      	mov	r3, r9
  4055c2:	4630      	mov	r0, r6
  4055c4:	4639      	mov	r1, r7
  4055c6:	f002 ff7f 	bl	4084c8 <__aeabi_ddiv>
  4055ca:	f7fd f88f 	bl	4026ec <__aeabi_d2iz>
  4055ce:	4604      	mov	r4, r0
  4055d0:	f7fc ff9e 	bl	402510 <__aeabi_i2d>
  4055d4:	4642      	mov	r2, r8
  4055d6:	464b      	mov	r3, r9
  4055d8:	f002 fe4c 	bl	408274 <__aeabi_dmul>
  4055dc:	4602      	mov	r2, r0
  4055de:	460b      	mov	r3, r1
  4055e0:	4630      	mov	r0, r6
  4055e2:	4639      	mov	r1, r7
  4055e4:	f7fc fe46 	bl	402274 <__aeabi_dsub>
  4055e8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4055ec:	f805 eb01 	strb.w	lr, [r5], #1
  4055f0:	ebcb 0e05 	rsb	lr, fp, r5
  4055f4:	45d6      	cmp	lr, sl
  4055f6:	4606      	mov	r6, r0
  4055f8:	460f      	mov	r7, r1
  4055fa:	f04f 0200 	mov.w	r2, #0
  4055fe:	4bb0      	ldr	r3, [pc, #704]	; (4058c0 <_dtoa_r+0x600>)
  405600:	d1d2      	bne.n	4055a8 <_dtoa_r+0x2e8>
  405602:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405606:	4632      	mov	r2, r6
  405608:	463b      	mov	r3, r7
  40560a:	4630      	mov	r0, r6
  40560c:	4639      	mov	r1, r7
  40560e:	f7fc fe33 	bl	402278 <__adddf3>
  405612:	4606      	mov	r6, r0
  405614:	460f      	mov	r7, r1
  405616:	4602      	mov	r2, r0
  405618:	460b      	mov	r3, r1
  40561a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40561e:	f7fd f83d 	bl	40269c <__aeabi_dcmplt>
  405622:	b940      	cbnz	r0, 405636 <_dtoa_r+0x376>
  405624:	4632      	mov	r2, r6
  405626:	463b      	mov	r3, r7
  405628:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40562c:	f7fd f82c 	bl	402688 <__aeabi_dcmpeq>
  405630:	b188      	cbz	r0, 405656 <_dtoa_r+0x396>
  405632:	07e3      	lsls	r3, r4, #31
  405634:	d50f      	bpl.n	405656 <_dtoa_r+0x396>
  405636:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40563a:	9a07      	ldr	r2, [sp, #28]
  40563c:	1e6b      	subs	r3, r5, #1
  40563e:	e004      	b.n	40564a <_dtoa_r+0x38a>
  405640:	429a      	cmp	r2, r3
  405642:	f000 842c 	beq.w	405e9e <_dtoa_r+0xbde>
  405646:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40564a:	2c39      	cmp	r4, #57	; 0x39
  40564c:	f103 0501 	add.w	r5, r3, #1
  405650:	d0f6      	beq.n	405640 <_dtoa_r+0x380>
  405652:	3401      	adds	r4, #1
  405654:	701c      	strb	r4, [r3, #0]
  405656:	9908      	ldr	r1, [sp, #32]
  405658:	4648      	mov	r0, r9
  40565a:	f001 fe17 	bl	40728c <_Bfree>
  40565e:	2200      	movs	r2, #0
  405660:	9b04      	ldr	r3, [sp, #16]
  405662:	702a      	strb	r2, [r5, #0]
  405664:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405666:	3301      	adds	r3, #1
  405668:	6013      	str	r3, [r2, #0]
  40566a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40566c:	2b00      	cmp	r3, #0
  40566e:	f000 83a7 	beq.w	405dc0 <_dtoa_r+0xb00>
  405672:	9807      	ldr	r0, [sp, #28]
  405674:	601d      	str	r5, [r3, #0]
  405676:	b017      	add	sp, #92	; 0x5c
  405678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40567c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40567e:	2a00      	cmp	r2, #0
  405680:	f000 8112 	beq.w	4058a8 <_dtoa_r+0x5e8>
  405684:	9a20      	ldr	r2, [sp, #128]	; 0x80
  405686:	2a01      	cmp	r2, #1
  405688:	f340 8258 	ble.w	405b3c <_dtoa_r+0x87c>
  40568c:	9b06      	ldr	r3, [sp, #24]
  40568e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405690:	1e5f      	subs	r7, r3, #1
  405692:	42ba      	cmp	r2, r7
  405694:	f2c0 8397 	blt.w	405dc6 <_dtoa_r+0xb06>
  405698:	1bd7      	subs	r7, r2, r7
  40569a:	9b06      	ldr	r3, [sp, #24]
  40569c:	2b00      	cmp	r3, #0
  40569e:	f2c0 848a 	blt.w	405fb6 <_dtoa_r+0xcf6>
  4056a2:	9d05      	ldr	r5, [sp, #20]
  4056a4:	9b06      	ldr	r3, [sp, #24]
  4056a6:	9a05      	ldr	r2, [sp, #20]
  4056a8:	441a      	add	r2, r3
  4056aa:	9205      	str	r2, [sp, #20]
  4056ac:	9a02      	ldr	r2, [sp, #8]
  4056ae:	2101      	movs	r1, #1
  4056b0:	441a      	add	r2, r3
  4056b2:	4648      	mov	r0, r9
  4056b4:	9202      	str	r2, [sp, #8]
  4056b6:	f001 fe81 	bl	4073bc <__i2b>
  4056ba:	4606      	mov	r6, r0
  4056bc:	b165      	cbz	r5, 4056d8 <_dtoa_r+0x418>
  4056be:	9902      	ldr	r1, [sp, #8]
  4056c0:	2900      	cmp	r1, #0
  4056c2:	460b      	mov	r3, r1
  4056c4:	dd08      	ble.n	4056d8 <_dtoa_r+0x418>
  4056c6:	42a9      	cmp	r1, r5
  4056c8:	9a05      	ldr	r2, [sp, #20]
  4056ca:	bfa8      	it	ge
  4056cc:	462b      	movge	r3, r5
  4056ce:	1ad2      	subs	r2, r2, r3
  4056d0:	1aed      	subs	r5, r5, r3
  4056d2:	1acb      	subs	r3, r1, r3
  4056d4:	9205      	str	r2, [sp, #20]
  4056d6:	9302      	str	r3, [sp, #8]
  4056d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4056da:	2b00      	cmp	r3, #0
  4056dc:	f340 82fc 	ble.w	405cd8 <_dtoa_r+0xa18>
  4056e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4056e2:	2a00      	cmp	r2, #0
  4056e4:	f000 8201 	beq.w	405aea <_dtoa_r+0x82a>
  4056e8:	2f00      	cmp	r7, #0
  4056ea:	f000 81fe 	beq.w	405aea <_dtoa_r+0x82a>
  4056ee:	4631      	mov	r1, r6
  4056f0:	463a      	mov	r2, r7
  4056f2:	4648      	mov	r0, r9
  4056f4:	f001 ff04 	bl	407500 <__pow5mult>
  4056f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4056fc:	4601      	mov	r1, r0
  4056fe:	4642      	mov	r2, r8
  405700:	4606      	mov	r6, r0
  405702:	4648      	mov	r0, r9
  405704:	f001 fe64 	bl	4073d0 <__multiply>
  405708:	4641      	mov	r1, r8
  40570a:	4604      	mov	r4, r0
  40570c:	4648      	mov	r0, r9
  40570e:	f001 fdbd 	bl	40728c <_Bfree>
  405712:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405714:	1bdb      	subs	r3, r3, r7
  405716:	930a      	str	r3, [sp, #40]	; 0x28
  405718:	f040 81e6 	bne.w	405ae8 <_dtoa_r+0x828>
  40571c:	2101      	movs	r1, #1
  40571e:	4648      	mov	r0, r9
  405720:	f001 fe4c 	bl	4073bc <__i2b>
  405724:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405726:	4680      	mov	r8, r0
  405728:	2b00      	cmp	r3, #0
  40572a:	f000 8219 	beq.w	405b60 <_dtoa_r+0x8a0>
  40572e:	4601      	mov	r1, r0
  405730:	461a      	mov	r2, r3
  405732:	4648      	mov	r0, r9
  405734:	f001 fee4 	bl	407500 <__pow5mult>
  405738:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40573a:	2b01      	cmp	r3, #1
  40573c:	4680      	mov	r8, r0
  40573e:	f340 82f8 	ble.w	405d32 <_dtoa_r+0xa72>
  405742:	2700      	movs	r7, #0
  405744:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405748:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40574c:	6918      	ldr	r0, [r3, #16]
  40574e:	f001 fde7 	bl	407320 <__hi0bits>
  405752:	f1c0 0020 	rsb	r0, r0, #32
  405756:	9a02      	ldr	r2, [sp, #8]
  405758:	4410      	add	r0, r2
  40575a:	f010 001f 	ands.w	r0, r0, #31
  40575e:	f000 81f6 	beq.w	405b4e <_dtoa_r+0x88e>
  405762:	f1c0 0320 	rsb	r3, r0, #32
  405766:	2b04      	cmp	r3, #4
  405768:	f340 84ca 	ble.w	406100 <_dtoa_r+0xe40>
  40576c:	9b05      	ldr	r3, [sp, #20]
  40576e:	f1c0 001c 	rsb	r0, r0, #28
  405772:	4403      	add	r3, r0
  405774:	9305      	str	r3, [sp, #20]
  405776:	4613      	mov	r3, r2
  405778:	4403      	add	r3, r0
  40577a:	4405      	add	r5, r0
  40577c:	9302      	str	r3, [sp, #8]
  40577e:	9b05      	ldr	r3, [sp, #20]
  405780:	2b00      	cmp	r3, #0
  405782:	dd05      	ble.n	405790 <_dtoa_r+0x4d0>
  405784:	4621      	mov	r1, r4
  405786:	461a      	mov	r2, r3
  405788:	4648      	mov	r0, r9
  40578a:	f001 ff09 	bl	4075a0 <__lshift>
  40578e:	4604      	mov	r4, r0
  405790:	9b02      	ldr	r3, [sp, #8]
  405792:	2b00      	cmp	r3, #0
  405794:	dd05      	ble.n	4057a2 <_dtoa_r+0x4e2>
  405796:	4641      	mov	r1, r8
  405798:	461a      	mov	r2, r3
  40579a:	4648      	mov	r0, r9
  40579c:	f001 ff00 	bl	4075a0 <__lshift>
  4057a0:	4680      	mov	r8, r0
  4057a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4057a4:	2b00      	cmp	r3, #0
  4057a6:	f040 827c 	bne.w	405ca2 <_dtoa_r+0x9e2>
  4057aa:	9b06      	ldr	r3, [sp, #24]
  4057ac:	2b00      	cmp	r3, #0
  4057ae:	f340 8295 	ble.w	405cdc <_dtoa_r+0xa1c>
  4057b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4057b4:	2b00      	cmp	r3, #0
  4057b6:	f040 81f5 	bne.w	405ba4 <_dtoa_r+0x8e4>
  4057ba:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4057be:	9f06      	ldr	r7, [sp, #24]
  4057c0:	465d      	mov	r5, fp
  4057c2:	e002      	b.n	4057ca <_dtoa_r+0x50a>
  4057c4:	f001 fd6c 	bl	4072a0 <__multadd>
  4057c8:	4604      	mov	r4, r0
  4057ca:	4641      	mov	r1, r8
  4057cc:	4620      	mov	r0, r4
  4057ce:	f7ff fce1 	bl	405194 <quorem>
  4057d2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4057d6:	f805 ab01 	strb.w	sl, [r5], #1
  4057da:	ebcb 0305 	rsb	r3, fp, r5
  4057de:	42bb      	cmp	r3, r7
  4057e0:	f04f 020a 	mov.w	r2, #10
  4057e4:	f04f 0300 	mov.w	r3, #0
  4057e8:	4621      	mov	r1, r4
  4057ea:	4648      	mov	r0, r9
  4057ec:	dbea      	blt.n	4057c4 <_dtoa_r+0x504>
  4057ee:	9b07      	ldr	r3, [sp, #28]
  4057f0:	9a06      	ldr	r2, [sp, #24]
  4057f2:	2a01      	cmp	r2, #1
  4057f4:	bfac      	ite	ge
  4057f6:	189b      	addge	r3, r3, r2
  4057f8:	3301      	addlt	r3, #1
  4057fa:	461d      	mov	r5, r3
  4057fc:	f04f 0b00 	mov.w	fp, #0
  405800:	4621      	mov	r1, r4
  405802:	2201      	movs	r2, #1
  405804:	4648      	mov	r0, r9
  405806:	f001 fecb 	bl	4075a0 <__lshift>
  40580a:	4641      	mov	r1, r8
  40580c:	9008      	str	r0, [sp, #32]
  40580e:	f001 ff1f 	bl	407650 <__mcmp>
  405812:	2800      	cmp	r0, #0
  405814:	f340 830d 	ble.w	405e32 <_dtoa_r+0xb72>
  405818:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40581c:	9907      	ldr	r1, [sp, #28]
  40581e:	1e6b      	subs	r3, r5, #1
  405820:	e004      	b.n	40582c <_dtoa_r+0x56c>
  405822:	428b      	cmp	r3, r1
  405824:	f000 8278 	beq.w	405d18 <_dtoa_r+0xa58>
  405828:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40582c:	2a39      	cmp	r2, #57	; 0x39
  40582e:	f103 0501 	add.w	r5, r3, #1
  405832:	d0f6      	beq.n	405822 <_dtoa_r+0x562>
  405834:	3201      	adds	r2, #1
  405836:	701a      	strb	r2, [r3, #0]
  405838:	4641      	mov	r1, r8
  40583a:	4648      	mov	r0, r9
  40583c:	f001 fd26 	bl	40728c <_Bfree>
  405840:	2e00      	cmp	r6, #0
  405842:	f43f af08 	beq.w	405656 <_dtoa_r+0x396>
  405846:	f1bb 0f00 	cmp.w	fp, #0
  40584a:	d005      	beq.n	405858 <_dtoa_r+0x598>
  40584c:	45b3      	cmp	fp, r6
  40584e:	d003      	beq.n	405858 <_dtoa_r+0x598>
  405850:	4659      	mov	r1, fp
  405852:	4648      	mov	r0, r9
  405854:	f001 fd1a 	bl	40728c <_Bfree>
  405858:	4631      	mov	r1, r6
  40585a:	4648      	mov	r0, r9
  40585c:	f001 fd16 	bl	40728c <_Bfree>
  405860:	e6f9      	b.n	405656 <_dtoa_r+0x396>
  405862:	2301      	movs	r3, #1
  405864:	930c      	str	r3, [sp, #48]	; 0x30
  405866:	e5e3      	b.n	405430 <_dtoa_r+0x170>
  405868:	f8dd 8010 	ldr.w	r8, [sp, #16]
  40586c:	4640      	mov	r0, r8
  40586e:	f7fc fe4f 	bl	402510 <__aeabi_i2d>
  405872:	4602      	mov	r2, r0
  405874:	460b      	mov	r3, r1
  405876:	4630      	mov	r0, r6
  405878:	4639      	mov	r1, r7
  40587a:	f7fc ff05 	bl	402688 <__aeabi_dcmpeq>
  40587e:	2800      	cmp	r0, #0
  405880:	f47f adc2 	bne.w	405408 <_dtoa_r+0x148>
  405884:	f108 33ff 	add.w	r3, r8, #4294967295
  405888:	9304      	str	r3, [sp, #16]
  40588a:	e5bd      	b.n	405408 <_dtoa_r+0x148>
  40588c:	9a05      	ldr	r2, [sp, #20]
  40588e:	9b04      	ldr	r3, [sp, #16]
  405890:	1ad2      	subs	r2, r2, r3
  405892:	425b      	negs	r3, r3
  405894:	930a      	str	r3, [sp, #40]	; 0x28
  405896:	2300      	movs	r3, #0
  405898:	9205      	str	r2, [sp, #20]
  40589a:	930b      	str	r3, [sp, #44]	; 0x2c
  40589c:	e5da      	b.n	405454 <_dtoa_r+0x194>
  40589e:	425b      	negs	r3, r3
  4058a0:	9305      	str	r3, [sp, #20]
  4058a2:	2300      	movs	r3, #0
  4058a4:	9302      	str	r3, [sp, #8]
  4058a6:	e5ca      	b.n	40543e <_dtoa_r+0x17e>
  4058a8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4058aa:	9d05      	ldr	r5, [sp, #20]
  4058ac:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4058ae:	e705      	b.n	4056bc <_dtoa_r+0x3fc>
  4058b0:	f1c3 0820 	rsb	r8, r3, #32
  4058b4:	fa0a f008 	lsl.w	r0, sl, r8
  4058b8:	e573      	b.n	4053a2 <_dtoa_r+0xe2>
  4058ba:	900c      	str	r0, [sp, #48]	; 0x30
  4058bc:	e5b8      	b.n	405430 <_dtoa_r+0x170>
  4058be:	bf00      	nop
  4058c0:	40240000 	.word	0x40240000
  4058c4:	2300      	movs	r3, #0
  4058c6:	9309      	str	r3, [sp, #36]	; 0x24
  4058c8:	9b04      	ldr	r3, [sp, #16]
  4058ca:	9a21      	ldr	r2, [sp, #132]	; 0x84
  4058cc:	4413      	add	r3, r2
  4058ce:	930d      	str	r3, [sp, #52]	; 0x34
  4058d0:	3301      	adds	r3, #1
  4058d2:	2b00      	cmp	r3, #0
  4058d4:	9306      	str	r3, [sp, #24]
  4058d6:	f340 8283 	ble.w	405de0 <_dtoa_r+0xb20>
  4058da:	9c06      	ldr	r4, [sp, #24]
  4058dc:	4626      	mov	r6, r4
  4058de:	2100      	movs	r1, #0
  4058e0:	2e17      	cmp	r6, #23
  4058e2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4058e6:	d90b      	bls.n	405900 <_dtoa_r+0x640>
  4058e8:	2201      	movs	r2, #1
  4058ea:	2304      	movs	r3, #4
  4058ec:	005b      	lsls	r3, r3, #1
  4058ee:	f103 0014 	add.w	r0, r3, #20
  4058f2:	42b0      	cmp	r0, r6
  4058f4:	4611      	mov	r1, r2
  4058f6:	f102 0201 	add.w	r2, r2, #1
  4058fa:	d9f7      	bls.n	4058ec <_dtoa_r+0x62c>
  4058fc:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  405900:	4648      	mov	r0, r9
  405902:	f001 fc9d 	bl	407240 <_Balloc>
  405906:	2c0e      	cmp	r4, #14
  405908:	9007      	str	r0, [sp, #28]
  40590a:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40590e:	f63f ade0 	bhi.w	4054d2 <_dtoa_r+0x212>
  405912:	2d00      	cmp	r5, #0
  405914:	f43f addd 	beq.w	4054d2 <_dtoa_r+0x212>
  405918:	9904      	ldr	r1, [sp, #16]
  40591a:	4657      	mov	r7, sl
  40591c:	46d8      	mov	r8, fp
  40591e:	2900      	cmp	r1, #0
  405920:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  405924:	f340 8292 	ble.w	405e4c <_dtoa_r+0xb8c>
  405928:	4b91      	ldr	r3, [pc, #580]	; (405b70 <_dtoa_r+0x8b0>)
  40592a:	f001 020f 	and.w	r2, r1, #15
  40592e:	110e      	asrs	r6, r1, #4
  405930:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405934:	06f0      	lsls	r0, r6, #27
  405936:	e9d3 4500 	ldrd	r4, r5, [r3]
  40593a:	f140 824c 	bpl.w	405dd6 <_dtoa_r+0xb16>
  40593e:	4b8d      	ldr	r3, [pc, #564]	; (405b74 <_dtoa_r+0x8b4>)
  405940:	4650      	mov	r0, sl
  405942:	4659      	mov	r1, fp
  405944:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405948:	f002 fdbe 	bl	4084c8 <__aeabi_ddiv>
  40594c:	f006 060f 	and.w	r6, r6, #15
  405950:	4682      	mov	sl, r0
  405952:	468b      	mov	fp, r1
  405954:	f04f 0803 	mov.w	r8, #3
  405958:	b186      	cbz	r6, 40597c <_dtoa_r+0x6bc>
  40595a:	4f86      	ldr	r7, [pc, #536]	; (405b74 <_dtoa_r+0x8b4>)
  40595c:	07f1      	lsls	r1, r6, #31
  40595e:	d509      	bpl.n	405974 <_dtoa_r+0x6b4>
  405960:	4620      	mov	r0, r4
  405962:	4629      	mov	r1, r5
  405964:	e9d7 2300 	ldrd	r2, r3, [r7]
  405968:	f002 fc84 	bl	408274 <__aeabi_dmul>
  40596c:	f108 0801 	add.w	r8, r8, #1
  405970:	4604      	mov	r4, r0
  405972:	460d      	mov	r5, r1
  405974:	1076      	asrs	r6, r6, #1
  405976:	f107 0708 	add.w	r7, r7, #8
  40597a:	d1ef      	bne.n	40595c <_dtoa_r+0x69c>
  40597c:	4622      	mov	r2, r4
  40597e:	462b      	mov	r3, r5
  405980:	4650      	mov	r0, sl
  405982:	4659      	mov	r1, fp
  405984:	f002 fda0 	bl	4084c8 <__aeabi_ddiv>
  405988:	4606      	mov	r6, r0
  40598a:	460f      	mov	r7, r1
  40598c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40598e:	b143      	cbz	r3, 4059a2 <_dtoa_r+0x6e2>
  405990:	2200      	movs	r2, #0
  405992:	4b79      	ldr	r3, [pc, #484]	; (405b78 <_dtoa_r+0x8b8>)
  405994:	4630      	mov	r0, r6
  405996:	4639      	mov	r1, r7
  405998:	f7fc fe80 	bl	40269c <__aeabi_dcmplt>
  40599c:	2800      	cmp	r0, #0
  40599e:	f040 8320 	bne.w	405fe2 <_dtoa_r+0xd22>
  4059a2:	4640      	mov	r0, r8
  4059a4:	f7fc fdb4 	bl	402510 <__aeabi_i2d>
  4059a8:	4632      	mov	r2, r6
  4059aa:	463b      	mov	r3, r7
  4059ac:	f002 fc62 	bl	408274 <__aeabi_dmul>
  4059b0:	4b72      	ldr	r3, [pc, #456]	; (405b7c <_dtoa_r+0x8bc>)
  4059b2:	2200      	movs	r2, #0
  4059b4:	f7fc fc60 	bl	402278 <__adddf3>
  4059b8:	9b06      	ldr	r3, [sp, #24]
  4059ba:	4604      	mov	r4, r0
  4059bc:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4059c0:	2b00      	cmp	r3, #0
  4059c2:	f000 81df 	beq.w	405d84 <_dtoa_r+0xac4>
  4059c6:	9b04      	ldr	r3, [sp, #16]
  4059c8:	f8dd 8018 	ldr.w	r8, [sp, #24]
  4059cc:	9311      	str	r3, [sp, #68]	; 0x44
  4059ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4059d0:	2b00      	cmp	r3, #0
  4059d2:	f000 8297 	beq.w	405f04 <_dtoa_r+0xc44>
  4059d6:	4b66      	ldr	r3, [pc, #408]	; (405b70 <_dtoa_r+0x8b0>)
  4059d8:	4969      	ldr	r1, [pc, #420]	; (405b80 <_dtoa_r+0x8c0>)
  4059da:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  4059de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4059e2:	2000      	movs	r0, #0
  4059e4:	f002 fd70 	bl	4084c8 <__aeabi_ddiv>
  4059e8:	4622      	mov	r2, r4
  4059ea:	462b      	mov	r3, r5
  4059ec:	f7fc fc42 	bl	402274 <__aeabi_dsub>
  4059f0:	4682      	mov	sl, r0
  4059f2:	468b      	mov	fp, r1
  4059f4:	4630      	mov	r0, r6
  4059f6:	4639      	mov	r1, r7
  4059f8:	f7fc fe78 	bl	4026ec <__aeabi_d2iz>
  4059fc:	4604      	mov	r4, r0
  4059fe:	f7fc fd87 	bl	402510 <__aeabi_i2d>
  405a02:	4602      	mov	r2, r0
  405a04:	460b      	mov	r3, r1
  405a06:	4630      	mov	r0, r6
  405a08:	4639      	mov	r1, r7
  405a0a:	f7fc fc33 	bl	402274 <__aeabi_dsub>
  405a0e:	3430      	adds	r4, #48	; 0x30
  405a10:	9d07      	ldr	r5, [sp, #28]
  405a12:	b2e4      	uxtb	r4, r4
  405a14:	4606      	mov	r6, r0
  405a16:	460f      	mov	r7, r1
  405a18:	702c      	strb	r4, [r5, #0]
  405a1a:	4602      	mov	r2, r0
  405a1c:	460b      	mov	r3, r1
  405a1e:	4650      	mov	r0, sl
  405a20:	4659      	mov	r1, fp
  405a22:	3501      	adds	r5, #1
  405a24:	f7fc fe58 	bl	4026d8 <__aeabi_dcmpgt>
  405a28:	2800      	cmp	r0, #0
  405a2a:	d14c      	bne.n	405ac6 <_dtoa_r+0x806>
  405a2c:	4632      	mov	r2, r6
  405a2e:	463b      	mov	r3, r7
  405a30:	2000      	movs	r0, #0
  405a32:	4951      	ldr	r1, [pc, #324]	; (405b78 <_dtoa_r+0x8b8>)
  405a34:	f7fc fc1e 	bl	402274 <__aeabi_dsub>
  405a38:	4602      	mov	r2, r0
  405a3a:	460b      	mov	r3, r1
  405a3c:	4650      	mov	r0, sl
  405a3e:	4659      	mov	r1, fp
  405a40:	f7fc fe4a 	bl	4026d8 <__aeabi_dcmpgt>
  405a44:	2800      	cmp	r0, #0
  405a46:	f040 830d 	bne.w	406064 <_dtoa_r+0xda4>
  405a4a:	f1b8 0f01 	cmp.w	r8, #1
  405a4e:	f340 81b3 	ble.w	405db8 <_dtoa_r+0xaf8>
  405a52:	9b07      	ldr	r3, [sp, #28]
  405a54:	4498      	add	r8, r3
  405a56:	e00d      	b.n	405a74 <_dtoa_r+0x7b4>
  405a58:	2000      	movs	r0, #0
  405a5a:	4947      	ldr	r1, [pc, #284]	; (405b78 <_dtoa_r+0x8b8>)
  405a5c:	f7fc fc0a 	bl	402274 <__aeabi_dsub>
  405a60:	4652      	mov	r2, sl
  405a62:	465b      	mov	r3, fp
  405a64:	f7fc fe1a 	bl	40269c <__aeabi_dcmplt>
  405a68:	2800      	cmp	r0, #0
  405a6a:	f040 82fb 	bne.w	406064 <_dtoa_r+0xda4>
  405a6e:	4545      	cmp	r5, r8
  405a70:	f000 81a2 	beq.w	405db8 <_dtoa_r+0xaf8>
  405a74:	4650      	mov	r0, sl
  405a76:	4659      	mov	r1, fp
  405a78:	2200      	movs	r2, #0
  405a7a:	4b42      	ldr	r3, [pc, #264]	; (405b84 <_dtoa_r+0x8c4>)
  405a7c:	f002 fbfa 	bl	408274 <__aeabi_dmul>
  405a80:	2200      	movs	r2, #0
  405a82:	4b40      	ldr	r3, [pc, #256]	; (405b84 <_dtoa_r+0x8c4>)
  405a84:	4682      	mov	sl, r0
  405a86:	468b      	mov	fp, r1
  405a88:	4630      	mov	r0, r6
  405a8a:	4639      	mov	r1, r7
  405a8c:	f002 fbf2 	bl	408274 <__aeabi_dmul>
  405a90:	460f      	mov	r7, r1
  405a92:	4606      	mov	r6, r0
  405a94:	f7fc fe2a 	bl	4026ec <__aeabi_d2iz>
  405a98:	4604      	mov	r4, r0
  405a9a:	f7fc fd39 	bl	402510 <__aeabi_i2d>
  405a9e:	4602      	mov	r2, r0
  405aa0:	460b      	mov	r3, r1
  405aa2:	4630      	mov	r0, r6
  405aa4:	4639      	mov	r1, r7
  405aa6:	f7fc fbe5 	bl	402274 <__aeabi_dsub>
  405aaa:	3430      	adds	r4, #48	; 0x30
  405aac:	b2e4      	uxtb	r4, r4
  405aae:	4652      	mov	r2, sl
  405ab0:	465b      	mov	r3, fp
  405ab2:	f805 4b01 	strb.w	r4, [r5], #1
  405ab6:	4606      	mov	r6, r0
  405ab8:	460f      	mov	r7, r1
  405aba:	f7fc fdef 	bl	40269c <__aeabi_dcmplt>
  405abe:	4632      	mov	r2, r6
  405ac0:	463b      	mov	r3, r7
  405ac2:	2800      	cmp	r0, #0
  405ac4:	d0c8      	beq.n	405a58 <_dtoa_r+0x798>
  405ac6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405ac8:	9304      	str	r3, [sp, #16]
  405aca:	e5c4      	b.n	405656 <_dtoa_r+0x396>
  405acc:	2300      	movs	r3, #0
  405ace:	9309      	str	r3, [sp, #36]	; 0x24
  405ad0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405ad2:	2b00      	cmp	r3, #0
  405ad4:	f340 8189 	ble.w	405dea <_dtoa_r+0xb2a>
  405ad8:	461e      	mov	r6, r3
  405ada:	461c      	mov	r4, r3
  405adc:	930d      	str	r3, [sp, #52]	; 0x34
  405ade:	9306      	str	r3, [sp, #24]
  405ae0:	e6fd      	b.n	4058de <_dtoa_r+0x61e>
  405ae2:	2301      	movs	r3, #1
  405ae4:	9309      	str	r3, [sp, #36]	; 0x24
  405ae6:	e7f3      	b.n	405ad0 <_dtoa_r+0x810>
  405ae8:	9408      	str	r4, [sp, #32]
  405aea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405aec:	9908      	ldr	r1, [sp, #32]
  405aee:	4648      	mov	r0, r9
  405af0:	f001 fd06 	bl	407500 <__pow5mult>
  405af4:	4604      	mov	r4, r0
  405af6:	e611      	b.n	40571c <_dtoa_r+0x45c>
  405af8:	9b06      	ldr	r3, [sp, #24]
  405afa:	2b00      	cmp	r3, #0
  405afc:	f73f acfc 	bgt.w	4054f8 <_dtoa_r+0x238>
  405b00:	f040 82da 	bne.w	4060b8 <_dtoa_r+0xdf8>
  405b04:	2200      	movs	r2, #0
  405b06:	4b20      	ldr	r3, [pc, #128]	; (405b88 <_dtoa_r+0x8c8>)
  405b08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405b0c:	f002 fbb2 	bl	408274 <__aeabi_dmul>
  405b10:	4652      	mov	r2, sl
  405b12:	465b      	mov	r3, fp
  405b14:	f7fc fdd6 	bl	4026c4 <__aeabi_dcmpge>
  405b18:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405b1c:	4646      	mov	r6, r8
  405b1e:	2800      	cmp	r0, #0
  405b20:	f000 80f2 	beq.w	405d08 <_dtoa_r+0xa48>
  405b24:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405b26:	9d07      	ldr	r5, [sp, #28]
  405b28:	43db      	mvns	r3, r3
  405b2a:	9304      	str	r3, [sp, #16]
  405b2c:	4641      	mov	r1, r8
  405b2e:	4648      	mov	r0, r9
  405b30:	f001 fbac 	bl	40728c <_Bfree>
  405b34:	2e00      	cmp	r6, #0
  405b36:	f43f ad8e 	beq.w	405656 <_dtoa_r+0x396>
  405b3a:	e68d      	b.n	405858 <_dtoa_r+0x598>
  405b3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405b3e:	2a00      	cmp	r2, #0
  405b40:	f000 8241 	beq.w	405fc6 <_dtoa_r+0xd06>
  405b44:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405b48:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405b4a:	9d05      	ldr	r5, [sp, #20]
  405b4c:	e5ab      	b.n	4056a6 <_dtoa_r+0x3e6>
  405b4e:	201c      	movs	r0, #28
  405b50:	9b05      	ldr	r3, [sp, #20]
  405b52:	4403      	add	r3, r0
  405b54:	9305      	str	r3, [sp, #20]
  405b56:	9b02      	ldr	r3, [sp, #8]
  405b58:	4403      	add	r3, r0
  405b5a:	4405      	add	r5, r0
  405b5c:	9302      	str	r3, [sp, #8]
  405b5e:	e60e      	b.n	40577e <_dtoa_r+0x4be>
  405b60:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405b62:	2b01      	cmp	r3, #1
  405b64:	f340 8282 	ble.w	40606c <_dtoa_r+0xdac>
  405b68:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  405b6a:	2001      	movs	r0, #1
  405b6c:	e5f3      	b.n	405756 <_dtoa_r+0x496>
  405b6e:	bf00      	nop
  405b70:	004092e8 	.word	0x004092e8
  405b74:	004093b0 	.word	0x004093b0
  405b78:	3ff00000 	.word	0x3ff00000
  405b7c:	401c0000 	.word	0x401c0000
  405b80:	3fe00000 	.word	0x3fe00000
  405b84:	40240000 	.word	0x40240000
  405b88:	40140000 	.word	0x40140000
  405b8c:	4631      	mov	r1, r6
  405b8e:	2300      	movs	r3, #0
  405b90:	220a      	movs	r2, #10
  405b92:	4648      	mov	r0, r9
  405b94:	f001 fb84 	bl	4072a0 <__multadd>
  405b98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405b9a:	2b00      	cmp	r3, #0
  405b9c:	4606      	mov	r6, r0
  405b9e:	f340 8297 	ble.w	4060d0 <_dtoa_r+0xe10>
  405ba2:	9306      	str	r3, [sp, #24]
  405ba4:	2d00      	cmp	r5, #0
  405ba6:	dd05      	ble.n	405bb4 <_dtoa_r+0x8f4>
  405ba8:	4631      	mov	r1, r6
  405baa:	462a      	mov	r2, r5
  405bac:	4648      	mov	r0, r9
  405bae:	f001 fcf7 	bl	4075a0 <__lshift>
  405bb2:	4606      	mov	r6, r0
  405bb4:	2f00      	cmp	r7, #0
  405bb6:	f040 817c 	bne.w	405eb2 <_dtoa_r+0xbf2>
  405bba:	9605      	str	r6, [sp, #20]
  405bbc:	9b06      	ldr	r3, [sp, #24]
  405bbe:	9a07      	ldr	r2, [sp, #28]
  405bc0:	f8dd b014 	ldr.w	fp, [sp, #20]
  405bc4:	3b01      	subs	r3, #1
  405bc6:	18d3      	adds	r3, r2, r3
  405bc8:	9308      	str	r3, [sp, #32]
  405bca:	f00a 0301 	and.w	r3, sl, #1
  405bce:	9309      	str	r3, [sp, #36]	; 0x24
  405bd0:	4617      	mov	r7, r2
  405bd2:	46c2      	mov	sl, r8
  405bd4:	4651      	mov	r1, sl
  405bd6:	4620      	mov	r0, r4
  405bd8:	f7ff fadc 	bl	405194 <quorem>
  405bdc:	4631      	mov	r1, r6
  405bde:	4605      	mov	r5, r0
  405be0:	4620      	mov	r0, r4
  405be2:	f001 fd35 	bl	407650 <__mcmp>
  405be6:	465a      	mov	r2, fp
  405be8:	9002      	str	r0, [sp, #8]
  405bea:	4651      	mov	r1, sl
  405bec:	4648      	mov	r0, r9
  405bee:	f001 fd4f 	bl	407690 <__mdiff>
  405bf2:	68c2      	ldr	r2, [r0, #12]
  405bf4:	4680      	mov	r8, r0
  405bf6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405bfa:	2a00      	cmp	r2, #0
  405bfc:	d149      	bne.n	405c92 <_dtoa_r+0x9d2>
  405bfe:	4601      	mov	r1, r0
  405c00:	4620      	mov	r0, r4
  405c02:	9306      	str	r3, [sp, #24]
  405c04:	f001 fd24 	bl	407650 <__mcmp>
  405c08:	4641      	mov	r1, r8
  405c0a:	9005      	str	r0, [sp, #20]
  405c0c:	4648      	mov	r0, r9
  405c0e:	f001 fb3d 	bl	40728c <_Bfree>
  405c12:	9a05      	ldr	r2, [sp, #20]
  405c14:	9b06      	ldr	r3, [sp, #24]
  405c16:	b92a      	cbnz	r2, 405c24 <_dtoa_r+0x964>
  405c18:	9920      	ldr	r1, [sp, #128]	; 0x80
  405c1a:	b919      	cbnz	r1, 405c24 <_dtoa_r+0x964>
  405c1c:	9909      	ldr	r1, [sp, #36]	; 0x24
  405c1e:	2900      	cmp	r1, #0
  405c20:	f000 8236 	beq.w	406090 <_dtoa_r+0xdd0>
  405c24:	9902      	ldr	r1, [sp, #8]
  405c26:	2900      	cmp	r1, #0
  405c28:	f2c0 80e4 	blt.w	405df4 <_dtoa_r+0xb34>
  405c2c:	d105      	bne.n	405c3a <_dtoa_r+0x97a>
  405c2e:	9920      	ldr	r1, [sp, #128]	; 0x80
  405c30:	b919      	cbnz	r1, 405c3a <_dtoa_r+0x97a>
  405c32:	9909      	ldr	r1, [sp, #36]	; 0x24
  405c34:	2900      	cmp	r1, #0
  405c36:	f000 80dd 	beq.w	405df4 <_dtoa_r+0xb34>
  405c3a:	2a00      	cmp	r2, #0
  405c3c:	f300 814d 	bgt.w	405eda <_dtoa_r+0xc1a>
  405c40:	9a08      	ldr	r2, [sp, #32]
  405c42:	703b      	strb	r3, [r7, #0]
  405c44:	f107 0801 	add.w	r8, r7, #1
  405c48:	4297      	cmp	r7, r2
  405c4a:	4645      	mov	r5, r8
  405c4c:	f000 8154 	beq.w	405ef8 <_dtoa_r+0xc38>
  405c50:	4621      	mov	r1, r4
  405c52:	2300      	movs	r3, #0
  405c54:	220a      	movs	r2, #10
  405c56:	4648      	mov	r0, r9
  405c58:	f001 fb22 	bl	4072a0 <__multadd>
  405c5c:	455e      	cmp	r6, fp
  405c5e:	4604      	mov	r4, r0
  405c60:	4631      	mov	r1, r6
  405c62:	f04f 0300 	mov.w	r3, #0
  405c66:	f04f 020a 	mov.w	r2, #10
  405c6a:	4648      	mov	r0, r9
  405c6c:	d00b      	beq.n	405c86 <_dtoa_r+0x9c6>
  405c6e:	f001 fb17 	bl	4072a0 <__multadd>
  405c72:	4659      	mov	r1, fp
  405c74:	4606      	mov	r6, r0
  405c76:	2300      	movs	r3, #0
  405c78:	220a      	movs	r2, #10
  405c7a:	4648      	mov	r0, r9
  405c7c:	f001 fb10 	bl	4072a0 <__multadd>
  405c80:	4647      	mov	r7, r8
  405c82:	4683      	mov	fp, r0
  405c84:	e7a6      	b.n	405bd4 <_dtoa_r+0x914>
  405c86:	f001 fb0b 	bl	4072a0 <__multadd>
  405c8a:	4647      	mov	r7, r8
  405c8c:	4606      	mov	r6, r0
  405c8e:	4683      	mov	fp, r0
  405c90:	e7a0      	b.n	405bd4 <_dtoa_r+0x914>
  405c92:	4601      	mov	r1, r0
  405c94:	4648      	mov	r0, r9
  405c96:	9305      	str	r3, [sp, #20]
  405c98:	f001 faf8 	bl	40728c <_Bfree>
  405c9c:	2201      	movs	r2, #1
  405c9e:	9b05      	ldr	r3, [sp, #20]
  405ca0:	e7c0      	b.n	405c24 <_dtoa_r+0x964>
  405ca2:	4641      	mov	r1, r8
  405ca4:	4620      	mov	r0, r4
  405ca6:	f001 fcd3 	bl	407650 <__mcmp>
  405caa:	2800      	cmp	r0, #0
  405cac:	f6bf ad7d 	bge.w	4057aa <_dtoa_r+0x4ea>
  405cb0:	4621      	mov	r1, r4
  405cb2:	9c04      	ldr	r4, [sp, #16]
  405cb4:	2300      	movs	r3, #0
  405cb6:	3c01      	subs	r4, #1
  405cb8:	220a      	movs	r2, #10
  405cba:	4648      	mov	r0, r9
  405cbc:	9404      	str	r4, [sp, #16]
  405cbe:	f001 faef 	bl	4072a0 <__multadd>
  405cc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405cc4:	4604      	mov	r4, r0
  405cc6:	2b00      	cmp	r3, #0
  405cc8:	f47f af60 	bne.w	405b8c <_dtoa_r+0x8cc>
  405ccc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405cce:	2b00      	cmp	r3, #0
  405cd0:	f340 81f6 	ble.w	4060c0 <_dtoa_r+0xe00>
  405cd4:	9306      	str	r3, [sp, #24]
  405cd6:	e570      	b.n	4057ba <_dtoa_r+0x4fa>
  405cd8:	9c08      	ldr	r4, [sp, #32]
  405cda:	e51f      	b.n	40571c <_dtoa_r+0x45c>
  405cdc:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405cde:	2b02      	cmp	r3, #2
  405ce0:	f77f ad67 	ble.w	4057b2 <_dtoa_r+0x4f2>
  405ce4:	9b06      	ldr	r3, [sp, #24]
  405ce6:	2b00      	cmp	r3, #0
  405ce8:	f040 8179 	bne.w	405fde <_dtoa_r+0xd1e>
  405cec:	4641      	mov	r1, r8
  405cee:	2205      	movs	r2, #5
  405cf0:	4648      	mov	r0, r9
  405cf2:	f001 fad5 	bl	4072a0 <__multadd>
  405cf6:	4601      	mov	r1, r0
  405cf8:	4680      	mov	r8, r0
  405cfa:	4620      	mov	r0, r4
  405cfc:	f001 fca8 	bl	407650 <__mcmp>
  405d00:	2800      	cmp	r0, #0
  405d02:	9408      	str	r4, [sp, #32]
  405d04:	f77f af0e 	ble.w	405b24 <_dtoa_r+0x864>
  405d08:	9a04      	ldr	r2, [sp, #16]
  405d0a:	9907      	ldr	r1, [sp, #28]
  405d0c:	2331      	movs	r3, #49	; 0x31
  405d0e:	3201      	adds	r2, #1
  405d10:	9204      	str	r2, [sp, #16]
  405d12:	700b      	strb	r3, [r1, #0]
  405d14:	1c4d      	adds	r5, r1, #1
  405d16:	e709      	b.n	405b2c <_dtoa_r+0x86c>
  405d18:	9a04      	ldr	r2, [sp, #16]
  405d1a:	3201      	adds	r2, #1
  405d1c:	9204      	str	r2, [sp, #16]
  405d1e:	9a07      	ldr	r2, [sp, #28]
  405d20:	2331      	movs	r3, #49	; 0x31
  405d22:	7013      	strb	r3, [r2, #0]
  405d24:	e588      	b.n	405838 <_dtoa_r+0x578>
  405d26:	2301      	movs	r3, #1
  405d28:	9309      	str	r3, [sp, #36]	; 0x24
  405d2a:	e5cd      	b.n	4058c8 <_dtoa_r+0x608>
  405d2c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405d30:	e491      	b.n	405656 <_dtoa_r+0x396>
  405d32:	f1ba 0f00 	cmp.w	sl, #0
  405d36:	f47f ad04 	bne.w	405742 <_dtoa_r+0x482>
  405d3a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405d3e:	2b00      	cmp	r3, #0
  405d40:	f040 813f 	bne.w	405fc2 <_dtoa_r+0xd02>
  405d44:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405d48:	0d3f      	lsrs	r7, r7, #20
  405d4a:	053f      	lsls	r7, r7, #20
  405d4c:	b137      	cbz	r7, 405d5c <_dtoa_r+0xa9c>
  405d4e:	9b05      	ldr	r3, [sp, #20]
  405d50:	3301      	adds	r3, #1
  405d52:	9305      	str	r3, [sp, #20]
  405d54:	9b02      	ldr	r3, [sp, #8]
  405d56:	3301      	adds	r3, #1
  405d58:	9302      	str	r3, [sp, #8]
  405d5a:	2701      	movs	r7, #1
  405d5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405d5e:	2001      	movs	r0, #1
  405d60:	2b00      	cmp	r3, #0
  405d62:	f43f acf8 	beq.w	405756 <_dtoa_r+0x496>
  405d66:	e4ed      	b.n	405744 <_dtoa_r+0x484>
  405d68:	4640      	mov	r0, r8
  405d6a:	f7fc fbd1 	bl	402510 <__aeabi_i2d>
  405d6e:	4632      	mov	r2, r6
  405d70:	463b      	mov	r3, r7
  405d72:	f002 fa7f 	bl	408274 <__aeabi_dmul>
  405d76:	2200      	movs	r2, #0
  405d78:	4bbf      	ldr	r3, [pc, #764]	; (406078 <_dtoa_r+0xdb8>)
  405d7a:	f7fc fa7d 	bl	402278 <__adddf3>
  405d7e:	4604      	mov	r4, r0
  405d80:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  405d84:	4630      	mov	r0, r6
  405d86:	4639      	mov	r1, r7
  405d88:	2200      	movs	r2, #0
  405d8a:	4bbc      	ldr	r3, [pc, #752]	; (40607c <_dtoa_r+0xdbc>)
  405d8c:	f7fc fa72 	bl	402274 <__aeabi_dsub>
  405d90:	4622      	mov	r2, r4
  405d92:	462b      	mov	r3, r5
  405d94:	4606      	mov	r6, r0
  405d96:	460f      	mov	r7, r1
  405d98:	f7fc fc9e 	bl	4026d8 <__aeabi_dcmpgt>
  405d9c:	4680      	mov	r8, r0
  405d9e:	2800      	cmp	r0, #0
  405da0:	f040 8105 	bne.w	405fae <_dtoa_r+0xcee>
  405da4:	4622      	mov	r2, r4
  405da6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  405daa:	4630      	mov	r0, r6
  405dac:	4639      	mov	r1, r7
  405dae:	f7fc fc75 	bl	40269c <__aeabi_dcmplt>
  405db2:	b108      	cbz	r0, 405db8 <_dtoa_r+0xaf8>
  405db4:	4646      	mov	r6, r8
  405db6:	e6b5      	b.n	405b24 <_dtoa_r+0x864>
  405db8:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  405dbc:	f7ff bb89 	b.w	4054d2 <_dtoa_r+0x212>
  405dc0:	9807      	ldr	r0, [sp, #28]
  405dc2:	f7ff baae 	b.w	405322 <_dtoa_r+0x62>
  405dc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405dc8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405dca:	970a      	str	r7, [sp, #40]	; 0x28
  405dcc:	1afb      	subs	r3, r7, r3
  405dce:	441a      	add	r2, r3
  405dd0:	920b      	str	r2, [sp, #44]	; 0x2c
  405dd2:	2700      	movs	r7, #0
  405dd4:	e461      	b.n	40569a <_dtoa_r+0x3da>
  405dd6:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  405dda:	f04f 0802 	mov.w	r8, #2
  405dde:	e5bb      	b.n	405958 <_dtoa_r+0x698>
  405de0:	461c      	mov	r4, r3
  405de2:	2100      	movs	r1, #0
  405de4:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  405de8:	e58a      	b.n	405900 <_dtoa_r+0x640>
  405dea:	2401      	movs	r4, #1
  405dec:	9421      	str	r4, [sp, #132]	; 0x84
  405dee:	940d      	str	r4, [sp, #52]	; 0x34
  405df0:	9406      	str	r4, [sp, #24]
  405df2:	e7f6      	b.n	405de2 <_dtoa_r+0xb22>
  405df4:	2a00      	cmp	r2, #0
  405df6:	46d0      	mov	r8, sl
  405df8:	f8cd b014 	str.w	fp, [sp, #20]
  405dfc:	469a      	mov	sl, r3
  405dfe:	dd11      	ble.n	405e24 <_dtoa_r+0xb64>
  405e00:	4621      	mov	r1, r4
  405e02:	2201      	movs	r2, #1
  405e04:	4648      	mov	r0, r9
  405e06:	f001 fbcb 	bl	4075a0 <__lshift>
  405e0a:	4641      	mov	r1, r8
  405e0c:	4604      	mov	r4, r0
  405e0e:	f001 fc1f 	bl	407650 <__mcmp>
  405e12:	2800      	cmp	r0, #0
  405e14:	f340 8149 	ble.w	4060aa <_dtoa_r+0xdea>
  405e18:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405e1c:	f000 8106 	beq.w	40602c <_dtoa_r+0xd6c>
  405e20:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405e24:	46b3      	mov	fp, r6
  405e26:	f887 a000 	strb.w	sl, [r7]
  405e2a:	1c7d      	adds	r5, r7, #1
  405e2c:	9e05      	ldr	r6, [sp, #20]
  405e2e:	9408      	str	r4, [sp, #32]
  405e30:	e502      	b.n	405838 <_dtoa_r+0x578>
  405e32:	d104      	bne.n	405e3e <_dtoa_r+0xb7e>
  405e34:	f01a 0f01 	tst.w	sl, #1
  405e38:	d001      	beq.n	405e3e <_dtoa_r+0xb7e>
  405e3a:	e4ed      	b.n	405818 <_dtoa_r+0x558>
  405e3c:	4615      	mov	r5, r2
  405e3e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405e42:	2b30      	cmp	r3, #48	; 0x30
  405e44:	f105 32ff 	add.w	r2, r5, #4294967295
  405e48:	d0f8      	beq.n	405e3c <_dtoa_r+0xb7c>
  405e4a:	e4f5      	b.n	405838 <_dtoa_r+0x578>
  405e4c:	9b04      	ldr	r3, [sp, #16]
  405e4e:	425c      	negs	r4, r3
  405e50:	2c00      	cmp	r4, #0
  405e52:	f000 80bf 	beq.w	405fd4 <_dtoa_r+0xd14>
  405e56:	4b8a      	ldr	r3, [pc, #552]	; (406080 <_dtoa_r+0xdc0>)
  405e58:	f004 020f 	and.w	r2, r4, #15
  405e5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405e60:	e9d3 2300 	ldrd	r2, r3, [r3]
  405e64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  405e68:	f002 fa04 	bl	408274 <__aeabi_dmul>
  405e6c:	1124      	asrs	r4, r4, #4
  405e6e:	4606      	mov	r6, r0
  405e70:	460f      	mov	r7, r1
  405e72:	f000 812a 	beq.w	4060ca <_dtoa_r+0xe0a>
  405e76:	4d83      	ldr	r5, [pc, #524]	; (406084 <_dtoa_r+0xdc4>)
  405e78:	f04f 0802 	mov.w	r8, #2
  405e7c:	07e2      	lsls	r2, r4, #31
  405e7e:	d509      	bpl.n	405e94 <_dtoa_r+0xbd4>
  405e80:	4630      	mov	r0, r6
  405e82:	4639      	mov	r1, r7
  405e84:	e9d5 2300 	ldrd	r2, r3, [r5]
  405e88:	f002 f9f4 	bl	408274 <__aeabi_dmul>
  405e8c:	f108 0801 	add.w	r8, r8, #1
  405e90:	4606      	mov	r6, r0
  405e92:	460f      	mov	r7, r1
  405e94:	1064      	asrs	r4, r4, #1
  405e96:	f105 0508 	add.w	r5, r5, #8
  405e9a:	d1ef      	bne.n	405e7c <_dtoa_r+0xbbc>
  405e9c:	e576      	b.n	40598c <_dtoa_r+0x6cc>
  405e9e:	9907      	ldr	r1, [sp, #28]
  405ea0:	2230      	movs	r2, #48	; 0x30
  405ea2:	700a      	strb	r2, [r1, #0]
  405ea4:	9a04      	ldr	r2, [sp, #16]
  405ea6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  405eaa:	3201      	adds	r2, #1
  405eac:	9204      	str	r2, [sp, #16]
  405eae:	f7ff bbd0 	b.w	405652 <_dtoa_r+0x392>
  405eb2:	6871      	ldr	r1, [r6, #4]
  405eb4:	4648      	mov	r0, r9
  405eb6:	f001 f9c3 	bl	407240 <_Balloc>
  405eba:	6933      	ldr	r3, [r6, #16]
  405ebc:	1c9a      	adds	r2, r3, #2
  405ebe:	4605      	mov	r5, r0
  405ec0:	0092      	lsls	r2, r2, #2
  405ec2:	f106 010c 	add.w	r1, r6, #12
  405ec6:	300c      	adds	r0, #12
  405ec8:	f7fc fc74 	bl	4027b4 <memcpy>
  405ecc:	4629      	mov	r1, r5
  405ece:	2201      	movs	r2, #1
  405ed0:	4648      	mov	r0, r9
  405ed2:	f001 fb65 	bl	4075a0 <__lshift>
  405ed6:	9005      	str	r0, [sp, #20]
  405ed8:	e670      	b.n	405bbc <_dtoa_r+0x8fc>
  405eda:	2b39      	cmp	r3, #57	; 0x39
  405edc:	f8cd b014 	str.w	fp, [sp, #20]
  405ee0:	46d0      	mov	r8, sl
  405ee2:	f000 80a3 	beq.w	40602c <_dtoa_r+0xd6c>
  405ee6:	f103 0a01 	add.w	sl, r3, #1
  405eea:	46b3      	mov	fp, r6
  405eec:	f887 a000 	strb.w	sl, [r7]
  405ef0:	1c7d      	adds	r5, r7, #1
  405ef2:	9e05      	ldr	r6, [sp, #20]
  405ef4:	9408      	str	r4, [sp, #32]
  405ef6:	e49f      	b.n	405838 <_dtoa_r+0x578>
  405ef8:	465a      	mov	r2, fp
  405efa:	46d0      	mov	r8, sl
  405efc:	46b3      	mov	fp, r6
  405efe:	469a      	mov	sl, r3
  405f00:	4616      	mov	r6, r2
  405f02:	e47d      	b.n	405800 <_dtoa_r+0x540>
  405f04:	495e      	ldr	r1, [pc, #376]	; (406080 <_dtoa_r+0xdc0>)
  405f06:	f108 3aff 	add.w	sl, r8, #4294967295
  405f0a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  405f0e:	4622      	mov	r2, r4
  405f10:	462b      	mov	r3, r5
  405f12:	e9d1 0100 	ldrd	r0, r1, [r1]
  405f16:	f002 f9ad 	bl	408274 <__aeabi_dmul>
  405f1a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405f1e:	4639      	mov	r1, r7
  405f20:	4630      	mov	r0, r6
  405f22:	f7fc fbe3 	bl	4026ec <__aeabi_d2iz>
  405f26:	4604      	mov	r4, r0
  405f28:	f7fc faf2 	bl	402510 <__aeabi_i2d>
  405f2c:	4602      	mov	r2, r0
  405f2e:	460b      	mov	r3, r1
  405f30:	4630      	mov	r0, r6
  405f32:	4639      	mov	r1, r7
  405f34:	f7fc f99e 	bl	402274 <__aeabi_dsub>
  405f38:	9a07      	ldr	r2, [sp, #28]
  405f3a:	3430      	adds	r4, #48	; 0x30
  405f3c:	f1b8 0f01 	cmp.w	r8, #1
  405f40:	4606      	mov	r6, r0
  405f42:	460f      	mov	r7, r1
  405f44:	7014      	strb	r4, [r2, #0]
  405f46:	f102 0501 	add.w	r5, r2, #1
  405f4a:	d01e      	beq.n	405f8a <_dtoa_r+0xcca>
  405f4c:	9b07      	ldr	r3, [sp, #28]
  405f4e:	eb03 0b08 	add.w	fp, r3, r8
  405f52:	46a8      	mov	r8, r5
  405f54:	2200      	movs	r2, #0
  405f56:	4b4c      	ldr	r3, [pc, #304]	; (406088 <_dtoa_r+0xdc8>)
  405f58:	4630      	mov	r0, r6
  405f5a:	4639      	mov	r1, r7
  405f5c:	f002 f98a 	bl	408274 <__aeabi_dmul>
  405f60:	460f      	mov	r7, r1
  405f62:	4606      	mov	r6, r0
  405f64:	f7fc fbc2 	bl	4026ec <__aeabi_d2iz>
  405f68:	4604      	mov	r4, r0
  405f6a:	f7fc fad1 	bl	402510 <__aeabi_i2d>
  405f6e:	3430      	adds	r4, #48	; 0x30
  405f70:	4602      	mov	r2, r0
  405f72:	460b      	mov	r3, r1
  405f74:	4630      	mov	r0, r6
  405f76:	4639      	mov	r1, r7
  405f78:	f7fc f97c 	bl	402274 <__aeabi_dsub>
  405f7c:	f808 4b01 	strb.w	r4, [r8], #1
  405f80:	45c3      	cmp	fp, r8
  405f82:	4606      	mov	r6, r0
  405f84:	460f      	mov	r7, r1
  405f86:	d1e5      	bne.n	405f54 <_dtoa_r+0xc94>
  405f88:	4455      	add	r5, sl
  405f8a:	2200      	movs	r2, #0
  405f8c:	4b3f      	ldr	r3, [pc, #252]	; (40608c <_dtoa_r+0xdcc>)
  405f8e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405f92:	f7fc f971 	bl	402278 <__adddf3>
  405f96:	4632      	mov	r2, r6
  405f98:	463b      	mov	r3, r7
  405f9a:	f7fc fb7f 	bl	40269c <__aeabi_dcmplt>
  405f9e:	2800      	cmp	r0, #0
  405fa0:	d04c      	beq.n	40603c <_dtoa_r+0xd7c>
  405fa2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405fa4:	9304      	str	r3, [sp, #16]
  405fa6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  405faa:	f7ff bb46 	b.w	40563a <_dtoa_r+0x37a>
  405fae:	f04f 0800 	mov.w	r8, #0
  405fb2:	4646      	mov	r6, r8
  405fb4:	e6a8      	b.n	405d08 <_dtoa_r+0xa48>
  405fb6:	9b05      	ldr	r3, [sp, #20]
  405fb8:	9a06      	ldr	r2, [sp, #24]
  405fba:	1a9d      	subs	r5, r3, r2
  405fbc:	2300      	movs	r3, #0
  405fbe:	f7ff bb72 	b.w	4056a6 <_dtoa_r+0x3e6>
  405fc2:	2700      	movs	r7, #0
  405fc4:	e6ca      	b.n	405d5c <_dtoa_r+0xa9c>
  405fc6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405fc8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405fca:	9d05      	ldr	r5, [sp, #20]
  405fcc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405fd0:	f7ff bb69 	b.w	4056a6 <_dtoa_r+0x3e6>
  405fd4:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  405fd8:	f04f 0802 	mov.w	r8, #2
  405fdc:	e4d6      	b.n	40598c <_dtoa_r+0x6cc>
  405fde:	9408      	str	r4, [sp, #32]
  405fe0:	e5a0      	b.n	405b24 <_dtoa_r+0x864>
  405fe2:	9b06      	ldr	r3, [sp, #24]
  405fe4:	2b00      	cmp	r3, #0
  405fe6:	f43f aebf 	beq.w	405d68 <_dtoa_r+0xaa8>
  405fea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405fec:	2b00      	cmp	r3, #0
  405fee:	f77f aee3 	ble.w	405db8 <_dtoa_r+0xaf8>
  405ff2:	2200      	movs	r2, #0
  405ff4:	4b24      	ldr	r3, [pc, #144]	; (406088 <_dtoa_r+0xdc8>)
  405ff6:	4630      	mov	r0, r6
  405ff8:	4639      	mov	r1, r7
  405ffa:	f002 f93b 	bl	408274 <__aeabi_dmul>
  405ffe:	4606      	mov	r6, r0
  406000:	460f      	mov	r7, r1
  406002:	f108 0001 	add.w	r0, r8, #1
  406006:	f7fc fa83 	bl	402510 <__aeabi_i2d>
  40600a:	4632      	mov	r2, r6
  40600c:	463b      	mov	r3, r7
  40600e:	f002 f931 	bl	408274 <__aeabi_dmul>
  406012:	2200      	movs	r2, #0
  406014:	4b18      	ldr	r3, [pc, #96]	; (406078 <_dtoa_r+0xdb8>)
  406016:	f7fc f92f 	bl	402278 <__adddf3>
  40601a:	9a04      	ldr	r2, [sp, #16]
  40601c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  406020:	3a01      	subs	r2, #1
  406022:	4604      	mov	r4, r0
  406024:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406028:	9211      	str	r2, [sp, #68]	; 0x44
  40602a:	e4d0      	b.n	4059ce <_dtoa_r+0x70e>
  40602c:	2239      	movs	r2, #57	; 0x39
  40602e:	46b3      	mov	fp, r6
  406030:	9408      	str	r4, [sp, #32]
  406032:	9e05      	ldr	r6, [sp, #20]
  406034:	703a      	strb	r2, [r7, #0]
  406036:	1c7d      	adds	r5, r7, #1
  406038:	f7ff bbf0 	b.w	40581c <_dtoa_r+0x55c>
  40603c:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  406040:	2000      	movs	r0, #0
  406042:	4912      	ldr	r1, [pc, #72]	; (40608c <_dtoa_r+0xdcc>)
  406044:	f7fc f916 	bl	402274 <__aeabi_dsub>
  406048:	4632      	mov	r2, r6
  40604a:	463b      	mov	r3, r7
  40604c:	f7fc fb44 	bl	4026d8 <__aeabi_dcmpgt>
  406050:	b908      	cbnz	r0, 406056 <_dtoa_r+0xd96>
  406052:	e6b1      	b.n	405db8 <_dtoa_r+0xaf8>
  406054:	4615      	mov	r5, r2
  406056:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40605a:	2b30      	cmp	r3, #48	; 0x30
  40605c:	f105 32ff 	add.w	r2, r5, #4294967295
  406060:	d0f8      	beq.n	406054 <_dtoa_r+0xd94>
  406062:	e530      	b.n	405ac6 <_dtoa_r+0x806>
  406064:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406066:	9304      	str	r3, [sp, #16]
  406068:	f7ff bae7 	b.w	40563a <_dtoa_r+0x37a>
  40606c:	f1ba 0f00 	cmp.w	sl, #0
  406070:	f47f ad7a 	bne.w	405b68 <_dtoa_r+0x8a8>
  406074:	e661      	b.n	405d3a <_dtoa_r+0xa7a>
  406076:	bf00      	nop
  406078:	401c0000 	.word	0x401c0000
  40607c:	40140000 	.word	0x40140000
  406080:	004092e8 	.word	0x004092e8
  406084:	004093b0 	.word	0x004093b0
  406088:	40240000 	.word	0x40240000
  40608c:	3fe00000 	.word	0x3fe00000
  406090:	2b39      	cmp	r3, #57	; 0x39
  406092:	f8cd b014 	str.w	fp, [sp, #20]
  406096:	46d0      	mov	r8, sl
  406098:	f8dd b008 	ldr.w	fp, [sp, #8]
  40609c:	469a      	mov	sl, r3
  40609e:	d0c5      	beq.n	40602c <_dtoa_r+0xd6c>
  4060a0:	f1bb 0f00 	cmp.w	fp, #0
  4060a4:	f73f aebc 	bgt.w	405e20 <_dtoa_r+0xb60>
  4060a8:	e6bc      	b.n	405e24 <_dtoa_r+0xb64>
  4060aa:	f47f aebb 	bne.w	405e24 <_dtoa_r+0xb64>
  4060ae:	f01a 0f01 	tst.w	sl, #1
  4060b2:	f43f aeb7 	beq.w	405e24 <_dtoa_r+0xb64>
  4060b6:	e6af      	b.n	405e18 <_dtoa_r+0xb58>
  4060b8:	f04f 0800 	mov.w	r8, #0
  4060bc:	4646      	mov	r6, r8
  4060be:	e531      	b.n	405b24 <_dtoa_r+0x864>
  4060c0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4060c2:	2b02      	cmp	r3, #2
  4060c4:	dc21      	bgt.n	40610a <_dtoa_r+0xe4a>
  4060c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4060c8:	e604      	b.n	405cd4 <_dtoa_r+0xa14>
  4060ca:	f04f 0802 	mov.w	r8, #2
  4060ce:	e45d      	b.n	40598c <_dtoa_r+0x6cc>
  4060d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4060d2:	2b02      	cmp	r3, #2
  4060d4:	dc19      	bgt.n	40610a <_dtoa_r+0xe4a>
  4060d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4060d8:	e563      	b.n	405ba2 <_dtoa_r+0x8e2>
  4060da:	2400      	movs	r4, #0
  4060dc:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  4060e0:	4621      	mov	r1, r4
  4060e2:	4648      	mov	r0, r9
  4060e4:	f001 f8ac 	bl	407240 <_Balloc>
  4060e8:	f04f 33ff 	mov.w	r3, #4294967295
  4060ec:	9306      	str	r3, [sp, #24]
  4060ee:	930d      	str	r3, [sp, #52]	; 0x34
  4060f0:	2301      	movs	r3, #1
  4060f2:	9007      	str	r0, [sp, #28]
  4060f4:	9421      	str	r4, [sp, #132]	; 0x84
  4060f6:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4060fa:	9309      	str	r3, [sp, #36]	; 0x24
  4060fc:	f7ff b9e9 	b.w	4054d2 <_dtoa_r+0x212>
  406100:	f43f ab3d 	beq.w	40577e <_dtoa_r+0x4be>
  406104:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406108:	e522      	b.n	405b50 <_dtoa_r+0x890>
  40610a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40610c:	9306      	str	r3, [sp, #24]
  40610e:	e5e9      	b.n	405ce4 <_dtoa_r+0xa24>
  406110:	2501      	movs	r5, #1
  406112:	f7ff b9a8 	b.w	405466 <_dtoa_r+0x1a6>
  406116:	bf00      	nop

00406118 <__sflush_r>:
  406118:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40611c:	b29a      	uxth	r2, r3
  40611e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406122:	460d      	mov	r5, r1
  406124:	0711      	lsls	r1, r2, #28
  406126:	4680      	mov	r8, r0
  406128:	d43c      	bmi.n	4061a4 <__sflush_r+0x8c>
  40612a:	686a      	ldr	r2, [r5, #4]
  40612c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406130:	2a00      	cmp	r2, #0
  406132:	81ab      	strh	r3, [r5, #12]
  406134:	dd73      	ble.n	40621e <__sflush_r+0x106>
  406136:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406138:	2c00      	cmp	r4, #0
  40613a:	d04b      	beq.n	4061d4 <__sflush_r+0xbc>
  40613c:	b29b      	uxth	r3, r3
  40613e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  406142:	2100      	movs	r1, #0
  406144:	b292      	uxth	r2, r2
  406146:	f8d8 6000 	ldr.w	r6, [r8]
  40614a:	f8c8 1000 	str.w	r1, [r8]
  40614e:	2a00      	cmp	r2, #0
  406150:	d069      	beq.n	406226 <__sflush_r+0x10e>
  406152:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  406154:	075f      	lsls	r7, r3, #29
  406156:	d505      	bpl.n	406164 <__sflush_r+0x4c>
  406158:	6869      	ldr	r1, [r5, #4]
  40615a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40615c:	1a52      	subs	r2, r2, r1
  40615e:	b10b      	cbz	r3, 406164 <__sflush_r+0x4c>
  406160:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  406162:	1ad2      	subs	r2, r2, r3
  406164:	2300      	movs	r3, #0
  406166:	69e9      	ldr	r1, [r5, #28]
  406168:	4640      	mov	r0, r8
  40616a:	47a0      	blx	r4
  40616c:	1c44      	adds	r4, r0, #1
  40616e:	d03c      	beq.n	4061ea <__sflush_r+0xd2>
  406170:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  406174:	692a      	ldr	r2, [r5, #16]
  406176:	602a      	str	r2, [r5, #0]
  406178:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40617c:	2200      	movs	r2, #0
  40617e:	81ab      	strh	r3, [r5, #12]
  406180:	04db      	lsls	r3, r3, #19
  406182:	606a      	str	r2, [r5, #4]
  406184:	d449      	bmi.n	40621a <__sflush_r+0x102>
  406186:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406188:	f8c8 6000 	str.w	r6, [r8]
  40618c:	b311      	cbz	r1, 4061d4 <__sflush_r+0xbc>
  40618e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  406192:	4299      	cmp	r1, r3
  406194:	d002      	beq.n	40619c <__sflush_r+0x84>
  406196:	4640      	mov	r0, r8
  406198:	f000 f9c0 	bl	40651c <_free_r>
  40619c:	2000      	movs	r0, #0
  40619e:	6328      	str	r0, [r5, #48]	; 0x30
  4061a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061a4:	692e      	ldr	r6, [r5, #16]
  4061a6:	b1ae      	cbz	r6, 4061d4 <__sflush_r+0xbc>
  4061a8:	682c      	ldr	r4, [r5, #0]
  4061aa:	602e      	str	r6, [r5, #0]
  4061ac:	0790      	lsls	r0, r2, #30
  4061ae:	bf0c      	ite	eq
  4061b0:	696b      	ldreq	r3, [r5, #20]
  4061b2:	2300      	movne	r3, #0
  4061b4:	1ba4      	subs	r4, r4, r6
  4061b6:	60ab      	str	r3, [r5, #8]
  4061b8:	e00a      	b.n	4061d0 <__sflush_r+0xb8>
  4061ba:	4623      	mov	r3, r4
  4061bc:	4632      	mov	r2, r6
  4061be:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4061c0:	69e9      	ldr	r1, [r5, #28]
  4061c2:	4640      	mov	r0, r8
  4061c4:	47b8      	blx	r7
  4061c6:	2800      	cmp	r0, #0
  4061c8:	eba4 0400 	sub.w	r4, r4, r0
  4061cc:	4406      	add	r6, r0
  4061ce:	dd04      	ble.n	4061da <__sflush_r+0xc2>
  4061d0:	2c00      	cmp	r4, #0
  4061d2:	dcf2      	bgt.n	4061ba <__sflush_r+0xa2>
  4061d4:	2000      	movs	r0, #0
  4061d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061da:	89ab      	ldrh	r3, [r5, #12]
  4061dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4061e0:	81ab      	strh	r3, [r5, #12]
  4061e2:	f04f 30ff 	mov.w	r0, #4294967295
  4061e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061ea:	f8d8 2000 	ldr.w	r2, [r8]
  4061ee:	2a1d      	cmp	r2, #29
  4061f0:	d8f3      	bhi.n	4061da <__sflush_r+0xc2>
  4061f2:	4b1a      	ldr	r3, [pc, #104]	; (40625c <__sflush_r+0x144>)
  4061f4:	40d3      	lsrs	r3, r2
  4061f6:	f003 0301 	and.w	r3, r3, #1
  4061fa:	f083 0401 	eor.w	r4, r3, #1
  4061fe:	2b00      	cmp	r3, #0
  406200:	d0eb      	beq.n	4061da <__sflush_r+0xc2>
  406202:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  406206:	6929      	ldr	r1, [r5, #16]
  406208:	6029      	str	r1, [r5, #0]
  40620a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40620e:	04d9      	lsls	r1, r3, #19
  406210:	606c      	str	r4, [r5, #4]
  406212:	81ab      	strh	r3, [r5, #12]
  406214:	d5b7      	bpl.n	406186 <__sflush_r+0x6e>
  406216:	2a00      	cmp	r2, #0
  406218:	d1b5      	bne.n	406186 <__sflush_r+0x6e>
  40621a:	6528      	str	r0, [r5, #80]	; 0x50
  40621c:	e7b3      	b.n	406186 <__sflush_r+0x6e>
  40621e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406220:	2a00      	cmp	r2, #0
  406222:	dc88      	bgt.n	406136 <__sflush_r+0x1e>
  406224:	e7d6      	b.n	4061d4 <__sflush_r+0xbc>
  406226:	2301      	movs	r3, #1
  406228:	69e9      	ldr	r1, [r5, #28]
  40622a:	4640      	mov	r0, r8
  40622c:	47a0      	blx	r4
  40622e:	1c43      	adds	r3, r0, #1
  406230:	4602      	mov	r2, r0
  406232:	d002      	beq.n	40623a <__sflush_r+0x122>
  406234:	89ab      	ldrh	r3, [r5, #12]
  406236:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406238:	e78c      	b.n	406154 <__sflush_r+0x3c>
  40623a:	f8d8 3000 	ldr.w	r3, [r8]
  40623e:	2b00      	cmp	r3, #0
  406240:	d0f8      	beq.n	406234 <__sflush_r+0x11c>
  406242:	2b1d      	cmp	r3, #29
  406244:	d001      	beq.n	40624a <__sflush_r+0x132>
  406246:	2b16      	cmp	r3, #22
  406248:	d102      	bne.n	406250 <__sflush_r+0x138>
  40624a:	f8c8 6000 	str.w	r6, [r8]
  40624e:	e7c1      	b.n	4061d4 <__sflush_r+0xbc>
  406250:	89ab      	ldrh	r3, [r5, #12]
  406252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406256:	81ab      	strh	r3, [r5, #12]
  406258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40625c:	20400001 	.word	0x20400001

00406260 <_fflush_r>:
  406260:	b510      	push	{r4, lr}
  406262:	4604      	mov	r4, r0
  406264:	b082      	sub	sp, #8
  406266:	b108      	cbz	r0, 40626c <_fflush_r+0xc>
  406268:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40626a:	b153      	cbz	r3, 406282 <_fflush_r+0x22>
  40626c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  406270:	b908      	cbnz	r0, 406276 <_fflush_r+0x16>
  406272:	b002      	add	sp, #8
  406274:	bd10      	pop	{r4, pc}
  406276:	4620      	mov	r0, r4
  406278:	b002      	add	sp, #8
  40627a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40627e:	f7ff bf4b 	b.w	406118 <__sflush_r>
  406282:	9101      	str	r1, [sp, #4]
  406284:	f000 f880 	bl	406388 <__sinit>
  406288:	9901      	ldr	r1, [sp, #4]
  40628a:	e7ef      	b.n	40626c <_fflush_r+0xc>

0040628c <_cleanup_r>:
  40628c:	4901      	ldr	r1, [pc, #4]	; (406294 <_cleanup_r+0x8>)
  40628e:	f000 bbaf 	b.w	4069f0 <_fwalk_reent>
  406292:	bf00      	nop
  406294:	0040814d 	.word	0x0040814d

00406298 <__sinit.part.1>:
  406298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40629c:	4b35      	ldr	r3, [pc, #212]	; (406374 <__sinit.part.1+0xdc>)
  40629e:	6845      	ldr	r5, [r0, #4]
  4062a0:	63c3      	str	r3, [r0, #60]	; 0x3c
  4062a2:	2400      	movs	r4, #0
  4062a4:	4607      	mov	r7, r0
  4062a6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4062aa:	2304      	movs	r3, #4
  4062ac:	2103      	movs	r1, #3
  4062ae:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4062b2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4062b6:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4062ba:	b083      	sub	sp, #12
  4062bc:	602c      	str	r4, [r5, #0]
  4062be:	606c      	str	r4, [r5, #4]
  4062c0:	60ac      	str	r4, [r5, #8]
  4062c2:	666c      	str	r4, [r5, #100]	; 0x64
  4062c4:	81ec      	strh	r4, [r5, #14]
  4062c6:	612c      	str	r4, [r5, #16]
  4062c8:	616c      	str	r4, [r5, #20]
  4062ca:	61ac      	str	r4, [r5, #24]
  4062cc:	81ab      	strh	r3, [r5, #12]
  4062ce:	4621      	mov	r1, r4
  4062d0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4062d4:	2208      	movs	r2, #8
  4062d6:	f7fc fb07 	bl	4028e8 <memset>
  4062da:	68be      	ldr	r6, [r7, #8]
  4062dc:	f8df b098 	ldr.w	fp, [pc, #152]	; 406378 <__sinit.part.1+0xe0>
  4062e0:	f8df a098 	ldr.w	sl, [pc, #152]	; 40637c <__sinit.part.1+0xe4>
  4062e4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 406380 <__sinit.part.1+0xe8>
  4062e8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 406384 <__sinit.part.1+0xec>
  4062ec:	f8c5 b020 	str.w	fp, [r5, #32]
  4062f0:	2301      	movs	r3, #1
  4062f2:	2209      	movs	r2, #9
  4062f4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4062f8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4062fc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  406300:	61ed      	str	r5, [r5, #28]
  406302:	4621      	mov	r1, r4
  406304:	81f3      	strh	r3, [r6, #14]
  406306:	81b2      	strh	r2, [r6, #12]
  406308:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40630c:	6034      	str	r4, [r6, #0]
  40630e:	6074      	str	r4, [r6, #4]
  406310:	60b4      	str	r4, [r6, #8]
  406312:	6674      	str	r4, [r6, #100]	; 0x64
  406314:	6134      	str	r4, [r6, #16]
  406316:	6174      	str	r4, [r6, #20]
  406318:	61b4      	str	r4, [r6, #24]
  40631a:	2208      	movs	r2, #8
  40631c:	9301      	str	r3, [sp, #4]
  40631e:	f7fc fae3 	bl	4028e8 <memset>
  406322:	68fd      	ldr	r5, [r7, #12]
  406324:	61f6      	str	r6, [r6, #28]
  406326:	2012      	movs	r0, #18
  406328:	2202      	movs	r2, #2
  40632a:	f8c6 b020 	str.w	fp, [r6, #32]
  40632e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  406332:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  406336:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40633a:	4621      	mov	r1, r4
  40633c:	81a8      	strh	r0, [r5, #12]
  40633e:	81ea      	strh	r2, [r5, #14]
  406340:	602c      	str	r4, [r5, #0]
  406342:	606c      	str	r4, [r5, #4]
  406344:	60ac      	str	r4, [r5, #8]
  406346:	666c      	str	r4, [r5, #100]	; 0x64
  406348:	612c      	str	r4, [r5, #16]
  40634a:	616c      	str	r4, [r5, #20]
  40634c:	61ac      	str	r4, [r5, #24]
  40634e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  406352:	2208      	movs	r2, #8
  406354:	f7fc fac8 	bl	4028e8 <memset>
  406358:	9b01      	ldr	r3, [sp, #4]
  40635a:	61ed      	str	r5, [r5, #28]
  40635c:	f8c5 b020 	str.w	fp, [r5, #32]
  406360:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  406364:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  406368:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40636c:	63bb      	str	r3, [r7, #56]	; 0x38
  40636e:	b003      	add	sp, #12
  406370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406374:	0040628d 	.word	0x0040628d
  406378:	00407c61 	.word	0x00407c61
  40637c:	00407c85 	.word	0x00407c85
  406380:	00407cc1 	.word	0x00407cc1
  406384:	00407ce1 	.word	0x00407ce1

00406388 <__sinit>:
  406388:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40638a:	b103      	cbz	r3, 40638e <__sinit+0x6>
  40638c:	4770      	bx	lr
  40638e:	f7ff bf83 	b.w	406298 <__sinit.part.1>
  406392:	bf00      	nop

00406394 <__sfp_lock_acquire>:
  406394:	4770      	bx	lr
  406396:	bf00      	nop

00406398 <__sfp_lock_release>:
  406398:	4770      	bx	lr
  40639a:	bf00      	nop

0040639c <__libc_fini_array>:
  40639c:	b538      	push	{r3, r4, r5, lr}
  40639e:	4d07      	ldr	r5, [pc, #28]	; (4063bc <__libc_fini_array+0x20>)
  4063a0:	4c07      	ldr	r4, [pc, #28]	; (4063c0 <__libc_fini_array+0x24>)
  4063a2:	1b2c      	subs	r4, r5, r4
  4063a4:	10a4      	asrs	r4, r4, #2
  4063a6:	d005      	beq.n	4063b4 <__libc_fini_array+0x18>
  4063a8:	3c01      	subs	r4, #1
  4063aa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4063ae:	4798      	blx	r3
  4063b0:	2c00      	cmp	r4, #0
  4063b2:	d1f9      	bne.n	4063a8 <__libc_fini_array+0xc>
  4063b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4063b8:	f003 b81e 	b.w	4093f8 <_fini>
  4063bc:	00409408 	.word	0x00409408
  4063c0:	00409404 	.word	0x00409404

004063c4 <__fputwc>:
  4063c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4063c8:	b082      	sub	sp, #8
  4063ca:	4680      	mov	r8, r0
  4063cc:	4689      	mov	r9, r1
  4063ce:	4614      	mov	r4, r2
  4063d0:	f000 fb3c 	bl	406a4c <__locale_mb_cur_max>
  4063d4:	2801      	cmp	r0, #1
  4063d6:	d033      	beq.n	406440 <__fputwc+0x7c>
  4063d8:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4063dc:	464a      	mov	r2, r9
  4063de:	a901      	add	r1, sp, #4
  4063e0:	4640      	mov	r0, r8
  4063e2:	f001 fdd1 	bl	407f88 <_wcrtomb_r>
  4063e6:	f1b0 3fff 	cmp.w	r0, #4294967295
  4063ea:	4682      	mov	sl, r0
  4063ec:	d021      	beq.n	406432 <__fputwc+0x6e>
  4063ee:	b388      	cbz	r0, 406454 <__fputwc+0x90>
  4063f0:	f89d 6004 	ldrb.w	r6, [sp, #4]
  4063f4:	2500      	movs	r5, #0
  4063f6:	e008      	b.n	40640a <__fputwc+0x46>
  4063f8:	6823      	ldr	r3, [r4, #0]
  4063fa:	1c5a      	adds	r2, r3, #1
  4063fc:	6022      	str	r2, [r4, #0]
  4063fe:	701e      	strb	r6, [r3, #0]
  406400:	3501      	adds	r5, #1
  406402:	4555      	cmp	r5, sl
  406404:	d226      	bcs.n	406454 <__fputwc+0x90>
  406406:	ab01      	add	r3, sp, #4
  406408:	5d5e      	ldrb	r6, [r3, r5]
  40640a:	68a3      	ldr	r3, [r4, #8]
  40640c:	3b01      	subs	r3, #1
  40640e:	2b00      	cmp	r3, #0
  406410:	60a3      	str	r3, [r4, #8]
  406412:	daf1      	bge.n	4063f8 <__fputwc+0x34>
  406414:	69a7      	ldr	r7, [r4, #24]
  406416:	42bb      	cmp	r3, r7
  406418:	4631      	mov	r1, r6
  40641a:	4622      	mov	r2, r4
  40641c:	4640      	mov	r0, r8
  40641e:	db01      	blt.n	406424 <__fputwc+0x60>
  406420:	2e0a      	cmp	r6, #10
  406422:	d1e9      	bne.n	4063f8 <__fputwc+0x34>
  406424:	f001 fd5a 	bl	407edc <__swbuf_r>
  406428:	1c43      	adds	r3, r0, #1
  40642a:	d1e9      	bne.n	406400 <__fputwc+0x3c>
  40642c:	b002      	add	sp, #8
  40642e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406432:	89a3      	ldrh	r3, [r4, #12]
  406434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406438:	81a3      	strh	r3, [r4, #12]
  40643a:	b002      	add	sp, #8
  40643c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406440:	f109 33ff 	add.w	r3, r9, #4294967295
  406444:	2bfe      	cmp	r3, #254	; 0xfe
  406446:	d8c7      	bhi.n	4063d8 <__fputwc+0x14>
  406448:	fa5f f689 	uxtb.w	r6, r9
  40644c:	4682      	mov	sl, r0
  40644e:	f88d 6004 	strb.w	r6, [sp, #4]
  406452:	e7cf      	b.n	4063f4 <__fputwc+0x30>
  406454:	4648      	mov	r0, r9
  406456:	b002      	add	sp, #8
  406458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040645c <_fputwc_r>:
  40645c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  406460:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  406464:	d10a      	bne.n	40647c <_fputwc_r+0x20>
  406466:	b410      	push	{r4}
  406468:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40646a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40646e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  406472:	6654      	str	r4, [r2, #100]	; 0x64
  406474:	8193      	strh	r3, [r2, #12]
  406476:	bc10      	pop	{r4}
  406478:	f7ff bfa4 	b.w	4063c4 <__fputwc>
  40647c:	f7ff bfa2 	b.w	4063c4 <__fputwc>

00406480 <_malloc_trim_r>:
  406480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406482:	4f23      	ldr	r7, [pc, #140]	; (406510 <_malloc_trim_r+0x90>)
  406484:	460c      	mov	r4, r1
  406486:	4606      	mov	r6, r0
  406488:	f000 fed6 	bl	407238 <__malloc_lock>
  40648c:	68bb      	ldr	r3, [r7, #8]
  40648e:	685d      	ldr	r5, [r3, #4]
  406490:	f025 0503 	bic.w	r5, r5, #3
  406494:	1b29      	subs	r1, r5, r4
  406496:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40649a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40649e:	f021 010f 	bic.w	r1, r1, #15
  4064a2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4064a6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4064aa:	db07      	blt.n	4064bc <_malloc_trim_r+0x3c>
  4064ac:	2100      	movs	r1, #0
  4064ae:	4630      	mov	r0, r6
  4064b0:	f001 fbc4 	bl	407c3c <_sbrk_r>
  4064b4:	68bb      	ldr	r3, [r7, #8]
  4064b6:	442b      	add	r3, r5
  4064b8:	4298      	cmp	r0, r3
  4064ba:	d004      	beq.n	4064c6 <_malloc_trim_r+0x46>
  4064bc:	4630      	mov	r0, r6
  4064be:	f000 febd 	bl	40723c <__malloc_unlock>
  4064c2:	2000      	movs	r0, #0
  4064c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4064c6:	4261      	negs	r1, r4
  4064c8:	4630      	mov	r0, r6
  4064ca:	f001 fbb7 	bl	407c3c <_sbrk_r>
  4064ce:	3001      	adds	r0, #1
  4064d0:	d00d      	beq.n	4064ee <_malloc_trim_r+0x6e>
  4064d2:	4b10      	ldr	r3, [pc, #64]	; (406514 <_malloc_trim_r+0x94>)
  4064d4:	68ba      	ldr	r2, [r7, #8]
  4064d6:	6819      	ldr	r1, [r3, #0]
  4064d8:	1b2d      	subs	r5, r5, r4
  4064da:	f045 0501 	orr.w	r5, r5, #1
  4064de:	4630      	mov	r0, r6
  4064e0:	1b09      	subs	r1, r1, r4
  4064e2:	6055      	str	r5, [r2, #4]
  4064e4:	6019      	str	r1, [r3, #0]
  4064e6:	f000 fea9 	bl	40723c <__malloc_unlock>
  4064ea:	2001      	movs	r0, #1
  4064ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4064ee:	2100      	movs	r1, #0
  4064f0:	4630      	mov	r0, r6
  4064f2:	f001 fba3 	bl	407c3c <_sbrk_r>
  4064f6:	68ba      	ldr	r2, [r7, #8]
  4064f8:	1a83      	subs	r3, r0, r2
  4064fa:	2b0f      	cmp	r3, #15
  4064fc:	ddde      	ble.n	4064bc <_malloc_trim_r+0x3c>
  4064fe:	4c06      	ldr	r4, [pc, #24]	; (406518 <_malloc_trim_r+0x98>)
  406500:	4904      	ldr	r1, [pc, #16]	; (406514 <_malloc_trim_r+0x94>)
  406502:	6824      	ldr	r4, [r4, #0]
  406504:	f043 0301 	orr.w	r3, r3, #1
  406508:	1b00      	subs	r0, r0, r4
  40650a:	6053      	str	r3, [r2, #4]
  40650c:	6008      	str	r0, [r1, #0]
  40650e:	e7d5      	b.n	4064bc <_malloc_trim_r+0x3c>
  406510:	204004a0 	.word	0x204004a0
  406514:	20400d1c 	.word	0x20400d1c
  406518:	204008ac 	.word	0x204008ac

0040651c <_free_r>:
  40651c:	2900      	cmp	r1, #0
  40651e:	d045      	beq.n	4065ac <_free_r+0x90>
  406520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406524:	460d      	mov	r5, r1
  406526:	4680      	mov	r8, r0
  406528:	f000 fe86 	bl	407238 <__malloc_lock>
  40652c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406530:	496a      	ldr	r1, [pc, #424]	; (4066dc <_free_r+0x1c0>)
  406532:	f027 0301 	bic.w	r3, r7, #1
  406536:	f1a5 0408 	sub.w	r4, r5, #8
  40653a:	18e2      	adds	r2, r4, r3
  40653c:	688e      	ldr	r6, [r1, #8]
  40653e:	6850      	ldr	r0, [r2, #4]
  406540:	42b2      	cmp	r2, r6
  406542:	f020 0003 	bic.w	r0, r0, #3
  406546:	d062      	beq.n	40660e <_free_r+0xf2>
  406548:	07fe      	lsls	r6, r7, #31
  40654a:	6050      	str	r0, [r2, #4]
  40654c:	d40b      	bmi.n	406566 <_free_r+0x4a>
  40654e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406552:	1be4      	subs	r4, r4, r7
  406554:	f101 0e08 	add.w	lr, r1, #8
  406558:	68a5      	ldr	r5, [r4, #8]
  40655a:	4575      	cmp	r5, lr
  40655c:	443b      	add	r3, r7
  40655e:	d06f      	beq.n	406640 <_free_r+0x124>
  406560:	68e7      	ldr	r7, [r4, #12]
  406562:	60ef      	str	r7, [r5, #12]
  406564:	60bd      	str	r5, [r7, #8]
  406566:	1815      	adds	r5, r2, r0
  406568:	686d      	ldr	r5, [r5, #4]
  40656a:	07ed      	lsls	r5, r5, #31
  40656c:	d542      	bpl.n	4065f4 <_free_r+0xd8>
  40656e:	f043 0201 	orr.w	r2, r3, #1
  406572:	6062      	str	r2, [r4, #4]
  406574:	50e3      	str	r3, [r4, r3]
  406576:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40657a:	d218      	bcs.n	4065ae <_free_r+0x92>
  40657c:	08db      	lsrs	r3, r3, #3
  40657e:	1c5a      	adds	r2, r3, #1
  406580:	684d      	ldr	r5, [r1, #4]
  406582:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  406586:	60a7      	str	r7, [r4, #8]
  406588:	2001      	movs	r0, #1
  40658a:	109b      	asrs	r3, r3, #2
  40658c:	fa00 f303 	lsl.w	r3, r0, r3
  406590:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  406594:	431d      	orrs	r5, r3
  406596:	3808      	subs	r0, #8
  406598:	60e0      	str	r0, [r4, #12]
  40659a:	604d      	str	r5, [r1, #4]
  40659c:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  4065a0:	60fc      	str	r4, [r7, #12]
  4065a2:	4640      	mov	r0, r8
  4065a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4065a8:	f000 be48 	b.w	40723c <__malloc_unlock>
  4065ac:	4770      	bx	lr
  4065ae:	0a5a      	lsrs	r2, r3, #9
  4065b0:	2a04      	cmp	r2, #4
  4065b2:	d853      	bhi.n	40665c <_free_r+0x140>
  4065b4:	099a      	lsrs	r2, r3, #6
  4065b6:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4065ba:	007f      	lsls	r7, r7, #1
  4065bc:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4065c0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4065c4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4065c8:	4944      	ldr	r1, [pc, #272]	; (4066dc <_free_r+0x1c0>)
  4065ca:	3808      	subs	r0, #8
  4065cc:	4290      	cmp	r0, r2
  4065ce:	d04d      	beq.n	40666c <_free_r+0x150>
  4065d0:	6851      	ldr	r1, [r2, #4]
  4065d2:	f021 0103 	bic.w	r1, r1, #3
  4065d6:	428b      	cmp	r3, r1
  4065d8:	d202      	bcs.n	4065e0 <_free_r+0xc4>
  4065da:	6892      	ldr	r2, [r2, #8]
  4065dc:	4290      	cmp	r0, r2
  4065de:	d1f7      	bne.n	4065d0 <_free_r+0xb4>
  4065e0:	68d0      	ldr	r0, [r2, #12]
  4065e2:	60e0      	str	r0, [r4, #12]
  4065e4:	60a2      	str	r2, [r4, #8]
  4065e6:	6084      	str	r4, [r0, #8]
  4065e8:	60d4      	str	r4, [r2, #12]
  4065ea:	4640      	mov	r0, r8
  4065ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4065f0:	f000 be24 	b.w	40723c <__malloc_unlock>
  4065f4:	6895      	ldr	r5, [r2, #8]
  4065f6:	4f3a      	ldr	r7, [pc, #232]	; (4066e0 <_free_r+0x1c4>)
  4065f8:	42bd      	cmp	r5, r7
  4065fa:	4403      	add	r3, r0
  4065fc:	d03f      	beq.n	40667e <_free_r+0x162>
  4065fe:	68d0      	ldr	r0, [r2, #12]
  406600:	60e8      	str	r0, [r5, #12]
  406602:	f043 0201 	orr.w	r2, r3, #1
  406606:	6085      	str	r5, [r0, #8]
  406608:	6062      	str	r2, [r4, #4]
  40660a:	50e3      	str	r3, [r4, r3]
  40660c:	e7b3      	b.n	406576 <_free_r+0x5a>
  40660e:	07ff      	lsls	r7, r7, #31
  406610:	4403      	add	r3, r0
  406612:	d407      	bmi.n	406624 <_free_r+0x108>
  406614:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406618:	1aa4      	subs	r4, r4, r2
  40661a:	4413      	add	r3, r2
  40661c:	68a0      	ldr	r0, [r4, #8]
  40661e:	68e2      	ldr	r2, [r4, #12]
  406620:	60c2      	str	r2, [r0, #12]
  406622:	6090      	str	r0, [r2, #8]
  406624:	4a2f      	ldr	r2, [pc, #188]	; (4066e4 <_free_r+0x1c8>)
  406626:	6812      	ldr	r2, [r2, #0]
  406628:	f043 0001 	orr.w	r0, r3, #1
  40662c:	4293      	cmp	r3, r2
  40662e:	6060      	str	r0, [r4, #4]
  406630:	608c      	str	r4, [r1, #8]
  406632:	d3b6      	bcc.n	4065a2 <_free_r+0x86>
  406634:	4b2c      	ldr	r3, [pc, #176]	; (4066e8 <_free_r+0x1cc>)
  406636:	4640      	mov	r0, r8
  406638:	6819      	ldr	r1, [r3, #0]
  40663a:	f7ff ff21 	bl	406480 <_malloc_trim_r>
  40663e:	e7b0      	b.n	4065a2 <_free_r+0x86>
  406640:	1811      	adds	r1, r2, r0
  406642:	6849      	ldr	r1, [r1, #4]
  406644:	07c9      	lsls	r1, r1, #31
  406646:	d444      	bmi.n	4066d2 <_free_r+0x1b6>
  406648:	6891      	ldr	r1, [r2, #8]
  40664a:	68d2      	ldr	r2, [r2, #12]
  40664c:	60ca      	str	r2, [r1, #12]
  40664e:	4403      	add	r3, r0
  406650:	f043 0001 	orr.w	r0, r3, #1
  406654:	6091      	str	r1, [r2, #8]
  406656:	6060      	str	r0, [r4, #4]
  406658:	50e3      	str	r3, [r4, r3]
  40665a:	e7a2      	b.n	4065a2 <_free_r+0x86>
  40665c:	2a14      	cmp	r2, #20
  40665e:	d817      	bhi.n	406690 <_free_r+0x174>
  406660:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406664:	007f      	lsls	r7, r7, #1
  406666:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40666a:	e7a9      	b.n	4065c0 <_free_r+0xa4>
  40666c:	10aa      	asrs	r2, r5, #2
  40666e:	684b      	ldr	r3, [r1, #4]
  406670:	2501      	movs	r5, #1
  406672:	fa05 f202 	lsl.w	r2, r5, r2
  406676:	4313      	orrs	r3, r2
  406678:	604b      	str	r3, [r1, #4]
  40667a:	4602      	mov	r2, r0
  40667c:	e7b1      	b.n	4065e2 <_free_r+0xc6>
  40667e:	f043 0201 	orr.w	r2, r3, #1
  406682:	614c      	str	r4, [r1, #20]
  406684:	610c      	str	r4, [r1, #16]
  406686:	60e5      	str	r5, [r4, #12]
  406688:	60a5      	str	r5, [r4, #8]
  40668a:	6062      	str	r2, [r4, #4]
  40668c:	50e3      	str	r3, [r4, r3]
  40668e:	e788      	b.n	4065a2 <_free_r+0x86>
  406690:	2a54      	cmp	r2, #84	; 0x54
  406692:	d806      	bhi.n	4066a2 <_free_r+0x186>
  406694:	0b1a      	lsrs	r2, r3, #12
  406696:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40669a:	007f      	lsls	r7, r7, #1
  40669c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4066a0:	e78e      	b.n	4065c0 <_free_r+0xa4>
  4066a2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4066a6:	d806      	bhi.n	4066b6 <_free_r+0x19a>
  4066a8:	0bda      	lsrs	r2, r3, #15
  4066aa:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4066ae:	007f      	lsls	r7, r7, #1
  4066b0:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4066b4:	e784      	b.n	4065c0 <_free_r+0xa4>
  4066b6:	f240 5054 	movw	r0, #1364	; 0x554
  4066ba:	4282      	cmp	r2, r0
  4066bc:	d806      	bhi.n	4066cc <_free_r+0x1b0>
  4066be:	0c9a      	lsrs	r2, r3, #18
  4066c0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4066c4:	007f      	lsls	r7, r7, #1
  4066c6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4066ca:	e779      	b.n	4065c0 <_free_r+0xa4>
  4066cc:	27fe      	movs	r7, #254	; 0xfe
  4066ce:	257e      	movs	r5, #126	; 0x7e
  4066d0:	e776      	b.n	4065c0 <_free_r+0xa4>
  4066d2:	f043 0201 	orr.w	r2, r3, #1
  4066d6:	6062      	str	r2, [r4, #4]
  4066d8:	50e3      	str	r3, [r4, r3]
  4066da:	e762      	b.n	4065a2 <_free_r+0x86>
  4066dc:	204004a0 	.word	0x204004a0
  4066e0:	204004a8 	.word	0x204004a8
  4066e4:	204008a8 	.word	0x204008a8
  4066e8:	20400d18 	.word	0x20400d18

004066ec <__sfvwrite_r>:
  4066ec:	6893      	ldr	r3, [r2, #8]
  4066ee:	2b00      	cmp	r3, #0
  4066f0:	d076      	beq.n	4067e0 <__sfvwrite_r+0xf4>
  4066f2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4066f6:	898b      	ldrh	r3, [r1, #12]
  4066f8:	b085      	sub	sp, #20
  4066fa:	460c      	mov	r4, r1
  4066fc:	0719      	lsls	r1, r3, #28
  4066fe:	9001      	str	r0, [sp, #4]
  406700:	4616      	mov	r6, r2
  406702:	d529      	bpl.n	406758 <__sfvwrite_r+0x6c>
  406704:	6922      	ldr	r2, [r4, #16]
  406706:	b33a      	cbz	r2, 406758 <__sfvwrite_r+0x6c>
  406708:	f003 0802 	and.w	r8, r3, #2
  40670c:	fa1f f088 	uxth.w	r0, r8
  406710:	6835      	ldr	r5, [r6, #0]
  406712:	2800      	cmp	r0, #0
  406714:	d02f      	beq.n	406776 <__sfvwrite_r+0x8a>
  406716:	f04f 0900 	mov.w	r9, #0
  40671a:	4fb4      	ldr	r7, [pc, #720]	; (4069ec <__sfvwrite_r+0x300>)
  40671c:	46c8      	mov	r8, r9
  40671e:	46b2      	mov	sl, r6
  406720:	45b8      	cmp	r8, r7
  406722:	4643      	mov	r3, r8
  406724:	464a      	mov	r2, r9
  406726:	bf28      	it	cs
  406728:	463b      	movcs	r3, r7
  40672a:	9801      	ldr	r0, [sp, #4]
  40672c:	f1b8 0f00 	cmp.w	r8, #0
  406730:	d050      	beq.n	4067d4 <__sfvwrite_r+0xe8>
  406732:	69e1      	ldr	r1, [r4, #28]
  406734:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406736:	47b0      	blx	r6
  406738:	2800      	cmp	r0, #0
  40673a:	dd71      	ble.n	406820 <__sfvwrite_r+0x134>
  40673c:	f8da 3008 	ldr.w	r3, [sl, #8]
  406740:	1a1b      	subs	r3, r3, r0
  406742:	4481      	add	r9, r0
  406744:	ebc0 0808 	rsb	r8, r0, r8
  406748:	f8ca 3008 	str.w	r3, [sl, #8]
  40674c:	2b00      	cmp	r3, #0
  40674e:	d1e7      	bne.n	406720 <__sfvwrite_r+0x34>
  406750:	2000      	movs	r0, #0
  406752:	b005      	add	sp, #20
  406754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406758:	4621      	mov	r1, r4
  40675a:	9801      	ldr	r0, [sp, #4]
  40675c:	f7fe fca6 	bl	4050ac <__swsetup_r>
  406760:	2800      	cmp	r0, #0
  406762:	f040 813a 	bne.w	4069da <__sfvwrite_r+0x2ee>
  406766:	89a3      	ldrh	r3, [r4, #12]
  406768:	6835      	ldr	r5, [r6, #0]
  40676a:	f003 0802 	and.w	r8, r3, #2
  40676e:	fa1f f088 	uxth.w	r0, r8
  406772:	2800      	cmp	r0, #0
  406774:	d1cf      	bne.n	406716 <__sfvwrite_r+0x2a>
  406776:	f013 0901 	ands.w	r9, r3, #1
  40677a:	d15b      	bne.n	406834 <__sfvwrite_r+0x148>
  40677c:	464f      	mov	r7, r9
  40677e:	9602      	str	r6, [sp, #8]
  406780:	b31f      	cbz	r7, 4067ca <__sfvwrite_r+0xde>
  406782:	059a      	lsls	r2, r3, #22
  406784:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406788:	d52c      	bpl.n	4067e4 <__sfvwrite_r+0xf8>
  40678a:	4547      	cmp	r7, r8
  40678c:	46c2      	mov	sl, r8
  40678e:	f0c0 80a4 	bcc.w	4068da <__sfvwrite_r+0x1ee>
  406792:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406796:	f040 80b1 	bne.w	4068fc <__sfvwrite_r+0x210>
  40679a:	6820      	ldr	r0, [r4, #0]
  40679c:	4652      	mov	r2, sl
  40679e:	4649      	mov	r1, r9
  4067a0:	f000 fce6 	bl	407170 <memmove>
  4067a4:	68a0      	ldr	r0, [r4, #8]
  4067a6:	6823      	ldr	r3, [r4, #0]
  4067a8:	ebc8 0000 	rsb	r0, r8, r0
  4067ac:	4453      	add	r3, sl
  4067ae:	60a0      	str	r0, [r4, #8]
  4067b0:	6023      	str	r3, [r4, #0]
  4067b2:	4638      	mov	r0, r7
  4067b4:	9a02      	ldr	r2, [sp, #8]
  4067b6:	6893      	ldr	r3, [r2, #8]
  4067b8:	1a1b      	subs	r3, r3, r0
  4067ba:	4481      	add	r9, r0
  4067bc:	1a3f      	subs	r7, r7, r0
  4067be:	6093      	str	r3, [r2, #8]
  4067c0:	2b00      	cmp	r3, #0
  4067c2:	d0c5      	beq.n	406750 <__sfvwrite_r+0x64>
  4067c4:	89a3      	ldrh	r3, [r4, #12]
  4067c6:	2f00      	cmp	r7, #0
  4067c8:	d1db      	bne.n	406782 <__sfvwrite_r+0x96>
  4067ca:	f8d5 9000 	ldr.w	r9, [r5]
  4067ce:	686f      	ldr	r7, [r5, #4]
  4067d0:	3508      	adds	r5, #8
  4067d2:	e7d5      	b.n	406780 <__sfvwrite_r+0x94>
  4067d4:	f8d5 9000 	ldr.w	r9, [r5]
  4067d8:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4067dc:	3508      	adds	r5, #8
  4067de:	e79f      	b.n	406720 <__sfvwrite_r+0x34>
  4067e0:	2000      	movs	r0, #0
  4067e2:	4770      	bx	lr
  4067e4:	6820      	ldr	r0, [r4, #0]
  4067e6:	6923      	ldr	r3, [r4, #16]
  4067e8:	4298      	cmp	r0, r3
  4067ea:	d803      	bhi.n	4067f4 <__sfvwrite_r+0x108>
  4067ec:	6961      	ldr	r1, [r4, #20]
  4067ee:	428f      	cmp	r7, r1
  4067f0:	f080 80b7 	bcs.w	406962 <__sfvwrite_r+0x276>
  4067f4:	45b8      	cmp	r8, r7
  4067f6:	bf28      	it	cs
  4067f8:	46b8      	movcs	r8, r7
  4067fa:	4642      	mov	r2, r8
  4067fc:	4649      	mov	r1, r9
  4067fe:	f000 fcb7 	bl	407170 <memmove>
  406802:	68a3      	ldr	r3, [r4, #8]
  406804:	6822      	ldr	r2, [r4, #0]
  406806:	ebc8 0303 	rsb	r3, r8, r3
  40680a:	4442      	add	r2, r8
  40680c:	60a3      	str	r3, [r4, #8]
  40680e:	6022      	str	r2, [r4, #0]
  406810:	2b00      	cmp	r3, #0
  406812:	d149      	bne.n	4068a8 <__sfvwrite_r+0x1bc>
  406814:	4621      	mov	r1, r4
  406816:	9801      	ldr	r0, [sp, #4]
  406818:	f7ff fd22 	bl	406260 <_fflush_r>
  40681c:	2800      	cmp	r0, #0
  40681e:	d043      	beq.n	4068a8 <__sfvwrite_r+0x1bc>
  406820:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406824:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406828:	f04f 30ff 	mov.w	r0, #4294967295
  40682c:	81a3      	strh	r3, [r4, #12]
  40682e:	b005      	add	sp, #20
  406830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406834:	4680      	mov	r8, r0
  406836:	9002      	str	r0, [sp, #8]
  406838:	4682      	mov	sl, r0
  40683a:	4681      	mov	r9, r0
  40683c:	f1b9 0f00 	cmp.w	r9, #0
  406840:	d02a      	beq.n	406898 <__sfvwrite_r+0x1ac>
  406842:	9b02      	ldr	r3, [sp, #8]
  406844:	2b00      	cmp	r3, #0
  406846:	d04c      	beq.n	4068e2 <__sfvwrite_r+0x1f6>
  406848:	6820      	ldr	r0, [r4, #0]
  40684a:	6923      	ldr	r3, [r4, #16]
  40684c:	6962      	ldr	r2, [r4, #20]
  40684e:	45c8      	cmp	r8, r9
  406850:	46c3      	mov	fp, r8
  406852:	bf28      	it	cs
  406854:	46cb      	movcs	fp, r9
  406856:	4298      	cmp	r0, r3
  406858:	465f      	mov	r7, fp
  40685a:	d904      	bls.n	406866 <__sfvwrite_r+0x17a>
  40685c:	68a3      	ldr	r3, [r4, #8]
  40685e:	4413      	add	r3, r2
  406860:	459b      	cmp	fp, r3
  406862:	f300 8090 	bgt.w	406986 <__sfvwrite_r+0x29a>
  406866:	4593      	cmp	fp, r2
  406868:	db20      	blt.n	4068ac <__sfvwrite_r+0x1c0>
  40686a:	4613      	mov	r3, r2
  40686c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40686e:	69e1      	ldr	r1, [r4, #28]
  406870:	9801      	ldr	r0, [sp, #4]
  406872:	4652      	mov	r2, sl
  406874:	47b8      	blx	r7
  406876:	1e07      	subs	r7, r0, #0
  406878:	ddd2      	ble.n	406820 <__sfvwrite_r+0x134>
  40687a:	ebb8 0807 	subs.w	r8, r8, r7
  40687e:	d023      	beq.n	4068c8 <__sfvwrite_r+0x1dc>
  406880:	68b3      	ldr	r3, [r6, #8]
  406882:	1bdb      	subs	r3, r3, r7
  406884:	44ba      	add	sl, r7
  406886:	ebc7 0909 	rsb	r9, r7, r9
  40688a:	60b3      	str	r3, [r6, #8]
  40688c:	2b00      	cmp	r3, #0
  40688e:	f43f af5f 	beq.w	406750 <__sfvwrite_r+0x64>
  406892:	f1b9 0f00 	cmp.w	r9, #0
  406896:	d1d4      	bne.n	406842 <__sfvwrite_r+0x156>
  406898:	2300      	movs	r3, #0
  40689a:	f8d5 a000 	ldr.w	sl, [r5]
  40689e:	f8d5 9004 	ldr.w	r9, [r5, #4]
  4068a2:	9302      	str	r3, [sp, #8]
  4068a4:	3508      	adds	r5, #8
  4068a6:	e7c9      	b.n	40683c <__sfvwrite_r+0x150>
  4068a8:	4640      	mov	r0, r8
  4068aa:	e783      	b.n	4067b4 <__sfvwrite_r+0xc8>
  4068ac:	465a      	mov	r2, fp
  4068ae:	4651      	mov	r1, sl
  4068b0:	f000 fc5e 	bl	407170 <memmove>
  4068b4:	68a2      	ldr	r2, [r4, #8]
  4068b6:	6823      	ldr	r3, [r4, #0]
  4068b8:	ebcb 0202 	rsb	r2, fp, r2
  4068bc:	445b      	add	r3, fp
  4068be:	ebb8 0807 	subs.w	r8, r8, r7
  4068c2:	60a2      	str	r2, [r4, #8]
  4068c4:	6023      	str	r3, [r4, #0]
  4068c6:	d1db      	bne.n	406880 <__sfvwrite_r+0x194>
  4068c8:	4621      	mov	r1, r4
  4068ca:	9801      	ldr	r0, [sp, #4]
  4068cc:	f7ff fcc8 	bl	406260 <_fflush_r>
  4068d0:	2800      	cmp	r0, #0
  4068d2:	d1a5      	bne.n	406820 <__sfvwrite_r+0x134>
  4068d4:	f8cd 8008 	str.w	r8, [sp, #8]
  4068d8:	e7d2      	b.n	406880 <__sfvwrite_r+0x194>
  4068da:	6820      	ldr	r0, [r4, #0]
  4068dc:	46b8      	mov	r8, r7
  4068de:	46ba      	mov	sl, r7
  4068e0:	e75c      	b.n	40679c <__sfvwrite_r+0xb0>
  4068e2:	464a      	mov	r2, r9
  4068e4:	210a      	movs	r1, #10
  4068e6:	4650      	mov	r0, sl
  4068e8:	f000 fbf2 	bl	4070d0 <memchr>
  4068ec:	2800      	cmp	r0, #0
  4068ee:	d06f      	beq.n	4069d0 <__sfvwrite_r+0x2e4>
  4068f0:	3001      	adds	r0, #1
  4068f2:	2301      	movs	r3, #1
  4068f4:	ebca 0800 	rsb	r8, sl, r0
  4068f8:	9302      	str	r3, [sp, #8]
  4068fa:	e7a5      	b.n	406848 <__sfvwrite_r+0x15c>
  4068fc:	6962      	ldr	r2, [r4, #20]
  4068fe:	6820      	ldr	r0, [r4, #0]
  406900:	6921      	ldr	r1, [r4, #16]
  406902:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  406906:	ebc1 0a00 	rsb	sl, r1, r0
  40690a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40690e:	f10a 0001 	add.w	r0, sl, #1
  406912:	ea4f 0868 	mov.w	r8, r8, asr #1
  406916:	4438      	add	r0, r7
  406918:	4540      	cmp	r0, r8
  40691a:	4642      	mov	r2, r8
  40691c:	bf84      	itt	hi
  40691e:	4680      	movhi	r8, r0
  406920:	4642      	movhi	r2, r8
  406922:	055b      	lsls	r3, r3, #21
  406924:	d542      	bpl.n	4069ac <__sfvwrite_r+0x2c0>
  406926:	4611      	mov	r1, r2
  406928:	9801      	ldr	r0, [sp, #4]
  40692a:	f000 f915 	bl	406b58 <_malloc_r>
  40692e:	4683      	mov	fp, r0
  406930:	2800      	cmp	r0, #0
  406932:	d055      	beq.n	4069e0 <__sfvwrite_r+0x2f4>
  406934:	4652      	mov	r2, sl
  406936:	6921      	ldr	r1, [r4, #16]
  406938:	f7fb ff3c 	bl	4027b4 <memcpy>
  40693c:	89a3      	ldrh	r3, [r4, #12]
  40693e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  406942:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406946:	81a3      	strh	r3, [r4, #12]
  406948:	ebca 0308 	rsb	r3, sl, r8
  40694c:	eb0b 000a 	add.w	r0, fp, sl
  406950:	f8c4 8014 	str.w	r8, [r4, #20]
  406954:	f8c4 b010 	str.w	fp, [r4, #16]
  406958:	6020      	str	r0, [r4, #0]
  40695a:	60a3      	str	r3, [r4, #8]
  40695c:	46b8      	mov	r8, r7
  40695e:	46ba      	mov	sl, r7
  406960:	e71c      	b.n	40679c <__sfvwrite_r+0xb0>
  406962:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  406966:	42bb      	cmp	r3, r7
  406968:	bf28      	it	cs
  40696a:	463b      	movcs	r3, r7
  40696c:	464a      	mov	r2, r9
  40696e:	fb93 f3f1 	sdiv	r3, r3, r1
  406972:	9801      	ldr	r0, [sp, #4]
  406974:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406976:	fb01 f303 	mul.w	r3, r1, r3
  40697a:	69e1      	ldr	r1, [r4, #28]
  40697c:	47b0      	blx	r6
  40697e:	2800      	cmp	r0, #0
  406980:	f73f af18 	bgt.w	4067b4 <__sfvwrite_r+0xc8>
  406984:	e74c      	b.n	406820 <__sfvwrite_r+0x134>
  406986:	461a      	mov	r2, r3
  406988:	4651      	mov	r1, sl
  40698a:	9303      	str	r3, [sp, #12]
  40698c:	f000 fbf0 	bl	407170 <memmove>
  406990:	6822      	ldr	r2, [r4, #0]
  406992:	9b03      	ldr	r3, [sp, #12]
  406994:	9801      	ldr	r0, [sp, #4]
  406996:	441a      	add	r2, r3
  406998:	6022      	str	r2, [r4, #0]
  40699a:	4621      	mov	r1, r4
  40699c:	f7ff fc60 	bl	406260 <_fflush_r>
  4069a0:	9b03      	ldr	r3, [sp, #12]
  4069a2:	2800      	cmp	r0, #0
  4069a4:	f47f af3c 	bne.w	406820 <__sfvwrite_r+0x134>
  4069a8:	461f      	mov	r7, r3
  4069aa:	e766      	b.n	40687a <__sfvwrite_r+0x18e>
  4069ac:	9801      	ldr	r0, [sp, #4]
  4069ae:	f000 ff55 	bl	40785c <_realloc_r>
  4069b2:	4683      	mov	fp, r0
  4069b4:	2800      	cmp	r0, #0
  4069b6:	d1c7      	bne.n	406948 <__sfvwrite_r+0x25c>
  4069b8:	9d01      	ldr	r5, [sp, #4]
  4069ba:	6921      	ldr	r1, [r4, #16]
  4069bc:	4628      	mov	r0, r5
  4069be:	f7ff fdad 	bl	40651c <_free_r>
  4069c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4069c6:	220c      	movs	r2, #12
  4069c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4069cc:	602a      	str	r2, [r5, #0]
  4069ce:	e729      	b.n	406824 <__sfvwrite_r+0x138>
  4069d0:	2301      	movs	r3, #1
  4069d2:	f109 0801 	add.w	r8, r9, #1
  4069d6:	9302      	str	r3, [sp, #8]
  4069d8:	e736      	b.n	406848 <__sfvwrite_r+0x15c>
  4069da:	f04f 30ff 	mov.w	r0, #4294967295
  4069de:	e6b8      	b.n	406752 <__sfvwrite_r+0x66>
  4069e0:	9a01      	ldr	r2, [sp, #4]
  4069e2:	230c      	movs	r3, #12
  4069e4:	6013      	str	r3, [r2, #0]
  4069e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4069ea:	e71b      	b.n	406824 <__sfvwrite_r+0x138>
  4069ec:	7ffffc00 	.word	0x7ffffc00

004069f0 <_fwalk_reent>:
  4069f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4069f4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4069f8:	d01f      	beq.n	406a3a <_fwalk_reent+0x4a>
  4069fa:	4688      	mov	r8, r1
  4069fc:	4606      	mov	r6, r0
  4069fe:	f04f 0900 	mov.w	r9, #0
  406a02:	687d      	ldr	r5, [r7, #4]
  406a04:	68bc      	ldr	r4, [r7, #8]
  406a06:	3d01      	subs	r5, #1
  406a08:	d411      	bmi.n	406a2e <_fwalk_reent+0x3e>
  406a0a:	89a3      	ldrh	r3, [r4, #12]
  406a0c:	2b01      	cmp	r3, #1
  406a0e:	f105 35ff 	add.w	r5, r5, #4294967295
  406a12:	d908      	bls.n	406a26 <_fwalk_reent+0x36>
  406a14:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406a18:	3301      	adds	r3, #1
  406a1a:	4621      	mov	r1, r4
  406a1c:	4630      	mov	r0, r6
  406a1e:	d002      	beq.n	406a26 <_fwalk_reent+0x36>
  406a20:	47c0      	blx	r8
  406a22:	ea49 0900 	orr.w	r9, r9, r0
  406a26:	1c6b      	adds	r3, r5, #1
  406a28:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406a2c:	d1ed      	bne.n	406a0a <_fwalk_reent+0x1a>
  406a2e:	683f      	ldr	r7, [r7, #0]
  406a30:	2f00      	cmp	r7, #0
  406a32:	d1e6      	bne.n	406a02 <_fwalk_reent+0x12>
  406a34:	4648      	mov	r0, r9
  406a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406a3a:	46b9      	mov	r9, r7
  406a3c:	4648      	mov	r0, r9
  406a3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406a42:	bf00      	nop

00406a44 <__locale_charset>:
  406a44:	4800      	ldr	r0, [pc, #0]	; (406a48 <__locale_charset+0x4>)
  406a46:	4770      	bx	lr
  406a48:	2040047c 	.word	0x2040047c

00406a4c <__locale_mb_cur_max>:
  406a4c:	4b01      	ldr	r3, [pc, #4]	; (406a54 <__locale_mb_cur_max+0x8>)
  406a4e:	6818      	ldr	r0, [r3, #0]
  406a50:	4770      	bx	lr
  406a52:	bf00      	nop
  406a54:	2040049c 	.word	0x2040049c

00406a58 <_localeconv_r>:
  406a58:	4800      	ldr	r0, [pc, #0]	; (406a5c <_localeconv_r+0x4>)
  406a5a:	4770      	bx	lr
  406a5c:	20400444 	.word	0x20400444

00406a60 <__swhatbuf_r>:
  406a60:	b570      	push	{r4, r5, r6, lr}
  406a62:	460d      	mov	r5, r1
  406a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406a68:	2900      	cmp	r1, #0
  406a6a:	b090      	sub	sp, #64	; 0x40
  406a6c:	4614      	mov	r4, r2
  406a6e:	461e      	mov	r6, r3
  406a70:	db14      	blt.n	406a9c <__swhatbuf_r+0x3c>
  406a72:	aa01      	add	r2, sp, #4
  406a74:	f001 fbac 	bl	4081d0 <_fstat_r>
  406a78:	2800      	cmp	r0, #0
  406a7a:	db0f      	blt.n	406a9c <__swhatbuf_r+0x3c>
  406a7c:	9a02      	ldr	r2, [sp, #8]
  406a7e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406a82:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406a86:	fab2 f282 	clz	r2, r2
  406a8a:	0952      	lsrs	r2, r2, #5
  406a8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406a90:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406a94:	6032      	str	r2, [r6, #0]
  406a96:	6023      	str	r3, [r4, #0]
  406a98:	b010      	add	sp, #64	; 0x40
  406a9a:	bd70      	pop	{r4, r5, r6, pc}
  406a9c:	89a8      	ldrh	r0, [r5, #12]
  406a9e:	f000 0080 	and.w	r0, r0, #128	; 0x80
  406aa2:	b282      	uxth	r2, r0
  406aa4:	2000      	movs	r0, #0
  406aa6:	6030      	str	r0, [r6, #0]
  406aa8:	b11a      	cbz	r2, 406ab2 <__swhatbuf_r+0x52>
  406aaa:	2340      	movs	r3, #64	; 0x40
  406aac:	6023      	str	r3, [r4, #0]
  406aae:	b010      	add	sp, #64	; 0x40
  406ab0:	bd70      	pop	{r4, r5, r6, pc}
  406ab2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406ab6:	4610      	mov	r0, r2
  406ab8:	6023      	str	r3, [r4, #0]
  406aba:	b010      	add	sp, #64	; 0x40
  406abc:	bd70      	pop	{r4, r5, r6, pc}
  406abe:	bf00      	nop

00406ac0 <__smakebuf_r>:
  406ac0:	898a      	ldrh	r2, [r1, #12]
  406ac2:	0792      	lsls	r2, r2, #30
  406ac4:	460b      	mov	r3, r1
  406ac6:	d506      	bpl.n	406ad6 <__smakebuf_r+0x16>
  406ac8:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406acc:	2101      	movs	r1, #1
  406ace:	601a      	str	r2, [r3, #0]
  406ad0:	611a      	str	r2, [r3, #16]
  406ad2:	6159      	str	r1, [r3, #20]
  406ad4:	4770      	bx	lr
  406ad6:	b5f0      	push	{r4, r5, r6, r7, lr}
  406ad8:	b083      	sub	sp, #12
  406ada:	ab01      	add	r3, sp, #4
  406adc:	466a      	mov	r2, sp
  406ade:	460c      	mov	r4, r1
  406ae0:	4605      	mov	r5, r0
  406ae2:	f7ff ffbd 	bl	406a60 <__swhatbuf_r>
  406ae6:	9900      	ldr	r1, [sp, #0]
  406ae8:	4606      	mov	r6, r0
  406aea:	4628      	mov	r0, r5
  406aec:	f000 f834 	bl	406b58 <_malloc_r>
  406af0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406af4:	b1d0      	cbz	r0, 406b2c <__smakebuf_r+0x6c>
  406af6:	9a01      	ldr	r2, [sp, #4]
  406af8:	4f12      	ldr	r7, [pc, #72]	; (406b44 <__smakebuf_r+0x84>)
  406afa:	9900      	ldr	r1, [sp, #0]
  406afc:	63ef      	str	r7, [r5, #60]	; 0x3c
  406afe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406b02:	81a3      	strh	r3, [r4, #12]
  406b04:	6020      	str	r0, [r4, #0]
  406b06:	6120      	str	r0, [r4, #16]
  406b08:	6161      	str	r1, [r4, #20]
  406b0a:	b91a      	cbnz	r2, 406b14 <__smakebuf_r+0x54>
  406b0c:	4333      	orrs	r3, r6
  406b0e:	81a3      	strh	r3, [r4, #12]
  406b10:	b003      	add	sp, #12
  406b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406b14:	4628      	mov	r0, r5
  406b16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406b1a:	f001 fb6d 	bl	4081f8 <_isatty_r>
  406b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406b22:	2800      	cmp	r0, #0
  406b24:	d0f2      	beq.n	406b0c <__smakebuf_r+0x4c>
  406b26:	f043 0301 	orr.w	r3, r3, #1
  406b2a:	e7ef      	b.n	406b0c <__smakebuf_r+0x4c>
  406b2c:	059a      	lsls	r2, r3, #22
  406b2e:	d4ef      	bmi.n	406b10 <__smakebuf_r+0x50>
  406b30:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406b34:	f043 0302 	orr.w	r3, r3, #2
  406b38:	2101      	movs	r1, #1
  406b3a:	81a3      	strh	r3, [r4, #12]
  406b3c:	6022      	str	r2, [r4, #0]
  406b3e:	6122      	str	r2, [r4, #16]
  406b40:	6161      	str	r1, [r4, #20]
  406b42:	e7e5      	b.n	406b10 <__smakebuf_r+0x50>
  406b44:	0040628d 	.word	0x0040628d

00406b48 <malloc>:
  406b48:	4b02      	ldr	r3, [pc, #8]	; (406b54 <malloc+0xc>)
  406b4a:	4601      	mov	r1, r0
  406b4c:	6818      	ldr	r0, [r3, #0]
  406b4e:	f000 b803 	b.w	406b58 <_malloc_r>
  406b52:	bf00      	nop
  406b54:	20400440 	.word	0x20400440

00406b58 <_malloc_r>:
  406b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406b5c:	f101 050b 	add.w	r5, r1, #11
  406b60:	2d16      	cmp	r5, #22
  406b62:	b083      	sub	sp, #12
  406b64:	4606      	mov	r6, r0
  406b66:	f240 809f 	bls.w	406ca8 <_malloc_r+0x150>
  406b6a:	f035 0507 	bics.w	r5, r5, #7
  406b6e:	f100 80bf 	bmi.w	406cf0 <_malloc_r+0x198>
  406b72:	42a9      	cmp	r1, r5
  406b74:	f200 80bc 	bhi.w	406cf0 <_malloc_r+0x198>
  406b78:	f000 fb5e 	bl	407238 <__malloc_lock>
  406b7c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  406b80:	f0c0 829c 	bcc.w	4070bc <_malloc_r+0x564>
  406b84:	0a6b      	lsrs	r3, r5, #9
  406b86:	f000 80ba 	beq.w	406cfe <_malloc_r+0x1a6>
  406b8a:	2b04      	cmp	r3, #4
  406b8c:	f200 8183 	bhi.w	406e96 <_malloc_r+0x33e>
  406b90:	09a8      	lsrs	r0, r5, #6
  406b92:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  406b96:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406b9a:	3038      	adds	r0, #56	; 0x38
  406b9c:	4fc4      	ldr	r7, [pc, #784]	; (406eb0 <_malloc_r+0x358>)
  406b9e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  406ba2:	f1a3 0108 	sub.w	r1, r3, #8
  406ba6:	685c      	ldr	r4, [r3, #4]
  406ba8:	42a1      	cmp	r1, r4
  406baa:	d107      	bne.n	406bbc <_malloc_r+0x64>
  406bac:	e0ac      	b.n	406d08 <_malloc_r+0x1b0>
  406bae:	2a00      	cmp	r2, #0
  406bb0:	f280 80ac 	bge.w	406d0c <_malloc_r+0x1b4>
  406bb4:	68e4      	ldr	r4, [r4, #12]
  406bb6:	42a1      	cmp	r1, r4
  406bb8:	f000 80a6 	beq.w	406d08 <_malloc_r+0x1b0>
  406bbc:	6863      	ldr	r3, [r4, #4]
  406bbe:	f023 0303 	bic.w	r3, r3, #3
  406bc2:	1b5a      	subs	r2, r3, r5
  406bc4:	2a0f      	cmp	r2, #15
  406bc6:	ddf2      	ble.n	406bae <_malloc_r+0x56>
  406bc8:	49b9      	ldr	r1, [pc, #740]	; (406eb0 <_malloc_r+0x358>)
  406bca:	693c      	ldr	r4, [r7, #16]
  406bcc:	f101 0e08 	add.w	lr, r1, #8
  406bd0:	4574      	cmp	r4, lr
  406bd2:	f000 81b3 	beq.w	406f3c <_malloc_r+0x3e4>
  406bd6:	6863      	ldr	r3, [r4, #4]
  406bd8:	f023 0303 	bic.w	r3, r3, #3
  406bdc:	1b5a      	subs	r2, r3, r5
  406bde:	2a0f      	cmp	r2, #15
  406be0:	f300 8199 	bgt.w	406f16 <_malloc_r+0x3be>
  406be4:	2a00      	cmp	r2, #0
  406be6:	f8c1 e014 	str.w	lr, [r1, #20]
  406bea:	f8c1 e010 	str.w	lr, [r1, #16]
  406bee:	f280 809e 	bge.w	406d2e <_malloc_r+0x1d6>
  406bf2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406bf6:	f080 8167 	bcs.w	406ec8 <_malloc_r+0x370>
  406bfa:	08db      	lsrs	r3, r3, #3
  406bfc:	f103 0c01 	add.w	ip, r3, #1
  406c00:	2201      	movs	r2, #1
  406c02:	109b      	asrs	r3, r3, #2
  406c04:	fa02 f303 	lsl.w	r3, r2, r3
  406c08:	684a      	ldr	r2, [r1, #4]
  406c0a:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  406c0e:	f8c4 8008 	str.w	r8, [r4, #8]
  406c12:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  406c16:	431a      	orrs	r2, r3
  406c18:	f1a9 0308 	sub.w	r3, r9, #8
  406c1c:	60e3      	str	r3, [r4, #12]
  406c1e:	604a      	str	r2, [r1, #4]
  406c20:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  406c24:	f8c8 400c 	str.w	r4, [r8, #12]
  406c28:	1083      	asrs	r3, r0, #2
  406c2a:	2401      	movs	r4, #1
  406c2c:	409c      	lsls	r4, r3
  406c2e:	4294      	cmp	r4, r2
  406c30:	f200 808a 	bhi.w	406d48 <_malloc_r+0x1f0>
  406c34:	4214      	tst	r4, r2
  406c36:	d106      	bne.n	406c46 <_malloc_r+0xee>
  406c38:	f020 0003 	bic.w	r0, r0, #3
  406c3c:	0064      	lsls	r4, r4, #1
  406c3e:	4214      	tst	r4, r2
  406c40:	f100 0004 	add.w	r0, r0, #4
  406c44:	d0fa      	beq.n	406c3c <_malloc_r+0xe4>
  406c46:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406c4a:	46cc      	mov	ip, r9
  406c4c:	4680      	mov	r8, r0
  406c4e:	f8dc 100c 	ldr.w	r1, [ip, #12]
  406c52:	458c      	cmp	ip, r1
  406c54:	d107      	bne.n	406c66 <_malloc_r+0x10e>
  406c56:	e173      	b.n	406f40 <_malloc_r+0x3e8>
  406c58:	2a00      	cmp	r2, #0
  406c5a:	f280 8181 	bge.w	406f60 <_malloc_r+0x408>
  406c5e:	68c9      	ldr	r1, [r1, #12]
  406c60:	458c      	cmp	ip, r1
  406c62:	f000 816d 	beq.w	406f40 <_malloc_r+0x3e8>
  406c66:	684b      	ldr	r3, [r1, #4]
  406c68:	f023 0303 	bic.w	r3, r3, #3
  406c6c:	1b5a      	subs	r2, r3, r5
  406c6e:	2a0f      	cmp	r2, #15
  406c70:	ddf2      	ble.n	406c58 <_malloc_r+0x100>
  406c72:	460c      	mov	r4, r1
  406c74:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  406c78:	f854 8f08 	ldr.w	r8, [r4, #8]!
  406c7c:	194b      	adds	r3, r1, r5
  406c7e:	f045 0501 	orr.w	r5, r5, #1
  406c82:	604d      	str	r5, [r1, #4]
  406c84:	f042 0101 	orr.w	r1, r2, #1
  406c88:	f8c8 c00c 	str.w	ip, [r8, #12]
  406c8c:	4630      	mov	r0, r6
  406c8e:	f8cc 8008 	str.w	r8, [ip, #8]
  406c92:	617b      	str	r3, [r7, #20]
  406c94:	613b      	str	r3, [r7, #16]
  406c96:	f8c3 e00c 	str.w	lr, [r3, #12]
  406c9a:	f8c3 e008 	str.w	lr, [r3, #8]
  406c9e:	6059      	str	r1, [r3, #4]
  406ca0:	509a      	str	r2, [r3, r2]
  406ca2:	f000 facb 	bl	40723c <__malloc_unlock>
  406ca6:	e01f      	b.n	406ce8 <_malloc_r+0x190>
  406ca8:	2910      	cmp	r1, #16
  406caa:	d821      	bhi.n	406cf0 <_malloc_r+0x198>
  406cac:	f000 fac4 	bl	407238 <__malloc_lock>
  406cb0:	2510      	movs	r5, #16
  406cb2:	2306      	movs	r3, #6
  406cb4:	2002      	movs	r0, #2
  406cb6:	4f7e      	ldr	r7, [pc, #504]	; (406eb0 <_malloc_r+0x358>)
  406cb8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  406cbc:	f1a3 0208 	sub.w	r2, r3, #8
  406cc0:	685c      	ldr	r4, [r3, #4]
  406cc2:	4294      	cmp	r4, r2
  406cc4:	f000 8145 	beq.w	406f52 <_malloc_r+0x3fa>
  406cc8:	6863      	ldr	r3, [r4, #4]
  406cca:	68e1      	ldr	r1, [r4, #12]
  406ccc:	68a5      	ldr	r5, [r4, #8]
  406cce:	f023 0303 	bic.w	r3, r3, #3
  406cd2:	4423      	add	r3, r4
  406cd4:	4630      	mov	r0, r6
  406cd6:	685a      	ldr	r2, [r3, #4]
  406cd8:	60e9      	str	r1, [r5, #12]
  406cda:	f042 0201 	orr.w	r2, r2, #1
  406cde:	608d      	str	r5, [r1, #8]
  406ce0:	605a      	str	r2, [r3, #4]
  406ce2:	f000 faab 	bl	40723c <__malloc_unlock>
  406ce6:	3408      	adds	r4, #8
  406ce8:	4620      	mov	r0, r4
  406cea:	b003      	add	sp, #12
  406cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406cf0:	2400      	movs	r4, #0
  406cf2:	230c      	movs	r3, #12
  406cf4:	4620      	mov	r0, r4
  406cf6:	6033      	str	r3, [r6, #0]
  406cf8:	b003      	add	sp, #12
  406cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406cfe:	2380      	movs	r3, #128	; 0x80
  406d00:	f04f 0e40 	mov.w	lr, #64	; 0x40
  406d04:	203f      	movs	r0, #63	; 0x3f
  406d06:	e749      	b.n	406b9c <_malloc_r+0x44>
  406d08:	4670      	mov	r0, lr
  406d0a:	e75d      	b.n	406bc8 <_malloc_r+0x70>
  406d0c:	4423      	add	r3, r4
  406d0e:	68e1      	ldr	r1, [r4, #12]
  406d10:	685a      	ldr	r2, [r3, #4]
  406d12:	68a5      	ldr	r5, [r4, #8]
  406d14:	f042 0201 	orr.w	r2, r2, #1
  406d18:	60e9      	str	r1, [r5, #12]
  406d1a:	4630      	mov	r0, r6
  406d1c:	608d      	str	r5, [r1, #8]
  406d1e:	605a      	str	r2, [r3, #4]
  406d20:	f000 fa8c 	bl	40723c <__malloc_unlock>
  406d24:	3408      	adds	r4, #8
  406d26:	4620      	mov	r0, r4
  406d28:	b003      	add	sp, #12
  406d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d2e:	4423      	add	r3, r4
  406d30:	4630      	mov	r0, r6
  406d32:	685a      	ldr	r2, [r3, #4]
  406d34:	f042 0201 	orr.w	r2, r2, #1
  406d38:	605a      	str	r2, [r3, #4]
  406d3a:	f000 fa7f 	bl	40723c <__malloc_unlock>
  406d3e:	3408      	adds	r4, #8
  406d40:	4620      	mov	r0, r4
  406d42:	b003      	add	sp, #12
  406d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d48:	68bc      	ldr	r4, [r7, #8]
  406d4a:	6863      	ldr	r3, [r4, #4]
  406d4c:	f023 0803 	bic.w	r8, r3, #3
  406d50:	45a8      	cmp	r8, r5
  406d52:	d304      	bcc.n	406d5e <_malloc_r+0x206>
  406d54:	ebc5 0308 	rsb	r3, r5, r8
  406d58:	2b0f      	cmp	r3, #15
  406d5a:	f300 808c 	bgt.w	406e76 <_malloc_r+0x31e>
  406d5e:	4b55      	ldr	r3, [pc, #340]	; (406eb4 <_malloc_r+0x35c>)
  406d60:	f8df 9160 	ldr.w	r9, [pc, #352]	; 406ec4 <_malloc_r+0x36c>
  406d64:	681a      	ldr	r2, [r3, #0]
  406d66:	f8d9 3000 	ldr.w	r3, [r9]
  406d6a:	3301      	adds	r3, #1
  406d6c:	442a      	add	r2, r5
  406d6e:	eb04 0a08 	add.w	sl, r4, r8
  406d72:	f000 8160 	beq.w	407036 <_malloc_r+0x4de>
  406d76:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  406d7a:	320f      	adds	r2, #15
  406d7c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  406d80:	f022 020f 	bic.w	r2, r2, #15
  406d84:	4611      	mov	r1, r2
  406d86:	4630      	mov	r0, r6
  406d88:	9201      	str	r2, [sp, #4]
  406d8a:	f000 ff57 	bl	407c3c <_sbrk_r>
  406d8e:	f1b0 3fff 	cmp.w	r0, #4294967295
  406d92:	4683      	mov	fp, r0
  406d94:	9a01      	ldr	r2, [sp, #4]
  406d96:	f000 8158 	beq.w	40704a <_malloc_r+0x4f2>
  406d9a:	4582      	cmp	sl, r0
  406d9c:	f200 80fc 	bhi.w	406f98 <_malloc_r+0x440>
  406da0:	4b45      	ldr	r3, [pc, #276]	; (406eb8 <_malloc_r+0x360>)
  406da2:	6819      	ldr	r1, [r3, #0]
  406da4:	45da      	cmp	sl, fp
  406da6:	4411      	add	r1, r2
  406da8:	6019      	str	r1, [r3, #0]
  406daa:	f000 8153 	beq.w	407054 <_malloc_r+0x4fc>
  406dae:	f8d9 0000 	ldr.w	r0, [r9]
  406db2:	f8df e110 	ldr.w	lr, [pc, #272]	; 406ec4 <_malloc_r+0x36c>
  406db6:	3001      	adds	r0, #1
  406db8:	bf1b      	ittet	ne
  406dba:	ebca 0a0b 	rsbne	sl, sl, fp
  406dbe:	4451      	addne	r1, sl
  406dc0:	f8ce b000 	streq.w	fp, [lr]
  406dc4:	6019      	strne	r1, [r3, #0]
  406dc6:	f01b 0107 	ands.w	r1, fp, #7
  406dca:	f000 8117 	beq.w	406ffc <_malloc_r+0x4a4>
  406dce:	f1c1 0008 	rsb	r0, r1, #8
  406dd2:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406dd6:	4483      	add	fp, r0
  406dd8:	3108      	adds	r1, #8
  406dda:	445a      	add	r2, fp
  406ddc:	f3c2 020b 	ubfx	r2, r2, #0, #12
  406de0:	ebc2 0901 	rsb	r9, r2, r1
  406de4:	4649      	mov	r1, r9
  406de6:	4630      	mov	r0, r6
  406de8:	9301      	str	r3, [sp, #4]
  406dea:	f000 ff27 	bl	407c3c <_sbrk_r>
  406dee:	1c43      	adds	r3, r0, #1
  406df0:	9b01      	ldr	r3, [sp, #4]
  406df2:	f000 813f 	beq.w	407074 <_malloc_r+0x51c>
  406df6:	ebcb 0200 	rsb	r2, fp, r0
  406dfa:	444a      	add	r2, r9
  406dfc:	f042 0201 	orr.w	r2, r2, #1
  406e00:	6819      	ldr	r1, [r3, #0]
  406e02:	f8c7 b008 	str.w	fp, [r7, #8]
  406e06:	4449      	add	r1, r9
  406e08:	42bc      	cmp	r4, r7
  406e0a:	f8cb 2004 	str.w	r2, [fp, #4]
  406e0e:	6019      	str	r1, [r3, #0]
  406e10:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 406eb8 <_malloc_r+0x360>
  406e14:	d016      	beq.n	406e44 <_malloc_r+0x2ec>
  406e16:	f1b8 0f0f 	cmp.w	r8, #15
  406e1a:	f240 80fd 	bls.w	407018 <_malloc_r+0x4c0>
  406e1e:	6862      	ldr	r2, [r4, #4]
  406e20:	f1a8 030c 	sub.w	r3, r8, #12
  406e24:	f023 0307 	bic.w	r3, r3, #7
  406e28:	18e0      	adds	r0, r4, r3
  406e2a:	f002 0201 	and.w	r2, r2, #1
  406e2e:	f04f 0e05 	mov.w	lr, #5
  406e32:	431a      	orrs	r2, r3
  406e34:	2b0f      	cmp	r3, #15
  406e36:	6062      	str	r2, [r4, #4]
  406e38:	f8c0 e004 	str.w	lr, [r0, #4]
  406e3c:	f8c0 e008 	str.w	lr, [r0, #8]
  406e40:	f200 811c 	bhi.w	40707c <_malloc_r+0x524>
  406e44:	4b1d      	ldr	r3, [pc, #116]	; (406ebc <_malloc_r+0x364>)
  406e46:	68bc      	ldr	r4, [r7, #8]
  406e48:	681a      	ldr	r2, [r3, #0]
  406e4a:	4291      	cmp	r1, r2
  406e4c:	bf88      	it	hi
  406e4e:	6019      	strhi	r1, [r3, #0]
  406e50:	4b1b      	ldr	r3, [pc, #108]	; (406ec0 <_malloc_r+0x368>)
  406e52:	681a      	ldr	r2, [r3, #0]
  406e54:	4291      	cmp	r1, r2
  406e56:	6862      	ldr	r2, [r4, #4]
  406e58:	bf88      	it	hi
  406e5a:	6019      	strhi	r1, [r3, #0]
  406e5c:	f022 0203 	bic.w	r2, r2, #3
  406e60:	4295      	cmp	r5, r2
  406e62:	eba2 0305 	sub.w	r3, r2, r5
  406e66:	d801      	bhi.n	406e6c <_malloc_r+0x314>
  406e68:	2b0f      	cmp	r3, #15
  406e6a:	dc04      	bgt.n	406e76 <_malloc_r+0x31e>
  406e6c:	4630      	mov	r0, r6
  406e6e:	f000 f9e5 	bl	40723c <__malloc_unlock>
  406e72:	2400      	movs	r4, #0
  406e74:	e738      	b.n	406ce8 <_malloc_r+0x190>
  406e76:	1962      	adds	r2, r4, r5
  406e78:	f043 0301 	orr.w	r3, r3, #1
  406e7c:	f045 0501 	orr.w	r5, r5, #1
  406e80:	6065      	str	r5, [r4, #4]
  406e82:	4630      	mov	r0, r6
  406e84:	60ba      	str	r2, [r7, #8]
  406e86:	6053      	str	r3, [r2, #4]
  406e88:	f000 f9d8 	bl	40723c <__malloc_unlock>
  406e8c:	3408      	adds	r4, #8
  406e8e:	4620      	mov	r0, r4
  406e90:	b003      	add	sp, #12
  406e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e96:	2b14      	cmp	r3, #20
  406e98:	d971      	bls.n	406f7e <_malloc_r+0x426>
  406e9a:	2b54      	cmp	r3, #84	; 0x54
  406e9c:	f200 80a4 	bhi.w	406fe8 <_malloc_r+0x490>
  406ea0:	0b28      	lsrs	r0, r5, #12
  406ea2:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  406ea6:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406eaa:	306e      	adds	r0, #110	; 0x6e
  406eac:	e676      	b.n	406b9c <_malloc_r+0x44>
  406eae:	bf00      	nop
  406eb0:	204004a0 	.word	0x204004a0
  406eb4:	20400d18 	.word	0x20400d18
  406eb8:	20400d1c 	.word	0x20400d1c
  406ebc:	20400d14 	.word	0x20400d14
  406ec0:	20400d10 	.word	0x20400d10
  406ec4:	204008ac 	.word	0x204008ac
  406ec8:	0a5a      	lsrs	r2, r3, #9
  406eca:	2a04      	cmp	r2, #4
  406ecc:	d95e      	bls.n	406f8c <_malloc_r+0x434>
  406ece:	2a14      	cmp	r2, #20
  406ed0:	f200 80b3 	bhi.w	40703a <_malloc_r+0x4e2>
  406ed4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406ed8:	0049      	lsls	r1, r1, #1
  406eda:	325b      	adds	r2, #91	; 0x5b
  406edc:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  406ee0:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  406ee4:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4070c4 <_malloc_r+0x56c>
  406ee8:	f1ac 0c08 	sub.w	ip, ip, #8
  406eec:	458c      	cmp	ip, r1
  406eee:	f000 8088 	beq.w	407002 <_malloc_r+0x4aa>
  406ef2:	684a      	ldr	r2, [r1, #4]
  406ef4:	f022 0203 	bic.w	r2, r2, #3
  406ef8:	4293      	cmp	r3, r2
  406efa:	d202      	bcs.n	406f02 <_malloc_r+0x3aa>
  406efc:	6889      	ldr	r1, [r1, #8]
  406efe:	458c      	cmp	ip, r1
  406f00:	d1f7      	bne.n	406ef2 <_malloc_r+0x39a>
  406f02:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  406f06:	687a      	ldr	r2, [r7, #4]
  406f08:	f8c4 c00c 	str.w	ip, [r4, #12]
  406f0c:	60a1      	str	r1, [r4, #8]
  406f0e:	f8cc 4008 	str.w	r4, [ip, #8]
  406f12:	60cc      	str	r4, [r1, #12]
  406f14:	e688      	b.n	406c28 <_malloc_r+0xd0>
  406f16:	1963      	adds	r3, r4, r5
  406f18:	f042 0701 	orr.w	r7, r2, #1
  406f1c:	f045 0501 	orr.w	r5, r5, #1
  406f20:	6065      	str	r5, [r4, #4]
  406f22:	4630      	mov	r0, r6
  406f24:	614b      	str	r3, [r1, #20]
  406f26:	610b      	str	r3, [r1, #16]
  406f28:	f8c3 e00c 	str.w	lr, [r3, #12]
  406f2c:	f8c3 e008 	str.w	lr, [r3, #8]
  406f30:	605f      	str	r7, [r3, #4]
  406f32:	509a      	str	r2, [r3, r2]
  406f34:	3408      	adds	r4, #8
  406f36:	f000 f981 	bl	40723c <__malloc_unlock>
  406f3a:	e6d5      	b.n	406ce8 <_malloc_r+0x190>
  406f3c:	684a      	ldr	r2, [r1, #4]
  406f3e:	e673      	b.n	406c28 <_malloc_r+0xd0>
  406f40:	f108 0801 	add.w	r8, r8, #1
  406f44:	f018 0f03 	tst.w	r8, #3
  406f48:	f10c 0c08 	add.w	ip, ip, #8
  406f4c:	f47f ae7f 	bne.w	406c4e <_malloc_r+0xf6>
  406f50:	e030      	b.n	406fb4 <_malloc_r+0x45c>
  406f52:	68dc      	ldr	r4, [r3, #12]
  406f54:	42a3      	cmp	r3, r4
  406f56:	bf08      	it	eq
  406f58:	3002      	addeq	r0, #2
  406f5a:	f43f ae35 	beq.w	406bc8 <_malloc_r+0x70>
  406f5e:	e6b3      	b.n	406cc8 <_malloc_r+0x170>
  406f60:	440b      	add	r3, r1
  406f62:	460c      	mov	r4, r1
  406f64:	685a      	ldr	r2, [r3, #4]
  406f66:	68c9      	ldr	r1, [r1, #12]
  406f68:	f854 5f08 	ldr.w	r5, [r4, #8]!
  406f6c:	f042 0201 	orr.w	r2, r2, #1
  406f70:	605a      	str	r2, [r3, #4]
  406f72:	4630      	mov	r0, r6
  406f74:	60e9      	str	r1, [r5, #12]
  406f76:	608d      	str	r5, [r1, #8]
  406f78:	f000 f960 	bl	40723c <__malloc_unlock>
  406f7c:	e6b4      	b.n	406ce8 <_malloc_r+0x190>
  406f7e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  406f82:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  406f86:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406f8a:	e607      	b.n	406b9c <_malloc_r+0x44>
  406f8c:	099a      	lsrs	r2, r3, #6
  406f8e:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406f92:	0049      	lsls	r1, r1, #1
  406f94:	3238      	adds	r2, #56	; 0x38
  406f96:	e7a1      	b.n	406edc <_malloc_r+0x384>
  406f98:	42bc      	cmp	r4, r7
  406f9a:	4b4a      	ldr	r3, [pc, #296]	; (4070c4 <_malloc_r+0x56c>)
  406f9c:	f43f af00 	beq.w	406da0 <_malloc_r+0x248>
  406fa0:	689c      	ldr	r4, [r3, #8]
  406fa2:	6862      	ldr	r2, [r4, #4]
  406fa4:	f022 0203 	bic.w	r2, r2, #3
  406fa8:	e75a      	b.n	406e60 <_malloc_r+0x308>
  406faa:	f859 3908 	ldr.w	r3, [r9], #-8
  406fae:	4599      	cmp	r9, r3
  406fb0:	f040 8082 	bne.w	4070b8 <_malloc_r+0x560>
  406fb4:	f010 0f03 	tst.w	r0, #3
  406fb8:	f100 30ff 	add.w	r0, r0, #4294967295
  406fbc:	d1f5      	bne.n	406faa <_malloc_r+0x452>
  406fbe:	687b      	ldr	r3, [r7, #4]
  406fc0:	ea23 0304 	bic.w	r3, r3, r4
  406fc4:	607b      	str	r3, [r7, #4]
  406fc6:	0064      	lsls	r4, r4, #1
  406fc8:	429c      	cmp	r4, r3
  406fca:	f63f aebd 	bhi.w	406d48 <_malloc_r+0x1f0>
  406fce:	2c00      	cmp	r4, #0
  406fd0:	f43f aeba 	beq.w	406d48 <_malloc_r+0x1f0>
  406fd4:	421c      	tst	r4, r3
  406fd6:	4640      	mov	r0, r8
  406fd8:	f47f ae35 	bne.w	406c46 <_malloc_r+0xee>
  406fdc:	0064      	lsls	r4, r4, #1
  406fde:	421c      	tst	r4, r3
  406fe0:	f100 0004 	add.w	r0, r0, #4
  406fe4:	d0fa      	beq.n	406fdc <_malloc_r+0x484>
  406fe6:	e62e      	b.n	406c46 <_malloc_r+0xee>
  406fe8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406fec:	d818      	bhi.n	407020 <_malloc_r+0x4c8>
  406fee:	0be8      	lsrs	r0, r5, #15
  406ff0:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  406ff4:	ea4f 034e 	mov.w	r3, lr, lsl #1
  406ff8:	3077      	adds	r0, #119	; 0x77
  406ffa:	e5cf      	b.n	406b9c <_malloc_r+0x44>
  406ffc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  407000:	e6eb      	b.n	406dda <_malloc_r+0x282>
  407002:	2101      	movs	r1, #1
  407004:	f8d8 3004 	ldr.w	r3, [r8, #4]
  407008:	1092      	asrs	r2, r2, #2
  40700a:	fa01 f202 	lsl.w	r2, r1, r2
  40700e:	431a      	orrs	r2, r3
  407010:	f8c8 2004 	str.w	r2, [r8, #4]
  407014:	4661      	mov	r1, ip
  407016:	e777      	b.n	406f08 <_malloc_r+0x3b0>
  407018:	2301      	movs	r3, #1
  40701a:	f8cb 3004 	str.w	r3, [fp, #4]
  40701e:	e725      	b.n	406e6c <_malloc_r+0x314>
  407020:	f240 5254 	movw	r2, #1364	; 0x554
  407024:	4293      	cmp	r3, r2
  407026:	d820      	bhi.n	40706a <_malloc_r+0x512>
  407028:	0ca8      	lsrs	r0, r5, #18
  40702a:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  40702e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  407032:	307c      	adds	r0, #124	; 0x7c
  407034:	e5b2      	b.n	406b9c <_malloc_r+0x44>
  407036:	3210      	adds	r2, #16
  407038:	e6a4      	b.n	406d84 <_malloc_r+0x22c>
  40703a:	2a54      	cmp	r2, #84	; 0x54
  40703c:	d826      	bhi.n	40708c <_malloc_r+0x534>
  40703e:	0b1a      	lsrs	r2, r3, #12
  407040:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  407044:	0049      	lsls	r1, r1, #1
  407046:	326e      	adds	r2, #110	; 0x6e
  407048:	e748      	b.n	406edc <_malloc_r+0x384>
  40704a:	68bc      	ldr	r4, [r7, #8]
  40704c:	6862      	ldr	r2, [r4, #4]
  40704e:	f022 0203 	bic.w	r2, r2, #3
  407052:	e705      	b.n	406e60 <_malloc_r+0x308>
  407054:	f3ca 000b 	ubfx	r0, sl, #0, #12
  407058:	2800      	cmp	r0, #0
  40705a:	f47f aea8 	bne.w	406dae <_malloc_r+0x256>
  40705e:	4442      	add	r2, r8
  407060:	68bb      	ldr	r3, [r7, #8]
  407062:	f042 0201 	orr.w	r2, r2, #1
  407066:	605a      	str	r2, [r3, #4]
  407068:	e6ec      	b.n	406e44 <_malloc_r+0x2ec>
  40706a:	23fe      	movs	r3, #254	; 0xfe
  40706c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  407070:	207e      	movs	r0, #126	; 0x7e
  407072:	e593      	b.n	406b9c <_malloc_r+0x44>
  407074:	2201      	movs	r2, #1
  407076:	f04f 0900 	mov.w	r9, #0
  40707a:	e6c1      	b.n	406e00 <_malloc_r+0x2a8>
  40707c:	f104 0108 	add.w	r1, r4, #8
  407080:	4630      	mov	r0, r6
  407082:	f7ff fa4b 	bl	40651c <_free_r>
  407086:	f8d9 1000 	ldr.w	r1, [r9]
  40708a:	e6db      	b.n	406e44 <_malloc_r+0x2ec>
  40708c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407090:	d805      	bhi.n	40709e <_malloc_r+0x546>
  407092:	0bda      	lsrs	r2, r3, #15
  407094:	f102 0178 	add.w	r1, r2, #120	; 0x78
  407098:	0049      	lsls	r1, r1, #1
  40709a:	3277      	adds	r2, #119	; 0x77
  40709c:	e71e      	b.n	406edc <_malloc_r+0x384>
  40709e:	f240 5154 	movw	r1, #1364	; 0x554
  4070a2:	428a      	cmp	r2, r1
  4070a4:	d805      	bhi.n	4070b2 <_malloc_r+0x55a>
  4070a6:	0c9a      	lsrs	r2, r3, #18
  4070a8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4070ac:	0049      	lsls	r1, r1, #1
  4070ae:	327c      	adds	r2, #124	; 0x7c
  4070b0:	e714      	b.n	406edc <_malloc_r+0x384>
  4070b2:	21fe      	movs	r1, #254	; 0xfe
  4070b4:	227e      	movs	r2, #126	; 0x7e
  4070b6:	e711      	b.n	406edc <_malloc_r+0x384>
  4070b8:	687b      	ldr	r3, [r7, #4]
  4070ba:	e784      	b.n	406fc6 <_malloc_r+0x46e>
  4070bc:	08e8      	lsrs	r0, r5, #3
  4070be:	1c43      	adds	r3, r0, #1
  4070c0:	005b      	lsls	r3, r3, #1
  4070c2:	e5f8      	b.n	406cb6 <_malloc_r+0x15e>
  4070c4:	204004a0 	.word	0x204004a0
	...

004070d0 <memchr>:
  4070d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4070d4:	2a10      	cmp	r2, #16
  4070d6:	db2b      	blt.n	407130 <memchr+0x60>
  4070d8:	f010 0f07 	tst.w	r0, #7
  4070dc:	d008      	beq.n	4070f0 <memchr+0x20>
  4070de:	f810 3b01 	ldrb.w	r3, [r0], #1
  4070e2:	3a01      	subs	r2, #1
  4070e4:	428b      	cmp	r3, r1
  4070e6:	d02d      	beq.n	407144 <memchr+0x74>
  4070e8:	f010 0f07 	tst.w	r0, #7
  4070ec:	b342      	cbz	r2, 407140 <memchr+0x70>
  4070ee:	d1f6      	bne.n	4070de <memchr+0xe>
  4070f0:	b4f0      	push	{r4, r5, r6, r7}
  4070f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4070f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4070fa:	f022 0407 	bic.w	r4, r2, #7
  4070fe:	f07f 0700 	mvns.w	r7, #0
  407102:	2300      	movs	r3, #0
  407104:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407108:	3c08      	subs	r4, #8
  40710a:	ea85 0501 	eor.w	r5, r5, r1
  40710e:	ea86 0601 	eor.w	r6, r6, r1
  407112:	fa85 f547 	uadd8	r5, r5, r7
  407116:	faa3 f587 	sel	r5, r3, r7
  40711a:	fa86 f647 	uadd8	r6, r6, r7
  40711e:	faa5 f687 	sel	r6, r5, r7
  407122:	b98e      	cbnz	r6, 407148 <memchr+0x78>
  407124:	d1ee      	bne.n	407104 <memchr+0x34>
  407126:	bcf0      	pop	{r4, r5, r6, r7}
  407128:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40712c:	f002 0207 	and.w	r2, r2, #7
  407130:	b132      	cbz	r2, 407140 <memchr+0x70>
  407132:	f810 3b01 	ldrb.w	r3, [r0], #1
  407136:	3a01      	subs	r2, #1
  407138:	ea83 0301 	eor.w	r3, r3, r1
  40713c:	b113      	cbz	r3, 407144 <memchr+0x74>
  40713e:	d1f8      	bne.n	407132 <memchr+0x62>
  407140:	2000      	movs	r0, #0
  407142:	4770      	bx	lr
  407144:	3801      	subs	r0, #1
  407146:	4770      	bx	lr
  407148:	2d00      	cmp	r5, #0
  40714a:	bf06      	itte	eq
  40714c:	4635      	moveq	r5, r6
  40714e:	3803      	subeq	r0, #3
  407150:	3807      	subne	r0, #7
  407152:	f015 0f01 	tst.w	r5, #1
  407156:	d107      	bne.n	407168 <memchr+0x98>
  407158:	3001      	adds	r0, #1
  40715a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40715e:	bf02      	ittt	eq
  407160:	3001      	addeq	r0, #1
  407162:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407166:	3001      	addeq	r0, #1
  407168:	bcf0      	pop	{r4, r5, r6, r7}
  40716a:	3801      	subs	r0, #1
  40716c:	4770      	bx	lr
  40716e:	bf00      	nop

00407170 <memmove>:
  407170:	4288      	cmp	r0, r1
  407172:	b5f0      	push	{r4, r5, r6, r7, lr}
  407174:	d90d      	bls.n	407192 <memmove+0x22>
  407176:	188b      	adds	r3, r1, r2
  407178:	4298      	cmp	r0, r3
  40717a:	d20a      	bcs.n	407192 <memmove+0x22>
  40717c:	1881      	adds	r1, r0, r2
  40717e:	2a00      	cmp	r2, #0
  407180:	d051      	beq.n	407226 <memmove+0xb6>
  407182:	1a9a      	subs	r2, r3, r2
  407184:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407188:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40718c:	4293      	cmp	r3, r2
  40718e:	d1f9      	bne.n	407184 <memmove+0x14>
  407190:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407192:	2a0f      	cmp	r2, #15
  407194:	d948      	bls.n	407228 <memmove+0xb8>
  407196:	ea41 0300 	orr.w	r3, r1, r0
  40719a:	079b      	lsls	r3, r3, #30
  40719c:	d146      	bne.n	40722c <memmove+0xbc>
  40719e:	f100 0410 	add.w	r4, r0, #16
  4071a2:	f101 0310 	add.w	r3, r1, #16
  4071a6:	4615      	mov	r5, r2
  4071a8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4071ac:	f844 6c10 	str.w	r6, [r4, #-16]
  4071b0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4071b4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4071b8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4071bc:	f844 6c08 	str.w	r6, [r4, #-8]
  4071c0:	3d10      	subs	r5, #16
  4071c2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4071c6:	f844 6c04 	str.w	r6, [r4, #-4]
  4071ca:	2d0f      	cmp	r5, #15
  4071cc:	f103 0310 	add.w	r3, r3, #16
  4071d0:	f104 0410 	add.w	r4, r4, #16
  4071d4:	d8e8      	bhi.n	4071a8 <memmove+0x38>
  4071d6:	f1a2 0310 	sub.w	r3, r2, #16
  4071da:	f023 030f 	bic.w	r3, r3, #15
  4071de:	f002 0e0f 	and.w	lr, r2, #15
  4071e2:	3310      	adds	r3, #16
  4071e4:	f1be 0f03 	cmp.w	lr, #3
  4071e8:	4419      	add	r1, r3
  4071ea:	4403      	add	r3, r0
  4071ec:	d921      	bls.n	407232 <memmove+0xc2>
  4071ee:	1f1e      	subs	r6, r3, #4
  4071f0:	460d      	mov	r5, r1
  4071f2:	4674      	mov	r4, lr
  4071f4:	3c04      	subs	r4, #4
  4071f6:	f855 7b04 	ldr.w	r7, [r5], #4
  4071fa:	f846 7f04 	str.w	r7, [r6, #4]!
  4071fe:	2c03      	cmp	r4, #3
  407200:	d8f8      	bhi.n	4071f4 <memmove+0x84>
  407202:	f1ae 0404 	sub.w	r4, lr, #4
  407206:	f024 0403 	bic.w	r4, r4, #3
  40720a:	3404      	adds	r4, #4
  40720c:	4423      	add	r3, r4
  40720e:	4421      	add	r1, r4
  407210:	f002 0203 	and.w	r2, r2, #3
  407214:	b162      	cbz	r2, 407230 <memmove+0xc0>
  407216:	3b01      	subs	r3, #1
  407218:	440a      	add	r2, r1
  40721a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40721e:	f803 4f01 	strb.w	r4, [r3, #1]!
  407222:	428a      	cmp	r2, r1
  407224:	d1f9      	bne.n	40721a <memmove+0xaa>
  407226:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407228:	4603      	mov	r3, r0
  40722a:	e7f3      	b.n	407214 <memmove+0xa4>
  40722c:	4603      	mov	r3, r0
  40722e:	e7f2      	b.n	407216 <memmove+0xa6>
  407230:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407232:	4672      	mov	r2, lr
  407234:	e7ee      	b.n	407214 <memmove+0xa4>
  407236:	bf00      	nop

00407238 <__malloc_lock>:
  407238:	4770      	bx	lr
  40723a:	bf00      	nop

0040723c <__malloc_unlock>:
  40723c:	4770      	bx	lr
  40723e:	bf00      	nop

00407240 <_Balloc>:
  407240:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407242:	b570      	push	{r4, r5, r6, lr}
  407244:	4605      	mov	r5, r0
  407246:	460c      	mov	r4, r1
  407248:	b14b      	cbz	r3, 40725e <_Balloc+0x1e>
  40724a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40724e:	b180      	cbz	r0, 407272 <_Balloc+0x32>
  407250:	6802      	ldr	r2, [r0, #0]
  407252:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  407256:	2300      	movs	r3, #0
  407258:	6103      	str	r3, [r0, #16]
  40725a:	60c3      	str	r3, [r0, #12]
  40725c:	bd70      	pop	{r4, r5, r6, pc}
  40725e:	2221      	movs	r2, #33	; 0x21
  407260:	2104      	movs	r1, #4
  407262:	f000 ff31 	bl	4080c8 <_calloc_r>
  407266:	64e8      	str	r0, [r5, #76]	; 0x4c
  407268:	4603      	mov	r3, r0
  40726a:	2800      	cmp	r0, #0
  40726c:	d1ed      	bne.n	40724a <_Balloc+0xa>
  40726e:	2000      	movs	r0, #0
  407270:	bd70      	pop	{r4, r5, r6, pc}
  407272:	2101      	movs	r1, #1
  407274:	fa01 f604 	lsl.w	r6, r1, r4
  407278:	1d72      	adds	r2, r6, #5
  40727a:	4628      	mov	r0, r5
  40727c:	0092      	lsls	r2, r2, #2
  40727e:	f000 ff23 	bl	4080c8 <_calloc_r>
  407282:	2800      	cmp	r0, #0
  407284:	d0f3      	beq.n	40726e <_Balloc+0x2e>
  407286:	6044      	str	r4, [r0, #4]
  407288:	6086      	str	r6, [r0, #8]
  40728a:	e7e4      	b.n	407256 <_Balloc+0x16>

0040728c <_Bfree>:
  40728c:	b131      	cbz	r1, 40729c <_Bfree+0x10>
  40728e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407290:	684a      	ldr	r2, [r1, #4]
  407292:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407296:	6008      	str	r0, [r1, #0]
  407298:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40729c:	4770      	bx	lr
  40729e:	bf00      	nop

004072a0 <__multadd>:
  4072a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4072a2:	690c      	ldr	r4, [r1, #16]
  4072a4:	b083      	sub	sp, #12
  4072a6:	460d      	mov	r5, r1
  4072a8:	4606      	mov	r6, r0
  4072aa:	f101 0e14 	add.w	lr, r1, #20
  4072ae:	2700      	movs	r7, #0
  4072b0:	f8de 0000 	ldr.w	r0, [lr]
  4072b4:	b281      	uxth	r1, r0
  4072b6:	fb02 3101 	mla	r1, r2, r1, r3
  4072ba:	0c0b      	lsrs	r3, r1, #16
  4072bc:	0c00      	lsrs	r0, r0, #16
  4072be:	fb02 3300 	mla	r3, r2, r0, r3
  4072c2:	b289      	uxth	r1, r1
  4072c4:	3701      	adds	r7, #1
  4072c6:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  4072ca:	42bc      	cmp	r4, r7
  4072cc:	f84e 1b04 	str.w	r1, [lr], #4
  4072d0:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4072d4:	dcec      	bgt.n	4072b0 <__multadd+0x10>
  4072d6:	b13b      	cbz	r3, 4072e8 <__multadd+0x48>
  4072d8:	68aa      	ldr	r2, [r5, #8]
  4072da:	4294      	cmp	r4, r2
  4072dc:	da07      	bge.n	4072ee <__multadd+0x4e>
  4072de:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4072e2:	3401      	adds	r4, #1
  4072e4:	6153      	str	r3, [r2, #20]
  4072e6:	612c      	str	r4, [r5, #16]
  4072e8:	4628      	mov	r0, r5
  4072ea:	b003      	add	sp, #12
  4072ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4072ee:	6869      	ldr	r1, [r5, #4]
  4072f0:	9301      	str	r3, [sp, #4]
  4072f2:	3101      	adds	r1, #1
  4072f4:	4630      	mov	r0, r6
  4072f6:	f7ff ffa3 	bl	407240 <_Balloc>
  4072fa:	692a      	ldr	r2, [r5, #16]
  4072fc:	3202      	adds	r2, #2
  4072fe:	f105 010c 	add.w	r1, r5, #12
  407302:	4607      	mov	r7, r0
  407304:	0092      	lsls	r2, r2, #2
  407306:	300c      	adds	r0, #12
  407308:	f7fb fa54 	bl	4027b4 <memcpy>
  40730c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40730e:	6869      	ldr	r1, [r5, #4]
  407310:	9b01      	ldr	r3, [sp, #4]
  407312:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407316:	6028      	str	r0, [r5, #0]
  407318:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40731c:	463d      	mov	r5, r7
  40731e:	e7de      	b.n	4072de <__multadd+0x3e>

00407320 <__hi0bits>:
  407320:	0c03      	lsrs	r3, r0, #16
  407322:	041b      	lsls	r3, r3, #16
  407324:	b9b3      	cbnz	r3, 407354 <__hi0bits+0x34>
  407326:	0400      	lsls	r0, r0, #16
  407328:	2310      	movs	r3, #16
  40732a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40732e:	bf04      	itt	eq
  407330:	0200      	lsleq	r0, r0, #8
  407332:	3308      	addeq	r3, #8
  407334:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  407338:	bf04      	itt	eq
  40733a:	0100      	lsleq	r0, r0, #4
  40733c:	3304      	addeq	r3, #4
  40733e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  407342:	bf04      	itt	eq
  407344:	0080      	lsleq	r0, r0, #2
  407346:	3302      	addeq	r3, #2
  407348:	2800      	cmp	r0, #0
  40734a:	db07      	blt.n	40735c <__hi0bits+0x3c>
  40734c:	0042      	lsls	r2, r0, #1
  40734e:	d403      	bmi.n	407358 <__hi0bits+0x38>
  407350:	2020      	movs	r0, #32
  407352:	4770      	bx	lr
  407354:	2300      	movs	r3, #0
  407356:	e7e8      	b.n	40732a <__hi0bits+0xa>
  407358:	1c58      	adds	r0, r3, #1
  40735a:	4770      	bx	lr
  40735c:	4618      	mov	r0, r3
  40735e:	4770      	bx	lr

00407360 <__lo0bits>:
  407360:	6803      	ldr	r3, [r0, #0]
  407362:	f013 0207 	ands.w	r2, r3, #7
  407366:	d007      	beq.n	407378 <__lo0bits+0x18>
  407368:	07d9      	lsls	r1, r3, #31
  40736a:	d420      	bmi.n	4073ae <__lo0bits+0x4e>
  40736c:	079a      	lsls	r2, r3, #30
  40736e:	d420      	bmi.n	4073b2 <__lo0bits+0x52>
  407370:	089b      	lsrs	r3, r3, #2
  407372:	6003      	str	r3, [r0, #0]
  407374:	2002      	movs	r0, #2
  407376:	4770      	bx	lr
  407378:	b299      	uxth	r1, r3
  40737a:	b909      	cbnz	r1, 407380 <__lo0bits+0x20>
  40737c:	0c1b      	lsrs	r3, r3, #16
  40737e:	2210      	movs	r2, #16
  407380:	f013 0fff 	tst.w	r3, #255	; 0xff
  407384:	bf04      	itt	eq
  407386:	0a1b      	lsreq	r3, r3, #8
  407388:	3208      	addeq	r2, #8
  40738a:	0719      	lsls	r1, r3, #28
  40738c:	bf04      	itt	eq
  40738e:	091b      	lsreq	r3, r3, #4
  407390:	3204      	addeq	r2, #4
  407392:	0799      	lsls	r1, r3, #30
  407394:	bf04      	itt	eq
  407396:	089b      	lsreq	r3, r3, #2
  407398:	3202      	addeq	r2, #2
  40739a:	07d9      	lsls	r1, r3, #31
  40739c:	d404      	bmi.n	4073a8 <__lo0bits+0x48>
  40739e:	085b      	lsrs	r3, r3, #1
  4073a0:	d101      	bne.n	4073a6 <__lo0bits+0x46>
  4073a2:	2020      	movs	r0, #32
  4073a4:	4770      	bx	lr
  4073a6:	3201      	adds	r2, #1
  4073a8:	6003      	str	r3, [r0, #0]
  4073aa:	4610      	mov	r0, r2
  4073ac:	4770      	bx	lr
  4073ae:	2000      	movs	r0, #0
  4073b0:	4770      	bx	lr
  4073b2:	085b      	lsrs	r3, r3, #1
  4073b4:	6003      	str	r3, [r0, #0]
  4073b6:	2001      	movs	r0, #1
  4073b8:	4770      	bx	lr
  4073ba:	bf00      	nop

004073bc <__i2b>:
  4073bc:	b510      	push	{r4, lr}
  4073be:	460c      	mov	r4, r1
  4073c0:	2101      	movs	r1, #1
  4073c2:	f7ff ff3d 	bl	407240 <_Balloc>
  4073c6:	2201      	movs	r2, #1
  4073c8:	6144      	str	r4, [r0, #20]
  4073ca:	6102      	str	r2, [r0, #16]
  4073cc:	bd10      	pop	{r4, pc}
  4073ce:	bf00      	nop

004073d0 <__multiply>:
  4073d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4073d4:	690d      	ldr	r5, [r1, #16]
  4073d6:	6917      	ldr	r7, [r2, #16]
  4073d8:	42bd      	cmp	r5, r7
  4073da:	b083      	sub	sp, #12
  4073dc:	460c      	mov	r4, r1
  4073de:	4616      	mov	r6, r2
  4073e0:	da04      	bge.n	4073ec <__multiply+0x1c>
  4073e2:	462a      	mov	r2, r5
  4073e4:	4634      	mov	r4, r6
  4073e6:	463d      	mov	r5, r7
  4073e8:	460e      	mov	r6, r1
  4073ea:	4617      	mov	r7, r2
  4073ec:	68a3      	ldr	r3, [r4, #8]
  4073ee:	6861      	ldr	r1, [r4, #4]
  4073f0:	eb05 0807 	add.w	r8, r5, r7
  4073f4:	4598      	cmp	r8, r3
  4073f6:	bfc8      	it	gt
  4073f8:	3101      	addgt	r1, #1
  4073fa:	f7ff ff21 	bl	407240 <_Balloc>
  4073fe:	f100 0c14 	add.w	ip, r0, #20
  407402:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  407406:	45cc      	cmp	ip, r9
  407408:	9000      	str	r0, [sp, #0]
  40740a:	d205      	bcs.n	407418 <__multiply+0x48>
  40740c:	4663      	mov	r3, ip
  40740e:	2100      	movs	r1, #0
  407410:	f843 1b04 	str.w	r1, [r3], #4
  407414:	4599      	cmp	r9, r3
  407416:	d8fb      	bhi.n	407410 <__multiply+0x40>
  407418:	f106 0214 	add.w	r2, r6, #20
  40741c:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  407420:	f104 0314 	add.w	r3, r4, #20
  407424:	4552      	cmp	r2, sl
  407426:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  40742a:	d254      	bcs.n	4074d6 <__multiply+0x106>
  40742c:	f8cd 9004 	str.w	r9, [sp, #4]
  407430:	4699      	mov	r9, r3
  407432:	f852 3b04 	ldr.w	r3, [r2], #4
  407436:	fa1f fb83 	uxth.w	fp, r3
  40743a:	f1bb 0f00 	cmp.w	fp, #0
  40743e:	d020      	beq.n	407482 <__multiply+0xb2>
  407440:	2000      	movs	r0, #0
  407442:	464f      	mov	r7, r9
  407444:	4666      	mov	r6, ip
  407446:	4605      	mov	r5, r0
  407448:	e000      	b.n	40744c <__multiply+0x7c>
  40744a:	461e      	mov	r6, r3
  40744c:	f857 4b04 	ldr.w	r4, [r7], #4
  407450:	6830      	ldr	r0, [r6, #0]
  407452:	b2a1      	uxth	r1, r4
  407454:	b283      	uxth	r3, r0
  407456:	fb0b 3101 	mla	r1, fp, r1, r3
  40745a:	0c24      	lsrs	r4, r4, #16
  40745c:	0c00      	lsrs	r0, r0, #16
  40745e:	194b      	adds	r3, r1, r5
  407460:	fb0b 0004 	mla	r0, fp, r4, r0
  407464:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  407468:	b299      	uxth	r1, r3
  40746a:	4633      	mov	r3, r6
  40746c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  407470:	45be      	cmp	lr, r7
  407472:	ea4f 4510 	mov.w	r5, r0, lsr #16
  407476:	f843 1b04 	str.w	r1, [r3], #4
  40747a:	d8e6      	bhi.n	40744a <__multiply+0x7a>
  40747c:	6075      	str	r5, [r6, #4]
  40747e:	f852 3c04 	ldr.w	r3, [r2, #-4]
  407482:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  407486:	d020      	beq.n	4074ca <__multiply+0xfa>
  407488:	f8dc 3000 	ldr.w	r3, [ip]
  40748c:	4667      	mov	r7, ip
  40748e:	4618      	mov	r0, r3
  407490:	464d      	mov	r5, r9
  407492:	2100      	movs	r1, #0
  407494:	e000      	b.n	407498 <__multiply+0xc8>
  407496:	4637      	mov	r7, r6
  407498:	882c      	ldrh	r4, [r5, #0]
  40749a:	0c00      	lsrs	r0, r0, #16
  40749c:	fb0b 0004 	mla	r0, fp, r4, r0
  4074a0:	4401      	add	r1, r0
  4074a2:	b29c      	uxth	r4, r3
  4074a4:	463e      	mov	r6, r7
  4074a6:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  4074aa:	f846 3b04 	str.w	r3, [r6], #4
  4074ae:	6878      	ldr	r0, [r7, #4]
  4074b0:	f855 4b04 	ldr.w	r4, [r5], #4
  4074b4:	b283      	uxth	r3, r0
  4074b6:	0c24      	lsrs	r4, r4, #16
  4074b8:	fb0b 3404 	mla	r4, fp, r4, r3
  4074bc:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  4074c0:	45ae      	cmp	lr, r5
  4074c2:	ea4f 4113 	mov.w	r1, r3, lsr #16
  4074c6:	d8e6      	bhi.n	407496 <__multiply+0xc6>
  4074c8:	607b      	str	r3, [r7, #4]
  4074ca:	4592      	cmp	sl, r2
  4074cc:	f10c 0c04 	add.w	ip, ip, #4
  4074d0:	d8af      	bhi.n	407432 <__multiply+0x62>
  4074d2:	f8dd 9004 	ldr.w	r9, [sp, #4]
  4074d6:	f1b8 0f00 	cmp.w	r8, #0
  4074da:	dd0b      	ble.n	4074f4 <__multiply+0x124>
  4074dc:	f859 3c04 	ldr.w	r3, [r9, #-4]
  4074e0:	f1a9 0904 	sub.w	r9, r9, #4
  4074e4:	b11b      	cbz	r3, 4074ee <__multiply+0x11e>
  4074e6:	e005      	b.n	4074f4 <__multiply+0x124>
  4074e8:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  4074ec:	b913      	cbnz	r3, 4074f4 <__multiply+0x124>
  4074ee:	f1b8 0801 	subs.w	r8, r8, #1
  4074f2:	d1f9      	bne.n	4074e8 <__multiply+0x118>
  4074f4:	9800      	ldr	r0, [sp, #0]
  4074f6:	f8c0 8010 	str.w	r8, [r0, #16]
  4074fa:	b003      	add	sp, #12
  4074fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407500 <__pow5mult>:
  407500:	f012 0303 	ands.w	r3, r2, #3
  407504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407508:	4614      	mov	r4, r2
  40750a:	4607      	mov	r7, r0
  40750c:	d12e      	bne.n	40756c <__pow5mult+0x6c>
  40750e:	460e      	mov	r6, r1
  407510:	10a4      	asrs	r4, r4, #2
  407512:	d01c      	beq.n	40754e <__pow5mult+0x4e>
  407514:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  407516:	b395      	cbz	r5, 40757e <__pow5mult+0x7e>
  407518:	07e3      	lsls	r3, r4, #31
  40751a:	f04f 0800 	mov.w	r8, #0
  40751e:	d406      	bmi.n	40752e <__pow5mult+0x2e>
  407520:	1064      	asrs	r4, r4, #1
  407522:	d014      	beq.n	40754e <__pow5mult+0x4e>
  407524:	6828      	ldr	r0, [r5, #0]
  407526:	b1a8      	cbz	r0, 407554 <__pow5mult+0x54>
  407528:	4605      	mov	r5, r0
  40752a:	07e3      	lsls	r3, r4, #31
  40752c:	d5f8      	bpl.n	407520 <__pow5mult+0x20>
  40752e:	462a      	mov	r2, r5
  407530:	4631      	mov	r1, r6
  407532:	4638      	mov	r0, r7
  407534:	f7ff ff4c 	bl	4073d0 <__multiply>
  407538:	b1b6      	cbz	r6, 407568 <__pow5mult+0x68>
  40753a:	6872      	ldr	r2, [r6, #4]
  40753c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40753e:	1064      	asrs	r4, r4, #1
  407540:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407544:	6031      	str	r1, [r6, #0]
  407546:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40754a:	4606      	mov	r6, r0
  40754c:	d1ea      	bne.n	407524 <__pow5mult+0x24>
  40754e:	4630      	mov	r0, r6
  407550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407554:	462a      	mov	r2, r5
  407556:	4629      	mov	r1, r5
  407558:	4638      	mov	r0, r7
  40755a:	f7ff ff39 	bl	4073d0 <__multiply>
  40755e:	6028      	str	r0, [r5, #0]
  407560:	f8c0 8000 	str.w	r8, [r0]
  407564:	4605      	mov	r5, r0
  407566:	e7e0      	b.n	40752a <__pow5mult+0x2a>
  407568:	4606      	mov	r6, r0
  40756a:	e7d9      	b.n	407520 <__pow5mult+0x20>
  40756c:	1e5a      	subs	r2, r3, #1
  40756e:	4d0b      	ldr	r5, [pc, #44]	; (40759c <__pow5mult+0x9c>)
  407570:	2300      	movs	r3, #0
  407572:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407576:	f7ff fe93 	bl	4072a0 <__multadd>
  40757a:	4606      	mov	r6, r0
  40757c:	e7c8      	b.n	407510 <__pow5mult+0x10>
  40757e:	2101      	movs	r1, #1
  407580:	4638      	mov	r0, r7
  407582:	f7ff fe5d 	bl	407240 <_Balloc>
  407586:	f240 2171 	movw	r1, #625	; 0x271
  40758a:	2201      	movs	r2, #1
  40758c:	2300      	movs	r3, #0
  40758e:	6141      	str	r1, [r0, #20]
  407590:	6102      	str	r2, [r0, #16]
  407592:	4605      	mov	r5, r0
  407594:	64b8      	str	r0, [r7, #72]	; 0x48
  407596:	6003      	str	r3, [r0, #0]
  407598:	e7be      	b.n	407518 <__pow5mult+0x18>
  40759a:	bf00      	nop
  40759c:	004093d8 	.word	0x004093d8

004075a0 <__lshift>:
  4075a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4075a4:	4691      	mov	r9, r2
  4075a6:	690a      	ldr	r2, [r1, #16]
  4075a8:	688b      	ldr	r3, [r1, #8]
  4075aa:	ea4f 1469 	mov.w	r4, r9, asr #5
  4075ae:	eb04 0802 	add.w	r8, r4, r2
  4075b2:	f108 0501 	add.w	r5, r8, #1
  4075b6:	429d      	cmp	r5, r3
  4075b8:	460e      	mov	r6, r1
  4075ba:	4682      	mov	sl, r0
  4075bc:	6849      	ldr	r1, [r1, #4]
  4075be:	dd04      	ble.n	4075ca <__lshift+0x2a>
  4075c0:	005b      	lsls	r3, r3, #1
  4075c2:	429d      	cmp	r5, r3
  4075c4:	f101 0101 	add.w	r1, r1, #1
  4075c8:	dcfa      	bgt.n	4075c0 <__lshift+0x20>
  4075ca:	4650      	mov	r0, sl
  4075cc:	f7ff fe38 	bl	407240 <_Balloc>
  4075d0:	2c00      	cmp	r4, #0
  4075d2:	f100 0214 	add.w	r2, r0, #20
  4075d6:	dd38      	ble.n	40764a <__lshift+0xaa>
  4075d8:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  4075dc:	2100      	movs	r1, #0
  4075de:	f842 1b04 	str.w	r1, [r2], #4
  4075e2:	4293      	cmp	r3, r2
  4075e4:	d1fb      	bne.n	4075de <__lshift+0x3e>
  4075e6:	6934      	ldr	r4, [r6, #16]
  4075e8:	f106 0114 	add.w	r1, r6, #20
  4075ec:	f019 091f 	ands.w	r9, r9, #31
  4075f0:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4075f4:	d021      	beq.n	40763a <__lshift+0x9a>
  4075f6:	f1c9 0220 	rsb	r2, r9, #32
  4075fa:	2400      	movs	r4, #0
  4075fc:	680f      	ldr	r7, [r1, #0]
  4075fe:	fa07 fc09 	lsl.w	ip, r7, r9
  407602:	ea4c 0404 	orr.w	r4, ip, r4
  407606:	469c      	mov	ip, r3
  407608:	f843 4b04 	str.w	r4, [r3], #4
  40760c:	f851 4b04 	ldr.w	r4, [r1], #4
  407610:	458e      	cmp	lr, r1
  407612:	fa24 f402 	lsr.w	r4, r4, r2
  407616:	d8f1      	bhi.n	4075fc <__lshift+0x5c>
  407618:	f8cc 4004 	str.w	r4, [ip, #4]
  40761c:	b10c      	cbz	r4, 407622 <__lshift+0x82>
  40761e:	f108 0502 	add.w	r5, r8, #2
  407622:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  407626:	6872      	ldr	r2, [r6, #4]
  407628:	3d01      	subs	r5, #1
  40762a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40762e:	6105      	str	r5, [r0, #16]
  407630:	6031      	str	r1, [r6, #0]
  407632:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40763a:	3b04      	subs	r3, #4
  40763c:	f851 2b04 	ldr.w	r2, [r1], #4
  407640:	f843 2f04 	str.w	r2, [r3, #4]!
  407644:	458e      	cmp	lr, r1
  407646:	d8f9      	bhi.n	40763c <__lshift+0x9c>
  407648:	e7eb      	b.n	407622 <__lshift+0x82>
  40764a:	4613      	mov	r3, r2
  40764c:	e7cb      	b.n	4075e6 <__lshift+0x46>
  40764e:	bf00      	nop

00407650 <__mcmp>:
  407650:	6902      	ldr	r2, [r0, #16]
  407652:	690b      	ldr	r3, [r1, #16]
  407654:	1ad2      	subs	r2, r2, r3
  407656:	d112      	bne.n	40767e <__mcmp+0x2e>
  407658:	009b      	lsls	r3, r3, #2
  40765a:	3014      	adds	r0, #20
  40765c:	3114      	adds	r1, #20
  40765e:	4419      	add	r1, r3
  407660:	b410      	push	{r4}
  407662:	4403      	add	r3, r0
  407664:	e001      	b.n	40766a <__mcmp+0x1a>
  407666:	4298      	cmp	r0, r3
  407668:	d20b      	bcs.n	407682 <__mcmp+0x32>
  40766a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40766e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407672:	4294      	cmp	r4, r2
  407674:	d0f7      	beq.n	407666 <__mcmp+0x16>
  407676:	d307      	bcc.n	407688 <__mcmp+0x38>
  407678:	2001      	movs	r0, #1
  40767a:	bc10      	pop	{r4}
  40767c:	4770      	bx	lr
  40767e:	4610      	mov	r0, r2
  407680:	4770      	bx	lr
  407682:	2000      	movs	r0, #0
  407684:	bc10      	pop	{r4}
  407686:	4770      	bx	lr
  407688:	f04f 30ff 	mov.w	r0, #4294967295
  40768c:	e7f5      	b.n	40767a <__mcmp+0x2a>
  40768e:	bf00      	nop

00407690 <__mdiff>:
  407690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407694:	690b      	ldr	r3, [r1, #16]
  407696:	460f      	mov	r7, r1
  407698:	6911      	ldr	r1, [r2, #16]
  40769a:	1a5b      	subs	r3, r3, r1
  40769c:	2b00      	cmp	r3, #0
  40769e:	4690      	mov	r8, r2
  4076a0:	d117      	bne.n	4076d2 <__mdiff+0x42>
  4076a2:	0089      	lsls	r1, r1, #2
  4076a4:	f107 0214 	add.w	r2, r7, #20
  4076a8:	f108 0514 	add.w	r5, r8, #20
  4076ac:	1853      	adds	r3, r2, r1
  4076ae:	4429      	add	r1, r5
  4076b0:	e001      	b.n	4076b6 <__mdiff+0x26>
  4076b2:	429a      	cmp	r2, r3
  4076b4:	d25e      	bcs.n	407774 <__mdiff+0xe4>
  4076b6:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  4076ba:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4076be:	42a6      	cmp	r6, r4
  4076c0:	d0f7      	beq.n	4076b2 <__mdiff+0x22>
  4076c2:	d260      	bcs.n	407786 <__mdiff+0xf6>
  4076c4:	463b      	mov	r3, r7
  4076c6:	4614      	mov	r4, r2
  4076c8:	4647      	mov	r7, r8
  4076ca:	f04f 0901 	mov.w	r9, #1
  4076ce:	4698      	mov	r8, r3
  4076d0:	e006      	b.n	4076e0 <__mdiff+0x50>
  4076d2:	db5d      	blt.n	407790 <__mdiff+0x100>
  4076d4:	f107 0514 	add.w	r5, r7, #20
  4076d8:	f102 0414 	add.w	r4, r2, #20
  4076dc:	f04f 0900 	mov.w	r9, #0
  4076e0:	6879      	ldr	r1, [r7, #4]
  4076e2:	f7ff fdad 	bl	407240 <_Balloc>
  4076e6:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4076ea:	693e      	ldr	r6, [r7, #16]
  4076ec:	f8c0 900c 	str.w	r9, [r0, #12]
  4076f0:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4076f4:	46a6      	mov	lr, r4
  4076f6:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4076fa:	f100 0414 	add.w	r4, r0, #20
  4076fe:	2300      	movs	r3, #0
  407700:	f85e 1b04 	ldr.w	r1, [lr], #4
  407704:	f855 8b04 	ldr.w	r8, [r5], #4
  407708:	b28a      	uxth	r2, r1
  40770a:	fa13 f388 	uxtah	r3, r3, r8
  40770e:	0c09      	lsrs	r1, r1, #16
  407710:	1a9a      	subs	r2, r3, r2
  407712:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407716:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40771a:	b292      	uxth	r2, r2
  40771c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407720:	45f4      	cmp	ip, lr
  407722:	f844 2b04 	str.w	r2, [r4], #4
  407726:	ea4f 4323 	mov.w	r3, r3, asr #16
  40772a:	d8e9      	bhi.n	407700 <__mdiff+0x70>
  40772c:	42af      	cmp	r7, r5
  40772e:	d917      	bls.n	407760 <__mdiff+0xd0>
  407730:	46a4      	mov	ip, r4
  407732:	4629      	mov	r1, r5
  407734:	f851 eb04 	ldr.w	lr, [r1], #4
  407738:	fa13 f28e 	uxtah	r2, r3, lr
  40773c:	1413      	asrs	r3, r2, #16
  40773e:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  407742:	b292      	uxth	r2, r2
  407744:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407748:	428f      	cmp	r7, r1
  40774a:	f84c 2b04 	str.w	r2, [ip], #4
  40774e:	ea4f 4323 	mov.w	r3, r3, asr #16
  407752:	d8ef      	bhi.n	407734 <__mdiff+0xa4>
  407754:	43ed      	mvns	r5, r5
  407756:	443d      	add	r5, r7
  407758:	f025 0503 	bic.w	r5, r5, #3
  40775c:	3504      	adds	r5, #4
  40775e:	442c      	add	r4, r5
  407760:	3c04      	subs	r4, #4
  407762:	b922      	cbnz	r2, 40776e <__mdiff+0xde>
  407764:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407768:	3e01      	subs	r6, #1
  40776a:	2b00      	cmp	r3, #0
  40776c:	d0fa      	beq.n	407764 <__mdiff+0xd4>
  40776e:	6106      	str	r6, [r0, #16]
  407770:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407774:	2100      	movs	r1, #0
  407776:	f7ff fd63 	bl	407240 <_Balloc>
  40777a:	2201      	movs	r2, #1
  40777c:	2300      	movs	r3, #0
  40777e:	6102      	str	r2, [r0, #16]
  407780:	6143      	str	r3, [r0, #20]
  407782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407786:	462c      	mov	r4, r5
  407788:	f04f 0900 	mov.w	r9, #0
  40778c:	4615      	mov	r5, r2
  40778e:	e7a7      	b.n	4076e0 <__mdiff+0x50>
  407790:	463b      	mov	r3, r7
  407792:	f107 0414 	add.w	r4, r7, #20
  407796:	f108 0514 	add.w	r5, r8, #20
  40779a:	4647      	mov	r7, r8
  40779c:	f04f 0901 	mov.w	r9, #1
  4077a0:	4698      	mov	r8, r3
  4077a2:	e79d      	b.n	4076e0 <__mdiff+0x50>

004077a4 <__d2b>:
  4077a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4077a8:	b082      	sub	sp, #8
  4077aa:	2101      	movs	r1, #1
  4077ac:	461c      	mov	r4, r3
  4077ae:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4077b2:	4615      	mov	r5, r2
  4077b4:	9e08      	ldr	r6, [sp, #32]
  4077b6:	f7ff fd43 	bl	407240 <_Balloc>
  4077ba:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4077be:	4680      	mov	r8, r0
  4077c0:	b10f      	cbz	r7, 4077c6 <__d2b+0x22>
  4077c2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4077c6:	9401      	str	r4, [sp, #4]
  4077c8:	b31d      	cbz	r5, 407812 <__d2b+0x6e>
  4077ca:	a802      	add	r0, sp, #8
  4077cc:	f840 5d08 	str.w	r5, [r0, #-8]!
  4077d0:	f7ff fdc6 	bl	407360 <__lo0bits>
  4077d4:	2800      	cmp	r0, #0
  4077d6:	d134      	bne.n	407842 <__d2b+0x9e>
  4077d8:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4077dc:	f8c8 2014 	str.w	r2, [r8, #20]
  4077e0:	2b00      	cmp	r3, #0
  4077e2:	bf0c      	ite	eq
  4077e4:	2101      	moveq	r1, #1
  4077e6:	2102      	movne	r1, #2
  4077e8:	f8c8 3018 	str.w	r3, [r8, #24]
  4077ec:	f8c8 1010 	str.w	r1, [r8, #16]
  4077f0:	b9df      	cbnz	r7, 40782a <__d2b+0x86>
  4077f2:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4077f6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4077fa:	6030      	str	r0, [r6, #0]
  4077fc:	6918      	ldr	r0, [r3, #16]
  4077fe:	f7ff fd8f 	bl	407320 <__hi0bits>
  407802:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407804:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407808:	6018      	str	r0, [r3, #0]
  40780a:	4640      	mov	r0, r8
  40780c:	b002      	add	sp, #8
  40780e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407812:	a801      	add	r0, sp, #4
  407814:	f7ff fda4 	bl	407360 <__lo0bits>
  407818:	9b01      	ldr	r3, [sp, #4]
  40781a:	f8c8 3014 	str.w	r3, [r8, #20]
  40781e:	2101      	movs	r1, #1
  407820:	3020      	adds	r0, #32
  407822:	f8c8 1010 	str.w	r1, [r8, #16]
  407826:	2f00      	cmp	r7, #0
  407828:	d0e3      	beq.n	4077f2 <__d2b+0x4e>
  40782a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40782c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407830:	4407      	add	r7, r0
  407832:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407836:	6037      	str	r7, [r6, #0]
  407838:	6018      	str	r0, [r3, #0]
  40783a:	4640      	mov	r0, r8
  40783c:	b002      	add	sp, #8
  40783e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407842:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407846:	f1c0 0120 	rsb	r1, r0, #32
  40784a:	fa03 f101 	lsl.w	r1, r3, r1
  40784e:	430a      	orrs	r2, r1
  407850:	40c3      	lsrs	r3, r0
  407852:	9301      	str	r3, [sp, #4]
  407854:	f8c8 2014 	str.w	r2, [r8, #20]
  407858:	e7c2      	b.n	4077e0 <__d2b+0x3c>
  40785a:	bf00      	nop

0040785c <_realloc_r>:
  40785c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407860:	4617      	mov	r7, r2
  407862:	b083      	sub	sp, #12
  407864:	2900      	cmp	r1, #0
  407866:	f000 80c1 	beq.w	4079ec <_realloc_r+0x190>
  40786a:	460e      	mov	r6, r1
  40786c:	4681      	mov	r9, r0
  40786e:	f107 050b 	add.w	r5, r7, #11
  407872:	f7ff fce1 	bl	407238 <__malloc_lock>
  407876:	f856 ec04 	ldr.w	lr, [r6, #-4]
  40787a:	2d16      	cmp	r5, #22
  40787c:	f02e 0403 	bic.w	r4, lr, #3
  407880:	f1a6 0808 	sub.w	r8, r6, #8
  407884:	d840      	bhi.n	407908 <_realloc_r+0xac>
  407886:	2210      	movs	r2, #16
  407888:	4615      	mov	r5, r2
  40788a:	42af      	cmp	r7, r5
  40788c:	d841      	bhi.n	407912 <_realloc_r+0xb6>
  40788e:	4294      	cmp	r4, r2
  407890:	da75      	bge.n	40797e <_realloc_r+0x122>
  407892:	4bc9      	ldr	r3, [pc, #804]	; (407bb8 <_realloc_r+0x35c>)
  407894:	6899      	ldr	r1, [r3, #8]
  407896:	eb08 0004 	add.w	r0, r8, r4
  40789a:	4288      	cmp	r0, r1
  40789c:	6841      	ldr	r1, [r0, #4]
  40789e:	f000 80d9 	beq.w	407a54 <_realloc_r+0x1f8>
  4078a2:	f021 0301 	bic.w	r3, r1, #1
  4078a6:	4403      	add	r3, r0
  4078a8:	685b      	ldr	r3, [r3, #4]
  4078aa:	07db      	lsls	r3, r3, #31
  4078ac:	d57d      	bpl.n	4079aa <_realloc_r+0x14e>
  4078ae:	f01e 0f01 	tst.w	lr, #1
  4078b2:	d035      	beq.n	407920 <_realloc_r+0xc4>
  4078b4:	4639      	mov	r1, r7
  4078b6:	4648      	mov	r0, r9
  4078b8:	f7ff f94e 	bl	406b58 <_malloc_r>
  4078bc:	4607      	mov	r7, r0
  4078be:	b1e0      	cbz	r0, 4078fa <_realloc_r+0x9e>
  4078c0:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4078c4:	f023 0301 	bic.w	r3, r3, #1
  4078c8:	4443      	add	r3, r8
  4078ca:	f1a0 0208 	sub.w	r2, r0, #8
  4078ce:	429a      	cmp	r2, r3
  4078d0:	f000 8144 	beq.w	407b5c <_realloc_r+0x300>
  4078d4:	1f22      	subs	r2, r4, #4
  4078d6:	2a24      	cmp	r2, #36	; 0x24
  4078d8:	f200 8131 	bhi.w	407b3e <_realloc_r+0x2e2>
  4078dc:	2a13      	cmp	r2, #19
  4078de:	f200 8104 	bhi.w	407aea <_realloc_r+0x28e>
  4078e2:	4603      	mov	r3, r0
  4078e4:	4632      	mov	r2, r6
  4078e6:	6811      	ldr	r1, [r2, #0]
  4078e8:	6019      	str	r1, [r3, #0]
  4078ea:	6851      	ldr	r1, [r2, #4]
  4078ec:	6059      	str	r1, [r3, #4]
  4078ee:	6892      	ldr	r2, [r2, #8]
  4078f0:	609a      	str	r2, [r3, #8]
  4078f2:	4631      	mov	r1, r6
  4078f4:	4648      	mov	r0, r9
  4078f6:	f7fe fe11 	bl	40651c <_free_r>
  4078fa:	4648      	mov	r0, r9
  4078fc:	f7ff fc9e 	bl	40723c <__malloc_unlock>
  407900:	4638      	mov	r0, r7
  407902:	b003      	add	sp, #12
  407904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407908:	f025 0507 	bic.w	r5, r5, #7
  40790c:	2d00      	cmp	r5, #0
  40790e:	462a      	mov	r2, r5
  407910:	dabb      	bge.n	40788a <_realloc_r+0x2e>
  407912:	230c      	movs	r3, #12
  407914:	2000      	movs	r0, #0
  407916:	f8c9 3000 	str.w	r3, [r9]
  40791a:	b003      	add	sp, #12
  40791c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407920:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407924:	ebc3 0a08 	rsb	sl, r3, r8
  407928:	f8da 3004 	ldr.w	r3, [sl, #4]
  40792c:	f023 0c03 	bic.w	ip, r3, #3
  407930:	eb04 030c 	add.w	r3, r4, ip
  407934:	4293      	cmp	r3, r2
  407936:	dbbd      	blt.n	4078b4 <_realloc_r+0x58>
  407938:	4657      	mov	r7, sl
  40793a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40793e:	f857 0f08 	ldr.w	r0, [r7, #8]!
  407942:	1f22      	subs	r2, r4, #4
  407944:	2a24      	cmp	r2, #36	; 0x24
  407946:	60c1      	str	r1, [r0, #12]
  407948:	6088      	str	r0, [r1, #8]
  40794a:	f200 8117 	bhi.w	407b7c <_realloc_r+0x320>
  40794e:	2a13      	cmp	r2, #19
  407950:	f240 8112 	bls.w	407b78 <_realloc_r+0x31c>
  407954:	6831      	ldr	r1, [r6, #0]
  407956:	f8ca 1008 	str.w	r1, [sl, #8]
  40795a:	6871      	ldr	r1, [r6, #4]
  40795c:	f8ca 100c 	str.w	r1, [sl, #12]
  407960:	2a1b      	cmp	r2, #27
  407962:	f200 812b 	bhi.w	407bbc <_realloc_r+0x360>
  407966:	3608      	adds	r6, #8
  407968:	f10a 0210 	add.w	r2, sl, #16
  40796c:	6831      	ldr	r1, [r6, #0]
  40796e:	6011      	str	r1, [r2, #0]
  407970:	6871      	ldr	r1, [r6, #4]
  407972:	6051      	str	r1, [r2, #4]
  407974:	68b1      	ldr	r1, [r6, #8]
  407976:	6091      	str	r1, [r2, #8]
  407978:	463e      	mov	r6, r7
  40797a:	461c      	mov	r4, r3
  40797c:	46d0      	mov	r8, sl
  40797e:	1b63      	subs	r3, r4, r5
  407980:	2b0f      	cmp	r3, #15
  407982:	d81d      	bhi.n	4079c0 <_realloc_r+0x164>
  407984:	f8d8 3004 	ldr.w	r3, [r8, #4]
  407988:	f003 0301 	and.w	r3, r3, #1
  40798c:	4323      	orrs	r3, r4
  40798e:	4444      	add	r4, r8
  407990:	f8c8 3004 	str.w	r3, [r8, #4]
  407994:	6863      	ldr	r3, [r4, #4]
  407996:	f043 0301 	orr.w	r3, r3, #1
  40799a:	6063      	str	r3, [r4, #4]
  40799c:	4648      	mov	r0, r9
  40799e:	f7ff fc4d 	bl	40723c <__malloc_unlock>
  4079a2:	4630      	mov	r0, r6
  4079a4:	b003      	add	sp, #12
  4079a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4079aa:	f021 0103 	bic.w	r1, r1, #3
  4079ae:	4421      	add	r1, r4
  4079b0:	4291      	cmp	r1, r2
  4079b2:	db21      	blt.n	4079f8 <_realloc_r+0x19c>
  4079b4:	68c3      	ldr	r3, [r0, #12]
  4079b6:	6882      	ldr	r2, [r0, #8]
  4079b8:	460c      	mov	r4, r1
  4079ba:	60d3      	str	r3, [r2, #12]
  4079bc:	609a      	str	r2, [r3, #8]
  4079be:	e7de      	b.n	40797e <_realloc_r+0x122>
  4079c0:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4079c4:	eb08 0105 	add.w	r1, r8, r5
  4079c8:	f002 0201 	and.w	r2, r2, #1
  4079cc:	4315      	orrs	r5, r2
  4079ce:	f043 0201 	orr.w	r2, r3, #1
  4079d2:	440b      	add	r3, r1
  4079d4:	f8c8 5004 	str.w	r5, [r8, #4]
  4079d8:	604a      	str	r2, [r1, #4]
  4079da:	685a      	ldr	r2, [r3, #4]
  4079dc:	f042 0201 	orr.w	r2, r2, #1
  4079e0:	3108      	adds	r1, #8
  4079e2:	605a      	str	r2, [r3, #4]
  4079e4:	4648      	mov	r0, r9
  4079e6:	f7fe fd99 	bl	40651c <_free_r>
  4079ea:	e7d7      	b.n	40799c <_realloc_r+0x140>
  4079ec:	4611      	mov	r1, r2
  4079ee:	b003      	add	sp, #12
  4079f0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4079f4:	f7ff b8b0 	b.w	406b58 <_malloc_r>
  4079f8:	f01e 0f01 	tst.w	lr, #1
  4079fc:	f47f af5a 	bne.w	4078b4 <_realloc_r+0x58>
  407a00:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407a04:	ebc3 0a08 	rsb	sl, r3, r8
  407a08:	f8da 3004 	ldr.w	r3, [sl, #4]
  407a0c:	f023 0c03 	bic.w	ip, r3, #3
  407a10:	eb01 0e0c 	add.w	lr, r1, ip
  407a14:	4596      	cmp	lr, r2
  407a16:	db8b      	blt.n	407930 <_realloc_r+0xd4>
  407a18:	68c3      	ldr	r3, [r0, #12]
  407a1a:	6882      	ldr	r2, [r0, #8]
  407a1c:	4657      	mov	r7, sl
  407a1e:	60d3      	str	r3, [r2, #12]
  407a20:	609a      	str	r2, [r3, #8]
  407a22:	f857 1f08 	ldr.w	r1, [r7, #8]!
  407a26:	f8da 300c 	ldr.w	r3, [sl, #12]
  407a2a:	60cb      	str	r3, [r1, #12]
  407a2c:	1f22      	subs	r2, r4, #4
  407a2e:	2a24      	cmp	r2, #36	; 0x24
  407a30:	6099      	str	r1, [r3, #8]
  407a32:	f200 8099 	bhi.w	407b68 <_realloc_r+0x30c>
  407a36:	2a13      	cmp	r2, #19
  407a38:	d962      	bls.n	407b00 <_realloc_r+0x2a4>
  407a3a:	6833      	ldr	r3, [r6, #0]
  407a3c:	f8ca 3008 	str.w	r3, [sl, #8]
  407a40:	6873      	ldr	r3, [r6, #4]
  407a42:	f8ca 300c 	str.w	r3, [sl, #12]
  407a46:	2a1b      	cmp	r2, #27
  407a48:	f200 80a0 	bhi.w	407b8c <_realloc_r+0x330>
  407a4c:	3608      	adds	r6, #8
  407a4e:	f10a 0310 	add.w	r3, sl, #16
  407a52:	e056      	b.n	407b02 <_realloc_r+0x2a6>
  407a54:	f021 0b03 	bic.w	fp, r1, #3
  407a58:	44a3      	add	fp, r4
  407a5a:	f105 0010 	add.w	r0, r5, #16
  407a5e:	4583      	cmp	fp, r0
  407a60:	da59      	bge.n	407b16 <_realloc_r+0x2ba>
  407a62:	f01e 0f01 	tst.w	lr, #1
  407a66:	f47f af25 	bne.w	4078b4 <_realloc_r+0x58>
  407a6a:	f856 1c08 	ldr.w	r1, [r6, #-8]
  407a6e:	ebc1 0a08 	rsb	sl, r1, r8
  407a72:	f8da 1004 	ldr.w	r1, [sl, #4]
  407a76:	f021 0c03 	bic.w	ip, r1, #3
  407a7a:	44e3      	add	fp, ip
  407a7c:	4558      	cmp	r0, fp
  407a7e:	f73f af57 	bgt.w	407930 <_realloc_r+0xd4>
  407a82:	4657      	mov	r7, sl
  407a84:	f8da 100c 	ldr.w	r1, [sl, #12]
  407a88:	f857 0f08 	ldr.w	r0, [r7, #8]!
  407a8c:	1f22      	subs	r2, r4, #4
  407a8e:	2a24      	cmp	r2, #36	; 0x24
  407a90:	60c1      	str	r1, [r0, #12]
  407a92:	6088      	str	r0, [r1, #8]
  407a94:	f200 80b4 	bhi.w	407c00 <_realloc_r+0x3a4>
  407a98:	2a13      	cmp	r2, #19
  407a9a:	f240 80a5 	bls.w	407be8 <_realloc_r+0x38c>
  407a9e:	6831      	ldr	r1, [r6, #0]
  407aa0:	f8ca 1008 	str.w	r1, [sl, #8]
  407aa4:	6871      	ldr	r1, [r6, #4]
  407aa6:	f8ca 100c 	str.w	r1, [sl, #12]
  407aaa:	2a1b      	cmp	r2, #27
  407aac:	f200 80af 	bhi.w	407c0e <_realloc_r+0x3b2>
  407ab0:	3608      	adds	r6, #8
  407ab2:	f10a 0210 	add.w	r2, sl, #16
  407ab6:	6831      	ldr	r1, [r6, #0]
  407ab8:	6011      	str	r1, [r2, #0]
  407aba:	6871      	ldr	r1, [r6, #4]
  407abc:	6051      	str	r1, [r2, #4]
  407abe:	68b1      	ldr	r1, [r6, #8]
  407ac0:	6091      	str	r1, [r2, #8]
  407ac2:	eb0a 0105 	add.w	r1, sl, r5
  407ac6:	ebc5 020b 	rsb	r2, r5, fp
  407aca:	f042 0201 	orr.w	r2, r2, #1
  407ace:	6099      	str	r1, [r3, #8]
  407ad0:	604a      	str	r2, [r1, #4]
  407ad2:	f8da 3004 	ldr.w	r3, [sl, #4]
  407ad6:	f003 0301 	and.w	r3, r3, #1
  407ada:	431d      	orrs	r5, r3
  407adc:	4648      	mov	r0, r9
  407ade:	f8ca 5004 	str.w	r5, [sl, #4]
  407ae2:	f7ff fbab 	bl	40723c <__malloc_unlock>
  407ae6:	4638      	mov	r0, r7
  407ae8:	e75c      	b.n	4079a4 <_realloc_r+0x148>
  407aea:	6833      	ldr	r3, [r6, #0]
  407aec:	6003      	str	r3, [r0, #0]
  407aee:	6873      	ldr	r3, [r6, #4]
  407af0:	6043      	str	r3, [r0, #4]
  407af2:	2a1b      	cmp	r2, #27
  407af4:	d827      	bhi.n	407b46 <_realloc_r+0x2ea>
  407af6:	f100 0308 	add.w	r3, r0, #8
  407afa:	f106 0208 	add.w	r2, r6, #8
  407afe:	e6f2      	b.n	4078e6 <_realloc_r+0x8a>
  407b00:	463b      	mov	r3, r7
  407b02:	6832      	ldr	r2, [r6, #0]
  407b04:	601a      	str	r2, [r3, #0]
  407b06:	6872      	ldr	r2, [r6, #4]
  407b08:	605a      	str	r2, [r3, #4]
  407b0a:	68b2      	ldr	r2, [r6, #8]
  407b0c:	609a      	str	r2, [r3, #8]
  407b0e:	463e      	mov	r6, r7
  407b10:	4674      	mov	r4, lr
  407b12:	46d0      	mov	r8, sl
  407b14:	e733      	b.n	40797e <_realloc_r+0x122>
  407b16:	eb08 0105 	add.w	r1, r8, r5
  407b1a:	ebc5 0b0b 	rsb	fp, r5, fp
  407b1e:	f04b 0201 	orr.w	r2, fp, #1
  407b22:	6099      	str	r1, [r3, #8]
  407b24:	604a      	str	r2, [r1, #4]
  407b26:	f856 3c04 	ldr.w	r3, [r6, #-4]
  407b2a:	f003 0301 	and.w	r3, r3, #1
  407b2e:	431d      	orrs	r5, r3
  407b30:	4648      	mov	r0, r9
  407b32:	f846 5c04 	str.w	r5, [r6, #-4]
  407b36:	f7ff fb81 	bl	40723c <__malloc_unlock>
  407b3a:	4630      	mov	r0, r6
  407b3c:	e732      	b.n	4079a4 <_realloc_r+0x148>
  407b3e:	4631      	mov	r1, r6
  407b40:	f7ff fb16 	bl	407170 <memmove>
  407b44:	e6d5      	b.n	4078f2 <_realloc_r+0x96>
  407b46:	68b3      	ldr	r3, [r6, #8]
  407b48:	6083      	str	r3, [r0, #8]
  407b4a:	68f3      	ldr	r3, [r6, #12]
  407b4c:	60c3      	str	r3, [r0, #12]
  407b4e:	2a24      	cmp	r2, #36	; 0x24
  407b50:	d028      	beq.n	407ba4 <_realloc_r+0x348>
  407b52:	f100 0310 	add.w	r3, r0, #16
  407b56:	f106 0210 	add.w	r2, r6, #16
  407b5a:	e6c4      	b.n	4078e6 <_realloc_r+0x8a>
  407b5c:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407b60:	f023 0303 	bic.w	r3, r3, #3
  407b64:	441c      	add	r4, r3
  407b66:	e70a      	b.n	40797e <_realloc_r+0x122>
  407b68:	4631      	mov	r1, r6
  407b6a:	4638      	mov	r0, r7
  407b6c:	4674      	mov	r4, lr
  407b6e:	46d0      	mov	r8, sl
  407b70:	f7ff fafe 	bl	407170 <memmove>
  407b74:	463e      	mov	r6, r7
  407b76:	e702      	b.n	40797e <_realloc_r+0x122>
  407b78:	463a      	mov	r2, r7
  407b7a:	e6f7      	b.n	40796c <_realloc_r+0x110>
  407b7c:	4631      	mov	r1, r6
  407b7e:	4638      	mov	r0, r7
  407b80:	461c      	mov	r4, r3
  407b82:	46d0      	mov	r8, sl
  407b84:	f7ff faf4 	bl	407170 <memmove>
  407b88:	463e      	mov	r6, r7
  407b8a:	e6f8      	b.n	40797e <_realloc_r+0x122>
  407b8c:	68b3      	ldr	r3, [r6, #8]
  407b8e:	f8ca 3010 	str.w	r3, [sl, #16]
  407b92:	68f3      	ldr	r3, [r6, #12]
  407b94:	f8ca 3014 	str.w	r3, [sl, #20]
  407b98:	2a24      	cmp	r2, #36	; 0x24
  407b9a:	d01b      	beq.n	407bd4 <_realloc_r+0x378>
  407b9c:	3610      	adds	r6, #16
  407b9e:	f10a 0318 	add.w	r3, sl, #24
  407ba2:	e7ae      	b.n	407b02 <_realloc_r+0x2a6>
  407ba4:	6933      	ldr	r3, [r6, #16]
  407ba6:	6103      	str	r3, [r0, #16]
  407ba8:	6973      	ldr	r3, [r6, #20]
  407baa:	6143      	str	r3, [r0, #20]
  407bac:	f106 0218 	add.w	r2, r6, #24
  407bb0:	f100 0318 	add.w	r3, r0, #24
  407bb4:	e697      	b.n	4078e6 <_realloc_r+0x8a>
  407bb6:	bf00      	nop
  407bb8:	204004a0 	.word	0x204004a0
  407bbc:	68b1      	ldr	r1, [r6, #8]
  407bbe:	f8ca 1010 	str.w	r1, [sl, #16]
  407bc2:	68f1      	ldr	r1, [r6, #12]
  407bc4:	f8ca 1014 	str.w	r1, [sl, #20]
  407bc8:	2a24      	cmp	r2, #36	; 0x24
  407bca:	d00f      	beq.n	407bec <_realloc_r+0x390>
  407bcc:	3610      	adds	r6, #16
  407bce:	f10a 0218 	add.w	r2, sl, #24
  407bd2:	e6cb      	b.n	40796c <_realloc_r+0x110>
  407bd4:	6933      	ldr	r3, [r6, #16]
  407bd6:	f8ca 3018 	str.w	r3, [sl, #24]
  407bda:	6973      	ldr	r3, [r6, #20]
  407bdc:	f8ca 301c 	str.w	r3, [sl, #28]
  407be0:	3618      	adds	r6, #24
  407be2:	f10a 0320 	add.w	r3, sl, #32
  407be6:	e78c      	b.n	407b02 <_realloc_r+0x2a6>
  407be8:	463a      	mov	r2, r7
  407bea:	e764      	b.n	407ab6 <_realloc_r+0x25a>
  407bec:	6932      	ldr	r2, [r6, #16]
  407bee:	f8ca 2018 	str.w	r2, [sl, #24]
  407bf2:	6972      	ldr	r2, [r6, #20]
  407bf4:	f8ca 201c 	str.w	r2, [sl, #28]
  407bf8:	3618      	adds	r6, #24
  407bfa:	f10a 0220 	add.w	r2, sl, #32
  407bfe:	e6b5      	b.n	40796c <_realloc_r+0x110>
  407c00:	4631      	mov	r1, r6
  407c02:	4638      	mov	r0, r7
  407c04:	9301      	str	r3, [sp, #4]
  407c06:	f7ff fab3 	bl	407170 <memmove>
  407c0a:	9b01      	ldr	r3, [sp, #4]
  407c0c:	e759      	b.n	407ac2 <_realloc_r+0x266>
  407c0e:	68b1      	ldr	r1, [r6, #8]
  407c10:	f8ca 1010 	str.w	r1, [sl, #16]
  407c14:	68f1      	ldr	r1, [r6, #12]
  407c16:	f8ca 1014 	str.w	r1, [sl, #20]
  407c1a:	2a24      	cmp	r2, #36	; 0x24
  407c1c:	d003      	beq.n	407c26 <_realloc_r+0x3ca>
  407c1e:	3610      	adds	r6, #16
  407c20:	f10a 0218 	add.w	r2, sl, #24
  407c24:	e747      	b.n	407ab6 <_realloc_r+0x25a>
  407c26:	6932      	ldr	r2, [r6, #16]
  407c28:	f8ca 2018 	str.w	r2, [sl, #24]
  407c2c:	6972      	ldr	r2, [r6, #20]
  407c2e:	f8ca 201c 	str.w	r2, [sl, #28]
  407c32:	3618      	adds	r6, #24
  407c34:	f10a 0220 	add.w	r2, sl, #32
  407c38:	e73d      	b.n	407ab6 <_realloc_r+0x25a>
  407c3a:	bf00      	nop

00407c3c <_sbrk_r>:
  407c3c:	b538      	push	{r3, r4, r5, lr}
  407c3e:	4c07      	ldr	r4, [pc, #28]	; (407c5c <_sbrk_r+0x20>)
  407c40:	2300      	movs	r3, #0
  407c42:	4605      	mov	r5, r0
  407c44:	4608      	mov	r0, r1
  407c46:	6023      	str	r3, [r4, #0]
  407c48:	f7f9 ffd8 	bl	401bfc <_sbrk>
  407c4c:	1c43      	adds	r3, r0, #1
  407c4e:	d000      	beq.n	407c52 <_sbrk_r+0x16>
  407c50:	bd38      	pop	{r3, r4, r5, pc}
  407c52:	6823      	ldr	r3, [r4, #0]
  407c54:	2b00      	cmp	r3, #0
  407c56:	d0fb      	beq.n	407c50 <_sbrk_r+0x14>
  407c58:	602b      	str	r3, [r5, #0]
  407c5a:	bd38      	pop	{r3, r4, r5, pc}
  407c5c:	20400ec4 	.word	0x20400ec4

00407c60 <__sread>:
  407c60:	b510      	push	{r4, lr}
  407c62:	460c      	mov	r4, r1
  407c64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407c68:	f000 faee 	bl	408248 <_read_r>
  407c6c:	2800      	cmp	r0, #0
  407c6e:	db03      	blt.n	407c78 <__sread+0x18>
  407c70:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407c72:	4403      	add	r3, r0
  407c74:	6523      	str	r3, [r4, #80]	; 0x50
  407c76:	bd10      	pop	{r4, pc}
  407c78:	89a3      	ldrh	r3, [r4, #12]
  407c7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407c7e:	81a3      	strh	r3, [r4, #12]
  407c80:	bd10      	pop	{r4, pc}
  407c82:	bf00      	nop

00407c84 <__swrite>:
  407c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407c88:	4616      	mov	r6, r2
  407c8a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407c8e:	461f      	mov	r7, r3
  407c90:	05d3      	lsls	r3, r2, #23
  407c92:	460c      	mov	r4, r1
  407c94:	4605      	mov	r5, r0
  407c96:	d507      	bpl.n	407ca8 <__swrite+0x24>
  407c98:	2200      	movs	r2, #0
  407c9a:	2302      	movs	r3, #2
  407c9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407ca0:	f000 fabc 	bl	40821c <_lseek_r>
  407ca4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407ca8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407cac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407cb0:	81a2      	strh	r2, [r4, #12]
  407cb2:	463b      	mov	r3, r7
  407cb4:	4632      	mov	r2, r6
  407cb6:	4628      	mov	r0, r5
  407cb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407cbc:	f000 b99c 	b.w	407ff8 <_write_r>

00407cc0 <__sseek>:
  407cc0:	b510      	push	{r4, lr}
  407cc2:	460c      	mov	r4, r1
  407cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407cc8:	f000 faa8 	bl	40821c <_lseek_r>
  407ccc:	89a3      	ldrh	r3, [r4, #12]
  407cce:	1c42      	adds	r2, r0, #1
  407cd0:	bf0e      	itee	eq
  407cd2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  407cd6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  407cda:	6520      	strne	r0, [r4, #80]	; 0x50
  407cdc:	81a3      	strh	r3, [r4, #12]
  407cde:	bd10      	pop	{r4, pc}

00407ce0 <__sclose>:
  407ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407ce4:	f000 ba20 	b.w	408128 <_close_r>
	...

00407d00 <strlen>:
  407d00:	f890 f000 	pld	[r0]
  407d04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407d08:	f020 0107 	bic.w	r1, r0, #7
  407d0c:	f06f 0c00 	mvn.w	ip, #0
  407d10:	f010 0407 	ands.w	r4, r0, #7
  407d14:	f891 f020 	pld	[r1, #32]
  407d18:	f040 8049 	bne.w	407dae <strlen+0xae>
  407d1c:	f04f 0400 	mov.w	r4, #0
  407d20:	f06f 0007 	mvn.w	r0, #7
  407d24:	e9d1 2300 	ldrd	r2, r3, [r1]
  407d28:	f891 f040 	pld	[r1, #64]	; 0x40
  407d2c:	f100 0008 	add.w	r0, r0, #8
  407d30:	fa82 f24c 	uadd8	r2, r2, ip
  407d34:	faa4 f28c 	sel	r2, r4, ip
  407d38:	fa83 f34c 	uadd8	r3, r3, ip
  407d3c:	faa2 f38c 	sel	r3, r2, ip
  407d40:	bb4b      	cbnz	r3, 407d96 <strlen+0x96>
  407d42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407d46:	fa82 f24c 	uadd8	r2, r2, ip
  407d4a:	f100 0008 	add.w	r0, r0, #8
  407d4e:	faa4 f28c 	sel	r2, r4, ip
  407d52:	fa83 f34c 	uadd8	r3, r3, ip
  407d56:	faa2 f38c 	sel	r3, r2, ip
  407d5a:	b9e3      	cbnz	r3, 407d96 <strlen+0x96>
  407d5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407d60:	fa82 f24c 	uadd8	r2, r2, ip
  407d64:	f100 0008 	add.w	r0, r0, #8
  407d68:	faa4 f28c 	sel	r2, r4, ip
  407d6c:	fa83 f34c 	uadd8	r3, r3, ip
  407d70:	faa2 f38c 	sel	r3, r2, ip
  407d74:	b97b      	cbnz	r3, 407d96 <strlen+0x96>
  407d76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  407d7a:	f101 0120 	add.w	r1, r1, #32
  407d7e:	fa82 f24c 	uadd8	r2, r2, ip
  407d82:	f100 0008 	add.w	r0, r0, #8
  407d86:	faa4 f28c 	sel	r2, r4, ip
  407d8a:	fa83 f34c 	uadd8	r3, r3, ip
  407d8e:	faa2 f38c 	sel	r3, r2, ip
  407d92:	2b00      	cmp	r3, #0
  407d94:	d0c6      	beq.n	407d24 <strlen+0x24>
  407d96:	2a00      	cmp	r2, #0
  407d98:	bf04      	itt	eq
  407d9a:	3004      	addeq	r0, #4
  407d9c:	461a      	moveq	r2, r3
  407d9e:	ba12      	rev	r2, r2
  407da0:	fab2 f282 	clz	r2, r2
  407da4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  407da8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  407dac:	4770      	bx	lr
  407dae:	e9d1 2300 	ldrd	r2, r3, [r1]
  407db2:	f004 0503 	and.w	r5, r4, #3
  407db6:	f1c4 0000 	rsb	r0, r4, #0
  407dba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  407dbe:	f014 0f04 	tst.w	r4, #4
  407dc2:	f891 f040 	pld	[r1, #64]	; 0x40
  407dc6:	fa0c f505 	lsl.w	r5, ip, r5
  407dca:	ea62 0205 	orn	r2, r2, r5
  407dce:	bf1c      	itt	ne
  407dd0:	ea63 0305 	ornne	r3, r3, r5
  407dd4:	4662      	movne	r2, ip
  407dd6:	f04f 0400 	mov.w	r4, #0
  407dda:	e7a9      	b.n	407d30 <strlen+0x30>

00407ddc <__ssprint_r>:
  407ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407de0:	6893      	ldr	r3, [r2, #8]
  407de2:	b083      	sub	sp, #12
  407de4:	4690      	mov	r8, r2
  407de6:	2b00      	cmp	r3, #0
  407de8:	d072      	beq.n	407ed0 <__ssprint_r+0xf4>
  407dea:	4683      	mov	fp, r0
  407dec:	f04f 0900 	mov.w	r9, #0
  407df0:	6816      	ldr	r6, [r2, #0]
  407df2:	6808      	ldr	r0, [r1, #0]
  407df4:	688b      	ldr	r3, [r1, #8]
  407df6:	460d      	mov	r5, r1
  407df8:	464c      	mov	r4, r9
  407dfa:	2c00      	cmp	r4, #0
  407dfc:	d045      	beq.n	407e8a <__ssprint_r+0xae>
  407dfe:	429c      	cmp	r4, r3
  407e00:	461f      	mov	r7, r3
  407e02:	469a      	mov	sl, r3
  407e04:	d346      	bcc.n	407e94 <__ssprint_r+0xb8>
  407e06:	89ab      	ldrh	r3, [r5, #12]
  407e08:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407e0c:	d02d      	beq.n	407e6a <__ssprint_r+0x8e>
  407e0e:	696f      	ldr	r7, [r5, #20]
  407e10:	6929      	ldr	r1, [r5, #16]
  407e12:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  407e16:	ebc1 0a00 	rsb	sl, r1, r0
  407e1a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  407e1e:	1c60      	adds	r0, r4, #1
  407e20:	107f      	asrs	r7, r7, #1
  407e22:	4450      	add	r0, sl
  407e24:	42b8      	cmp	r0, r7
  407e26:	463a      	mov	r2, r7
  407e28:	bf84      	itt	hi
  407e2a:	4607      	movhi	r7, r0
  407e2c:	463a      	movhi	r2, r7
  407e2e:	055b      	lsls	r3, r3, #21
  407e30:	d533      	bpl.n	407e9a <__ssprint_r+0xbe>
  407e32:	4611      	mov	r1, r2
  407e34:	4658      	mov	r0, fp
  407e36:	f7fe fe8f 	bl	406b58 <_malloc_r>
  407e3a:	2800      	cmp	r0, #0
  407e3c:	d037      	beq.n	407eae <__ssprint_r+0xd2>
  407e3e:	4652      	mov	r2, sl
  407e40:	6929      	ldr	r1, [r5, #16]
  407e42:	9001      	str	r0, [sp, #4]
  407e44:	f7fa fcb6 	bl	4027b4 <memcpy>
  407e48:	89aa      	ldrh	r2, [r5, #12]
  407e4a:	9b01      	ldr	r3, [sp, #4]
  407e4c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407e50:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407e54:	81aa      	strh	r2, [r5, #12]
  407e56:	ebca 0207 	rsb	r2, sl, r7
  407e5a:	eb03 000a 	add.w	r0, r3, sl
  407e5e:	616f      	str	r7, [r5, #20]
  407e60:	612b      	str	r3, [r5, #16]
  407e62:	6028      	str	r0, [r5, #0]
  407e64:	60aa      	str	r2, [r5, #8]
  407e66:	4627      	mov	r7, r4
  407e68:	46a2      	mov	sl, r4
  407e6a:	4652      	mov	r2, sl
  407e6c:	4649      	mov	r1, r9
  407e6e:	f7ff f97f 	bl	407170 <memmove>
  407e72:	f8d8 2008 	ldr.w	r2, [r8, #8]
  407e76:	68ab      	ldr	r3, [r5, #8]
  407e78:	6828      	ldr	r0, [r5, #0]
  407e7a:	1bdb      	subs	r3, r3, r7
  407e7c:	4450      	add	r0, sl
  407e7e:	1b14      	subs	r4, r2, r4
  407e80:	60ab      	str	r3, [r5, #8]
  407e82:	6028      	str	r0, [r5, #0]
  407e84:	f8c8 4008 	str.w	r4, [r8, #8]
  407e88:	b314      	cbz	r4, 407ed0 <__ssprint_r+0xf4>
  407e8a:	f8d6 9000 	ldr.w	r9, [r6]
  407e8e:	6874      	ldr	r4, [r6, #4]
  407e90:	3608      	adds	r6, #8
  407e92:	e7b2      	b.n	407dfa <__ssprint_r+0x1e>
  407e94:	4627      	mov	r7, r4
  407e96:	46a2      	mov	sl, r4
  407e98:	e7e7      	b.n	407e6a <__ssprint_r+0x8e>
  407e9a:	4658      	mov	r0, fp
  407e9c:	f7ff fcde 	bl	40785c <_realloc_r>
  407ea0:	4603      	mov	r3, r0
  407ea2:	2800      	cmp	r0, #0
  407ea4:	d1d7      	bne.n	407e56 <__ssprint_r+0x7a>
  407ea6:	6929      	ldr	r1, [r5, #16]
  407ea8:	4658      	mov	r0, fp
  407eaa:	f7fe fb37 	bl	40651c <_free_r>
  407eae:	230c      	movs	r3, #12
  407eb0:	f8cb 3000 	str.w	r3, [fp]
  407eb4:	89ab      	ldrh	r3, [r5, #12]
  407eb6:	2200      	movs	r2, #0
  407eb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407ebc:	f04f 30ff 	mov.w	r0, #4294967295
  407ec0:	81ab      	strh	r3, [r5, #12]
  407ec2:	f8c8 2008 	str.w	r2, [r8, #8]
  407ec6:	f8c8 2004 	str.w	r2, [r8, #4]
  407eca:	b003      	add	sp, #12
  407ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407ed0:	2000      	movs	r0, #0
  407ed2:	f8c8 0004 	str.w	r0, [r8, #4]
  407ed6:	b003      	add	sp, #12
  407ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407edc <__swbuf_r>:
  407edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407ede:	460e      	mov	r6, r1
  407ee0:	4614      	mov	r4, r2
  407ee2:	4607      	mov	r7, r0
  407ee4:	b110      	cbz	r0, 407eec <__swbuf_r+0x10>
  407ee6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407ee8:	2b00      	cmp	r3, #0
  407eea:	d04a      	beq.n	407f82 <__swbuf_r+0xa6>
  407eec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407ef0:	69a3      	ldr	r3, [r4, #24]
  407ef2:	60a3      	str	r3, [r4, #8]
  407ef4:	b291      	uxth	r1, r2
  407ef6:	0708      	lsls	r0, r1, #28
  407ef8:	d538      	bpl.n	407f6c <__swbuf_r+0x90>
  407efa:	6923      	ldr	r3, [r4, #16]
  407efc:	2b00      	cmp	r3, #0
  407efe:	d035      	beq.n	407f6c <__swbuf_r+0x90>
  407f00:	0489      	lsls	r1, r1, #18
  407f02:	b2f5      	uxtb	r5, r6
  407f04:	d515      	bpl.n	407f32 <__swbuf_r+0x56>
  407f06:	6822      	ldr	r2, [r4, #0]
  407f08:	6961      	ldr	r1, [r4, #20]
  407f0a:	1ad3      	subs	r3, r2, r3
  407f0c:	428b      	cmp	r3, r1
  407f0e:	da1c      	bge.n	407f4a <__swbuf_r+0x6e>
  407f10:	3301      	adds	r3, #1
  407f12:	68a1      	ldr	r1, [r4, #8]
  407f14:	1c50      	adds	r0, r2, #1
  407f16:	3901      	subs	r1, #1
  407f18:	60a1      	str	r1, [r4, #8]
  407f1a:	6020      	str	r0, [r4, #0]
  407f1c:	7016      	strb	r6, [r2, #0]
  407f1e:	6962      	ldr	r2, [r4, #20]
  407f20:	429a      	cmp	r2, r3
  407f22:	d01a      	beq.n	407f5a <__swbuf_r+0x7e>
  407f24:	89a3      	ldrh	r3, [r4, #12]
  407f26:	07db      	lsls	r3, r3, #31
  407f28:	d501      	bpl.n	407f2e <__swbuf_r+0x52>
  407f2a:	2d0a      	cmp	r5, #10
  407f2c:	d015      	beq.n	407f5a <__swbuf_r+0x7e>
  407f2e:	4628      	mov	r0, r5
  407f30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407f32:	6e61      	ldr	r1, [r4, #100]	; 0x64
  407f34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  407f38:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  407f3c:	81a2      	strh	r2, [r4, #12]
  407f3e:	6822      	ldr	r2, [r4, #0]
  407f40:	6661      	str	r1, [r4, #100]	; 0x64
  407f42:	6961      	ldr	r1, [r4, #20]
  407f44:	1ad3      	subs	r3, r2, r3
  407f46:	428b      	cmp	r3, r1
  407f48:	dbe2      	blt.n	407f10 <__swbuf_r+0x34>
  407f4a:	4621      	mov	r1, r4
  407f4c:	4638      	mov	r0, r7
  407f4e:	f7fe f987 	bl	406260 <_fflush_r>
  407f52:	b940      	cbnz	r0, 407f66 <__swbuf_r+0x8a>
  407f54:	6822      	ldr	r2, [r4, #0]
  407f56:	2301      	movs	r3, #1
  407f58:	e7db      	b.n	407f12 <__swbuf_r+0x36>
  407f5a:	4621      	mov	r1, r4
  407f5c:	4638      	mov	r0, r7
  407f5e:	f7fe f97f 	bl	406260 <_fflush_r>
  407f62:	2800      	cmp	r0, #0
  407f64:	d0e3      	beq.n	407f2e <__swbuf_r+0x52>
  407f66:	f04f 30ff 	mov.w	r0, #4294967295
  407f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407f6c:	4621      	mov	r1, r4
  407f6e:	4638      	mov	r0, r7
  407f70:	f7fd f89c 	bl	4050ac <__swsetup_r>
  407f74:	2800      	cmp	r0, #0
  407f76:	d1f6      	bne.n	407f66 <__swbuf_r+0x8a>
  407f78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407f7c:	6923      	ldr	r3, [r4, #16]
  407f7e:	b291      	uxth	r1, r2
  407f80:	e7be      	b.n	407f00 <__swbuf_r+0x24>
  407f82:	f7fe fa01 	bl	406388 <__sinit>
  407f86:	e7b1      	b.n	407eec <__swbuf_r+0x10>

00407f88 <_wcrtomb_r>:
  407f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407f8c:	4605      	mov	r5, r0
  407f8e:	b086      	sub	sp, #24
  407f90:	461e      	mov	r6, r3
  407f92:	460c      	mov	r4, r1
  407f94:	b1a1      	cbz	r1, 407fc0 <_wcrtomb_r+0x38>
  407f96:	4b10      	ldr	r3, [pc, #64]	; (407fd8 <_wcrtomb_r+0x50>)
  407f98:	4617      	mov	r7, r2
  407f9a:	f8d3 8000 	ldr.w	r8, [r3]
  407f9e:	f7fe fd51 	bl	406a44 <__locale_charset>
  407fa2:	9600      	str	r6, [sp, #0]
  407fa4:	4603      	mov	r3, r0
  407fa6:	463a      	mov	r2, r7
  407fa8:	4621      	mov	r1, r4
  407faa:	4628      	mov	r0, r5
  407fac:	47c0      	blx	r8
  407fae:	1c43      	adds	r3, r0, #1
  407fb0:	d103      	bne.n	407fba <_wcrtomb_r+0x32>
  407fb2:	2200      	movs	r2, #0
  407fb4:	238a      	movs	r3, #138	; 0x8a
  407fb6:	6032      	str	r2, [r6, #0]
  407fb8:	602b      	str	r3, [r5, #0]
  407fba:	b006      	add	sp, #24
  407fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407fc0:	4b05      	ldr	r3, [pc, #20]	; (407fd8 <_wcrtomb_r+0x50>)
  407fc2:	681f      	ldr	r7, [r3, #0]
  407fc4:	f7fe fd3e 	bl	406a44 <__locale_charset>
  407fc8:	9600      	str	r6, [sp, #0]
  407fca:	4603      	mov	r3, r0
  407fcc:	4622      	mov	r2, r4
  407fce:	a903      	add	r1, sp, #12
  407fd0:	4628      	mov	r0, r5
  407fd2:	47b8      	blx	r7
  407fd4:	e7eb      	b.n	407fae <_wcrtomb_r+0x26>
  407fd6:	bf00      	nop
  407fd8:	204008b0 	.word	0x204008b0

00407fdc <__ascii_wctomb>:
  407fdc:	b121      	cbz	r1, 407fe8 <__ascii_wctomb+0xc>
  407fde:	2aff      	cmp	r2, #255	; 0xff
  407fe0:	d804      	bhi.n	407fec <__ascii_wctomb+0x10>
  407fe2:	700a      	strb	r2, [r1, #0]
  407fe4:	2001      	movs	r0, #1
  407fe6:	4770      	bx	lr
  407fe8:	4608      	mov	r0, r1
  407fea:	4770      	bx	lr
  407fec:	238a      	movs	r3, #138	; 0x8a
  407fee:	6003      	str	r3, [r0, #0]
  407ff0:	f04f 30ff 	mov.w	r0, #4294967295
  407ff4:	4770      	bx	lr
  407ff6:	bf00      	nop

00407ff8 <_write_r>:
  407ff8:	b570      	push	{r4, r5, r6, lr}
  407ffa:	460d      	mov	r5, r1
  407ffc:	4c08      	ldr	r4, [pc, #32]	; (408020 <_write_r+0x28>)
  407ffe:	4611      	mov	r1, r2
  408000:	4606      	mov	r6, r0
  408002:	461a      	mov	r2, r3
  408004:	4628      	mov	r0, r5
  408006:	2300      	movs	r3, #0
  408008:	6023      	str	r3, [r4, #0]
  40800a:	f7f8 f9e3 	bl	4003d4 <_write>
  40800e:	1c43      	adds	r3, r0, #1
  408010:	d000      	beq.n	408014 <_write_r+0x1c>
  408012:	bd70      	pop	{r4, r5, r6, pc}
  408014:	6823      	ldr	r3, [r4, #0]
  408016:	2b00      	cmp	r3, #0
  408018:	d0fb      	beq.n	408012 <_write_r+0x1a>
  40801a:	6033      	str	r3, [r6, #0]
  40801c:	bd70      	pop	{r4, r5, r6, pc}
  40801e:	bf00      	nop
  408020:	20400ec4 	.word	0x20400ec4

00408024 <__register_exitproc>:
  408024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408028:	4c25      	ldr	r4, [pc, #148]	; (4080c0 <__register_exitproc+0x9c>)
  40802a:	6825      	ldr	r5, [r4, #0]
  40802c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  408030:	4606      	mov	r6, r0
  408032:	4688      	mov	r8, r1
  408034:	4692      	mov	sl, r2
  408036:	4699      	mov	r9, r3
  408038:	b3c4      	cbz	r4, 4080ac <__register_exitproc+0x88>
  40803a:	6860      	ldr	r0, [r4, #4]
  40803c:	281f      	cmp	r0, #31
  40803e:	dc17      	bgt.n	408070 <__register_exitproc+0x4c>
  408040:	1c43      	adds	r3, r0, #1
  408042:	b176      	cbz	r6, 408062 <__register_exitproc+0x3e>
  408044:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  408048:	2201      	movs	r2, #1
  40804a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40804e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  408052:	4082      	lsls	r2, r0
  408054:	4311      	orrs	r1, r2
  408056:	2e02      	cmp	r6, #2
  408058:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40805c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  408060:	d01e      	beq.n	4080a0 <__register_exitproc+0x7c>
  408062:	3002      	adds	r0, #2
  408064:	6063      	str	r3, [r4, #4]
  408066:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40806a:	2000      	movs	r0, #0
  40806c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408070:	4b14      	ldr	r3, [pc, #80]	; (4080c4 <__register_exitproc+0xa0>)
  408072:	b303      	cbz	r3, 4080b6 <__register_exitproc+0x92>
  408074:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408078:	f7fe fd66 	bl	406b48 <malloc>
  40807c:	4604      	mov	r4, r0
  40807e:	b1d0      	cbz	r0, 4080b6 <__register_exitproc+0x92>
  408080:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  408084:	2700      	movs	r7, #0
  408086:	e880 0088 	stmia.w	r0, {r3, r7}
  40808a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40808e:	4638      	mov	r0, r7
  408090:	2301      	movs	r3, #1
  408092:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  408096:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40809a:	2e00      	cmp	r6, #0
  40809c:	d0e1      	beq.n	408062 <__register_exitproc+0x3e>
  40809e:	e7d1      	b.n	408044 <__register_exitproc+0x20>
  4080a0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4080a4:	430a      	orrs	r2, r1
  4080a6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4080aa:	e7da      	b.n	408062 <__register_exitproc+0x3e>
  4080ac:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4080b0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4080b4:	e7c1      	b.n	40803a <__register_exitproc+0x16>
  4080b6:	f04f 30ff 	mov.w	r0, #4294967295
  4080ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4080be:	bf00      	nop
  4080c0:	00409240 	.word	0x00409240
  4080c4:	00406b49 	.word	0x00406b49

004080c8 <_calloc_r>:
  4080c8:	b510      	push	{r4, lr}
  4080ca:	fb02 f101 	mul.w	r1, r2, r1
  4080ce:	f7fe fd43 	bl	406b58 <_malloc_r>
  4080d2:	4604      	mov	r4, r0
  4080d4:	b1d8      	cbz	r0, 40810e <_calloc_r+0x46>
  4080d6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4080da:	f022 0203 	bic.w	r2, r2, #3
  4080de:	3a04      	subs	r2, #4
  4080e0:	2a24      	cmp	r2, #36	; 0x24
  4080e2:	d818      	bhi.n	408116 <_calloc_r+0x4e>
  4080e4:	2a13      	cmp	r2, #19
  4080e6:	d914      	bls.n	408112 <_calloc_r+0x4a>
  4080e8:	2300      	movs	r3, #0
  4080ea:	2a1b      	cmp	r2, #27
  4080ec:	6003      	str	r3, [r0, #0]
  4080ee:	6043      	str	r3, [r0, #4]
  4080f0:	d916      	bls.n	408120 <_calloc_r+0x58>
  4080f2:	2a24      	cmp	r2, #36	; 0x24
  4080f4:	6083      	str	r3, [r0, #8]
  4080f6:	60c3      	str	r3, [r0, #12]
  4080f8:	bf11      	iteee	ne
  4080fa:	f100 0210 	addne.w	r2, r0, #16
  4080fe:	6103      	streq	r3, [r0, #16]
  408100:	6143      	streq	r3, [r0, #20]
  408102:	f100 0218 	addeq.w	r2, r0, #24
  408106:	2300      	movs	r3, #0
  408108:	6013      	str	r3, [r2, #0]
  40810a:	6053      	str	r3, [r2, #4]
  40810c:	6093      	str	r3, [r2, #8]
  40810e:	4620      	mov	r0, r4
  408110:	bd10      	pop	{r4, pc}
  408112:	4602      	mov	r2, r0
  408114:	e7f7      	b.n	408106 <_calloc_r+0x3e>
  408116:	2100      	movs	r1, #0
  408118:	f7fa fbe6 	bl	4028e8 <memset>
  40811c:	4620      	mov	r0, r4
  40811e:	bd10      	pop	{r4, pc}
  408120:	f100 0208 	add.w	r2, r0, #8
  408124:	e7ef      	b.n	408106 <_calloc_r+0x3e>
  408126:	bf00      	nop

00408128 <_close_r>:
  408128:	b538      	push	{r3, r4, r5, lr}
  40812a:	4c07      	ldr	r4, [pc, #28]	; (408148 <_close_r+0x20>)
  40812c:	2300      	movs	r3, #0
  40812e:	4605      	mov	r5, r0
  408130:	4608      	mov	r0, r1
  408132:	6023      	str	r3, [r4, #0]
  408134:	f7f9 fd7c 	bl	401c30 <_close>
  408138:	1c43      	adds	r3, r0, #1
  40813a:	d000      	beq.n	40813e <_close_r+0x16>
  40813c:	bd38      	pop	{r3, r4, r5, pc}
  40813e:	6823      	ldr	r3, [r4, #0]
  408140:	2b00      	cmp	r3, #0
  408142:	d0fb      	beq.n	40813c <_close_r+0x14>
  408144:	602b      	str	r3, [r5, #0]
  408146:	bd38      	pop	{r3, r4, r5, pc}
  408148:	20400ec4 	.word	0x20400ec4

0040814c <_fclose_r>:
  40814c:	2900      	cmp	r1, #0
  40814e:	d03d      	beq.n	4081cc <_fclose_r+0x80>
  408150:	b570      	push	{r4, r5, r6, lr}
  408152:	4605      	mov	r5, r0
  408154:	460c      	mov	r4, r1
  408156:	b108      	cbz	r0, 40815c <_fclose_r+0x10>
  408158:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40815a:	b37b      	cbz	r3, 4081bc <_fclose_r+0x70>
  40815c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408160:	b90b      	cbnz	r3, 408166 <_fclose_r+0x1a>
  408162:	2000      	movs	r0, #0
  408164:	bd70      	pop	{r4, r5, r6, pc}
  408166:	4621      	mov	r1, r4
  408168:	4628      	mov	r0, r5
  40816a:	f7fd ffd5 	bl	406118 <__sflush_r>
  40816e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  408170:	4606      	mov	r6, r0
  408172:	b133      	cbz	r3, 408182 <_fclose_r+0x36>
  408174:	69e1      	ldr	r1, [r4, #28]
  408176:	4628      	mov	r0, r5
  408178:	4798      	blx	r3
  40817a:	2800      	cmp	r0, #0
  40817c:	bfb8      	it	lt
  40817e:	f04f 36ff 	movlt.w	r6, #4294967295
  408182:	89a3      	ldrh	r3, [r4, #12]
  408184:	061b      	lsls	r3, r3, #24
  408186:	d41c      	bmi.n	4081c2 <_fclose_r+0x76>
  408188:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40818a:	b141      	cbz	r1, 40819e <_fclose_r+0x52>
  40818c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408190:	4299      	cmp	r1, r3
  408192:	d002      	beq.n	40819a <_fclose_r+0x4e>
  408194:	4628      	mov	r0, r5
  408196:	f7fe f9c1 	bl	40651c <_free_r>
  40819a:	2300      	movs	r3, #0
  40819c:	6323      	str	r3, [r4, #48]	; 0x30
  40819e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4081a0:	b121      	cbz	r1, 4081ac <_fclose_r+0x60>
  4081a2:	4628      	mov	r0, r5
  4081a4:	f7fe f9ba 	bl	40651c <_free_r>
  4081a8:	2300      	movs	r3, #0
  4081aa:	6463      	str	r3, [r4, #68]	; 0x44
  4081ac:	f7fe f8f2 	bl	406394 <__sfp_lock_acquire>
  4081b0:	2300      	movs	r3, #0
  4081b2:	81a3      	strh	r3, [r4, #12]
  4081b4:	f7fe f8f0 	bl	406398 <__sfp_lock_release>
  4081b8:	4630      	mov	r0, r6
  4081ba:	bd70      	pop	{r4, r5, r6, pc}
  4081bc:	f7fe f8e4 	bl	406388 <__sinit>
  4081c0:	e7cc      	b.n	40815c <_fclose_r+0x10>
  4081c2:	6921      	ldr	r1, [r4, #16]
  4081c4:	4628      	mov	r0, r5
  4081c6:	f7fe f9a9 	bl	40651c <_free_r>
  4081ca:	e7dd      	b.n	408188 <_fclose_r+0x3c>
  4081cc:	2000      	movs	r0, #0
  4081ce:	4770      	bx	lr

004081d0 <_fstat_r>:
  4081d0:	b538      	push	{r3, r4, r5, lr}
  4081d2:	460b      	mov	r3, r1
  4081d4:	4c07      	ldr	r4, [pc, #28]	; (4081f4 <_fstat_r+0x24>)
  4081d6:	4605      	mov	r5, r0
  4081d8:	4611      	mov	r1, r2
  4081da:	4618      	mov	r0, r3
  4081dc:	2300      	movs	r3, #0
  4081de:	6023      	str	r3, [r4, #0]
  4081e0:	f7f9 fd2a 	bl	401c38 <_fstat>
  4081e4:	1c43      	adds	r3, r0, #1
  4081e6:	d000      	beq.n	4081ea <_fstat_r+0x1a>
  4081e8:	bd38      	pop	{r3, r4, r5, pc}
  4081ea:	6823      	ldr	r3, [r4, #0]
  4081ec:	2b00      	cmp	r3, #0
  4081ee:	d0fb      	beq.n	4081e8 <_fstat_r+0x18>
  4081f0:	602b      	str	r3, [r5, #0]
  4081f2:	bd38      	pop	{r3, r4, r5, pc}
  4081f4:	20400ec4 	.word	0x20400ec4

004081f8 <_isatty_r>:
  4081f8:	b538      	push	{r3, r4, r5, lr}
  4081fa:	4c07      	ldr	r4, [pc, #28]	; (408218 <_isatty_r+0x20>)
  4081fc:	2300      	movs	r3, #0
  4081fe:	4605      	mov	r5, r0
  408200:	4608      	mov	r0, r1
  408202:	6023      	str	r3, [r4, #0]
  408204:	f7f9 fd1e 	bl	401c44 <_isatty>
  408208:	1c43      	adds	r3, r0, #1
  40820a:	d000      	beq.n	40820e <_isatty_r+0x16>
  40820c:	bd38      	pop	{r3, r4, r5, pc}
  40820e:	6823      	ldr	r3, [r4, #0]
  408210:	2b00      	cmp	r3, #0
  408212:	d0fb      	beq.n	40820c <_isatty_r+0x14>
  408214:	602b      	str	r3, [r5, #0]
  408216:	bd38      	pop	{r3, r4, r5, pc}
  408218:	20400ec4 	.word	0x20400ec4

0040821c <_lseek_r>:
  40821c:	b570      	push	{r4, r5, r6, lr}
  40821e:	460d      	mov	r5, r1
  408220:	4c08      	ldr	r4, [pc, #32]	; (408244 <_lseek_r+0x28>)
  408222:	4611      	mov	r1, r2
  408224:	4606      	mov	r6, r0
  408226:	461a      	mov	r2, r3
  408228:	4628      	mov	r0, r5
  40822a:	2300      	movs	r3, #0
  40822c:	6023      	str	r3, [r4, #0]
  40822e:	f7f9 fd0b 	bl	401c48 <_lseek>
  408232:	1c43      	adds	r3, r0, #1
  408234:	d000      	beq.n	408238 <_lseek_r+0x1c>
  408236:	bd70      	pop	{r4, r5, r6, pc}
  408238:	6823      	ldr	r3, [r4, #0]
  40823a:	2b00      	cmp	r3, #0
  40823c:	d0fb      	beq.n	408236 <_lseek_r+0x1a>
  40823e:	6033      	str	r3, [r6, #0]
  408240:	bd70      	pop	{r4, r5, r6, pc}
  408242:	bf00      	nop
  408244:	20400ec4 	.word	0x20400ec4

00408248 <_read_r>:
  408248:	b570      	push	{r4, r5, r6, lr}
  40824a:	460d      	mov	r5, r1
  40824c:	4c08      	ldr	r4, [pc, #32]	; (408270 <_read_r+0x28>)
  40824e:	4611      	mov	r1, r2
  408250:	4606      	mov	r6, r0
  408252:	461a      	mov	r2, r3
  408254:	4628      	mov	r0, r5
  408256:	2300      	movs	r3, #0
  408258:	6023      	str	r3, [r4, #0]
  40825a:	f7f8 f89d 	bl	400398 <_read>
  40825e:	1c43      	adds	r3, r0, #1
  408260:	d000      	beq.n	408264 <_read_r+0x1c>
  408262:	bd70      	pop	{r4, r5, r6, pc}
  408264:	6823      	ldr	r3, [r4, #0]
  408266:	2b00      	cmp	r3, #0
  408268:	d0fb      	beq.n	408262 <_read_r+0x1a>
  40826a:	6033      	str	r3, [r6, #0]
  40826c:	bd70      	pop	{r4, r5, r6, pc}
  40826e:	bf00      	nop
  408270:	20400ec4 	.word	0x20400ec4

00408274 <__aeabi_dmul>:
  408274:	b570      	push	{r4, r5, r6, lr}
  408276:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40827a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40827e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408282:	bf1d      	ittte	ne
  408284:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408288:	ea94 0f0c 	teqne	r4, ip
  40828c:	ea95 0f0c 	teqne	r5, ip
  408290:	f000 f8de 	bleq	408450 <__aeabi_dmul+0x1dc>
  408294:	442c      	add	r4, r5
  408296:	ea81 0603 	eor.w	r6, r1, r3
  40829a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40829e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4082a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4082a6:	bf18      	it	ne
  4082a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4082ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4082b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4082b4:	d038      	beq.n	408328 <__aeabi_dmul+0xb4>
  4082b6:	fba0 ce02 	umull	ip, lr, r0, r2
  4082ba:	f04f 0500 	mov.w	r5, #0
  4082be:	fbe1 e502 	umlal	lr, r5, r1, r2
  4082c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4082c6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4082ca:	f04f 0600 	mov.w	r6, #0
  4082ce:	fbe1 5603 	umlal	r5, r6, r1, r3
  4082d2:	f09c 0f00 	teq	ip, #0
  4082d6:	bf18      	it	ne
  4082d8:	f04e 0e01 	orrne.w	lr, lr, #1
  4082dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4082e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4082e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4082e8:	d204      	bcs.n	4082f4 <__aeabi_dmul+0x80>
  4082ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4082ee:	416d      	adcs	r5, r5
  4082f0:	eb46 0606 	adc.w	r6, r6, r6
  4082f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4082f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4082fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408300:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408304:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408308:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40830c:	bf88      	it	hi
  40830e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408312:	d81e      	bhi.n	408352 <__aeabi_dmul+0xde>
  408314:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408318:	bf08      	it	eq
  40831a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40831e:	f150 0000 	adcs.w	r0, r0, #0
  408322:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408326:	bd70      	pop	{r4, r5, r6, pc}
  408328:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40832c:	ea46 0101 	orr.w	r1, r6, r1
  408330:	ea40 0002 	orr.w	r0, r0, r2
  408334:	ea81 0103 	eor.w	r1, r1, r3
  408338:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40833c:	bfc2      	ittt	gt
  40833e:	ebd4 050c 	rsbsgt	r5, r4, ip
  408342:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408346:	bd70      	popgt	{r4, r5, r6, pc}
  408348:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40834c:	f04f 0e00 	mov.w	lr, #0
  408350:	3c01      	subs	r4, #1
  408352:	f300 80ab 	bgt.w	4084ac <__aeabi_dmul+0x238>
  408356:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40835a:	bfde      	ittt	le
  40835c:	2000      	movle	r0, #0
  40835e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408362:	bd70      	pople	{r4, r5, r6, pc}
  408364:	f1c4 0400 	rsb	r4, r4, #0
  408368:	3c20      	subs	r4, #32
  40836a:	da35      	bge.n	4083d8 <__aeabi_dmul+0x164>
  40836c:	340c      	adds	r4, #12
  40836e:	dc1b      	bgt.n	4083a8 <__aeabi_dmul+0x134>
  408370:	f104 0414 	add.w	r4, r4, #20
  408374:	f1c4 0520 	rsb	r5, r4, #32
  408378:	fa00 f305 	lsl.w	r3, r0, r5
  40837c:	fa20 f004 	lsr.w	r0, r0, r4
  408380:	fa01 f205 	lsl.w	r2, r1, r5
  408384:	ea40 0002 	orr.w	r0, r0, r2
  408388:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40838c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408390:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408394:	fa21 f604 	lsr.w	r6, r1, r4
  408398:	eb42 0106 	adc.w	r1, r2, r6
  40839c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4083a0:	bf08      	it	eq
  4083a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4083a6:	bd70      	pop	{r4, r5, r6, pc}
  4083a8:	f1c4 040c 	rsb	r4, r4, #12
  4083ac:	f1c4 0520 	rsb	r5, r4, #32
  4083b0:	fa00 f304 	lsl.w	r3, r0, r4
  4083b4:	fa20 f005 	lsr.w	r0, r0, r5
  4083b8:	fa01 f204 	lsl.w	r2, r1, r4
  4083bc:	ea40 0002 	orr.w	r0, r0, r2
  4083c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4083c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4083c8:	f141 0100 	adc.w	r1, r1, #0
  4083cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4083d0:	bf08      	it	eq
  4083d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4083d6:	bd70      	pop	{r4, r5, r6, pc}
  4083d8:	f1c4 0520 	rsb	r5, r4, #32
  4083dc:	fa00 f205 	lsl.w	r2, r0, r5
  4083e0:	ea4e 0e02 	orr.w	lr, lr, r2
  4083e4:	fa20 f304 	lsr.w	r3, r0, r4
  4083e8:	fa01 f205 	lsl.w	r2, r1, r5
  4083ec:	ea43 0302 	orr.w	r3, r3, r2
  4083f0:	fa21 f004 	lsr.w	r0, r1, r4
  4083f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4083f8:	fa21 f204 	lsr.w	r2, r1, r4
  4083fc:	ea20 0002 	bic.w	r0, r0, r2
  408400:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408404:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408408:	bf08      	it	eq
  40840a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40840e:	bd70      	pop	{r4, r5, r6, pc}
  408410:	f094 0f00 	teq	r4, #0
  408414:	d10f      	bne.n	408436 <__aeabi_dmul+0x1c2>
  408416:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40841a:	0040      	lsls	r0, r0, #1
  40841c:	eb41 0101 	adc.w	r1, r1, r1
  408420:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408424:	bf08      	it	eq
  408426:	3c01      	subeq	r4, #1
  408428:	d0f7      	beq.n	40841a <__aeabi_dmul+0x1a6>
  40842a:	ea41 0106 	orr.w	r1, r1, r6
  40842e:	f095 0f00 	teq	r5, #0
  408432:	bf18      	it	ne
  408434:	4770      	bxne	lr
  408436:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40843a:	0052      	lsls	r2, r2, #1
  40843c:	eb43 0303 	adc.w	r3, r3, r3
  408440:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408444:	bf08      	it	eq
  408446:	3d01      	subeq	r5, #1
  408448:	d0f7      	beq.n	40843a <__aeabi_dmul+0x1c6>
  40844a:	ea43 0306 	orr.w	r3, r3, r6
  40844e:	4770      	bx	lr
  408450:	ea94 0f0c 	teq	r4, ip
  408454:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408458:	bf18      	it	ne
  40845a:	ea95 0f0c 	teqne	r5, ip
  40845e:	d00c      	beq.n	40847a <__aeabi_dmul+0x206>
  408460:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408464:	bf18      	it	ne
  408466:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40846a:	d1d1      	bne.n	408410 <__aeabi_dmul+0x19c>
  40846c:	ea81 0103 	eor.w	r1, r1, r3
  408470:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408474:	f04f 0000 	mov.w	r0, #0
  408478:	bd70      	pop	{r4, r5, r6, pc}
  40847a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40847e:	bf06      	itte	eq
  408480:	4610      	moveq	r0, r2
  408482:	4619      	moveq	r1, r3
  408484:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408488:	d019      	beq.n	4084be <__aeabi_dmul+0x24a>
  40848a:	ea94 0f0c 	teq	r4, ip
  40848e:	d102      	bne.n	408496 <__aeabi_dmul+0x222>
  408490:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408494:	d113      	bne.n	4084be <__aeabi_dmul+0x24a>
  408496:	ea95 0f0c 	teq	r5, ip
  40849a:	d105      	bne.n	4084a8 <__aeabi_dmul+0x234>
  40849c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4084a0:	bf1c      	itt	ne
  4084a2:	4610      	movne	r0, r2
  4084a4:	4619      	movne	r1, r3
  4084a6:	d10a      	bne.n	4084be <__aeabi_dmul+0x24a>
  4084a8:	ea81 0103 	eor.w	r1, r1, r3
  4084ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4084b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4084b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4084b8:	f04f 0000 	mov.w	r0, #0
  4084bc:	bd70      	pop	{r4, r5, r6, pc}
  4084be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4084c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4084c6:	bd70      	pop	{r4, r5, r6, pc}

004084c8 <__aeabi_ddiv>:
  4084c8:	b570      	push	{r4, r5, r6, lr}
  4084ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4084ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4084d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4084d6:	bf1d      	ittte	ne
  4084d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4084dc:	ea94 0f0c 	teqne	r4, ip
  4084e0:	ea95 0f0c 	teqne	r5, ip
  4084e4:	f000 f8a7 	bleq	408636 <__aeabi_ddiv+0x16e>
  4084e8:	eba4 0405 	sub.w	r4, r4, r5
  4084ec:	ea81 0e03 	eor.w	lr, r1, r3
  4084f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4084f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4084f8:	f000 8088 	beq.w	40860c <__aeabi_ddiv+0x144>
  4084fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408500:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408504:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408508:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40850c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408510:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408514:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408518:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40851c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408520:	429d      	cmp	r5, r3
  408522:	bf08      	it	eq
  408524:	4296      	cmpeq	r6, r2
  408526:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40852a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40852e:	d202      	bcs.n	408536 <__aeabi_ddiv+0x6e>
  408530:	085b      	lsrs	r3, r3, #1
  408532:	ea4f 0232 	mov.w	r2, r2, rrx
  408536:	1ab6      	subs	r6, r6, r2
  408538:	eb65 0503 	sbc.w	r5, r5, r3
  40853c:	085b      	lsrs	r3, r3, #1
  40853e:	ea4f 0232 	mov.w	r2, r2, rrx
  408542:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408546:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40854a:	ebb6 0e02 	subs.w	lr, r6, r2
  40854e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408552:	bf22      	ittt	cs
  408554:	1ab6      	subcs	r6, r6, r2
  408556:	4675      	movcs	r5, lr
  408558:	ea40 000c 	orrcs.w	r0, r0, ip
  40855c:	085b      	lsrs	r3, r3, #1
  40855e:	ea4f 0232 	mov.w	r2, r2, rrx
  408562:	ebb6 0e02 	subs.w	lr, r6, r2
  408566:	eb75 0e03 	sbcs.w	lr, r5, r3
  40856a:	bf22      	ittt	cs
  40856c:	1ab6      	subcs	r6, r6, r2
  40856e:	4675      	movcs	r5, lr
  408570:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408574:	085b      	lsrs	r3, r3, #1
  408576:	ea4f 0232 	mov.w	r2, r2, rrx
  40857a:	ebb6 0e02 	subs.w	lr, r6, r2
  40857e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408582:	bf22      	ittt	cs
  408584:	1ab6      	subcs	r6, r6, r2
  408586:	4675      	movcs	r5, lr
  408588:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40858c:	085b      	lsrs	r3, r3, #1
  40858e:	ea4f 0232 	mov.w	r2, r2, rrx
  408592:	ebb6 0e02 	subs.w	lr, r6, r2
  408596:	eb75 0e03 	sbcs.w	lr, r5, r3
  40859a:	bf22      	ittt	cs
  40859c:	1ab6      	subcs	r6, r6, r2
  40859e:	4675      	movcs	r5, lr
  4085a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4085a4:	ea55 0e06 	orrs.w	lr, r5, r6
  4085a8:	d018      	beq.n	4085dc <__aeabi_ddiv+0x114>
  4085aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4085ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4085b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4085b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4085ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4085be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4085c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4085c6:	d1c0      	bne.n	40854a <__aeabi_ddiv+0x82>
  4085c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4085cc:	d10b      	bne.n	4085e6 <__aeabi_ddiv+0x11e>
  4085ce:	ea41 0100 	orr.w	r1, r1, r0
  4085d2:	f04f 0000 	mov.w	r0, #0
  4085d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4085da:	e7b6      	b.n	40854a <__aeabi_ddiv+0x82>
  4085dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4085e0:	bf04      	itt	eq
  4085e2:	4301      	orreq	r1, r0
  4085e4:	2000      	moveq	r0, #0
  4085e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4085ea:	bf88      	it	hi
  4085ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4085f0:	f63f aeaf 	bhi.w	408352 <__aeabi_dmul+0xde>
  4085f4:	ebb5 0c03 	subs.w	ip, r5, r3
  4085f8:	bf04      	itt	eq
  4085fa:	ebb6 0c02 	subseq.w	ip, r6, r2
  4085fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408602:	f150 0000 	adcs.w	r0, r0, #0
  408606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40860a:	bd70      	pop	{r4, r5, r6, pc}
  40860c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408610:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408614:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408618:	bfc2      	ittt	gt
  40861a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40861e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408622:	bd70      	popgt	{r4, r5, r6, pc}
  408624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408628:	f04f 0e00 	mov.w	lr, #0
  40862c:	3c01      	subs	r4, #1
  40862e:	e690      	b.n	408352 <__aeabi_dmul+0xde>
  408630:	ea45 0e06 	orr.w	lr, r5, r6
  408634:	e68d      	b.n	408352 <__aeabi_dmul+0xde>
  408636:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40863a:	ea94 0f0c 	teq	r4, ip
  40863e:	bf08      	it	eq
  408640:	ea95 0f0c 	teqeq	r5, ip
  408644:	f43f af3b 	beq.w	4084be <__aeabi_dmul+0x24a>
  408648:	ea94 0f0c 	teq	r4, ip
  40864c:	d10a      	bne.n	408664 <__aeabi_ddiv+0x19c>
  40864e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408652:	f47f af34 	bne.w	4084be <__aeabi_dmul+0x24a>
  408656:	ea95 0f0c 	teq	r5, ip
  40865a:	f47f af25 	bne.w	4084a8 <__aeabi_dmul+0x234>
  40865e:	4610      	mov	r0, r2
  408660:	4619      	mov	r1, r3
  408662:	e72c      	b.n	4084be <__aeabi_dmul+0x24a>
  408664:	ea95 0f0c 	teq	r5, ip
  408668:	d106      	bne.n	408678 <__aeabi_ddiv+0x1b0>
  40866a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40866e:	f43f aefd 	beq.w	40846c <__aeabi_dmul+0x1f8>
  408672:	4610      	mov	r0, r2
  408674:	4619      	mov	r1, r3
  408676:	e722      	b.n	4084be <__aeabi_dmul+0x24a>
  408678:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40867c:	bf18      	it	ne
  40867e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408682:	f47f aec5 	bne.w	408410 <__aeabi_dmul+0x19c>
  408686:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40868a:	f47f af0d 	bne.w	4084a8 <__aeabi_dmul+0x234>
  40868e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408692:	f47f aeeb 	bne.w	40846c <__aeabi_dmul+0x1f8>
  408696:	e712      	b.n	4084be <__aeabi_dmul+0x24a>

00408698 <__aeabi_dcmpun>:
  408698:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40869c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4086a0:	d102      	bne.n	4086a8 <__aeabi_dcmpun+0x10>
  4086a2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4086a6:	d10a      	bne.n	4086be <__aeabi_dcmpun+0x26>
  4086a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4086ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4086b0:	d102      	bne.n	4086b8 <__aeabi_dcmpun+0x20>
  4086b2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4086b6:	d102      	bne.n	4086be <__aeabi_dcmpun+0x26>
  4086b8:	f04f 0000 	mov.w	r0, #0
  4086bc:	4770      	bx	lr
  4086be:	f04f 0001 	mov.w	r0, #1
  4086c2:	4770      	bx	lr

004086c4 <__aeabi_uldivmod>:
  4086c4:	b953      	cbnz	r3, 4086dc <__aeabi_uldivmod+0x18>
  4086c6:	b94a      	cbnz	r2, 4086dc <__aeabi_uldivmod+0x18>
  4086c8:	2900      	cmp	r1, #0
  4086ca:	bf08      	it	eq
  4086cc:	2800      	cmpeq	r0, #0
  4086ce:	bf1c      	itt	ne
  4086d0:	f04f 31ff 	movne.w	r1, #4294967295
  4086d4:	f04f 30ff 	movne.w	r0, #4294967295
  4086d8:	f000 b97e 	b.w	4089d8 <__aeabi_idiv0>
  4086dc:	f1ad 0c08 	sub.w	ip, sp, #8
  4086e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4086e4:	f000 f806 	bl	4086f4 <__udivmoddi4>
  4086e8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4086ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4086f0:	b004      	add	sp, #16
  4086f2:	4770      	bx	lr

004086f4 <__udivmoddi4>:
  4086f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4086f8:	468c      	mov	ip, r1
  4086fa:	460e      	mov	r6, r1
  4086fc:	4604      	mov	r4, r0
  4086fe:	9d08      	ldr	r5, [sp, #32]
  408700:	2b00      	cmp	r3, #0
  408702:	d150      	bne.n	4087a6 <__udivmoddi4+0xb2>
  408704:	428a      	cmp	r2, r1
  408706:	4617      	mov	r7, r2
  408708:	d96c      	bls.n	4087e4 <__udivmoddi4+0xf0>
  40870a:	fab2 fe82 	clz	lr, r2
  40870e:	f1be 0f00 	cmp.w	lr, #0
  408712:	d00b      	beq.n	40872c <__udivmoddi4+0x38>
  408714:	f1ce 0420 	rsb	r4, lr, #32
  408718:	fa20 f404 	lsr.w	r4, r0, r4
  40871c:	fa01 f60e 	lsl.w	r6, r1, lr
  408720:	ea44 0c06 	orr.w	ip, r4, r6
  408724:	fa02 f70e 	lsl.w	r7, r2, lr
  408728:	fa00 f40e 	lsl.w	r4, r0, lr
  40872c:	ea4f 4917 	mov.w	r9, r7, lsr #16
  408730:	0c22      	lsrs	r2, r4, #16
  408732:	fbbc f0f9 	udiv	r0, ip, r9
  408736:	fa1f f887 	uxth.w	r8, r7
  40873a:	fb09 c610 	mls	r6, r9, r0, ip
  40873e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  408742:	fb00 f308 	mul.w	r3, r0, r8
  408746:	42b3      	cmp	r3, r6
  408748:	d909      	bls.n	40875e <__udivmoddi4+0x6a>
  40874a:	19f6      	adds	r6, r6, r7
  40874c:	f100 32ff 	add.w	r2, r0, #4294967295
  408750:	f080 8122 	bcs.w	408998 <__udivmoddi4+0x2a4>
  408754:	42b3      	cmp	r3, r6
  408756:	f240 811f 	bls.w	408998 <__udivmoddi4+0x2a4>
  40875a:	3802      	subs	r0, #2
  40875c:	443e      	add	r6, r7
  40875e:	1af6      	subs	r6, r6, r3
  408760:	b2a2      	uxth	r2, r4
  408762:	fbb6 f3f9 	udiv	r3, r6, r9
  408766:	fb09 6613 	mls	r6, r9, r3, r6
  40876a:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40876e:	fb03 f808 	mul.w	r8, r3, r8
  408772:	45a0      	cmp	r8, r4
  408774:	d909      	bls.n	40878a <__udivmoddi4+0x96>
  408776:	19e4      	adds	r4, r4, r7
  408778:	f103 32ff 	add.w	r2, r3, #4294967295
  40877c:	f080 810a 	bcs.w	408994 <__udivmoddi4+0x2a0>
  408780:	45a0      	cmp	r8, r4
  408782:	f240 8107 	bls.w	408994 <__udivmoddi4+0x2a0>
  408786:	3b02      	subs	r3, #2
  408788:	443c      	add	r4, r7
  40878a:	ebc8 0404 	rsb	r4, r8, r4
  40878e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  408792:	2100      	movs	r1, #0
  408794:	2d00      	cmp	r5, #0
  408796:	d062      	beq.n	40885e <__udivmoddi4+0x16a>
  408798:	fa24 f40e 	lsr.w	r4, r4, lr
  40879c:	2300      	movs	r3, #0
  40879e:	602c      	str	r4, [r5, #0]
  4087a0:	606b      	str	r3, [r5, #4]
  4087a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4087a6:	428b      	cmp	r3, r1
  4087a8:	d907      	bls.n	4087ba <__udivmoddi4+0xc6>
  4087aa:	2d00      	cmp	r5, #0
  4087ac:	d055      	beq.n	40885a <__udivmoddi4+0x166>
  4087ae:	2100      	movs	r1, #0
  4087b0:	e885 0041 	stmia.w	r5, {r0, r6}
  4087b4:	4608      	mov	r0, r1
  4087b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4087ba:	fab3 f183 	clz	r1, r3
  4087be:	2900      	cmp	r1, #0
  4087c0:	f040 8090 	bne.w	4088e4 <__udivmoddi4+0x1f0>
  4087c4:	42b3      	cmp	r3, r6
  4087c6:	d302      	bcc.n	4087ce <__udivmoddi4+0xda>
  4087c8:	4282      	cmp	r2, r0
  4087ca:	f200 80f8 	bhi.w	4089be <__udivmoddi4+0x2ca>
  4087ce:	1a84      	subs	r4, r0, r2
  4087d0:	eb66 0603 	sbc.w	r6, r6, r3
  4087d4:	2001      	movs	r0, #1
  4087d6:	46b4      	mov	ip, r6
  4087d8:	2d00      	cmp	r5, #0
  4087da:	d040      	beq.n	40885e <__udivmoddi4+0x16a>
  4087dc:	e885 1010 	stmia.w	r5, {r4, ip}
  4087e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4087e4:	b912      	cbnz	r2, 4087ec <__udivmoddi4+0xf8>
  4087e6:	2701      	movs	r7, #1
  4087e8:	fbb7 f7f2 	udiv	r7, r7, r2
  4087ec:	fab7 fe87 	clz	lr, r7
  4087f0:	f1be 0f00 	cmp.w	lr, #0
  4087f4:	d135      	bne.n	408862 <__udivmoddi4+0x16e>
  4087f6:	1bf3      	subs	r3, r6, r7
  4087f8:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4087fc:	fa1f fc87 	uxth.w	ip, r7
  408800:	2101      	movs	r1, #1
  408802:	fbb3 f0f8 	udiv	r0, r3, r8
  408806:	0c22      	lsrs	r2, r4, #16
  408808:	fb08 3610 	mls	r6, r8, r0, r3
  40880c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  408810:	fb0c f300 	mul.w	r3, ip, r0
  408814:	42b3      	cmp	r3, r6
  408816:	d907      	bls.n	408828 <__udivmoddi4+0x134>
  408818:	19f6      	adds	r6, r6, r7
  40881a:	f100 32ff 	add.w	r2, r0, #4294967295
  40881e:	d202      	bcs.n	408826 <__udivmoddi4+0x132>
  408820:	42b3      	cmp	r3, r6
  408822:	f200 80ce 	bhi.w	4089c2 <__udivmoddi4+0x2ce>
  408826:	4610      	mov	r0, r2
  408828:	1af6      	subs	r6, r6, r3
  40882a:	b2a2      	uxth	r2, r4
  40882c:	fbb6 f3f8 	udiv	r3, r6, r8
  408830:	fb08 6613 	mls	r6, r8, r3, r6
  408834:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  408838:	fb0c fc03 	mul.w	ip, ip, r3
  40883c:	45a4      	cmp	ip, r4
  40883e:	d907      	bls.n	408850 <__udivmoddi4+0x15c>
  408840:	19e4      	adds	r4, r4, r7
  408842:	f103 32ff 	add.w	r2, r3, #4294967295
  408846:	d202      	bcs.n	40884e <__udivmoddi4+0x15a>
  408848:	45a4      	cmp	ip, r4
  40884a:	f200 80b5 	bhi.w	4089b8 <__udivmoddi4+0x2c4>
  40884e:	4613      	mov	r3, r2
  408850:	ebcc 0404 	rsb	r4, ip, r4
  408854:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  408858:	e79c      	b.n	408794 <__udivmoddi4+0xa0>
  40885a:	4629      	mov	r1, r5
  40885c:	4628      	mov	r0, r5
  40885e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408862:	f1ce 0120 	rsb	r1, lr, #32
  408866:	fa06 f30e 	lsl.w	r3, r6, lr
  40886a:	fa07 f70e 	lsl.w	r7, r7, lr
  40886e:	fa20 f901 	lsr.w	r9, r0, r1
  408872:	ea4f 4817 	mov.w	r8, r7, lsr #16
  408876:	40ce      	lsrs	r6, r1
  408878:	ea49 0903 	orr.w	r9, r9, r3
  40887c:	fbb6 faf8 	udiv	sl, r6, r8
  408880:	ea4f 4419 	mov.w	r4, r9, lsr #16
  408884:	fb08 661a 	mls	r6, r8, sl, r6
  408888:	fa1f fc87 	uxth.w	ip, r7
  40888c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  408890:	fb0a f20c 	mul.w	r2, sl, ip
  408894:	429a      	cmp	r2, r3
  408896:	fa00 f40e 	lsl.w	r4, r0, lr
  40889a:	d90a      	bls.n	4088b2 <__udivmoddi4+0x1be>
  40889c:	19db      	adds	r3, r3, r7
  40889e:	f10a 31ff 	add.w	r1, sl, #4294967295
  4088a2:	f080 8087 	bcs.w	4089b4 <__udivmoddi4+0x2c0>
  4088a6:	429a      	cmp	r2, r3
  4088a8:	f240 8084 	bls.w	4089b4 <__udivmoddi4+0x2c0>
  4088ac:	f1aa 0a02 	sub.w	sl, sl, #2
  4088b0:	443b      	add	r3, r7
  4088b2:	1a9b      	subs	r3, r3, r2
  4088b4:	fa1f f989 	uxth.w	r9, r9
  4088b8:	fbb3 f1f8 	udiv	r1, r3, r8
  4088bc:	fb08 3311 	mls	r3, r8, r1, r3
  4088c0:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  4088c4:	fb01 f60c 	mul.w	r6, r1, ip
  4088c8:	429e      	cmp	r6, r3
  4088ca:	d907      	bls.n	4088dc <__udivmoddi4+0x1e8>
  4088cc:	19db      	adds	r3, r3, r7
  4088ce:	f101 32ff 	add.w	r2, r1, #4294967295
  4088d2:	d26b      	bcs.n	4089ac <__udivmoddi4+0x2b8>
  4088d4:	429e      	cmp	r6, r3
  4088d6:	d969      	bls.n	4089ac <__udivmoddi4+0x2b8>
  4088d8:	3902      	subs	r1, #2
  4088da:	443b      	add	r3, r7
  4088dc:	1b9b      	subs	r3, r3, r6
  4088de:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  4088e2:	e78e      	b.n	408802 <__udivmoddi4+0x10e>
  4088e4:	f1c1 0e20 	rsb	lr, r1, #32
  4088e8:	fa22 f40e 	lsr.w	r4, r2, lr
  4088ec:	408b      	lsls	r3, r1
  4088ee:	4323      	orrs	r3, r4
  4088f0:	fa20 f70e 	lsr.w	r7, r0, lr
  4088f4:	fa06 f401 	lsl.w	r4, r6, r1
  4088f8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4088fc:	fa26 f60e 	lsr.w	r6, r6, lr
  408900:	433c      	orrs	r4, r7
  408902:	fbb6 f9fc 	udiv	r9, r6, ip
  408906:	0c27      	lsrs	r7, r4, #16
  408908:	fb0c 6619 	mls	r6, ip, r9, r6
  40890c:	fa1f f883 	uxth.w	r8, r3
  408910:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  408914:	fb09 f708 	mul.w	r7, r9, r8
  408918:	42b7      	cmp	r7, r6
  40891a:	fa02 f201 	lsl.w	r2, r2, r1
  40891e:	fa00 fa01 	lsl.w	sl, r0, r1
  408922:	d908      	bls.n	408936 <__udivmoddi4+0x242>
  408924:	18f6      	adds	r6, r6, r3
  408926:	f109 30ff 	add.w	r0, r9, #4294967295
  40892a:	d241      	bcs.n	4089b0 <__udivmoddi4+0x2bc>
  40892c:	42b7      	cmp	r7, r6
  40892e:	d93f      	bls.n	4089b0 <__udivmoddi4+0x2bc>
  408930:	f1a9 0902 	sub.w	r9, r9, #2
  408934:	441e      	add	r6, r3
  408936:	1bf6      	subs	r6, r6, r7
  408938:	b2a0      	uxth	r0, r4
  40893a:	fbb6 f4fc 	udiv	r4, r6, ip
  40893e:	fb0c 6614 	mls	r6, ip, r4, r6
  408942:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  408946:	fb04 f808 	mul.w	r8, r4, r8
  40894a:	45b8      	cmp	r8, r7
  40894c:	d907      	bls.n	40895e <__udivmoddi4+0x26a>
  40894e:	18ff      	adds	r7, r7, r3
  408950:	f104 30ff 	add.w	r0, r4, #4294967295
  408954:	d228      	bcs.n	4089a8 <__udivmoddi4+0x2b4>
  408956:	45b8      	cmp	r8, r7
  408958:	d926      	bls.n	4089a8 <__udivmoddi4+0x2b4>
  40895a:	3c02      	subs	r4, #2
  40895c:	441f      	add	r7, r3
  40895e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  408962:	ebc8 0707 	rsb	r7, r8, r7
  408966:	fba0 8902 	umull	r8, r9, r0, r2
  40896a:	454f      	cmp	r7, r9
  40896c:	4644      	mov	r4, r8
  40896e:	464e      	mov	r6, r9
  408970:	d314      	bcc.n	40899c <__udivmoddi4+0x2a8>
  408972:	d029      	beq.n	4089c8 <__udivmoddi4+0x2d4>
  408974:	b365      	cbz	r5, 4089d0 <__udivmoddi4+0x2dc>
  408976:	ebba 0304 	subs.w	r3, sl, r4
  40897a:	eb67 0706 	sbc.w	r7, r7, r6
  40897e:	fa07 fe0e 	lsl.w	lr, r7, lr
  408982:	40cb      	lsrs	r3, r1
  408984:	40cf      	lsrs	r7, r1
  408986:	ea4e 0303 	orr.w	r3, lr, r3
  40898a:	e885 0088 	stmia.w	r5, {r3, r7}
  40898e:	2100      	movs	r1, #0
  408990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408994:	4613      	mov	r3, r2
  408996:	e6f8      	b.n	40878a <__udivmoddi4+0x96>
  408998:	4610      	mov	r0, r2
  40899a:	e6e0      	b.n	40875e <__udivmoddi4+0x6a>
  40899c:	ebb8 0402 	subs.w	r4, r8, r2
  4089a0:	eb69 0603 	sbc.w	r6, r9, r3
  4089a4:	3801      	subs	r0, #1
  4089a6:	e7e5      	b.n	408974 <__udivmoddi4+0x280>
  4089a8:	4604      	mov	r4, r0
  4089aa:	e7d8      	b.n	40895e <__udivmoddi4+0x26a>
  4089ac:	4611      	mov	r1, r2
  4089ae:	e795      	b.n	4088dc <__udivmoddi4+0x1e8>
  4089b0:	4681      	mov	r9, r0
  4089b2:	e7c0      	b.n	408936 <__udivmoddi4+0x242>
  4089b4:	468a      	mov	sl, r1
  4089b6:	e77c      	b.n	4088b2 <__udivmoddi4+0x1be>
  4089b8:	3b02      	subs	r3, #2
  4089ba:	443c      	add	r4, r7
  4089bc:	e748      	b.n	408850 <__udivmoddi4+0x15c>
  4089be:	4608      	mov	r0, r1
  4089c0:	e70a      	b.n	4087d8 <__udivmoddi4+0xe4>
  4089c2:	3802      	subs	r0, #2
  4089c4:	443e      	add	r6, r7
  4089c6:	e72f      	b.n	408828 <__udivmoddi4+0x134>
  4089c8:	45c2      	cmp	sl, r8
  4089ca:	d3e7      	bcc.n	40899c <__udivmoddi4+0x2a8>
  4089cc:	463e      	mov	r6, r7
  4089ce:	e7d1      	b.n	408974 <__udivmoddi4+0x280>
  4089d0:	4629      	mov	r1, r5
  4089d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4089d6:	bf00      	nop

004089d8 <__aeabi_idiv0>:
  4089d8:	4770      	bx	lr
  4089da:	bf00      	nop

004089dc <p_uc_charset10x14>:
	...
  4089f8:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  408a08:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  408a18:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  408a28:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  408a38:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  408a48:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  408a58:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  408a68:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  408a80:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  408a90:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  408aa0:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  408ab0:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  408ac0:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  408ad0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  408ae0:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  408af0:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  408b08:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  408b18:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  408b28:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  408b38:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  408b48:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  408b58:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  408b68:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408b78:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  408b88:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  408b98:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  408ba8:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  408bb8:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  408bc8:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  408bd8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  408be8:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  408bf8:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  408c08:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  408c18:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  408c28:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  408c38:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  408c48:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  408c58:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  408c68:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  408c78:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  408c88:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  408c98:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408ca8:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  408cb8:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  408cc8:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  408cd8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  408ce8:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  408cf8:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  408d08:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  408d18:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  408d28:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  408d38:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  408d48:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  408d58:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  408d68:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  408d78:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  408d88:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408d98:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  408da8:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  408db8:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  408dc8:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  408dd8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  408de8:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  408df8:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  408e08:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  408e18:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  408e28:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  408e38:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  408e48:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  408e58:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  408e68:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  408e78:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  408e88:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  408e98:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  408ea8:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  408eb8:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  408ec8:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  408ed8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  408ee8:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  408ef8:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  408f08:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  408f18:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408f28:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  408f38:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  408f48:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  408f58:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  408f68:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  408f78:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  408f88:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  408f98:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  408fa8:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  408fb8:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  408fc8:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  408fd8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  408fe8:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  408ff8:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  409008:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  409018:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  409028:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  409038:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  409048:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  409058:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  409068:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  409078:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  409088:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  409098:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4090a8:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4090b8:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4090c8:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4090d8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4090e8:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4090f8:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  409108:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  409118:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  409128:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  409138:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  409148:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  409158:	fcff fcff 2d2d 5320 4d41 3745 2030 434c     ....-- SAME70 LC
  409168:	2044 4544 4f4d 2d20 0d2d 2d0a 202d 4153     D DEMO --..-- SA
  409178:	454d 3037 582d 4c50 2044 2d2d 0a0d 2d2d     ME70-XPLD --..--
  409188:	4320 6d6f 6970 656c 3a64 4e20 766f 3220      Compiled: Nov 2
  409198:	2039 3032 3731 3120 3a38 3432 313a 2039     9 2017 18:24:19 
  4091a8:	2d2d 0a0d 0000 0000 6553 736e 726f 6420     --......Sensor d
  4091b8:	2065 6554 706d 7265 7461 7275 0061 0000     e Temperatura...
  4091c8:	6554 706d 7265 7461 7275 2061 203a 6425     Temperatura : %d
  4091d8:	2020 0a0d 0000 0000 7c7c 207c 000a 0000       ......||| ....
  4091e8:	7c7c 7c7c 7c7c 0a20 0000 0000 7c7c 7c7c     |||||| .....||||
  4091f8:	7c7c 7c7c 0a7c 0000 7c7c 7c7c 7c7c 7c7c     |||||...||||||||
  409208:	7c7c 7c7c 000a 0000 7c7c 7c7c 7c7c 7c7c     ||||....||||||||
  409218:	7c7c 7c7c 7c7c 0a7c 0000 0000 6f48 6172     |||||||.....Hora
  409228:	6120 7574 6c61 203a 6425 253a 3a64 6425      atual: %d:%d:%d
  409238:	0a20 0000 0043 0000                          ...C...

00409240 <_global_impure_ptr>:
  409240:	0018 2040                                   ..@ 

00409244 <zeroes.7035>:
  409244:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  409254:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  409264:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  409274:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  409284:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  409294:	0030 0000                                   0...

00409298 <blanks.7034>:
  409298:	2020 2020 2020 2020 2020 2020 2020 2020                     

004092a8 <zeroes.6993>:
  4092a8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

004092b8 <blanks.6992>:
  4092b8:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4092c8:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  4092d8:	4f50 4953 0058 0000 002e 0000 0000 0000     POSIX...........

004092e8 <__mprec_tens>:
  4092e8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4092f8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409308:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409318:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409328:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409338:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409348:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409358:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409368:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409378:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409388:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409398:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4093a8:	9db4 79d9 7843 44ea                         ...yCx.D

004093b0 <__mprec_bigtens>:
  4093b0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4093c0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4093d0:	bf3c 7f73 4fdd 7515                         <.s..O.u

004093d8 <p05.5373>:
  4093d8:	0005 0000 0019 0000 007d 0000               ........}...

004093e4 <_init>:
  4093e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4093e6:	bf00      	nop
  4093e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4093ea:	bc08      	pop	{r3}
  4093ec:	469e      	mov	lr, r3
  4093ee:	4770      	bx	lr

004093f0 <__init_array_start>:
  4093f0:	00405175 	.word	0x00405175

004093f4 <__frame_dummy_init_array_entry>:
  4093f4:	00400165                                e.@.

004093f8 <_fini>:
  4093f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4093fa:	bf00      	nop
  4093fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4093fe:	bc08      	pop	{r3}
  409400:	469e      	mov	lr, r3
  409402:	4770      	bx	lr

00409404 <__fini_array_start>:
  409404:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <g_interrupt_enabled>:
2040000c:	0001 0000                                   ....

20400010 <SystemCoreClock>:
20400010:	0900 003d 0000 0000                         ..=.....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
2040004c:	923c 0040 0000 0000 0000 0000 0000 0000     <.@.............
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <_impure_ptr>:
20400440:	0018 2040                                   ..@ 

20400444 <lconv>:
20400444:	92e0 0040 91dc 0040 91dc 0040 91dc 0040     ..@...@...@...@.
20400454:	91dc 0040 91dc 0040 91dc 0040 91dc 0040     ..@...@...@...@.
20400464:	91dc 0040 91dc 0040 ffff ffff ffff ffff     ..@...@.........
20400474:	ffff ffff ffff 0000                         ........

2040047c <lc_ctype_charset>:
2040047c:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

2040049c <__mb_cur_max>:
2040049c:	0001 0000                                   ....

204004a0 <__malloc_av_>:
	...
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 

204008a8 <__malloc_trim_threshold>:
204008a8:	0000 0002                                   ....

204008ac <__malloc_sbrk_base>:
204008ac:	ffff ffff                                   ....

204008b0 <__wctomb>:
204008b0:	7fdd 0040                                   ..@.
