
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035640                       # Number of seconds simulated
sim_ticks                                 35639903298                       # Number of ticks simulated
final_tick                               565204283235                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 260044                       # Simulator instruction rate (inst/s)
host_op_rate                                   334731                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2142820                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953276                       # Number of bytes of host memory used
host_seconds                                 16632.24                       # Real time elapsed on the host
sim_insts                                  4325107750                       # Number of instructions simulated
sim_ops                                    5567328538                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       764544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1344512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1519104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       421248                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4056064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1810816                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1810816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5973                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10504                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11868                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3291                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31688                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14147                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14147                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39506                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21451910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37724906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     42623685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11819561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               113806818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39506                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53872                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46689                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46689                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             186757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50808668                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50808668                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50808668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21451910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37724906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     42623685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11819561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              164615486                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85467395                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31027847                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25457885                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016201                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12785699                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12082218                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156298                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86904                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32000997                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170292908                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31027847                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15238516                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36594262                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10802269                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6547332                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15654657                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806373                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83897461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.494915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47303199     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3660825      4.36%     60.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195878      3.81%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3436019      4.10%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3003109      3.58%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1560491      1.86%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1022988      1.22%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2716055      3.24%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17998897     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83897461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363037                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.992490                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33672087                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6121134                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34802012                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       553805                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8748414                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077598                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6569                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202008626                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51090                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8748414                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35340521                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2642488                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       746604                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33652506                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2766920                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195160144                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         8273                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1749252                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       745718                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271117795                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909950986                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909950986                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102858531                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33398                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17357                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7279928                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19245846                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028510                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239997                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2725184                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183987128                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33359                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147759708                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287964                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61149088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186820868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1315                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83897461                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912745                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29741381     35.45%     35.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17963096     21.41%     56.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11739444     13.99%     70.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7607157      9.07%     79.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7624594      9.09%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4410899      5.26%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3394040      4.05%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       755658      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       661192      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83897461                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1085658     69.85%     69.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205425     13.22%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       263035     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121542585     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015390      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15708018     10.63%     94.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8477693      5.74%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147759708                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.728843                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1554161                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010518                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381258998                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245170630                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143611012                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149313869                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       259254                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7033717                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          365                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1065                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286837                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          569                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8748414                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1916105                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       157000                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184020487                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       298346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19245846                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028510                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17337                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        112372                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6673                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1065                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1228248                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1134917                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363165                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145172169                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14768387                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587535                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22990457                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20579784                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8222070                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.698568                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143756462                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143611012                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93676957                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261790071                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.680302                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357832                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61601976                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040183                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75149047                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629055                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174025                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29832211     39.70%     39.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20465394     27.23%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8396586     11.17%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294026      5.71%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3665476      4.88%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1793342      2.39%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1979465      2.63%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1004504      1.34%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3718043      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75149047                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3718043                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255454900                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376804473                       # The number of ROB writes
system.switch_cpus0.timesIdled                  37488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1569934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854674                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854674                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170037                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170037                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655383458                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196974045                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189420567                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85467395                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30512623                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26681405                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1930666                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15324499                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14685711                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2192325                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        60763                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35983947                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169786469                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30512623                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16878036                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34959463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9473052                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4118632                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17739953                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       766520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82593487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.366086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47634024     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1731149      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3178659      3.85%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2970573      3.60%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4899781      5.93%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5095840      6.17%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1207813      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          907313      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14968335     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82593487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357009                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.986564                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37110169                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3990114                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33832270                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       135067                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7525866                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3313833                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5560                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     189936652                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7525866                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38661427                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1429912                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       452733                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32397906                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2125642                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     184945780                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        736258                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       841162                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    245487548                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841810201                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841810201                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159949818                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        85537730                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21837                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10645                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5729025                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28489475                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6184864                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       101601                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1801469                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175050807                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21279                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147831943                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       197874                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52404657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    143821603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82593487                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.789874                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.842868                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28581141     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15466401     18.73%     53.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13290721     16.09%     69.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8252578      9.99%     79.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8660968     10.49%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5088226      6.16%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2245310      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       595632      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       412510      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82593487                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         582629     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        186736     21.25%     87.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109569     12.47%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115915837     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1163577      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10636      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25474810     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5267083      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147831943                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.729688                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             878934                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005945                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379334181                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    227477183                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143019489                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148710877                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       359668                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8104737                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          972                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          441                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1513351                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7525866                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         845613                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57093                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175072090                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       205375                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28489475                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6184864                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10645                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32384                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          441                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1030979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1134831                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2165810                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145076317                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24488418                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2755626                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29623933                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21932614                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5135515                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697446                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143179219                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143019489                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87883523                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214369292                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673381                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409963                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107494073                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122085257                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     52987519                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1935767                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75067621                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626337                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322326                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34465906     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15938810     21.23%     67.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8926608     11.89%     79.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3018440      4.02%     83.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2884484      3.84%     86.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1193864      1.59%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3224787      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       935843      1.25%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4478879      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75067621                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107494073                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122085257                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25056251                       # Number of memory references committed
system.switch_cpus1.commit.loads             20384738                       # Number of loads committed
system.switch_cpus1.commit.membars              10634                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19120814                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106566299                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1648316                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4478879                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245661518                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          357677932                       # The number of ROB writes
system.switch_cpus1.timesIdled                  27778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2873908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107494073                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122085257                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107494073                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.795089                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.795089                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.257720                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.257720                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671175886                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187401261                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195857476                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21268                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85467395                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30246542                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24579620                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2065160                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12812073                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11805052                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3196627                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87579                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30378804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167740283                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30246542                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15001679                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36902112                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11087293                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6850519                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14879973                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       889810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83107454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.300011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46205342     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3247711      3.91%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2616837      3.15%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6370982      7.67%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1719016      2.07%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2226034      2.68%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1606189      1.93%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          898387      1.08%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18216956     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83107454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.353896                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.962623                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31779343                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6666858                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35487146                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       239000                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8935098                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5168947                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41214                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     200572375                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80651                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8935098                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34104079                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1379420                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1863112                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33346864                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3478873                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     193479721                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        28079                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1445920                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1080758                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          694                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    270903488                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    903260455                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    903260455                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166065565                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104837866                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39915                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22602                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9537760                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18047173                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9183179                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       143957                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3156010                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         182981809                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38453                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145347297                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285441                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63214659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193180152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6281                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83107454                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748908                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.884554                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29216863     35.16%     35.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17737354     21.34%     56.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11718521     14.10%     70.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8614004     10.36%     80.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7385042      8.89%     89.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3840171      4.62%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3278235      3.94%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       617656      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       699608      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83107454                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         851702     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        172565     14.44%     85.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       171135     14.32%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121104393     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2067901      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16086      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14440143      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7718774      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145347297                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.700617                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1195405                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008224                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    375282893                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    246235548                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141646955                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146542702                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       543355                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7117911                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2871                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          627                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2347994                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8935098                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         601640                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        79945                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183020264                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       400826                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18047173                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9183179                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22367                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71786                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          627                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1237138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1158662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2395800                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143038226                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13540893                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2309070                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21060748                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20176706                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7519855                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.673600                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141740929                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141646955                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92312557                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        260655508                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.657322                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354155                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97287293                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119478149                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63543052                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2070000                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74172356                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.610818                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.134729                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29182076     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20397208     27.50%     66.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8303041     11.19%     78.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4655979      6.28%     84.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3818713      5.15%     89.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1555142      2.10%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1850256      2.49%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       924704      1.25%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3485237      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74172356                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97287293                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119478149                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17764444                       # Number of memory references committed
system.switch_cpus2.commit.loads             10929259                       # Number of loads committed
system.switch_cpus2.commit.membars              16086                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17166781                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107654091                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2432389                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3485237                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           253708320                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          374983282                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2359941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97287293                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119478149                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97287293                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.878505                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.878505                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.138297                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.138297                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       643477649                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195792928                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185047229                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32172                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85467395                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31250335                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25433344                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2087810                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13332404                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12322681                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3216315                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91961                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34550344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170674150                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31250335                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15538996                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35866317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10712246                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5144671                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16888633                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       838521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84149961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.497997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48283644     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1936809      2.30%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2527449      3.00%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3798748      4.51%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3690356      4.39%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2805636      3.33%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1666388      1.98%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2496958      2.97%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16943973     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84149961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365640                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.996950                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35691377                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5026301                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34573754                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       270174                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8588354                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5292610                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     204183370                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8588354                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37583692                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1000679                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1273466                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32907486                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2796278                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     198235002                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          728                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1209319                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       877566                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    276232918                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    923207458                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    923207458                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171782105                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104450733                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42062                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23732                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7898362                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18372986                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9735908                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188802                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3380731                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         184250394                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39970                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        148423257                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       277055                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59893419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    182164752                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6434                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84149961                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763795                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896598                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28975810     34.43%     34.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18591761     22.09%     56.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12060848     14.33%     70.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8155620      9.69%     80.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7632797      9.07%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4082988      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3001524      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       901236      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       747377      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84149961                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         729852     69.30%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        150039     14.25%     83.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       173313     16.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123513563     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2097549      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16769      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14654387      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8140989      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     148423257                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.736607                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1053209                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007096                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    382326735                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    244184629                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    144260157                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149476466                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       503461                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7037419                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2366                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          887                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2470330                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          536                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8588354                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         577913                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        97617                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    184290369                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1260126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18372986                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9735908                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23202                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         73964                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          887                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1278161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1176413                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2454574                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145586207                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13795023                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2837046                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21759493                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20394696                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7964470                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703412                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             144298293                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            144260157                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92692336                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        260283395                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687897                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356121                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100603562                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123646049                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60644527                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33536                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2122263                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75561607                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.636361                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.153013                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28893941     38.24%     38.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21833174     28.89%     67.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8028215     10.62%     77.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4600651      6.09%     83.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3846687      5.09%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1926334      2.55%     91.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1860091      2.46%     93.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       804584      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3767930      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75561607                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100603562                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123646049                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18601134                       # Number of memory references committed
system.switch_cpus3.commit.loads             11335559                       # Number of loads committed
system.switch_cpus3.commit.membars              16768                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17733828                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111450034                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2522891                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3767930                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           256084253                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          377174020                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30530                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1317434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100603562                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123646049                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100603562                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849546                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849546                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.177099                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.177099                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       655141447                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      199266962                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      188584260                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33536                       # number of misc regfile writes
system.l20.replacements                          5984                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1073094                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38752                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.691319                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11950.913330                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.996731                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3056.674429                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             3.905960                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17745.509549                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364713                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000336                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093282                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000119                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.541550                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89400                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89400                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           36905                       # number of Writeback hits
system.l20.Writeback_hits::total                36905                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89400                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89400                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89400                       # number of overall hits
system.l20.overall_hits::total                  89400                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5973                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5984                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5973                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5984                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5973                       # number of overall misses
system.l20.overall_misses::total                 5984                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1024375571                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1025610334                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1024375571                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1025610334                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1024375571                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1025610334                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95373                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95384                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        36905                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            36905                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95373                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95384                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95373                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95384                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062628                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062736                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062628                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062736                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062628                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062736                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 171501.016407                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 171392.101270                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 171501.016407                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 171392.101270                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 171501.016407                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 171392.101270                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4316                       # number of writebacks
system.l20.writebacks::total                     4316                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5973                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5984                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5973                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5984                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5973                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5984                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    956289358                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    957399491                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    956289358                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    957399491                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    956289358                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    957399491                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062628                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062736                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062628                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062736                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062628                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062736                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 160102.018751                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 159993.230448                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 160102.018751                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 159993.230448                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 160102.018751                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 159993.230448                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10519                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          272047                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43287                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.284728                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6149.479233                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.993491                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5332.024802                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.224045                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21268.278429                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.187667                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.162720                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000098                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.649056                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42628                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42628                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15648                       # number of Writeback hits
system.l21.Writeback_hits::total                15648                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42628                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42628                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42628                       # number of overall hits
system.l21.overall_hits::total                  42628                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10504                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10519                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10504                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10519                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10504                       # number of overall misses
system.l21.overall_misses::total                10519                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2504234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1603503437                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1606007671                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2504234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1603503437                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1606007671                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2504234                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1603503437                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1606007671                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53132                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53147                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15648                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15648                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53132                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53147                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53132                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53147                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197696                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.197923                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197696                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.197923                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197696                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.197923                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152656.458206                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152676.839148                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152656.458206                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152676.839148                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152656.458206                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152676.839148                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3273                       # number of writebacks
system.l21.writebacks::total                     3273                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10504                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10519                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10504                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10519                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10504                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10519                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1480952173                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1483281207                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1480952173                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1483281207                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1480952173                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1483281207                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197696                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.197923                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197696                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.197923                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197696                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.197923                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140989.353865                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141009.716418                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140989.353865                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141009.716418                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140989.353865                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141009.716418                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         11881                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          912428                       # Total number of references to valid blocks.
system.l22.sampled_refs                         44649                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.435575                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         6782.790706                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.949229                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5005.614818                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            73.388816                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         20894.256431                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.206994                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000365                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.152759                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.002240                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.637642                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        58932                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  58932                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           23329                       # number of Writeback hits
system.l22.Writeback_hits::total                23329                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        58932                       # number of demand (read+write) hits
system.l22.demand_hits::total                   58932                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        58932                       # number of overall hits
system.l22.overall_hits::total                  58932                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        11868                       # number of ReadReq misses
system.l22.ReadReq_misses::total                11881                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        11868                       # number of demand (read+write) misses
system.l22.demand_misses::total                 11881                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        11868                       # number of overall misses
system.l22.overall_misses::total                11881                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2168526                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1930556684                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1932725210                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2168526                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1930556684                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1932725210                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2168526                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1930556684                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1932725210                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        70800                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              70813                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        23329                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            23329                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        70800                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               70813                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        70800                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              70813                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.167627                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.167780                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.167627                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.167780                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.167627                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.167780                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 166809.692308                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162669.083586                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 162673.614174                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 166809.692308                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162669.083586                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 162673.614174                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 166809.692308                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162669.083586                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 162673.614174                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3871                       # number of writebacks
system.l22.writebacks::total                     3871                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        11868                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           11881                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        11868                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            11881                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        11868                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           11881                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2019888                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1795258185                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1797278073                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2019888                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1795258185                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1797278073                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2019888                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1795258185                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1797278073                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.167627                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.167780                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.167627                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.167780                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.167627                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.167780                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       155376                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151268.805612                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151273.299638                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       155376                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151268.805612                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151273.299638                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       155376                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151268.805612                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151273.299638                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3304                       # number of replacements
system.l23.tagsinuse                     32767.968500                       # Cycle average of tags in use
system.l23.total_refs                          745904                       # Total number of references to valid blocks.
system.l23.sampled_refs                         36072                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.678199                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13021.192061                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.996998                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1660.862873                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             5.565896                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18067.350671                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397375                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000397                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.050686                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000170                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.551372                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        49183                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  49183                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           28032                       # number of Writeback hits
system.l23.Writeback_hits::total                28032                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        49183                       # number of demand (read+write) hits
system.l23.demand_hits::total                   49183                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        49183                       # number of overall hits
system.l23.overall_hits::total                  49183                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3284                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3297                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            7                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3291                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3304                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3291                       # number of overall misses
system.l23.overall_misses::total                 3304                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3100473                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    493430267                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      496530740                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1029802                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1029802                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3100473                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    494460069                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       497560542                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3100473                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    494460069                       # number of overall miss cycles
system.l23.overall_miss_latency::total      497560542                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52467                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52480                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        28032                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            28032                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            7                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52474                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52487                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52474                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52487                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062592                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.062824                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.062717                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.062949                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.062717                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.062949                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150252.821864                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150600.770397                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 147114.571429                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 147114.571429                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150246.146764                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150593.384383                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150246.146764                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150593.384383                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2687                       # number of writebacks
system.l23.writebacks::total                     2687                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3284                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3297                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            7                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3291                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3304                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3291                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3304                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    455961989                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    458914371                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       949951                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       949951                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    456911940                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    459864322                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    456911940                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    459864322                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062592                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.062824                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.062717                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.062949                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.062717                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.062949                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138843.480207                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139191.498635                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 135707.285714                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 135707.285714                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 138836.809480                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139184.116828                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 138836.809480                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139184.116828                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996728                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015662307                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843307.272232                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996728                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15654646                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15654646                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15654646                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15654646                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15654646                       # number of overall hits
system.cpu0.icache.overall_hits::total       15654646                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15654657                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15654657                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15654657                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15654657                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15654657                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15654657                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95373                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191878366                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95629                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2006.487216                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.488298                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.511702                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11614450                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11614450                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709395                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709395                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16677                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16677                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19323845                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19323845                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19323845                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19323845                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       350754                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       350754                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          130                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          130                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       350884                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        350884                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       350884                       # number of overall misses
system.cpu0.dcache.overall_misses::total       350884                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11059846653                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11059846653                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     20508197                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     20508197                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11080354850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11080354850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11080354850                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11080354850                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11965204                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11965204                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19674729                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19674729                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19674729                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19674729                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029315                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029315                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017834                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017834                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017834                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017834                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31531.633718                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31531.633718                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 157755.361538                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 157755.361538                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31578.398702                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31578.398702                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31578.398702                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31578.398702                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36905                       # number of writebacks
system.cpu0.dcache.writebacks::total            36905                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       255381                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       255381                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          130                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       255511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       255511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       255511                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       255511                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95373                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95373                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95373                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95373                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95373                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95373                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1888371234                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1888371234                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1888371234                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1888371234                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1888371234                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1888371234                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004847                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004847                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004847                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004847                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19799.851467                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19799.851467                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19799.851467                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19799.851467                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19799.851467                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19799.851467                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993485                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929205927                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714402.079336                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993485                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868579                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17739937                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17739937                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17739937                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17739937                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17739937                       # number of overall hits
system.cpu1.icache.overall_hits::total       17739937                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688833                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688833                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17739953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17739953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17739953                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17739953                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17739953                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17739953                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53132                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231896817                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53388                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4343.613115                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.118103                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.881897                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828586                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171414                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22256109                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22256109                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4650225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4650225                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10645                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10645                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10634                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26906334                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26906334                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26906334                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26906334                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153023                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153023                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153023                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153023                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153023                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153023                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11608416388                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11608416388                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11608416388                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11608416388                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11608416388                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11608416388                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22409132                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22409132                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4650225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4650225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27059357                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27059357                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27059357                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27059357                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006829                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006829                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005655                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005655                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 75860.598655                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75860.598655                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 75860.598655                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75860.598655                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 75860.598655                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75860.598655                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15648                       # number of writebacks
system.cpu1.dcache.writebacks::total            15648                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        99891                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        99891                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        99891                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        99891                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        99891                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        99891                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53132                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53132                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53132                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53132                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1902448097                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1902448097                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1902448097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1902448097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1902448097                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1902448097                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35806.069732                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35806.069732                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35806.069732                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35806.069732                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35806.069732                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35806.069732                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996651                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019960710                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056372.399194                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996651                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14879955                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14879955                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14879955                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14879955                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14879955                       # number of overall hits
system.cpu2.icache.overall_hits::total       14879955                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2822183                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2822183                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2822183                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2822183                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2822183                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2822183                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14879973                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14879973                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14879973                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14879973                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14879973                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14879973                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156787.944444                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156787.944444                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156787.944444                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156787.944444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156787.944444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156787.944444                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2193866                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2193866                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2193866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2193866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2193866                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2193866                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 168758.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 168758.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 168758.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 168758.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 168758.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 168758.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 70800                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180859979                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71056                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2545.316075                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.681040                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.318960                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901098                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098902                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10285295                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10285295                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6803013                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6803013                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22025                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22025                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16086                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16086                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17088308                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17088308                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17088308                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17088308                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       153776                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       153776                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       153776                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        153776                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       153776                       # number of overall misses
system.cpu2.dcache.overall_misses::total       153776                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7878585527                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7878585527                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7878585527                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7878585527                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7878585527                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7878585527                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10439071                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10439071                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6803013                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6803013                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17242084                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17242084                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17242084                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17242084                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014731                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014731                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008919                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008919                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008919                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008919                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 51234.168706                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51234.168706                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 51234.168706                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 51234.168706                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 51234.168706                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 51234.168706                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23329                       # number of writebacks
system.cpu2.dcache.writebacks::total            23329                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82976                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82976                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82976                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82976                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82976                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82976                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        70800                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        70800                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        70800                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70800                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        70800                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70800                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2395606895                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2395606895                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2395606895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2395606895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2395606895                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2395606895                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 33836.255579                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 33836.255579                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 33836.255579                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33836.255579                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 33836.255579                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 33836.255579                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996994                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020112037                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056677.493952                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996994                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16888616                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16888616                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16888616                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16888616                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16888616                       # number of overall hits
system.cpu3.icache.overall_hits::total       16888616                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4207472                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4207472                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4207472                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4207472                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4207472                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4207472                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16888633                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16888633                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16888633                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16888633                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16888633                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16888633                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 247498.352941                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 247498.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 247498.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3113949                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3113949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3113949                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 239534.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52474                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174226022                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52730                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3304.115722                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221915                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778085                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911023                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088977                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10495954                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10495954                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7226381                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7226381                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17758                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17758                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16768                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16768                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17722335                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17722335                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17722335                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17722335                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       132553                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       132553                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4646                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4646                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137199                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137199                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137199                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137199                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4132825977                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4132825977                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    717343410                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    717343410                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4850169387                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4850169387                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4850169387                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4850169387                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10628507                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10628507                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7231027                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7231027                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17859534                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17859534                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17859534                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17859534                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012471                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012471                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000643                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000643                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007682                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007682                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007682                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007682                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31178.667982                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31178.667982                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 154400.217391                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 154400.217391                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35351.346489                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35351.346489                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35351.346489                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35351.346489                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2482947                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 124147.350000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        28032                       # number of writebacks
system.cpu3.dcache.writebacks::total            28032                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80086                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80086                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4639                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4639                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84725                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84725                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84725                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84725                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52467                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52467                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52474                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52474                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52474                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52474                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    901798209                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    901798209                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1036802                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1036802                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    902835011                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    902835011                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    902835011                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    902835011                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17187.912574                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17187.912574                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 148114.571429                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 148114.571429                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17205.378111                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17205.378111                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17205.378111                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17205.378111                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
