#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Nov  9 10:33:37 2023
# Process ID: 15380
# Current directory: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10412 C:\Users\Paula\OneDrive - Universidad de Alcala\Todo\vivado\E1\FIFO_XADC\P1_fifo_xadc.xpr
# Log file: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/vivado.log
# Journal file: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/fifo_adc/P1_fifo_xadc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 750.043 ; gain = 63.457
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_in_0(rst) and /fifo_generator_0/rst(undef)
Successfully read diagram <design_1> from BD file <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 832.887 ; gain = 71.641
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
startgroup
set_property -dict [list CONFIG.Input_Depth {256} CONFIG.Output_Depth {256} CONFIG.Data_Count_Width {8} CONFIG.Write_Data_Count_Width {8} CONFIG.Read_Data_Count_Width {8} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {253} CONFIG.Full_Threshold_Negate_Value {252}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
save_bd_design
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}}]
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/dclk_in have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_dclk_in_0 
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
Exporting to file C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files} -ipstatic_source_dir {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.cache/compile_simlib/questa} {riviera=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj prueba_xadc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xadc_wiz_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prueba_xadc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1119.367 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e06165ee33124632814c5567ac626386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L fifo_generator_v13_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_EN_SAFE...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0000000000000011"...]
Compiling architecture xilinx of entity xil_defaultlib.design_1_xadc_wiz_0_0 [design_1_xadc_wiz_0_0_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture behavioral of entity xil_defaultlib.prueba_xadc_tb
Built simulation snapshot prueba_xadc_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -view {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1139.352 ; gain = 19.984
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sources_1/bd/design_1/design_1.bd}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Failure: Fin simulacion
Time: 6002038855 ps  Iteration: 1  Process: /prueba_xadc_tb/stimulus  File: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd
$finish called at time : 6002038855 ps : File "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" Line 198
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Failure: Fin simulacion
Time: 6002038855 ps  Iteration: 1  Process: /prueba_xadc_tb/stimulus  File: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd
$finish called at time : 6002038855 ps : File "C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/Documents/prueba_xadc_tb.vhd" Line 198
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1140.863 ; gain = 0.109
save_wave_config {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/vivado/E1/FIFO_XADC/P1_fifo_xadc.srcs/sim_1/imports/xadc_2017v4/prueba_xadc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 12:38:22 2023...
