@INPROCEEDINGS{Smullen2011,
 author={C. W. Smullen and V. Mohan and A. Nigam and S. Gurumurthi and M. R. Stan},
 booktitle={2011 IEEE 17th International Symposium on High Performance Computer Architecture},
 title={Relaxing non-volatility for fast and energy-efficient STT-RAM caches},
 year={2011},
 pages={50-61},
 keywords={cache storage;logic design;multiprocessing systems;random-access storage;CACTI;DRAM style refresh policy;SRAM based L1 caches;STT-RAM L2 caches;STT-RAM L3 caches;STT-RAM memory cell redesigning;energy delay product;energy efficiency;nonvolatile memory technology;processor cache;quadcore processor design;spin transfer torque RAM;ultralow retention time;universal memory;write latencies;Integrated circuit modeling;Magnetic tunneling;Nonvolatile memory;Random access memory;Switches;Temperature;Thermal stability},
 doi={10.1109/HPCA.2011.5749716},
 ISSN={1530-0897},
 month={Feb},
}

@ARTICLE{li2011,
 author={H. Li and X. Wang and Z. L. Ong and W. F. Wong and Y. Zhang and P. Wang and Y. Chen},
 journal={IEEE Transactions on Magnetics},
 title={Performance, Power, and Reliability Tradeoffs of STT-RAM Cell Subject to Architecture-Level Requirement},
 year={2011},
 volume={47},
 number={10},
 pages={2356-2359},
 keywords={integrated circuit reliability;magnetic tunnelling;random-access storage;torque;MTJ reliability;STT-RAM cell;architectural level guidance;architecture-level requirement;data retention time requirement;diverse retention time requirement;hybrid memory design technique;magnetic tunneling junction reliability;spin-transfer torque random access memory cell;switching current;switching time;technology scaling;Computer architecture;Magnetic tunneling;Magnetization;Switches;System-on-a-chip;Thermal stability;Torque;MRAM;nonvolatility;spin-torque;spintronic},
 doi={10.1109/TMAG.2011.2159262},
 ISSN={0018-9464},
 month={Oct},
}

@inproceedings{Sun2011,
 author = {Sun, Zhenyu and Bi, Xiuyuan and Li, Hai (Helen) and Wong, Weng-Fai and Ong, Zhong-Liang and Zhu, Xiaochun and Wu, Wenqing},
 title = {Multi Retention Level STT-RAM Cache Designs with a Dynamic Refresh Scheme},
 booktitle = {Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-44},
 year = {2011},
 isbn = {978-1-4503-1053-6},
 location = {Porto Alegre, Brazil},
 pages = {329--338},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2155620.2155659},
 doi = {10.1145/2155620.2155659},
 acmid = {2155659},
 publisher = {ACM},
 address = {New York, NY, USA},
 month={Dec},
}

@inproceedings{Jog2012,
 author = {Jog, Adwait and Mishra, Asit K. and Xu, Cong and Xie, Yuan and Narayanan, Vijaykrishnan and Iyer, Ravishankar and Das, Chita R.},
 title = {Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs},
 booktitle = {Proceedings of the 49th Annual Design Automation Conference},
 series = {DAC '12},
 year = {2012},
 isbn = {978-1-4503-1199-1},
 location = {San Francisco, California},
 pages = {243--252},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2228360.2228406},
 doi = {10.1145/2228360.2228406},
 acmid = {2228406},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {STT-RAM, heterogeneous (hybrid) systems},
 month={Jun},
}

@INPROCEEDINGS{Chang2013, 
 author={M. T. Chang and P. Rosenfeld and S. L. Lu and B. Jacob}, 
 booktitle={2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)}, 
 title={Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM},
 year={2013}, 
 pages={143-154}, 
 keywords={DRAM chips;MRAM devices;SRAM chips;cache storage;energy consumption;low-power electronics;power aware computing;L3C;MRAM;dead-line prediction;eDRAM refresh-reduction schemes;energy-efficient technology;full-system simulation;large last-level caches;leakage current;low power techniques;low write-energy STT-RAM;low-leakage SRAM;refresh operations;refresh-optimized eDRAM;refresh-reduction method;technology comparison;write energy consumption;write latency;CMOS integrated circuits;CMOS technology;Capacitors;Magnetic tunneling;Radiation detectors;Random access memory;Transistors}, 
 doi={10.1109/HPCA.2013.6522314}, 
 ISSN={1530-0897}, 
 month={Feb},
}

@inproceedings{Li2013,
 author = {Li, Jianhua and Shi, Liang and Li, Qing'an and Xue, Chun Jason and Chen, Yiran and Xu, Yinlong},
 title = {Cache Coherence Enabled Adaptive Refresh for Volatile STT-RAM},
 booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe},
 series = {DATE '13},
 year = {2013},
 isbn = {978-1-4503-2153-2},
 location = {Grenoble, France},
 pages = {1247--1250},
 numpages = {4},
 url = {http://dl.acm.org/citation.cfm?id=2485288.2485587},
 acmid = {2485587},
 publisher = {EDA Consortium},
 address = {San Jose, CA, USA},
 month={Mar}, 
}

@ARTICLE{Li2015, 
 author={Q. Li and Y. He and J. Li and L. Shi and Y. Chen and C. J. Xue}, 
 journal={IEEE Transactions on Computers}, 
 title={Compiler-Assisted Refresh Minimization for Volatile STT-RAM Cache}, 
 year={2015}, 
 volume={64}, 
 number={8}, 
 pages={2169-2181}, 
 keywords={cache storage;power aware computing;program compilers;random-access storage;N-refresh scheme;compilation time;compiler-assisted refresh minimization;data losses;dynamic energy consumption;high storage density;high write energy;long write latency;nonvolatility property;on-chip caches;program data layout;refresh operations;spin-transfer torque RAM;ultra low leakage power;volatile STT-RAM cache;Educational institutions;Equations;Layout;Mathematical model;Random access memory;Resource management;Silicon;Compilation;Refresh;Volatile STT-RAM;refresh;volatile STT-RAM}, 
 doi={10.1109/TC.2014.2360527}, 
 ISSN={0018-9340}, 
 month={Aug},
}

@INPROCEEDINGS{kim2015,
 author={N. Kim and K. Choi},
 booktitle={2015 International SoC Design Conference (ISOCC)},
 title={A design guideline for volatile STT-RAM with ECC and scrubbing},
 year={2015},
 pages={29-30},
 keywords={SRAM chips;error correction codes;integrated circuit design;random-access storage;ECC;SRAM;error correcting code;retention time;spin transfer torque RAM;volatile STT-RAM design;Arrays;Error correction codes;Magnetic tunneling;Nonvolatile memory;Random access memory;Stability analysis;Thermal stability},
 doi={10.1109/ISOCC.2015.7401649},
 month={Nov},
}

@INPROCEEDINGS{qiu2016,
 author={K. Qiu and J. Luo and Z. Gong and W. Zhang and J. Wang and Y. Xu and T. Li and C. J. Xue},
 booktitle={2016 IEEE 34th International Conference on Computer Design (ICCD)},
 title={Refresh-aware loop scheduling for high performance low power volatile STT-RAM},
 year={2016},
 pages={209-216},
 keywords={SRAM chips;embedded systems;performance evaluation;power aware computing;random-access storage;SPM;STT-RAM;data correctness;electronic magnetic radiation;embedded systems;high performance low power volatile;low leakage power advantages;read and write dependencies;refresh-aware loop scheduling;Arrays;Dynamic scheduling;Law;Optimal scheduling;Processor scheduling;Random access memory},
 doi={10.1109/ICCD.2016.7753282},
 month={Oct},
}

@article{kim2016,
 title = "Exploration of trade-offs in the design of volatile STT–RAM cache",
 journal = "Journal of Systems Architecture",
 volume = "71",
 number = "",
 pages = "23 - 31",
 year = "2016",
 note = "",
 issn = "1383-7621",
 doi = "http://dx.doi.org/10.1016/j.sysarc.2016.06.005",
 url = "http://www.sciencedirect.com/science/article/pii/S1383762116300637",
 author = "Namhyung Kim and Kiyoung Choi",
 keywords = "STT–RAM",
 keywords = "Volatile STT–RAM",
 keywords = "Retention failure",
 keywords = "ECC",
 keywords = "Scrubbing",
 month = "Nov"
}
%====================================================================================================







 


 


 

