
*** Running vivado
    with args -log state_prac.vds -m64 -mode batch -messageDb vivado.pb -source state_prac.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source state_prac.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/parallels/Documents/ECEC302/project_2/project_2.cache/wt [current_project]
# set_property parent.project_path /home/parallels/Documents/ECEC302/project_2/project_2.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_vhdl -library xil_defaultlib /home/parallels/Documents/ECEC302/project_2/project_2.srcs/sources_1/new/practice1.vhd
# read_xdc /home/parallels/Documents/ECEC302/project_2/project_2.srcs/constrs_1/new/const.xdc
# set_property used_in_implementation false [get_files /home/parallels/Documents/ECEC302/project_2/project_2.srcs/constrs_1/new/const.xdc]
# catch { write_hwdef -file state_prac.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top state_prac -part xc7a35tcpg236-1
Command: synth_design -top state_prac -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -182 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 901.191 ; gain = 142.734 ; free physical = 5639 ; free virtual = 7647
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'state_prac' [/home/parallels/Documents/ECEC302/project_2/project_2.srcs/sources_1/new/practice1.vhd:13]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'state_prac' (1#1) [/home/parallels/Documents/ECEC302/project_2/project_2.srcs/sources_1/new/practice1.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 936.434 ; gain = 177.977 ; free physical = 5600 ; free virtual = 7608
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 936.434 ; gain = 177.977 ; free physical = 5600 ; free virtual = 7608
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx2014/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx2014/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx2014/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx2014/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx2014/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from /opt/Xilinx2014/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx2014/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/parallels/Documents/ECEC302/project_2/project_2.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/home/parallels/Documents/ECEC302/project_2/project_2.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1232.453 ; gain = 0.000 ; free physical = 5426 ; free virtual = 7434
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5424 ; free virtual = 7432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5424 ; free virtual = 7432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5424 ; free virtual = 7432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5422 ; free virtual = 7430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module state_prac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5422 ; free virtual = 7430
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5422 ; free virtual = 7430
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5422 ; free virtual = 7430

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\oddCtr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oddCtr_reg[3] )
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[31] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[30] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[29] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[28] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[27] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[26] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[25] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[24] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[23] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[22] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[21] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[20] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[19] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[18] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[17] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[16] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[15] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[14] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[13] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[12] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[11] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[10] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[9] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[8] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[7] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[6] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[5] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[4] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[2] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[0] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[0] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[31] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[30] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[29] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[28] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[27] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[26] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[25] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[24] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[23] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[22] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[21] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[20] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[19] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[18] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[17] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[16] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[15] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[14] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[13] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[12] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[11] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[10] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[9] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[8] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[7] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[6] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[5] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[4] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[1] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\evenCtr_reg[3] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[3] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[2] ) is unused and will be removed from module state_prac.
WARNING: [Synth 8-3332] Sequential element (\oddCtr_reg[1] ) is unused and will be removed from module state_prac.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5408 ; free virtual = 7416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5408 ; free virtual = 7416
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5408 ; free virtual = 7416

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5408 ; free virtual = 7416
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5361 ; free virtual = 7368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5361 ; free virtual = 7368
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5352 ; free virtual = 7360
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5352 ; free virtual = 7360
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5352 ; free virtual = 7360
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5352 ; free virtual = 7360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT6 |    10|
|4     |FDRE |    20|
|5     |IBUF |    13|
|6     |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    55|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5352 ; free virtual = 7360
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.453 ; gain = 86.227 ; free physical = 5352 ; free virtual = 7360
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1232.453 ; gain = 473.996 ; free physical = 5352 ; free virtual = 7360
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1232.453 ; gain = 383.262 ; free physical = 5345 ; free virtual = 7352
# write_checkpoint -noxdef state_prac.dcp
# catch { report_utilization -file state_prac_utilization_synth.rpt -pb state_prac_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1232.453 ; gain = 0.000 ; free physical = 5340 ; free virtual = 7348
INFO: [Common 17-206] Exiting Vivado at Sun May 31 15:59:49 2015...
