/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:1.1-70.10" *)
module decade(redled, yellowled, greenled, \num(0) , \num(1) , \num(2) , \num(3) , \num1(0) , \num1(1) , \num1(2) , \num1(3) , x);
  wire _00_;
  (* init = 1'h0 *)
  wire _01_;
  (* init = 1'h0 *)
  wire _02_;
  (* init = 1'h0 *)
  wire _03_;
  (* init = 1'h0 *)
  wire _04_;
  (* init = 1'h0 *)
  wire _05_;
  (* init = 1'h0 *)
  wire _06_;
  (* init = 1'h0 *)
  wire _07_;
  (* init = 1'h0 *)
  wire _08_;
  wire _09_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:979.17-979.32" *)
  (* unused_bits = "0" *)
  wire _10_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:962.17-962.25" *)
  (* unused_bits = "0" *)
  wire _11_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:959.17-959.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _12_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:958.17-958.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _13_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:986.17-986.28" *)
  (* unused_bits = "0" *)
  wire _14_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:987.17-987.29" *)
  (* unused_bits = "0" *)
  wire _15_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:988.17-988.28" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _16_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:978.17-978.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] _17_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:967.17-967.29" *)
  (* unused_bits = "0" *)
  wire _18_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:968.17-968.25" *)
  (* unused_bits = "0" *)
  wire _19_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:969.17-969.29" *)
  (* unused_bits = "0" *)
  wire _20_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:965.17-965.29" *)
  (* unused_bits = "0" *)
  wire _21_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:970.17-970.25" *)
  (* unused_bits = "0" *)
  wire _22_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:971.17-971.29" *)
  (* unused_bits = "0" *)
  wire _23_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:980.17-980.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [23:0] _24_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:964.17-964.23" *)
  (* unused_bits = "0" *)
  wire _25_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:955.17-955.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16" *)
  wire [16:0] _26_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:950.17-950.29" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _27_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:951.17-951.24" *)
  (* unused_bits = "0" *)
  wire _28_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:953.17-953.23" *)
  (* unused_bits = "0" *)
  wire _29_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:954.17-954.24" *)
  (* unused_bits = "0" *)
  wire _30_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:952.17-952.23" *)
  (* unused_bits = "0" *)
  wire _31_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:974.17-974.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _32_;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:9.6-9.9" *)
  wire clk;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:4.6-4.8" *)
  wire d1;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire d1_dffe_Q_D;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \d1_dffe_Q_D_mux4x0_Q.A ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \d1_dffe_Q_D_mux4x0_Q.B ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \d1_dffe_Q_D_mux4x0_Q.C ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \d1_dffe_Q_D_mux4x0_Q.D ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \d1_dffe_Q_D_mux4x0_Q.Q ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \d1_dffe_Q_D_mux4x0_Q.S0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \d1_dffe_Q_D_mux4x0_Q.S1 ;
  wire d1_dffe_Q_D_mux4x0_Q_S0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XSL ;
  wire d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ;
  wire d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire \d1_dffe_Q_EN(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire \d1_dffe_Q_EN(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire \d1_dffe_Q_EN(26) ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \d1_dffe_Q_EN_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \d1_dffe_Q_EN_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \d1_dffe_Q_EN_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \d1_dffe_Q_EN_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \d1_dffe_Q_EN_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \d1_dffe_Q_EN_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \d1_dffe_Q_EN_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \d1_dffe_Q_EN_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \d1_dffe_Q_EN_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:4.9-4.11" *)
  wire d2;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(10) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(11) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(12) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(13) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(14) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(15) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(16) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(17) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(18) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(19) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(20) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(21) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(22) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(23) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(24) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(25) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(26) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(3) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(4) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(5) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(6) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(7) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(8) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:5.12-5.17" *)
  wire \delay(9) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(10) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(11) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(12) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(13) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(14) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(15) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(16) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(17) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(18) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(19) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(20) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(21) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(22) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(23) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(24) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(3) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(4) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(5) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(6) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(7) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(8) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \delay_dff_Q_9_D(9) ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_10_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_11_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TSL ;
  wire delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:30.11-30.19|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I3;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_12_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TSL ;
  wire delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TSL ;
  wire delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_O;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_13_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_14.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_14.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_14.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_14_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_15.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_15.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_15.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_15_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_16.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_16.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_16.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_16_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_17.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_17.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_17.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_17_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_18.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_18.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_18.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_18_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_19.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_19.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_19.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_19_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:30.11-30.19|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_1_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_20_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:30.11-30.19|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_21.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_21.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_21.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_21_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:30.11-30.19|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_22.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_22.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_22.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_22_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_23.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_23.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_23.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_23_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_24.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_24.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_24.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_24.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_24.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_24.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_24.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_24.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_24.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_24.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_2_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_3_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_4_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_5_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.XSL ;
  wire delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_6_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_7_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.XSL ;
  wire delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_8_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:30.11-30.19|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.XSL ;
  wire delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_9_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TSL ;
  wire delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT3_O_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:2.25-2.33" *)
  output greenled;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \greenled_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \greenled_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \greenled_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \greenled_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \greenled_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \greenled_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \greenled_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \greenled_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \greenled_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:6.18-6.21" *)
  output \num(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:6.18-6.21" *)
  output \num(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:6.18-6.21" *)
  output \num(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:6.18-6.21" *)
  output \num(3) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:7.18-7.22" *)
  output \num1(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:7.18-7.22" *)
  output \num1(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:7.18-7.22" *)
  output \num1(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:7.18-7.22" *)
  output \num1(3) ;
  wire num1_dffe_Q_1_EN;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num1_dffe_Q_1_EN_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num1_dffe_Q_1_EN_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num1_dffe_Q_1_EN_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num1_dffe_Q_1_EN_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num1_dffe_Q_1_EN_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num1_dffe_Q_1_EN_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num1_dffe_Q_1_EN_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num1_dffe_Q_1_EN_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num1_dffe_Q_1_EN_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num1_dffe_Q_1_EN_LUT3_O.XSL ;
  wire num1_dffe_Q_2_EN;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num1_dffe_Q_2_EN_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num1_dffe_Q_2_EN_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num1_dffe_Q_2_EN_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num1_dffe_Q_2_EN_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num1_dffe_Q_2_EN_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num1_dffe_Q_2_EN_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num1_dffe_Q_2_EN_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num1_dffe_Q_2_EN_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num1_dffe_Q_2_EN_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num1_dffe_Q_2_EN_LUT3_O.XSL ;
  wire num1_dffe_Q_3_EN;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num1_dffe_Q_3_EN_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num1_dffe_Q_3_EN_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num1_dffe_Q_3_EN_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num1_dffe_Q_3_EN_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num1_dffe_Q_3_EN_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num1_dffe_Q_3_EN_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num1_dffe_Q_3_EN_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num1_dffe_Q_3_EN_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num1_dffe_Q_3_EN_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num1_dffe_Q_3_EN_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num1_dffe_Q_D(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num1_dffe_Q_D(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num1_dffe_Q_D(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num1_dffe_Q_D(3) ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \num1_dffe_Q_D_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \num1_dffe_Q_D_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \num1_dffe_Q_D_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \num1_dffe_Q_D_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \num1_dffe_Q_D_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \num1_dffe_Q_D_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \num1_dffe_Q_D_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \num1_dffe_Q_D_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \num1_dffe_Q_D_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \num1_dffe_Q_D_LUT2_O_1.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \num1_dffe_Q_D_LUT2_O_1.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1.XSL ;
  wire num1_dffe_Q_D_LUT2_O_1_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:47.19-47.28" *)
  wire num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XSL ;
  wire num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num1_dffe_Q_D_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num1_dffe_Q_D_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num1_dffe_Q_D_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num1_dffe_Q_D_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num1_dffe_Q_D_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num1_dffe_Q_D_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num1_dffe_Q_D_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num1_dffe_Q_D_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num1_dffe_Q_D_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num1_dffe_Q_D_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num1_dffe_Q_D_LUT3_O_1.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num1_dffe_Q_D_LUT3_O_1.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num1_dffe_Q_D_LUT3_O_1.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num1_dffe_Q_D_LUT3_O_1.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num1_dffe_Q_D_LUT3_O_1.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num1_dffe_Q_D_LUT3_O_1.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num1_dffe_Q_D_LUT3_O_1.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num1_dffe_Q_D_LUT3_O_1.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num1_dffe_Q_D_LUT3_O_1.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num1_dffe_Q_D_LUT3_O_1.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:58.10-58.17|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire num1_dffe_Q_D_LUT3_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL ;
  wire num1_dffe_Q_EN;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num1_dffe_Q_EN_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num1_dffe_Q_EN_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num1_dffe_Q_EN_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num1_dffe_Q_EN_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num1_dffe_Q_EN_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num1_dffe_Q_EN_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num1_dffe_Q_EN_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num1_dffe_Q_EN_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num1_dffe_Q_EN_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num1_dffe_Q_EN_LUT3_O.XSL ;
  wire num1_dffe_Q_EN_LUT3_O_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num_dff_Q_D(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num_dff_Q_D(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num_dff_Q_D(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \num_dff_Q_D(3) ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \num_dff_Q_D_LUT4_O.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \num_dff_Q_D_LUT4_O.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \num_dff_Q_D_LUT4_O.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \num_dff_Q_D_LUT4_O.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \num_dff_Q_D_LUT4_O.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \num_dff_Q_D_LUT4_O.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \num_dff_Q_D_LUT4_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \num_dff_Q_D_LUT4_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \num_dff_Q_D_LUT4_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \num_dff_Q_D_LUT4_O.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \num_dff_Q_D_LUT4_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \num_dff_Q_D_LUT4_O.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \num_dff_Q_D_LUT4_O.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \num_dff_Q_D_LUT4_O.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \num_dff_Q_D_LUT4_O.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \num_dff_Q_D_LUT4_O.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \num_dff_Q_D_LUT4_O.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \num_dff_Q_D_LUT4_O.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \num_dff_Q_D_LUT4_O_1.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \num_dff_Q_D_LUT4_O_1.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \num_dff_Q_D_LUT4_O_1.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \num_dff_Q_D_LUT4_O_1.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \num_dff_Q_D_LUT4_O_1.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \num_dff_Q_D_LUT4_O_1.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \num_dff_Q_D_LUT4_O_1.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \num_dff_Q_D_LUT4_O_1.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \num_dff_Q_D_LUT4_O_1.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \num_dff_Q_D_LUT4_O_1.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \num_dff_Q_D_LUT4_O_1.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \num_dff_Q_D_LUT4_O_1.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \num_dff_Q_D_LUT4_O_1.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \num_dff_Q_D_LUT4_O_1.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \num_dff_Q_D_LUT4_O_1.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \num_dff_Q_D_LUT4_O_1.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \num_dff_Q_D_LUT4_O_1.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \num_dff_Q_D_LUT4_O_1.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:34.11-34.18|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire num_dff_Q_D_LUT4_O_1_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \num_dff_Q_D_LUT4_O_2.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \num_dff_Q_D_LUT4_O_2.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \num_dff_Q_D_LUT4_O_2.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \num_dff_Q_D_LUT4_O_2.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \num_dff_Q_D_LUT4_O_2.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \num_dff_Q_D_LUT4_O_2.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \num_dff_Q_D_LUT4_O_2.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \num_dff_Q_D_LUT4_O_2.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \num_dff_Q_D_LUT4_O_2.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \num_dff_Q_D_LUT4_O_2.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \num_dff_Q_D_LUT4_O_2.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \num_dff_Q_D_LUT4_O_2.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \num_dff_Q_D_LUT4_O_2.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \num_dff_Q_D_LUT4_O_2.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \num_dff_Q_D_LUT4_O_2.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \num_dff_Q_D_LUT4_O_2.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \num_dff_Q_D_LUT4_O_2.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \num_dff_Q_D_LUT4_O_2.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:34.11-34.18|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire num_dff_Q_D_LUT4_O_2_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \num_dff_Q_D_LUT4_O_3.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \num_dff_Q_D_LUT4_O_3.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \num_dff_Q_D_LUT4_O_3.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \num_dff_Q_D_LUT4_O_3.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \num_dff_Q_D_LUT4_O_3.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \num_dff_Q_D_LUT4_O_3.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \num_dff_Q_D_LUT4_O_3.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \num_dff_Q_D_LUT4_O_3.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \num_dff_Q_D_LUT4_O_3.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \num_dff_Q_D_LUT4_O_3.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \num_dff_Q_D_LUT4_O_3.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \num_dff_Q_D_LUT4_O_3.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \num_dff_Q_D_LUT4_O_3.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \num_dff_Q_D_LUT4_O_3.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \num_dff_Q_D_LUT4_O_3.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \num_dff_Q_D_LUT4_O_3.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \num_dff_Q_D_LUT4_O_3.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \num_dff_Q_D_LUT4_O_3.TSL ;
  wire num_dff_Q_D_LUT4_O_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O.XSL ;
  wire num_dff_Q_D_LUT4_O_I0_LUT3_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  wire num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL ;
  wire num_dff_Q_D_LUT4_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O.TSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire num_dff_Q_D_LUT4_O_I1_LUT4_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:30.11-30.19|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire num_dff_Q_D_LUT4_O_I1_LUT4_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TSL ;
  wire num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O;
  wire num_dff_Q_D_LUT4_O_I1_LUT4_O_I3;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.I3 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TBS ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TSL ;
  wire num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:31.6-31.20|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:34.11-34.18|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire num_dff_Q_D_LUT4_O_I2;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:34.11-34.18|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire num_dff_Q_D_LUT4_O_I2_LUT2_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:9.10-9.12" *)
  wire q1;
  wire q1_dffe_Q_EN;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \q1_dffe_Q_EN_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \q1_dffe_Q_EN_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \q1_dffe_Q_EN_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \q1_dffe_Q_EN_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \q1_dffe_Q_EN_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \q1_dffe_Q_EN_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \q1_dffe_Q_EN_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \q1_dffe_Q_EN_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \q1_dffe_Q_EN_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \q1_dffe_Q_EN_LUT3_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:9.13-9.15" *)
  wire q2;
  wire q2_dffe_Q_EN;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \q2_dffe_Q_EN_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \q2_dffe_Q_EN_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \q2_dffe_Q_EN_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \q2_dffe_Q_EN_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \q2_dffe_Q_EN_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \q2_dffe_Q_EN_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \q2_dffe_Q_EN_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \q2_dffe_Q_EN_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \q2_dffe_Q_EN_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \q2_dffe_Q_EN_LUT3_O.XSL ;
  wire q2_dffe_Q_EN_LUT3_O_I0;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ;
  wire q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(3) ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.A ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.B ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.C ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.D ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.Q ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.S0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.S1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.A ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.B ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.C ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.D ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.Q ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.S0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.S1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(0) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(1) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(2) ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(3) ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.A ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.B ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.C ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.D ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.Q ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.S0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.S1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.A ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.B ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.C ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.D ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.Q ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.S0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.S1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  wire q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:47.34-47.41" *)
  wire q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0_O;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:2.8-2.14" *)
  output redled;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \redled_LUT2_O.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \redled_LUT2_O.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \redled_LUT2_O.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \redled_LUT2_O.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \redled_LUT2_O.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \redled_LUT2_O.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \redled_LUT2_O.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \redled_LUT2_O.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \redled_LUT2_O.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:3.7-3.8" *)
  input x;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \x_LUT2_I0.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \x_LUT2_I0.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \x_LUT2_I0.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \x_LUT2_I0.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \x_LUT2_I0.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \x_LUT2_I0.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \x_LUT2_I0.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \x_LUT2_I0.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \x_LUT2_I0.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:42.9-42.15" *)
  wire x_LUT2_I0_O;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \x_LUT3_I0.I0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \x_LUT3_I0.I1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \x_LUT3_I0.I2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \x_LUT3_I0.O ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \x_LUT3_I0.XA1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \x_LUT3_I0.XA2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \x_LUT3_I0.XAB ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \x_LUT3_I0.XB1 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \x_LUT3_I0.XB2 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \x_LUT3_I0.XSL ;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:41.9-41.36" *)
  wire x_LUT3_I0_O;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:2.15-2.24" *)
  output yellowled;
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4" *)
  wire yellowled_dffe_Q_D;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \yellowled_dffe_Q_D_mux4x0_Q.A ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \yellowled_dffe_Q_D_mux4x0_Q.B ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \yellowled_dffe_Q_D_mux4x0_Q.C ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \yellowled_dffe_Q_D_mux4x0_Q.D ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \yellowled_dffe_Q_D_mux4x0_Q.Q ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \yellowled_dffe_Q_D_mux4x0_Q.S0 ;
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \yellowled_dffe_Q_D_mux4x0_Q.S1 ;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _33_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h1),
    .\O_PAD_$out (greenled)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _34_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .O_EN(1'h1),
    .\O_PAD_$out (\num(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _35_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\num1_dffe_Q_D_LUT2_O.XAB ),
    .O_EN(1'h1),
    .\O_PAD_$out (\num1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _36_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\num1_dffe_Q_D_LUT2_O.XSL ),
    .O_EN(1'h1),
    .\O_PAD_$out (\num1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _37_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .O_EN(1'h1),
    .\O_PAD_$out (\num1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _38_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .O_EN(1'h1),
    .\O_PAD_$out (\num1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _39_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ),
    .O_EN(1'h1),
    .\O_PAD_$out (\num(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _40_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ),
    .O_EN(1'h1),
    .\O_PAD_$out (\num(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _41_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .O_EN(1'h1),
    .\O_PAD_$out (\num(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _42_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_09_),
    .O_EN(1'h1),
    .\O_PAD_$out (redled)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _43_ (
    .I_DAT(\x_LUT2_I0.XSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (x),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _44_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .O_EN(1'h1),
    .\O_PAD_$out (yellowled)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) d1_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(d1_dffe_Q_D),
    .QEN(\d1_dffe_Q_EN(26) ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(d1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \d1_dffe_Q_D_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(d1),
    .XA2(x_LUT3_I0_O),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XB1(x_LUT3_I0_O),
    .XB2(d1),
    .XSL(d1_dffe_Q_D_mux4x0_Q_S0),
    .XZ(d1_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XSL(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XSL ),
    .XZ(d1_dffe_Q_D_mux4x0_Q_S0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \d1_dffe_Q_EN_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\d1_dffe_Q_EN(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_10 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(16) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_11 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(15) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_12 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(14) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_13 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(13) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_14 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(12) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_15 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(11) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_16 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(10) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_17 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(9) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_18 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(8) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_19 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(7) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(24) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_20 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(6) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_21 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(5) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_22 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_23 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_24 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_25 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_26 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\d1_dffe_Q_EN(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(23) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(22) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(21) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(20) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(19) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_8 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(18) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_9 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(17) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_1.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_10.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_10.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(14) ),
    .XA2(\delay(14) ),
    .XAB(\delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XAB ),
    .XB1(\delay(14) ),
    .XB2(\delay(14) ),
    .XSL(\delay(13) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_10.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_11.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_11.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.c_frag  (
    .BA1(\delay(13) ),
    .BA2(\delay(13) ),
    .BAB(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BAB ),
    .BB1(\delay(13) ),
    .BB2(\delay(13) ),
    .BSL(\delay(10) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_11.XA1 ),
    .TA1(\delay(13) ),
    .TA2(\delay(13) ),
    .TAB(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BAB ),
    .TB1(\delay(13) ),
    .TB2(\delay(13) ),
    .TBS(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ),
    .TSL(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(11) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(12) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_12.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_12.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O_12.XA1 ),
    .BA2(\delay_dff_Q_9_D_LUT3_O_12.XA1 ),
    .BAB(\delay(11) ),
    .BB1(\delay_dff_Q_9_D_LUT3_O_12.XA1 ),
    .BB2(1'h0),
    .BSL(\delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BSL ),
    .CZ(delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_O),
    .TA1(\delay_dff_Q_9_D_LUT3_O_12.XA1 ),
    .TA2(\delay_dff_Q_9_D_LUT3_O_12.XA1 ),
    .TAB(\delay(11) ),
    .TB1(\delay_dff_Q_9_D_LUT3_O_12.XA1 ),
    .TB2(\delay_dff_Q_9_D_LUT3_O_12.XA1 ),
    .TBS(\delay(10) ),
    .TSL(\delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.c_frag  (
    .BA1(\delay(8) ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BAB ),
    .BB1(\delay(8) ),
    .BB2(\delay(8) ),
    .BSL(\delay(9) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BSL ),
    .TA1(\delay(8) ),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BAB ),
    .TB1(\delay(8) ),
    .TB2(1'h0),
    .TBS(\delay(7) ),
    .TSL(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.c_frag  (
    .BA1(\delay(12) ),
    .BA2(\delay(12) ),
    .BAB(\delay(10) ),
    .BB1(\delay(12) ),
    .BB2(\delay(12) ),
    .BSL(\delay(11) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_12.XA1 ),
    .TA1(\delay(12) ),
    .TA2(\delay(12) ),
    .TAB(\delay(10) ),
    .TB1(\delay(12) ),
    .TB2(\delay(12) ),
    .TBS(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ),
    .TSL(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_13.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_13.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(11) ),
    .XA2(\delay(11) ),
    .XAB(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ),
    .XB1(\delay(11) ),
    .XB2(\delay(11) ),
    .XSL(\delay(10) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_13.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_14.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_14.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(10) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_14.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_15.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_15.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(9) ),
    .XA2(\delay(9) ),
    .XAB(\delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XAB ),
    .XB1(\delay(9) ),
    .XB2(\delay(9) ),
    .XSL(\delay(8) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_15.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_16.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_16.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(8) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_16.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(7) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_17.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_17.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(7) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_17.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_18.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_18.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(6) ),
    .XA2(\delay(6) ),
    .XAB(\delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XAB ),
    .XB1(\delay(6) ),
    .XB2(\delay(6) ),
    .XSL(\delay(5) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_18.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_19.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_19.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(5) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_19.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(4) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(23) ),
    .XA2(\delay(23) ),
    .XAB(\delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XAB ),
    .XB1(\delay(23) ),
    .XB2(\delay(23) ),
    .XSL(\delay(22) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_1.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_2.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_20.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_20.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(4) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_20.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(4) ),
    .BB1(1'h0),
    .BB2(\delay(6) ),
    .BSL(\delay(5) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(4) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XAB ),
    .TSL(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(7) ),
    .BB1(1'h0),
    .BB2(\delay(9) ),
    .BSL(\delay(8) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(7) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BAB ),
    .TSL(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(1) ),
    .BB1(1'h0),
    .BB2(\delay(3) ),
    .BSL(\delay(2) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(1) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\d1_dffe_Q_EN(0) ),
    .TSL(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_21.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_21.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(3) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_21.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN(0) ),
    .XB1(1'h0),
    .XB2(\delay(2) ),
    .XSL(\delay(1) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_22.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_22.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(2) ),
    .XA2(\delay(2) ),
    .XAB(\d1_dffe_Q_EN(0) ),
    .XB1(\delay(2) ),
    .XB2(\delay(2) ),
    .XSL(\delay(1) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_22.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_23.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_23.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN(0) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(1) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_23.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_24.t_frag  (
    .TBS(1'h1),
    .XA1(\d1_dffe_Q_EN(0) ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(22) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_2.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_3.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(21) ),
    .XA2(\delay(21) ),
    .XAB(\delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XAB ),
    .XB1(\delay(21) ),
    .XB2(\delay(21) ),
    .XSL(\delay(20) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_3.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XAB ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.c_frag  (
    .BA1(\delay(20) ),
    .BA2(\delay(20) ),
    .BAB(\delay(18) ),
    .BB1(\delay(20) ),
    .BB2(\delay(20) ),
    .BSL(\delay(19) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XAB ),
    .TA1(\delay(20) ),
    .TA2(\delay(20) ),
    .TAB(\delay(18) ),
    .TB1(\delay(20) ),
    .TB2(\delay(20) ),
    .TBS(\delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TBS ),
    .TSL(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_5.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(19) ),
    .XA2(\delay(19) ),
    .XAB(\delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TBS ),
    .XB1(\delay(19) ),
    .XB2(\delay(19) ),
    .XSL(\delay(18) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_5.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(\delay(17) ),
    .BSL(\delay(16) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TBS ),
    .TSL(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_6.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(18) ),
    .XA2(\delay(18) ),
    .XAB(\delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XAB ),
    .XB1(\delay(18) ),
    .XB2(\delay(18) ),
    .XSL(\delay(17) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_6.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_7.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(17) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_7.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(\delay(16) ),
    .XSL(\delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BAB ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_8.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(16) ),
    .XA2(\delay(16) ),
    .XAB(\delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TBS ),
    .XB1(\delay(16) ),
    .XB2(\delay(16) ),
    .XSL(\delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BAB ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_8.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(14) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(15) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(\delay(13) ),
    .BSL(\delay(10) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ),
    .TSL(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT3_O_9.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.c_frag  (
    .BA1(1'h0),
    .BA2(\delay_dff_Q_9_D_LUT3_O_10.XA1 ),
    .BAB(delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_O),
    .BB1(1'h0),
    .BB2(\delay_dff_Q_9_D_LUT3_O_10.XA1 ),
    .BSL(\delay_dff_Q_9_D_LUT3_O_9.XA1 ),
    .CZ(\num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BAB ),
    .TA1(1'h0),
    .TA2(\delay_dff_Q_9_D_LUT3_O_10.XA1 ),
    .TAB(delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_O),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O_11.XA1 ),
    .TSL(\delay_dff_Q_9_D_LUT3_O_9.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.c_frag  (
    .BA1(\delay(15) ),
    .BA2(\delay(15) ),
    .BAB(\delay(13) ),
    .BB1(\delay(15) ),
    .BB2(\delay(15) ),
    .BSL(\delay(14) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_9.XA1 ),
    .TA1(\delay(15) ),
    .TA2(\delay(15) ),
    .TAB(\delay(13) ),
    .TB1(\delay(15) ),
    .TB2(\delay(15) ),
    .TBS(\delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XAB ),
    .TSL(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(\delay(10) ),
    .XSL(\delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BAB ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(\delay(24) ),
    .BA2(\delay(24) ),
    .BAB(\delay(22) ),
    .BB1(\delay(24) ),
    .BB2(\delay(24) ),
    .BSL(\delay(23) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TA1(\delay(24) ),
    .TA2(\delay(24) ),
    .TAB(\delay(22) ),
    .TB1(\delay(24) ),
    .TB2(\delay(24) ),
    .TBS(\delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XAB ),
    .TSL(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \greenled_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(d1),
    .XZ(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) num1_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\num1_dffe_Q_D(3) ),
    .QEN(num1_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) num1_dffe_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\num1_dffe_Q_D(2) ),
    .QEN(num1_dffe_Q_1_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num1_dffe_Q_1_EN_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\num1_dffe_Q_1_EN_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(num1_dffe_Q_1_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) num1_dffe_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\num1_dffe_Q_D(1) ),
    .QEN(num1_dffe_Q_2_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\num1_dffe_Q_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num1_dffe_Q_2_EN_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\num1_dffe_Q_1_EN_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(num1_dffe_Q_2_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) num1_dffe_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\num1_dffe_Q_D(0) ),
    .QEN(num1_dffe_Q_3_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\num1_dffe_Q_D_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num1_dffe_Q_3_EN_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\num1_dffe_Q_1_EN_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(num1_dffe_Q_3_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num1_dffe_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\num1_dffe_Q_D_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\num1_dffe_Q_D_LUT2_O.XSL ),
    .XZ(\num1_dffe_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num1_dffe_Q_D_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\num1_dffe_Q_D_LUT2_O.XAB ),
    .XZ(\num1_dffe_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XSL ),
    .XZ(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\num1_dffe_Q_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\num1_dffe_Q_D_LUT2_O.XSL ),
    .XZ(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \num1_dffe_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XA2(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XAB(\num1_dffe_Q_D_LUT3_O.XAB ),
    .XB1(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XB2(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XSL(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\num1_dffe_Q_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num1_dffe_Q_D_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XA2(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\num1_dffe_Q_D_LUT3_O.XAB ),
    .XZ(\num1_dffe_Q_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\num1_dffe_Q_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\num1_dffe_Q_D_LUT2_O.XSL ),
    .XZ(\num1_dffe_Q_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num1_dffe_Q_EN_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\num1_dffe_Q_1_EN_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(num1_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XZ(\num1_dffe_Q_1_EN_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) num_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\num_dff_Q_D(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) num_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\num_dff_Q_D(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) num_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\num_dff_Q_D(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:28.1-66.4|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) num_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\num_dff_Q_D(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \num_dff_Q_D_LUT4_O.c_frag  (
    .BA1(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .BA2(1'h0),
    .BAB(\num_dff_Q_D_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .CZ(\num_dff_Q_D(3) ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\num_dff_Q_D_LUT4_O.BAB ),
    .TB1(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .TB2(1'h0),
    .TBS(\num_dff_Q_D_LUT4_O.TBS ),
    .TSL(\d1_dffe_Q_EN_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_1.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\num_dff_Q_D_LUT4_O_1.BAB ),
    .BB1(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .BB2(1'h0),
    .BSL(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .CZ(\num_dff_Q_D(2) ),
    .TA1(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .TA2(1'h0),
    .TAB(\num_dff_Q_D_LUT4_O_1.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\num_dff_Q_D_LUT4_O_1.TBS ),
    .TSL(\d1_dffe_Q_EN_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ),
    .XA2(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ),
    .XB2(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ),
    .XSL(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XZ(\num_dff_Q_D_LUT4_O_1.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_2.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\num_dff_Q_D_LUT4_O_2.BAB ),
    .BB1(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .BB2(1'h0),
    .BSL(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .CZ(\num_dff_Q_D(1) ),
    .TA1(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .TA2(1'h0),
    .TAB(\num_dff_Q_D_LUT4_O_2.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\num_dff_Q_D_LUT4_O_2.TBS ),
    .TSL(\d1_dffe_Q_EN_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XZ(\num_dff_Q_D_LUT4_O_2.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .BB1(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .BB2(1'h0),
    .BSL(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .CZ(\num_dff_Q_D(0) ),
    .TA1(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .TA2(1'h0),
    .TAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\num_dff_Q_D_LUT4_O_3.TBS ),
    .TSL(\d1_dffe_Q_EN_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \num_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(26) ),
    .XA2(1'h0),
    .XAB(\num_dff_Q_D_LUT4_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(26) ),
    .XSL(\delay(25) ),
    .XZ(\d1_dffe_Q_EN_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(22) ),
    .XSL(\num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XSL ),
    .XZ(\num_dff_Q_D_LUT4_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(23) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(24) ),
    .XZ(\num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \num_dff_Q_D_LUT4_O_I1_LUT4_O.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .BA2(1'h0),
    .BAB(\num_dff_Q_D_LUT4_O_I1_LUT4_O.BAB ),
    .BB1(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .BB2(1'h0),
    .BSL(\num_dff_Q_D_LUT4_O_I1_LUT4_O.BSL ),
    .CZ(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .TA1(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TA2(1'h0),
    .TAB(\num_dff_Q_D_LUT4_O_I1_LUT4_O.BAB ),
    .TB1(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TB2(\delay_dff_Q_9_D_LUT3_O.XA1 ),
    .TBS(\num_dff_Q_D_LUT4_O_I1_LUT4_O.TBS ),
    .TSL(\num_dff_Q_D_LUT4_O_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(23) ),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(23) ),
    .XSL(\delay(22) ),
    .XZ(\num_dff_Q_D_LUT4_O_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(20) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(21) ),
    .XZ(\num_dff_Q_D_LUT4_O_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\num_dff_Q_D_LUT4_O_I1_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(\delay(19) ),
    .BSL(\delay(18) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\num_dff_Q_D_LUT4_O_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TBS ),
    .TSL(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT3_O_5.XA1 ),
    .BA2(1'h0),
    .BAB(\num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BAB ),
    .BB1(\delay_dff_Q_9_D_LUT3_O_5.XA1 ),
    .BB2(1'h0),
    .BSL(\num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BSL ),
    .CZ(\num_dff_Q_D_LUT4_O_I1_LUT4_O.TBS ),
    .TA1(\delay_dff_Q_9_D_LUT3_O_5.XA1 ),
    .TA2(1'h0),
    .TAB(\num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O_8.XA1 ),
    .TSL(\num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(18) ),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(18) ),
    .XSL(\delay(17) ),
    .XZ(\num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\num_dff_Q_D_LUT4_O_I2_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\num_dff_Q_D_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XSL(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\num_dff_Q_D_LUT4_O_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q1_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(d1),
    .QEN(q1_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(q1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q1_dffe_Q_EN_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XAB ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(q1_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q2_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .QEN(q2_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(q2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_EN_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XAB ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_EN_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_EN_LUT2_O.XSL ),
    .XZ(q2_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ),
    .XZ(\num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XZ(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.t_frag  (
    .TBS(1'h1),
    .XA1(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(3) ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XSL(d1_dffe_Q_D_mux4x0_Q_S0),
    .XZ(\num_dff_Q_D_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.t_frag  (
    .TBS(1'h1),
    .XA1(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(0) ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XSL(d1_dffe_Q_D_mux4x0_Q_S0),
    .XZ(\num_dff_Q_D_LUT4_O_3.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ),
    .XSL(d1_dffe_Q_D_mux4x0_Q_S0),
    .XZ(\num_dff_Q_D_LUT4_O_1.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.t_frag  (
    .TBS(1'h1),
    .XA1(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ),
    .XA2(1'h0),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ),
    .XSL(d1_dffe_Q_D_mux4x0_Q_S0),
    .XZ(\num_dff_Q_D_LUT4_O_2.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ),
    .XZ(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \redled_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(d1),
    .XZ(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga-examples/traffic/boolean.v:10.21-10.60|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4" *)
  ASSP u_qlal4s3b_cell_macro (
    .Device_ID(16'h0000),
    .FB_Busy(1'h0),
    .FB_Int_Clr(8'h00),
    .FB_PKfbData(32'd0),
    .FB_PKfbEOF(1'h0),
    .FB_PKfbOverflow(_10_),
    .FB_PKfbPush(4'h0),
    .FB_PKfbSOF(1'h0),
    .FB_Start(_11_),
    .FB_msg_out(4'h0),
    .SDMA_Active(_12_),
    .SDMA_Done(_13_),
    .SDMA_Req(4'h0),
    .SDMA_Sreq(4'h0),
    .SPIm_PEnable(1'h0),
    .SPIm_PReady(_14_),
    .SPIm_PSlvErr(_15_),
    .SPIm_PWdata(32'd0),
    .SPIm_PWrite(1'h0),
    .SPIm_Paddr(16'h0000),
    .SPIm_Prdata(_16_),
    .Sensor_Int(_17_),
    .Sys_Clk0(clk),
    .Sys_Clk0_Rst(_18_),
    .Sys_Clk1(_19_),
    .Sys_Clk1_Rst(_20_),
    .Sys_PKfb_Clk(1'h0),
    .Sys_PKfb_Rst(_21_),
    .Sys_PSel(1'h0),
    .Sys_Pclk(_22_),
    .Sys_Pclk_Rst(_23_),
    .TimeStamp(_24_),
    .WB_CLK(1'h0),
    .WB_RST(_25_),
    .WBs_ACK(1'h0),
    .WBs_ADR(_26_),
    .WBs_BYTE_STB(_27_),
    .WBs_CYC(_28_),
    .WBs_RD(_29_),
    .WBs_RD_DAT(32'd0),
    .WBs_STB(_30_),
    .WBs_WE(_31_),
    .WBs_WR_DAT(_32_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \x_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(q2),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\x_LUT2_I0.XSL ),
    .XZ(x_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \x_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\x_LUT2_I0.XSL ),
    .XAB(q2),
    .XB1(\x_LUT2_I0.XSL ),
    .XB2(1'h0),
    .XSL(q1),
    .XZ(x_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) yellowled_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(yellowled_dffe_Q_D),
    .QEN(\d1_dffe_Q_EN(26) ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/jithendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \yellowled_dffe_Q_D_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XA2(x_LUT2_I0_O),
    .XAB(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XB1(x_LUT2_I0_O),
    .XB2(\d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ),
    .XSL(d1_dffe_Q_D_mux4x0_Q_S0),
    .XZ(yellowled_dffe_Q_D)
  );
  assign \num1_dffe_Q_D_LUT2_O.O  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O.I0  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O.I1  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O.XA1  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O.XA2  = 1'h1;
  assign \num1_dffe_Q_D_LUT2_O.XB1  = 1'h1;
  assign \num1_dffe_Q_D_LUT2_O.XB2  = 1'h0;
  assign \num1_dffe_Q_1_EN_LUT3_O.O  = 1'h0;
  assign \num1_dffe_Q_1_EN_LUT3_O.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \num1_dffe_Q_1_EN_LUT3_O.XA2  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1.O  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1.I0  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1.I1  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1.XSL  = \num1_dffe_Q_D_LUT2_O.XAB ;
  assign \num1_dffe_Q_D_LUT2_O_1.XAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB ;
  assign \num1_dffe_Q_D_LUT2_O_1.XA1  = 1'h1;
  assign \num1_dffe_Q_D_LUT2_O_1.XA2  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1.XB1  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1.XB2  = 1'h0;
  assign \num1_dffe_Q_3_EN_LUT3_O.O  = 1'h0;
  assign \num1_dffe_Q_3_EN_LUT3_O.I0  = 1'h0;
  assign \num1_dffe_Q_3_EN_LUT3_O.I1  = 1'h0;
  assign \num1_dffe_Q_3_EN_LUT3_O.I2  = 1'h0;
  assign \num1_dffe_Q_3_EN_LUT3_O.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \num1_dffe_Q_3_EN_LUT3_O.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \num1_dffe_Q_3_EN_LUT3_O.XA1  = \num1_dffe_Q_1_EN_LUT3_O.XA1 ;
  assign \num1_dffe_Q_3_EN_LUT3_O.XA2  = 1'h0;
  assign \num1_dffe_Q_3_EN_LUT3_O.XB1  = 1'h0;
  assign \num1_dffe_Q_3_EN_LUT3_O.XB2  = 1'h0;
  assign \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XSL  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ;
  assign \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \num1_dffe_Q_1_EN_LUT3_O.XB1  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O.XB2  = \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \num1_dffe_Q_D_LUT3_O.XB1  = \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \num1_dffe_Q_D_LUT3_O.XA2  = \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \yellowled_dffe_Q_D_mux4x0_Q.Q  = 1'h0;
  assign \yellowled_dffe_Q_D_mux4x0_Q.S0  = 1'h0;
  assign \yellowled_dffe_Q_D_mux4x0_Q.S1  = 1'h0;
  assign \yellowled_dffe_Q_D_mux4x0_Q.A  = 1'h0;
  assign \yellowled_dffe_Q_D_mux4x0_Q.B  = 1'h0;
  assign \yellowled_dffe_Q_D_mux4x0_Q.C  = 1'h0;
  assign \yellowled_dffe_Q_D_mux4x0_Q.D  = 1'h0;
  assign \x_LUT2_I0.O  = 1'h0;
  assign \x_LUT2_I0.I0  = 1'h0;
  assign \x_LUT2_I0.I1  = 1'h0;
  assign \x_LUT2_I0.XAB  = q2;
  assign \x_LUT2_I0.XA1  = 1'h0;
  assign \x_LUT2_I0.XA2  = 1'h1;
  assign \x_LUT2_I0.XB1  = 1'h0;
  assign \x_LUT2_I0.XB2  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O.XA1  = \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \num1_dffe_Q_D_LUT3_O.XSL  = \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  assign \num1_dffe_Q_D_LUT3_O.I2  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O.I1  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O.I0  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O.O  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O.I0  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O.I1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O.I2  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \q2_dffe_Q_EN_LUT3_O.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \q2_dffe_Q_EN_LUT3_O.XA1  = \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XAB ;
  assign \q2_dffe_Q_EN_LUT3_O.XA2  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O.XB1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O.XB2  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.O  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.I0  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.I1  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.I2  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA2  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XB1  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XB2  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2  = 1'h1;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O.O  = 1'h0;
  assign \num1_dffe_Q_EN_LUT3_O.XB2  = 1'h0;
  assign \num1_dffe_Q_EN_LUT3_O.XB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O.I3  = 1'h0;
  assign \num_dff_Q_D_LUT4_O.TSL  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O.BSL  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O.TAB  = \num_dff_Q_D_LUT4_O.BAB ;
  assign \num_dff_Q_D_LUT4_O.TA1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O.TA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O.TB1  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \num_dff_Q_D_LUT4_O.TB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O.BA1  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \num_dff_Q_D_LUT4_O.BA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O.BB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O.BB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O.XSL  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O.XA1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O.XA2  = 1'h1;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O.XB1  = 1'h1;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O.XB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XSL  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XB2  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.Q  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.S0  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.S1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.A  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.B  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.C  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A.D  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.O  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.I0  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.I1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.XSL  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.XAB  = \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.XA1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.XA2  = 1'h1;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.XB1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1.XB2  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2  = 1'h1;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2  = 1'h0;
  assign \num1_dffe_Q_EN_LUT3_O.XA2  = 1'h0;
  assign \num1_dffe_Q_EN_LUT3_O.XA1  = \num1_dffe_Q_1_EN_LUT3_O.XA1 ;
  assign \num1_dffe_Q_EN_LUT3_O.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_1.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1.I3  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1.TSL  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_1.BSL  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_1.TAB  = \num_dff_Q_D_LUT4_O_1.BAB ;
  assign \num_dff_Q_D_LUT4_O_1.TA1  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \num_dff_Q_D_LUT4_O_1.TA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1.TB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1.TB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1.BA1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1.BA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1.BB1  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \num_dff_Q_D_LUT4_O_1.BB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.XSL  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.XAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.XA1  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ;
  assign \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.XA2  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ;
  assign \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.XB1  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ;
  assign \num_dff_Q_D_LUT4_O_1_I2_LUT3_O.XB2  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ;
  assign \num1_dffe_Q_EN_LUT3_O.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \num1_dffe_Q_EN_LUT3_O.I2  = 1'h0;
  assign \num1_dffe_Q_EN_LUT3_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2.I3  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2.TSL  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_2.BSL  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_2.TAB  = \num_dff_Q_D_LUT4_O_2.BAB ;
  assign \num_dff_Q_D_LUT4_O_2.TA1  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \num_dff_Q_D_LUT4_O_2.TA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2.TB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2.TB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2.BA1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2.BA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2.BB1  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \num_dff_Q_D_LUT4_O_2.BB2  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.Q  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.S0  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.S1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.A  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.B  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.C  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q_1.D  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.XSL  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.XAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.XA1  = 1'h1;
  assign \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.XA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.XB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_2_I2_LUT2_O.XB2  = 1'h1;
  assign \num1_dffe_Q_EN_LUT3_O.I0  = 1'h0;
  assign \num1_dffe_Q_EN_LUT3_O.O  = 1'h0;
  assign \num1_dffe_Q_1_EN_LUT3_O.XB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_3.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_3.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_3.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_3.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_3.I3  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_3.TSL  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_3.BSL  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_3.TAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_3.BAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_3.TA1  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \num_dff_Q_D_LUT4_O_3.TA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_3.TB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_3.TB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_3.BA1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_3.BA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_3.BB1  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \num_dff_Q_D_LUT4_O_3.BB2  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.Q  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.S0  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.S1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.A  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.B  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.C  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_1.D  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.O  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.I0  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.I1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.XSL  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.XAB  = \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.XA1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.XA2  = 1'h1;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.XB1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_1.XB2  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.Q  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.S0  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.S1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.A  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.B  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.C  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q_mux4x0_Q.D  = 1'h0;
  assign \d1_dffe_Q_EN_LUT2_O.O  = 1'h0;
  assign \d1_dffe_Q_EN_LUT2_O.I0  = 1'h0;
  assign \d1_dffe_Q_EN_LUT2_O.I1  = 1'h0;
  assign \d1_dffe_Q_EN_LUT2_O.XA1  = 1'h1;
  assign \d1_dffe_Q_EN_LUT2_O.XA2  = 1'h0;
  assign \d1_dffe_Q_EN_LUT2_O.XB1  = 1'h0;
  assign \d1_dffe_Q_EN_LUT2_O.XB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.I3  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.TSL  = \num_dff_Q_D_LUT4_O_I1_LUT4_O.BSL ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.TAB  = \num_dff_Q_D_LUT4_O_I1_LUT4_O.BAB ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.TA1  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.TA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.TB1  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.TB2  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.BA1  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.BA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.BB1  = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O.BB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.XSL  = \delay(22) ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.XA1  = \delay(23) ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.XA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.XB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I1_LUT3_O.XB2  = \delay(23) ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.I3  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TSL  = \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BSL ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TAB  = \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BAB ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT3_O_8.XA1 ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TA1  = \delay_dff_Q_9_D_LUT3_O_5.XA1 ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.TB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BA1  = \delay_dff_Q_9_D_LUT3_O_5.XA1 ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BB1  = \delay_dff_Q_9_D_LUT3_O_5.XA1 ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.XSL  = \delay(17) ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.XA1  = \delay(18) ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.XA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TSL  = \delay_dff_Q_9_D_LUT3_O_9.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.BSL  = \delay_dff_Q_9_D_LUT3_O_9.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TAB  = delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_O;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.BAB  = delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_O;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TBS  = \delay_dff_Q_9_D_LUT3_O_11.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TA2  = \delay_dff_Q_9_D_LUT3_O_10.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.BA2  = \delay_dff_Q_9_D_LUT3_O_10.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_I1.BB2  = \delay_dff_Q_9_D_LUT3_O_10.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TSL  = \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BSL ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TAB  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BAB  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TBS  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TA1  = \delay_dff_Q_9_D_LUT3_O_12.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TA2  = \delay_dff_Q_9_D_LUT3_O_12.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TB1  = \delay_dff_Q_9_D_LUT3_O_12.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.TB2  = \delay_dff_Q_9_D_LUT3_O_12.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BA1  = \delay_dff_Q_9_D_LUT3_O_12.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BA2  = \delay_dff_Q_9_D_LUT3_O_12.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BB1  = \delay_dff_Q_9_D_LUT3_O_12.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TSL  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BSL  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TAB  = \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TBS  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TA1  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TB1  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BA1  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BB1  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BB2  = \delay(8) ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.XSL  = \delay(21) ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.XAB  = \delay(20) ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.XA1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.XA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.XB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT2_O.XB2  = 1'h1;
  assign \num1_dffe_Q_D_LUT3_O_1.O  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O_1.I0  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O_1.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_3.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_3.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XSL  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XA1  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XA2  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XB1  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XB2  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TSL  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.BSL  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TAB  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.BAB  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TA1  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TA2  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TB1  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TB2  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.BA1  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.BA2  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.BB1  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.BB2  = \delay(20) ;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_4.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_4.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_4.XA1  = \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_4.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TSL  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BSL  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TAB  = \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BB2  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.BSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TAB  = \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.BAB  = \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2_LUT4_O.BB2  = \delay(13) ;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_14.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_14.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.XSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_14_I0_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TAB  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BAB  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TBS  = \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BB2  = \delay(9) ;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_15.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_15.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_15.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_15.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_15.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_15.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_15.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_15.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_15.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XA1  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XA2  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XB1  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XB2  = \delay(9) ;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_16.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_16.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.XSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.XSL  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1_LUT2_O.XB2  = 1'h1;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XAB  = \num1_dffe_Q_D_LUT2_O.XAB ;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XSL  = \num1_dffe_Q_D_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_17.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_17.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_17.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_17.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_17.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_17.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_17.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_17.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_17.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.XSL  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_17_I0_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TSL  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.BSL  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TAB  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.BAB  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TBS  = \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3.BB2  = \delay(6) ;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_18.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_18.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_18.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_18.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_18.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_18.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_18.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_18.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_18.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XSL  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XA1  = \delay(6) ;
  assign \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XA2  = \delay(6) ;
  assign \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XB1  = \delay(6) ;
  assign \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XB2  = \delay(6) ;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.XB2  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_19.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_19.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.XSL  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XSL  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XB2  = 1'h1;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.XA2  = \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.XA1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.XAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_20.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_20.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_20.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.XSL  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TSL  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.BSL  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TAB  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.BAB  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TBS  = \d1_dffe_Q_EN(0) ;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.BB2  = \delay(3) ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.XSL  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.I2  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_21.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_21.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XSL  = \delay(3) ;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.XSL  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.XAB  = \d1_dffe_Q_EN(0) ;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1_LUT3_O.XB2  = \delay(2) ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.I0  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0.O  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_22.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_22.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_22.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_22.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_22.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_22.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_22.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_22.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_22.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.XSL  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.XAB  = \d1_dffe_Q_EN(0) ;
  assign \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.XA1  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.XA2  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.XB1  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT3_O_22_I0_LUT3_O.XB2  = \delay(2) ;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XB1  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XA2  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_23.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_23.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.XSL  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.XAB  = \d1_dffe_Q_EN(0) ;
  assign \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_23_I0_LUT2_O.XB2  = 1'h1;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_24.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_24.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_24.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_24.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_24.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_24.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_24.XA1  = \d1_dffe_Q_EN(0) ;
  assign \delay_dff_Q_9_D_LUT3_O_24.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_24.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_24.XB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O.XSL  = \delay(25) ;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O.XA1  = \delay(26) ;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O.XA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O.XB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O.XB2  = \delay(26) ;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.I0  = 1'h0;
  assign \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.O  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XAB ;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XB2  = \delay(22) ;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL  = \delay(24) ;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB  = \delay(23) ;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ;
  assign \delay_dff_Q_9_D_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TSL  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.BSL  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TAB  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.BAB  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TA1  = \delay(24) ;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TA2  = \delay(24) ;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TB1  = \delay(24) ;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.TB2  = \delay(24) ;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.BA1  = \delay(24) ;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.BA2  = \delay(24) ;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.BB1  = \delay(24) ;
  assign \delay_dff_Q_9_D_LUT3_O_I0_LUT4_O.BB2  = \delay(24) ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_1.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_1.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XSL  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XA1  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XA2  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XB1  = \delay(23) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XB2  = \delay(23) ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_2.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_2.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.XSL  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.XB2  = 1'h1;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.O  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.I0  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.I1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.I2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.I3  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TSL  = \delay(18) ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.BSL  = \delay(18) ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TAB  = \num_dff_Q_D_LUT4_O_I1_LUT4_O.BAB ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.BAB  = \num_dff_Q_D_LUT4_O_I1_LUT4_O.BAB ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TBS  = \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TBS ;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TA1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.TB2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.BA1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.BA2  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.BB1  = 1'h0;
  assign \num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2.BB2  = \delay(19) ;
  assign \q1_dffe_Q_EN_LUT3_O.XB2  = 1'h0;
  assign \q1_dffe_Q_EN_LUT3_O.XB1  = 1'h0;
  assign \q1_dffe_Q_EN_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_5.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_5.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.XSL  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.XA1  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.XA2  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.XB1  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O.XB2  = \delay(19) ;
  assign \q1_dffe_Q_EN_LUT3_O.XA1  = \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XAB ;
  assign \q1_dffe_Q_EN_LUT3_O.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \q1_dffe_Q_EN_LUT3_O.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_6.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_6.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_6.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XSL  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XA1  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XA2  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XB1  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XB2  = \delay(18) ;
  assign \q1_dffe_Q_EN_LUT3_O.I2  = 1'h0;
  assign \q1_dffe_Q_EN_LUT3_O.I1  = 1'h0;
  assign \q1_dffe_Q_EN_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_7.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_7.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.XSL  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XSL  = \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XB2  = \delay(16) ;
  assign \q1_dffe_Q_EN_LUT3_O.O  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O_1.I2  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O_1.XSL  = \num1_dffe_Q_D_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_8.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_8.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_8.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.XSL  = \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.XA1  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.XA2  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.XB1  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O.XB2  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.XSL  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.XAB  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \num1_dffe_Q_D_LUT3_O_1.XAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB ;
  assign \num1_dffe_Q_D_LUT3_O_1.XA1  = \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  assign \num1_dffe_Q_D_LUT3_O_1.XA2  = \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_9.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_9.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_9.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TSL  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.BSL  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TAB  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.BAB  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TA1  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TA2  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TB1  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.TB2  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.BA1  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.BA2  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.BB1  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O.BB2  = \delay(15) ;
  assign \num1_dffe_Q_D_LUT3_O_1.XB1  = 1'h0;
  assign \x_LUT3_I0.XB2  = 1'h0;
  assign \x_LUT3_I0.XB1  = \x_LUT2_I0.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_10.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_10.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_10.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XSL  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XA1  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XA2  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XB1  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XB2  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.XSL  = \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3_LUT3_O.XB2  = \delay(10) ;
  assign \x_LUT3_I0.XA2  = \x_LUT2_I0.XSL ;
  assign \x_LUT3_I0.XA1  = 1'h0;
  assign \x_LUT3_I0.XAB  = q2;
  assign \delay_dff_Q_9_D_LUT3_O_11.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_11.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_11.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TAB  = \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TA1  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TA2  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TB1  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TB2  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BA1  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BA2  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BB1  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BB2  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.XSL  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.XAB  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2_LUT2_O.XB2  = 1'h1;
  assign \x_LUT3_I0.XSL  = q1;
  assign \x_LUT3_I0.I2  = 1'h0;
  assign \x_LUT3_I0.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_12.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_12.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TSL  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.BSL  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TAB  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.BAB  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TA1  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TA2  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TB1  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.TB2  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.BA1  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.BA2  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.BB1  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_O.BB2  = \delay(12) ;
  assign \x_LUT3_I0.I0  = 1'h0;
  assign \x_LUT3_I0.O  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q.D  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_13.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_13.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.XSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.XA1  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.XA2  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.XB1  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT3_O_13_I0_LUT3_O.XB2  = \delay(11) ;
  assign \d1_dffe_Q_D_mux4x0_Q.C  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q.B  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q.A  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q.S1  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q.S0  = 1'h0;
  assign \d1_dffe_Q_D_mux4x0_Q.Q  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O_1.XB2  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \greenled_LUT2_O.XB2  = 1'h0;
  assign \greenled_LUT2_O.XB1  = 1'h0;
  assign \greenled_LUT2_O.XA2  = 1'h0;
  assign \greenled_LUT2_O.XA1  = 1'h1;
  assign \greenled_LUT2_O.XAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ;
  assign \greenled_LUT2_O.XSL  = d1;
  assign \greenled_LUT2_O.I1  = 1'h0;
  assign \greenled_LUT2_O.I0  = 1'h0;
  assign \greenled_LUT2_O.O  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL  = \num1_dffe_Q_D_LUT2_O.XSL ;
  assign \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.XAB  = \num1_dffe_Q_D_LUT2_O.XAB ;
  assign \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \redled_LUT2_O.XB2  = 1'h0;
  assign \redled_LUT2_O.XB1  = 1'h0;
  assign \redled_LUT2_O.XA2  = 1'h1;
  assign \redled_LUT2_O.XA1  = 1'h0;
  assign \redled_LUT2_O.XAB  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ;
  assign \redled_LUT2_O.XSL  = d1;
  assign \redled_LUT2_O.I1  = 1'h0;
  assign \redled_LUT2_O.I0  = 1'h0;
  assign \redled_LUT2_O.O  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \num1_dffe_Q_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \num1_dffe_Q_1_EN_LUT3_O.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \num1_dffe_Q_1_EN_LUT3_O.I2  = 1'h0;
  assign \num1_dffe_Q_1_EN_LUT3_O.I1  = 1'h0;
  assign \num1_dffe_Q_1_EN_LUT3_O.I0  = 1'h0;
  assign \num1_dffe_Q_2_EN_LUT3_O.O  = 1'h0;
  assign \num1_dffe_Q_2_EN_LUT3_O.I0  = 1'h0;
  assign \num1_dffe_Q_2_EN_LUT3_O.I1  = 1'h0;
  assign \num1_dffe_Q_2_EN_LUT3_O.I2  = 1'h0;
  assign \num1_dffe_Q_2_EN_LUT3_O.XSL  = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign \num1_dffe_Q_2_EN_LUT3_O.XAB  = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign \num1_dffe_Q_2_EN_LUT3_O.XA1  = \num1_dffe_Q_1_EN_LUT3_O.XA1 ;
  assign \num1_dffe_Q_2_EN_LUT3_O.XA2  = 1'h0;
  assign \num1_dffe_Q_2_EN_LUT3_O.XB1  = 1'h0;
  assign _01_ = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign _02_ = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ;
  assign _03_ = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ;
  assign _04_ = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  assign _05_ = \num1_dffe_Q_D_LUT2_O.XAB ;
  assign _06_ = \num1_dffe_Q_D_LUT2_O.XSL ;
  assign _07_ = \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  assign _08_ = \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  assign \num1_dffe_Q_2_EN_LUT3_O.XB2  = 1'h0;
  assign d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1 = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XSL ;
  assign d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O_I0 = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XA1 ;
  assign \d1_dffe_Q_EN(1)  = 1'h0;
  assign d2 = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_10_I0 = \delay_dff_Q_9_D_LUT3_O_10.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_11_I0 = \delay_dff_Q_9_D_LUT3_O_11.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I2 = \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.BAB ;
  assign delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O_I3 = \delay_dff_Q_9_D_LUT3_O_11_I0_LUT4_O.TBS ;
  assign delay_dff_Q_9_D_LUT3_O_12_I0 = \delay_dff_Q_9_D_LUT3_O_12.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1 = \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0.BSL ;
  assign delay_dff_Q_9_D_LUT3_O_13_I0 = \delay_dff_Q_9_D_LUT3_O_13.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_14_I0 = \delay_dff_Q_9_D_LUT3_O_14.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_15_I0 = \delay_dff_Q_9_D_LUT3_O_15.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_16_I0 = \delay_dff_Q_9_D_LUT3_O_16.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_16_I0_LUT2_O_I1 = \delay_dff_Q_9_D_LUT3_O_15_I0_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_17_I0 = \delay_dff_Q_9_D_LUT3_O_17.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_18_I0 = \delay_dff_Q_9_D_LUT3_O_18.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_19_I0 = \delay_dff_Q_9_D_LUT3_O_19.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1 = \delay_dff_Q_9_D_LUT3_O_18_I0_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_1_I0 = \delay_dff_Q_9_D_LUT3_O_1.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_20_I0 = \delay_dff_Q_9_D_LUT3_O_20.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1 = \delay_dff_Q_9_D_LUT3_O_19_I0_LUT2_O_I1_LUT2_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_20_I0_LUT2_O_I1_LUT4_I3_O = \delay_dff_Q_9_D_LUT3_O_12_I0_LUT4_I0_I1_LUT4_O.BAB ;
  assign delay_dff_Q_9_D_LUT3_O_21_I0 = \delay_dff_Q_9_D_LUT3_O_21.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O_I1 = \delay_dff_Q_9_D_LUT3_O_21_I0_LUT2_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_22_I0 = \delay_dff_Q_9_D_LUT3_O_22.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_23_I0 = \delay_dff_Q_9_D_LUT3_O_23.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_2_I0 = \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_3_I0 = \delay_dff_Q_9_D_LUT3_O_3.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_4_I0 = \delay_dff_Q_9_D_LUT3_O_3_I0_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_5_I0 = \delay_dff_Q_9_D_LUT3_O_5.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2 = \delay_dff_Q_9_D_LUT3_O_4_I0_LUT4_O.TBS ;
  assign delay_dff_Q_9_D_LUT3_O_6_I0 = \delay_dff_Q_9_D_LUT3_O_6.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_7_I0 = \delay_dff_Q_9_D_LUT3_O_7.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_7_I0_LUT2_O_I1 = \delay_dff_Q_9_D_LUT3_O_6_I0_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_8_I0 = \delay_dff_Q_9_D_LUT3_O_8.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I1 = \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.BAB ;
  assign delay_dff_Q_9_D_LUT3_O_8_I0_LUT3_O_I2 = \delay_dff_Q_9_D_LUT3_O_5_I0_LUT3_O_I2_LUT4_O.TBS ;
  assign delay_dff_Q_9_D_LUT3_O_9_I0 = \delay_dff_Q_9_D_LUT3_O_9.XA1 ;
  assign delay_dff_Q_9_D_LUT3_O_9_I0_LUT4_O_I3 = \delay_dff_Q_9_D_LUT3_O_10_I0_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_I0 = \delay_dff_Q_9_D_LUT3_O.XA1 ;
  assign num1_dffe_Q_D_LUT2_O_1_I1 = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O.XAB ;
  assign num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1 = \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XAB ;
  assign num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O_I0 = \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O_I1_LUT3_O.XA1 ;
  assign num1_dffe_Q_D_LUT3_O_I2 = \num1_dffe_Q_D_LUT3_O.XAB ;
  assign num1_dffe_Q_EN_LUT3_O_I0 = \num1_dffe_Q_1_EN_LUT3_O.XA1 ;
  assign num_dff_Q_D_LUT4_O_1_I2 = \num_dff_Q_D_LUT4_O_1.BAB ;
  assign num_dff_Q_D_LUT4_O_2_I2 = \num_dff_Q_D_LUT4_O_2.BAB ;
  assign num_dff_Q_D_LUT4_O_I0 = \d1_dffe_Q_EN_LUT2_O.XSL ;
  assign num_dff_Q_D_LUT4_O_I0_LUT3_O_I2 = \num_dff_Q_D_LUT4_O_I0_LUT3_O.XAB ;
  assign num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O_I1 = \num_dff_Q_D_LUT4_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  assign num_dff_Q_D_LUT4_O_I1 = \d1_dffe_Q_EN_LUT2_O.XAB ;
  assign num_dff_Q_D_LUT4_O_I1_LUT4_O_I1 = \num_dff_Q_D_LUT4_O_I1_LUT4_O.BSL ;
  assign num_dff_Q_D_LUT4_O_I1_LUT4_O_I2 = \num_dff_Q_D_LUT4_O_I1_LUT4_O.BAB ;
  assign num_dff_Q_D_LUT4_O_I1_LUT4_O_I2_LUT4_I2_O = \delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.XAB ;
  assign num_dff_Q_D_LUT4_O_I1_LUT4_O_I3 = \num_dff_Q_D_LUT4_O_I1_LUT4_O.TBS ;
  assign num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I1 = \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BSL ;
  assign num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O_I2 = \num_dff_Q_D_LUT4_O_I1_LUT4_O_I3_LUT4_O.BAB ;
  assign num_dff_Q_D_LUT4_O_I2 = \num_dff_Q_D_LUT4_O.BAB ;
  assign num_dff_Q_D_LUT4_O_I2_LUT2_O_I1 = \num_dff_Q_D_LUT4_O_I2_LUT2_O.XAB ;
  assign q2_dffe_Q_EN_LUT3_O_I0 = \num1_dffe_Q_EN_LUT3_O_I0_LUT2_O.XAB ;
  assign q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1 = \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(1)  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XAB ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O(2)  = \d1_dffe_Q_D_mux4x0_Q_S0_LUT3_O_I1_LUT3_O.XSL ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(0)  = \num_dff_Q_D_LUT4_O_3.TBS ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(1)  = \num_dff_Q_D_LUT4_O_2.TBS ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(2)  = \num_dff_Q_D_LUT4_O_1.TBS ;
  assign \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT2_I1_O_mux4x0_A_Q(3)  = \num_dff_Q_D_LUT4_O.TBS ;
  assign q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1 = \q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  assign q2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I1_LUT3_I0_O = \num1_dffe_Q_D_LUT2_O_1_I1_LUT2_O.XSL ;
endmodule
