\hypertarget{group__GPIOINT__17XX__40XX}{}\section{C\+H\+IP\+: L\+P\+C17xx/40xx G\+P\+IO Interrupt driver}
\label{group__GPIOINT__17XX__40XX}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structGPIOINT__PORT__T}{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Interupt registers for Portn. \end{DoxyCompactList}\item 
struct \hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Interrupt register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} \{ \hyperlink{group__GPIOINT__17XX__40XX_gga41631ac5e33fde341c0afe680ded9feea976b0fb82055c52332950506a6621bba}{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0}, 
\hyperlink{group__GPIOINT__17XX__40XX_gga41631ac5e33fde341c0afe680ded9feeafd8afad46d3e74afccbdd0c806bc3aae}{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2} = 2
 \}\begin{DoxyCompactList}\small\item\em G\+P\+IO interrupt capable ports. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIOINT__17XX__40XX_ga900d1ac0c053f80c19fc01ae7fc5d981}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Clear\+Int\+Status} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Clear the falling and rising edge interrupt for given {\itshape pins}. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIOINT__17XX__40XX_ga469286ac9a7cf6065584e9f29dda2293}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+De\+Init} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT)
\begin{DoxyCompactList}\small\item\em De-\/\+Initialize G\+P\+IO Interrupt block. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIOINT__17XX__40XX_ga151aaa1239b3f8b23be4c7c4238c7370}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Falling} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port)
\begin{DoxyCompactList}\small\item\em Get the pins that has falling edge interrupt enabled. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIOINT__17XX__40XX_ga087f70143b825e771bf9acb2d21794bf}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Rising} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port)
\begin{DoxyCompactList}\small\item\em Get pins that has rising edge interrupt enabled. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIOINT__17XX__40XX_gaa70fc03d17d6dd929249e435dcfb777b}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Falling} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port)
\begin{DoxyCompactList}\small\item\em Get status of the pins for falling edge. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIOINT__17XX__40XX_gad12bd25757ab3f58843afdb178548ef6}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Rising} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port)
\begin{DoxyCompactList}\small\item\em Get status of the pins for rising edge. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIOINT__17XX__40XX_gaa35c955336ff3dc2f850f7e6cf9feee0}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Init} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT)
\begin{DoxyCompactList}\small\item\em Initialize G\+P\+IO interrupt block. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group__GPIOINT__17XX__40XX_gafd07acaafc8dda672add325845939fa3}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Is\+Int\+Pending} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port)
\begin{DoxyCompactList}\small\item\em Checks if an interrupt is pending on a given port. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIOINT__17XX__40XX_ga59d69f2c748bc4816268a7b4714f8058}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Falling} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Enable interrupts on falling edge of given {\itshape pins}. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIOINT__17XX__40XX_ga50cbadb361acd7190dc8edf5ffb9208c}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Rising} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Enable interrupts on rising edge of given {\itshape pins}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Enumeration Type Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}}
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}{LPC_GPIOINT_PORT_T}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}}\hypertarget{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{}\label{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}


G\+P\+IO interrupt capable ports. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0@{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0@{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0}}\item[{\em 
G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0\hypertarget{group__GPIOINT__17XX__40XX_gga41631ac5e33fde341c0afe680ded9feea976b0fb82055c52332950506a6621bba}{}\label{group__GPIOINT__17XX__40XX_gga41631ac5e33fde341c0afe680ded9feea976b0fb82055c52332950506a6621bba}
}]G\+P\+IO P\+O\+RT 0 \index{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2@{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2@{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2}}\item[{\em 
G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2\hypertarget{group__GPIOINT__17XX__40XX_gga41631ac5e33fde341c0afe680ded9feeafd8afad46d3e74afccbdd0c806bc3aae}{}\label{group__GPIOINT__17XX__40XX_gga41631ac5e33fde341c0afe680ded9feeafd8afad46d3e74afccbdd0c806bc3aae}
}]G\+P\+IO P\+O\+RT 2 \end{description}
\end{Desc}


Definition at line 68 of file gpioint\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Function Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Clear\+Int\+Status@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Clear\+Int\+Status}}
\index{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Clear\+Int\+Status@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Clear\+Int\+Status}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Clear\+Int\+Status(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+T $\ast$p\+G\+P\+I\+O\+I\+N\+T, L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+\+T port, uint32\+\_\+t pins)}{Chip_GPIOINT_ClearIntStatus(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port, uint32_t pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Clear\+Int\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+I\+NT, }
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}}]{port, }
\item[{uint32\+\_\+t}]{pins}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIOINT__17XX__40XX_ga900d1ac0c053f80c19fc01ae7fc5d981}{}\label{group__GPIOINT__17XX__40XX_ga900d1ac0c053f80c19fc01ae7fc5d981}


Clear the falling and rising edge interrupt for given {\itshape pins}. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+I\+NT} & \+: The base address of G\+P\+IO interrupt block \\
\hline
{\em port} & \+: G\+P\+I\+O\+I\+NT port (G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0 or G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2) \\
\hline
{\em pins} & \+: Pins to clear the interrupts for \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 199 of file gpioint\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+De\+Init@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+De\+Init@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+De\+Init}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+De\+Init(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+T $\ast$p\+G\+P\+I\+O\+I\+N\+T)}{Chip_GPIOINT_DeInit(LPC_GPIOINT_T *pGPIOINT)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+De\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+I\+NT}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIOINT__17XX__40XX_ga469286ac9a7cf6065584e9f29dda2293}{}\label{group__GPIOINT__17XX__40XX_ga469286ac9a7cf6065584e9f29dda2293}


De-\/\+Initialize G\+P\+IO Interrupt block. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+I\+NT} & \+: The base of G\+P\+IO interrupt peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function disables the clock to I\+O\+C\+ON, G\+P\+IO and G\+P\+I\+O\+I\+NT peripheral blocks This function should not be called if I\+O\+C\+ON or G\+P\+IO needs to be used after calling this function. 
\end{DoxyNote}


Definition at line 93 of file gpioint\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 0


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Falling@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Falling}}
\index{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Falling@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Falling}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Falling(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+T $\ast$p\+G\+P\+I\+O\+I\+N\+T, L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+\+T port)}{Chip_GPIOINT_GetIntFalling(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Falling (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+I\+NT, }
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}}]{port}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIOINT__17XX__40XX_ga151aaa1239b3f8b23be4c7c4238c7370}{}\label{group__GPIOINT__17XX__40XX_ga151aaa1239b3f8b23be4c7c4238c7370}


Get the pins that has falling edge interrupt enabled. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+I\+NT} & \+: The base address of G\+P\+IO interrupt block \\
\hline
{\em port} & \+: G\+P\+I\+O\+I\+NT port (G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0 or G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Pins that are configured for Falling edge interrupt enabled 
\end{DoxyReturn}


Definition at line 138 of file gpioint\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Rising@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Rising}}
\index{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Rising@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Rising}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Rising(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+T $\ast$p\+G\+P\+I\+O\+I\+N\+T, L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+\+T port)}{Chip_GPIOINT_GetIntRising(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Rising (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+I\+NT, }
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}}]{port}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIOINT__17XX__40XX_ga087f70143b825e771bf9acb2d21794bf}{}\label{group__GPIOINT__17XX__40XX_ga087f70143b825e771bf9acb2d21794bf}


Get pins that has rising edge interrupt enabled. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+I\+NT} & \+: The base address of G\+P\+IO interrupt block \\
\hline
{\em port} & \+: G\+P\+I\+O\+I\+NT port (G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0 or G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Pins that are configured for rising edge interrupt enabled 
\end{DoxyReturn}


Definition at line 153 of file gpioint\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Falling@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Falling}}
\index{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Falling@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Falling}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Falling(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+T $\ast$p\+G\+P\+I\+O\+I\+N\+T, L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+\+T port)}{Chip_GPIOINT_GetStatusFalling(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Falling (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+I\+NT, }
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}}]{port}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIOINT__17XX__40XX_gaa70fc03d17d6dd929249e435dcfb777b}{}\label{group__GPIOINT__17XX__40XX_gaa70fc03d17d6dd929249e435dcfb777b}


Get status of the pins for falling edge. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+I\+NT} & \+: The base address of G\+P\+IO interrupt block \\
\hline
{\em port} & \+: G\+P\+I\+O\+I\+NT port (G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0 or G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Pins that has detected falling edge 
\end{DoxyReturn}


Definition at line 168 of file gpioint\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Rising@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Rising}}
\index{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Rising@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Rising}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Rising(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+T $\ast$p\+G\+P\+I\+O\+I\+N\+T, L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+\+T port)}{Chip_GPIOINT_GetStatusRising(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Rising (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+I\+NT, }
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}}]{port}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIOINT__17XX__40XX_gad12bd25757ab3f58843afdb178548ef6}{}\label{group__GPIOINT__17XX__40XX_gad12bd25757ab3f58843afdb178548ef6}


Get status of the pins for rising edge. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+I\+NT} & \+: The base address of G\+P\+IO interrupt block \\
\hline
{\em port} & \+: G\+P\+I\+O\+I\+NT port (G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0 or G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Pins that has detected rising edge 
\end{DoxyReturn}


Definition at line 183 of file gpioint\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Init@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Init}}
\index{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Init@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Init}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Init(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+T $\ast$p\+G\+P\+I\+O\+I\+N\+T)}{Chip_GPIOINT_Init(LPC_GPIOINT_T *pGPIOINT)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+I\+NT}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIOINT__17XX__40XX_gaa35c955336ff3dc2f850f7e6cf9feee0}{}\label{group__GPIOINT__17XX__40XX_gaa35c955336ff3dc2f850f7e6cf9feee0}


Initialize G\+P\+IO interrupt block. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+I\+NT} & \+: The base address of G\+P\+IO interrupt block \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function enables the clock to I\+O\+C\+ON, G\+P\+IO and G\+P\+I\+O\+I\+NT peripheral blocks. 
\end{DoxyNote}


Definition at line 80 of file gpioint\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 1


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Is\+Int\+Pending@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Is\+Int\+Pending}}
\index{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Is\+Int\+Pending@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Is\+Int\+Pending}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Is\+Int\+Pending(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+T $\ast$p\+G\+P\+I\+O\+I\+N\+T, L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+\+T port)}{Chip_GPIOINT_IsIntPending(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} bool Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Is\+Int\+Pending (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+I\+NT, }
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}}]{port}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIOINT__17XX__40XX_gafd07acaafc8dda672add325845939fa3}{}\label{group__GPIOINT__17XX__40XX_gafd07acaafc8dda672add325845939fa3}


Checks if an interrupt is pending on a given port. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+I\+NT} & \+: The base address of G\+P\+IO interrupt block \\
\hline
{\em port} & \+: G\+P\+I\+O\+I\+NT port (G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0 or G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true if any pin in given port has a pending interrupt 
\end{DoxyReturn}


Definition at line 214 of file gpioint\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Falling@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Falling}}
\index{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Falling@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Falling}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Falling(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+T $\ast$p\+G\+P\+I\+O\+I\+N\+T, L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+\+T port, uint32\+\_\+t pins)}{Chip_GPIOINT_SetIntFalling(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port, uint32_t pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Falling (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+I\+NT, }
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}}]{port, }
\item[{uint32\+\_\+t}]{pins}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIOINT__17XX__40XX_ga59d69f2c748bc4816268a7b4714f8058}{}\label{group__GPIOINT__17XX__40XX_ga59d69f2c748bc4816268a7b4714f8058}


Enable interrupts on falling edge of given {\itshape pins}. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+I\+NT} & \+: The base address of G\+P\+IO interrupt block \\
\hline
{\em port} & \+: G\+P\+I\+O\+I\+NT port (G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0 or G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2) \\
\hline
{\em pins} & \+: Pins set to 1 will have falling edge interrupt enabled, Pins set to 0 will have falling edge interrupt disabled \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 106 of file gpioint\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}!Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Rising@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Rising}}
\index{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Rising@{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Rising}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O Interrupt driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Rising(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+T $\ast$p\+G\+P\+I\+O\+I\+N\+T, L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+\+T port, uint32\+\_\+t pins)}{Chip_GPIOINT_SetIntRising(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port, uint32_t pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Rising (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+I\+NT, }
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}}]{port, }
\item[{uint32\+\_\+t}]{pins}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIOINT__17XX__40XX_ga50cbadb361acd7190dc8edf5ffb9208c}{}\label{group__GPIOINT__17XX__40XX_ga50cbadb361acd7190dc8edf5ffb9208c}


Enable interrupts on rising edge of given {\itshape pins}. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+I\+NT} & \+: The base address of G\+P\+IO interrupt block \\
\hline
{\em port} & \+: G\+P\+I\+O\+I\+NT port (G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0 or G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2) \\
\hline
{\em pins} & \+: Pins set to 1 will have rising edge interrupt enabled, Pins set to 0 will have rising edge interrupt disabled \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 123 of file gpioint\+\_\+17xx\+\_\+40xx.\+h.

