/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_SCH_PORT_CONFIG_R_H__
#define __REGISTER_INCLUDES_SCH_PORT_CONFIG_R_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>












namespace tofino {
  namespace register_classes {

class SchPortConfigR : public model_core::RegisterBlock<RegisterCallback> {
public:
  SchPortConfigR(
      int chipNumber, int index_tm_sch_pipe_rspec, int index_sch_port_config_r, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_tm_sch_pipe_rspec, index_sch_port_config_r), 4, false, write_callback, read_callback, std::string("SchPortConfigR")+":"+boost::lexical_cast<std::string>(index_tm_sch_pipe_rspec) + "," + boost::lexical_cast<std::string>(index_sch_port_config_r))
    {
    }
  SchPortConfigR(
      
  )
    : RegisterBlock(0, 0, 0, false, 0, 0, "SchPortConfigR")
    {
    }
public:





  uint8_t &enb() { return enb_; }






  uint8_t &pfc_upd_enb() { return pfc_upd_enb_; }






  uint8_t &tdm_enb() { return tdm_enb_; }





  uint8_t &max_rate_enb() { return max_rate_enb_; }







  uint8_t &maxcr() { return maxcr_; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = (enb_ & 0x1);
    *data |= ((pfc_upd_enb_ & 0x1) << 1);
    *data |= ((tdm_enb_ & 0x1) << 2);
    *data |= ((max_rate_enb_ & 0x1) << 3);
    *data |= ((maxcr_ & 0x3) << 8);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    enb_ = (data & 0x1);
    pfc_upd_enb_ = ((data >> 1) & 0x1);
    tdm_enb_ = ((data >> 2) & 0x1);
    max_rate_enb_ = ((data >> 3) & 0x1);
    maxcr_ = ((data >> 8) & 0x3);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    enb_ = 0x1;
    pfc_upd_enb_ = 0x1;
    tdm_enb_ = 0x0;
    max_rate_enb_ = 0x1;
    maxcr_ = 0x0;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("SchPortConfigR") + ":\n";
    r += indent_string + "  " + std::string("enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(enb_) ) + "\n";
    all_zeros &= (0 == enb_);
    r += indent_string + "  " + std::string("pfc_upd_enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(pfc_upd_enb_) ) + "\n";
    all_zeros &= (0 == pfc_upd_enb_);
    r += indent_string + "  " + std::string("tdm_enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(tdm_enb_) ) + "\n";
    all_zeros &= (0 == tdm_enb_);
    r += indent_string + "  " + std::string("max_rate_enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(max_rate_enb_) ) + "\n";
    all_zeros &= (0 == max_rate_enb_);
    r += indent_string + "  " + std::string("maxcr") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(maxcr_) ) + "\n";
    all_zeros &= (0 == maxcr_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("SchPortConfigR") + ":\n";
    r += indent_string + "  " + std::string("enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(enb_) ) + "\n";
    all_zeros &= (0 == enb_);
    r += indent_string + "  " + std::string("pfc_upd_enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(pfc_upd_enb_) ) + "\n";
    all_zeros &= (0 == pfc_upd_enb_);
    r += indent_string + "  " + std::string("tdm_enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(tdm_enb_) ) + "\n";
    all_zeros &= (0 == tdm_enb_);
    r += indent_string + "  " + std::string("max_rate_enb") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(max_rate_enb_) ) + "\n";
    all_zeros &= (0 == max_rate_enb_);
    r += indent_string + "  " + std::string("maxcr") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(maxcr_) ) + "\n";
    all_zeros &= (0 == maxcr_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint8_t enb_;
  uint8_t pfc_upd_enb_;
  uint8_t tdm_enb_;
  uint8_t max_rate_enb_;
  uint8_t maxcr_;
private:
  static int StartOffset(
      int index_tm_sch_pipe_rspec, int index_sch_port_config_r
      ) {
    int offset=0;
    offset += 0x400000; // to get to tm_top
    offset += 0xc0000; // to get to tm_sch_top
    assert(index_tm_sch_pipe_rspec < 4);
    offset += index_tm_sch_pipe_rspec * 0x10000; // tm_sch_pipe_rspec[]
    offset += 0x1000; // to get to port_config
    assert(index_sch_port_config_r < 72);
    offset += index_sch_port_config_r * 0x4; // sch_port_config_r[]
    return offset;
  }

};










  }; // namespace register_classes
}; // namespace tofino

#endif // __REGISTER_INCLUDES_SCH_PORT_CONFIG_R_H__
