read -sv run_verilog_mid/adder_32b_9_93_4e78155869042fa2c73e765c53a7fd12.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_93_4e78155869042fa2c73e765c53a7fd12_yosys.v
