// ttl_74x466 - Octal buffer, inverting, 3-state.
module ttl_74x466 (
    input  logic [7:0] a,
    input  logic       g1_n, g2_n,
    output logic [7:0] y
);
    logic en;
    assign en = !g1_n && !g2_n;
    assign y = en ? ~a : 8'h00;
endmodule
