m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/home/Documents/Fpga_proj/sr_latch/simulation/modelsim
vsr_latch
!s110 1570556224
!i10b 1
!s100 ;1AKeC_VaWYlF4hlMPBz[2
If@VCCMd0o1;1;Sa7@mc@b0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1570555881
8C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch.v
FC:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1570556224.000000
!s107 C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/sr_latch|C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/sr_latch
Z3 tCvgOpt 0
vsr_latch_tb
!s110 1570556552
!i10b 1
!s100 3IjlZooD`1MIm3fVVdH:i2
I`@MkU_:;K8Y_`JH]dgVOU0
R1
R0
w1570556549
8C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v
FC:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1570556551.000000
!s107 C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v|
!i113 1
o-work work
R3
