create_project Dummy C:/Users/avita/OneDrive/Desktop/Dummy -part xczu7ev-ffvc1156-2-e
set_property board_part xilinx.com:zcu106:part0:2.6 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
set_property platform.extensible true [current_project]
file mkdir C:/Users/avita/OneDrive/Desktop/project_1/project_1.srcs/sources_1