Analysis & Elaboration report for MIPS_MULTICYCLE
Sun Aug 23 15:39:04 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "mux4to1:mux_pc_next"
  6. Port Connectivity Checks: "register32ena:alu_out_reg"
  7. Port Connectivity Checks: "mux4to1:mux_alu_b"
  8. Port Connectivity Checks: "shiftLeft2:shiftLeft_j"
  9. Port Connectivity Checks: "register32ena:b_reg"
 10. Port Connectivity Checks: "register32ena:a_reg"
 11. Port Connectivity Checks: "register32ena:mdr_reg"
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Aug 23 15:39:04 2020       ;
; Quartus Prime Version         ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                 ; MIPS_MULTICYCLE                             ;
; Top-level Entity Name         ; MIPS_MULTICYCLE                             ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; MIPS_MULTICYCLE    ; MIPS_MULTICYCLE    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mux4to1:mux_pc_next" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; input3 ; Input ; Info     ; Stuck at GND        ;
+--------+-------+----------+---------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "register32ena:alu_out_reg" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mux4to1:mux_alu_b"   ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; input1[31..3] ; Input ; Info     ; Stuck at GND ;
; input1[1..0]  ; Input ; Info     ; Stuck at GND ;
; input1[2]     ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftLeft2:shiftLeft_j"                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "register32ena:b_reg" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; ena  ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "register32ena:a_reg" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; ena  ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "register32ena:mdr_reg" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; ena  ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Aug 23 15:38:51 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_MULTICYCLE -c MIPS_MULTICYCLE --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file signex.vhd
    Info (12022): Found design unit 1: signEx-signEx File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/signEx.vhd Line: 12
    Info (12023): Found entity 1: signEx File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/signEx.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shiftleft2.vhd
    Info (12022): Found design unit 1: shiftLeft2-shiftLeft2 File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/shiftLeft2.vhd Line: 12
    Info (12023): Found entity 1: shiftLeft2 File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/shiftLeft2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registersfile.vhd
    Info (12022): Found design unit 1: registersfile-registersfile File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/registersfile.vhd Line: 20
    Info (12023): Found entity 1: registersfile File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/registersfile.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register32ena.vhd
    Info (12022): Found design unit 1: register32ena-register32ena File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/register32ena.vhd Line: 16
    Info (12023): Found entity 1: register32ena File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/register32ena.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1.vhd
    Info (12022): Found design unit 1: mux4to1-mux4to1 File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/mux4to1.vhd Line: 15
    Info (12023): Found entity 1: mux4to1 File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/mux4to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1reg.vhd
    Info (12022): Found design unit 1: mux2to1reg-mux2to1reg File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/mux2to1reg.vhd Line: 13
    Info (12023): Found entity 1: mux2to1reg File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/mux2to1reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: mux2to1-mux2to1 File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/mux2to1.vhd Line: 13
    Info (12023): Found entity 1: mux2to1 File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/mux2to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoryfile.vhd
    Info (12022): Found design unit 1: memoryfile-memoryfile File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/memoryfile.vhd Line: 17
    Info (12023): Found entity 1: memoryfile File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/memoryfile.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-ALU File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/ALU.vhd Line: 16
    Info (12023): Found entity 1: ALU File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu_control.vhd
    Info (12022): Found design unit 1: ALU_CONTROL-ALU_CONTROL File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/ALU_CONTROL.vhd Line: 14
    Info (12023): Found entity 1: ALU_CONTROL File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/ALU_CONTROL.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: CONTROL_UNIT-CONTROL_UNIT File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/CONTROL_UNIT.vhd Line: 27
    Info (12023): Found entity 1: CONTROL_UNIT File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/CONTROL_UNIT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mips_multicycle.vhd
    Info (12022): Found design unit 1: MIPS_MULTICYCLE-MIPS_MULTICYCLE File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 13
    Info (12023): Found entity 1: MIPS_MULTICYCLE File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 6
Info (12127): Elaborating entity "MIPS_MULTICYCLE" for the top level hierarchy
Info (12128): Elaborating entity "CONTROL_UNIT" for hierarchy "CONTROL_UNIT:control" File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 31
Info (12128): Elaborating entity "register32ena" for hierarchy "register32ena:pc_reg" File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 51
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:mux_address" File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 60
Info (12128): Elaborating entity "memoryfile" for hierarchy "memoryfile:memory_file" File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 68
Warning (10492): VHDL Process Statement warning at memoryfile.vhd(44): signal "memory" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/memoryfile.vhd Line: 44
Info (12128): Elaborating entity "mux2to1reg" for hierarchy "mux2to1reg:mux_w_reg" File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 96
Info (12128): Elaborating entity "registersfile" for hierarchy "registersfile:registers_file" File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 112
Info (12128): Elaborating entity "shiftLeft2" for hierarchy "shiftLeft2:shiftLeft_j" File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 143
Info (12128): Elaborating entity "signEx" for hierarchy "signEx:SignExtend" File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 155
Info (12128): Elaborating entity "mux4to1" for hierarchy "mux4to1:mux_alu_b" File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 169
Info (12128): Elaborating entity "ALU_CONTROL" for hierarchy "ALU_CONTROL:alu_control" File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 179
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/MIPS_MULTICYCLE.vhd Line: 186
Warning (10492): VHDL Process Statement warning at ALU.vhd(46): signal "shamt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/ALU.vhd Line: 46
Warning (10492): VHDL Process Statement warning at ALU.vhd(49): signal "shamt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/ziv_zango_VHDL_proj/MIPS_MULTICYCLE/ALU.vhd Line: 49
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Sun Aug 23 15:39:04 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:21


