# TCL File Generated by Component Editor 18.1
# Wed Sep 25 16:00:42 PDT 2019
# DO NOT MODIFY


# 
# ps2_e "ps2_e" v1.0
#  2019.09.25.16:00:42
# Periferico para controle dos LEDs
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module ps2_e
# 
set_module_property DESCRIPTION "Periferico para controle dos LEDs"
set_module_property NAME ps2_e
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME ps2_e
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL ps2_e
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file ps2_e.vhd VHDL PATH ps2_e.vhd TOP_LEVEL_FILE
add_fileset_file ps2.v VERILOG PATH ps2.v
add_fileset_file SEG7-LUT.v VERILOG PATH SEG7-LUT.v

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL ps2_e
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file ps2_e.vhd VHDL PATH ps2_e.vhd


# 
# parameters
# 
add_parameter LEN NATURAL 4
set_parameter_property LEN DEFAULT_VALUE 4
set_parameter_property LEN DISPLAY_NAME LEN
set_parameter_property LEN TYPE NATURAL
set_parameter_property LEN UNITS None
set_parameter_property LEN ALLOWED_RANGES 0:2147483647
set_parameter_property LEN HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset reset
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 avs_address address Input 4
add_interface_port avalon_slave_0 avs_read read Input 1
add_interface_port avalon_slave_0 avs_readdata readdata Output 32
add_interface_port avalon_slave_0 avs_write write Input 1
add_interface_port avalon_slave_0 avs_writedata writedata Input 32
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point ps2_CLK
# 
add_interface ps2_CLK conduit end
set_interface_property ps2_CLK associatedClock clock
set_interface_property ps2_CLK associatedReset ""
set_interface_property ps2_CLK ENABLED true
set_interface_property ps2_CLK EXPORT_OF ""
set_interface_property ps2_CLK PORT_NAME_MAP ""
set_interface_property ps2_CLK CMSIS_SVD_VARIABLES ""
set_interface_property ps2_CLK SVD_ADDRESS_GROUP ""

add_interface_port ps2_CLK ps2_CLK ps2_clk Bidir 1


# 
# connection point ps2_DATA
# 
add_interface ps2_DATA conduit end
set_interface_property ps2_DATA associatedClock clock
set_interface_property ps2_DATA associatedReset ""
set_interface_property ps2_DATA ENABLED true
set_interface_property ps2_DATA EXPORT_OF ""
set_interface_property ps2_DATA PORT_NAME_MAP ""
set_interface_property ps2_DATA CMSIS_SVD_VARIABLES ""
set_interface_property ps2_DATA SVD_ADDRESS_GROUP ""

add_interface_port ps2_DATA ps2_DAT ps2_data Bidir 1

