{"files":[{"patch":"@@ -1054,1 +1054,5 @@\n-  \/\/ Pre Icelake Intels have inefficient 3-op lea with 3 latency, this can be\n+  \/\/ Pre Icelake Intels suffer inefficiency regarding 3-operand lea, which contains\n+  \/\/ all of base register, index register and displacement immediate, with 3 latency.\n+  \/\/ Note that when the address contains no displacement but the base register is\n+  \/\/ rbp or r13, the machine code must contain a zero displacement immediate,\n+  \/\/ effectively transform a 2-operand lea into a 3-operand lea. This can be\n","filename":"src\/hotspot\/cpu\/x86\/vm_version_x86.hpp","additions":5,"deletions":1,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -450,1 +450,1 @@\n-  _INT_NO_RBP_R13_REG_mask = _LONG_REG_mask;\n+  _INT_NO_RBP_R13_REG_mask = _INT_REG_mask;\n","filename":"src\/hotspot\/cpu\/x86\/x86_64.ad","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}