<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › mv64x60_pic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mv64x60_pic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Interrupt handling for Marvell mv64360/mv64460 host bridges (Discovery)</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Dale Farnsworth &lt;dale@farnsworth.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * 2007 (c) MontaVista, Software, Inc.  This file is licensed under</span>
<span class="cm"> * the terms of the GNU General Public License version 2.  This program</span>
<span class="cm"> * is licensed &quot;as is&quot; without any warranty of any kind, whether express</span>
<span class="cm"> * or implied.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/stddef.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>

<span class="cp">#include &lt;asm/byteorder.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>

<span class="cp">#include &quot;mv64x60.h&quot;</span>

<span class="cm">/* Interrupt Controller Interface Registers */</span>
<span class="cp">#define MV64X60_IC_MAIN_CAUSE_LO	0x0004</span>
<span class="cp">#define MV64X60_IC_MAIN_CAUSE_HI	0x000c</span>
<span class="cp">#define MV64X60_IC_CPU0_INTR_MASK_LO	0x0014</span>
<span class="cp">#define MV64X60_IC_CPU0_INTR_MASK_HI	0x001c</span>
<span class="cp">#define MV64X60_IC_CPU0_SELECT_CAUSE	0x0024</span>

<span class="cp">#define MV64X60_HIGH_GPP_GROUPS		0x0f000000</span>
<span class="cp">#define MV64X60_SELECT_CAUSE_HIGH	0x40000000</span>

<span class="cm">/* General Purpose Pins Controller Interface Registers */</span>
<span class="cp">#define MV64x60_GPP_INTR_CAUSE		0x0008</span>
<span class="cp">#define MV64x60_GPP_INTR_MASK		0x000c</span>

<span class="cp">#define MV64x60_LEVEL1_LOW		0</span>
<span class="cp">#define MV64x60_LEVEL1_HIGH		1</span>
<span class="cp">#define MV64x60_LEVEL1_GPP		2</span>

<span class="cp">#define MV64x60_LEVEL1_MASK		0x00000060</span>
<span class="cp">#define MV64x60_LEVEL1_OFFSET		5</span>

<span class="cp">#define MV64x60_LEVEL2_MASK		0x0000001f</span>

<span class="cp">#define MV64x60_NUM_IRQS		96</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">mv64x60_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mv64x60_irq_reg_base</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mv64x60_gpp_reg_base</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt Controller Handling</span>
<span class="cm"> *</span>
<span class="cm"> * The interrupt controller handles three groups of interrupts:</span>
<span class="cm"> *   main low:	IRQ0-IRQ31</span>
<span class="cm"> *   main high:	IRQ32-IRQ63</span>
<span class="cm"> *   gpp:	IRQ64-IRQ95</span>
<span class="cm"> *</span>
<span class="cm"> * This code handles interrupts in two levels.  Level 1 selects the</span>
<span class="cm"> * interrupt group, and level 2 selects an IRQ within that group.</span>
<span class="cm"> * Each group has its own irq_chip structure.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">mv64x60_cached_low_mask</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">mv64x60_cached_high_mask</span> <span class="o">=</span> <span class="n">MV64X60_HIGH_GPP_GROUPS</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">mv64x60_cached_gpp_mask</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">mv64x60_irq_host</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * mv64x60_chip_low functions</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mv64x60_mask_low</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">level2</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MV64x60_LEVEL2_MASK</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mv64x60_cached_low_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">level2</span><span class="p">);</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_CPU0_INTR_MASK_LO</span><span class="p">,</span>
		 <span class="n">mv64x60_cached_low_mask</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">in_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_CPU0_INTR_MASK_LO</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mv64x60_unmask_low</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">level2</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MV64x60_LEVEL2_MASK</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mv64x60_cached_low_mask</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">level2</span><span class="p">;</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_CPU0_INTR_MASK_LO</span><span class="p">,</span>
		 <span class="n">mv64x60_cached_low_mask</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">in_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_CPU0_INTR_MASK_LO</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">mv64x60_chip_low</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mv64x60_low&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">mv64x60_mask_low</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">mv64x60_mask_low</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">mv64x60_unmask_low</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * mv64x60_chip_high functions</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mv64x60_mask_high</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">level2</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MV64x60_LEVEL2_MASK</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mv64x60_cached_high_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">level2</span><span class="p">);</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_CPU0_INTR_MASK_HI</span><span class="p">,</span>
		 <span class="n">mv64x60_cached_high_mask</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">in_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_CPU0_INTR_MASK_HI</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mv64x60_unmask_high</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">level2</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MV64x60_LEVEL2_MASK</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mv64x60_cached_high_mask</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">level2</span><span class="p">;</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_CPU0_INTR_MASK_HI</span><span class="p">,</span>
		 <span class="n">mv64x60_cached_high_mask</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">in_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_CPU0_INTR_MASK_HI</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">mv64x60_chip_high</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mv64x60_high&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">mv64x60_mask_high</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">mv64x60_mask_high</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">mv64x60_unmask_high</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * mv64x60_chip_gpp functions</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mv64x60_mask_gpp</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">level2</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MV64x60_LEVEL2_MASK</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mv64x60_cached_gpp_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">level2</span><span class="p">);</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_gpp_reg_base</span> <span class="o">+</span> <span class="n">MV64x60_GPP_INTR_MASK</span><span class="p">,</span>
		 <span class="n">mv64x60_cached_gpp_mask</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">in_le32</span><span class="p">(</span><span class="n">mv64x60_gpp_reg_base</span> <span class="o">+</span> <span class="n">MV64x60_GPP_INTR_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mv64x60_mask_ack_gpp</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">level2</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MV64x60_LEVEL2_MASK</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mv64x60_cached_gpp_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">level2</span><span class="p">);</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_gpp_reg_base</span> <span class="o">+</span> <span class="n">MV64x60_GPP_INTR_MASK</span><span class="p">,</span>
		 <span class="n">mv64x60_cached_gpp_mask</span><span class="p">);</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_gpp_reg_base</span> <span class="o">+</span> <span class="n">MV64x60_GPP_INTR_CAUSE</span><span class="p">,</span>
		 <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">level2</span><span class="p">));</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">in_le32</span><span class="p">(</span><span class="n">mv64x60_gpp_reg_base</span> <span class="o">+</span> <span class="n">MV64x60_GPP_INTR_CAUSE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mv64x60_unmask_gpp</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">level2</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MV64x60_LEVEL2_MASK</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mv64x60_cached_gpp_mask</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">level2</span><span class="p">;</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_gpp_reg_base</span> <span class="o">+</span> <span class="n">MV64x60_GPP_INTR_MASK</span><span class="p">,</span>
		 <span class="n">mv64x60_cached_gpp_mask</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">in_le32</span><span class="p">(</span><span class="n">mv64x60_gpp_reg_base</span> <span class="o">+</span> <span class="n">MV64x60_GPP_INTR_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">mv64x60_chip_gpp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mv64x60_gpp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">mv64x60_mask_gpp</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">mv64x60_mask_ack_gpp</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">mv64x60_unmask_gpp</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * mv64x60_host_ops functions</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">mv64x60_chips</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">MV64x60_LEVEL1_LOW</span><span class="p">]</span>  <span class="o">=</span> <span class="o">&amp;</span><span class="n">mv64x60_chip_low</span><span class="p">,</span>
	<span class="p">[</span><span class="n">MV64x60_LEVEL1_HIGH</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mv64x60_chip_high</span><span class="p">,</span>
	<span class="p">[</span><span class="n">MV64x60_LEVEL1_GPP</span><span class="p">]</span>  <span class="o">=</span> <span class="o">&amp;</span><span class="n">mv64x60_chip_gpp</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mv64x60_host_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span>
			  <span class="n">irq_hw_number_t</span> <span class="n">hwirq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">level1</span><span class="p">;</span>

	<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">IRQ_LEVEL</span><span class="p">);</span>

	<span class="n">level1</span> <span class="o">=</span> <span class="p">(</span><span class="n">hwirq</span> <span class="o">&amp;</span> <span class="n">MV64x60_LEVEL1_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">MV64x60_LEVEL1_OFFSET</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">level1</span> <span class="o">&gt;</span> <span class="n">MV64x60_LEVEL1_GPP</span><span class="p">);</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">mv64x60_chips</span><span class="p">[</span><span class="n">level1</span><span class="p">],</span>
				 <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">mv64x60_host_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span>   <span class="o">=</span> <span class="n">mv64x60_host_map</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Global functions</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mv64x60_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>
	<span class="n">phys_addr_t</span> <span class="n">paddr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;marvell,mv64360-gpp&quot;</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;reg&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">size</span><span class="p">);</span>
	<span class="n">paddr</span> <span class="o">=</span> <span class="n">of_translate_address</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">mv64x60_gpp_reg_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">paddr</span><span class="p">,</span> <span class="n">reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>

	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;marvell,mv64360-pic&quot;</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;reg&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">size</span><span class="p">);</span>
	<span class="n">paddr</span> <span class="o">=</span> <span class="n">of_translate_address</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">mv64x60_irq_reg_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">paddr</span><span class="p">,</span> <span class="n">reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

	<span class="n">mv64x60_irq_host</span> <span class="o">=</span> <span class="n">irq_domain_add_linear</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="n">MV64x60_NUM_IRQS</span><span class="p">,</span>
					  <span class="o">&amp;</span><span class="n">mv64x60_host_ops</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_gpp_reg_base</span> <span class="o">+</span> <span class="n">MV64x60_GPP_INTR_MASK</span><span class="p">,</span>
		 <span class="n">mv64x60_cached_gpp_mask</span><span class="p">);</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_CPU0_INTR_MASK_LO</span><span class="p">,</span>
		 <span class="n">mv64x60_cached_low_mask</span><span class="p">);</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_CPU0_INTR_MASK_HI</span><span class="p">,</span>
		 <span class="n">mv64x60_cached_high_mask</span><span class="p">);</span>

	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_gpp_reg_base</span> <span class="o">+</span> <span class="n">MV64x60_GPP_INTR_CAUSE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_MAIN_CAUSE_LO</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_MAIN_CAUSE_HI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mv64x60_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">mv64x60_get_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cause</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">level1</span><span class="p">;</span>
	<span class="n">irq_hw_number_t</span> <span class="n">hwirq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">virq</span> <span class="o">=</span> <span class="n">NO_IRQ</span><span class="p">;</span>

	<span class="n">cause</span> <span class="o">=</span> <span class="n">in_le32</span><span class="p">(</span><span class="n">mv64x60_irq_reg_base</span> <span class="o">+</span> <span class="n">MV64X60_IC_CPU0_SELECT_CAUSE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">MV64X60_SELECT_CAUSE_HIGH</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cause</span> <span class="o">&amp;=</span> <span class="n">mv64x60_cached_high_mask</span><span class="p">;</span>
		<span class="n">level1</span> <span class="o">=</span> <span class="n">MV64x60_LEVEL1_HIGH</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">MV64X60_HIGH_GPP_GROUPS</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cause</span> <span class="o">=</span> <span class="n">in_le32</span><span class="p">(</span><span class="n">mv64x60_gpp_reg_base</span> <span class="o">+</span>
					<span class="n">MV64x60_GPP_INTR_CAUSE</span><span class="p">);</span>
			<span class="n">cause</span> <span class="o">&amp;=</span> <span class="n">mv64x60_cached_gpp_mask</span><span class="p">;</span>
			<span class="n">level1</span> <span class="o">=</span> <span class="n">MV64x60_LEVEL1_GPP</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cause</span> <span class="o">&amp;=</span> <span class="n">mv64x60_cached_low_mask</span><span class="p">;</span>
		<span class="n">level1</span> <span class="o">=</span> <span class="n">MV64x60_LEVEL1_LOW</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cause</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hwirq</span> <span class="o">=</span> <span class="p">(</span><span class="n">level1</span> <span class="o">&lt;&lt;</span> <span class="n">MV64x60_LEVEL1_OFFSET</span><span class="p">)</span> <span class="o">|</span> <span class="n">__ilog2</span><span class="p">(</span><span class="n">cause</span><span class="p">);</span>
		<span class="n">virq</span> <span class="o">=</span> <span class="n">irq_linear_revmap</span><span class="p">(</span><span class="n">mv64x60_irq_host</span><span class="p">,</span> <span class="n">hwirq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">virq</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
