
raspbian-preinstalled/kbxutil:     file format elf32-littlearm


Disassembly of section .init:

00012330 <.init>:
   12330:	push	{r3, lr}
   12334:	bl	12f60 <ftello64@plt+0x3dc>
   12338:	pop	{r3, pc}

Disassembly of section .plt:

0001233c <gcry_xmalloc@plt-0x14>:
   1233c:	push	{lr}		; (str lr, [sp, #-4]!)
   12340:	ldr	lr, [pc, #4]	; 1234c <gcry_xmalloc@plt-0x4>
   12344:	add	lr, pc, lr
   12348:	ldr	pc, [lr, #8]!
   1234c:	andeq	ip, r2, r4, ror #19

00012350 <gcry_xmalloc@plt>:
   12350:	add	ip, pc, #0, 12
   12354:	add	ip, ip, #44, 20	; 0x2c000
   12358:	ldr	pc, [ip, #2532]!	; 0x9e4

0001235c <strstr@plt>:
   1235c:	add	ip, pc, #0, 12
   12360:	add	ip, ip, #44, 20	; 0x2c000
   12364:	ldr	pc, [ip, #2524]!	; 0x9dc

00012368 <raise@plt>:
   12368:	add	ip, pc, #0, 12
   1236c:	add	ip, ip, #44, 20	; 0x2c000
   12370:	ldr	pc, [ip, #2516]!	; 0x9d4

00012374 <gpgrt_funlockfile@plt>:
   12374:	add	ip, pc, #0, 12
   12378:	add	ip, ip, #44, 20	; 0x2c000
   1237c:	ldr	pc, [ip, #2508]!	; 0x9cc

00012380 <ksba_cert_release@plt>:
   12380:	add	ip, pc, #0, 12
   12384:	add	ip, ip, #44, 20	; 0x2c000
   12388:	ldr	pc, [ip, #2500]!	; 0x9c4

0001238c <gcry_malloc@plt>:
   1238c:	add	ip, pc, #0, 12
   12390:	add	ip, ip, #44, 20	; 0x2c000
   12394:	ldr	pc, [ip, #2492]!	; 0x9bc

00012398 <gmtime_r@plt>:
   12398:	add	ip, pc, #0, 12
   1239c:	add	ip, ip, #44, 20	; 0x2c000
   123a0:	ldr	pc, [ip, #2484]!	; 0x9b4

000123a4 <gpgrt_write@plt>:
   123a4:	add	ip, pc, #0, 12
   123a8:	add	ip, ip, #44, 20	; 0x2c000
   123ac:	ldr	pc, [ip, #2476]!	; 0x9ac

000123b0 <getpwnam@plt>:
   123b0:	add	ip, pc, #0, 12
   123b4:	add	ip, ip, #44, 20	; 0x2c000
   123b8:	ldr	pc, [ip, #2468]!	; 0x9a4

000123bc <fsync@plt>:
   123bc:	add	ip, pc, #0, 12
   123c0:	add	ip, ip, #44, 20	; 0x2c000
   123c4:	ldr	pc, [ip, #2460]!	; 0x99c

000123c8 <iconv_close@plt>:
   123c8:	add	ip, pc, #0, 12
   123cc:	add	ip, ip, #44, 20	; 0x2c000
   123d0:	ldr	pc, [ip, #2452]!	; 0x994

000123d4 <iconv@plt>:
   123d4:	add	ip, pc, #0, 12
   123d8:	add	ip, ip, #44, 20	; 0x2c000
   123dc:	ldr	pc, [ip, #2444]!	; 0x98c

000123e0 <ksba_reader_release@plt>:
   123e0:	add	ip, pc, #0, 12
   123e4:	add	ip, ip, #44, 20	; 0x2c000
   123e8:	ldr	pc, [ip, #2436]!	; 0x984

000123ec <strcmp@plt>:
   123ec:	add	ip, pc, #0, 12
   123f0:	add	ip, ip, #44, 20	; 0x2c000
   123f4:	ldr	pc, [ip, #2428]!	; 0x97c

000123f8 <gpgrt_vfprintf_unlocked@plt>:
   123f8:	add	ip, pc, #0, 12
   123fc:	add	ip, ip, #44, 20	; 0x2c000
   12400:	ldr	pc, [ip, #2420]!	; 0x974

00012404 <strtol@plt>:
   12404:	add	ip, pc, #0, 12
   12408:	add	ip, ip, #44, 20	; 0x2c000
   1240c:	ldr	pc, [ip, #2412]!	; 0x96c

00012410 <getpwuid@plt>:
   12410:	add	ip, pc, #0, 12
   12414:	add	ip, ip, #44, 20	; 0x2c000
   12418:	ldr	pc, [ip, #2404]!	; 0x964

0001241c <strcspn@plt>:
   1241c:	add	ip, pc, #0, 12
   12420:	add	ip, ip, #44, 20	; 0x2c000
   12424:	ldr	pc, [ip, #2396]!	; 0x95c

00012428 <gcry_md_close@plt>:
   12428:	add	ip, pc, #0, 12
   1242c:	add	ip, ip, #44, 20	; 0x2c000
   12430:	ldr	pc, [ip, #2388]!	; 0x954

00012434 <setrlimit64@plt>:
   12434:	add	ip, pc, #0, 12
   12438:	add	ip, ip, #44, 20	; 0x2c000
   1243c:	ldr	pc, [ip, #2380]!	; 0x94c

00012440 <read@plt>:
   12440:	add	ip, pc, #0, 12
   12444:	add	ip, ip, #44, 20	; 0x2c000
   12448:	ldr	pc, [ip, #2372]!	; 0x944

0001244c <mktime@plt>:
   1244c:	add	ip, pc, #0, 12
   12450:	add	ip, ip, #44, 20	; 0x2c000
   12454:	ldr	pc, [ip, #2364]!	; 0x93c

00012458 <fflush@plt>:
   12458:	add	ip, pc, #0, 12
   1245c:	add	ip, ip, #44, 20	; 0x2c000
   12460:	ldr	pc, [ip, #2356]!	; 0x934

00012464 <getuid@plt>:
   12464:	add	ip, pc, #0, 12
   12468:	add	ip, ip, #44, 20	; 0x2c000
   1246c:	ldr	pc, [ip, #2348]!	; 0x92c

00012470 <sigprocmask@plt>:
   12470:	add	ip, pc, #0, 12
   12474:	add	ip, ip, #44, 20	; 0x2c000
   12478:	ldr	pc, [ip, #2340]!	; 0x924

0001247c <memmove@plt>:
   1247c:	add	ip, pc, #0, 12
   12480:	add	ip, ip, #44, 20	; 0x2c000
   12484:	ldr	pc, [ip, #2332]!	; 0x91c

00012488 <ksba_cert_get_issuer@plt>:
   12488:	add	ip, pc, #0, 12
   1248c:	add	ip, ip, #44, 20	; 0x2c000
   12490:	ldr	pc, [ip, #2324]!	; 0x914

00012494 <gcry_md_read@plt>:
   12494:	add	ip, pc, #0, 12
   12498:	add	ip, ip, #44, 20	; 0x2c000
   1249c:	ldr	pc, [ip, #2316]!	; 0x90c

000124a0 <free@plt>:
   124a0:	add	ip, pc, #0, 12
   124a4:	add	ip, ip, #44, 20	; 0x2c000
   124a8:	ldr	pc, [ip, #2308]!	; 0x904

000124ac <_gpgrt_putc_overflow@plt>:
   124ac:	add	ip, pc, #0, 12
   124b0:	add	ip, ip, #44, 20	; 0x2c000
   124b4:	ldr	pc, [ip, #2300]!	; 0x8fc

000124b8 <nanosleep@plt>:
   124b8:	add	ip, pc, #0, 12
   124bc:	add	ip, ip, #44, 20	; 0x2c000
   124c0:	ldr	pc, [ip, #2292]!	; 0x8f4

000124c4 <ferror@plt>:
   124c4:	add	ip, pc, #0, 12
   124c8:	add	ip, ip, #44, 20	; 0x2c000
   124cc:	ldr	pc, [ip, #2284]!	; 0x8ec

000124d0 <gcry_sexp_release@plt>:
   124d0:	add	ip, pc, #0, 12
   124d4:	add	ip, ip, #44, 20	; 0x2c000
   124d8:	ldr	pc, [ip, #2276]!	; 0x8e4

000124dc <inet_pton@plt>:
   124dc:	add	ip, pc, #0, 12
   124e0:	add	ip, ip, #44, 20	; 0x2c000
   124e4:	ldr	pc, [ip, #2268]!	; 0x8dc

000124e8 <memcpy@plt>:
   124e8:	add	ip, pc, #0, 12
   124ec:	add	ip, ip, #44, 20	; 0x2c000
   124f0:	ldr	pc, [ip, #2260]!	; 0x8d4

000124f4 <gcry_sexp_sscan@plt>:
   124f4:	add	ip, pc, #0, 12
   124f8:	add	ip, ip, #44, 20	; 0x2c000
   124fc:	ldr	pc, [ip, #2252]!	; 0x8cc

00012500 <gcry_md_open@plt>:
   12500:	add	ip, pc, #0, 12
   12504:	add	ip, ip, #44, 20	; 0x2c000
   12508:	ldr	pc, [ip, #2244]!	; 0x8c4

0001250c <gpgrt_read@plt>:
   1250c:	add	ip, pc, #0, 12
   12510:	add	ip, ip, #44, 20	; 0x2c000
   12514:	ldr	pc, [ip, #2236]!	; 0x8bc

00012518 <time@plt>:
   12518:	add	ip, pc, #0, 12
   1251c:	add	ip, ip, #44, 20	; 0x2c000
   12520:	ldr	pc, [ip, #2228]!	; 0x8b4

00012524 <gcry_md_write@plt>:
   12524:	add	ip, pc, #0, 12
   12528:	add	ip, ip, #44, 20	; 0x2c000
   1252c:	ldr	pc, [ip, #2220]!	; 0x8ac

00012530 <gcry_free@plt>:
   12530:	add	ip, pc, #0, 12
   12534:	add	ip, ip, #44, 20	; 0x2c000
   12538:	ldr	pc, [ip, #2212]!	; 0x8a4

0001253c <memcmp@plt>:
   1253c:	add	ip, pc, #0, 12
   12540:	add	ip, ip, #44, 20	; 0x2c000
   12544:	ldr	pc, [ip, #2204]!	; 0x89c

00012548 <select@plt>:
   12548:	add	ip, pc, #0, 12
   1254c:	add	ip, ip, #44, 20	; 0x2c000
   12550:	ldr	pc, [ip, #2196]!	; 0x894

00012554 <sleep@plt>:
   12554:	add	ip, pc, #0, 12
   12558:	add	ip, ip, #44, 20	; 0x2c000
   1255c:	ldr	pc, [ip, #2188]!	; 0x88c

00012560 <stpcpy@plt>:
   12560:	add	ip, pc, #0, 12
   12564:	add	ip, ip, #44, 20	; 0x2c000
   12568:	ldr	pc, [ip, #2180]!	; 0x884

0001256c <ksba_reader_set_mem@plt>:
   1256c:	add	ip, pc, #0, 12
   12570:	add	ip, ip, #44, 20	; 0x2c000
   12574:	ldr	pc, [ip, #2172]!	; 0x87c

00012578 <uname@plt>:
   12578:	add	ip, pc, #0, 12
   1257c:	add	ip, ip, #44, 20	; 0x2c000
   12580:	ldr	pc, [ip, #2164]!	; 0x874

00012584 <dcgettext@plt>:
   12584:	add	ip, pc, #0, 12
   12588:	add	ip, ip, #44, 20	; 0x2c000
   1258c:	ldr	pc, [ip, #2156]!	; 0x86c

00012590 <__stack_chk_fail@plt>:
   12590:	add	ip, pc, #0, 12
   12594:	add	ip, ip, #44, 20	; 0x2c000
   12598:	ldr	pc, [ip, #2148]!	; 0x864

0001259c <gpgrt_set_alloc_func@plt>:
   1259c:	add	ip, pc, #0, 12
   125a0:	add	ip, ip, #44, 20	; 0x2c000
   125a4:	ldr	pc, [ip, #2140]!	; 0x85c

000125a8 <unlink@plt>:
   125a8:	add	ip, pc, #0, 12
   125ac:	add	ip, ip, #44, 20	; 0x2c000
   125b0:	ldr	pc, [ip, #2132]!	; 0x854

000125b4 <getrlimit64@plt>:
   125b4:	add	ip, pc, #0, 12
   125b8:	add	ip, ip, #44, 20	; 0x2c000
   125bc:	ldr	pc, [ip, #2124]!	; 0x84c

000125c0 <realloc@plt>:
   125c0:	add	ip, pc, #0, 12
   125c4:	add	ip, ip, #44, 20	; 0x2c000
   125c8:	ldr	pc, [ip, #2116]!	; 0x844

000125cc <gpgrt_fflush@plt>:
   125cc:	add	ip, pc, #0, 12
   125d0:	add	ip, ip, #44, 20	; 0x2c000
   125d4:	ldr	pc, [ip, #2108]!	; 0x83c

000125d8 <dup@plt>:
   125d8:	add	ip, pc, #0, 12
   125dc:	add	ip, ip, #44, 20	; 0x2c000
   125e0:	ldr	pc, [ip, #2100]!	; 0x834

000125e4 <textdomain@plt>:
   125e4:	add	ip, pc, #0, 12
   125e8:	add	ip, ip, #44, 20	; 0x2c000
   125ec:	ldr	pc, [ip, #2092]!	; 0x82c

000125f0 <tmpfile64@plt>:
   125f0:	add	ip, pc, #0, 12
   125f4:	add	ip, ip, #44, 20	; 0x2c000
   125f8:	ldr	pc, [ip, #2084]!	; 0x824

000125fc <chdir@plt>:
   125fc:	add	ip, pc, #0, 12
   12600:	add	ip, ip, #44, 20	; 0x2c000
   12604:	ldr	pc, [ip, #2076]!	; 0x81c

00012608 <gpgrt_fputs_unlocked@plt>:
   12608:	add	ip, pc, #0, 12
   1260c:	add	ip, ip, #44, 20	; 0x2c000
   12610:	ldr	pc, [ip, #2068]!	; 0x814

00012614 <ksba_cert_get_public_key@plt>:
   12614:	add	ip, pc, #0, 12
   12618:	add	ip, ip, #44, 20	; 0x2c000
   1261c:	ldr	pc, [ip, #2060]!	; 0x80c

00012620 <__fxstat64@plt>:
   12620:	add	ip, pc, #0, 12
   12624:	add	ip, ip, #44, 20	; 0x2c000
   12628:	ldr	pc, [ip, #2052]!	; 0x804

0001262c <sigaction@plt>:
   1262c:	add	ip, pc, #0, 12
   12630:	add	ip, ip, #44, 20	; 0x2c000
   12634:	ldr	pc, [ip, #2044]!	; 0x7fc

00012638 <__memcpy_chk@plt>:
   12638:	add	ip, pc, #0, 12
   1263c:	add	ip, ip, #44, 20	; 0x2c000
   12640:	ldr	pc, [ip, #2036]!	; 0x7f4

00012644 <gpg_err_code_from_errno@plt>:
   12644:	add	ip, pc, #0, 12
   12648:	add	ip, ip, #44, 20	; 0x2c000
   1264c:	ldr	pc, [ip, #2028]!	; 0x7ec

00012650 <fwrite@plt>:
   12650:	add	ip, pc, #0, 12
   12654:	add	ip, ip, #44, 20	; 0x2c000
   12658:	ldr	pc, [ip, #2020]!	; 0x7e4

0001265c <lseek64@plt>:
   1265c:	add	ip, pc, #0, 12
   12660:	add	ip, ip, #44, 20	; 0x2c000
   12664:	ldr	pc, [ip, #2012]!	; 0x7dc

00012668 <gcry_check_version@plt>:
   12668:	add	ip, pc, #0, 12
   1266c:	add	ip, ip, #44, 20	; 0x2c000
   12670:	ldr	pc, [ip, #2004]!	; 0x7d4

00012674 <strcpy@plt>:
   12674:	add	ip, pc, #0, 12
   12678:	add	ip, ip, #44, 20	; 0x2c000
   1267c:	ldr	pc, [ip, #1996]!	; 0x7cc

00012680 <fread@plt>:
   12680:	add	ip, pc, #0, 12
   12684:	add	ip, ip, #44, 20	; 0x2c000
   12688:	ldr	pc, [ip, #1988]!	; 0x7c4

0001268c <bind_textdomain_codeset@plt>:
   1268c:	add	ip, pc, #0, 12
   12690:	add	ip, ip, #44, 20	; 0x2c000
   12694:	ldr	pc, [ip, #1980]!	; 0x7bc

00012698 <gpgrt_flockfile@plt>:
   12698:	add	ip, pc, #0, 12
   1269c:	add	ip, ip, #44, 20	; 0x2c000
   126a0:	ldr	pc, [ip, #1972]!	; 0x7b4

000126a4 <gpgrt_fclose@plt>:
   126a4:	add	ip, pc, #0, 12
   126a8:	add	ip, ip, #44, 20	; 0x2c000
   126ac:	ldr	pc, [ip, #1964]!	; 0x7ac

000126b0 <gpgrt_setvbuf@plt>:
   126b0:	add	ip, pc, #0, 12
   126b4:	add	ip, ip, #44, 20	; 0x2c000
   126b8:	ldr	pc, [ip, #1956]!	; 0x7a4

000126bc <open64@plt>:
   126bc:	add	ip, pc, #0, 12
   126c0:	add	ip, ip, #44, 20	; 0x2c000
   126c4:	ldr	pc, [ip, #1948]!	; 0x79c

000126c8 <getenv@plt>:
   126c8:	add	ip, pc, #0, 12
   126cc:	add	ip, ip, #44, 20	; 0x2c000
   126d0:	ldr	pc, [ip, #1940]!	; 0x794

000126d4 <gcry_malloc_secure@plt>:
   126d4:	add	ip, pc, #0, 12
   126d8:	add	ip, ip, #44, 20	; 0x2c000
   126dc:	ldr	pc, [ip, #1932]!	; 0x78c

000126e0 <gcry_xrealloc@plt>:
   126e0:	add	ip, pc, #0, 12
   126e4:	add	ip, ip, #44, 20	; 0x2c000
   126e8:	ldr	pc, [ip, #1924]!	; 0x784

000126ec <ksba_cert_get_subject@plt>:
   126ec:	add	ip, pc, #0, 12
   126f0:	add	ip, ip, #44, 20	; 0x2c000
   126f4:	ldr	pc, [ip, #1916]!	; 0x77c

000126f8 <malloc@plt>:
   126f8:	add	ip, pc, #0, 12
   126fc:	add	ip, ip, #44, 20	; 0x2c000
   12700:	ldr	pc, [ip, #1908]!	; 0x774

00012704 <iconv_open@plt>:
   12704:	add	ip, pc, #0, 12
   12708:	add	ip, ip, #44, 20	; 0x2c000
   1270c:	ldr	pc, [ip, #1900]!	; 0x76c

00012710 <__libc_start_main@plt>:
   12710:	add	ip, pc, #0, 12
   12714:	add	ip, ip, #44, 20	; 0x2c000
   12718:	ldr	pc, [ip, #1892]!	; 0x764

0001271c <strerror@plt>:
   1271c:	add	ip, pc, #0, 12
   12720:	add	ip, ip, #44, 20	; 0x2c000
   12724:	ldr	pc, [ip, #1884]!	; 0x75c

00012728 <strftime@plt>:
   12728:	add	ip, pc, #0, 12
   1272c:	add	ip, ip, #44, 20	; 0x2c000
   12730:	ldr	pc, [ip, #1876]!	; 0x754

00012734 <ksba_cert_get_serial@plt>:
   12734:	add	ip, pc, #0, 12
   12738:	add	ip, ip, #44, 20	; 0x2c000
   1273c:	ldr	pc, [ip, #1868]!	; 0x74c

00012740 <localtime@plt>:
   12740:	add	ip, pc, #0, 12
   12744:	add	ip, ip, #44, 20	; 0x2c000
   12748:	ldr	pc, [ip, #1860]!	; 0x744

0001274c <__ctype_tolower_loc@plt>:
   1274c:	add	ip, pc, #0, 12
   12750:	add	ip, ip, #44, 20	; 0x2c000
   12754:	ldr	pc, [ip, #1852]!	; 0x73c

00012758 <__ctype_toupper_loc@plt>:
   12758:	add	ip, pc, #0, 12
   1275c:	add	ip, ip, #44, 20	; 0x2c000
   12760:	ldr	pc, [ip, #1844]!	; 0x734

00012764 <__gmon_start__@plt>:
   12764:	add	ip, pc, #0, 12
   12768:	add	ip, ip, #44, 20	; 0x2c000
   1276c:	ldr	pc, [ip, #1836]!	; 0x72c

00012770 <rename@plt>:
   12770:	add	ip, pc, #0, 12
   12774:	add	ip, ip, #44, 20	; 0x2c000
   12778:	ldr	pc, [ip, #1828]!	; 0x724

0001277c <kill@plt>:
   1277c:	add	ip, pc, #0, 12
   12780:	add	ip, ip, #44, 20	; 0x2c000
   12784:	ldr	pc, [ip, #1820]!	; 0x71c

00012788 <__ctype_b_loc@plt>:
   12788:	add	ip, pc, #0, 12
   1278c:	add	ip, ip, #44, 20	; 0x2c000
   12790:	ldr	pc, [ip, #1812]!	; 0x714

00012794 <_gpgrt_get_std_stream@plt>:
   12794:	add	ip, pc, #0, 12
   12798:	add	ip, ip, #44, 20	; 0x2c000
   1279c:	ldr	pc, [ip, #1804]!	; 0x70c

000127a0 <getcwd@plt>:
   127a0:	add	ip, pc, #0, 12
   127a4:	add	ip, ip, #44, 20	; 0x2c000
   127a8:	ldr	pc, [ip, #1796]!	; 0x704

000127ac <getpid@plt>:
   127ac:	add	ip, pc, #0, 12
   127b0:	add	ip, ip, #44, 20	; 0x2c000
   127b4:	ldr	pc, [ip, #1788]!	; 0x6fc

000127b8 <exit@plt>:
   127b8:	add	ip, pc, #0, 12
   127bc:	add	ip, ip, #44, 20	; 0x2c000
   127c0:	ldr	pc, [ip, #1780]!	; 0x6f4

000127c4 <gpgrt_fprintf_unlocked@plt>:
   127c4:	add	ip, pc, #0, 12
   127c8:	add	ip, ip, #44, 20	; 0x2c000
   127cc:	ldr	pc, [ip, #1772]!	; 0x6ec

000127d0 <strtoul@plt>:
   127d0:	add	ip, pc, #0, 12
   127d4:	add	ip, ip, #44, 20	; 0x2c000
   127d8:	ldr	pc, [ip, #1764]!	; 0x6e4

000127dc <strlen@plt>:
   127dc:	add	ip, pc, #0, 12
   127e0:	add	ip, ip, #44, 20	; 0x2c000
   127e4:	ldr	pc, [ip, #1756]!	; 0x6dc

000127e8 <inotify_init@plt>:
   127e8:	add	ip, pc, #0, 12
   127ec:	add	ip, ip, #44, 20	; 0x2c000
   127f0:	ldr	pc, [ip, #1748]!	; 0x6d4

000127f4 <strchr@plt>:
   127f4:	add	ip, pc, #0, 12
   127f8:	add	ip, ip, #44, 20	; 0x2c000
   127fc:	ldr	pc, [ip, #1740]!	; 0x6cc

00012800 <setenv@plt>:
   12800:	add	ip, pc, #0, 12
   12804:	add	ip, ip, #44, 20	; 0x2c000
   12808:	ldr	pc, [ip, #1732]!	; 0x6c4

0001280c <gpg_err_code_from_syserror@plt>:
   1280c:	add	ip, pc, #0, 12
   12810:	add	ip, ip, #44, 20	; 0x2c000
   12814:	ldr	pc, [ip, #1724]!	; 0x6bc

00012818 <ksba_cert_new@plt>:
   12818:	add	ip, pc, #0, 12
   1281c:	add	ip, ip, #44, 20	; 0x2c000
   12820:	ldr	pc, [ip, #1716]!	; 0x6b4

00012824 <sigfillset@plt>:
   12824:	add	ip, pc, #0, 12
   12828:	add	ip, ip, #44, 20	; 0x2c000
   1282c:	ldr	pc, [ip, #1708]!	; 0x6ac

00012830 <ksba_cert_read_der@plt>:
   12830:	add	ip, pc, #0, 12
   12834:	add	ip, ip, #44, 20	; 0x2c000
   12838:	ldr	pc, [ip, #1700]!	; 0x6a4

0001283c <inotify_add_watch@plt>:
   1283c:	add	ip, pc, #0, 12
   12840:	add	ip, ip, #44, 20	; 0x2c000
   12844:	ldr	pc, [ip, #1692]!	; 0x69c

00012848 <__errno_location@plt>:
   12848:	add	ip, pc, #0, 12
   1284c:	add	ip, ip, #44, 20	; 0x2c000
   12850:	ldr	pc, [ip, #1684]!	; 0x694

00012854 <__strcat_chk@plt>:
   12854:	add	ip, pc, #0, 12
   12858:	add	ip, ip, #44, 20	; 0x2c000
   1285c:	ldr	pc, [ip, #1676]!	; 0x68c

00012860 <__sprintf_chk@plt>:
   12860:	add	ip, pc, #0, 12
   12864:	add	ip, ip, #44, 20	; 0x2c000
   12868:	ldr	pc, [ip, #1668]!	; 0x684

0001286c <__cxa_atexit@plt>:
   1286c:	add	ip, pc, #0, 12
   12870:	add	ip, ip, #44, 20	; 0x2c000
   12874:	ldr	pc, [ip, #1660]!	; 0x67c

00012878 <mkdir@plt>:
   12878:	add	ip, pc, #0, 12
   1287c:	add	ip, ip, #44, 20	; 0x2c000
   12880:	ldr	pc, [ip, #1652]!	; 0x674

00012884 <memset@plt>:
   12884:	add	ip, pc, #0, 12
   12888:	add	ip, ip, #44, 20	; 0x2c000
   1288c:	ldr	pc, [ip, #1644]!	; 0x66c

00012890 <gcry_calloc@plt>:
   12890:	add	ip, pc, #0, 12
   12894:	add	ip, ip, #44, 20	; 0x2c000
   12898:	ldr	pc, [ip, #1636]!	; 0x664

0001289c <strncpy@plt>:
   1289c:	add	ip, pc, #0, 12
   128a0:	add	ip, ip, #44, 20	; 0x2c000
   128a4:	ldr	pc, [ip, #1628]!	; 0x65c

000128a8 <gpgrt_vasprintf@plt>:
   128a8:	add	ip, pc, #0, 12
   128ac:	add	ip, ip, #44, 20	; 0x2c000
   128b0:	ldr	pc, [ip, #1620]!	; 0x654

000128b4 <gmtime@plt>:
   128b4:	add	ip, pc, #0, 12
   128b8:	add	ip, ip, #44, 20	; 0x2c000
   128bc:	ldr	pc, [ip, #1612]!	; 0x64c

000128c0 <__printf_chk@plt>:
   128c0:	add	ip, pc, #0, 12
   128c4:	add	ip, ip, #44, 20	; 0x2c000
   128c8:	ldr	pc, [ip, #1604]!	; 0x644

000128cc <link@plt>:
   128cc:	add	ip, pc, #0, 12
   128d0:	add	ip, ip, #44, 20	; 0x2c000
   128d4:	ldr	pc, [ip, #1596]!	; 0x63c

000128d8 <write@plt>:
   128d8:	add	ip, pc, #0, 12
   128dc:	add	ip, ip, #44, 20	; 0x2c000
   128e0:	ldr	pc, [ip, #1588]!	; 0x634

000128e4 <fileno@plt>:
   128e4:	add	ip, pc, #0, 12
   128e8:	add	ip, ip, #44, 20	; 0x2c000
   128ec:	ldr	pc, [ip, #1580]!	; 0x62c

000128f0 <difftime@plt>:
   128f0:	add	ip, pc, #0, 12
   128f4:	add	ip, ip, #44, 20	; 0x2c000
   128f8:	ldr	pc, [ip, #1572]!	; 0x624

000128fc <__fprintf_chk@plt>:
   128fc:	add	ip, pc, #0, 12
   12900:	add	ip, ip, #44, 20	; 0x2c000
   12904:	ldr	pc, [ip, #1564]!	; 0x61c

00012908 <gcry_xstrdup@plt>:
   12908:	add	ip, pc, #0, 12
   1290c:	add	ip, ip, #44, 20	; 0x2c000
   12910:	ldr	pc, [ip, #1556]!	; 0x614

00012914 <ksba_reader_new@plt>:
   12914:	add	ip, pc, #0, 12
   12918:	add	ip, ip, #44, 20	; 0x2c000
   1291c:	ldr	pc, [ip, #1548]!	; 0x60c

00012920 <access@plt>:
   12920:	add	ip, pc, #0, 12
   12924:	add	ip, ip, #44, 20	; 0x2c000
   12928:	ldr	pc, [ip, #1540]!	; 0x604

0001292c <gcry_realloc@plt>:
   1292c:	add	ip, pc, #0, 12
   12930:	add	ip, ip, #44, 20	; 0x2c000
   12934:	ldr	pc, [ip, #1532]!	; 0x5fc

00012938 <fclose@plt>:
   12938:	add	ip, pc, #0, 12
   1293c:	add	ip, ip, #44, 20	; 0x2c000
   12940:	ldr	pc, [ip, #1524]!	; 0x5f4

00012944 <gpgrt_fputs@plt>:
   12944:	add	ip, pc, #0, 12
   12948:	add	ip, ip, #44, 20	; 0x2c000
   1294c:	ldr	pc, [ip, #1516]!	; 0x5ec

00012950 <fseeko64@plt>:
   12950:	add	ip, pc, #0, 12
   12954:	add	ip, ip, #44, 20	; 0x2c000
   12958:	ldr	pc, [ip, #1508]!	; 0x5e4

0001295c <gpgrt_snprintf@plt>:
   1295c:	add	ip, pc, #0, 12
   12960:	add	ip, ip, #44, 20	; 0x2c000
   12964:	ldr	pc, [ip, #1500]!	; 0x5dc

00012968 <__fread_chk@plt>:
   12968:	add	ip, pc, #0, 12
   1296c:	add	ip, ip, #44, 20	; 0x2c000
   12970:	ldr	pc, [ip, #1492]!	; 0x5d4

00012974 <fcntl64@plt>:
   12974:	add	ip, pc, #0, 12
   12978:	add	ip, ip, #44, 20	; 0x2c000
   1297c:	ldr	pc, [ip, #1484]!	; 0x5cc

00012980 <gcry_md_hash_buffer@plt>:
   12980:	add	ip, pc, #0, 12
   12984:	add	ip, ip, #44, 20	; 0x2c000
   12988:	ldr	pc, [ip, #1476]!	; 0x5c4

0001298c <setlocale@plt>:
   1298c:	add	ip, pc, #0, 12
   12990:	add	ip, ip, #44, 20	; 0x2c000
   12994:	ldr	pc, [ip, #1468]!	; 0x5bc

00012998 <sigemptyset@plt>:
   12998:	add	ip, pc, #0, 12
   1299c:	add	ip, ip, #44, 20	; 0x2c000
   129a0:	ldr	pc, [ip, #1460]!	; 0x5b4

000129a4 <__explicit_bzero_chk@plt>:
   129a4:	add	ip, pc, #0, 12
   129a8:	add	ip, ip, #44, 20	; 0x2c000
   129ac:	ldr	pc, [ip, #1452]!	; 0x5ac

000129b0 <strrchr@plt>:
   129b0:	add	ip, pc, #0, 12
   129b4:	add	ip, ip, #44, 20	; 0x2c000
   129b8:	ldr	pc, [ip, #1444]!	; 0x5a4

000129bc <nl_langinfo@plt>:
   129bc:	add	ip, pc, #0, 12
   129c0:	add	ip, ip, #44, 20	; 0x2c000
   129c4:	ldr	pc, [ip, #1436]!	; 0x59c

000129c8 <clearerr@plt>:
   129c8:	add	ip, pc, #0, 12
   129cc:	add	ip, ip, #44, 20	; 0x2c000
   129d0:	ldr	pc, [ip, #1428]!	; 0x594

000129d4 <gpg_err_set_errno@plt>:
   129d4:	add	ip, pc, #0, 12
   129d8:	add	ip, ip, #44, 20	; 0x2c000
   129dc:	ldr	pc, [ip, #1420]!	; 0x58c

000129e0 <gcry_pk_get_keygrip@plt>:
   129e0:	add	ip, pc, #0, 12
   129e4:	add	ip, ip, #44, 20	; 0x2c000
   129e8:	ldr	pc, [ip, #1412]!	; 0x584

000129ec <timegm@plt>:
   129ec:	add	ip, pc, #0, 12
   129f0:	add	ip, ip, #44, 20	; 0x2c000
   129f4:	ldr	pc, [ip, #1404]!	; 0x57c

000129f8 <gpg_strerror@plt>:
   129f8:	add	ip, pc, #0, 12
   129fc:	add	ip, ip, #44, 20	; 0x2c000
   12a00:	ldr	pc, [ip, #1396]!	; 0x574

00012a04 <gpgrt_fopencookie@plt>:
   12a04:	add	ip, pc, #0, 12
   12a08:	add	ip, ip, #44, 20	; 0x2c000
   12a0c:	ldr	pc, [ip, #1388]!	; 0x56c

00012a10 <putc@plt>:
   12a10:	add	ip, pc, #0, 12
   12a14:	add	ip, ip, #44, 20	; 0x2c000
   12a18:	ldr	pc, [ip, #1380]!	; 0x564

00012a1c <getsockname@plt>:
   12a1c:	add	ip, pc, #0, 12
   12a20:	add	ip, ip, #44, 20	; 0x2c000
   12a24:	ldr	pc, [ip, #1372]!	; 0x55c

00012a28 <gpg_err_init@plt>:
   12a28:	add	ip, pc, #0, 12
   12a2c:	add	ip, ip, #44, 20	; 0x2c000
   12a30:	ldr	pc, [ip, #1364]!	; 0x554

00012a34 <remove@plt>:
   12a34:	add	ip, pc, #0, 12
   12a38:	add	ip, ip, #44, 20	; 0x2c000
   12a3c:	ldr	pc, [ip, #1356]!	; 0x54c

00012a40 <fopen64@plt>:
   12a40:	add	ip, pc, #0, 12
   12a44:	add	ip, ip, #44, 20	; 0x2c000
   12a48:	ldr	pc, [ip, #1348]!	; 0x544

00012a4c <qsort@plt>:
   12a4c:	add	ip, pc, #0, 12
   12a50:	add	ip, ip, #44, 20	; 0x2c000
   12a54:	ldr	pc, [ip, #1340]!	; 0x53c

00012a58 <gcry_create_nonce@plt>:
   12a58:	add	ip, pc, #0, 12
   12a5c:	add	ip, ip, #44, 20	; 0x2c000
   12a60:	ldr	pc, [ip, #1332]!	; 0x534

00012a64 <gcry_control@plt>:
   12a64:	add	ip, pc, #0, 12
   12a68:	add	ip, ip, #44, 20	; 0x2c000
   12a6c:	ldr	pc, [ip, #1324]!	; 0x52c

00012a70 <strpbrk@plt>:
   12a70:	add	ip, pc, #0, 12
   12a74:	add	ip, ip, #44, 20	; 0x2c000
   12a78:	ldr	pc, [ip, #1316]!	; 0x524

00012a7c <ksba_cert_get_image@plt>:
   12a7c:	add	ip, pc, #0, 12
   12a80:	add	ip, ip, #44, 20	; 0x2c000
   12a84:	ldr	pc, [ip, #1308]!	; 0x51c

00012a88 <socket@plt>:
   12a88:	add	ip, pc, #0, 12
   12a8c:	add	ip, ip, #44, 20	; 0x2c000
   12a90:	ldr	pc, [ip, #1300]!	; 0x514

00012a94 <ksba_set_malloc_hooks@plt>:
   12a94:	add	ip, pc, #0, 12
   12a98:	add	ip, ip, #44, 20	; 0x2c000
   12a9c:	ldr	pc, [ip, #1292]!	; 0x50c

00012aa0 <gpgrt_fprintf@plt>:
   12aa0:	add	ip, pc, #0, 12
   12aa4:	add	ip, ip, #44, 20	; 0x2c000
   12aa8:	ldr	pc, [ip, #1284]!	; 0x504

00012aac <bindtextdomain@plt>:
   12aac:	add	ip, pc, #0, 12
   12ab0:	add	ip, ip, #44, 20	; 0x2c000
   12ab4:	ldr	pc, [ip, #1276]!	; 0x4fc

00012ab8 <gcry_xcalloc@plt>:
   12ab8:	add	ip, pc, #0, 12
   12abc:	add	ip, ip, #44, 20	; 0x2c000
   12ac0:	ldr	pc, [ip, #1268]!	; 0x4f4

00012ac4 <gcry_set_log_handler@plt>:
   12ac4:	add	ip, pc, #0, 12
   12ac8:	add	ip, ip, #44, 20	; 0x2c000
   12acc:	ldr	pc, [ip, #1260]!	; 0x4ec

00012ad0 <chmod@plt>:
   12ad0:	add	ip, pc, #0, 12
   12ad4:	add	ip, ip, #44, 20	; 0x2c000
   12ad8:	ldr	pc, [ip, #1252]!	; 0x4e4

00012adc <fseek@plt>:
   12adc:	add	ip, pc, #0, 12
   12ae0:	add	ip, ip, #44, 20	; 0x2c000
   12ae4:	ldr	pc, [ip, #1244]!	; 0x4dc

00012ae8 <__xstat64@plt>:
   12ae8:	add	ip, pc, #0, 12
   12aec:	add	ip, ip, #44, 20	; 0x2c000
   12af0:	ldr	pc, [ip, #1236]!	; 0x4d4

00012af4 <isatty@plt>:
   12af4:	add	ip, pc, #0, 12
   12af8:	add	ip, ip, #44, 20	; 0x2c000
   12afc:	ldr	pc, [ip, #1228]!	; 0x4cc

00012b00 <unsetenv@plt>:
   12b00:	add	ip, pc, #0, 12
   12b04:	add	ip, ip, #44, 20	; 0x2c000
   12b08:	ldr	pc, [ip, #1220]!	; 0x4c4

00012b0c <fputs@plt>:
   12b0c:	add	ip, pc, #0, 12
   12b10:	add	ip, ip, #44, 20	; 0x2c000
   12b14:	ldr	pc, [ip, #1212]!	; 0x4bc

00012b18 <strncmp@plt>:
   12b18:	add	ip, pc, #0, 12
   12b1c:	add	ip, ip, #44, 20	; 0x2c000
   12b20:	ldr	pc, [ip, #1204]!	; 0x4b4

00012b24 <abort@plt>:
   12b24:	add	ip, pc, #0, 12
   12b28:	add	ip, ip, #44, 20	; 0x2c000
   12b2c:	ldr	pc, [ip, #1196]!	; 0x4ac

00012b30 <getc@plt>:
   12b30:	add	ip, pc, #0, 12
   12b34:	add	ip, ip, #44, 20	; 0x2c000
   12b38:	ldr	pc, [ip, #1188]!	; 0x4a4

00012b3c <gpgrt_fileno@plt>:
   12b3c:	add	ip, pc, #0, 12
   12b40:	add	ip, ip, #44, 20	; 0x2c000
   12b44:	ldr	pc, [ip, #1180]!	; 0x49c

00012b48 <close@plt>:
   12b48:	add	ip, pc, #0, 12
   12b4c:	add	ip, ip, #44, 20	; 0x2c000
   12b50:	ldr	pc, [ip, #1172]!	; 0x494

00012b54 <gcry_sexp_canon_len@plt>:
   12b54:	add	ip, pc, #0, 12
   12b58:	add	ip, ip, #44, 20	; 0x2c000
   12b5c:	ldr	pc, [ip, #1164]!	; 0x48c

00012b60 <gcry_strdup@plt>:
   12b60:	add	ip, pc, #0, 12
   12b64:	add	ip, ip, #44, 20	; 0x2c000
   12b68:	ldr	pc, [ip, #1156]!	; 0x484

00012b6c <connect@plt>:
   12b6c:	add	ip, pc, #0, 12
   12b70:	add	ip, ip, #44, 20	; 0x2c000
   12b74:	ldr	pc, [ip, #1148]!	; 0x47c

00012b78 <__assert_fail@plt>:
   12b78:	add	ip, pc, #0, 12
   12b7c:	add	ip, ip, #44, 20	; 0x2c000
   12b80:	ldr	pc, [ip, #1140]!	; 0x474

00012b84 <ftello64@plt>:
   12b84:	add	ip, pc, #0, 12
   12b88:	add	ip, ip, #44, 20	; 0x2c000
   12b8c:	ldr	pc, [ip, #1132]!	; 0x46c

Disassembly of section .text:

00012b90 <.text>:
   12b90:	ldr	r3, [pc, #840]	; 12ee0 <ftello64@plt+0x35c>
   12b94:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12b98:	sub	sp, sp, #72	; 0x48
   12b9c:	ldr	r3, [r3]
   12ba0:	str	r1, [sp]
   12ba4:	str	r3, [sp, #68]	; 0x44
   12ba8:	str	r0, [sp, #4]
   12bac:	bl	21368 <ftello64@plt+0xe7e4>
   12bb0:	ldr	r0, [pc, #812]	; 12ee4 <ftello64@plt+0x360>
   12bb4:	bl	1ec84 <ftello64@plt+0xc100>
   12bb8:	mov	r0, #37	; 0x25
   12bbc:	bl	12a64 <gcry_control@plt>
   12bc0:	add	r4, sp, #4
   12bc4:	mov	r1, #1
   12bc8:	ldr	r0, [pc, #792]	; 12ee8 <ftello64@plt+0x364>
   12bcc:	bl	1fcc8 <ftello64@plt+0xd144>
   12bd0:	bl	1aa54 <ftello64@plt+0x7ed0>
   12bd4:	mov	r2, sp
   12bd8:	mov	r1, r4
   12bdc:	mov	r0, #0
   12be0:	bl	2136c <ftello64@plt+0xe7e8>
   12be4:	mov	r1, #0
   12be8:	ldr	r0, [pc, #764]	; 12eec <ftello64@plt+0x368>
   12bec:	bl	12ac4 <gcry_set_log_handler@plt>
   12bf0:	ldr	r2, [pc, #760]	; 12ef0 <ftello64@plt+0x36c>
   12bf4:	ldr	r1, [pc, #760]	; 12ef4 <ftello64@plt+0x370>
   12bf8:	ldr	r0, [pc, #760]	; 12ef8 <ftello64@plt+0x374>
   12bfc:	bl	12a94 <ksba_set_malloc_hooks@plt>
   12c00:	mov	r7, #0
   12c04:	str	r4, [sp, #12]
   12c08:	ldr	r6, [pc, #748]	; 12efc <ftello64@plt+0x378>
   12c0c:	ldr	r4, [pc, #748]	; 12f00 <ftello64@plt+0x37c>
   12c10:	ldr	r5, [pc, #748]	; 12f04 <ftello64@plt+0x380>
   12c14:	mov	r9, r7
   12c18:	mov	r8, r7
   12c1c:	mvn	sl, #0
   12c20:	mov	r3, #1
   12c24:	str	sp, [sp, #16]
   12c28:	str	r3, [sp, #20]
   12c2c:	mov	r1, r4
   12c30:	add	r0, sp, #12
   12c34:	bl	1d70c <ftello64@plt+0xab88>
   12c38:	cmp	r0, #0
   12c3c:	beq	12cac <ftello64@plt+0x128>
   12c40:	ldr	r3, [sp, #28]
   12c44:	cmp	r3, r6
   12c48:	bgt	12c78 <ftello64@plt+0xf4>
   12c4c:	cmp	r3, #500	; 0x1f4
   12c50:	movgt	r8, r3
   12c54:	bgt	12c2c <ftello64@plt+0xa8>
   12c58:	cmp	r3, #110	; 0x6e
   12c5c:	moveq	r7, #1
   12c60:	beq	12c2c <ftello64@plt+0xa8>
   12c64:	cmp	r3, #118	; 0x76
   12c68:	beq	12c2c <ftello64@plt+0xa8>
   12c6c:	mov	r3, #2
   12c70:	str	r3, [sp, #24]
   12c74:	b	12c2c <ftello64@plt+0xa8>
   12c78:	cmp	r3, r5
   12c7c:	beq	12ca4 <ftello64@plt+0x120>
   12c80:	ble	12c94 <ftello64@plt+0x110>
   12c84:	cmp	r3, #512	; 0x200
   12c88:	ldreq	sl, [sp, #36]	; 0x24
   12c8c:	beq	12c2c <ftello64@plt+0xa8>
   12c90:	b	12c6c <ftello64@plt+0xe8>
   12c94:	ldr	r2, [pc, #620]	; 12f08 <ftello64@plt+0x384>
   12c98:	cmp	r3, r2
   12c9c:	ble	12c2c <ftello64@plt+0xa8>
   12ca0:	b	12c6c <ftello64@plt+0xe8>
   12ca4:	ldr	r9, [sp, #36]	; 0x24
   12ca8:	b	12c2c <ftello64@plt+0xa8>
   12cac:	cmp	r9, sl
   12cb0:	bhi	12d8c <ftello64@plt+0x208>
   12cb4:	mov	r0, #0
   12cb8:	bl	1fc5c <ftello64@plt+0xd0d8>
   12cbc:	cmp	r0, #0
   12cc0:	bne	12d84 <ftello64@plt+0x200>
   12cc4:	cmp	r8, #0
   12cc8:	bne	12d18 <ftello64@plt+0x194>
   12ccc:	ldr	r3, [sp, #4]
   12cd0:	cmp	r3, #0
   12cd4:	ldrne	r3, [sp]
   12cd8:	ldrne	r4, [pc, #556]	; 12f0c <ftello64@plt+0x388>
   12cdc:	beq	12e28 <ftello64@plt+0x2a4>
   12ce0:	ldr	r0, [r3]
   12ce4:	ldr	r2, [r4]
   12ce8:	mov	r1, #0
   12cec:	bl	1a130 <ftello64@plt+0x75ac>
   12cf0:	ldr	r2, [sp, #4]
   12cf4:	ldr	r3, [sp]
   12cf8:	sub	r2, r2, #1
   12cfc:	add	r3, r3, #4
   12d00:	cmp	r2, #0
   12d04:	str	r2, [sp, #4]
   12d08:	str	r3, [sp]
   12d0c:	bne	12ce0 <ftello64@plt+0x15c>
   12d10:	mov	r0, #0
   12d14:	bl	136cc <ftello64@plt+0xb48>
   12d18:	cmp	r8, #504	; 0x1f8
   12d1c:	beq	12de0 <ftello64@plt+0x25c>
   12d20:	ldr	r3, [pc, #488]	; 12f10 <ftello64@plt+0x38c>
   12d24:	cmp	r8, r3
   12d28:	beq	12d98 <ftello64@plt+0x214>
   12d2c:	ldr	r3, [pc, #456]	; 12efc <ftello64@plt+0x378>
   12d30:	cmp	r8, r3
   12d34:	beq	12e48 <ftello64@plt+0x2c4>
   12d38:	ldr	r3, [pc, #468]	; 12f14 <ftello64@plt+0x390>
   12d3c:	cmp	r8, r3
   12d40:	bne	12e3c <ftello64@plt+0x2b8>
   12d44:	ldr	r3, [sp, #4]
   12d48:	cmp	r3, #0
   12d4c:	ldrne	r3, [sp]
   12d50:	beq	12ed0 <ftello64@plt+0x34c>
   12d54:	ldr	r0, [r3]
   12d58:	mov	r1, r7
   12d5c:	bl	13134 <ftello64@plt+0x5b0>
   12d60:	ldr	r2, [sp, #4]
   12d64:	ldr	r3, [sp]
   12d68:	sub	r2, r2, #1
   12d6c:	add	r3, r3, #4
   12d70:	cmp	r2, #0
   12d74:	str	r2, [sp, #4]
   12d78:	str	r3, [sp]
   12d7c:	bne	12d54 <ftello64@plt+0x1d0>
   12d80:	b	12d10 <ftello64@plt+0x18c>
   12d84:	mov	r0, #2
   12d88:	bl	127b8 <exit@plt>
   12d8c:	ldr	r0, [pc, #388]	; 12f18 <ftello64@plt+0x394>
   12d90:	bl	1ff70 <ftello64@plt+0xd3ec>
   12d94:	b	12cb4 <ftello64@plt+0x130>
   12d98:	ldr	r1, [sp, #4]
   12d9c:	cmp	r1, #0
   12da0:	beq	12ea8 <ftello64@plt+0x324>
   12da4:	ldr	r4, [pc, #352]	; 12f0c <ftello64@plt+0x388>
   12da8:	ldr	r3, [sp]
   12dac:	ldr	r0, [r3]
   12db0:	ldr	r2, [r4]
   12db4:	mov	r1, #0
   12db8:	bl	1a4d8 <ftello64@plt+0x7954>
   12dbc:	ldr	r2, [sp, #4]
   12dc0:	ldr	r3, [sp]
   12dc4:	sub	r2, r2, #1
   12dc8:	add	r3, r3, #4
   12dcc:	cmp	r2, #0
   12dd0:	str	r2, [sp, #4]
   12dd4:	str	r3, [sp]
   12dd8:	bne	12dac <ftello64@plt+0x228>
   12ddc:	b	12d10 <ftello64@plt+0x18c>
   12de0:	ldr	r3, [sp, #4]
   12de4:	cmp	r3, #0
   12de8:	beq	12e94 <ftello64@plt+0x310>
   12dec:	ldr	r4, [pc, #280]	; 12f0c <ftello64@plt+0x388>
   12df0:	ldr	r3, [sp]
   12df4:	ldr	r0, [r3]
   12df8:	ldr	r2, [r4]
   12dfc:	mov	r1, #1
   12e00:	bl	1a130 <ftello64@plt+0x75ac>
   12e04:	ldr	r2, [sp, #4]
   12e08:	ldr	r3, [sp]
   12e0c:	sub	r2, r2, #1
   12e10:	add	r3, r3, #4
   12e14:	cmp	r2, #0
   12e18:	str	r2, [sp, #4]
   12e1c:	str	r3, [sp]
   12e20:	bne	12df4 <ftello64@plt+0x270>
   12e24:	b	12d10 <ftello64@plt+0x18c>
   12e28:	ldr	r3, [pc, #220]	; 12f0c <ftello64@plt+0x388>
   12e2c:	mov	r1, r8
   12e30:	ldr	r2, [r3]
   12e34:	bl	1a130 <ftello64@plt+0x75ac>
   12e38:	b	12d10 <ftello64@plt+0x18c>
   12e3c:	ldr	r0, [pc, #216]	; 12f1c <ftello64@plt+0x398>
   12e40:	bl	1ff70 <ftello64@plt+0xd3ec>
   12e44:	b	12d10 <ftello64@plt+0x18c>
   12e48:	ldr	r3, [sp, #4]
   12e4c:	cmp	r3, #0
   12e50:	beq	12eb8 <ftello64@plt+0x334>
   12e54:	ldr	r4, [pc, #176]	; 12f0c <ftello64@plt+0x388>
   12e58:	ldr	r3, [sp]
   12e5c:	ldr	r0, [r3]
   12e60:	mov	r2, sl
   12e64:	ldr	r3, [r4]
   12e68:	mov	r1, r9
   12e6c:	bl	1a8f4 <ftello64@plt+0x7d70>
   12e70:	ldr	r2, [sp, #4]
   12e74:	ldr	r3, [sp]
   12e78:	sub	r2, r2, #1
   12e7c:	add	r3, r3, #4
   12e80:	cmp	r2, #0
   12e84:	str	r2, [sp, #4]
   12e88:	str	r3, [sp]
   12e8c:	bne	12e5c <ftello64@plt+0x2d8>
   12e90:	b	12d10 <ftello64@plt+0x18c>
   12e94:	ldr	r3, [pc, #112]	; 12f0c <ftello64@plt+0x388>
   12e98:	mov	r1, #1
   12e9c:	ldr	r2, [r3]
   12ea0:	bl	1a130 <ftello64@plt+0x75ac>
   12ea4:	b	12d10 <ftello64@plt+0x18c>
   12ea8:	ldr	r3, [pc, #92]	; 12f0c <ftello64@plt+0x388>
   12eac:	ldr	r2, [r3]
   12eb0:	bl	1a4d8 <ftello64@plt+0x7954>
   12eb4:	b	12d10 <ftello64@plt+0x18c>
   12eb8:	ldr	r3, [pc, #76]	; 12f0c <ftello64@plt+0x388>
   12ebc:	mov	r2, sl
   12ec0:	mov	r1, r9
   12ec4:	ldr	r3, [r3]
   12ec8:	bl	1a8f4 <ftello64@plt+0x7d70>
   12ecc:	b	12d10 <ftello64@plt+0x18c>
   12ed0:	mov	r1, r7
   12ed4:	ldr	r0, [pc, #68]	; 12f20 <ftello64@plt+0x39c>
   12ed8:	bl	13134 <ftello64@plt+0x5b0>
   12edc:	b	12d10 <ftello64@plt+0x18c>
   12ee0:	andeq	lr, r3, r0, lsl fp
   12ee4:			; <UNDEFINED> instruction: 0x000135b0
   12ee8:	andeq	sl, r2, r0, ror #27
   12eec:	andeq	r3, r1, r4, lsl r0
   12ef0:	andeq	r2, r1, r0, lsr r5
   12ef4:	andeq	r2, r1, ip, lsr #18
   12ef8:	andeq	r2, r1, ip, lsl #7
   12efc:	strdeq	r0, [r0], -fp
   12f00:	andeq	pc, r3, r8
   12f04:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12f08:	strdeq	r0, [r0], -sp
   12f0c:	andeq	pc, r3, ip, lsr r1	; <UNPREDICTABLE>
   12f10:	strdeq	r0, [r0], -sl
   12f14:	strdeq	r0, [r0], -r9
   12f18:	andeq	sl, r2, r8, ror #27
   12f1c:	andeq	sl, r2, ip, lsl lr
   12f20:	andeq	sl, r2, r4, lsr #23
   12f24:	mov	fp, #0
   12f28:	mov	lr, #0
   12f2c:	pop	{r1}		; (ldr r1, [sp], #4)
   12f30:	mov	r2, sp
   12f34:	push	{r2}		; (str r2, [sp, #-4]!)
   12f38:	push	{r0}		; (str r0, [sp, #-4]!)
   12f3c:	ldr	ip, [pc, #16]	; 12f54 <ftello64@plt+0x3d0>
   12f40:	push	{ip}		; (str ip, [sp, #-4]!)
   12f44:	ldr	r0, [pc, #12]	; 12f58 <ftello64@plt+0x3d4>
   12f48:	ldr	r3, [pc, #12]	; 12f5c <ftello64@plt+0x3d8>
   12f4c:	bl	12710 <__libc_start_main@plt>
   12f50:	bl	12b24 <abort@plt>
   12f54:	andeq	sl, r2, r8, asr fp
   12f58:	muleq	r1, r0, fp
   12f5c:	strdeq	sl, [r2], -r8
   12f60:	ldr	r3, [pc, #20]	; 12f7c <ftello64@plt+0x3f8>
   12f64:	ldr	r2, [pc, #20]	; 12f80 <ftello64@plt+0x3fc>
   12f68:	add	r3, pc, r3
   12f6c:	ldr	r2, [r3, r2]
   12f70:	cmp	r2, #0
   12f74:	bxeq	lr
   12f78:	b	12764 <__gmon_start__@plt>
   12f7c:	andeq	fp, r2, r0, asr #27
   12f80:	andeq	r0, r0, ip, asr #5
   12f84:	ldr	r0, [pc, #24]	; 12fa4 <ftello64@plt+0x420>
   12f88:	ldr	r3, [pc, #24]	; 12fa8 <ftello64@plt+0x424>
   12f8c:	cmp	r3, r0
   12f90:	bxeq	lr
   12f94:	ldr	r3, [pc, #16]	; 12fac <ftello64@plt+0x428>
   12f98:	cmp	r3, #0
   12f9c:	bxeq	lr
   12fa0:	bx	r3
   12fa4:	andeq	pc, r3, r0, lsr r1	; <UNPREDICTABLE>
   12fa8:	andeq	pc, r3, r0, lsr r1	; <UNPREDICTABLE>
   12fac:	andeq	r0, r0, r0
   12fb0:	ldr	r0, [pc, #36]	; 12fdc <ftello64@plt+0x458>
   12fb4:	ldr	r1, [pc, #36]	; 12fe0 <ftello64@plt+0x45c>
   12fb8:	sub	r1, r1, r0
   12fbc:	asr	r1, r1, #2
   12fc0:	add	r1, r1, r1, lsr #31
   12fc4:	asrs	r1, r1, #1
   12fc8:	bxeq	lr
   12fcc:	ldr	r3, [pc, #16]	; 12fe4 <ftello64@plt+0x460>
   12fd0:	cmp	r3, #0
   12fd4:	bxeq	lr
   12fd8:	bx	r3
   12fdc:	andeq	pc, r3, r0, lsr r1	; <UNPREDICTABLE>
   12fe0:	andeq	pc, r3, r0, lsr r1	; <UNPREDICTABLE>
   12fe4:	andeq	r0, r0, r0
   12fe8:	push	{r4, lr}
   12fec:	ldr	r4, [pc, #24]	; 1300c <ftello64@plt+0x488>
   12ff0:	ldrb	r3, [r4]
   12ff4:	cmp	r3, #0
   12ff8:	popne	{r4, pc}
   12ffc:	bl	12f84 <ftello64@plt+0x400>
   13000:	mov	r3, #1
   13004:	strb	r3, [r4]
   13008:	pop	{r4, pc}
   1300c:	andeq	pc, r3, r0, asr #2
   13010:	b	12fb0 <ftello64@plt+0x42c>
   13014:	cmp	r1, #20
   13018:	mov	ip, r2
   1301c:	beq	13078 <ftello64@plt+0x4f4>
   13020:	ble	13054 <ftello64@plt+0x4d0>
   13024:	cmp	r1, #50	; 0x32
   13028:	moveq	r0, #6
   1302c:	beq	13048 <ftello64@plt+0x4c4>
   13030:	cmp	r1, #100	; 0x64
   13034:	moveq	r0, #7
   13038:	beq	13048 <ftello64@plt+0x4c4>
   1303c:	cmp	r1, #40	; 0x28
   13040:	moveq	r0, #5
   13044:	movne	r0, #4
   13048:	mov	r2, r3
   1304c:	mov	r1, ip
   13050:	b	1febc <ftello64@plt+0xd338>
   13054:	cmp	r1, #0
   13058:	moveq	r0, #1
   1305c:	beq	13048 <ftello64@plt+0x4c4>
   13060:	cmp	r1, #10
   13064:	moveq	r0, #2
   13068:	movne	r0, #4
   1306c:	mov	r2, r3
   13070:	mov	r1, ip
   13074:	b	1febc <ftello64@plt+0xd338>
   13078:	mov	r0, #3
   1307c:	b	13048 <ftello64@plt+0x4c4>
   13080:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13084:	subs	r6, r1, #0
   13088:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1308c:	mov	r4, #0
   13090:	mov	r5, r0
   13094:	ldr	r7, [pc, #140]	; 13128 <ftello64@plt+0x5a4>
   13098:	ldr	r9, [pc, #140]	; 1312c <ftello64@plt+0x5a8>
   1309c:	ldr	r8, [pc, #140]	; 13130 <ftello64@plt+0x5ac>
   130a0:	mov	r3, r4
   130a4:	b	130dc <ftello64@plt+0x558>
   130a8:	cmp	r4, #0
   130ac:	beq	130b8 <ftello64@plt+0x534>
   130b0:	tst	r3, #7
   130b4:	beq	13108 <ftello64@plt+0x584>
   130b8:	ldrb	r2, [r5]
   130bc:	mov	r1, r7
   130c0:	mov	r0, #1
   130c4:	bl	128c0 <__printf_chk@plt>
   130c8:	add	r4, r4, #1
   130cc:	cmp	r4, r6
   130d0:	add	r5, r5, #1
   130d4:	mov	r3, r4
   130d8:	popcs	{r4, r5, r6, r7, r8, r9, sl, pc}
   130dc:	cmp	r6, #20
   130e0:	bne	130a8 <ftello64@plt+0x524>
   130e4:	cmp	r4, #10
   130e8:	beq	13118 <ftello64@plt+0x594>
   130ec:	ldrb	r3, [r5, #1]
   130f0:	mov	r1, r8
   130f4:	ldrb	r2, [r5], #1
   130f8:	mov	r0, #1
   130fc:	add	r4, r4, r0
   13100:	bl	128c0 <__printf_chk@plt>
   13104:	b	130c8 <ftello64@plt+0x544>
   13108:	ldr	r1, [r9]
   1310c:	mov	r0, #32
   13110:	bl	12a10 <putc@plt>
   13114:	b	130b8 <ftello64@plt+0x534>
   13118:	ldr	r1, [r9]
   1311c:	mov	r0, #32
   13120:	bl	12a10 <putc@plt>
   13124:	b	130ec <ftello64@plt+0x568>
   13128:	muleq	r2, ip, fp
   1312c:	andeq	pc, r3, ip, lsr r1	; <UNPREDICTABLE>
   13130:	muleq	r2, r0, fp
   13134:	ldr	r3, [pc, #1056]	; 1355c <ftello64@plt+0x9d8>
   13138:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1313c:	sub	sp, sp, #252	; 0xfc
   13140:	ldr	r3, [r3]
   13144:	mov	fp, r1
   13148:	ldr	r1, [pc, #1040]	; 13560 <ftello64@plt+0x9dc>
   1314c:	str	r0, [sp, #16]
   13150:	str	r3, [sp, #244]	; 0xf4
   13154:	bl	123ec <strcmp@plt>
   13158:	subs	r4, r0, #0
   1315c:	bne	13428 <ftello64@plt+0x8a4>
   13160:	ldr	r3, [pc, #1020]	; 13564 <ftello64@plt+0x9e0>
   13164:	ldr	r8, [pc, #1020]	; 13568 <ftello64@plt+0x9e4>
   13168:	mov	r5, r4
   1316c:	ldr	r6, [r3]
   13170:	mov	r7, r4
   13174:	b	13184 <ftello64@plt+0x600>
   13178:	cmp	r0, #8192	; 0x2000
   1317c:	add	r5, r5, r0
   13180:	bne	131dc <ftello64@plt+0x658>
   13184:	cmp	r7, #0
   13188:	add	r4, r4, #8192	; 0x2000
   1318c:	beq	133a0 <ftello64@plt+0x81c>
   13190:	mov	r0, r7
   13194:	mov	r1, r4
   13198:	bl	1292c <gcry_realloc@plt>
   1319c:	mov	r7, r0
   131a0:	cmp	r7, #0
   131a4:	beq	13540 <ftello64@plt+0x9bc>
   131a8:	mov	r3, r6
   131ac:	mov	r2, #8192	; 0x2000
   131b0:	mov	r1, #1
   131b4:	add	r0, r7, r5
   131b8:	bl	12680 <fread@plt>
   131bc:	cmp	r0, r8
   131c0:	bhi	13178 <ftello64@plt+0x5f4>
   131c4:	mov	r9, r0
   131c8:	mov	r0, r6
   131cc:	bl	124c4 <ferror@plt>
   131d0:	cmp	r0, #0
   131d4:	addeq	r5, r5, r9
   131d8:	bne	134c0 <ftello64@plt+0x93c>
   131dc:	mov	r6, r7
   131e0:	str	r7, [sp, #20]
   131e4:	ldr	r8, [pc, #896]	; 1356c <ftello64@plt+0x9e8>
   131e8:	ldr	sl, [pc, #896]	; 13570 <ftello64@plt+0x9ec>
   131ec:	ldr	r9, [pc, #896]	; 13574 <ftello64@plt+0x9f0>
   131f0:	ldr	r7, [sp, #16]
   131f4:	b	13238 <ftello64@plt+0x6b4>
   131f8:	uxth	r2, r0
   131fc:	cmp	r2, #58	; 0x3a
   13200:	beq	13400 <ftello64@plt+0x87c>
   13204:	cmp	r2, #84	; 0x54
   13208:	beq	13230 <ftello64@plt+0x6ac>
   1320c:	ldr	r0, [r8]
   13210:	bl	12458 <fflush@plt>
   13214:	mov	r0, r4
   13218:	bl	129f8 <gpg_strerror@plt>
   1321c:	mov	r1, r7
   13220:	mov	r2, r0
   13224:	ldr	r0, [pc, #844]	; 13578 <ftello64@plt+0x9f4>
   13228:	bl	1ff0c <ftello64@plt+0xd388>
   1322c:	ldr	r3, [sp, #28]
   13230:	add	r6, r6, r3
   13234:	sub	r5, r5, r3
   13238:	add	r3, sp, #136	; 0x88
   1323c:	add	r2, sp, #28
   13240:	mov	r1, r5
   13244:	mov	r0, r6
   13248:	bl	18dbc <ftello64@plt+0x6238>
   1324c:	ldr	r3, [sp, #28]
   13250:	cmp	r3, r5
   13254:	mov	r4, r0
   13258:	bhi	1352c <ftello64@plt+0x9a8>
   1325c:	cmp	r0, #0
   13260:	bne	131f8 <ftello64@plt+0x674>
   13264:	cmp	fp, #0
   13268:	beq	13354 <ftello64@plt+0x7d0>
   1326c:	ldrb	r1, [sp, #167]	; 0xa7
   13270:	ldrb	r2, [sp, #166]	; 0xa6
   13274:	ldrb	r3, [sp, #165]	; 0xa5
   13278:	str	r1, [sp, #8]
   1327c:	str	r2, [sp, #4]
   13280:	str	r3, [sp]
   13284:	ldr	r2, [sp, #156]	; 0x9c
   13288:	ldrb	r3, [sp, #164]	; 0xa4
   1328c:	ldr	r1, [pc, #744]	; 1357c <ftello64@plt+0x9f8>
   13290:	mov	r0, #1
   13294:	bl	128c0 <__printf_chk@plt>
   13298:	ldr	r1, [sp, #168]	; 0xa8
   1329c:	add	r0, sp, #172	; 0xac
   132a0:	bl	13080 <ftello64@plt+0x4fc>
   132a4:	ldr	r1, [r8]
   132a8:	mov	r0, #10
   132ac:	bl	12a10 <putc@plt>
   132b0:	ldr	r3, [sp, #140]	; 0x8c
   132b4:	cmp	r3, #0
   132b8:	beq	13310 <ftello64@plt+0x78c>
   132bc:	add	r4, sp, #192	; 0xc0
   132c0:	ldrb	r1, [r4, #15]
   132c4:	ldrb	r3, [r4, #12]
   132c8:	ldr	r2, [r4, #4]
   132cc:	str	r1, [sp, #8]
   132d0:	ldrb	r1, [r4, #14]
   132d4:	mov	r0, #1
   132d8:	str	r1, [sp, #4]
   132dc:	ldrb	ip, [r4, #13]
   132e0:	mov	r1, sl
   132e4:	str	ip, [sp]
   132e8:	bl	128c0 <__printf_chk@plt>
   132ec:	ldr	r1, [r4, #16]
   132f0:	add	r0, r4, #20
   132f4:	bl	13080 <ftello64@plt+0x4fc>
   132f8:	ldr	r1, [r8]
   132fc:	mov	r0, #10
   13300:	bl	12a10 <putc@plt>
   13304:	ldr	r4, [r4]
   13308:	cmp	r4, #0
   1330c:	bne	132c0 <ftello64@plt+0x73c>
   13310:	ldr	r3, [sp, #144]	; 0x90
   13314:	cmp	r3, #0
   13318:	beq	13344 <ftello64@plt+0x7c0>
   1331c:	add	r4, sp, #232	; 0xe8
   13320:	ldr	r3, [r4, #4]
   13324:	ldr	r2, [r4, #8]
   13328:	add	r3, r6, r3
   1332c:	mov	r1, r9
   13330:	mov	r0, #1
   13334:	bl	128c0 <__printf_chk@plt>
   13338:	ldr	r4, [r4]
   1333c:	cmp	r4, #0
   13340:	bne	13320 <ftello64@plt+0x79c>
   13344:	add	r0, sp, #136	; 0x88
   13348:	bl	18d48 <ftello64@plt+0x61c4>
   1334c:	ldr	r3, [sp, #28]
   13350:	b	13230 <ftello64@plt+0x6ac>
   13354:	str	fp, [sp]
   13358:	mov	r2, r6
   1335c:	add	r1, sp, #136	; 0x88
   13360:	add	r0, sp, #32
   13364:	bl	14798 <ftello64@plt+0x1c14>
   13368:	subs	r4, r0, #0
   1336c:	beq	133b0 <ftello64@plt+0x82c>
   13370:	ldr	r0, [r8]
   13374:	bl	12458 <fflush@plt>
   13378:	mov	r0, r4
   1337c:	bl	129f8 <gpg_strerror@plt>
   13380:	mov	r1, r7
   13384:	mov	r2, r0
   13388:	ldr	r0, [pc, #496]	; 13580 <ftello64@plt+0x9fc>
   1338c:	bl	1ff70 <ftello64@plt+0xd3ec>
   13390:	add	r0, sp, #136	; 0x88
   13394:	bl	18d48 <ftello64@plt+0x61c4>
   13398:	ldr	r3, [sp, #28]
   1339c:	b	13230 <ftello64@plt+0x6ac>
   133a0:	mov	r0, r4
   133a4:	bl	1238c <gcry_malloc@plt>
   133a8:	mov	r7, r0
   133ac:	b	131a0 <ftello64@plt+0x61c>
   133b0:	ldr	r1, [r8]
   133b4:	ldr	r0, [sp, #32]
   133b8:	bl	15494 <ftello64@plt+0x2910>
   133bc:	mov	r4, r0
   133c0:	ldr	r0, [sp, #32]
   133c4:	bl	146e4 <ftello64@plt+0x1b60>
   133c8:	cmp	r4, #0
   133cc:	beq	13344 <ftello64@plt+0x7c0>
   133d0:	ldr	r0, [r8]
   133d4:	bl	12458 <fflush@plt>
   133d8:	mov	r0, r4
   133dc:	bl	129f8 <gpg_strerror@plt>
   133e0:	mov	r1, r7
   133e4:	mov	r2, r0
   133e8:	ldr	r0, [pc, #404]	; 13584 <ftello64@plt+0xa00>
   133ec:	bl	1ff70 <ftello64@plt+0xd3ec>
   133f0:	add	r0, sp, #136	; 0x88
   133f4:	bl	18d48 <ftello64@plt+0x61c4>
   133f8:	ldr	r3, [sp, #28]
   133fc:	b	13230 <ftello64@plt+0x6ac>
   13400:	ldr	r7, [sp, #20]
   13404:	mov	r0, r7
   13408:	bl	12530 <gcry_free@plt>
   1340c:	ldr	r3, [pc, #328]	; 1355c <ftello64@plt+0x9d8>
   13410:	ldr	r2, [sp, #244]	; 0xf4
   13414:	ldr	r3, [r3]
   13418:	cmp	r2, r3
   1341c:	bne	13558 <ftello64@plt+0x9d4>
   13420:	add	sp, sp, #252	; 0xfc
   13424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13428:	ldr	r1, [pc, #344]	; 13588 <ftello64@plt+0xa04>
   1342c:	ldr	r0, [sp, #16]
   13430:	bl	12a40 <fopen64@plt>
   13434:	subs	r4, r0, #0
   13438:	beq	1350c <ftello64@plt+0x988>
   1343c:	bl	128e4 <fileno@plt>
   13440:	add	r2, sp, #32
   13444:	mov	r1, r0
   13448:	mov	r0, #3
   1344c:	bl	12620 <__fxstat64@plt>
   13450:	cmp	r0, #0
   13454:	bne	134e4 <ftello64@plt+0x960>
   13458:	ldr	r5, [sp, #80]	; 0x50
   1345c:	add	r0, r5, #1
   13460:	bl	1238c <gcry_malloc@plt>
   13464:	subs	r7, r0, #0
   13468:	beq	13540 <ftello64@plt+0x9bc>
   1346c:	mov	r3, r4
   13470:	mov	r2, #1
   13474:	mov	r1, r5
   13478:	bl	12680 <fread@plt>
   1347c:	cmp	r0, #1
   13480:	bne	13490 <ftello64@plt+0x90c>
   13484:	mov	r0, r4
   13488:	bl	12938 <fclose@plt>
   1348c:	b	131dc <ftello64@plt+0x658>
   13490:	bl	12848 <__errno_location@plt>
   13494:	ldr	r0, [r0]
   13498:	bl	1271c <strerror@plt>
   1349c:	ldr	r1, [sp, #16]
   134a0:	mov	r2, r0
   134a4:	ldr	r0, [pc, #224]	; 1358c <ftello64@plt+0xa08>
   134a8:	bl	1ff70 <ftello64@plt+0xd3ec>
   134ac:	mov	r0, r4
   134b0:	bl	12938 <fclose@plt>
   134b4:	mov	r0, r7
   134b8:	bl	12530 <gcry_free@plt>
   134bc:	b	1340c <ftello64@plt+0x888>
   134c0:	bl	12848 <__errno_location@plt>
   134c4:	ldr	r0, [r0]
   134c8:	bl	1271c <strerror@plt>
   134cc:	mov	r1, r0
   134d0:	ldr	r0, [pc, #184]	; 13590 <ftello64@plt+0xa0c>
   134d4:	bl	1ff70 <ftello64@plt+0xd3ec>
   134d8:	mov	r0, r7
   134dc:	bl	12530 <gcry_free@plt>
   134e0:	b	1340c <ftello64@plt+0x888>
   134e4:	bl	12848 <__errno_location@plt>
   134e8:	ldr	r0, [r0]
   134ec:	bl	1271c <strerror@plt>
   134f0:	ldr	r1, [sp, #16]
   134f4:	mov	r2, r0
   134f8:	ldr	r0, [pc, #148]	; 13594 <ftello64@plt+0xa10>
   134fc:	bl	1ff70 <ftello64@plt+0xd3ec>
   13500:	mov	r0, r4
   13504:	bl	12938 <fclose@plt>
   13508:	b	1340c <ftello64@plt+0x888>
   1350c:	bl	12848 <__errno_location@plt>
   13510:	ldr	r0, [r0]
   13514:	bl	1271c <strerror@plt>
   13518:	ldr	r1, [sp, #16]
   1351c:	mov	r2, r0
   13520:	ldr	r0, [pc, #112]	; 13598 <ftello64@plt+0xa14>
   13524:	bl	1ff70 <ftello64@plt+0xd3ec>
   13528:	b	1340c <ftello64@plt+0x888>
   1352c:	ldr	r3, [pc, #104]	; 1359c <ftello64@plt+0xa18>
   13530:	ldr	r2, [pc, #104]	; 135a0 <ftello64@plt+0xa1c>
   13534:	ldr	r1, [pc, #104]	; 135a4 <ftello64@plt+0xa20>
   13538:	ldr	r0, [pc, #104]	; 135a8 <ftello64@plt+0xa24>
   1353c:	bl	12b78 <__assert_fail@plt>
   13540:	bl	12848 <__errno_location@plt>
   13544:	ldr	r0, [r0]
   13548:	bl	1271c <strerror@plt>
   1354c:	mov	r1, r0
   13550:	ldr	r0, [pc, #84]	; 135ac <ftello64@plt+0xa28>
   13554:	bl	1fff4 <ftello64@plt+0xd470>
   13558:	bl	12590 <__stack_chk_fail@plt>
   1355c:	andeq	lr, r3, r0, lsl fp
   13560:	andeq	sl, r2, r4, lsr #23
   13564:	andeq	pc, r3, r8, lsr r1	; <UNPREDICTABLE>
   13568:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   1356c:	andeq	pc, r3, ip, lsr r1	; <UNPREDICTABLE>
   13570:	andeq	sl, r2, r0, lsr #25
   13574:			; <UNDEFINED> instruction: 0x0002acbc
   13578:	andeq	sl, r2, r8, asr ip
   1357c:	andeq	sl, r2, r4, lsl #25
   13580:	andeq	sl, r2, r8, asr #25
   13584:	strdeq	sl, [r2], -r4
   13588:	andeq	sl, r2, r4, ror #23
   1358c:	andeq	sl, r2, r8, lsl ip
   13590:	andeq	sl, r2, r4, asr #23
   13594:	andeq	sl, r2, r0, lsl #24
   13598:	andeq	sl, r2, r8, ror #23
   1359c:	andeq	sl, r2, r0, lsl #23
   135a0:	andeq	r0, r0, r6, lsl #3
   135a4:	andeq	sl, r2, r0, lsr ip
   135a8:	andeq	sl, r2, r4, asr #24
   135ac:	andeq	sl, r2, r8, lsr #23
   135b0:	sub	r0, r0, #1
   135b4:	cmp	r0, #40	; 0x28
   135b8:	ldrls	pc, [pc, r0, lsl #2]
   135bc:	b	136ac <ftello64@plt+0xb28>
   135c0:	muleq	r1, r4, r6
   135c4:	andeq	r3, r1, ip, lsr #13
   135c8:	andeq	r3, r1, ip, lsr #13
   135cc:	andeq	r3, r1, ip, lsr #13
   135d0:	andeq	r3, r1, ip, lsr #13
   135d4:	andeq	r3, r1, ip, lsr #13
   135d8:	andeq	r3, r1, ip, lsr #13
   135dc:	andeq	r3, r1, ip, lsr #13
   135e0:	andeq	r3, r1, ip, lsr #13
   135e4:	andeq	r3, r1, ip, lsr #13
   135e8:	andeq	r3, r1, r4, ror #12
   135ec:	andeq	r3, r1, ip, lsr #13
   135f0:	andeq	r3, r1, r4, lsr #13
   135f4:	andeq	r3, r1, ip, lsr #13
   135f8:	andeq	r3, r1, ip, lsr #13
   135fc:	andeq	r3, r1, ip, lsr #13
   13600:	andeq	r3, r1, ip, ror #12
   13604:	andeq	r3, r1, ip, lsr #13
   13608:	andeq	r3, r1, r4, ror r6
   1360c:	andeq	r3, r1, ip, lsr #13
   13610:	andeq	r3, r1, ip, lsr #13
   13614:	andeq	r3, r1, ip, lsr #13
   13618:	andeq	r3, r1, ip, lsr #13
   1361c:	andeq	r3, r1, ip, lsr #13
   13620:	andeq	r3, r1, ip, lsr #13
   13624:	andeq	r3, r1, ip, lsr #13
   13628:	andeq	r3, r1, ip, lsr #13
   1362c:	andeq	r3, r1, ip, lsr #13
   13630:	andeq	r3, r1, ip, lsr #13
   13634:	andeq	r3, r1, ip, lsr #13
   13638:	andeq	r3, r1, ip, lsr #13
   1363c:	andeq	r3, r1, ip, lsr #13
   13640:	andeq	r3, r1, ip, lsr #13
   13644:	andeq	r3, r1, ip, lsr #13
   13648:	andeq	r3, r1, ip, lsr #13
   1364c:	andeq	r3, r1, ip, lsr #13
   13650:	andeq	r3, r1, ip, lsr #13
   13654:	andeq	r3, r1, ip, lsr #13
   13658:	andeq	r3, r1, ip, lsr #13
   1365c:	muleq	r1, r4, r6
   13660:	andeq	r3, r1, r4, lsl #13
   13664:	ldr	r0, [pc, #72]	; 136b4 <ftello64@plt+0xb30>
   13668:	bx	lr
   1366c:	ldr	r0, [pc, #68]	; 136b8 <ftello64@plt+0xb34>
   13670:	bx	lr
   13674:	mov	r2, #5
   13678:	ldr	r1, [pc, #60]	; 136bc <ftello64@plt+0xb38>
   1367c:	mov	r0, #0
   13680:	b	12584 <dcgettext@plt>
   13684:	mov	r2, #5
   13688:	ldr	r1, [pc, #48]	; 136c0 <ftello64@plt+0xb3c>
   1368c:	mov	r0, #0
   13690:	b	12584 <dcgettext@plt>
   13694:	mov	r2, #5
   13698:	ldr	r1, [pc, #36]	; 136c4 <ftello64@plt+0xb40>
   1369c:	mov	r0, #0
   136a0:	b	12584 <dcgettext@plt>
   136a4:	ldr	r0, [pc, #28]	; 136c8 <ftello64@plt+0xb44>
   136a8:	bx	lr
   136ac:	mov	r0, #0
   136b0:	bx	lr
   136b4:	andeq	sl, r2, r0, lsr #26
   136b8:	andeq	sl, r2, r4, lsr sp
   136bc:	andeq	sl, r2, r8, asr #26
   136c0:	muleq	r2, ip, sp
   136c4:	andeq	sl, r2, ip, ror #26
   136c8:	andeq	sl, r2, r0, asr #26
   136cc:	subs	r3, r0, #0
   136d0:	push	{r4, lr}
   136d4:	beq	136e0 <ftello64@plt+0xb5c>
   136d8:	mov	r0, r3
   136dc:	bl	127b8 <exit@plt>
   136e0:	bl	1fc5c <ftello64@plt+0xd0d8>
   136e4:	cmp	r0, #0
   136e8:	movne	r3, #2
   136ec:	bne	136d8 <ftello64@plt+0xb54>
   136f0:	ldr	r3, [pc, #12]	; 13704 <ftello64@plt+0xb80>
   136f4:	ldr	r3, [r3]
   136f8:	adds	r3, r3, #0
   136fc:	movne	r3, #1
   13700:	b	136d8 <ftello64@plt+0xb54>
   13704:	andeq	pc, r3, r4, asr #2
   13708:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1370c:	mov	r4, #0
   13710:	str	r4, [r2]
   13714:	str	r4, [r3]
   13718:	mov	r7, r2
   1371c:	mov	r6, r3
   13720:	mov	r5, r0
   13724:	bl	127dc <strlen@plt>
   13728:	add	r0, r0, #2
   1372c:	bl	1238c <gcry_malloc@plt>
   13730:	subs	r8, r0, #0
   13734:	beq	13794 <ftello64@plt+0xc10>
   13738:	mov	r1, r5
   1373c:	bl	12560 <stpcpy@plt>
   13740:	ldr	r3, [pc, #132]	; 137cc <ftello64@plt+0xc48>
   13744:	ldrh	r3, [r3]
   13748:	strh	r3, [r0]
   1374c:	mov	r0, r5
   13750:	bl	127dc <strlen@plt>
   13754:	add	r0, r0, #5
   13758:	bl	1238c <gcry_malloc@plt>
   1375c:	subs	r9, r0, #0
   13760:	beq	137ac <ftello64@plt+0xc28>
   13764:	mov	r1, r5
   13768:	bl	12560 <stpcpy@plt>
   1376c:	ldr	r2, [pc, #92]	; 137d0 <ftello64@plt+0xc4c>
   13770:	str	r8, [r7]
   13774:	str	r9, [r6]
   13778:	ldrb	r1, [r2, #4]
   1377c:	mov	r3, r0
   13780:	ldr	r0, [r2]
   13784:	strb	r1, [r3, #4]
   13788:	str	r0, [r3]
   1378c:	mov	r0, r4
   13790:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13794:	bl	1280c <gpg_err_code_from_syserror@plt>
   13798:	subs	r4, r0, #0
   1379c:	uxthne	r4, r4
   137a0:	orrne	r4, r4, #134217728	; 0x8000000
   137a4:	mov	r0, r4
   137a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   137ac:	bl	1280c <gpg_err_code_from_syserror@plt>
   137b0:	subs	r4, r0, #0
   137b4:	mov	r0, r8
   137b8:	uxthne	r4, r4
   137bc:	orrne	r4, r4, #134217728	; 0x8000000
   137c0:	bl	12530 <gcry_free@plt>
   137c4:	mov	r0, r4
   137c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   137cc:	muleq	r2, r4, lr
   137d0:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   137d4:	push	{r4, r5, r6, r7, r8, lr}
   137d8:	subs	r6, r0, #0
   137dc:	beq	1394c <ftello64@plt+0xdc8>
   137e0:	mov	r4, r1
   137e4:	ldr	r1, [r6, #4]
   137e8:	clz	r3, r4
   137ec:	adds	r1, r1, #0
   137f0:	movne	r1, #1
   137f4:	lsr	r3, r3, #5
   137f8:	cmp	r1, r3
   137fc:	beq	1394c <ftello64@plt+0xdc8>
   13800:	mov	r1, #60	; 0x3c
   13804:	mov	r0, #1
   13808:	mov	r7, r2
   1380c:	bl	12890 <gcry_calloc@plt>
   13810:	subs	r5, r0, #0
   13814:	beq	138c0 <ftello64@plt+0xd3c>
   13818:	ldr	r0, [r6, #8]
   1381c:	adds	r4, r4, #0
   13820:	movne	r4, #1
   13824:	cmp	r0, #0
   13828:	str	r4, [r5, #4]
   1382c:	str	r6, [r5]
   13830:	str	r7, [r5, #24]
   13834:	beq	138e0 <ftello64@plt+0xd5c>
   13838:	ldr	r4, [r6, #12]
   1383c:	cmp	r4, #0
   13840:	beq	13914 <ftello64@plt+0xd90>
   13844:	ldr	r3, [r0]
   13848:	cmp	r3, #0
   1384c:	addne	r2, r0, #4
   13850:	movne	r3, #0
   13854:	bne	13870 <ftello64@plt+0xcec>
   13858:	b	138d4 <ftello64@plt+0xd50>
   1385c:	mov	r1, r2
   13860:	add	r2, r2, #4
   13864:	ldr	ip, [r1]
   13868:	cmp	ip, #0
   1386c:	beq	138c8 <ftello64@plt+0xd44>
   13870:	add	r3, r3, #1
   13874:	cmp	r3, r4
   13878:	bne	1385c <ftello64@plt+0xcd8>
   1387c:	add	r7, r4, #5
   13880:	lsl	r1, r7, #2
   13884:	bl	1292c <gcry_realloc@plt>
   13888:	cmp	r0, #0
   1388c:	beq	1393c <ftello64@plt+0xdb8>
   13890:	add	r3, r4, #1
   13894:	cmp	r7, r3
   13898:	str	r0, [r6, #8]
   1389c:	str	r7, [r6, #12]
   138a0:	str	r5, [r0, r4, lsl #2]
   138a4:	bls	138c0 <ftello64@plt+0xd3c>
   138a8:	add	r4, r0, r4, lsl #2
   138ac:	mov	r2, #0
   138b0:	add	r3, r3, #1
   138b4:	cmp	r3, r7
   138b8:	str	r2, [r4, #4]!
   138bc:	bcc	138b0 <ftello64@plt+0xd2c>
   138c0:	mov	r0, r5
   138c4:	pop	{r4, r5, r6, r7, r8, pc}
   138c8:	str	r5, [r1]
   138cc:	mov	r0, r5
   138d0:	pop	{r4, r5, r6, r7, r8, pc}
   138d4:	str	r5, [r0]
   138d8:	mov	r0, r5
   138dc:	pop	{r4, r5, r6, r7, r8, pc}
   138e0:	mov	r0, #3
   138e4:	str	r0, [r6, #12]
   138e8:	mov	r1, #4
   138ec:	bl	12890 <gcry_calloc@plt>
   138f0:	cmp	r0, #0
   138f4:	mov	r4, r0
   138f8:	str	r0, [r6, #8]
   138fc:	bne	13838 <ftello64@plt+0xcb4>
   13900:	str	r0, [r6, #12]
   13904:	mov	r0, r5
   13908:	bl	12530 <gcry_free@plt>
   1390c:	mov	r5, r4
   13910:	b	138c0 <ftello64@plt+0xd3c>
   13914:	mov	r1, #20
   13918:	bl	1292c <gcry_realloc@plt>
   1391c:	cmp	r0, #0
   13920:	beq	1393c <ftello64@plt+0xdb8>
   13924:	mov	r7, #5
   13928:	str	r0, [r6, #8]
   1392c:	str	r7, [r6, #12]
   13930:	mov	r3, #1
   13934:	str	r5, [r0]
   13938:	b	138a8 <ftello64@plt+0xd24>
   1393c:	mov	r0, r5
   13940:	bl	12530 <gcry_free@plt>
   13944:	mov	r5, #0
   13948:	b	138c0 <ftello64@plt+0xd3c>
   1394c:	ldr	r3, [pc, #12]	; 13960 <ftello64@plt+0xddc>
   13950:	mov	r2, #94	; 0x5e
   13954:	ldr	r1, [pc, #8]	; 13964 <ftello64@plt+0xde0>
   13958:	ldr	r0, [pc, #8]	; 13968 <ftello64@plt+0xde4>
   1395c:	bl	12b78 <__assert_fail@plt>
   13960:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   13964:	andeq	sl, r2, r0, asr #31
   13968:	ldrdeq	sl, [r2], -r8
   1396c:	push	{r4, r5, r6, r7, r8, lr}
   13970:	mov	r3, #0
   13974:	ldr	r7, [pc, #188]	; 13a38 <ftello64@plt+0xeb4>
   13978:	mov	r6, r2
   1397c:	mov	r5, r0
   13980:	ldr	r4, [r7]
   13984:	mov	r8, r1
   13988:	cmp	r4, r3
   1398c:	str	r3, [r2]
   13990:	bne	139a4 <ftello64@plt+0xe20>
   13994:	b	139c4 <ftello64@plt+0xe40>
   13998:	ldr	r4, [r4]
   1399c:	cmp	r4, #0
   139a0:	beq	139c4 <ftello64@plt+0xe40>
   139a4:	mov	r1, r5
   139a8:	add	r0, r4, #28
   139ac:	bl	211c0 <ftello64@plt+0xe63c>
   139b0:	cmp	r0, #0
   139b4:	beq	13998 <ftello64@plt+0xe14>
   139b8:	str	r4, [r6]
   139bc:	ldr	r0, [pc, #120]	; 13a3c <ftello64@plt+0xeb8>
   139c0:	pop	{r4, r5, r6, r7, r8, pc}
   139c4:	mov	r0, r5
   139c8:	bl	127dc <strlen@plt>
   139cc:	add	r0, r0, #32
   139d0:	bl	1238c <gcry_malloc@plt>
   139d4:	subs	r4, r0, #0
   139d8:	beq	13a24 <ftello64@plt+0xea0>
   139dc:	mov	r1, r5
   139e0:	add	r0, r4, #28
   139e4:	bl	12674 <strcpy@plt>
   139e8:	mov	r3, #0
   139ec:	ldr	r2, [r7]
   139f0:	subs	r8, r8, r3
   139f4:	movne	r8, #1
   139f8:	mov	r0, r3
   139fc:	str	r8, [r4, #4]
   13a00:	str	r4, [r6]
   13a04:	str	r3, [r4, #8]
   13a08:	str	r3, [r4, #12]
   13a0c:	str	r3, [r4, #16]
   13a10:	str	r3, [r4, #20]
   13a14:	str	r3, [r4, #24]
   13a18:	str	r2, [r4]
   13a1c:	str	r4, [r7]
   13a20:	pop	{r4, r5, r6, r7, r8, pc}
   13a24:	bl	1280c <gpg_err_code_from_syserror@plt>
   13a28:	cmp	r0, #0
   13a2c:	uxthne	r0, r0
   13a30:	orrne	r0, r0, #134217728	; 0x8000000
   13a34:	pop	{r4, r5, r6, r7, r8, pc}
   13a38:	andeq	pc, r3, r8, asr #2
   13a3c:	stmdaeq	r0, {r0, r1, r5, pc}
   13a40:	cmp	r0, #0
   13a44:	bxeq	lr
   13a48:	push	{r4, lr}
   13a4c:	mov	r1, #2
   13a50:	add	r0, r0, #28
   13a54:	bl	12920 <access@plt>
   13a58:	clz	r0, r0
   13a5c:	lsr	r0, r0, #5
   13a60:	pop	{r4, pc}
   13a64:	mov	r2, #1
   13a68:	b	137d4 <ftello64@plt+0xc50>
   13a6c:	mov	r2, #0
   13a70:	b	137d4 <ftello64@plt+0xc50>
   13a74:	push	{r4, lr}
   13a78:	subs	r4, r0, #0
   13a7c:	popeq	{r4, pc}
   13a80:	ldr	r2, [r4]
   13a84:	ldr	r3, [r2, #8]
   13a88:	cmp	r3, #0
   13a8c:	beq	13ac0 <ftello64@plt+0xf3c>
   13a90:	ldr	r1, [r2, #12]
   13a94:	cmp	r1, #0
   13a98:	beq	13ac0 <ftello64@plt+0xf3c>
   13a9c:	add	r1, r3, r1, lsl #2
   13aa0:	sub	r1, r1, #4
   13aa4:	sub	r3, r3, #4
   13aa8:	mov	ip, #0
   13aac:	ldr	r2, [r3, #4]!
   13ab0:	cmp	r2, r4
   13ab4:	streq	ip, [r3]
   13ab8:	cmp	r3, r1
   13abc:	bne	13aac <ftello64@plt+0xf28>
   13ac0:	ldr	r0, [r4, #28]
   13ac4:	bl	146e4 <ftello64@plt+0x1b60>
   13ac8:	ldr	r0, [r4, #40]	; 0x28
   13acc:	bl	146e4 <ftello64@plt+0x1b60>
   13ad0:	ldr	r0, [r4, #8]
   13ad4:	cmp	r0, #0
   13ad8:	beq	13ae8 <ftello64@plt+0xf64>
   13adc:	bl	12938 <fclose@plt>
   13ae0:	mov	r3, #0
   13ae4:	str	r3, [r4, #8]
   13ae8:	ldr	r0, [r4, #52]	; 0x34
   13aec:	bl	12530 <gcry_free@plt>
   13af0:	ldr	r0, [r4, #56]	; 0x38
   13af4:	bl	12530 <gcry_free@plt>
   13af8:	mov	r0, r4
   13afc:	pop	{r4, lr}
   13b00:	b	12530 <gcry_free@plt>
   13b04:	push	{r4, lr}
   13b08:	mov	r4, r0
   13b0c:	ldr	r0, [r0, #40]	; 0x28
   13b10:	cmp	r0, #0
   13b14:	beq	13b1c <ftello64@plt+0xf98>
   13b18:	bl	146e4 <ftello64@plt+0x1b60>
   13b1c:	add	r2, r4, #28
   13b20:	add	r3, r4, #40	; 0x28
   13b24:	ldm	r2, {r0, r1, r2}
   13b28:	mov	ip, #0
   13b2c:	stm	r3, {r0, r1, r2}
   13b30:	str	ip, [r4, #28]
   13b34:	pop	{r4, pc}
   13b38:	push	{r4, lr}
   13b3c:	mov	r4, r0
   13b40:	ldr	r0, [r0, #28]
   13b44:	cmp	r0, #0
   13b48:	beq	13b50 <ftello64@plt+0xfcc>
   13b4c:	bl	146e4 <ftello64@plt+0x1b60>
   13b50:	add	r2, r4, #40	; 0x28
   13b54:	add	r3, r4, #28
   13b58:	ldm	r2, {r0, r1, r2}
   13b5c:	mov	ip, #0
   13b60:	stm	r3, {r0, r1, r2}
   13b64:	str	ip, [r4, #40]	; 0x28
   13b68:	pop	{r4, pc}
   13b6c:	cmp	r0, #0
   13b70:	bxeq	lr
   13b74:	ldr	r0, [r0]
   13b78:	cmp	r0, #0
   13b7c:	addne	r0, r0, #28
   13b80:	bx	lr
   13b84:	cmp	r0, #0
   13b88:	strne	r1, [r0, #20]
   13b8c:	movne	r0, #0
   13b90:	ldreq	r0, [pc]	; 13b98 <ftello64@plt+0x1014>
   13b94:	bx	lr
   13b98:	stmdaeq	r0, {r0, r3, r6}
   13b9c:	push	{r4, r5, r6, r7, r8, lr}
   13ba0:	subs	r6, r0, #0
   13ba4:	popeq	{r4, r5, r6, r7, r8, pc}
   13ba8:	ldr	r3, [r6]
   13bac:	cmp	r3, #0
   13bb0:	popeq	{r4, r5, r6, r7, r8, pc}
   13bb4:	ldr	r2, [r3, #8]
   13bb8:	cmp	r2, #0
   13bbc:	popeq	{r4, r5, r6, r7, r8, pc}
   13bc0:	ldr	r1, [r3, #12]
   13bc4:	cmp	r1, #0
   13bc8:	beq	13c10 <ftello64@plt+0x108c>
   13bcc:	mov	r4, #0
   13bd0:	mov	r7, r4
   13bd4:	b	13bdc <ftello64@plt+0x1058>
   13bd8:	ldr	r2, [r3, #8]
   13bdc:	ldr	r5, [r2, r4, lsl #2]
   13be0:	cmp	r5, #0
   13be4:	beq	13c00 <ftello64@plt+0x107c>
   13be8:	ldr	r0, [r5, #8]
   13bec:	cmp	r0, #0
   13bf0:	beq	13c00 <ftello64@plt+0x107c>
   13bf4:	bl	12938 <fclose@plt>
   13bf8:	ldr	r3, [r6]
   13bfc:	str	r7, [r5, #8]
   13c00:	ldr	r2, [r3, #12]
   13c04:	add	r4, r4, #1
   13c08:	cmp	r2, r4
   13c0c:	bhi	13bd8 <ftello64@plt+0x1054>
   13c10:	ldr	r3, [r6, #8]
   13c14:	cmp	r3, #0
   13c18:	popeq	{r4, r5, r6, r7, r8, pc}
   13c1c:	ldr	r3, [pc, #12]	; 13c30 <ftello64@plt+0x10ac>
   13c20:	ldr	r2, [pc, #12]	; 13c34 <ftello64@plt+0x10b0>
   13c24:	ldr	r1, [pc, #12]	; 13c38 <ftello64@plt+0x10b4>
   13c28:	ldr	r0, [pc, #12]	; 13c3c <ftello64@plt+0x10b8>
   13c2c:	bl	12b78 <__assert_fail@plt>
   13c30:	andeq	sl, r2, ip, lsr #31
   13c34:	andeq	r0, r0, r3, lsl #2
   13c38:	andeq	sl, r2, r0, asr #31
   13c3c:	andeq	fp, r2, r4
   13c40:	push	{r4, r5, r6, r7, r8, lr}
   13c44:	ldr	r4, [r0]
   13c48:	cmp	r4, #0
   13c4c:	beq	13cc8 <ftello64@plt+0x1144>
   13c50:	add	r7, r4, #28
   13c54:	mov	r5, r1
   13c58:	mov	r0, r7
   13c5c:	mov	r1, #2
   13c60:	bl	12920 <access@plt>
   13c64:	cmp	r0, #0
   13c68:	bne	13cc8 <ftello64@plt+0x1144>
   13c6c:	ldr	r1, [r4, #16]
   13c70:	cmp	r1, #0
   13c74:	beq	13d14 <ftello64@plt+0x1190>
   13c78:	cmp	r5, #0
   13c7c:	ldr	r3, [r4, #20]
   13c80:	beq	13cd4 <ftello64@plt+0x1150>
   13c84:	cmp	r3, #0
   13c88:	bne	13cc8 <ftello64@plt+0x1144>
   13c8c:	mvn	r1, #0
   13c90:	ldr	r0, [r4, #16]
   13c94:	bl	20c54 <ftello64@plt+0xe0d0>
   13c98:	subs	r6, r0, #0
   13c9c:	moveq	r3, #1
   13ca0:	streq	r3, [r4, #20]
   13ca4:	beq	13ccc <ftello64@plt+0x1148>
   13ca8:	bl	1280c <gpg_err_code_from_syserror@plt>
   13cac:	mov	r1, r7
   13cb0:	subs	r6, r0, #0
   13cb4:	ldr	r0, [pc, #140]	; 13d48 <ftello64@plt+0x11c4>
   13cb8:	uxthne	r6, r6
   13cbc:	orrne	r6, r6, #134217728	; 0x8000000
   13cc0:	bl	1ff0c <ftello64@plt+0xd388>
   13cc4:	b	13ccc <ftello64@plt+0x1148>
   13cc8:	mov	r6, #0
   13ccc:	mov	r0, r6
   13cd0:	pop	{r4, r5, r6, r7, r8, pc}
   13cd4:	cmp	r3, #0
   13cd8:	beq	13cc8 <ftello64@plt+0x1144>
   13cdc:	ldr	r0, [r4, #16]
   13ce0:	bl	2108c <ftello64@plt+0xe508>
   13ce4:	cmp	r0, #0
   13ce8:	moveq	r6, r5
   13cec:	streq	r5, [r4, #20]
   13cf0:	beq	13ccc <ftello64@plt+0x1148>
   13cf4:	bl	1280c <gpg_err_code_from_syserror@plt>
   13cf8:	mov	r1, r7
   13cfc:	subs	r6, r0, #0
   13d00:	ldr	r0, [pc, #68]	; 13d4c <ftello64@plt+0x11c8>
   13d04:	uxthne	r6, r6
   13d08:	orrne	r6, r6, #134217728	; 0x8000000
   13d0c:	bl	1ff0c <ftello64@plt+0xd388>
   13d10:	b	13ccc <ftello64@plt+0x1148>
   13d14:	mov	r0, r7
   13d18:	bl	20a8c <ftello64@plt+0xdf08>
   13d1c:	cmp	r0, #0
   13d20:	str	r0, [r4, #16]
   13d24:	bne	13c78 <ftello64@plt+0x10f4>
   13d28:	bl	1280c <gpg_err_code_from_syserror@plt>
   13d2c:	mov	r1, r7
   13d30:	subs	r6, r0, #0
   13d34:	ldr	r0, [pc, #20]	; 13d50 <ftello64@plt+0x11cc>
   13d38:	uxthne	r6, r6
   13d3c:	orrne	r6, r6, #134217728	; 0x8000000
   13d40:	bl	1ff0c <ftello64@plt+0xd388>
   13d44:	b	13ccc <ftello64@plt+0x1148>
   13d48:	andeq	fp, r2, ip, lsr #32
   13d4c:	andeq	fp, r2, r0, asr #32
   13d50:	andeq	fp, r2, ip
   13d54:	push	{r4, r5, r6, r7, r8, lr}
   13d58:	mov	r4, r0
   13d5c:	mov	r7, r1
   13d60:	mov	r0, #1
   13d64:	mov	r1, #12
   13d68:	mov	r5, r3
   13d6c:	mov	r6, r2
   13d70:	bl	12890 <gcry_calloc@plt>
   13d74:	cmp	r0, #0
   13d78:	moveq	r3, #1
   13d7c:	ldrne	r3, [r4]
   13d80:	streq	r3, [r7]
   13d84:	strne	r6, [r0, #4]
   13d88:	strne	r5, [r0, #8]
   13d8c:	strne	r3, [r0]
   13d90:	strne	r0, [r4]
   13d94:	pop	{r4, r5, r6, r7, r8, pc}
   13d98:	push	{r4, r5, r6, r7, r8, lr}
   13d9c:	mov	r5, r2
   13da0:	ldr	r7, [r2, #16]
   13da4:	ldr	r2, [r0, #32]
   13da8:	lsl	r4, r1, #5
   13dac:	cmp	r7, #20
   13db0:	mov	r6, r0
   13db4:	add	r3, r5, #20
   13db8:	add	r0, r2, r4
   13dbc:	bls	13e08 <ftello64@plt+0x1284>
   13dc0:	ldr	ip, [r3]
   13dc4:	ldr	r7, [r3, #4]
   13dc8:	ldr	r5, [r3, #8]
   13dcc:	ldr	lr, [r3, #12]
   13dd0:	str	ip, [r2, r1, lsl #5]
   13dd4:	str	r7, [r0, #4]
   13dd8:	str	r5, [r0, #8]
   13ddc:	str	lr, [r0, #12]
   13de0:	ldr	ip, [r3, #16]
   13de4:	str	ip, [r0, #16]
   13de8:	ldr	r2, [r6, #32]
   13dec:	mov	r3, #0
   13df0:	add	r4, r2, r4
   13df4:	str	r3, [r4, #20]
   13df8:	mov	r3, #0
   13dfc:	mov	r0, r3
   13e00:	strh	r3, [r4, #28]
   13e04:	pop	{r4, r5, r6, r7, r8, pc}
   13e08:	mov	r1, r3
   13e0c:	mov	r2, r7
   13e10:	bl	124e8 <memcpy@plt>
   13e14:	cmp	r7, #20
   13e18:	beq	13de8 <ftello64@plt+0x1264>
   13e1c:	ldr	r1, [r6, #32]
   13e20:	rsb	r8, r7, #20
   13e24:	add	r1, r1, r4
   13e28:	add	r0, r1, r8
   13e2c:	mov	r2, r7
   13e30:	bl	1247c <memmove@plt>
   13e34:	ldr	r0, [r6, #32]
   13e38:	mov	r2, r8
   13e3c:	mov	r1, #0
   13e40:	add	r0, r0, r4
   13e44:	bl	12884 <memset@plt>
   13e48:	mov	r0, #16
   13e4c:	bl	1238c <gcry_malloc@plt>
   13e50:	cmp	r0, #0
   13e54:	beq	13ea4 <ftello64@plt+0x1320>
   13e58:	ldr	r1, [r5, #8]!
   13e5c:	ldr	r3, [r6, #60]	; 0x3c
   13e60:	str	r1, [r0, #8]
   13e64:	ldr	r1, [r5, #4]
   13e68:	mov	r2, #1
   13e6c:	str	r3, [r0]
   13e70:	str	r1, [r0, #12]
   13e74:	str	r0, [r6, #60]	; 0x3c
   13e78:	b	13e84 <ftello64@plt+0x1300>
   13e7c:	ldr	r3, [r3]
   13e80:	mov	r2, r1
   13e84:	cmp	r3, #0
   13e88:	add	r1, r2, #1
   13e8c:	bne	13e7c <ftello64@plt+0x12f8>
   13e90:	ldr	r3, [r6, #32]
   13e94:	str	r2, [r0, #4]
   13e98:	add	r4, r3, r4
   13e9c:	str	r2, [r4, #20]
   13ea0:	b	13df8 <ftello64@plt+0x1274>
   13ea4:	bl	1280c <gpg_err_code_from_syserror@plt>
   13ea8:	cmp	r0, #0
   13eac:	popeq	{r4, r5, r6, r7, r8, pc}
   13eb0:	uxth	r0, r0
   13eb4:	orr	r0, r0, #134217728	; 0x8000000
   13eb8:	pop	{r4, r5, r6, r7, r8, pc}
   13ebc:	ldr	r3, [r0, #12]
   13ec0:	cmp	r3, #0
   13ec4:	bxne	lr
   13ec8:	ldr	r3, [r0]
   13ecc:	push	{r4, r5, r6, lr}
   13ed0:	mov	r5, r1
   13ed4:	ldr	r1, [r0, #4]
   13ed8:	mov	r6, r2
   13edc:	add	r2, r3, r2
   13ee0:	cmp	r2, r1
   13ee4:	mov	r4, r0
   13ee8:	ldr	r0, [r0, #8]
   13eec:	bcs	13f18 <ftello64@plt+0x1394>
   13ef0:	cmp	r5, #0
   13ef4:	mov	r1, r5
   13ef8:	mov	r2, r6
   13efc:	add	r0, r0, r3
   13f00:	beq	13f3c <ftello64@plt+0x13b8>
   13f04:	bl	124e8 <memcpy@plt>
   13f08:	ldr	r2, [r4]
   13f0c:	add	r6, r2, r6
   13f10:	str	r6, [r4]
   13f14:	pop	{r4, r5, r6, pc}
   13f18:	add	r3, r6, #1024	; 0x400
   13f1c:	add	r1, r3, r1
   13f20:	str	r1, [r4, #4]
   13f24:	bl	1292c <gcry_realloc@plt>
   13f28:	cmp	r0, #0
   13f2c:	beq	13f44 <ftello64@plt+0x13c0>
   13f30:	ldr	r3, [r4]
   13f34:	str	r0, [r4, #8]
   13f38:	b	13ef0 <ftello64@plt+0x136c>
   13f3c:	bl	12884 <memset@plt>
   13f40:	b	13f08 <ftello64@plt+0x1384>
   13f44:	mov	r3, #1
   13f48:	str	r3, [r4, #12]
   13f4c:	pop	{r4, r5, r6, pc}
   13f50:	push	{r4, lr}
   13f54:	sub	sp, sp, #8
   13f58:	ldr	r4, [pc, #52]	; 13f94 <ftello64@plt+0x1410>
   13f5c:	rev	ip, r1
   13f60:	mov	r2, #4
   13f64:	ldr	r3, [r4]
   13f68:	mov	r1, sp
   13f6c:	str	r3, [sp, #4]
   13f70:	str	ip, [sp]
   13f74:	bl	13ebc <ftello64@plt+0x1338>
   13f78:	ldr	r2, [sp, #4]
   13f7c:	ldr	r3, [r4]
   13f80:	cmp	r2, r3
   13f84:	bne	13f90 <ftello64@plt+0x140c>
   13f88:	add	sp, sp, #8
   13f8c:	pop	{r4, pc}
   13f90:	bl	12590 <__stack_chk_fail@plt>
   13f94:	andeq	lr, r3, r0, lsl fp
   13f98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f9c:	sub	sp, sp, #20
   13fa0:	ldr	r8, [pc, #1268]	; 1449c <ftello64@plt+0x1918>
   13fa4:	ldr	r4, [r0, #80]	; 0x50
   13fa8:	mov	r6, #0
   13fac:	ldr	r3, [r8]
   13fb0:	mov	r5, r0
   13fb4:	mov	r9, r2
   13fb8:	mov	r7, r1
   13fbc:	mov	r0, r4
   13fc0:	add	r1, sp, #8
   13fc4:	mov	r2, #4
   13fc8:	str	r3, [sp, #12]
   13fcc:	str	r6, [sp, #8]
   13fd0:	bl	13ebc <ftello64@plt+0x1338>
   13fd4:	mov	r0, r4
   13fd8:	add	r1, sp, #7
   13fdc:	mov	r2, #1
   13fe0:	strb	r7, [sp, #7]
   13fe4:	bl	13ebc <ftello64@plt+0x1338>
   13fe8:	mov	r3, #1
   13fec:	mov	r2, r3
   13ff0:	mov	r0, r4
   13ff4:	add	r1, sp, #7
   13ff8:	strb	r3, [sp, #7]
   13ffc:	bl	13ebc <ftello64@plt+0x1338>
   14000:	cmp	r9, r6
   14004:	movne	r3, #2
   14008:	moveq	r3, r6
   1400c:	mov	r0, r4
   14010:	add	r1, sp, #8
   14014:	mov	r2, #2
   14018:	strb	r6, [sp, #8]
   1401c:	strb	r3, [sp, #9]
   14020:	bl	13ebc <ftello64@plt+0x1338>
   14024:	mov	r0, r4
   14028:	add	r1, sp, #8
   1402c:	mov	r2, #4
   14030:	str	r6, [sp, #8]
   14034:	bl	13ebc <ftello64@plt+0x1338>
   14038:	mov	r0, r4
   1403c:	add	r1, sp, #8
   14040:	mov	r2, #4
   14044:	str	r6, [sp, #8]
   14048:	bl	13ebc <ftello64@plt+0x1338>
   1404c:	ldrh	r3, [r5, #28]
   14050:	mov	r0, r4
   14054:	add	r1, sp, #8
   14058:	rev16	r3, r3
   1405c:	mov	r2, #2
   14060:	strh	r3, [sp, #8]
   14064:	bl	13ebc <ftello64@plt+0x1338>
   14068:	mov	r3, #7168	; 0x1c00
   1406c:	mov	r0, r4
   14070:	add	r1, sp, #8
   14074:	mov	r2, #2
   14078:	strh	r3, [sp, #8]
   1407c:	bl	13ebc <ftello64@plt+0x1338>
   14080:	ldr	r3, [r5, #28]
   14084:	cmp	r3, r6
   14088:	movgt	r9, r6
   1408c:	ble	14114 <ftello64@plt+0x1590>
   14090:	ldr	r1, [r5, #32]
   14094:	lsl	sl, r6, #5
   14098:	add	r1, r1, sl
   1409c:	mov	r2, #20
   140a0:	mov	r0, r4
   140a4:	bl	13ebc <ftello64@plt+0x1338>
   140a8:	ldr	r3, [r5, #32]
   140ac:	ldr	r1, [r4]
   140b0:	add	r3, r3, sl
   140b4:	mov	r2, #4
   140b8:	str	r1, [r3, #24]
   140bc:	mov	r0, r4
   140c0:	add	r1, sp, #8
   140c4:	str	r9, [sp, #8]
   140c8:	bl	13ebc <ftello64@plt+0x1338>
   140cc:	ldr	r3, [r5, #32]
   140d0:	mov	r2, #2
   140d4:	add	r3, r3, sl
   140d8:	add	r1, sp, #8
   140dc:	ldrh	r3, [r3, #28]
   140e0:	mov	r0, r4
   140e4:	add	r6, r6, #1
   140e8:	rev16	r3, r3
   140ec:	strh	r3, [sp, #8]
   140f0:	bl	13ebc <ftello64@plt+0x1338>
   140f4:	mov	r2, #2
   140f8:	add	r1, sp, #8
   140fc:	mov	r0, r4
   14100:	strh	r9, [sp, #8]
   14104:	bl	13ebc <ftello64@plt+0x1338>
   14108:	ldr	r3, [r5, #28]
   1410c:	cmp	r3, r6
   14110:	bgt	14090 <ftello64@plt+0x150c>
   14114:	ldrh	r3, [r5, #24]
   14118:	add	r1, sp, #8
   1411c:	mov	r2, #2
   14120:	rev16	r3, r3
   14124:	mov	r0, r4
   14128:	strh	r3, [sp, #8]
   1412c:	bl	13ebc <ftello64@plt+0x1338>
   14130:	ldr	r1, [r5, #20]
   14134:	cmp	r1, #0
   14138:	beq	14148 <ftello64@plt+0x15c4>
   1413c:	ldr	r2, [r5, #24]
   14140:	mov	r0, r4
   14144:	bl	13ebc <ftello64@plt+0x1338>
   14148:	ldrh	r3, [r5, #36]	; 0x24
   1414c:	mov	r2, #2
   14150:	add	r1, sp, #8
   14154:	rev16	r3, r3
   14158:	mov	r0, r4
   1415c:	strh	r3, [sp, #8]
   14160:	bl	13ebc <ftello64@plt+0x1338>
   14164:	mov	r3, #3072	; 0xc00
   14168:	mov	r2, #2
   1416c:	add	r1, sp, #8
   14170:	mov	r0, r4
   14174:	strh	r3, [sp, #8]
   14178:	bl	13ebc <ftello64@plt+0x1338>
   1417c:	ldr	r3, [r5, #36]	; 0x24
   14180:	cmp	r3, #0
   14184:	movgt	r6, #0
   14188:	movgt	sl, r6
   1418c:	movgt	r9, r6
   14190:	ble	1422c <ftello64@plt+0x16a8>
   14194:	ldr	r3, [r5, #40]	; 0x28
   14198:	ldr	r1, [r4]
   1419c:	add	r3, r3, r6
   141a0:	mov	r2, #4
   141a4:	str	r1, [r3, #4]
   141a8:	mov	r0, r4
   141ac:	add	r1, sp, #8
   141b0:	str	r9, [sp, #8]
   141b4:	bl	13ebc <ftello64@plt+0x1338>
   141b8:	ldr	r3, [r5, #40]	; 0x28
   141bc:	mov	r0, r4
   141c0:	add	r3, r3, r6
   141c4:	add	sl, sl, #1
   141c8:	ldr	r1, [r3, #12]
   141cc:	bl	13f50 <ftello64@plt+0x13cc>
   141d0:	ldr	r3, [r5, #40]	; 0x28
   141d4:	mov	r2, #2
   141d8:	add	r3, r3, r6
   141dc:	add	r1, sp, #8
   141e0:	ldrh	r3, [r3, #16]
   141e4:	mov	r0, r4
   141e8:	add	r6, r6, #20
   141ec:	rev16	r3, r3
   141f0:	strh	r3, [sp, #8]
   141f4:	bl	13ebc <ftello64@plt+0x1338>
   141f8:	mov	r2, #1
   141fc:	add	r1, sp, #7
   14200:	mov	r0, r4
   14204:	strb	r9, [sp, #7]
   14208:	bl	13ebc <ftello64@plt+0x1338>
   1420c:	mov	r2, #1
   14210:	add	r1, sp, #7
   14214:	mov	r0, r4
   14218:	strb	r9, [sp, #7]
   1421c:	bl	13ebc <ftello64@plt+0x1338>
   14220:	ldr	r3, [r5, #36]	; 0x24
   14224:	cmp	r3, sl
   14228:	bgt	14194 <ftello64@plt+0x1610>
   1422c:	ldrh	r3, [r5, #44]	; 0x2c
   14230:	mov	r2, #2
   14234:	add	r1, sp, #8
   14238:	rev16	r3, r3
   1423c:	mov	r0, r4
   14240:	strh	r3, [sp, #8]
   14244:	bl	13ebc <ftello64@plt+0x1338>
   14248:	mov	r3, #1024	; 0x400
   1424c:	mov	r2, #2
   14250:	add	r1, sp, #8
   14254:	mov	r0, r4
   14258:	strh	r3, [sp, #8]
   1425c:	bl	13ebc <ftello64@plt+0x1338>
   14260:	ldr	r3, [r5, #44]	; 0x2c
   14264:	cmp	r3, #0
   14268:	movgt	r6, #0
   1426c:	ble	14290 <ftello64@plt+0x170c>
   14270:	ldr	r3, [r5, #48]	; 0x30
   14274:	mov	r0, r4
   14278:	ldr	r1, [r3, r6, lsl #2]
   1427c:	bl	13f50 <ftello64@plt+0x13cc>
   14280:	ldr	r3, [r5, #44]	; 0x2c
   14284:	add	r6, r6, #1
   14288:	cmp	r3, r6
   1428c:	bgt	14270 <ftello64@plt+0x16ec>
   14290:	mov	r6, #0
   14294:	mov	r2, #1
   14298:	add	r1, sp, #7
   1429c:	mov	r0, r4
   142a0:	strb	r6, [sp, #7]
   142a4:	bl	13ebc <ftello64@plt+0x1338>
   142a8:	add	r1, sp, #7
   142ac:	mov	r2, #1
   142b0:	mov	r0, r4
   142b4:	strb	r6, [sp, #7]
   142b8:	bl	13ebc <ftello64@plt+0x1338>
   142bc:	mov	r2, #2
   142c0:	add	r1, sp, #8
   142c4:	mov	r0, r4
   142c8:	strh	r6, [sp, #8]
   142cc:	bl	13ebc <ftello64@plt+0x1338>
   142d0:	mov	r2, #4
   142d4:	add	r1, sp, #8
   142d8:	mov	r0, r4
   142dc:	str	r6, [sp, #8]
   142e0:	bl	13ebc <ftello64@plt+0x1338>
   142e4:	mov	r2, #4
   142e8:	add	r1, sp, #8
   142ec:	mov	r0, r4
   142f0:	str	r6, [sp, #8]
   142f4:	bl	13ebc <ftello64@plt+0x1338>
   142f8:	bl	23474 <ftello64@plt+0x108f0>
   142fc:	mov	r1, r0
   14300:	mov	r0, r4
   14304:	bl	13f50 <ftello64@plt+0x13cc>
   14308:	add	r1, sp, #8
   1430c:	mov	r2, #4
   14310:	mov	r0, r4
   14314:	str	r6, [sp, #8]
   14318:	bl	13ebc <ftello64@plt+0x1338>
   1431c:	cmp	r7, #2
   14320:	beq	143b8 <ftello64@plt+0x1834>
   14324:	ldr	r2, [r5, #36]	; 0x24
   14328:	cmp	r2, #0
   1432c:	movgt	r7, r6
   14330:	addgt	sl, r5, #56	; 0x38
   14334:	addgt	r9, r5, #52	; 0x34
   14338:	ble	1439c <ftello64@plt+0x1818>
   1433c:	ldr	r3, [r5, #40]	; 0x28
   14340:	add	r3, r3, r6
   14344:	ldr	r1, [r3, #8]
   14348:	cmp	r1, #0
   1434c:	beq	1438c <ftello64@plt+0x1808>
   14350:	ldr	r2, [r5, #56]	; 0x38
   14354:	cmp	r2, #0
   14358:	bne	1437c <ftello64@plt+0x17f8>
   1435c:	ldr	r2, [r3, #4]
   14360:	mov	r1, sl
   14364:	ldr	r3, [r4]
   14368:	mov	r0, r9
   1436c:	bl	13d54 <ftello64@plt+0x11d0>
   14370:	ldr	r3, [r5, #40]	; 0x28
   14374:	add	r3, r3, r6
   14378:	ldr	r1, [r3, #8]
   1437c:	ldr	r2, [r3, #12]
   14380:	ldr	r0, [r5, #80]	; 0x50
   14384:	bl	13ebc <ftello64@plt+0x1338>
   14388:	ldr	r2, [r5, #36]	; 0x24
   1438c:	add	r7, r7, #1
   14390:	cmp	r2, r7
   14394:	add	r6, r6, #20
   14398:	bgt	1433c <ftello64@plt+0x17b8>
   1439c:	ldr	r2, [sp, #12]
   143a0:	ldr	r3, [r8]
   143a4:	mov	r0, #0
   143a8:	cmp	r2, r3
   143ac:	bne	14498 <ftello64@plt+0x1914>
   143b0:	add	sp, sp, #20
   143b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   143b8:	ldr	ip, [r5, #28]
   143bc:	cmp	ip, #0
   143c0:	ble	1439c <ftello64@plt+0x1818>
   143c4:	ldr	fp, [pc, #212]	; 144a0 <ftello64@plt+0x191c>
   143c8:	add	sl, r5, #52	; 0x34
   143cc:	add	r9, r5, #56	; 0x38
   143d0:	ldr	r3, [r5, #32]
   143d4:	lsl	r7, r6, #5
   143d8:	add	r3, r3, r7
   143dc:	ldr	r1, [r5, #56]	; 0x38
   143e0:	ldr	r0, [r3, #20]
   143e4:	ldr	r2, [r3, #24]
   143e8:	cmp	r0, #0
   143ec:	beq	14460 <ftello64@plt+0x18dc>
   143f0:	cmp	r1, #0
   143f4:	bne	14414 <ftello64@plt+0x1890>
   143f8:	ldr	r3, [r4]
   143fc:	mov	r0, sl
   14400:	mov	r1, r9
   14404:	bl	13d54 <ftello64@plt+0x11d0>
   14408:	ldr	r3, [r5, #32]
   1440c:	add	r7, r3, r7
   14410:	ldr	r0, [r7, #20]
   14414:	ldr	r1, [r5, #60]	; 0x3c
   14418:	cmp	r1, #0
   1441c:	bne	14430 <ftello64@plt+0x18ac>
   14420:	b	14480 <ftello64@plt+0x18fc>
   14424:	ldr	r1, [r1]
   14428:	cmp	r1, #0
   1442c:	beq	14480 <ftello64@plt+0x18fc>
   14430:	ldr	r3, [r1, #4]
   14434:	cmp	r0, r3
   14438:	bne	14424 <ftello64@plt+0x18a0>
   1443c:	add	r1, r1, #8
   14440:	mov	r2, #8
   14444:	ldr	r0, [r5, #80]	; 0x50
   14448:	bl	13ebc <ftello64@plt+0x1338>
   1444c:	ldr	ip, [r5, #28]
   14450:	add	r6, r6, #1
   14454:	cmp	ip, r6
   14458:	bgt	143d0 <ftello64@plt+0x184c>
   1445c:	b	1439c <ftello64@plt+0x1818>
   14460:	cmp	r1, #0
   14464:	bne	14450 <ftello64@plt+0x18cc>
   14468:	sub	r3, r2, #8
   1446c:	mov	r1, r9
   14470:	mov	r0, sl
   14474:	bl	13d54 <ftello64@plt+0x11d0>
   14478:	ldr	ip, [r5, #28]
   1447c:	b	14450 <ftello64@plt+0x18cc>
   14480:	mov	r2, fp
   14484:	ldr	r1, [pc, #24]	; 144a4 <ftello64@plt+0x1920>
   14488:	ldr	r0, [pc, #24]	; 144a8 <ftello64@plt+0x1924>
   1448c:	bl	200bc <ftello64@plt+0xd538>
   14490:	ldr	ip, [r5, #28]
   14494:	b	14450 <ftello64@plt+0x18cc>
   14498:	bl	12590 <__stack_chk_fail@plt>
   1449c:	andeq	lr, r3, r0, lsl fp
   144a0:	andeq	r0, r0, r7, lsl #4
   144a4:	muleq	r2, r0, r0
   144a8:	andeq	fp, r2, r8, lsr #1
   144ac:	push	{r4, r5, r6, r7, r8, lr}
   144b0:	mov	r2, #20
   144b4:	ldr	r5, [r0, #80]	; 0x50
   144b8:	mov	r6, r0
   144bc:	mov	r1, #0
   144c0:	mov	r0, r5
   144c4:	bl	13ebc <ftello64@plt+0x1338>
   144c8:	ldr	r3, [r5, #12]
   144cc:	cmp	r3, #0
   144d0:	bne	14624 <ftello64@plt+0x1aa0>
   144d4:	ldr	r4, [r5, #8]
   144d8:	mov	r2, #1
   144dc:	cmp	r4, #0
   144e0:	str	r3, [r5, #8]
   144e4:	str	r2, [r5, #12]
   144e8:	ldr	r5, [r5]
   144ec:	beq	14650 <ftello64@plt+0x1acc>
   144f0:	cmp	r5, #19
   144f4:	bls	14658 <ftello64@plt+0x1ad4>
   144f8:	ldr	r2, [r6, #56]	; 0x38
   144fc:	cmp	r2, #0
   14500:	beq	14518 <ftello64@plt+0x1994>
   14504:	ldr	r7, [pc, #352]	; 1466c <ftello64@plt+0x1ae8>
   14508:	mov	r0, r4
   1450c:	bl	12530 <gcry_free@plt>
   14510:	mov	r0, r7
   14514:	pop	{r4, r5, r6, r7, r8, pc}
   14518:	mov	r3, r5
   1451c:	add	r1, r6, #56	; 0x38
   14520:	add	r0, r6, #52	; 0x34
   14524:	bl	13d54 <ftello64@plt+0x11d0>
   14528:	ldr	r7, [r6, #56]	; 0x38
   1452c:	cmp	r7, #0
   14530:	bne	14504 <ftello64@plt+0x1980>
   14534:	ldr	r8, [r6, #52]	; 0x34
   14538:	cmp	r8, #0
   1453c:	beq	145b4 <ftello64@plt+0x1a30>
   14540:	ldr	r2, [r8, #4]
   14544:	add	r1, r2, #4
   14548:	cmp	r5, r1
   1454c:	bcs	14564 <ftello64@plt+0x19e0>
   14550:	b	1463c <ftello64@plt+0x1ab8>
   14554:	ldr	r2, [r8, #4]
   14558:	add	r1, r2, #4
   1455c:	cmp	r1, r5
   14560:	bhi	1463c <ftello64@plt+0x1ab8>
   14564:	ldrb	r1, [r8, #11]
   14568:	mov	r0, r8
   1456c:	strb	r1, [r4, r2]
   14570:	ldr	r2, [r8, #4]
   14574:	ldrh	r1, [r8, #10]
   14578:	add	r2, r4, r2
   1457c:	strb	r1, [r2, #1]
   14580:	ldr	r2, [r8, #4]
   14584:	ldr	r1, [r8, #8]
   14588:	add	r2, r4, r2
   1458c:	lsr	r1, r1, #8
   14590:	strb	r1, [r2, #2]
   14594:	ldr	r2, [r8, #4]
   14598:	ldr	r1, [r8, #8]
   1459c:	add	r2, r4, r2
   145a0:	strb	r1, [r2, #3]
   145a4:	ldr	r8, [r8]
   145a8:	bl	12530 <gcry_free@plt>
   145ac:	cmp	r8, #0
   145b0:	bne	14554 <ftello64@plt+0x19d0>
   145b4:	sub	r3, r5, #20
   145b8:	mov	r2, #0
   145bc:	str	r2, [r6, #52]	; 0x34
   145c0:	add	r1, r4, r3
   145c4:	mov	r2, r4
   145c8:	mov	r0, #2
   145cc:	bl	12980 <gcry_md_hash_buffer@plt>
   145d0:	mov	r0, r5
   145d4:	bl	1238c <gcry_malloc@plt>
   145d8:	subs	r8, r0, #0
   145dc:	beq	14604 <ftello64@plt+0x1a80>
   145e0:	mov	r2, r5
   145e4:	mov	r1, r4
   145e8:	bl	124e8 <memcpy@plt>
   145ec:	mov	r0, r4
   145f0:	bl	12530 <gcry_free@plt>
   145f4:	str	r8, [r6]
   145f8:	str	r5, [r6, #4]
   145fc:	mov	r0, r7
   14600:	pop	{r4, r5, r6, r7, r8, pc}
   14604:	mov	r0, r4
   14608:	bl	12530 <gcry_free@plt>
   1460c:	bl	1280c <gpg_err_code_from_syserror@plt>
   14610:	cmp	r0, #0
   14614:	uxthne	r0, r0
   14618:	orrne	r7, r0, #134217728	; 0x8000000
   1461c:	mov	r0, r7
   14620:	pop	{r4, r5, r6, r7, r8, pc}
   14624:	ldr	r0, [r5, #8]
   14628:	bl	12530 <gcry_free@plt>
   1462c:	mov	r3, #0
   14630:	str	r3, [r5, #8]
   14634:	ldr	r7, [pc, #48]	; 1466c <ftello64@plt+0x1ae8>
   14638:	b	145fc <ftello64@plt+0x1a78>
   1463c:	ldr	r3, [pc, #44]	; 14670 <ftello64@plt+0x1aec>
   14640:	ldr	r2, [pc, #44]	; 14674 <ftello64@plt+0x1af0>
   14644:	ldr	r1, [pc, #44]	; 14678 <ftello64@plt+0x1af4>
   14648:	ldr	r0, [pc, #44]	; 1467c <ftello64@plt+0x1af8>
   1464c:	bl	12b78 <__assert_fail@plt>
   14650:	ldr	r7, [pc, #20]	; 1466c <ftello64@plt+0x1ae8>
   14654:	b	145fc <ftello64@plt+0x1a78>
   14658:	ldr	r3, [pc, #16]	; 14670 <ftello64@plt+0x1aec>
   1465c:	ldr	r2, [pc, #28]	; 14680 <ftello64@plt+0x1afc>
   14660:	ldr	r1, [pc, #16]	; 14678 <ftello64@plt+0x1af4>
   14664:	ldr	r0, [pc, #24]	; 14684 <ftello64@plt+0x1b00>
   14668:	bl	12b78 <__assert_fail@plt>
   1466c:	stmdaeq	r0, {r1, r2, r4, r6, pc}
   14670:	andeq	fp, r2, r4, asr r0
   14674:	andeq	r0, r0, r3, lsr #5
   14678:	muleq	r2, r0, r0
   1467c:	ldrdeq	fp, [r2], -r8
   14680:	muleq	r0, r3, r2
   14684:	ldrdeq	fp, [r2], -r0
   14688:	push	{r4, r5, r6, r7, r8, lr}
   1468c:	mov	r4, #0
   14690:	str	r4, [r0]
   14694:	mov	r5, r0
   14698:	mov	r7, r1
   1469c:	mov	r0, #1
   146a0:	mov	r1, #88	; 0x58
   146a4:	mov	r6, r2
   146a8:	bl	12890 <gcry_calloc@plt>
   146ac:	subs	r3, r0, #0
   146b0:	beq	146d0 <ftello64@plt+0x1b4c>
   146b4:	str	r7, [r3]
   146b8:	str	r6, [r3, #4]
   146bc:	ldrd	r6, [sp, #24]
   146c0:	mov	r0, r4
   146c4:	str	r3, [r5]
   146c8:	strd	r6, [r3, #8]
   146cc:	pop	{r4, r5, r6, r7, r8, pc}
   146d0:	bl	1280c <gpg_err_code_from_syserror@plt>
   146d4:	cmp	r0, #0
   146d8:	uxthne	r0, r0
   146dc:	orrne	r0, r0, #134217728	; 0x8000000
   146e0:	pop	{r4, r5, r6, r7, r8, pc}
   146e4:	push	{r4, r5, r6, lr}
   146e8:	subs	r4, r0, #0
   146ec:	popeq	{r4, r5, r6, pc}
   146f0:	ldr	r5, [r4, #80]	; 0x50
   146f4:	cmp	r5, #0
   146f8:	beq	1471c <ftello64@plt+0x1b98>
   146fc:	ldr	r3, [r5, #12]
   14700:	ldr	r0, [r5, #8]
   14704:	cmp	r3, #0
   14708:	moveq	r2, #1
   1470c:	streq	r3, [r5, #8]
   14710:	streq	r2, [r5, #12]
   14714:	bne	14788 <ftello64@plt+0x1c04>
   14718:	bl	12530 <gcry_free@plt>
   1471c:	ldr	r0, [r4, #32]
   14720:	bl	12530 <gcry_free@plt>
   14724:	ldr	r0, [r4, #16]
   14728:	bl	12530 <gcry_free@plt>
   1472c:	ldr	r3, [r4, #36]	; 0x24
   14730:	cmp	r3, #0
   14734:	movgt	r5, #0
   14738:	movgt	r6, r5
   1473c:	ble	14764 <ftello64@plt+0x1be0>
   14740:	ldr	r3, [r4, #40]	; 0x28
   14744:	add	r6, r6, #1
   14748:	add	r3, r3, r5
   1474c:	add	r5, r5, #20
   14750:	ldr	r0, [r3, #8]
   14754:	bl	12530 <gcry_free@plt>
   14758:	ldr	r3, [r4, #36]	; 0x24
   1475c:	cmp	r6, r3
   14760:	blt	14740 <ftello64@plt+0x1bbc>
   14764:	ldr	r0, [r4, #40]	; 0x28
   14768:	bl	12530 <gcry_free@plt>
   1476c:	ldr	r0, [r4, #48]	; 0x30
   14770:	bl	12530 <gcry_free@plt>
   14774:	ldr	r0, [r4]
   14778:	bl	12530 <gcry_free@plt>
   1477c:	mov	r0, r4
   14780:	pop	{r4, r5, r6, lr}
   14784:	b	12530 <gcry_free@plt>
   14788:	bl	12530 <gcry_free@plt>
   1478c:	mov	r0, #0
   14790:	str	r0, [r5, #8]
   14794:	b	14718 <ftello64@plt+0x1b94>
   14798:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1479c:	mov	r6, r0
   147a0:	mov	r0, #0
   147a4:	str	r0, [r6]
   147a8:	sub	sp, sp, #12
   147ac:	mov	r5, r1
   147b0:	mov	r0, #1
   147b4:	mov	r1, #88	; 0x58
   147b8:	mov	r7, r2
   147bc:	mov	r8, r3
   147c0:	bl	12890 <gcry_calloc@plt>
   147c4:	subs	r4, r0, #0
   147c8:	beq	14abc <ftello64@plt+0x1f38>
   147cc:	ldr	r0, [r5, #4]
   147d0:	mov	r1, #32
   147d4:	add	r0, r0, #1
   147d8:	str	r0, [r4, #28]
   147dc:	bl	12890 <gcry_calloc@plt>
   147e0:	cmp	r0, #0
   147e4:	str	r0, [r4, #32]
   147e8:	beq	14968 <ftello64@plt+0x1de4>
   147ec:	ldr	r0, [r5, #8]
   147f0:	cmp	r0, #0
   147f4:	str	r0, [r4, #36]	; 0x24
   147f8:	bne	14954 <ftello64@plt+0x1dd0>
   147fc:	ldr	r0, [r5, #12]
   14800:	cmp	r0, #0
   14804:	str	r0, [r4, #44]	; 0x2c
   14808:	beq	14820 <ftello64@plt+0x1c9c>
   1480c:	mov	r1, #4
   14810:	bl	12890 <gcry_calloc@plt>
   14814:	cmp	r0, #0
   14818:	str	r0, [r4, #48]	; 0x30
   1481c:	beq	14968 <ftello64@plt+0x1de4>
   14820:	add	r2, r5, #16
   14824:	mov	r1, #0
   14828:	mov	r0, r4
   1482c:	bl	13d98 <ftello64@plt+0x1214>
   14830:	subs	r9, r0, #0
   14834:	bne	14914 <ftello64@plt+0x1d90>
   14838:	ldr	r3, [r5, #4]
   1483c:	cmp	r3, #0
   14840:	beq	14998 <ftello64@plt+0x1e14>
   14844:	add	sl, r5, #56	; 0x38
   14848:	mov	r3, #1
   1484c:	mov	r2, sl
   14850:	mov	r1, r3
   14854:	mov	r0, r4
   14858:	add	fp, r3, #1
   1485c:	bl	13d98 <ftello64@plt+0x1214>
   14860:	cmp	r0, #0
   14864:	bne	14ad8 <ftello64@plt+0x1f54>
   14868:	ldr	sl, [sl]
   1486c:	mov	r3, fp
   14870:	cmp	sl, #0
   14874:	bne	1484c <ftello64@plt+0x1cc8>
   14878:	ldr	r3, [r4, #28]
   1487c:	cmp	r3, fp
   14880:	bne	14aec <ftello64@plt+0x1f68>
   14884:	ldr	r1, [r5, #8]
   14888:	ldr	lr, [r4, #36]	; 0x24
   1488c:	cmp	r1, #0
   14890:	bne	149a0 <ftello64@plt+0x1e1c>
   14894:	cmp	lr, r1
   14898:	bne	14b00 <ftello64@plt+0x1f7c>
   1489c:	ldr	r3, [r4, #44]	; 0x2c
   148a0:	cmp	r3, #0
   148a4:	ble	148cc <ftello64@plt+0x1d48>
   148a8:	ldr	r2, [r4, #48]	; 0x30
   148ac:	mov	r3, #0
   148b0:	sub	r2, r2, #4
   148b4:	mov	r0, r3
   148b8:	str	r0, [r2, #4]!
   148bc:	ldr	r1, [r4, #44]	; 0x2c
   148c0:	add	r3, r3, #1
   148c4:	cmp	r3, r1
   148c8:	blt	148b8 <ftello64@plt+0x1d34>
   148cc:	mov	r3, #0
   148d0:	mov	r0, #1024	; 0x400
   148d4:	str	r3, [r4, #64]	; 0x40
   148d8:	str	r3, [r4, #76]	; 0x4c
   148dc:	str	r0, [r4, #68]	; 0x44
   148e0:	bl	1238c <gcry_malloc@plt>
   148e4:	add	r3, r4, #64	; 0x40
   148e8:	str	r3, [r4, #80]	; 0x50
   148ec:	mov	r1, #2
   148f0:	cmp	r0, #0
   148f4:	moveq	r2, #1
   148f8:	streq	r2, [r4, #76]	; 0x4c
   148fc:	str	r0, [r4, #72]	; 0x48
   14900:	ldr	r2, [sp, #48]	; 0x30
   14904:	mov	r0, r4
   14908:	bl	13f98 <ftello64@plt+0x1414>
   1490c:	subs	r9, r0, #0
   14910:	beq	149e0 <ftello64@plt+0x1e5c>
   14914:	ldr	r0, [r4, #60]	; 0x3c
   14918:	cmp	r0, #0
   1491c:	beq	14984 <ftello64@plt+0x1e00>
   14920:	ldr	r5, [r0]
   14924:	bl	12530 <gcry_free@plt>
   14928:	subs	r0, r5, #0
   1492c:	bne	14920 <ftello64@plt+0x1d9c>
   14930:	mov	r3, #0
   14934:	cmp	r9, #0
   14938:	str	r3, [r4, #60]	; 0x3c
   1493c:	bne	14984 <ftello64@plt+0x1e00>
   14940:	mov	r9, #0
   14944:	mov	r0, r9
   14948:	str	r4, [r6]
   1494c:	add	sp, sp, #12
   14950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14954:	mov	r1, #20
   14958:	bl	12890 <gcry_calloc@plt>
   1495c:	cmp	r0, #0
   14960:	str	r0, [r4, #40]	; 0x28
   14964:	bne	147fc <ftello64@plt+0x1c78>
   14968:	bl	1280c <gpg_err_code_from_syserror@plt>
   1496c:	subs	r9, r0, #0
   14970:	bne	14ae0 <ftello64@plt+0x1f5c>
   14974:	ldr	r0, [r4, #60]	; 0x3c
   14978:	cmp	r0, #0
   1497c:	bne	14920 <ftello64@plt+0x1d9c>
   14980:	b	14940 <ftello64@plt+0x1dbc>
   14984:	mov	r0, r4
   14988:	bl	146e4 <ftello64@plt+0x1b60>
   1498c:	mov	r0, r9
   14990:	add	sp, sp, #12
   14994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14998:	mov	fp, #1
   1499c:	b	14878 <ftello64@plt+0x1cf4>
   149a0:	mov	r1, #0
   149a4:	ldr	r2, [r4, #40]	; 0x28
   149a8:	add	r3, r5, #96	; 0x60
   149ac:	mov	r0, r1
   149b0:	ldr	ip, [r3, #4]
   149b4:	add	r1, r1, #1
   149b8:	str	ip, [r2]
   149bc:	ldr	ip, [r3, #8]
   149c0:	strb	r0, [r2, #18]
   149c4:	ldr	r3, [r3]
   149c8:	add	r2, r2, #20
   149cc:	cmp	r3, #0
   149d0:	str	ip, [r2, #-8]
   149d4:	strh	r0, [r2, #-4]
   149d8:	bne	149b0 <ftello64@plt+0x1e2c>
   149dc:	b	14894 <ftello64@plt+0x1d10>
   149e0:	ldr	r3, [r4, #80]	; 0x50
   149e4:	add	r9, r4, #52	; 0x34
   149e8:	mov	r2, r3
   149ec:	str	r3, [sp, #4]
   149f0:	ldr	r3, [r4, #56]	; 0x38
   149f4:	ldr	sl, [r2]
   149f8:	cmp	r3, #0
   149fc:	add	fp, r4, #56	; 0x38
   14a00:	bne	14a18 <ftello64@plt+0x1e94>
   14a04:	mov	r3, sl
   14a08:	mov	r2, #8
   14a0c:	mov	r1, fp
   14a10:	mov	r0, r9
   14a14:	bl	13d54 <ftello64@plt+0x11d0>
   14a18:	ldr	r2, [r4, #36]	; 0x24
   14a1c:	cmp	r2, #0
   14a20:	ble	14a68 <ftello64@plt+0x1ee4>
   14a24:	mov	r5, #0
   14a28:	ldr	r3, [r4, #56]	; 0x38
   14a2c:	cmp	r3, #0
   14a30:	bne	14a5c <ftello64@plt+0x1ed8>
   14a34:	ldr	r2, [r4, #40]	; 0x28
   14a38:	add	r3, r5, r5, lsl #2
   14a3c:	mov	r1, fp
   14a40:	add	r0, r2, r3, lsl #2
   14a44:	ldr	r3, [r2, r3, lsl #2]
   14a48:	ldr	r2, [r0, #4]
   14a4c:	add	r3, sl, r3
   14a50:	mov	r0, r9
   14a54:	bl	13d54 <ftello64@plt+0x11d0>
   14a58:	ldr	r2, [r4, #36]	; 0x24
   14a5c:	add	r5, r5, #1
   14a60:	cmp	r5, r2
   14a64:	blt	14a28 <ftello64@plt+0x1ea4>
   14a68:	ldr	r5, [sp, #4]
   14a6c:	mov	r2, r8
   14a70:	mov	r1, r7
   14a74:	mov	r0, r5
   14a78:	bl	13ebc <ftello64@plt+0x1338>
   14a7c:	ldr	r3, [r4, #56]	; 0x38
   14a80:	cmp	r3, #0
   14a84:	bne	14aa0 <ftello64@plt+0x1f1c>
   14a88:	ldr	r3, [r5]
   14a8c:	mov	r1, fp
   14a90:	sub	r3, r3, sl
   14a94:	mov	r0, r9
   14a98:	mov	r2, #12
   14a9c:	bl	13d54 <ftello64@plt+0x11d0>
   14aa0:	mov	r0, r4
   14aa4:	bl	144ac <ftello64@plt+0x1928>
   14aa8:	mov	r9, r0
   14aac:	ldr	r0, [r4, #60]	; 0x3c
   14ab0:	cmp	r0, #0
   14ab4:	bne	14920 <ftello64@plt+0x1d9c>
   14ab8:	b	14930 <ftello64@plt+0x1dac>
   14abc:	bl	1280c <gpg_err_code_from_syserror@plt>
   14ac0:	subs	r9, r0, #0
   14ac4:	uxthne	r9, r9
   14ac8:	orrne	r9, r9, #134217728	; 0x8000000
   14acc:	mov	r0, r9
   14ad0:	add	sp, sp, #12
   14ad4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ad8:	mov	r9, r0
   14adc:	b	14914 <ftello64@plt+0x1d90>
   14ae0:	uxth	r9, r9
   14ae4:	orr	r9, r9, #134217728	; 0x8000000
   14ae8:	b	14914 <ftello64@plt+0x1d90>
   14aec:	ldr	r3, [pc, #32]	; 14b14 <ftello64@plt+0x1f90>
   14af0:	ldr	r2, [pc, #32]	; 14b18 <ftello64@plt+0x1f94>
   14af4:	ldr	r1, [pc, #32]	; 14b1c <ftello64@plt+0x1f98>
   14af8:	ldr	r0, [pc, #32]	; 14b20 <ftello64@plt+0x1f9c>
   14afc:	bl	12b78 <__assert_fail@plt>
   14b00:	ldr	r3, [pc, #28]	; 14b24 <ftello64@plt+0x1fa0>
   14b04:	mov	r2, #440	; 0x1b8
   14b08:	ldr	r1, [pc, #12]	; 14b1c <ftello64@plt+0x1f98>
   14b0c:	ldr	r0, [pc, #20]	; 14b28 <ftello64@plt+0x1fa4>
   14b10:	bl	12b78 <__assert_fail@plt>
   14b14:	andeq	fp, r2, r8, rrx
   14b18:	andeq	r0, r0, r1, lsr #3
   14b1c:	muleq	r2, r0, r0
   14b20:	andeq	fp, r2, r8, ror #1
   14b24:	andeq	fp, r2, ip, ror r0
   14b28:	strdeq	fp, [r2], -ip
   14b2c:	ldr	ip, [pc, #1616]	; 15184 <ftello64@plt+0x2600>
   14b30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b34:	sub	sp, sp, #28
   14b38:	ldr	ip, [ip]
   14b3c:	mov	r6, #0
   14b40:	str	r0, [sp, #4]
   14b44:	str	r6, [r0]
   14b48:	mov	r8, r1
   14b4c:	mov	r0, #1
   14b50:	mov	r1, #88	; 0x58
   14b54:	strd	r2, [sp, #8]
   14b58:	str	ip, [sp, #20]
   14b5c:	bl	12890 <gcry_calloc@plt>
   14b60:	subs	r4, r0, #0
   14b64:	beq	15088 <ftello64@plt+0x2504>
   14b68:	mov	r0, r8
   14b6c:	bl	12734 <ksba_cert_get_serial@plt>
   14b70:	subs	r5, r0, #0
   14b74:	beq	14bf0 <ftello64@plt+0x206c>
   14b78:	mov	r3, r6
   14b7c:	mov	r2, r6
   14b80:	mov	r1, r6
   14b84:	bl	12b54 <gcry_sexp_canon_len@plt>
   14b88:	cmp	r0, #1
   14b8c:	strhi	r5, [r4, #16]
   14b90:	addhi	r0, r5, r0
   14b94:	movhi	r3, r6
   14b98:	addhi	r2, r5, #1
   14b9c:	bhi	14bc4 <ftello64@plt+0x2040>
   14ba0:	b	15150 <ftello64@plt+0x25cc>
   14ba4:	sub	lr, ip, #48	; 0x30
   14ba8:	cmp	lr, #9
   14bac:	bhi	150c8 <ftello64@plt+0x2544>
   14bb0:	add	r3, r3, r3, lsl #2
   14bb4:	cmp	r0, r2
   14bb8:	add	ip, ip, r3, lsl #1
   14bbc:	sub	r3, ip, #48	; 0x30
   14bc0:	beq	1509c <ftello64@plt+0x2518>
   14bc4:	ldrb	ip, [r2]
   14bc8:	mov	r1, r2
   14bcc:	add	r2, r2, #1
   14bd0:	cmp	ip, #0
   14bd4:	cmpne	ip, #58	; 0x3a
   14bd8:	bne	14ba4 <ftello64@plt+0x2020>
   14bdc:	cmp	ip, #58	; 0x3a
   14be0:	addeq	r1, r1, #1
   14be4:	streq	r1, [r4, #20]
   14be8:	streq	r3, [r4, #24]
   14bec:	bne	150c8 <ftello64@plt+0x2544>
   14bf0:	mov	r3, #1
   14bf4:	mov	r5, #0
   14bf8:	str	r3, [r4, #28]
   14bfc:	str	r5, [r4, #36]	; 0x24
   14c00:	mov	r0, #400	; 0x190
   14c04:	bl	1238c <gcry_malloc@plt>
   14c08:	subs	r6, r0, #0
   14c0c:	beq	150a8 <ftello64@plt+0x2524>
   14c10:	mov	r1, r5
   14c14:	mov	r0, r8
   14c18:	bl	12488 <ksba_cert_get_issuer@plt>
   14c1c:	cmp	r0, #0
   14c20:	beq	15044 <ftello64@plt+0x24c0>
   14c24:	ldr	r3, [r4, #36]	; 0x24
   14c28:	mov	r7, #100	; 0x64
   14c2c:	add	r2, r3, #1
   14c30:	str	r0, [r6, r3, lsl #2]
   14c34:	str	r2, [r4, #36]	; 0x24
   14c38:	b	14c54 <ftello64@plt+0x20d0>
   14c3c:	add	r2, r3, #1
   14c40:	cmp	r5, #0
   14c44:	str	r2, [r4, #36]	; 0x24
   14c48:	str	fp, [r6, r3, lsl #2]
   14c4c:	beq	14c98 <ftello64@plt+0x2114>
   14c50:	add	r5, r5, #1
   14c54:	mov	r1, r5
   14c58:	mov	r0, r8
   14c5c:	bl	126ec <ksba_cert_get_subject@plt>
   14c60:	subs	fp, r0, #0
   14c64:	beq	14e10 <ftello64@plt+0x228c>
   14c68:	ldr	r3, [r4, #36]	; 0x24
   14c6c:	cmp	r3, r7
   14c70:	bcc	14c3c <ftello64@plt+0x20b8>
   14c74:	add	r7, r7, #100	; 0x64
   14c78:	mov	r0, r6
   14c7c:	lsl	r1, r7, #2
   14c80:	bl	1292c <gcry_realloc@plt>
   14c84:	cmp	r0, #0
   14c88:	beq	150e0 <ftello64@plt+0x255c>
   14c8c:	mov	r6, r0
   14c90:	ldr	r3, [r4, #36]	; 0x24
   14c94:	b	14c3c <ftello64@plt+0x20b8>
   14c98:	mov	r9, fp
   14c9c:	b	14ca4 <ftello64@plt+0x2120>
   14ca0:	add	r9, r0, #22
   14ca4:	ldr	r1, [pc, #1244]	; 15188 <ftello64@plt+0x2604>
   14ca8:	mov	r0, r9
   14cac:	bl	1235c <strstr@plt>
   14cb0:	cmp	r0, #0
   14cb4:	beq	14c50 <ftello64@plt+0x20cc>
   14cb8:	cmp	fp, r0
   14cbc:	beq	14ce4 <ftello64@plt+0x2160>
   14cc0:	add	r9, r9, #1
   14cc4:	cmp	r0, r9
   14cc8:	bls	14ca0 <ftello64@plt+0x211c>
   14ccc:	ldrb	r3, [r0, #-1]
   14cd0:	cmp	r3, #44	; 0x2c
   14cd4:	bne	14ca0 <ftello64@plt+0x211c>
   14cd8:	ldrb	r3, [r0, #-2]
   14cdc:	cmp	r3, #92	; 0x5c
   14ce0:	beq	14ca0 <ftello64@plt+0x211c>
   14ce4:	mov	sl, r0
   14ce8:	add	ip, r0, #22
   14cec:	add	r1, sl, #23
   14cf0:	mov	r0, #0
   14cf4:	ldrb	r3, [ip, r0, lsl #1]
   14cf8:	bic	r2, r3, #32
   14cfc:	sub	r2, r2, #65	; 0x41
   14d00:	sub	r3, r3, #48	; 0x30
   14d04:	cmp	r3, #9
   14d08:	cmphi	r2, #5
   14d0c:	bls	14d8c <ftello64@plt+0x2208>
   14d10:	cmp	r0, #0
   14d14:	beq	14c50 <ftello64@plt+0x20cc>
   14d18:	add	r0, r0, #3
   14d1c:	bl	1238c <gcry_malloc@plt>
   14d20:	cmp	r0, #0
   14d24:	beq	14c50 <ftello64@plt+0x20cc>
   14d28:	add	r1, sl, #24
   14d2c:	mov	ip, r0
   14d30:	rsb	lr, r0, #1
   14d34:	mov	r3, #60	; 0x3c
   14d38:	strb	r3, [r0]
   14d3c:	ldrb	r2, [r1, #-2]
   14d40:	add	sl, lr, ip
   14d44:	sub	r3, r2, #48	; 0x30
   14d48:	bic	r9, r2, #32
   14d4c:	sub	r9, r9, #65	; 0x41
   14d50:	uxtb	r3, r3
   14d54:	cmp	r3, #9
   14d58:	cmphi	r9, #5
   14d5c:	movls	r9, #1
   14d60:	movhi	r9, #0
   14d64:	bls	14db0 <ftello64@plt+0x222c>
   14d68:	ldr	r2, [r4, #36]	; 0x24
   14d6c:	mov	r3, r0
   14d70:	add	r1, r2, #1
   14d74:	str	r1, [r4, #36]	; 0x24
   14d78:	mov	r1, #62	; 0x3e
   14d7c:	strb	r1, [r3, sl]!
   14d80:	strb	r9, [r3, #1]
   14d84:	str	r0, [r6, r2, lsl #2]
   14d88:	b	14c50 <ftello64@plt+0x20cc>
   14d8c:	ldrb	r3, [r1, r0, lsl #1]
   14d90:	bic	r2, r3, #32
   14d94:	sub	r2, r2, #65	; 0x41
   14d98:	sub	r3, r3, #48	; 0x30
   14d9c:	cmp	r3, #9
   14da0:	cmphi	r2, #5
   14da4:	bhi	14d10 <ftello64@plt+0x218c>
   14da8:	add	r0, r0, #1
   14dac:	b	14cf4 <ftello64@plt+0x2170>
   14db0:	cmp	r2, #57	; 0x39
   14db4:	bls	14e04 <ftello64@plt+0x2280>
   14db8:	cmp	r2, #70	; 0x46
   14dbc:	bhi	14e00 <ftello64@plt+0x227c>
   14dc0:	sub	r3, r2, #55	; 0x37
   14dc4:	lsl	r3, r3, #4
   14dc8:	uxtb	r3, r3
   14dcc:	ldrb	r2, [r1, #-1]
   14dd0:	cmp	r2, #57	; 0x39
   14dd4:	subls	r2, r2, #48	; 0x30
   14dd8:	uxtbls	r2, r2
   14ddc:	bls	14df0 <ftello64@plt+0x226c>
   14de0:	cmp	r2, #70	; 0x46
   14de4:	subls	r2, r2, #55	; 0x37
   14de8:	subhi	r2, r2, #87	; 0x57
   14dec:	uxtb	r2, r2
   14df0:	add	r2, r3, r2
   14df4:	add	r1, r1, #2
   14df8:	strb	r2, [ip, #1]!
   14dfc:	b	14d3c <ftello64@plt+0x21b8>
   14e00:	sub	r3, r2, #87	; 0x57
   14e04:	lsl	r3, r3, #4
   14e08:	uxtb	r3, r3
   14e0c:	b	14dcc <ftello64@plt+0x2248>
   14e10:	mov	r3, #1
   14e14:	str	r3, [r4, #44]	; 0x2c
   14e18:	mov	r1, #32
   14e1c:	ldr	r0, [r4, #28]
   14e20:	bl	12890 <gcry_calloc@plt>
   14e24:	mov	r1, #20
   14e28:	str	r0, [r4, #32]
   14e2c:	ldr	r0, [r4, #36]	; 0x24
   14e30:	bl	12890 <gcry_calloc@plt>
   14e34:	mov	r1, #4
   14e38:	str	r0, [r4, #40]	; 0x28
   14e3c:	ldr	r0, [r4, #44]	; 0x2c
   14e40:	bl	12890 <gcry_calloc@plt>
   14e44:	ldr	r3, [r4, #32]
   14e48:	cmp	r3, #0
   14e4c:	str	r0, [r4, #48]	; 0x30
   14e50:	beq	14fb0 <ftello64@plt+0x242c>
   14e54:	ldr	sl, [r4, #40]	; 0x28
   14e58:	clz	r0, r0
   14e5c:	cmp	sl, #0
   14e60:	lsr	r0, r0, #5
   14e64:	movne	sl, r0
   14e68:	moveq	sl, #1
   14e6c:	cmp	sl, #0
   14e70:	bne	14fb0 <ftello64@plt+0x242c>
   14e74:	ldr	lr, [sp, #8]
   14e78:	ldr	r2, [lr]
   14e7c:	ldr	ip, [lr, #4]
   14e80:	ldr	r0, [lr, #8]
   14e84:	ldr	r1, [lr, #12]
   14e88:	str	r2, [r3]
   14e8c:	str	ip, [r3, #4]
   14e90:	str	r0, [r3, #8]
   14e94:	str	r1, [r3, #12]
   14e98:	ldr	r2, [lr, #16]
   14e9c:	str	r2, [r3, #16]
   14ea0:	ldr	r7, [r4, #36]	; 0x24
   14ea4:	ldr	r3, [r4, #32]
   14ea8:	cmp	r7, #0
   14eac:	str	sl, [r3, #20]
   14eb0:	strh	sl, [r3, #28]
   14eb4:	ble	14ef4 <ftello64@plt+0x2370>
   14eb8:	add	r7, r6, r7, lsl #2
   14ebc:	ldr	r5, [r4, #40]	; 0x28
   14ec0:	sub	r7, r7, #4
   14ec4:	sub	r9, r6, #4
   14ec8:	ldr	r3, [r9, #4]!
   14ecc:	add	r5, r5, #20
   14ed0:	str	r3, [r5, #-12]
   14ed4:	ldr	r0, [r9]
   14ed8:	bl	127dc <strlen@plt>
   14edc:	cmp	r7, r9
   14ee0:	str	r0, [r5, #-8]
   14ee4:	str	sl, [r9]
   14ee8:	strh	sl, [r5, #-4]
   14eec:	strb	sl, [r5, #-2]
   14ef0:	bne	14ec8 <ftello64@plt+0x2344>
   14ef4:	mov	r0, r6
   14ef8:	bl	12530 <gcry_free@plt>
   14efc:	ldr	r2, [r4, #48]	; 0x30
   14f00:	mov	r3, #0
   14f04:	mov	r0, #1024	; 0x400
   14f08:	str	r3, [r2]
   14f0c:	str	r3, [r4, #64]	; 0x40
   14f10:	str	r3, [r4, #76]	; 0x4c
   14f14:	str	r0, [r4, #68]	; 0x44
   14f18:	bl	1238c <gcry_malloc@plt>
   14f1c:	add	r3, r4, #64	; 0x40
   14f20:	cmp	r0, #0
   14f24:	str	r0, [r4, #72]	; 0x48
   14f28:	beq	15160 <ftello64@plt+0x25dc>
   14f2c:	str	r3, [r4, #80]	; 0x50
   14f30:	ldr	r2, [sp, #12]
   14f34:	mov	r1, #3
   14f38:	mov	r0, r4
   14f3c:	bl	13f98 <ftello64@plt+0x1414>
   14f40:	subs	r7, r0, #0
   14f44:	bne	150f4 <ftello64@plt+0x2570>
   14f48:	ldr	r5, [r4, #80]	; 0x50
   14f4c:	ldr	r3, [r4, #56]	; 0x38
   14f50:	add	r7, r4, #52	; 0x34
   14f54:	cmp	r3, #0
   14f58:	ldr	r9, [r5]
   14f5c:	add	sl, r4, #56	; 0x38
   14f60:	beq	1511c <ftello64@plt+0x2598>
   14f64:	mov	r0, r8
   14f68:	add	r1, sp, #16
   14f6c:	bl	12a7c <ksba_cert_get_image@plt>
   14f70:	subs	r6, r0, #0
   14f74:	beq	1516c <ftello64@plt+0x25e8>
   14f78:	mov	r1, r6
   14f7c:	ldr	r2, [sp, #16]
   14f80:	mov	r0, r5
   14f84:	bl	13ebc <ftello64@plt+0x1338>
   14f88:	ldr	r3, [r4, #56]	; 0x38
   14f8c:	cmp	r3, #0
   14f90:	beq	15134 <ftello64@plt+0x25b0>
   14f94:	mov	r0, r4
   14f98:	bl	144ac <ftello64@plt+0x1928>
   14f9c:	mov	r7, r0
   14fa0:	ldr	r0, [r4, #60]	; 0x3c
   14fa4:	cmp	r0, #0
   14fa8:	bne	15100 <ftello64@plt+0x257c>
   14fac:	b	15010 <ftello64@plt+0x248c>
   14fb0:	ldr	r7, [pc, #468]	; 1518c <ftello64@plt+0x2608>
   14fb4:	ldr	r0, [r4, #60]	; 0x3c
   14fb8:	cmp	r0, #0
   14fbc:	beq	14fdc <ftello64@plt+0x2458>
   14fc0:	ldr	r5, [r0]
   14fc4:	bl	12530 <gcry_free@plt>
   14fc8:	subs	r0, r5, #0
   14fcc:	bne	14fc0 <ftello64@plt+0x243c>
   14fd0:	cmp	r6, #0
   14fd4:	str	r0, [r4, #60]	; 0x3c
   14fd8:	beq	15010 <ftello64@plt+0x248c>
   14fdc:	ldr	r3, [r4, #36]	; 0x24
   14fe0:	cmp	r3, #0
   14fe4:	ble	15008 <ftello64@plt+0x2484>
   14fe8:	sub	r8, r6, #4
   14fec:	mov	r5, #0
   14ff0:	ldr	r0, [r8, #4]!
   14ff4:	bl	12530 <gcry_free@plt>
   14ff8:	ldr	r3, [r4, #36]	; 0x24
   14ffc:	add	r5, r5, #1
   15000:	cmp	r3, r5
   15004:	bgt	14ff0 <ftello64@plt+0x246c>
   15008:	mov	r0, r6
   1500c:	bl	12530 <gcry_free@plt>
   15010:	cmp	r7, #0
   15014:	bne	15070 <ftello64@plt+0x24ec>
   15018:	ldr	r3, [sp, #4]
   1501c:	mov	r7, #0
   15020:	str	r4, [r3]
   15024:	ldr	r3, [pc, #344]	; 15184 <ftello64@plt+0x2600>
   15028:	ldr	r2, [sp, #20]
   1502c:	mov	r0, r7
   15030:	ldr	r3, [r3]
   15034:	cmp	r2, r3
   15038:	bne	15180 <ftello64@plt+0x25fc>
   1503c:	add	sp, sp, #28
   15040:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15044:	ldr	r0, [r4, #60]	; 0x3c
   15048:	cmp	r0, #0
   1504c:	ldrne	r7, [pc, #316]	; 15190 <ftello64@plt+0x260c>
   15050:	bne	14fc0 <ftello64@plt+0x243c>
   15054:	ldr	r3, [r4, #36]	; 0x24
   15058:	cmp	r3, #0
   1505c:	ldrgt	r7, [pc, #300]	; 15190 <ftello64@plt+0x260c>
   15060:	bgt	14fe8 <ftello64@plt+0x2464>
   15064:	mov	r0, r6
   15068:	bl	12530 <gcry_free@plt>
   1506c:	ldr	r7, [pc, #284]	; 15190 <ftello64@plt+0x260c>
   15070:	mov	r0, r4
   15074:	bl	146e4 <ftello64@plt+0x1b60>
   15078:	ldr	r2, [sp, #4]
   1507c:	mov	r3, #0
   15080:	str	r3, [r2]
   15084:	b	15024 <ftello64@plt+0x24a0>
   15088:	bl	1280c <gpg_err_code_from_syserror@plt>
   1508c:	subs	r7, r0, #0
   15090:	uxthne	r7, r7
   15094:	orrne	r7, r7, #134217728	; 0x8000000
   15098:	b	15024 <ftello64@plt+0x24a0>
   1509c:	ldrb	ip, [r1, #1]
   150a0:	mov	r1, r0
   150a4:	b	14bdc <ftello64@plt+0x2058>
   150a8:	bl	1280c <gpg_err_code_from_syserror@plt>
   150ac:	subs	r3, r0, #0
   150b0:	ldr	r0, [r4, #60]	; 0x3c
   150b4:	bne	15108 <ftello64@plt+0x2584>
   150b8:	cmp	r0, r5
   150bc:	movne	r7, r6
   150c0:	bne	14fc0 <ftello64@plt+0x243c>
   150c4:	b	15018 <ftello64@plt+0x2494>
   150c8:	mov	r0, r5
   150cc:	bl	12530 <gcry_free@plt>
   150d0:	mov	r3, #0
   150d4:	str	r3, [r4, #16]
   150d8:	mov	r7, #134217729	; 0x8000001
   150dc:	b	15024 <ftello64@plt+0x24a0>
   150e0:	bl	1280c <gpg_err_code_from_syserror@plt>
   150e4:	subs	r7, r0, #0
   150e8:	uxthne	r7, r7
   150ec:	orrne	r7, r7, #134217728	; 0x8000000
   150f0:	b	14fb4 <ftello64@plt+0x2430>
   150f4:	ldr	r0, [r4, #60]	; 0x3c
   150f8:	cmp	r0, #0
   150fc:	beq	15070 <ftello64@plt+0x24ec>
   15100:	mov	r6, #0
   15104:	b	14fc0 <ftello64@plt+0x243c>
   15108:	uxth	r3, r3
   1510c:	cmp	r0, #0
   15110:	orr	r7, r3, #134217728	; 0x8000000
   15114:	bne	14fc0 <ftello64@plt+0x243c>
   15118:	b	15070 <ftello64@plt+0x24ec>
   1511c:	mov	r3, r9
   15120:	mov	r2, #8
   15124:	mov	r1, sl
   15128:	mov	r0, r7
   1512c:	bl	13d54 <ftello64@plt+0x11d0>
   15130:	b	14f64 <ftello64@plt+0x23e0>
   15134:	ldr	r3, [r5]
   15138:	mov	r1, sl
   1513c:	sub	r3, r3, r9
   15140:	mov	r0, r7
   15144:	mov	r2, #12
   15148:	bl	13d54 <ftello64@plt+0x11d0>
   1514c:	b	14f94 <ftello64@plt+0x2410>
   15150:	mov	r0, r5
   15154:	bl	12530 <gcry_free@plt>
   15158:	mov	r7, #134217729	; 0x8000001
   1515c:	b	15024 <ftello64@plt+0x24a0>
   15160:	mov	r2, #1
   15164:	str	r2, [r4, #76]	; 0x4c
   15168:	b	14f2c <ftello64@plt+0x23a8>
   1516c:	ldr	r0, [r4, #60]	; 0x3c
   15170:	mov	r7, #134217729	; 0x8000001
   15174:	cmp	r0, #0
   15178:	bne	14fc0 <ftello64@plt+0x243c>
   1517c:	b	15070 <ftello64@plt+0x24ec>
   15180:	bl	12590 <__stack_chk_fail@plt>
   15184:	andeq	lr, r3, r0, lsl fp
   15188:	andeq	fp, r2, r0, lsl r1
   1518c:	stmdaeq	r0, {r1, r2, r4, r6, pc}
   15190:	stmdaeq	r0, {r7}
   15194:	ldm	r0, {r0, r3}
   15198:	str	r3, [r1]
   1519c:	bx	lr
   151a0:	ldrd	r0, [r0, #8]
   151a4:	bx	lr
   151a8:	ldr	r3, [r0, #4]
   151ac:	cmp	r3, #31
   151b0:	bxls	lr
   151b4:	ldr	r3, [r0]
   151b8:	ldrb	r3, [r3, #4]
   151bc:	cmp	r3, #1
   151c0:	bxne	lr
   151c4:	push	{r4, r5, r6, lr}
   151c8:	mov	r4, r0
   151cc:	mov	r5, r1
   151d0:	bl	23474 <ftello64@plt+0x108f0>
   151d4:	ldr	r3, [r4]
   151d8:	cmp	r5, #0
   151dc:	lsr	r2, r0, #24
   151e0:	strb	r2, [r3, #20]
   151e4:	ldr	r3, [r4]
   151e8:	lsr	r1, r0, #16
   151ec:	lsr	r2, r0, #8
   151f0:	strb	r1, [r3, #21]
   151f4:	ldr	r3, [r4]
   151f8:	strb	r2, [r3, #22]
   151fc:	ldr	r3, [r4]
   15200:	strb	r0, [r3, #23]
   15204:	ldrne	r2, [r4]
   15208:	ldrbne	r3, [r2, #7]
   1520c:	orrne	r3, r3, #2
   15210:	strbne	r3, [r2, #7]
   15214:	pop	{r4, r5, r6, pc}
   15218:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1521c:	subs	r3, r2, #0
   15220:	sub	sp, sp, #28
   15224:	movne	r2, r3
   15228:	mov	r5, r1
   1522c:	mov	sl, r0
   15230:	str	r3, [sp, #16]
   15234:	movne	r3, #0
   15238:	strne	r3, [r2]
   1523c:	cmp	sl, #0
   15240:	movne	r3, #0
   15244:	strne	r3, [sl]
   15248:	mov	r0, r5
   1524c:	bl	12b84 <ftello64@plt>
   15250:	mvn	r3, #0
   15254:	mvn	r2, #0
   15258:	cmp	r1, r3
   1525c:	cmpeq	r0, r2
   15260:	mov	r8, r0
   15264:	mov	r9, r1
   15268:	beq	1534c <ftello64@plt+0x27c8>
   1526c:	mov	r0, r5
   15270:	bl	12b30 <getc@plt>
   15274:	mov	r6, r0
   15278:	cmn	r6, #1
   1527c:	mov	r0, r5
   15280:	beq	15320 <ftello64@plt+0x279c>
   15284:	bl	12b30 <getc@plt>
   15288:	cmn	r0, #1
   1528c:	mov	r7, r0
   15290:	beq	1532c <ftello64@plt+0x27a8>
   15294:	mov	r0, r5
   15298:	bl	12b30 <getc@plt>
   1529c:	cmn	r0, #1
   152a0:	mov	r4, r0
   152a4:	beq	1532c <ftello64@plt+0x27a8>
   152a8:	mov	r0, r5
   152ac:	bl	12b30 <getc@plt>
   152b0:	cmn	r0, #1
   152b4:	str	r0, [sp, #12]
   152b8:	beq	1532c <ftello64@plt+0x27a8>
   152bc:	mov	r0, r5
   152c0:	bl	12b30 <getc@plt>
   152c4:	ldr	r2, [sp, #12]
   152c8:	cmn	r0, #1
   152cc:	mov	fp, r0
   152d0:	beq	1532c <ftello64@plt+0x27a8>
   152d4:	lsl	r1, r7, #16
   152d8:	orr	r1, r1, r6, lsl #24
   152dc:	orr	r1, r1, r4, lsl #8
   152e0:	orr	r1, r1, r2
   152e4:	cmp	r1, #4
   152e8:	bls	1533c <ftello64@plt+0x27b8>
   152ec:	cmp	r0, #0
   152f0:	bne	15368 <ftello64@plt+0x27e4>
   152f4:	sub	r1, r1, #5
   152f8:	mov	r2, #1
   152fc:	mov	r0, r5
   15300:	bl	12adc <fseek@plt>
   15304:	cmp	r0, #0
   15308:	bne	153f4 <ftello64@plt+0x2870>
   1530c:	ldr	r2, [sp, #16]
   15310:	cmp	r2, #0
   15314:	movne	r3, #1
   15318:	strne	r3, [r2]
   1531c:	b	1523c <ftello64@plt+0x26b8>
   15320:	bl	124c4 <ferror@plt>
   15324:	cmp	r0, #0
   15328:	beq	15440 <ftello64@plt+0x28bc>
   1532c:	mov	r0, r5
   15330:	bl	124c4 <ferror@plt>
   15334:	cmp	r0, #0
   15338:	bne	1534c <ftello64@plt+0x27c8>
   1533c:	ldr	fp, [pc, #328]	; 1548c <ftello64@plt+0x2908>
   15340:	mov	r0, fp
   15344:	add	sp, sp, #28
   15348:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1534c:	bl	1280c <gpg_err_code_from_syserror@plt>
   15350:	subs	fp, r0, #0
   15354:	uxthne	r3, fp
   15358:	orrne	fp, r3, #134217728	; 0x8000000
   1535c:	mov	r0, fp
   15360:	add	sp, sp, #28
   15364:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15368:	cmp	r1, #5242880	; 0x500000
   1536c:	strd	r8, [sp, #16]
   15370:	mov	r8, r4
   15374:	mov	r9, sl
   15378:	mov	r4, r1
   1537c:	mov	sl, r2
   15380:	bhi	15448 <ftello64@plt+0x28c4>
   15384:	cmp	r9, #0
   15388:	beq	15410 <ftello64@plt+0x288c>
   1538c:	mov	r0, r1
   15390:	bl	1238c <gcry_malloc@plt>
   15394:	subs	r3, r0, #0
   15398:	str	r3, [sp, #12]
   1539c:	beq	15428 <ftello64@plt+0x28a4>
   153a0:	ldr	r0, [sp, #12]
   153a4:	mov	r3, r5
   153a8:	mov	r2, #1
   153ac:	strb	r6, [r0]
   153b0:	strb	r7, [r0, #1]
   153b4:	strb	r8, [r0, #2]
   153b8:	strb	sl, [r0, #3]
   153bc:	strb	fp, [r0, #4]
   153c0:	sub	r1, r4, #5
   153c4:	add	r0, r0, #5
   153c8:	bl	12680 <fread@plt>
   153cc:	cmp	r0, #1
   153d0:	beq	15468 <ftello64@plt+0x28e4>
   153d4:	bl	1280c <gpg_err_code_from_syserror@plt>
   153d8:	subs	r3, r0, #0
   153dc:	moveq	fp, r3
   153e0:	uxthne	r3, r3
   153e4:	orrne	fp, r3, #134217728	; 0x8000000
   153e8:	ldr	r0, [sp, #12]
   153ec:	bl	12530 <gcry_free@plt>
   153f0:	b	15340 <ftello64@plt+0x27bc>
   153f4:	bl	1280c <gpg_err_code_from_syserror@plt>
   153f8:	cmp	r0, #0
   153fc:	uxthne	r3, r0
   15400:	orrne	fp, r3, #134217728	; 0x8000000
   15404:	mov	r0, fp
   15408:	add	sp, sp, #28
   1540c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15410:	sub	r1, r1, #5
   15414:	mov	r0, r5
   15418:	mov	r2, #1
   1541c:	bl	12adc <fseek@plt>
   15420:	subs	fp, r0, #0
   15424:	beq	15340 <ftello64@plt+0x27bc>
   15428:	bl	1280c <gpg_err_code_from_syserror@plt>
   1542c:	subs	r3, r0, #0
   15430:	moveq	fp, r3
   15434:	uxthne	r3, r3
   15438:	orrne	fp, r3, #134217728	; 0x8000000
   1543c:	b	15340 <ftello64@plt+0x27bc>
   15440:	mov	fp, r6
   15444:	b	15340 <ftello64@plt+0x27bc>
   15448:	sub	r1, r1, #5
   1544c:	mov	r0, r5
   15450:	mov	r2, #1
   15454:	bl	12adc <fseek@plt>
   15458:	cmp	r0, #0
   1545c:	ldreq	fp, [pc, #44]	; 15490 <ftello64@plt+0x290c>
   15460:	beq	15340 <ftello64@plt+0x27bc>
   15464:	b	15428 <ftello64@plt+0x28a4>
   15468:	ldrd	r2, [sp, #16]
   1546c:	mov	r0, r9
   15470:	ldr	r1, [sp, #12]
   15474:	strd	r2, [sp]
   15478:	mov	r2, r4
   1547c:	bl	14688 <ftello64@plt+0x1b04>
   15480:	subs	fp, r0, #0
   15484:	beq	15340 <ftello64@plt+0x27bc>
   15488:	b	153e8 <ftello64@plt+0x2864>
   1548c:	stmdaeq	r0, {r1, r6}
   15490:	stmdaeq	r0, {r0, r1, r6}
   15494:	push	{r4, r5, lr}
   15498:	sub	sp, sp, #12
   1549c:	ldr	r4, [pc, #108]	; 15510 <ftello64@plt+0x298c>
   154a0:	mov	r5, r1
   154a4:	mov	r1, sp
   154a8:	ldr	r3, [r4]
   154ac:	str	r3, [sp, #4]
   154b0:	bl	15194 <ftello64@plt+0x2610>
   154b4:	ldr	r1, [sp]
   154b8:	cmp	r1, #5242880	; 0x500000
   154bc:	bhi	15504 <ftello64@plt+0x2980>
   154c0:	mov	r3, r5
   154c4:	mov	r2, #1
   154c8:	bl	12650 <fwrite@plt>
   154cc:	cmp	r0, #1
   154d0:	moveq	r0, #0
   154d4:	bne	154f0 <ftello64@plt+0x296c>
   154d8:	ldr	r2, [sp, #4]
   154dc:	ldr	r3, [r4]
   154e0:	cmp	r2, r3
   154e4:	bne	1550c <ftello64@plt+0x2988>
   154e8:	add	sp, sp, #12
   154ec:	pop	{r4, r5, pc}
   154f0:	bl	1280c <gpg_err_code_from_syserror@plt>
   154f4:	cmp	r0, #0
   154f8:	uxthne	r0, r0
   154fc:	orrne	r0, r0, #134217728	; 0x8000000
   15500:	b	154d8 <ftello64@plt+0x2954>
   15504:	ldr	r0, [pc, #8]	; 15514 <ftello64@plt+0x2990>
   15508:	b	154d8 <ftello64@plt+0x2954>
   1550c:	bl	12590 <__stack_chk_fail@plt>
   15510:	andeq	lr, r3, r0, lsl fp
   15514:	stmdaeq	r0, {r0, r1, r6}
   15518:	push	{r4, r5, r6, r7, lr}
   1551c:	mov	r5, #32
   15520:	ldr	r4, [pc, #164]	; 155cc <ftello64@plt+0x2a48>
   15524:	sub	sp, sp, #44	; 0x2c
   15528:	mov	r2, r5
   1552c:	ldr	r3, [r4]
   15530:	mov	r6, r0
   15534:	mov	r7, r1
   15538:	add	r0, sp, #4
   1553c:	mov	r1, #0
   15540:	str	r3, [sp, #36]	; 0x24
   15544:	bl	12884 <memset@plt>
   15548:	ldr	r3, [pc, #128]	; 155d0 <ftello64@plt+0x2a4c>
   1554c:	cmp	r7, #0
   15550:	strh	r3, [sp, #8]
   15554:	movne	r3, #2
   15558:	strbne	r3, [sp, #11]
   1555c:	ldr	r3, [pc, #112]	; 155d4 <ftello64@plt+0x2a50>
   15560:	mov	r0, #0
   15564:	str	r3, [sp, #12]
   15568:	strb	r5, [sp, #7]
   1556c:	bl	12518 <time@plt>
   15570:	mov	r3, r6
   15574:	mov	r2, #1
   15578:	mov	r1, #32
   1557c:	rev	ip, r0
   15580:	add	r0, sp, #4
   15584:	str	ip, [sp, #20]
   15588:	str	ip, [sp, #24]
   1558c:	bl	12650 <fwrite@plt>
   15590:	cmp	r0, #1
   15594:	moveq	r0, #0
   15598:	bne	155b4 <ftello64@plt+0x2a30>
   1559c:	ldr	r2, [sp, #36]	; 0x24
   155a0:	ldr	r3, [r4]
   155a4:	cmp	r2, r3
   155a8:	bne	155c8 <ftello64@plt+0x2a44>
   155ac:	add	sp, sp, #44	; 0x2c
   155b0:	pop	{r4, r5, r6, r7, pc}
   155b4:	bl	1280c <gpg_err_code_from_syserror@plt>
   155b8:	cmp	r0, #0
   155bc:	uxthne	r0, r0
   155c0:	orrne	r0, r0, #134217728	; 0x8000000
   155c4:	b	1559c <ftello64@plt+0x2a18>
   155c8:	bl	12590 <__stack_chk_fail@plt>
   155cc:	andeq	lr, r3, r0, lsl fp
   155d0:	andeq	r0, r0, r1, lsl #2
   155d4:	ldrbvs	r4, [r8], -fp, asr #4
   155d8:	cmp	r1, #0
   155dc:	push	{r4, r5, r6, lr}
   155e0:	mov	r6, r0
   155e4:	beq	15604 <ftello64@plt+0x2a80>
   155e8:	add	r5, r0, r1, lsl #3
   155ec:	mov	r4, r0
   155f0:	ldr	r0, [r4, #4]
   155f4:	add	r4, r4, #8
   155f8:	bl	12530 <gcry_free@plt>
   155fc:	cmp	r4, r5
   15600:	bne	155f0 <ftello64@plt+0x2a6c>
   15604:	mov	r0, r6
   15608:	pop	{r4, r5, r6, lr}
   1560c:	b	12530 <gcry_free@plt>
   15610:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15614:	sub	sp, sp, #12
   15618:	ldr	r4, [pc, #564]	; 15854 <ftello64@plt+0x2cd0>
   1561c:	mov	fp, r1
   15620:	mov	r1, sp
   15624:	ldr	ip, [r4]
   15628:	mov	sl, r2
   1562c:	mov	r7, r3
   15630:	str	ip, [sp, #4]
   15634:	bl	15194 <ftello64@plt+0x2610>
   15638:	ldr	r2, [sp]
   1563c:	cmp	r2, #39	; 0x27
   15640:	bls	15770 <ftello64@plt+0x2bec>
   15644:	ldrh	r3, [r0, #18]
   15648:	mov	r6, r0
   1564c:	rev16	r3, r3
   15650:	uxth	r3, r3
   15654:	cmp	r3, #27
   15658:	bls	15770 <ftello64@plt+0x2bec>
   1565c:	ldrh	lr, [r0, #16]
   15660:	mov	ip, #0
   15664:	mov	r1, #0
   15668:	rev16	lr, lr
   1566c:	mov	r0, r2
   15670:	uxth	lr, lr
   15674:	mul	r3, r3, lr
   15678:	add	r3, r3, #20
   1567c:	adds	r8, r3, #2
   15680:	adc	r9, ip, ip
   15684:	cmp	r9, r1
   15688:	cmpeq	r8, r2
   1568c:	mov	lr, r3
   15690:	bhi	15770 <ftello64@plt+0x2bec>
   15694:	ldrh	ip, [r6, r3]
   15698:	rev16	ip, ip
   1569c:	uxtah	r3, r3, ip
   156a0:	add	r5, r3, #6
   156a4:	cmp	r2, r5
   156a8:	bcc	15770 <ftello64@plt+0x2bec>
   156ac:	add	r3, r6, r3
   156b0:	ldrh	r8, [r3, #4]
   156b4:	rev16	r8, r8
   156b8:	uxth	r8, r8
   156bc:	cmp	r8, #11
   156c0:	bls	15770 <ftello64@plt+0x2bec>
   156c4:	ldrh	r9, [r3, #2]
   156c8:	rev16	r9, r9
   156cc:	uxth	r9, r9
   156d0:	mla	r3, r9, r8, r5
   156d4:	cmp	r2, r3
   156d8:	bcc	15770 <ftello64@plt+0x2bec>
   156dc:	cmn	fp, #1
   156e0:	beq	1578c <ftello64@plt+0x2c08>
   156e4:	cmp	fp, r9
   156e8:	bhi	15770 <ftello64@plt+0x2bec>
   156ec:	mla	r8, r8, fp, r5
   156f0:	mov	r3, r6
   156f4:	ldr	r0, [r3, r8]!
   156f8:	rev	r0, r0
   156fc:	ldr	r1, [r3, #4]
   15700:	rev	r1, r1
   15704:	add	ip, r1, r0
   15708:	clz	r3, r1
   1570c:	lsr	r3, r3, #5
   15710:	cmp	r2, ip
   15714:	movcs	r2, r3
   15718:	orrcc	r2, r3, #1
   1571c:	cmp	r2, #0
   15720:	bne	15770 <ftello64@plt+0x2bec>
   15724:	ldr	r3, [sp, #48]	; 0x30
   15728:	cmp	r3, #0
   1572c:	bne	15758 <ftello64@plt+0x2bd4>
   15730:	cmp	r7, r1
   15734:	bne	15770 <ftello64@plt+0x2bec>
   15738:	mov	r2, r7
   1573c:	mov	r1, sl
   15740:	add	r0, r6, r0
   15744:	bl	1253c <memcmp@plt>
   15748:	cmp	r0, #0
   1574c:	bne	15770 <ftello64@plt+0x2bec>
   15750:	add	r0, fp, #1
   15754:	b	15774 <ftello64@plt+0x2bf0>
   15758:	mov	r3, r7
   1575c:	mov	r2, sl
   15760:	add	r0, r6, r0
   15764:	bl	1c058 <ftello64@plt+0x94d4>
   15768:	cmp	r0, #0
   1576c:	bne	15750 <ftello64@plt+0x2bcc>
   15770:	mov	r0, #0
   15774:	ldr	r2, [sp, #4]
   15778:	ldr	r3, [r4]
   1577c:	cmp	r2, r3
   15780:	bne	15850 <ftello64@plt+0x2ccc>
   15784:	add	sp, sp, #12
   15788:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1578c:	ldr	r3, [sp, #52]	; 0x34
   15790:	cmp	r9, r3
   15794:	bls	15770 <ftello64@plt+0x2bec>
   15798:	mla	r5, r3, r8, r5
   1579c:	add	r5, r6, r5
   157a0:	b	157d0 <ftello64@plt+0x2c4c>
   157a4:	cmp	r7, lr
   157a8:	beq	15834 <ftello64@plt+0x2cb0>
   157ac:	ldr	r3, [sp, #52]	; 0x34
   157b0:	add	r5, r5, r8
   157b4:	add	r3, r3, #1
   157b8:	cmp	r3, r9
   157bc:	str	r3, [sp, #52]	; 0x34
   157c0:	bcs	15770 <ftello64@plt+0x2bec>
   157c4:	ldr	r2, [sp]
   157c8:	mov	r1, #0
   157cc:	mov	r0, r2
   157d0:	ldr	lr, [r5, #4]
   157d4:	ldr	ip, [r5]
   157d8:	rev	lr, lr
   157dc:	rev	ip, ip
   157e0:	adds	r2, lr, ip
   157e4:	mov	r3, #0
   157e8:	adc	r3, r3, #0
   157ec:	cmp	r3, r1
   157f0:	cmpeq	r2, r0
   157f4:	bhi	15770 <ftello64@plt+0x2bec>
   157f8:	cmp	lr, #0
   157fc:	beq	157ac <ftello64@plt+0x2c28>
   15800:	ldr	r3, [sp, #48]	; 0x30
   15804:	cmp	r3, #0
   15808:	beq	157a4 <ftello64@plt+0x2c20>
   1580c:	mov	r1, lr
   15810:	add	r0, r6, ip
   15814:	mov	r3, r7
   15818:	mov	r2, sl
   1581c:	bl	1c058 <ftello64@plt+0x94d4>
   15820:	cmp	r0, #0
   15824:	beq	157ac <ftello64@plt+0x2c28>
   15828:	ldr	r3, [sp, #52]	; 0x34
   1582c:	add	r0, r3, #1
   15830:	b	15774 <ftello64@plt+0x2bf0>
   15834:	add	r0, r6, ip
   15838:	mov	r2, r7
   1583c:	mov	r1, sl
   15840:	bl	1253c <memcmp@plt>
   15844:	cmp	r0, #0
   15848:	bne	157ac <ftello64@plt+0x2c28>
   1584c:	b	15828 <ftello64@plt+0x2ca4>
   15850:	bl	12590 <__stack_chk_fail@plt>
   15854:	andeq	lr, r3, r0, lsl fp
   15858:	push	{r4, r5, r6, lr}
   1585c:	sub	sp, sp, #8
   15860:	ldr	r4, [pc, #172]	; 15914 <ftello64@plt+0x2d90>
   15864:	mov	r6, r1
   15868:	mov	r1, sp
   1586c:	ldr	r3, [r4]
   15870:	mov	r5, r2
   15874:	str	r3, [sp, #4]
   15878:	bl	15194 <ftello64@plt+0x2610>
   1587c:	ldr	r1, [sp]
   15880:	cmp	r1, #39	; 0x27
   15884:	bls	158f4 <ftello64@plt+0x2d70>
   15888:	ldrh	r3, [r0, #18]
   1588c:	rev16	r3, r3
   15890:	uxth	r3, r3
   15894:	cmp	r3, #27
   15898:	bls	158f4 <ftello64@plt+0x2d70>
   1589c:	ldrh	r2, [r0, #16]
   158a0:	rev16	r2, r2
   158a4:	uxth	r2, r2
   158a8:	mul	r3, r3, r2
   158ac:	add	ip, r3, #22
   158b0:	cmp	r1, ip
   158b4:	bcc	158f4 <ftello64@plt+0x2d70>
   158b8:	add	r3, r0, r3
   158bc:	ldrh	r2, [r3, #20]
   158c0:	rev16	r2, r2
   158c4:	uxth	r2, r2
   158c8:	add	r3, ip, r2
   158cc:	cmp	r1, r3
   158d0:	bcc	158f4 <ftello64@plt+0x2d70>
   158d4:	cmp	r2, r5
   158d8:	bne	158f4 <ftello64@plt+0x2d70>
   158dc:	mov	r1, r6
   158e0:	add	r0, r0, ip
   158e4:	bl	1253c <memcmp@plt>
   158e8:	clz	r0, r0
   158ec:	lsr	r0, r0, #5
   158f0:	b	158f8 <ftello64@plt+0x2d74>
   158f4:	mov	r0, #0
   158f8:	ldr	r2, [sp, #4]
   158fc:	ldr	r3, [r4]
   15900:	cmp	r2, r3
   15904:	bne	15910 <ftello64@plt+0x2d8c>
   15908:	add	sp, sp, #8
   1590c:	pop	{r4, r5, r6, pc}
   15910:	bl	12590 <__stack_chk_fail@plt>
   15914:	andeq	lr, r3, r0, lsl fp
   15918:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1591c:	mov	sl, r2
   15920:	ldr	r9, [pc, #204]	; 159f4 <ftello64@plt+0x2e70>
   15924:	sub	sp, sp, #8
   15928:	mov	r7, r1
   1592c:	ldr	r2, [r9]
   15930:	mov	r1, sp
   15934:	str	r2, [sp, #4]
   15938:	mov	r8, r3
   1593c:	bl	15194 <ftello64@plt+0x2610>
   15940:	ldr	r2, [sp]
   15944:	cmp	r2, #39	; 0x27
   15948:	bls	159c8 <ftello64@plt+0x2e44>
   1594c:	ldrh	r5, [r0, #18]
   15950:	mov	r4, r0
   15954:	rev16	r5, r5
   15958:	uxth	r5, r5
   1595c:	cmp	r5, #27
   15960:	bls	159c8 <ftello64@plt+0x2e44>
   15964:	ldrh	r6, [r0, #16]
   15968:	mov	r1, #0
   1596c:	mov	r0, #20
   15970:	rev16	r6, r6
   15974:	mov	r3, #0
   15978:	uxth	r6, r6
   1597c:	umlal	r0, r1, r6, r5
   15980:	cmp	r1, r3
   15984:	cmpeq	r0, r2
   15988:	bhi	159c8 <ftello64@plt+0x2e44>
   1598c:	cmp	r6, #0
   15990:	beq	159e8 <ftello64@plt+0x2e64>
   15994:	add	sl, sl, #20
   15998:	add	r4, r4, sl
   1599c:	mov	sl, #0
   159a0:	mov	r2, r8
   159a4:	mov	r1, r7
   159a8:	mov	r0, r4
   159ac:	bl	1253c <memcmp@plt>
   159b0:	add	sl, sl, #1
   159b4:	cmp	r0, #0
   159b8:	beq	159cc <ftello64@plt+0x2e48>
   159bc:	cmp	r6, sl
   159c0:	add	r4, r4, r5
   159c4:	bne	159a0 <ftello64@plt+0x2e1c>
   159c8:	mov	sl, #0
   159cc:	ldr	r2, [sp, #4]
   159d0:	ldr	r3, [r9]
   159d4:	mov	r0, sl
   159d8:	cmp	r2, r3
   159dc:	bne	159f0 <ftello64@plt+0x2e6c>
   159e0:	add	sp, sp, #8
   159e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   159e8:	mov	sl, r6
   159ec:	b	159cc <ftello64@plt+0x2e48>
   159f0:	bl	12590 <__stack_chk_fail@plt>
   159f4:	andeq	lr, r3, r0, lsl fp
   159f8:	push	{r4, lr}
   159fc:	mov	r4, r0
   15a00:	ldr	r0, [r0]
   15a04:	ldr	r1, [pc, #48]	; 15a3c <ftello64@plt+0x2eb8>
   15a08:	add	r0, r0, #28
   15a0c:	bl	12a40 <fopen64@plt>
   15a10:	cmp	r0, #0
   15a14:	str	r0, [r4, #8]
   15a18:	beq	15a24 <ftello64@plt+0x2ea0>
   15a1c:	mov	r0, #0
   15a20:	pop	{r4, pc}
   15a24:	bl	1280c <gpg_err_code_from_syserror@plt>
   15a28:	cmp	r0, #0
   15a2c:	uxthne	r0, r0
   15a30:	orrne	r0, r0, #134217728	; 0x8000000
   15a34:	str	r0, [r4, #16]
   15a38:	pop	{r4, pc}
   15a3c:	andeq	sl, r2, r4, ror #23
   15a40:	push	{r4, lr}
   15a44:	ldrh	ip, [r0, #18]
   15a48:	ldrh	lr, [r0, #16]
   15a4c:	rev16	ip, ip
   15a50:	uxth	ip, ip
   15a54:	cmp	ip, #27
   15a58:	bls	15b2c <ftello64@plt+0x2fa8>
   15a5c:	rev16	lr, lr
   15a60:	uxth	lr, lr
   15a64:	mul	ip, ip, lr
   15a68:	add	lr, ip, #22
   15a6c:	cmp	lr, r1
   15a70:	add	ip, ip, #20
   15a74:	bhi	15b2c <ftello64@plt+0x2fa8>
   15a78:	ldrh	lr, [r0, ip]
   15a7c:	rev16	lr, lr
   15a80:	uxtah	ip, ip, lr
   15a84:	add	r4, ip, #6
   15a88:	cmp	r1, r4
   15a8c:	add	lr, ip, #2
   15a90:	bcc	15b2c <ftello64@plt+0x2fa8>
   15a94:	add	ip, r0, ip
   15a98:	ldrh	lr, [r0, lr]
   15a9c:	ldrh	ip, [ip, #4]
   15aa0:	rev16	lr, lr
   15aa4:	rev16	ip, ip
   15aa8:	uxth	lr, lr
   15aac:	uxth	ip, ip
   15ab0:	cmp	ip, #11
   15ab4:	bls	15b2c <ftello64@plt+0x2fa8>
   15ab8:	mla	lr, ip, lr, r4
   15abc:	add	ip, lr, #4
   15ac0:	cmp	r1, ip
   15ac4:	bcc	15b2c <ftello64@plt+0x2fa8>
   15ac8:	ldrh	r4, [r0, lr]!
   15acc:	rev16	r4, r4
   15ad0:	ldrh	r0, [r0, #2]
   15ad4:	uxth	r4, r4
   15ad8:	rev16	r0, r0
   15adc:	uxth	r0, r0
   15ae0:	cmp	r0, #3
   15ae4:	bls	15b2c <ftello64@plt+0x2fa8>
   15ae8:	mul	r0, r0, r4
   15aec:	add	ip, ip, r0
   15af0:	add	r4, ip, #20
   15af4:	cmp	r1, r4
   15af8:	bcc	15b2c <ftello64@plt+0x2fa8>
   15afc:	ldr	r4, [sp, #8]
   15b00:	mov	r1, #1
   15b04:	cmp	r2, #6
   15b08:	str	r1, [r4]
   15b0c:	str	ip, [r3]
   15b10:	beq	15b34 <ftello64@plt+0x2fb0>
   15b14:	cmp	r2, #7
   15b18:	beq	15b64 <ftello64@plt+0x2fe0>
   15b1c:	cmp	r2, r1
   15b20:	beq	15b54 <ftello64@plt+0x2fd0>
   15b24:	mov	r0, #0
   15b28:	pop	{r4, pc}
   15b2c:	mov	r0, #65	; 0x41
   15b30:	pop	{r4, pc}
   15b34:	ldr	r1, [sp, #8]
   15b38:	mov	r2, #4
   15b3c:	mov	r0, #0
   15b40:	str	r2, [r1]
   15b44:	ldr	r2, [r3]
   15b48:	add	r2, r2, #15
   15b4c:	str	r2, [r3]
   15b50:	pop	{r4, pc}
   15b54:	add	ip, ip, r1
   15b58:	str	ip, [r3]
   15b5c:	mov	r0, #0
   15b60:	pop	{r4, pc}
   15b64:	ldr	r2, [sp, #8]
   15b68:	str	r0, [r2]
   15b6c:	mov	r0, #0
   15b70:	str	lr, [r3]
   15b74:	pop	{r4, pc}
   15b78:	ldr	ip, [sp]
   15b7c:	cmp	r2, #7
   15b80:	ldrls	pc, [pc, r2, lsl #2]
   15b84:	b	15bd8 <ftello64@plt+0x3054>
   15b88:			; <UNDEFINED> instruction: 0x00015bb8
   15b8c:	andeq	r5, r1, r8, lsr #23
   15b90:	andeq	r5, r1, r8, lsr #23
   15b94:	ldrdeq	r5, [r1], -r8
   15b98:	ldrdeq	r5, [r1], -r8
   15b9c:	ldrdeq	r5, [r1], -r8
   15ba0:	andeq	r5, r1, r8, lsr #23
   15ba4:	andeq	r5, r1, r8, lsr #23
   15ba8:	cmp	r1, #19
   15bac:	bls	15be0 <ftello64@plt+0x305c>
   15bb0:	str	ip, [sp]
   15bb4:	b	15a40 <ftello64@plt+0x2ebc>
   15bb8:	cmp	r1, #7
   15bbc:	bls	15be0 <ftello64@plt+0x305c>
   15bc0:	mov	r1, #6
   15bc4:	mov	r2, #2
   15bc8:	str	r1, [r3]
   15bcc:	mov	r0, #0
   15bd0:	str	r2, [ip]
   15bd4:	bx	lr
   15bd8:	mov	r0, #72	; 0x48
   15bdc:	bx	lr
   15be0:	mov	r0, #65	; 0x41
   15be4:	bx	lr
   15be8:	push	{r4, r5, lr}
   15bec:	subs	r4, r0, #0
   15bf0:	sub	sp, sp, #12
   15bf4:	beq	15c5c <ftello64@plt+0x30d8>
   15bf8:	ldr	r0, [r4, #28]
   15bfc:	cmp	r0, #0
   15c00:	beq	15c10 <ftello64@plt+0x308c>
   15c04:	bl	146e4 <ftello64@plt+0x1b60>
   15c08:	mov	r3, #0
   15c0c:	str	r3, [r4, #28]
   15c10:	ldr	r0, [r4, #8]
   15c14:	cmp	r0, #0
   15c18:	beq	15c38 <ftello64@plt+0x30b4>
   15c1c:	mov	r5, #0
   15c20:	str	r5, [sp]
   15c24:	mov	r2, #0
   15c28:	mov	r3, #0
   15c2c:	bl	12950 <fseeko64@plt>
   15c30:	cmp	r0, r5
   15c34:	bne	15c4c <ftello64@plt+0x30c8>
   15c38:	mov	r0, #0
   15c3c:	str	r0, [r4, #16]
   15c40:	str	r0, [r4, #12]
   15c44:	add	sp, sp, #12
   15c48:	pop	{r4, r5, pc}
   15c4c:	ldr	r0, [r4, #8]
   15c50:	bl	12938 <fclose@plt>
   15c54:	str	r5, [r4, #8]
   15c58:	b	15c38 <ftello64@plt+0x30b4>
   15c5c:	ldr	r0, [pc, #4]	; 15c68 <ftello64@plt+0x30e4>
   15c60:	add	sp, sp, #12
   15c64:	pop	{r4, r5, pc}
   15c68:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   15c6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c70:	sub	sp, sp, #124	; 0x7c
   15c74:	subs	ip, r0, #0
   15c78:	ldr	r0, [pc, #4052]	; 16c54 <ftello64@plt+0x40d0>
   15c7c:	str	r3, [sp, #12]
   15c80:	ldr	r3, [sp, #160]	; 0xa0
   15c84:	ldr	r0, [r0]
   15c88:	str	r3, [sp, #24]
   15c8c:	ldr	r3, [sp, #164]	; 0xa4
   15c90:	mov	r4, #0
   15c94:	str	ip, [sp, #8]
   15c98:	str	r1, [sp, #16]
   15c9c:	str	r0, [sp, #116]	; 0x74
   15ca0:	str	r4, [sp, #68]	; 0x44
   15ca4:	str	r3, [sp, #20]
   15ca8:	beq	15d54 <ftello64@plt+0x31d0>
   15cac:	ldr	r0, [ip, #28]
   15cb0:	mov	r5, ip
   15cb4:	cmp	r0, r4
   15cb8:	mov	r8, r2
   15cbc:	beq	15cc8 <ftello64@plt+0x3144>
   15cc0:	bl	146e4 <ftello64@plt+0x1b60>
   15cc4:	str	r4, [r5, #28]
   15cc8:	ldr	r3, [sp, #8]
   15ccc:	ldr	r7, [r3, #16]
   15cd0:	cmp	r7, #0
   15cd4:	movne	r9, r7
   15cd8:	bne	15d5c <ftello64@plt+0x31d8>
   15cdc:	ldr	r9, [sp, #8]
   15ce0:	ldr	r3, [r9, #12]
   15ce4:	subs	r4, r3, #0
   15ce8:	str	r3, [sp, #28]
   15cec:	bne	16258 <ftello64@plt+0x36d4>
   15cf0:	cmp	r8, #0
   15cf4:	beq	16d7c <ftello64@plt+0x41f8>
   15cf8:	ldr	r6, [sp, #16]
   15cfc:	mov	fp, r4
   15d00:	mov	r5, r6
   15d04:	mov	r7, r4
   15d08:	b	15d3c <ftello64@plt+0x31b8>
   15d0c:	ldr	r2, [r6, #4]
   15d10:	ldr	r3, [r6, #16]
   15d14:	cmp	r2, #0
   15d18:	movne	fp, #1
   15d1c:	cmp	r7, #0
   15d20:	cmneq	r3, #1
   15d24:	beq	15d7c <ftello64@plt+0x31f8>
   15d28:	add	r3, r4, #1
   15d2c:	cmp	r8, r3
   15d30:	add	r6, r6, #48	; 0x30
   15d34:	beq	15dbc <ftello64@plt+0x3238>
   15d38:	mov	r4, r3
   15d3c:	ldr	r3, [r6]
   15d40:	cmp	r3, #17
   15d44:	bne	15d0c <ftello64@plt+0x3188>
   15d48:	mov	r0, r9
   15d4c:	bl	15be8 <ftello64@plt+0x3064>
   15d50:	b	15d0c <ftello64@plt+0x3188>
   15d54:	ldr	r3, [pc, #3836]	; 16c58 <ftello64@plt+0x40d4>
   15d58:	mov	r9, r3
   15d5c:	ldr	r3, [pc, #3824]	; 16c54 <ftello64@plt+0x40d0>
   15d60:	ldr	r2, [sp, #116]	; 0x74
   15d64:	mov	r0, r9
   15d68:	ldr	r3, [r3]
   15d6c:	cmp	r2, r3
   15d70:	bne	16f78 <ftello64@plt+0x43f4>
   15d74:	add	sp, sp, #124	; 0x7c
   15d78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15d7c:	mov	r1, #8
   15d80:	mov	r0, r8
   15d84:	bl	12890 <gcry_calloc@plt>
   15d88:	subs	r7, r0, #0
   15d8c:	bne	15d28 <ftello64@plt+0x31a4>
   15d90:	bl	1280c <gpg_err_code_from_syserror@plt>
   15d94:	subs	r3, r0, #0
   15d98:	mov	r9, r3
   15d9c:	uxthne	r7, r3
   15da0:	orrne	r3, r7, #134217728	; 0x8000000
   15da4:	strne	r3, [sp, #28]
   15da8:	movne	r9, r3
   15dac:	ldr	r3, [sp, #8]
   15db0:	ldr	r2, [sp, #28]
   15db4:	str	r2, [r3, #16]
   15db8:	b	15d5c <ftello64@plt+0x31d8>
   15dbc:	ldr	r3, [sp, #8]
   15dc0:	ldr	r3, [r3, #8]
   15dc4:	cmp	r3, #0
   15dc8:	beq	16cb4 <ftello64@plt+0x4130>
   15dcc:	cmp	r7, #0
   15dd0:	movne	r9, #0
   15dd4:	addne	r6, r7, #4
   15dd8:	strne	r8, [sp, #32]
   15ddc:	bne	15e18 <ftello64@plt+0x3294>
   15de0:	b	15f38 <ftello64@plt+0x33b4>
   15de4:	mov	r0, r8
   15de8:	bl	1238c <gcry_malloc@plt>
   15dec:	cmp	r0, #0
   15df0:	str	r0, [r6, r9, lsl #3]
   15df4:	beq	16c1c <ftello64@plt+0x4098>
   15df8:	str	r8, [r7, r9, lsl #3]
   15dfc:	mov	r2, r8
   15e00:	mov	r1, sl
   15e04:	bl	124e8 <memcpy@plt>
   15e08:	cmp	r9, r4
   15e0c:	add	r5, r5, #48	; 0x30
   15e10:	add	r9, r9, #1
   15e14:	beq	15f34 <ftello64@plt+0x33b0>
   15e18:	ldr	sl, [r5, #12]
   15e1c:	cmp	sl, #0
   15e20:	beq	15e08 <ftello64@plt+0x3284>
   15e24:	ldr	r8, [r5, #16]
   15e28:	cmn	r8, #1
   15e2c:	bne	15de4 <ftello64@plt+0x3260>
   15e30:	ldrb	r0, [sl]
   15e34:	cmp	r0, #47	; 0x2f
   15e38:	cmpne	r0, #0
   15e3c:	movne	r3, #1
   15e40:	moveq	r3, #0
   15e44:	beq	16c8c <ftello64@plt+0x4108>
   15e48:	mov	r1, sl
   15e4c:	mov	r2, #0
   15e50:	b	15e58 <ftello64@plt+0x32d4>
   15e54:	mov	r2, sl
   15e58:	ldrb	r3, [r1, #1]!
   15e5c:	add	sl, r2, #1
   15e60:	cmp	r3, #0
   15e64:	cmpne	r3, #47	; 0x2f
   15e68:	bne	15e54 <ftello64@plt+0x32d0>
   15e6c:	add	r2, r2, #2
   15e70:	and	sl, sl, #1
   15e74:	asr	r8, r2, #1
   15e78:	mov	r0, r8
   15e7c:	bl	1238c <gcry_malloc@plt>
   15e80:	cmp	r0, #0
   15e84:	str	r0, [r6, r9, lsl #3]
   15e88:	beq	16c1c <ftello64@plt+0x4098>
   15e8c:	cmp	sl, #0
   15e90:	str	r8, [r7, r9, lsl #3]
   15e94:	ldr	r2, [r5, #12]
   15e98:	beq	15ec8 <ftello64@plt+0x3344>
   15e9c:	ldrb	r3, [r2]
   15ea0:	cmp	r3, #57	; 0x39
   15ea4:	subls	r3, r3, #48	; 0x30
   15ea8:	uxtbls	r3, r3
   15eac:	bls	15ec0 <ftello64@plt+0x333c>
   15eb0:	cmp	r3, #70	; 0x46
   15eb4:	subls	r3, r3, #55	; 0x37
   15eb8:	subhi	r3, r3, #87	; 0x57
   15ebc:	uxtb	r3, r3
   15ec0:	add	r2, r2, #1
   15ec4:	strb	r3, [r0], #1
   15ec8:	ldrb	r3, [r2]
   15ecc:	cmp	r3, #47	; 0x2f
   15ed0:	cmpne	r3, #0
   15ed4:	beq	15e08 <ftello64@plt+0x3284>
   15ed8:	ldrb	r1, [r2, #1]
   15edc:	cmp	r3, #57	; 0x39
   15ee0:	addhi	r3, r3, #9
   15ee4:	cmp	r1, #57	; 0x39
   15ee8:	lsl	r3, r3, #4
   15eec:	subls	r1, r1, #48	; 0x30
   15ef0:	uxtb	r3, r3
   15ef4:	uxtbls	r1, r1
   15ef8:	bls	15f0c <ftello64@plt+0x3388>
   15efc:	cmp	r1, #70	; 0x46
   15f00:	subls	r1, r1, #55	; 0x37
   15f04:	subhi	r1, r1, #87	; 0x57
   15f08:	uxtb	r1, r1
   15f0c:	add	r3, r3, r1
   15f10:	strb	r3, [r0], #1
   15f14:	ldrb	r3, [r2, #2]!
   15f18:	cmp	r3, #0
   15f1c:	cmpne	r3, #47	; 0x2f
   15f20:	bne	15ed8 <ftello64@plt+0x3354>
   15f24:	cmp	r9, r4
   15f28:	add	r5, r5, #48	; 0x30
   15f2c:	add	r9, r9, #1
   15f30:	bne	15e18 <ftello64@plt+0x3294>
   15f34:	ldr	r8, [sp, #32]
   15f38:	ldr	r0, [sp, #68]	; 0x44
   15f3c:	mov	r9, fp
   15f40:	mov	fp, r7
   15f44:	mov	r7, r8
   15f48:	mov	sl, #0
   15f4c:	str	sl, [sp, #32]
   15f50:	bl	146e4 <ftello64@plt+0x1b60>
   15f54:	ldr	r1, [sp, #8]
   15f58:	mov	r3, #0
   15f5c:	mov	r2, r3
   15f60:	ldr	r1, [r1, #8]
   15f64:	add	r0, sp, #68	; 0x44
   15f68:	str	r3, [sp, #68]	; 0x44
   15f6c:	bl	15218 <ftello64@plt+0x2694>
   15f70:	uxth	r3, r0
   15f74:	cmp	r3, #67	; 0x43
   15f78:	mov	r8, r0
   15f7c:	beq	16004 <ftello64@plt+0x3480>
   15f80:	cmp	r0, #0
   15f84:	ldr	r0, [sp, #68]	; 0x44
   15f88:	bne	16cd4 <ftello64@plt+0x4150>
   15f8c:	add	r1, sp, #84	; 0x54
   15f90:	bl	15194 <ftello64@plt+0x2610>
   15f94:	ldr	r3, [sp, #84]	; 0x54
   15f98:	cmp	r3, #31
   15f9c:	mvnls	r3, #0
   15fa0:	ldrls	r0, [sp, #68]	; 0x44
   15fa4:	bls	15fb8 <ftello64@plt+0x3434>
   15fa8:	ldrb	r3, [r0, #4]
   15fac:	ldr	r0, [sp, #68]	; 0x44
   15fb0:	cmp	r3, #1
   15fb4:	beq	15f50 <ftello64@plt+0x33cc>
   15fb8:	ldr	r2, [sp, #12]
   15fbc:	cmp	r2, #0
   15fc0:	cmpne	r2, r3
   15fc4:	bne	15f50 <ftello64@plt+0x33cc>
   15fc8:	add	r1, sp, #84	; 0x54
   15fcc:	bl	15194 <ftello64@plt+0x2610>
   15fd0:	ldr	r3, [sp, #84]	; 0x54
   15fd4:	cmp	r3, #7
   15fd8:	bls	1604c <ftello64@plt+0x34c8>
   15fdc:	ldr	r3, [sp, #8]
   15fe0:	ldr	r2, [r3, #20]
   15fe4:	ldrh	r3, [r0, #6]
   15fe8:	cmp	r2, #0
   15fec:	bne	1604c <ftello64@plt+0x34c8>
   15ff0:	rev16	r3, r3
   15ff4:	tst	r3, #2
   15ff8:	beq	1604c <ftello64@plt+0x34c8>
   15ffc:	ldr	r0, [sp, #68]	; 0x44
   16000:	b	15f50 <ftello64@plt+0x33cc>
   16004:	lsr	r3, r0, #24
   16008:	and	r3, r3, #127	; 0x7f
   1600c:	cmp	r3, #8
   16010:	ldr	r0, [sp, #68]	; 0x44
   16014:	beq	16244 <ftello64@plt+0x36c0>
   16018:	mov	r6, r8
   1601c:	mov	r8, r7
   16020:	mov	r7, fp
   16024:	bl	146e4 <ftello64@plt+0x1b60>
   16028:	ldr	r3, [sp, #8]
   1602c:	mov	r9, r6
   16030:	str	r6, [r3, #16]
   16034:	cmp	r7, #0
   16038:	beq	15d5c <ftello64@plt+0x31d8>
   1603c:	mov	r1, r8
   16040:	mov	r0, r7
   16044:	bl	155d8 <ftello64@plt+0x2a54>
   16048:	b	15d5c <ftello64@plt+0x31d8>
   1604c:	cmp	r7, #0
   16050:	beq	15ffc <ftello64@plt+0x3478>
   16054:	ldr	r3, [sp, #16]
   16058:	str	r8, [sp, #28]
   1605c:	add	r6, r3, #20
   16060:	mov	r4, #0
   16064:	mov	r8, r7
   16068:	ldr	r3, [r6, #-20]	; 0xffffffec
   1606c:	cmp	r3, #18
   16070:	ldrls	pc, [pc, r3, lsl #2]
   16074:	b	16bfc <ftello64@plt+0x4078>
   16078:	andeq	r6, r1, r8, ror #23
   1607c:			; <UNDEFINED> instruction: 0x000166b0
   16080:	andeq	r6, r1, r4, asr #1
   16084:	andeq	r6, r1, r4, ror r9
   16088:	strdeq	r6, [r1], -r0
   1608c:	andeq	r6, r1, ip, lsr #4
   16090:	andeq	r6, r1, ip, lsr #4
   16094:	ldrdeq	r6, [r1], -r0
   16098:	andeq	r6, r1, r4, ror r6
   1609c:	strdeq	r6, [r1], -ip
   160a0:			; <UNDEFINED> instruction: 0x000165b0
   160a4:			; <UNDEFINED> instruction: 0x000165b0
   160a8:	andeq	r6, r1, r4, asr #10
   160ac:	muleq	r1, r4, r4
   160b0:	andeq	r6, r1, r8, lsr #8
   160b4:	ldrdeq	r6, [r1], -r4
   160b8:	andeq	r6, r1, r4, ror #4
   160bc:	andeq	r6, r1, r8, lsr r1
   160c0:	andeq	r6, r1, r8, lsr r1
   160c4:	ldr	sl, [r6]
   160c8:	cmp	sl, #0
   160cc:	beq	16d64 <ftello64@plt+0x41e0>
   160d0:	ldr	r5, [sp, #68]	; 0x44
   160d4:	add	r1, sp, #84	; 0x54
   160d8:	mov	r0, r5
   160dc:	bl	15194 <ftello64@plt+0x2610>
   160e0:	ldr	r3, [sp, #84]	; 0x54
   160e4:	cmp	r3, #31
   160e8:	bls	166e8 <ftello64@plt+0x3b64>
   160ec:	ldrb	r7, [r0, #4]
   160f0:	sub	r3, r7, #2
   160f4:	cmp	r3, #1
   160f8:	bhi	166e8 <ftello64@plt+0x3b64>
   160fc:	mov	r0, sl
   16100:	bl	127dc <strlen@plt>
   16104:	sub	r7, r7, #3
   16108:	mov	r3, #1
   1610c:	clz	r7, r7
   16110:	lsr	r7, r7, #5
   16114:	mov	r2, sl
   16118:	str	r3, [sp]
   1611c:	str	r7, [sp, #4]
   16120:	mvn	r1, #0
   16124:	mov	r3, r0
   16128:	mov	r0, r5
   1612c:	bl	15610 <ftello64@plt+0x2a8c>
   16130:	subs	sl, r0, #0
   16134:	beq	1622c <ftello64@plt+0x36a8>
   16138:	mov	r7, r8
   1613c:	ldr	r8, [sp, #28]
   16140:	mov	r5, #0
   16144:	ldr	r3, [sp, #24]
   16148:	ldr	r0, [sp, #68]	; 0x44
   1614c:	cmp	r3, #0
   16150:	strne	r4, [r3]
   16154:	cmp	r9, #0
   16158:	beq	161e0 <ftello64@plt+0x365c>
   1615c:	ldr	r4, [sp, #16]
   16160:	ldr	r3, [r4, #4]
   16164:	cmp	r3, #0
   16168:	beq	161d0 <ftello64@plt+0x364c>
   1616c:	add	r1, sp, #84	; 0x54
   16170:	bl	15194 <ftello64@plt+0x2610>
   16174:	ldr	r3, [sp, #84]	; 0x54
   16178:	cmp	r3, #47	; 0x2f
   1617c:	bls	161cc <ftello64@plt+0x3648>
   16180:	ldrh	r3, [r0, #18]
   16184:	ldrh	r2, [r0, #16]
   16188:	rev16	r3, r3
   1618c:	uxth	r3, r3
   16190:	cmp	r2, #0
   16194:	cmpne	r3, #27
   16198:	bls	161cc <ftello64@plt+0x3648>
   1619c:	ldr	r2, [r0, #32]
   161a0:	ldr	r3, [r0, #36]	; 0x24
   161a4:	rev	r2, r2
   161a8:	rev	r3, r3
   161ac:	add	r1, sp, #88	; 0x58
   161b0:	strd	r2, [sp, #88]	; 0x58
   161b4:	ldr	r0, [r4, #8]
   161b8:	ldr	r3, [r4, #4]
   161bc:	mov	r2, sl
   161c0:	blx	r3
   161c4:	cmp	r0, #0
   161c8:	bne	16c0c <ftello64@plt+0x4088>
   161cc:	ldr	r0, [sp, #68]	; 0x44
   161d0:	add	r8, r8, #1
   161d4:	cmp	r7, r8
   161d8:	add	r4, r4, #48	; 0x30
   161dc:	bne	16160 <ftello64@plt+0x35dc>
   161e0:	cmp	r5, #0
   161e4:	mov	r8, r7
   161e8:	mov	r3, r5
   161ec:	mov	r9, r5
   161f0:	mov	r7, fp
   161f4:	uxthne	r3, r5
   161f8:	bne	16cec <ftello64@plt+0x4168>
   161fc:	ldr	r3, [sp, #8]
   16200:	ldr	r2, [sp, #32]
   16204:	cmp	r7, #0
   16208:	str	r0, [r3, #28]
   1620c:	str	r2, [r3, #32]
   16210:	str	sl, [r3, #36]	; 0x24
   16214:	bne	1603c <ftello64@plt+0x34b8>
   16218:	b	15d5c <ftello64@plt+0x31d8>
   1621c:	ldr	sl, [sp, #36]	; 0x24
   16220:	ldr	r4, [sp, #40]	; 0x28
   16224:	mov	r3, #0
   16228:	str	r3, [sp, #32]
   1622c:	add	r4, r4, #1
   16230:	cmp	r8, r4
   16234:	add	r6, r6, #48	; 0x30
   16238:	bne	16068 <ftello64@plt+0x34e4>
   1623c:	mov	r7, r8
   16240:	b	15ffc <ftello64@plt+0x3478>
   16244:	ldr	r2, [sp, #20]
   16248:	ldr	r3, [r2]
   1624c:	add	r3, r3, #1
   16250:	str	r3, [r2]
   16254:	b	15f50 <ftello64@plt+0x33cc>
   16258:	mvn	r3, #0
   1625c:	mov	r9, r3
   16260:	b	15d5c <ftello64@plt+0x31d8>
   16264:	ldr	r5, [sp, #68]	; 0x44
   16268:	add	r1, sp, #84	; 0x54
   1626c:	mov	r0, r5
   16270:	bl	15194 <ftello64@plt+0x2610>
   16274:	ldr	r3, [sp, #84]	; 0x54
   16278:	cmp	r3, #31
   1627c:	bls	1622c <ftello64@plt+0x36a8>
   16280:	ldrb	r3, [r0, #4]
   16284:	cmp	r3, #3
   16288:	bne	1622c <ftello64@plt+0x36a8>
   1628c:	mov	r3, #0
   16290:	mov	r0, r5
   16294:	add	r1, sp, #72	; 0x48
   16298:	str	r3, [sp, #76]	; 0x4c
   1629c:	str	r3, [sp, #80]	; 0x50
   162a0:	bl	15194 <ftello64@plt+0x2610>
   162a4:	ldr	ip, [sp, #72]	; 0x48
   162a8:	cmp	ip, #39	; 0x27
   162ac:	bls	1622c <ftello64@plt+0x36a8>
   162b0:	ldr	r7, [r0, #12]
   162b4:	ldr	r5, [r0, #8]
   162b8:	rev	r7, r7
   162bc:	rev	r5, r5
   162c0:	mov	r3, #0
   162c4:	str	r0, [sp, #36]	; 0x24
   162c8:	adds	r0, r7, r5
   162cc:	adc	r1, r3, #0
   162d0:	mov	r3, #0
   162d4:	cmp	r1, r3
   162d8:	cmpeq	r0, ip
   162dc:	mov	r2, ip
   162e0:	bhi	1622c <ftello64@plt+0x36a8>
   162e4:	add	r0, sp, #76	; 0x4c
   162e8:	bl	12914 <ksba_reader_new@plt>
   162ec:	cmp	r0, #0
   162f0:	bne	1622c <ftello64@plt+0x36a8>
   162f4:	ldr	r1, [sp, #36]	; 0x24
   162f8:	mov	r2, r7
   162fc:	add	r1, r1, r5
   16300:	ldr	r0, [sp, #76]	; 0x4c
   16304:	bl	1256c <ksba_reader_set_mem@plt>
   16308:	cmp	r0, #0
   1630c:	bne	16f58 <ftello64@plt+0x43d4>
   16310:	add	r0, sp, #80	; 0x50
   16314:	bl	12818 <ksba_cert_new@plt>
   16318:	cmp	r0, #0
   1631c:	bne	16f58 <ftello64@plt+0x43d4>
   16320:	ldr	r1, [sp, #76]	; 0x4c
   16324:	ldr	r0, [sp, #80]	; 0x50
   16328:	bl	12830 <ksba_cert_read_der@plt>
   1632c:	subs	r5, r0, #0
   16330:	bne	16f58 <ftello64@plt+0x43d4>
   16334:	ldr	r0, [sp, #80]	; 0x50
   16338:	bl	12614 <ksba_cert_get_public_key@plt>
   1633c:	subs	r7, r0, #0
   16340:	beq	16f58 <ftello64@plt+0x43d4>
   16344:	mov	r3, r5
   16348:	mov	r2, r5
   1634c:	mov	r1, r5
   16350:	bl	12b54 <gcry_sexp_canon_len@plt>
   16354:	subs	r3, r0, #0
   16358:	beq	16f5c <ftello64@plt+0x43d8>
   1635c:	mov	r2, r7
   16360:	mov	r1, #0
   16364:	add	r0, sp, #84	; 0x54
   16368:	bl	124f4 <gcry_sexp_sscan@plt>
   1636c:	subs	r5, r0, #0
   16370:	bne	16f9c <ftello64@plt+0x4418>
   16374:	add	r1, sp, #96	; 0x60
   16378:	ldr	r0, [sp, #84]	; 0x54
   1637c:	bl	129e0 <gcry_pk_get_keygrip@plt>
   16380:	str	r0, [sp, #36]	; 0x24
   16384:	ldr	r0, [sp, #84]	; 0x54
   16388:	bl	124d0 <gcry_sexp_release@plt>
   1638c:	ldr	r3, [sp, #36]	; 0x24
   16390:	cmp	r3, #0
   16394:	beq	16f5c <ftello64@plt+0x43d8>
   16398:	mov	r0, r7
   1639c:	bl	12530 <gcry_free@plt>
   163a0:	ldr	r0, [sp, #80]	; 0x50
   163a4:	bl	12380 <ksba_cert_release@plt>
   163a8:	ldr	r0, [sp, #76]	; 0x4c
   163ac:	bl	123e0 <ksba_reader_release@plt>
   163b0:	add	r0, sp, #96	; 0x60
   163b4:	mov	r2, #20
   163b8:	mov	r1, r6
   163bc:	bl	1253c <memcmp@plt>
   163c0:	cmp	r0, #0
   163c4:	bne	1622c <ftello64@plt+0x36a8>
   163c8:	mov	r7, r8
   163cc:	ldr	r8, [sp, #28]
   163d0:	b	16144 <ftello64@plt+0x35c0>
   163d4:	ldr	r7, [r6]
   163d8:	cmp	r7, #0
   163dc:	beq	16de0 <ftello64@plt+0x425c>
   163e0:	ldr	r5, [sp, #68]	; 0x44
   163e4:	add	r1, sp, #84	; 0x54
   163e8:	mov	r0, r5
   163ec:	bl	15194 <ftello64@plt+0x2610>
   163f0:	ldr	r3, [sp, #84]	; 0x54
   163f4:	cmp	r3, #31
   163f8:	bls	1622c <ftello64@plt+0x36a8>
   163fc:	ldrb	r3, [r0, #4]
   16400:	cmp	r3, #3
   16404:	bne	1622c <ftello64@plt+0x36a8>
   16408:	mov	r0, r7
   1640c:	bl	127dc <strlen@plt>
   16410:	mov	r1, #1
   16414:	mov	r3, #0
   16418:	mov	r2, r7
   1641c:	str	r1, [sp, #4]
   16420:	str	r3, [sp]
   16424:	b	16598 <ftello64@plt+0x3a14>
   16428:	cmp	fp, #0
   1642c:	addne	r3, fp, #4
   16430:	ldrne	r2, [fp, r4, lsl #3]
   16434:	ldreq	r3, [r6, #-4]
   16438:	ldrne	r5, [r3, r4, lsl #3]
   1643c:	ldreq	r5, [r6, #-8]
   16440:	strne	r2, [sp, #36]	; 0x24
   16444:	streq	r3, [sp, #36]	; 0x24
   16448:	cmp	r5, #0
   1644c:	beq	16db0 <ftello64@plt+0x422c>
   16450:	ldr	r7, [sp, #68]	; 0x44
   16454:	add	r1, sp, #84	; 0x54
   16458:	mov	r0, r7
   1645c:	bl	15194 <ftello64@plt+0x2610>
   16460:	ldr	r2, [sp, #84]	; 0x54
   16464:	cmp	r2, #31
   16468:	bls	1622c <ftello64@plt+0x36a8>
   1646c:	ldrb	r2, [r0, #4]
   16470:	cmp	r2, #3
   16474:	bne	1622c <ftello64@plt+0x36a8>
   16478:	ldr	r2, [sp, #36]	; 0x24
   1647c:	mov	r1, r5
   16480:	mov	r0, r7
   16484:	bl	15858 <ftello64@plt+0x2cd4>
   16488:	cmp	r0, #0
   1648c:	beq	1622c <ftello64@plt+0x36a8>
   16490:	b	16138 <ftello64@plt+0x35b4>
   16494:	cmp	fp, #0
   16498:	addne	r3, fp, #4
   1649c:	ldrne	r2, [fp, r4, lsl #3]
   164a0:	ldreq	r3, [r6, #-4]
   164a4:	ldr	r5, [r6]
   164a8:	strne	r2, [sp, #36]	; 0x24
   164ac:	ldrne	r7, [r3, r4, lsl #3]
   164b0:	ldreq	r7, [r6, #-8]
   164b4:	streq	r3, [sp, #36]	; 0x24
   164b8:	cmp	r5, #0
   164bc:	beq	16e50 <ftello64@plt+0x42cc>
   164c0:	cmp	r7, #0
   164c4:	beq	16e18 <ftello64@plt+0x4294>
   164c8:	ldr	r3, [sp, #68]	; 0x44
   164cc:	add	r1, sp, #84	; 0x54
   164d0:	mov	r0, r3
   164d4:	str	r3, [sp, #40]	; 0x28
   164d8:	bl	15194 <ftello64@plt+0x2610>
   164dc:	ldr	r2, [sp, #84]	; 0x54
   164e0:	cmp	r2, #31
   164e4:	bls	1622c <ftello64@plt+0x36a8>
   164e8:	ldrb	r2, [r0, #4]
   164ec:	cmp	r2, #3
   164f0:	bne	1622c <ftello64@plt+0x36a8>
   164f4:	mov	r0, r5
   164f8:	bl	127dc <strlen@plt>
   164fc:	ldr	r2, [sp, #36]	; 0x24
   16500:	mov	r1, r7
   16504:	str	r0, [sp, #44]	; 0x2c
   16508:	ldr	r0, [sp, #40]	; 0x28
   1650c:	bl	15858 <ftello64@plt+0x2cd4>
   16510:	cmp	r0, #0
   16514:	beq	1622c <ftello64@plt+0x36a8>
   16518:	mov	r1, #1
   1651c:	str	r1, [sp, #4]
   16520:	mov	r1, #0
   16524:	ldr	r3, [sp, #44]	; 0x2c
   16528:	mov	r2, r5
   1652c:	ldr	r0, [sp, #40]	; 0x28
   16530:	str	r1, [sp]
   16534:	bl	15610 <ftello64@plt+0x2a8c>
   16538:	cmp	r0, #0
   1653c:	bne	16138 <ftello64@plt+0x35b4>
   16540:	b	1622c <ftello64@plt+0x36a8>
   16544:	ldr	r7, [r6]
   16548:	cmp	r7, #0
   1654c:	beq	16dc8 <ftello64@plt+0x4244>
   16550:	ldr	r5, [sp, #68]	; 0x44
   16554:	add	r1, sp, #84	; 0x54
   16558:	mov	r0, r5
   1655c:	bl	15194 <ftello64@plt+0x2610>
   16560:	ldr	r3, [sp, #84]	; 0x54
   16564:	cmp	r3, #31
   16568:	bls	1622c <ftello64@plt+0x36a8>
   1656c:	ldrb	r3, [r0, #4]
   16570:	cmp	r3, #3
   16574:	bne	1622c <ftello64@plt+0x36a8>
   16578:	mov	r0, r7
   1657c:	bl	127dc <strlen@plt>
   16580:	mov	r3, #1
   16584:	str	r3, [sp, #4]
   16588:	mov	r3, #0
   1658c:	mov	r2, r7
   16590:	mov	r1, r3
   16594:	str	r3, [sp]
   16598:	mov	r3, r0
   1659c:	mov	r0, r5
   165a0:	bl	15610 <ftello64@plt+0x2a8c>
   165a4:	cmp	r0, #0
   165a8:	beq	1622c <ftello64@plt+0x36a8>
   165ac:	b	16138 <ftello64@plt+0x35b4>
   165b0:	add	r1, sp, #84	; 0x54
   165b4:	ldr	r0, [sp, #68]	; 0x44
   165b8:	bl	15194 <ftello64@plt+0x2610>
   165bc:	ldr	r2, [sp, #84]	; 0x54
   165c0:	cmp	r2, #39	; 0x27
   165c4:	mov	ip, r0
   165c8:	bls	16224 <ftello64@plt+0x36a0>
   165cc:	ldrh	r5, [r0, #18]
   165d0:	rev16	r5, r5
   165d4:	uxth	r5, r5
   165d8:	cmp	r5, #27
   165dc:	bls	16224 <ftello64@plt+0x36a0>
   165e0:	ldrh	r7, [r0, #16]
   165e4:	mov	r1, #0
   165e8:	mov	r0, #20
   165ec:	rev16	r7, r7
   165f0:	mov	r3, #0
   165f4:	uxth	lr, r7
   165f8:	umlal	r0, r1, lr, r5
   165fc:	cmp	r1, r3
   16600:	cmpeq	r0, r2
   16604:	bhi	16224 <ftello64@plt+0x36a0>
   16608:	cmp	lr, #0
   1660c:	beq	16224 <ftello64@plt+0x36a0>
   16610:	add	r7, ip, #20
   16614:	mov	r3, #0
   16618:	str	sl, [sp, #36]	; 0x24
   1661c:	str	r4, [sp, #40]	; 0x28
   16620:	mov	sl, r3
   16624:	mov	r4, r7
   16628:	mov	r7, lr
   1662c:	b	1663c <ftello64@plt+0x3ab8>
   16630:	cmp	r7, sl
   16634:	add	r4, r4, r5
   16638:	beq	1621c <ftello64@plt+0x3698>
   1663c:	mov	r2, #20
   16640:	mov	r1, r6
   16644:	mov	r0, r4
   16648:	bl	1253c <memcmp@plt>
   1664c:	add	sl, sl, #1
   16650:	cmp	r0, #0
   16654:	bne	16630 <ftello64@plt+0x3aac>
   16658:	str	sl, [sp, #32]
   1665c:	mov	r7, r8
   16660:	ldr	sl, [sp, #36]	; 0x24
   16664:	ldr	r4, [sp, #40]	; 0x28
   16668:	ldr	r8, [sp, #28]
   1666c:	mov	r5, r0
   16670:	b	16144 <ftello64@plt+0x35c0>
   16674:	ldr	ip, [r6]
   16678:	ldr	r0, [r6, #4]
   1667c:	rev	ip, ip
   16680:	mov	r3, #8
   16684:	mov	r2, #12
   16688:	add	r1, sp, #96	; 0x60
   1668c:	rev	r0, r0
   16690:	str	r0, [sp, #100]	; 0x64
   16694:	ldr	r0, [sp, #68]	; 0x44
   16698:	str	ip, [sp, #96]	; 0x60
   1669c:	bl	15918 <ftello64@plt+0x2d94>
   166a0:	subs	r3, r0, #0
   166a4:	str	r3, [sp, #32]
   166a8:	beq	1622c <ftello64@plt+0x36a8>
   166ac:	b	16138 <ftello64@plt+0x35b4>
   166b0:	ldr	sl, [r6]
   166b4:	cmp	sl, #0
   166b8:	beq	16d64 <ftello64@plt+0x41e0>
   166bc:	ldr	r5, [sp, #68]	; 0x44
   166c0:	add	r1, sp, #84	; 0x54
   166c4:	mov	r0, r5
   166c8:	bl	15194 <ftello64@plt+0x2610>
   166cc:	ldr	r3, [sp, #84]	; 0x54
   166d0:	cmp	r3, #31
   166d4:	bls	166e8 <ftello64@plt+0x3b64>
   166d8:	ldrb	r7, [r0, #4]
   166dc:	sub	r3, r7, #2
   166e0:	cmp	r3, #1
   166e4:	bls	16d0c <ftello64@plt+0x4188>
   166e8:	mov	sl, #0
   166ec:	b	1622c <ftello64@plt+0x36a8>
   166f0:	ldr	sl, [r6]
   166f4:	cmp	sl, #0
   166f8:	beq	16d4c <ftello64@plt+0x41c8>
   166fc:	ldr	r5, [sp, #68]	; 0x44
   16700:	add	r1, sp, #84	; 0x54
   16704:	mov	r0, r5
   16708:	bl	15194 <ftello64@plt+0x2610>
   1670c:	ldr	r3, [sp, #84]	; 0x54
   16710:	cmp	r3, #31
   16714:	bls	166e8 <ftello64@plt+0x3b64>
   16718:	ldrb	r3, [r0, #4]
   1671c:	sub	r2, r3, #2
   16720:	cmp	r2, #1
   16724:	bhi	166e8 <ftello64@plt+0x3b64>
   16728:	cmp	r3, #2
   1672c:	beq	16df8 <ftello64@plt+0x4274>
   16730:	mov	r3, #1
   16734:	str	r3, [sp, #56]	; 0x38
   16738:	mov	r7, r3
   1673c:	mov	r3, #3
   16740:	str	r3, [sp, #40]	; 0x28
   16744:	mov	r0, sl
   16748:	bl	127dc <strlen@plt>
   1674c:	subs	r1, r0, #0
   16750:	str	r1, [sp, #36]	; 0x24
   16754:	beq	1676c <ftello64@plt+0x3be8>
   16758:	sub	r3, r1, #1
   1675c:	ldrb	r2, [sl, r3]
   16760:	cmp	r2, #62	; 0x3e
   16764:	moveq	r1, r3
   16768:	str	r1, [sp, #36]	; 0x24
   1676c:	mov	r0, r5
   16770:	add	r1, sp, #84	; 0x54
   16774:	bl	15194 <ftello64@plt+0x2610>
   16778:	ldr	r2, [sp, #84]	; 0x54
   1677c:	cmp	r2, #39	; 0x27
   16780:	mov	ip, r0
   16784:	bls	166e8 <ftello64@plt+0x3b64>
   16788:	ldrh	r3, [r0, #18]
   1678c:	rev16	r3, r3
   16790:	uxth	r3, r3
   16794:	cmp	r3, #27
   16798:	bls	166e8 <ftello64@plt+0x3b64>
   1679c:	ldrh	r1, [r0, #16]
   167a0:	rev16	r1, r1
   167a4:	uxth	r1, r1
   167a8:	mul	r3, r3, r1
   167ac:	add	r1, r3, #22
   167b0:	cmp	r2, r1
   167b4:	bcc	166e8 <ftello64@plt+0x3b64>
   167b8:	add	r3, r3, #20
   167bc:	ldrh	r1, [r0, r3]
   167c0:	rev16	r1, r1
   167c4:	uxtah	r3, r3, r1
   167c8:	add	r1, r3, #6
   167cc:	cmp	r2, r1
   167d0:	str	r1, [sp, #44]	; 0x2c
   167d4:	bcc	166e8 <ftello64@plt+0x3b64>
   167d8:	add	r3, r0, r3
   167dc:	ldrh	r1, [r3, #4]
   167e0:	rev16	r1, r1
   167e4:	uxth	r1, r1
   167e8:	cmp	r1, #11
   167ec:	str	r1, [sp, #52]	; 0x34
   167f0:	bls	166e8 <ftello64@plt+0x3b64>
   167f4:	ldrh	r3, [r3, #2]
   167f8:	ldr	r1, [sp, #52]	; 0x34
   167fc:	ldr	r0, [sp, #44]	; 0x2c
   16800:	rev16	r3, r3
   16804:	uxth	r3, r3
   16808:	str	r3, [sp, #48]	; 0x30
   1680c:	mla	r3, r1, r3, r0
   16810:	cmp	r2, r3
   16814:	bcc	166e8 <ftello64@plt+0x3b64>
   16818:	ldr	r3, [sp, #36]	; 0x24
   1681c:	cmp	r3, #0
   16820:	beq	166e8 <ftello64@plt+0x3b64>
   16824:	ldr	r3, [sp, #48]	; 0x30
   16828:	cmp	r7, r3
   1682c:	bcs	166e8 <ftello64@plt+0x3b64>
   16830:	str	fp, [sp, #60]	; 0x3c
   16834:	mov	r3, r7
   16838:	mov	fp, r4
   1683c:	mov	r7, r9
   16840:	ldr	r5, [sp, #56]	; 0x38
   16844:	mov	r9, r6
   16848:	mov	r6, ip
   1684c:	b	168c0 <ftello64@plt+0x3d3c>
   16850:	cmp	r4, #1
   16854:	bls	168a8 <ftello64@plt+0x3d24>
   16858:	ldrb	r3, [r6, ip]
   1685c:	cmp	r3, #60	; 0x3c
   16860:	bne	168a8 <ftello64@plt+0x3d24>
   16864:	sub	r3, r4, #1
   16868:	cmp	r3, #2
   1686c:	bls	168a8 <ftello64@plt+0x3d24>
   16870:	add	r2, r6, ip
   16874:	ldrb	r3, [r2, r3]
   16878:	cmp	r3, #62	; 0x3e
   1687c:	bne	168a8 <ftello64@plt+0x3d24>
   16880:	add	r3, ip, #1
   16884:	add	r2, r6, r3
   16888:	sub	r4, r4, #2
   1688c:	mov	r0, r2
   16890:	mov	r1, r4
   16894:	ldr	r3, [sp, #36]	; 0x24
   16898:	mov	r2, sl
   1689c:	bl	1c058 <ftello64@plt+0x94d4>
   168a0:	cmp	r0, #0
   168a4:	bne	16f7c <ftello64@plt+0x43f8>
   168a8:	ldr	r3, [sp, #48]	; 0x30
   168ac:	add	r5, r5, #1
   168b0:	cmp	r5, r3
   168b4:	mov	r3, r5
   168b8:	bcs	16f44 <ftello64@plt+0x43c0>
   168bc:	ldr	r2, [sp, #84]	; 0x54
   168c0:	ldr	r1, [sp, #52]	; 0x34
   168c4:	ldr	r0, [sp, #44]	; 0x2c
   168c8:	mla	r1, r3, r1, r0
   168cc:	mov	r0, r6
   168d0:	mov	r3, #0
   168d4:	ldr	r1, [r0, r1]!
   168d8:	rev	ip, r1
   168dc:	ldr	r4, [r0, #4]
   168e0:	mov	r1, #0
   168e4:	rev	r4, r4
   168e8:	adds	r0, r4, ip
   168ec:	adc	r1, r1, #0
   168f0:	cmp	r1, r3
   168f4:	cmpeq	r0, r2
   168f8:	bhi	16f44 <ftello64@plt+0x43c0>
   168fc:	ldr	r3, [sp, #40]	; 0x28
   16900:	cmp	r3, #3
   16904:	beq	16850 <ftello64@plt+0x3ccc>
   16908:	cmp	r4, #0
   1690c:	add	r2, r6, ip
   16910:	beq	16954 <ftello64@plt+0x3dd0>
   16914:	ldrb	r3, [r6, ip]
   16918:	cmp	r3, #60	; 0x3c
   1691c:	moveq	r3, ip
   16920:	moveq	r0, r4
   16924:	beq	16eac <ftello64@plt+0x4328>
   16928:	add	r1, ip, r4
   1692c:	mov	r0, r4
   16930:	mov	ip, r2
   16934:	b	16944 <ftello64@plt+0x3dc0>
   16938:	ldrb	lr, [ip, #1]!
   1693c:	cmp	lr, #60	; 0x3c
   16940:	beq	16eac <ftello64@plt+0x4328>
   16944:	sub	r0, r0, #1
   16948:	cmp	r0, #0
   1694c:	sub	r3, r1, r0
   16950:	bne	16938 <ftello64@plt+0x3db4>
   16954:	mov	r0, r2
   16958:	mov	r1, r4
   1695c:	str	r2, [sp, #56]	; 0x38
   16960:	bl	251f8 <ftello64@plt+0x12674>
   16964:	ldr	r2, [sp, #56]	; 0x38
   16968:	cmp	r0, #0
   1696c:	bne	1688c <ftello64@plt+0x3d08>
   16970:	b	168a8 <ftello64@plt+0x3d24>
   16974:	ldr	sl, [r6]
   16978:	cmp	sl, #0
   1697c:	beq	16d4c <ftello64@plt+0x41c8>
   16980:	ldr	r5, [sp, #68]	; 0x44
   16984:	add	r1, sp, #84	; 0x54
   16988:	mov	r0, r5
   1698c:	bl	15194 <ftello64@plt+0x2610>
   16990:	ldr	r3, [sp, #84]	; 0x54
   16994:	cmp	r3, #31
   16998:	bls	166e8 <ftello64@plt+0x3b64>
   1699c:	ldrb	r3, [r0, #4]
   169a0:	sub	r2, r3, #2
   169a4:	cmp	r2, #1
   169a8:	bhi	166e8 <ftello64@plt+0x3b64>
   169ac:	cmp	r3, #2
   169b0:	beq	16e30 <ftello64@plt+0x42ac>
   169b4:	mov	r3, #1
   169b8:	str	r3, [sp, #44]	; 0x2c
   169bc:	mov	r7, r3
   169c0:	mov	r3, #3
   169c4:	str	r3, [sp, #40]	; 0x28
   169c8:	mov	r0, sl
   169cc:	bl	127dc <strlen@plt>
   169d0:	subs	r1, r0, #0
   169d4:	str	r1, [sp, #36]	; 0x24
   169d8:	beq	169f0 <ftello64@plt+0x3e6c>
   169dc:	sub	r3, r1, #1
   169e0:	ldrb	r2, [sl, r3]
   169e4:	cmp	r2, #62	; 0x3e
   169e8:	moveq	r1, r3
   169ec:	str	r1, [sp, #36]	; 0x24
   169f0:	mov	r0, r5
   169f4:	add	r1, sp, #84	; 0x54
   169f8:	bl	15194 <ftello64@plt+0x2610>
   169fc:	ldr	r2, [sp, #84]	; 0x54
   16a00:	cmp	r2, #39	; 0x27
   16a04:	mov	ip, r0
   16a08:	bls	166e8 <ftello64@plt+0x3b64>
   16a0c:	ldrh	r3, [r0, #18]
   16a10:	rev16	r3, r3
   16a14:	uxth	r3, r3
   16a18:	cmp	r3, #27
   16a1c:	bls	166e8 <ftello64@plt+0x3b64>
   16a20:	ldrh	r1, [r0, #16]
   16a24:	rev16	r1, r1
   16a28:	uxth	r1, r1
   16a2c:	mul	r3, r3, r1
   16a30:	add	r1, r3, #22
   16a34:	cmp	r2, r1
   16a38:	bcc	166e8 <ftello64@plt+0x3b64>
   16a3c:	add	r3, r3, #20
   16a40:	ldrh	r1, [r0, r3]
   16a44:	rev16	r1, r1
   16a48:	uxtah	r3, r3, r1
   16a4c:	add	r1, r3, #6
   16a50:	cmp	r2, r1
   16a54:	mov	r0, r1
   16a58:	bcc	166e8 <ftello64@plt+0x3b64>
   16a5c:	add	r3, ip, r3
   16a60:	ldrh	r1, [r3, #4]
   16a64:	rev16	r1, r1
   16a68:	uxth	r1, r1
   16a6c:	cmp	r1, #11
   16a70:	bls	166e8 <ftello64@plt+0x3b64>
   16a74:	ldrh	r3, [r3, #2]
   16a78:	rev16	r3, r3
   16a7c:	uxth	r3, r3
   16a80:	mov	lr, r3
   16a84:	mla	r3, r1, r3, r0
   16a88:	cmp	r2, r3
   16a8c:	bcc	166e8 <ftello64@plt+0x3b64>
   16a90:	ldr	r3, [sp, #36]	; 0x24
   16a94:	cmp	r3, #0
   16a98:	beq	166e8 <ftello64@plt+0x3b64>
   16a9c:	cmp	lr, r7
   16aa0:	bls	166e8 <ftello64@plt+0x3b64>
   16aa4:	str	fp, [sp, #48]	; 0x30
   16aa8:	str	r9, [sp, #52]	; 0x34
   16aac:	mov	r3, r7
   16ab0:	str	r6, [sp, #60]	; 0x3c
   16ab4:	str	r4, [sp, #56]	; 0x38
   16ab8:	ldr	r6, [sp, #44]	; 0x2c
   16abc:	mov	r9, lr
   16ac0:	str	r8, [sp, #44]	; 0x2c
   16ac4:	mov	fp, r1
   16ac8:	mov	r7, r0
   16acc:	mov	r8, ip
   16ad0:	b	16b2c <ftello64@plt+0x3fa8>
   16ad4:	cmp	r4, #1
   16ad8:	bls	16b18 <ftello64@plt+0x3f94>
   16adc:	ldrb	r3, [r8, r5]
   16ae0:	cmp	r3, #60	; 0x3c
   16ae4:	bne	16b18 <ftello64@plt+0x3f94>
   16ae8:	sub	r3, r4, #1
   16aec:	cmp	r3, #2
   16af0:	bls	16b18 <ftello64@plt+0x3f94>
   16af4:	add	r2, r8, r5
   16af8:	ldrb	r3, [r2, r3]
   16afc:	cmp	r3, #62	; 0x3e
   16b00:	addeq	r5, r5, #1
   16b04:	subeq	r4, r4, #2
   16b08:	bne	16b18 <ftello64@plt+0x3f94>
   16b0c:	ldr	r3, [sp, #36]	; 0x24
   16b10:	cmp	r3, r4
   16b14:	beq	16ef4 <ftello64@plt+0x4370>
   16b18:	add	r6, r6, #1
   16b1c:	cmp	r9, r6
   16b20:	mov	r3, r6
   16b24:	bls	16f2c <ftello64@plt+0x43a8>
   16b28:	ldr	r2, [sp, #84]	; 0x54
   16b2c:	mla	r0, r3, fp, r7
   16b30:	mov	r1, r8
   16b34:	mov	r3, #0
   16b38:	ldr	r5, [r1, r0]!
   16b3c:	rev	r5, r5
   16b40:	ldr	r4, [r1, #4]
   16b44:	mov	r1, #0
   16b48:	rev	r4, r4
   16b4c:	adds	r0, r4, r5
   16b50:	adc	r1, r1, #0
   16b54:	cmp	r1, r3
   16b58:	cmpeq	r0, r2
   16b5c:	bhi	16f2c <ftello64@plt+0x43a8>
   16b60:	ldr	r3, [sp, #40]	; 0x28
   16b64:	cmp	r3, #3
   16b68:	beq	16ad4 <ftello64@plt+0x3f50>
   16b6c:	cmp	r4, #0
   16b70:	add	lr, r8, r5
   16b74:	beq	16bb8 <ftello64@plt+0x4034>
   16b78:	ldrb	r3, [r8, r5]
   16b7c:	cmp	r3, #60	; 0x3c
   16b80:	moveq	r0, r5
   16b84:	moveq	r3, r4
   16b88:	beq	16e68 <ftello64@plt+0x42e4>
   16b8c:	mov	r2, lr
   16b90:	mov	r3, r4
   16b94:	add	ip, r5, r4
   16b98:	b	16ba8 <ftello64@plt+0x4024>
   16b9c:	ldrb	r1, [r2, #1]!
   16ba0:	cmp	r1, #60	; 0x3c
   16ba4:	beq	16e68 <ftello64@plt+0x42e4>
   16ba8:	sub	r3, r3, #1
   16bac:	cmp	r3, #0
   16bb0:	sub	r0, ip, r3
   16bb4:	bne	16b9c <ftello64@plt+0x4018>
   16bb8:	mov	r0, lr
   16bbc:	mov	r1, r4
   16bc0:	bl	251f8 <ftello64@plt+0x12674>
   16bc4:	cmp	r0, #0
   16bc8:	bne	16b0c <ftello64@plt+0x3f88>
   16bcc:	b	16b18 <ftello64@plt+0x3f94>
   16bd0:	ldr	ip, [r6, #4]
   16bd4:	mov	r3, #4
   16bd8:	rev	ip, ip
   16bdc:	mov	r2, #16
   16be0:	add	r1, sp, #96	; 0x60
   16be4:	b	16694 <ftello64@plt+0x3b10>
   16be8:	mov	r2, #944	; 0x3b0
   16bec:	ldr	r1, [pc, #144]	; 16c84 <ftello64@plt+0x4100>
   16bf0:	ldr	r0, [pc, #100]	; 16c5c <ftello64@plt+0x40d8>
   16bf4:	bl	200bc <ftello64@plt+0xd538>
   16bf8:	b	1622c <ftello64@plt+0x36a8>
   16bfc:	mov	r7, r8
   16c00:	ldr	r5, [pc, #80]	; 16c58 <ftello64@plt+0x40d4>
   16c04:	ldr	r8, [sp, #28]
   16c08:	b	16144 <ftello64@plt+0x35c0>
   16c0c:	cmp	r7, r8
   16c10:	ldr	r0, [sp, #68]	; 0x44
   16c14:	bne	15f50 <ftello64@plt+0x33cc>
   16c18:	b	161e0 <ftello64@plt+0x365c>
   16c1c:	bl	1280c <gpg_err_code_from_syserror@plt>
   16c20:	ldr	r4, [sp, #8]
   16c24:	mov	r1, r9
   16c28:	cmp	r0, #0
   16c2c:	uxthne	r0, r0
   16c30:	orrne	r3, r0, #134217728	; 0x8000000
   16c34:	strne	r3, [sp, #28]
   16c38:	ldr	r2, [sp, #28]
   16c3c:	mov	r0, r7
   16c40:	str	r2, [r4, #16]
   16c44:	bl	155d8 <ftello64@plt+0x2a54>
   16c48:	ldr	r3, [r4, #16]
   16c4c:	mov	r9, r3
   16c50:	b	15d5c <ftello64@plt+0x31d8>
   16c54:	andeq	lr, r3, r0, lsl fp
   16c58:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   16c5c:	andeq	fp, r2, r8, lsr #1
   16c60:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   16c64:			; <UNDEFINED> instruction: 0x000002bd
   16c68:	andeq	r0, r0, fp, lsr #5
   16c6c:	andeq	r0, r0, pc, lsl #5
   16c70:	andeq	r0, r0, r1, ror r2
   16c74:	muleq	r0, fp, r2
   16c78:	andeq	fp, r2, ip, ror #2
   16c7c:	andeq	r0, r0, r1, lsl #5
   16c80:	andeq	fp, r2, r4, asr #2
   16c84:	andeq	fp, r2, r8, lsr #2
   16c88:	andeq	fp, r2, ip, asr #2
   16c8c:	mov	r0, r3
   16c90:	str	r3, [sp, #36]	; 0x24
   16c94:	bl	1238c <gcry_malloc@plt>
   16c98:	ldr	r3, [sp, #36]	; 0x24
   16c9c:	cmp	r0, #0
   16ca0:	str	r0, [r6, r9, lsl #3]
   16ca4:	beq	16c1c <ftello64@plt+0x4098>
   16ca8:	str	r3, [r7, r9, lsl #3]
   16cac:	ldr	r2, [r5, #12]
   16cb0:	b	15ec8 <ftello64@plt+0x3344>
   16cb4:	ldr	r0, [sp, #8]
   16cb8:	bl	159f8 <ftello64@plt+0x2e74>
   16cbc:	subs	r3, r0, #0
   16cc0:	mov	r9, r3
   16cc4:	beq	15dcc <ftello64@plt+0x3248>
   16cc8:	mov	r0, r7
   16ccc:	bl	12530 <gcry_free@plt>
   16cd0:	b	15d5c <ftello64@plt+0x31d8>
   16cd4:	mov	r6, r8
   16cd8:	cmn	r6, #1
   16cdc:	mov	r8, r7
   16ce0:	mov	r9, r6
   16ce4:	mov	r7, fp
   16ce8:	beq	16cf8 <ftello64@plt+0x4174>
   16cec:	ldr	r2, [pc, #-148]	; 16c60 <ftello64@plt+0x40dc>
   16cf0:	cmp	r3, r2
   16cf4:	bne	16fa8 <ftello64@plt+0x4424>
   16cf8:	bl	146e4 <ftello64@plt+0x1b60>
   16cfc:	ldr	r2, [sp, #8]
   16d00:	mov	r3, #1
   16d04:	str	r3, [r2, #12]
   16d08:	b	16034 <ftello64@plt+0x34b0>
   16d0c:	mov	r0, sl
   16d10:	bl	127dc <strlen@plt>
   16d14:	sub	r7, r7, #3
   16d18:	mov	r3, #0
   16d1c:	clz	r7, r7
   16d20:	lsr	r7, r7, #5
   16d24:	mov	r2, sl
   16d28:	str	r3, [sp]
   16d2c:	str	r7, [sp, #4]
   16d30:	mvn	r1, #0
   16d34:	mov	r3, r0
   16d38:	mov	r0, r5
   16d3c:	bl	15610 <ftello64@plt+0x2a8c>
   16d40:	subs	sl, r0, #0
   16d44:	beq	1622c <ftello64@plt+0x36a8>
   16d48:	b	16138 <ftello64@plt+0x35b4>
   16d4c:	ldr	r3, [pc, #-212]	; 16c80 <ftello64@plt+0x40fc>
   16d50:	ldr	r2, [pc, #-244]	; 16c64 <ftello64@plt+0x40e0>
   16d54:	ldr	r1, [pc, #-216]	; 16c84 <ftello64@plt+0x4100>
   16d58:	ldr	r0, [pc, #-216]	; 16c88 <ftello64@plt+0x4104>
   16d5c:	bl	200bc <ftello64@plt+0xd538>
   16d60:	b	1622c <ftello64@plt+0x36a8>
   16d64:	ldr	r3, [pc, #-236]	; 16c80 <ftello64@plt+0x40fc>
   16d68:	ldr	r2, [pc, #-264]	; 16c68 <ftello64@plt+0x40e4>
   16d6c:	ldr	r1, [pc, #-240]	; 16c84 <ftello64@plt+0x4100>
   16d70:	ldr	r0, [pc, #-240]	; 16c88 <ftello64@plt+0x4104>
   16d74:	bl	200bc <ftello64@plt+0xd538>
   16d78:	b	1622c <ftello64@plt+0x36a8>
   16d7c:	ldr	r3, [sp, #8]
   16d80:	ldr	r7, [r3, #8]
   16d84:	cmp	r7, #0
   16d88:	movne	fp, r8
   16d8c:	movne	r7, r8
   16d90:	bne	15f38 <ftello64@plt+0x33b4>
   16d94:	mov	r0, r3
   16d98:	bl	159f8 <ftello64@plt+0x2e74>
   16d9c:	subs	r3, r0, #0
   16da0:	mov	r9, r3
   16da4:	moveq	fp, r8
   16da8:	beq	15f38 <ftello64@plt+0x33b4>
   16dac:	b	16cc8 <ftello64@plt+0x4144>
   16db0:	ldr	r3, [pc, #-320]	; 16c78 <ftello64@plt+0x40f4>
   16db4:	ldr	r2, [pc, #-336]	; 16c6c <ftello64@plt+0x40e8>
   16db8:	ldr	r1, [pc, #-316]	; 16c84 <ftello64@plt+0x4100>
   16dbc:	ldr	r0, [pc, #-316]	; 16c88 <ftello64@plt+0x4104>
   16dc0:	bl	200bc <ftello64@plt+0xd538>
   16dc4:	b	1622c <ftello64@plt+0x36a8>
   16dc8:	ldr	r3, [pc, #-336]	; 16c80 <ftello64@plt+0x40fc>
   16dcc:	ldr	r2, [pc, #-356]	; 16c70 <ftello64@plt+0x40ec>
   16dd0:	ldr	r1, [pc, #-340]	; 16c84 <ftello64@plt+0x4100>
   16dd4:	ldr	r0, [pc, #-340]	; 16c88 <ftello64@plt+0x4104>
   16dd8:	bl	200bc <ftello64@plt+0xd538>
   16ddc:	b	1622c <ftello64@plt+0x36a8>
   16de0:	ldr	r3, [pc, #-360]	; 16c80 <ftello64@plt+0x40fc>
   16de4:	ldr	r2, [pc, #-376]	; 16c74 <ftello64@plt+0x40f0>
   16de8:	ldr	r1, [pc, #-364]	; 16c84 <ftello64@plt+0x4100>
   16dec:	ldr	r0, [pc, #-364]	; 16c88 <ftello64@plt+0x4104>
   16df0:	bl	200bc <ftello64@plt+0xd538>
   16df4:	b	1622c <ftello64@plt+0x36a8>
   16df8:	ldrb	r2, [sl]
   16dfc:	mov	r7, #0
   16e00:	str	r7, [sp, #56]	; 0x38
   16e04:	cmp	r2, #60	; 0x3c
   16e08:	addeq	sl, sl, #1
   16e0c:	streq	r3, [sp, #40]	; 0x28
   16e10:	strne	r3, [sp, #40]	; 0x28
   16e14:	b	16744 <ftello64@plt+0x3bc0>
   16e18:	ldr	r3, [pc, #-424]	; 16c78 <ftello64@plt+0x40f4>
   16e1c:	ldr	r2, [pc, #-424]	; 16c7c <ftello64@plt+0x40f8>
   16e20:	ldr	r1, [pc, #-420]	; 16c84 <ftello64@plt+0x4100>
   16e24:	ldr	r0, [pc, #-420]	; 16c88 <ftello64@plt+0x4104>
   16e28:	bl	200bc <ftello64@plt+0xd538>
   16e2c:	b	1622c <ftello64@plt+0x36a8>
   16e30:	ldrb	r2, [sl]
   16e34:	mov	r7, #0
   16e38:	str	r7, [sp, #44]	; 0x2c
   16e3c:	cmp	r2, #60	; 0x3c
   16e40:	addeq	sl, sl, #1
   16e44:	streq	r3, [sp, #40]	; 0x28
   16e48:	strne	r3, [sp, #40]	; 0x28
   16e4c:	b	169c8 <ftello64@plt+0x3e44>
   16e50:	ldr	r3, [pc, #-472]	; 16c80 <ftello64@plt+0x40fc>
   16e54:	mov	r2, #640	; 0x280
   16e58:	ldr	r1, [pc, #-476]	; 16c84 <ftello64@plt+0x4100>
   16e5c:	ldr	r0, [pc, #-476]	; 16c88 <ftello64@plt+0x4104>
   16e60:	bl	200bc <ftello64@plt+0xd538>
   16e64:	b	1622c <ftello64@plt+0x36a8>
   16e68:	cmp	r3, #1
   16e6c:	beq	16bb8 <ftello64@plt+0x4034>
   16e70:	add	r5, r0, #1
   16e74:	add	r3, r0, r3
   16e78:	mov	r4, r5
   16e7c:	add	r0, r8, r0
   16e80:	b	16e90 <ftello64@plt+0x430c>
   16e84:	add	r4, r4, #1
   16e88:	cmp	r3, r4
   16e8c:	beq	16b18 <ftello64@plt+0x3f94>
   16e90:	ldrb	r2, [r0, #1]!
   16e94:	cmp	r2, #62	; 0x3e
   16e98:	bne	16e84 <ftello64@plt+0x4300>
   16e9c:	cmp	r5, r4
   16ea0:	beq	16b18 <ftello64@plt+0x3f94>
   16ea4:	sub	r4, r4, r5
   16ea8:	b	16b0c <ftello64@plt+0x3f88>
   16eac:	cmp	r0, #1
   16eb0:	beq	16954 <ftello64@plt+0x3dd0>
   16eb4:	add	r2, r3, #1
   16eb8:	add	r0, r3, r0
   16ebc:	mov	r4, r2
   16ec0:	add	r3, r6, r3
   16ec4:	b	16ed4 <ftello64@plt+0x4350>
   16ec8:	add	r4, r4, #1
   16ecc:	cmp	r0, r4
   16ed0:	beq	168a8 <ftello64@plt+0x3d24>
   16ed4:	ldrb	r1, [r3, #1]!
   16ed8:	cmp	r1, #62	; 0x3e
   16edc:	bne	16ec8 <ftello64@plt+0x4344>
   16ee0:	cmp	r2, r4
   16ee4:	beq	168a8 <ftello64@plt+0x3d24>
   16ee8:	sub	r4, r4, r2
   16eec:	add	r2, r6, r2
   16ef0:	b	1688c <ftello64@plt+0x3d08>
   16ef4:	add	r0, r8, r5
   16ef8:	mov	r2, r3
   16efc:	mov	r1, sl
   16f00:	bl	1bfd8 <ftello64@plt+0x9454>
   16f04:	cmp	r0, #0
   16f08:	bne	16b18 <ftello64@plt+0x3f94>
   16f0c:	ldr	fp, [sp, #48]	; 0x30
   16f10:	ldr	r9, [sp, #52]	; 0x34
   16f14:	ldr	r8, [sp, #28]
   16f18:	ldr	r4, [sp, #56]	; 0x38
   16f1c:	mov	r5, r0
   16f20:	ldr	r7, [sp, #44]	; 0x2c
   16f24:	add	sl, r6, #1
   16f28:	b	16144 <ftello64@plt+0x35c0>
   16f2c:	ldr	fp, [sp, #48]	; 0x30
   16f30:	ldr	r9, [sp, #52]	; 0x34
   16f34:	ldr	r4, [sp, #56]	; 0x38
   16f38:	ldr	r6, [sp, #60]	; 0x3c
   16f3c:	ldr	r8, [sp, #44]	; 0x2c
   16f40:	b	166e8 <ftello64@plt+0x3b64>
   16f44:	mov	r4, fp
   16f48:	mov	r6, r9
   16f4c:	ldr	fp, [sp, #60]	; 0x3c
   16f50:	mov	r9, r7
   16f54:	b	166e8 <ftello64@plt+0x3b64>
   16f58:	mov	r7, #0
   16f5c:	mov	r0, r7
   16f60:	bl	12530 <gcry_free@plt>
   16f64:	ldr	r0, [sp, #80]	; 0x50
   16f68:	bl	12380 <ksba_cert_release@plt>
   16f6c:	ldr	r0, [sp, #76]	; 0x4c
   16f70:	bl	123e0 <ksba_reader_release@plt>
   16f74:	b	1622c <ftello64@plt+0x36a8>
   16f78:	bl	12590 <__stack_chk_fail@plt>
   16f7c:	mov	r9, r7
   16f80:	mov	r4, fp
   16f84:	mov	r7, r8
   16f88:	add	sl, r5, #1
   16f8c:	ldr	fp, [sp, #60]	; 0x3c
   16f90:	ldr	r8, [sp, #28]
   16f94:	mov	r5, #0
   16f98:	b	16144 <ftello64@plt+0x35c0>
   16f9c:	ldr	r0, [sp, #84]	; 0x54
   16fa0:	bl	124d0 <gcry_sexp_release@plt>
   16fa4:	b	16f5c <ftello64@plt+0x43d8>
   16fa8:	mov	r6, r9
   16fac:	b	16024 <ftello64@plt+0x34a0>
   16fb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16fb4:	mov	r6, r1
   16fb8:	ldr	r4, [pc, #288]	; 170e0 <ftello64@plt+0x455c>
   16fbc:	sub	sp, sp, #36	; 0x24
   16fc0:	subs	r5, r0, #0
   16fc4:	ldr	r0, [r4]
   16fc8:	mov	r1, #0
   16fcc:	str	r0, [sp, #28]
   16fd0:	str	r1, [r6]
   16fd4:	beq	170d4 <ftello64@plt+0x4550>
   16fd8:	ldr	r0, [r5, #28]
   16fdc:	cmp	r0, r1
   16fe0:	beq	170cc <ftello64@plt+0x4548>
   16fe4:	add	r1, sp, #24
   16fe8:	mov	sl, r3
   16fec:	mov	r7, r2
   16ff0:	bl	15194 <ftello64@plt+0x2610>
   16ff4:	ldr	r3, [sp, #24]
   16ff8:	cmp	r3, #31
   16ffc:	bls	1700c <ftello64@plt+0x4488>
   17000:	ldrb	r3, [r0, #4]
   17004:	cmp	r3, #2
   17008:	beq	1702c <ftello64@plt+0x44a8>
   1700c:	ldr	r8, [pc, #208]	; 170e4 <ftello64@plt+0x4560>
   17010:	ldr	r2, [sp, #28]
   17014:	ldr	r3, [r4]
   17018:	mov	r0, r8
   1701c:	cmp	r2, r3
   17020:	bne	170dc <ftello64@plt+0x4558>
   17024:	add	sp, sp, #36	; 0x24
   17028:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1702c:	add	r1, sp, #16
   17030:	ldr	r0, [r5, #28]
   17034:	bl	15194 <ftello64@plt+0x2610>
   17038:	ldr	r1, [sp, #16]
   1703c:	cmp	r1, #39	; 0x27
   17040:	mov	fp, r0
   17044:	bls	170c4 <ftello64@plt+0x4540>
   17048:	ldr	r3, [r0, #12]
   1704c:	ldr	ip, [r0, #8]
   17050:	rev	r3, r3
   17054:	mov	lr, r3
   17058:	rev	ip, ip
   1705c:	adds	r8, lr, ip
   17060:	str	r3, [sp, #12]
   17064:	mov	r3, #0
   17068:	adc	r9, r3, #0
   1706c:	mov	r3, #0
   17070:	cmp	r9, r3
   17074:	cmpeq	r8, r1
   17078:	str	ip, [sp, #8]
   1707c:	bhi	170c4 <ftello64@plt+0x4540>
   17080:	add	r2, sp, #24
   17084:	str	r2, [sp]
   17088:	add	r3, sp, #20
   1708c:	mov	r2, #7
   17090:	bl	15a40 <ftello64@plt+0x2ebc>
   17094:	subs	r8, r0, #0
   17098:	bne	17010 <ftello64@plt+0x448c>
   1709c:	ldr	r3, [r5, #32]
   170a0:	ldr	r2, [sp, #8]
   170a4:	str	r3, [r7]
   170a8:	ldr	r3, [r5, #36]	; 0x24
   170ac:	ldr	r1, [sp, #12]
   170b0:	add	r0, fp, r2
   170b4:	str	r3, [sl]
   170b8:	bl	26de8 <ftello64@plt+0x14264>
   170bc:	str	r0, [r6]
   170c0:	b	17010 <ftello64@plt+0x448c>
   170c4:	ldr	r8, [pc, #28]	; 170e8 <ftello64@plt+0x4564>
   170c8:	b	17010 <ftello64@plt+0x448c>
   170cc:	ldr	r8, [pc, #24]	; 170ec <ftello64@plt+0x4568>
   170d0:	b	17010 <ftello64@plt+0x448c>
   170d4:	ldr	r8, [pc, #20]	; 170f0 <ftello64@plt+0x456c>
   170d8:	b	17010 <ftello64@plt+0x448c>
   170dc:	bl	12590 <__stack_chk_fail@plt>
   170e0:	andeq	lr, r3, r0, lsl fp
   170e4:	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6}
   170e8:	stmdaeq	r0, {r1, r6}
   170ec:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   170f0:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   170f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   170f8:	sub	sp, sp, #20
   170fc:	ldr	r4, [pc, #332]	; 17250 <ftello64@plt+0x46cc>
   17100:	mov	r3, #0
   17104:	subs	r5, r0, #0
   17108:	ldr	r2, [r4]
   1710c:	str	r3, [sp]
   17110:	str	r2, [sp, #12]
   17114:	str	r3, [sp, #4]
   17118:	beq	17220 <ftello64@plt+0x469c>
   1711c:	ldr	r0, [r5, #28]
   17120:	cmp	r0, r3
   17124:	beq	17218 <ftello64@plt+0x4694>
   17128:	mov	r6, r1
   1712c:	add	r1, sp, #8
   17130:	bl	15194 <ftello64@plt+0x2610>
   17134:	ldr	r3, [sp, #8]
   17138:	cmp	r3, #31
   1713c:	bls	1714c <ftello64@plt+0x45c8>
   17140:	ldrb	r3, [r0, #4]
   17144:	cmp	r3, #3
   17148:	beq	1716c <ftello64@plt+0x45e8>
   1714c:	ldr	r5, [pc, #256]	; 17254 <ftello64@plt+0x46d0>
   17150:	ldr	r2, [sp, #12]
   17154:	ldr	r3, [r4]
   17158:	mov	r0, r5
   1715c:	cmp	r2, r3
   17160:	bne	1724c <ftello64@plt+0x46c8>
   17164:	add	sp, sp, #20
   17168:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1716c:	add	r1, sp, #8
   17170:	ldr	r0, [r5, #28]
   17174:	bl	15194 <ftello64@plt+0x2610>
   17178:	mov	r9, r0
   1717c:	ldr	r0, [sp, #8]
   17180:	cmp	r0, #39	; 0x27
   17184:	bls	17210 <ftello64@plt+0x468c>
   17188:	ldr	r8, [r9, #12]
   1718c:	ldr	r7, [r9, #8]
   17190:	rev	r8, r8
   17194:	rev	r7, r7
   17198:	adds	r2, r8, r7
   1719c:	mov	fp, #0
   171a0:	adc	r3, fp, #0
   171a4:	mov	r1, #0
   171a8:	cmp	r3, r1
   171ac:	cmpeq	r2, r0
   171b0:	bhi	17210 <ftello64@plt+0x468c>
   171b4:	mov	r0, sp
   171b8:	bl	12914 <ksba_reader_new@plt>
   171bc:	subs	r5, r0, #0
   171c0:	bne	17150 <ftello64@plt+0x45cc>
   171c4:	mov	r2, r8
   171c8:	add	r1, r9, r7
   171cc:	ldr	r0, [sp]
   171d0:	bl	1256c <ksba_reader_set_mem@plt>
   171d4:	cmp	r0, #0
   171d8:	bne	1723c <ftello64@plt+0x46b8>
   171dc:	add	r0, sp, #4
   171e0:	bl	12818 <ksba_cert_new@plt>
   171e4:	subs	r5, r0, #0
   171e8:	bne	17228 <ftello64@plt+0x46a4>
   171ec:	ldr	r1, [sp]
   171f0:	ldr	r0, [sp, #4]
   171f4:	bl	12830 <ksba_cert_read_der@plt>
   171f8:	cmp	r0, #0
   171fc:	bne	17234 <ftello64@plt+0x46b0>
   17200:	ldm	sp, {r0, r3}
   17204:	str	r3, [r6]
   17208:	bl	123e0 <ksba_reader_release@plt>
   1720c:	b	17150 <ftello64@plt+0x45cc>
   17210:	ldr	r5, [pc, #64]	; 17258 <ftello64@plt+0x46d4>
   17214:	b	17150 <ftello64@plt+0x45cc>
   17218:	ldr	r5, [pc, #60]	; 1725c <ftello64@plt+0x46d8>
   1721c:	b	17150 <ftello64@plt+0x45cc>
   17220:	ldr	r5, [pc, #56]	; 17260 <ftello64@plt+0x46dc>
   17224:	b	17150 <ftello64@plt+0x45cc>
   17228:	ldr	r0, [sp]
   1722c:	bl	123e0 <ksba_reader_release@plt>
   17230:	b	17150 <ftello64@plt+0x45cc>
   17234:	ldr	r0, [sp, #4]
   17238:	bl	12380 <ksba_cert_release@plt>
   1723c:	ldr	r0, [sp]
   17240:	bl	123e0 <ksba_reader_release@plt>
   17244:	mov	r5, #134217729	; 0x8000001
   17248:	b	17150 <ftello64@plt+0x45cc>
   1724c:	bl	12590 <__stack_chk_fail@plt>
   17250:	andeq	lr, r3, r0, lsl fp
   17254:	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6}
   17258:	stmdaeq	r0, {r1, r6}
   1725c:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   17260:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   17264:	push	{r4, r5, r6, r7, lr}
   17268:	mov	r6, r1
   1726c:	ldr	r4, [pc, #220]	; 17350 <ftello64@plt+0x47cc>
   17270:	sub	sp, sp, #28
   17274:	cmp	r0, #0
   17278:	ldr	r1, [r4]
   1727c:	str	r1, [sp, #20]
   17280:	beq	17318 <ftello64@plt+0x4794>
   17284:	ldr	r0, [r0, #28]
   17288:	cmp	r0, #0
   1728c:	beq	17310 <ftello64@plt+0x478c>
   17290:	add	r1, sp, #8
   17294:	mov	r5, r3
   17298:	bl	15194 <ftello64@plt+0x2610>
   1729c:	mov	r1, #0
   172a0:	add	r3, sp, #16
   172a4:	str	r1, [r5]
   172a8:	mov	r2, r6
   172ac:	str	r3, [sp]
   172b0:	ldr	r1, [sp, #8]
   172b4:	add	r3, sp, #12
   172b8:	mov	r7, r0
   172bc:	bl	15b78 <ftello64@plt+0x2ff4>
   172c0:	cmp	r0, #0
   172c4:	uxthne	r0, r0
   172c8:	orrne	r0, r0, #134217728	; 0x8000000
   172cc:	bne	172f8 <ftello64@plt+0x4774>
   172d0:	ldr	r3, [sp, #16]
   172d4:	cmp	r3, #2
   172d8:	beq	17334 <ftello64@plt+0x47b0>
   172dc:	cmp	r3, #4
   172e0:	beq	17320 <ftello64@plt+0x479c>
   172e4:	cmp	r3, #1
   172e8:	ldreq	r3, [sp, #12]
   172ec:	ldrne	r0, [pc, #96]	; 17354 <ftello64@plt+0x47d0>
   172f0:	ldrbeq	r3, [r7, r3]
   172f4:	streq	r3, [r5]
   172f8:	ldr	r2, [sp, #20]
   172fc:	ldr	r3, [r4]
   17300:	cmp	r2, r3
   17304:	bne	1734c <ftello64@plt+0x47c8>
   17308:	add	sp, sp, #28
   1730c:	pop	{r4, r5, r6, r7, pc}
   17310:	ldr	r0, [pc, #64]	; 17358 <ftello64@plt+0x47d4>
   17314:	b	172f8 <ftello64@plt+0x4774>
   17318:	ldr	r0, [pc, #60]	; 1735c <ftello64@plt+0x47d8>
   1731c:	b	172f8 <ftello64@plt+0x4774>
   17320:	ldr	r3, [sp, #12]
   17324:	ldr	r3, [r7, r3]
   17328:	rev	r3, r3
   1732c:	str	r3, [r5]
   17330:	b	172f8 <ftello64@plt+0x4774>
   17334:	ldr	r3, [sp, #12]
   17338:	ldrh	r3, [r7, r3]
   1733c:	rev16	r3, r3
   17340:	uxth	r3, r3
   17344:	str	r3, [r5]
   17348:	b	172f8 <ftello64@plt+0x4774>
   1734c:	bl	12590 <__stack_chk_fail@plt>
   17350:	andeq	lr, r3, r0, lsl fp
   17354:	stmdaeq	r0, {r0, r1, r3, r4, r5}
   17358:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   1735c:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   17360:	ldr	r0, [r0, #8]
   17364:	cmp	r0, #0
   17368:	beq	17370 <ftello64@plt+0x47ec>
   1736c:	b	12b84 <ftello64@plt>
   17370:	mov	r0, #0
   17374:	mov	r1, #0
   17378:	bx	lr
   1737c:	push	{r4, r5, lr}
   17380:	sub	sp, sp, #20
   17384:	ldr	r5, [r0, #16]
   17388:	cmp	r5, #0
   1738c:	movne	r0, r5
   17390:	bne	173cc <ftello64@plt+0x4848>
   17394:	ldr	r1, [r0, #8]
   17398:	mov	r4, r0
   1739c:	cmp	r1, #0
   173a0:	beq	173d4 <ftello64@plt+0x4850>
   173a4:	mov	ip, #0
   173a8:	mov	r0, r1
   173ac:	str	ip, [sp]
   173b0:	bl	12950 <fseeko64@plt>
   173b4:	bl	12644 <gpg_err_code_from_errno@plt>
   173b8:	cmp	r0, #0
   173bc:	uxthne	r3, r0
   173c0:	orrne	r5, r3, #134217728	; 0x8000000
   173c4:	movne	r0, r5
   173c8:	str	r5, [r4, #16]
   173cc:	add	sp, sp, #20
   173d0:	pop	{r4, r5, pc}
   173d4:	orrs	ip, r2, r3
   173d8:	strd	r2, [sp, #8]
   173dc:	moveq	r0, r1
   173e0:	beq	173cc <ftello64@plt+0x4848>
   173e4:	bl	159f8 <ftello64@plt+0x2e74>
   173e8:	cmp	r0, #0
   173ec:	bne	173cc <ftello64@plt+0x4848>
   173f0:	ldr	r1, [r4, #8]
   173f4:	ldrd	r2, [sp, #8]
   173f8:	b	173a4 <ftello64@plt+0x4820>
   173fc:	push	{r4, r5, r6, r7, r8, lr}
   17400:	mov	r5, r2
   17404:	mov	r6, r1
   17408:	mov	r2, r1
   1740c:	mov	r7, r3
   17410:	mov	r1, #0
   17414:	mov	r3, r5
   17418:	bl	13708 <ftello64@plt+0xb84>
   1741c:	subs	r4, r0, #0
   17420:	beq	1742c <ftello64@plt+0x48a8>
   17424:	mov	r0, r4
   17428:	pop	{r4, r5, r6, r7, r8, pc}
   1742c:	ldr	r1, [pc, #64]	; 17474 <ftello64@plt+0x48f0>
   17430:	ldr	r0, [r5]
   17434:	bl	12a40 <fopen64@plt>
   17438:	cmp	r0, #0
   1743c:	str	r0, [r7]
   17440:	bne	17424 <ftello64@plt+0x48a0>
   17444:	bl	1280c <gpg_err_code_from_syserror@plt>
   17448:	mov	r7, #0
   1744c:	subs	r4, r0, #0
   17450:	ldr	r0, [r5]
   17454:	uxthne	r4, r4
   17458:	orrne	r4, r4, #134217728	; 0x8000000
   1745c:	bl	12530 <gcry_free@plt>
   17460:	str	r7, [r5]
   17464:	ldr	r0, [r6]
   17468:	bl	12530 <gcry_free@plt>
   1746c:	str	r7, [r6]
   17470:	b	17424 <ftello64@plt+0x48a0>
   17474:	andeq	fp, r2, r0, lsr #3
   17478:	push	{r4, r5, r6, r7, lr}
   1747c:	cmp	r3, #0
   17480:	ldr	r4, [pc, #144]	; 17518 <ftello64@plt+0x4994>
   17484:	sub	sp, sp, #12
   17488:	mov	r7, r1
   1748c:	ldr	r3, [r4]
   17490:	mov	r6, r2
   17494:	str	r3, [sp, #4]
   17498:	beq	174e0 <ftello64@plt+0x495c>
   1749c:	mov	r3, #0
   174a0:	str	r3, [sp]
   174a4:	mov	r1, r6
   174a8:	mov	r0, r7
   174ac:	mov	r2, #0
   174b0:	bl	21a30 <ftello64@plt+0xeeac>
   174b4:	ldr	r3, [sp]
   174b8:	cmp	r3, #0
   174bc:	mov	r5, r0
   174c0:	bne	1750c <ftello64@plt+0x4988>
   174c4:	ldr	r2, [sp, #4]
   174c8:	ldr	r3, [r4]
   174cc:	mov	r0, r5
   174d0:	cmp	r2, r3
   174d4:	bne	17514 <ftello64@plt+0x4990>
   174d8:	add	sp, sp, #12
   174dc:	pop	{r4, r5, r6, r7, pc}
   174e0:	mov	r1, r0
   174e4:	mov	r3, #1
   174e8:	mov	r2, sp
   174ec:	mov	r0, r6
   174f0:	str	r3, [sp]
   174f4:	bl	21a30 <ftello64@plt+0xeeac>
   174f8:	subs	r5, r0, #0
   174fc:	beq	174a4 <ftello64@plt+0x4920>
   17500:	ldr	r3, [sp]
   17504:	cmp	r3, #0
   17508:	beq	174c4 <ftello64@plt+0x4940>
   1750c:	bl	29100 <ftello64@plt+0x1657c>
   17510:	b	174c4 <ftello64@plt+0x4940>
   17514:	bl	12590 <__stack_chk_fail@plt>
   17518:	andeq	lr, r3, r0, lsl fp
   1751c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17520:	sub	sp, sp, #4096	; 0x1000
   17524:	sub	sp, sp, #60	; 0x3c
   17528:	ldr	fp, [pc, #1164]	; 179bc <ftello64@plt+0x4e38>
   1752c:	strd	r2, [sp, #12]
   17530:	add	r3, sp, #4096	; 0x1000
   17534:	ldr	lr, [fp]
   17538:	add	r3, r3, #52	; 0x34
   1753c:	str	lr, [r3]
   17540:	add	r3, sp, #4160	; 0x1040
   17544:	add	r3, r3, #32
   17548:	mov	ip, #0
   1754c:	mov	sl, r1
   17550:	mov	r6, r0
   17554:	mov	r0, r1
   17558:	mov	r1, #2
   1755c:	str	ip, [sp, #44]	; 0x2c
   17560:	str	ip, [sp, #48]	; 0x30
   17564:	ldr	r8, [r3]
   17568:	bl	12920 <access@plt>
   1756c:	subs	r7, r0, #0
   17570:	bne	17798 <ftello64@plt+0x4c14>
   17574:	ldr	r1, [pc, #1092]	; 179c0 <ftello64@plt+0x4e3c>
   17578:	mov	r0, sl
   1757c:	bl	12a40 <fopen64@plt>
   17580:	cmp	r6, #1
   17584:	cmpeq	r0, #0
   17588:	mov	r5, r0
   1758c:	beq	17774 <ftello64@plt+0x4bf0>
   17590:	cmp	r0, #0
   17594:	beq	17784 <ftello64@plt+0x4c00>
   17598:	add	r3, sp, #40	; 0x28
   1759c:	add	r2, sp, #48	; 0x30
   175a0:	add	r1, sp, #44	; 0x2c
   175a4:	mov	r0, sl
   175a8:	bl	173fc <ftello64@plt+0x4878>
   175ac:	subs	r7, r0, #0
   175b0:	bne	177d4 <ftello64@plt+0x4c50>
   175b4:	cmp	r6, #1
   175b8:	addeq	r4, sp, #52	; 0x34
   175bc:	beq	176c8 <ftello64@plt+0x4b44>
   175c0:	add	r3, sp, #4160	; 0x1040
   175c4:	add	r3, r3, #40	; 0x28
   175c8:	ldrd	r2, [r3]
   175cc:	cmp	r2, #1
   175d0:	sbcs	r3, r3, #0
   175d4:	blt	177f0 <ftello64@plt+0x4c6c>
   175d8:	add	r3, sp, #4160	; 0x1040
   175dc:	add	r3, r3, #40	; 0x28
   175e0:	add	r4, sp, #52	; 0x34
   175e4:	str	r5, [sp, #8]
   175e8:	str	sl, [sp, #28]
   175ec:	mov	r8, #0
   175f0:	mov	sl, r4
   175f4:	mov	r9, #0
   175f8:	str	r7, [sp, #20]
   175fc:	str	r6, [sp, #24]
   17600:	ldrd	r4, [r3]
   17604:	b	17654 <ftello64@plt+0x4ad0>
   17608:	mov	r2, #4096	; 0x1000
   1760c:	mov	r1, #1
   17610:	mov	r0, sl
   17614:	bl	12680 <fread@plt>
   17618:	mov	ip, r0
   1761c:	cmp	ip, #0
   17620:	beq	177e0 <ftello64@plt+0x4c5c>
   17624:	adds	r8, r8, ip
   17628:	mov	r1, ip
   1762c:	ldr	r3, [sp, #40]	; 0x28
   17630:	mov	r2, #1
   17634:	mov	r0, sl
   17638:	adc	r9, r9, ip, asr #31
   1763c:	bl	12650 <fwrite@plt>
   17640:	cmp	r0, #1
   17644:	bne	17944 <ftello64@plt+0x4dc0>
   17648:	cmp	r8, r4
   1764c:	sbcs	r3, r9, r5
   17650:	bge	177e0 <ftello64@plt+0x4c5c>
   17654:	adds	r6, r8, #4096	; 0x1000
   17658:	adc	r7, r9, #0
   1765c:	cmp	r4, r6
   17660:	sbcs	r3, r5, r7
   17664:	ldr	r3, [sp, #8]
   17668:	bge	17608 <ftello64@plt+0x4a84>
   1766c:	str	r3, [sp]
   17670:	mov	r2, #1
   17674:	sub	r3, r4, r8
   17678:	mov	r1, #4096	; 0x1000
   1767c:	mov	r0, sl
   17680:	bl	12968 <__fread_chk@plt>
   17684:	mov	ip, r0
   17688:	b	1761c <ftello64@plt+0x4a98>
   1768c:	ands	r3, r6, r8
   17690:	beq	176b0 <ftello64@plt+0x4b2c>
   17694:	ldrb	r2, [sp, #56]	; 0x38
   17698:	cmp	r2, #1
   1769c:	moveq	r6, #0
   176a0:	ldrbeq	r3, [sp, #59]	; 0x3b
   176a4:	movne	r6, r3
   176a8:	orreq	r3, r3, #2
   176ac:	strbeq	r3, [sp, #59]	; 0x3b
   176b0:	ldr	r3, [sp, #40]	; 0x28
   176b4:	mov	r2, #1
   176b8:	mov	r0, r4
   176bc:	bl	12650 <fwrite@plt>
   176c0:	cmp	r0, #1
   176c4:	bne	177ac <ftello64@plt+0x4c28>
   176c8:	mov	r1, #1
   176cc:	mov	r3, r5
   176d0:	mov	r2, #4096	; 0x1000
   176d4:	mov	r0, r4
   176d8:	bl	12680 <fread@plt>
   176dc:	subs	r1, r0, #0
   176e0:	bgt	1768c <ftello64@plt+0x4b08>
   176e4:	mov	r0, r5
   176e8:	bl	124c4 <ferror@plt>
   176ec:	cmp	r0, #0
   176f0:	bne	177ac <ftello64@plt+0x4c28>
   176f4:	ldr	r0, [sp, #12]
   176f8:	ldr	r1, [sp, #40]	; 0x28
   176fc:	bl	15494 <ftello64@plt+0x2910>
   17700:	subs	r4, r0, #0
   17704:	bne	17984 <ftello64@plt+0x4e00>
   17708:	mov	r0, r5
   1770c:	bl	12938 <fclose@plt>
   17710:	cmp	r0, #0
   17714:	bne	17928 <ftello64@plt+0x4da4>
   17718:	ldr	r0, [sp, #40]	; 0x28
   1771c:	bl	12938 <fclose@plt>
   17720:	cmp	r0, #0
   17724:	bne	1795c <ftello64@plt+0x4dd8>
   17728:	ldr	r3, [sp, #16]
   1772c:	mov	r2, sl
   17730:	ldrd	r0, [sp, #44]	; 0x2c
   17734:	bl	17478 <ftello64@plt+0x48f4>
   17738:	mov	r7, r0
   1773c:	ldr	r0, [sp, #44]	; 0x2c
   17740:	bl	12530 <gcry_free@plt>
   17744:	ldr	r0, [sp, #48]	; 0x30
   17748:	bl	12530 <gcry_free@plt>
   1774c:	add	r3, sp, #4096	; 0x1000
   17750:	add	r3, r3, #52	; 0x34
   17754:	ldr	r2, [r3]
   17758:	ldr	r3, [fp]
   1775c:	mov	r0, r7
   17760:	cmp	r2, r3
   17764:	bne	179b8 <ftello64@plt+0x4e34>
   17768:	add	sp, sp, #4096	; 0x1000
   1776c:	add	sp, sp, #60	; 0x3c
   17770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17774:	bl	12848 <__errno_location@plt>
   17778:	ldr	r3, [r0]
   1777c:	cmp	r3, #2
   17780:	beq	17890 <ftello64@plt+0x4d0c>
   17784:	bl	1280c <gpg_err_code_from_syserror@plt>
   17788:	cmp	r0, #0
   1778c:	uxthne	r0, r0
   17790:	orrne	r7, r0, #134217728	; 0x8000000
   17794:	b	1773c <ftello64@plt+0x4bb8>
   17798:	bl	1280c <gpg_err_code_from_syserror@plt>
   1779c:	subs	r7, r0, #0
   177a0:	uxthne	r0, r7
   177a4:	orrne	r7, r0, #134217728	; 0x8000000
   177a8:	b	1774c <ftello64@plt+0x4bc8>
   177ac:	bl	1280c <gpg_err_code_from_syserror@plt>
   177b0:	cmp	r0, #0
   177b4:	beq	177c0 <ftello64@plt+0x4c3c>
   177b8:	uxth	r0, r0
   177bc:	orr	r7, r0, #134217728	; 0x8000000
   177c0:	mov	r0, r5
   177c4:	bl	12938 <fclose@plt>
   177c8:	ldr	r0, [sp, #40]	; 0x28
   177cc:	bl	12938 <fclose@plt>
   177d0:	b	1773c <ftello64@plt+0x4bb8>
   177d4:	mov	r0, r5
   177d8:	bl	12938 <fclose@plt>
   177dc:	b	1773c <ftello64@plt+0x4bb8>
   177e0:	ldr	r5, [sp, #8]
   177e4:	ldr	r7, [sp, #20]
   177e8:	ldr	r6, [sp, #24]
   177ec:	ldr	sl, [sp, #28]
   177f0:	mov	r0, r5
   177f4:	bl	124c4 <ferror@plt>
   177f8:	subs	r2, r0, #0
   177fc:	bne	177ac <ftello64@plt+0x4c28>
   17800:	mov	r1, r5
   17804:	bl	15218 <ftello64@plt+0x2694>
   17808:	subs	r8, r0, #0
   1780c:	bne	178fc <ftello64@plt+0x4d78>
   17810:	bic	r6, r6, #2
   17814:	cmp	r6, #1
   17818:	beq	17970 <ftello64@plt+0x4dec>
   1781c:	add	r4, sp, #52	; 0x34
   17820:	b	1783c <ftello64@plt+0x4cb8>
   17824:	ldr	r3, [sp, #40]	; 0x28
   17828:	mov	r2, #1
   1782c:	mov	r0, r4
   17830:	bl	12650 <fwrite@plt>
   17834:	cmp	r0, #1
   17838:	bne	17914 <ftello64@plt+0x4d90>
   1783c:	mov	r1, #1
   17840:	mov	r3, r5
   17844:	mov	r2, #4096	; 0x1000
   17848:	mov	r0, r4
   1784c:	bl	12680 <fread@plt>
   17850:	subs	r1, r0, #0
   17854:	bgt	17824 <ftello64@plt+0x4ca0>
   17858:	mov	r0, r5
   1785c:	bl	124c4 <ferror@plt>
   17860:	cmp	r0, #0
   17864:	beq	17708 <ftello64@plt+0x4b84>
   17868:	bl	1280c <gpg_err_code_from_syserror@plt>
   1786c:	cmp	r0, #0
   17870:	uxthne	r0, r0
   17874:	orrne	r8, r0, #134217728	; 0x8000000
   17878:	mov	r0, r5
   1787c:	bl	12938 <fclose@plt>
   17880:	ldr	r0, [sp, #40]	; 0x28
   17884:	mov	r7, r8
   17888:	bl	12938 <fclose@plt>
   1788c:	b	1773c <ftello64@plt+0x4bb8>
   17890:	mov	r0, sl
   17894:	ldr	r1, [pc, #296]	; 179c4 <ftello64@plt+0x4e40>
   17898:	bl	12a40 <fopen64@plt>
   1789c:	cmp	r0, #0
   178a0:	str	r0, [sp, #40]	; 0x28
   178a4:	beq	179a4 <ftello64@plt+0x4e20>
   178a8:	mov	r1, r8
   178ac:	bl	15518 <ftello64@plt+0x2994>
   178b0:	subs	r7, r0, #0
   178b4:	bne	178f0 <ftello64@plt+0x4d6c>
   178b8:	ldr	r0, [sp, #12]
   178bc:	ldr	r1, [sp, #40]	; 0x28
   178c0:	bl	15494 <ftello64@plt+0x2910>
   178c4:	subs	r7, r0, #0
   178c8:	ldr	r0, [sp, #40]	; 0x28
   178cc:	bne	1799c <ftello64@plt+0x4e18>
   178d0:	bl	12938 <fclose@plt>
   178d4:	subs	r7, r0, #0
   178d8:	beq	1774c <ftello64@plt+0x4bc8>
   178dc:	bl	1280c <gpg_err_code_from_syserror@plt>
   178e0:	subs	r7, r0, #0
   178e4:	uxthne	r7, r7
   178e8:	orrne	r7, r7, #134217728	; 0x8000000
   178ec:	b	1774c <ftello64@plt+0x4bc8>
   178f0:	ldr	r0, [sp, #40]	; 0x28
   178f4:	bl	12938 <fclose@plt>
   178f8:	b	1774c <ftello64@plt+0x4bc8>
   178fc:	mov	r0, r5
   17900:	bl	12938 <fclose@plt>
   17904:	ldr	r0, [sp, #40]	; 0x28
   17908:	bl	12938 <fclose@plt>
   1790c:	mov	r7, r8
   17910:	b	1774c <ftello64@plt+0x4bc8>
   17914:	bl	1280c <gpg_err_code_from_syserror@plt>
   17918:	subs	r7, r0, #0
   1791c:	uxthne	r7, r7
   17920:	orrne	r7, r7, #134217728	; 0x8000000
   17924:	b	177c0 <ftello64@plt+0x4c3c>
   17928:	bl	1280c <gpg_err_code_from_syserror@plt>
   1792c:	cmp	r0, #0
   17930:	uxthne	r0, r0
   17934:	orrne	r7, r0, #134217728	; 0x8000000
   17938:	ldr	r0, [sp, #40]	; 0x28
   1793c:	bl	12938 <fclose@plt>
   17940:	b	1773c <ftello64@plt+0x4bb8>
   17944:	ldr	r5, [sp, #8]
   17948:	ldr	r7, [sp, #20]
   1794c:	bl	1280c <gpg_err_code_from_syserror@plt>
   17950:	cmp	r0, #0
   17954:	beq	177c0 <ftello64@plt+0x4c3c>
   17958:	b	177b8 <ftello64@plt+0x4c34>
   1795c:	bl	1280c <gpg_err_code_from_syserror@plt>
   17960:	subs	r7, r0, #0
   17964:	uxthne	r7, r7
   17968:	orrne	r7, r7, #134217728	; 0x8000000
   1796c:	b	1773c <ftello64@plt+0x4bb8>
   17970:	ldr	r0, [sp, #12]
   17974:	ldr	r1, [sp, #40]	; 0x28
   17978:	bl	15494 <ftello64@plt+0x2910>
   1797c:	subs	r4, r0, #0
   17980:	beq	1781c <ftello64@plt+0x4c98>
   17984:	mov	r0, r5
   17988:	bl	12938 <fclose@plt>
   1798c:	ldr	r0, [sp, #40]	; 0x28
   17990:	bl	12938 <fclose@plt>
   17994:	mov	r7, r4
   17998:	b	1774c <ftello64@plt+0x4bc8>
   1799c:	bl	12938 <fclose@plt>
   179a0:	b	1774c <ftello64@plt+0x4bc8>
   179a4:	bl	1280c <gpg_err_code_from_syserror@plt>
   179a8:	cmp	r0, #0
   179ac:	uxthne	r0, r0
   179b0:	orrne	r7, r0, #134217728	; 0x8000000
   179b4:	b	1774c <ftello64@plt+0x4bc8>
   179b8:	bl	12590 <__stack_chk_fail@plt>
   179bc:	andeq	lr, r3, r0, lsl fp
   179c0:	andeq	sl, r2, r4, ror #23
   179c4:	andeq	fp, r2, r0, lsr #3
   179c8:	push	{r4, r5, r6, r7, r8, r9, lr}
   179cc:	sub	sp, sp, #140	; 0x8c
   179d0:	ldr	r5, [pc, #236]	; 17ac4 <ftello64@plt+0x4f40>
   179d4:	subs	r7, r0, #0
   179d8:	ldr	r3, [r5]
   179dc:	str	r3, [sp, #132]	; 0x84
   179e0:	beq	17a70 <ftello64@plt+0x4eec>
   179e4:	ldr	r9, [r7]
   179e8:	cmp	r9, #0
   179ec:	beq	17a70 <ftello64@plt+0x4eec>
   179f0:	mov	r8, r1
   179f4:	mov	r6, r2
   179f8:	bl	13b9c <ftello64@plt+0x1018>
   179fc:	add	r3, sp, #24
   17a00:	add	r2, sp, #20
   17a04:	mov	r1, r6
   17a08:	mov	r0, r8
   17a0c:	bl	18dbc <ftello64@plt+0x6238>
   17a10:	subs	r4, r0, #0
   17a14:	bne	17a54 <ftello64@plt+0x4ed0>
   17a18:	ldr	r3, [sp, #20]
   17a1c:	cmp	r3, r6
   17a20:	bhi	17ab0 <ftello64@plt+0x4f2c>
   17a24:	ldr	r1, [r7, #20]
   17a28:	mov	r3, r6
   17a2c:	mov	r2, r8
   17a30:	str	r1, [sp]
   17a34:	add	r0, sp, #16
   17a38:	add	r1, sp, #24
   17a3c:	bl	14798 <ftello64@plt+0x1c14>
   17a40:	mov	r4, r0
   17a44:	add	r0, sp, #24
   17a48:	bl	18d48 <ftello64@plt+0x61c4>
   17a4c:	cmp	r4, #0
   17a50:	beq	17a78 <ftello64@plt+0x4ef4>
   17a54:	ldr	r2, [sp, #132]	; 0x84
   17a58:	ldr	r3, [r5]
   17a5c:	mov	r0, r4
   17a60:	cmp	r2, r3
   17a64:	bne	17aac <ftello64@plt+0x4f28>
   17a68:	add	sp, sp, #140	; 0x8c
   17a6c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17a70:	ldr	r4, [pc, #80]	; 17ac8 <ftello64@plt+0x4f44>
   17a74:	b	17a54 <ftello64@plt+0x4ed0>
   17a78:	mov	r2, #0
   17a7c:	mov	r3, #0
   17a80:	mov	r0, #1
   17a84:	strd	r2, [sp, #8]
   17a88:	str	r0, [sp]
   17a8c:	add	r1, r9, #28
   17a90:	ldr	r3, [r7, #4]
   17a94:	ldr	r2, [sp, #16]
   17a98:	bl	1751c <ftello64@plt+0x4998>
   17a9c:	mov	r4, r0
   17aa0:	ldr	r0, [sp, #16]
   17aa4:	bl	146e4 <ftello64@plt+0x1b60>
   17aa8:	b	17a54 <ftello64@plt+0x4ed0>
   17aac:	bl	12590 <__stack_chk_fail@plt>
   17ab0:	ldr	r3, [pc, #20]	; 17acc <ftello64@plt+0x4f48>
   17ab4:	ldr	r2, [pc, #20]	; 17ad0 <ftello64@plt+0x4f4c>
   17ab8:	ldr	r1, [pc, #20]	; 17ad4 <ftello64@plt+0x4f50>
   17abc:	ldr	r0, [pc, #20]	; 17ad8 <ftello64@plt+0x4f54>
   17ac0:	bl	12b78 <__assert_fail@plt>
   17ac4:	andeq	lr, r3, r0, lsl fp
   17ac8:	stmdaeq	r0, {r0, r3, r6}
   17acc:	andeq	fp, r2, r0, ror r1
   17ad0:	andeq	r0, r0, pc, ror r1
   17ad4:	andeq	fp, r2, r4, lsr #3
   17ad8:	andeq	fp, r2, r0, asr #3
   17adc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ae0:	cmp	r1, #0
   17ae4:	ldr	r4, [pc, #372]	; 17c60 <ftello64@plt+0x50dc>
   17ae8:	clz	r3, r2
   17aec:	lsr	r3, r3, #5
   17af0:	moveq	r3, #1
   17af4:	cmp	r0, #0
   17af8:	sub	sp, sp, #140	; 0x8c
   17afc:	moveq	r3, #1
   17b00:	ldr	ip, [r4]
   17b04:	cmp	r3, #0
   17b08:	str	ip, [sp, #132]	; 0x84
   17b0c:	bne	17c08 <ftello64@plt+0x5084>
   17b10:	mov	r5, r0
   17b14:	ldr	r0, [r0, #28]
   17b18:	cmp	r0, #0
   17b1c:	beq	17c28 <ftello64@plt+0x50a4>
   17b20:	mov	sl, r1
   17b24:	add	r1, sp, #20
   17b28:	mov	r7, r2
   17b2c:	bl	15194 <ftello64@plt+0x2610>
   17b30:	ldr	r3, [sp, #20]
   17b34:	cmp	r3, #31
   17b38:	bls	17c38 <ftello64@plt+0x50b4>
   17b3c:	ldrb	r3, [r0, #4]
   17b40:	cmp	r3, #2
   17b44:	bne	17c38 <ftello64@plt+0x50b4>
   17b48:	ldr	r1, [r5]
   17b4c:	adds	fp, r1, #28
   17b50:	beq	17c40 <ftello64@plt+0x50bc>
   17b54:	ldr	r0, [r5, #28]
   17b58:	bl	151a0 <ftello64@plt+0x261c>
   17b5c:	mvn	r3, #0
   17b60:	mvn	r2, #0
   17b64:	cmp	r1, r3
   17b68:	cmpeq	r0, r2
   17b6c:	mov	r8, r0
   17b70:	mov	r9, r1
   17b74:	beq	17c30 <ftello64@plt+0x50ac>
   17b78:	mov	r0, r5
   17b7c:	bl	13b9c <ftello64@plt+0x1018>
   17b80:	add	r2, sp, #20
   17b84:	add	r3, sp, #24
   17b88:	mov	r1, r7
   17b8c:	mov	r0, sl
   17b90:	bl	18dbc <ftello64@plt+0x6238>
   17b94:	subs	r6, r0, #0
   17b98:	bne	17c0c <ftello64@plt+0x5088>
   17b9c:	ldr	r3, [sp, #20]
   17ba0:	cmp	r3, r7
   17ba4:	bhi	17c4c <ftello64@plt+0x50c8>
   17ba8:	ldr	r1, [r5, #20]
   17bac:	mov	r3, r7
   17bb0:	mov	r2, sl
   17bb4:	str	r1, [sp]
   17bb8:	add	r0, sp, #16
   17bbc:	add	r1, sp, #24
   17bc0:	bl	14798 <ftello64@plt+0x1c14>
   17bc4:	mov	r6, r0
   17bc8:	add	r0, sp, #24
   17bcc:	bl	18d48 <ftello64@plt+0x61c4>
   17bd0:	cmp	r6, #0
   17bd4:	bne	17c0c <ftello64@plt+0x5088>
   17bd8:	mov	r3, #1
   17bdc:	strd	r8, [sp, #8]
   17be0:	str	r3, [sp]
   17be4:	mov	r1, fp
   17be8:	ldr	r2, [sp, #16]
   17bec:	ldr	r3, [r5, #4]
   17bf0:	mov	r0, #3
   17bf4:	bl	1751c <ftello64@plt+0x4998>
   17bf8:	mov	r6, r0
   17bfc:	ldr	r0, [sp, #16]
   17c00:	bl	146e4 <ftello64@plt+0x1b60>
   17c04:	b	17c0c <ftello64@plt+0x5088>
   17c08:	ldr	r6, [pc, #84]	; 17c64 <ftello64@plt+0x50e0>
   17c0c:	ldr	r2, [sp, #132]	; 0x84
   17c10:	ldr	r3, [r4]
   17c14:	mov	r0, r6
   17c18:	cmp	r2, r3
   17c1c:	bne	17c48 <ftello64@plt+0x50c4>
   17c20:	add	sp, sp, #140	; 0x8c
   17c24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c28:	ldr	r6, [pc, #56]	; 17c68 <ftello64@plt+0x50e4>
   17c2c:	b	17c0c <ftello64@plt+0x5088>
   17c30:	mov	r6, #134217729	; 0x8000001
   17c34:	b	17c0c <ftello64@plt+0x5088>
   17c38:	ldr	r6, [pc, #44]	; 17c6c <ftello64@plt+0x50e8>
   17c3c:	b	17c0c <ftello64@plt+0x5088>
   17c40:	ldr	r6, [pc, #40]	; 17c70 <ftello64@plt+0x50ec>
   17c44:	b	17c0c <ftello64@plt+0x5088>
   17c48:	bl	12590 <__stack_chk_fail@plt>
   17c4c:	ldr	r3, [pc, #32]	; 17c74 <ftello64@plt+0x50f0>
   17c50:	ldr	r2, [pc, #32]	; 17c78 <ftello64@plt+0x50f4>
   17c54:	ldr	r1, [pc, #32]	; 17c7c <ftello64@plt+0x50f8>
   17c58:	ldr	r0, [pc, #32]	; 17c80 <ftello64@plt+0x50fc>
   17c5c:	bl	12b78 <__assert_fail@plt>
   17c60:	andeq	lr, r3, r0, lsl fp
   17c64:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   17c68:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   17c6c:	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6}
   17c70:	stmdaeq	r0, {r0, r3, r6}
   17c74:	andeq	fp, r2, r8, lsl #3
   17c78:			; <UNDEFINED> instruction: 0x000001b2
   17c7c:	andeq	fp, r2, r4, lsr #3
   17c80:	andeq	fp, r2, r0, asr #3
   17c84:	push	{r4, r5, r6, r7, r8, lr}
   17c88:	sub	sp, sp, #24
   17c8c:	ldr	r4, [pc, #156]	; 17d30 <ftello64@plt+0x51ac>
   17c90:	subs	r5, r0, #0
   17c94:	ldr	r3, [r4]
   17c98:	str	r3, [sp, #20]
   17c9c:	beq	17d24 <ftello64@plt+0x51a0>
   17ca0:	ldr	r7, [r5]
   17ca4:	cmp	r7, #0
   17ca8:	beq	17d24 <ftello64@plt+0x51a0>
   17cac:	mov	r6, r1
   17cb0:	mov	r8, r2
   17cb4:	bl	13b9c <ftello64@plt+0x1018>
   17cb8:	mov	r1, r6
   17cbc:	mov	r2, r8
   17cc0:	ldr	r3, [r5, #20]
   17cc4:	add	r0, sp, #16
   17cc8:	bl	14b2c <ftello64@plt+0x1fa8>
   17ccc:	subs	r6, r0, #0
   17cd0:	beq	17cf0 <ftello64@plt+0x516c>
   17cd4:	ldr	r2, [sp, #20]
   17cd8:	ldr	r3, [r4]
   17cdc:	mov	r0, r6
   17ce0:	cmp	r2, r3
   17ce4:	bne	17d2c <ftello64@plt+0x51a8>
   17ce8:	add	sp, sp, #24
   17cec:	pop	{r4, r5, r6, r7, r8, pc}
   17cf0:	mov	r2, #0
   17cf4:	mov	r3, #0
   17cf8:	str	r6, [sp]
   17cfc:	strd	r2, [sp, #8]
   17d00:	add	r1, r7, #28
   17d04:	ldr	r2, [sp, #16]
   17d08:	ldr	r3, [r5, #4]
   17d0c:	mov	r0, #1
   17d10:	bl	1751c <ftello64@plt+0x4998>
   17d14:	mov	r6, r0
   17d18:	ldr	r0, [sp, #16]
   17d1c:	bl	146e4 <ftello64@plt+0x1b60>
   17d20:	b	17cd4 <ftello64@plt+0x5150>
   17d24:	ldr	r6, [pc, #8]	; 17d34 <ftello64@plt+0x51b0>
   17d28:	b	17cd4 <ftello64@plt+0x5150>
   17d2c:	bl	12590 <__stack_chk_fail@plt>
   17d30:	andeq	lr, r3, r0, lsl fp
   17d34:	stmdaeq	r0, {r0, r3, r6}
   17d38:	mvn	r0, #0
   17d3c:	bx	lr
   17d40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17d44:	sub	sp, sp, #36	; 0x24
   17d48:	ldr	r5, [pc, #432]	; 17f00 <ftello64@plt+0x537c>
   17d4c:	subs	r6, r0, #0
   17d50:	ldr	r2, [r5]
   17d54:	str	r2, [sp, #28]
   17d58:	beq	17e6c <ftello64@plt+0x52e8>
   17d5c:	ldr	r0, [r6, #28]
   17d60:	cmp	r0, #0
   17d64:	beq	17e74 <ftello64@plt+0x52f0>
   17d68:	mov	r7, r3
   17d6c:	ldr	r3, [r6]
   17d70:	cmp	r3, #0
   17d74:	beq	17e64 <ftello64@plt+0x52e0>
   17d78:	mov	r4, r1
   17d7c:	bl	151a0 <ftello64@plt+0x261c>
   17d80:	mvn	r3, #0
   17d84:	mvn	r2, #0
   17d88:	cmp	r1, r3
   17d8c:	cmpeq	r0, r2
   17d90:	mov	sl, r0
   17d94:	mov	fp, r1
   17d98:	moveq	r0, #134217729	; 0x8000001
   17d9c:	beq	17e40 <ftello64@plt+0x52bc>
   17da0:	add	r1, sp, #20
   17da4:	ldr	r0, [r6, #28]
   17da8:	bl	15194 <ftello64@plt+0x2610>
   17dac:	add	r3, sp, #16
   17db0:	mov	r2, r4
   17db4:	str	r3, [sp]
   17db8:	ldr	r1, [sp, #20]
   17dbc:	add	r3, sp, #12
   17dc0:	bl	15b78 <ftello64@plt+0x2ff4>
   17dc4:	subs	r4, r0, #0
   17dc8:	bne	17e58 <ftello64@plt+0x52d4>
   17dcc:	ldr	r3, [sp, #12]
   17dd0:	mov	r0, r6
   17dd4:	adds	r8, sl, r3
   17dd8:	adc	r9, fp, #0
   17ddc:	bl	13b9c <ftello64@plt+0x1018>
   17de0:	ldr	r0, [r6]
   17de4:	ldr	r1, [pc, #280]	; 17f04 <ftello64@plt+0x5380>
   17de8:	add	r0, r0, #28
   17dec:	bl	12a40 <fopen64@plt>
   17df0:	subs	r6, r0, #0
   17df4:	beq	17eb4 <ftello64@plt+0x5330>
   17df8:	str	r4, [sp]
   17dfc:	mov	r2, r8
   17e00:	mov	r3, r9
   17e04:	bl	12950 <fseeko64@plt>
   17e08:	cmp	r0, #0
   17e0c:	bne	17e7c <ftello64@plt+0x52f8>
   17e10:	ldr	r1, [sp, #16]
   17e14:	rev	r7, r7
   17e18:	cmp	r1, #0
   17e1c:	str	r7, [sp, #24]
   17e20:	beq	17e34 <ftello64@plt+0x52b0>
   17e24:	cmp	r1, #2
   17e28:	bls	17ec8 <ftello64@plt+0x5344>
   17e2c:	cmp	r1, #4
   17e30:	beq	17ec8 <ftello64@plt+0x5344>
   17e34:	mov	r0, r6
   17e38:	bl	12938 <fclose@plt>
   17e3c:	ldr	r0, [pc, #196]	; 17f08 <ftello64@plt+0x5384>
   17e40:	ldr	r2, [sp, #28]
   17e44:	ldr	r3, [r5]
   17e48:	cmp	r2, r3
   17e4c:	bne	17efc <ftello64@plt+0x5378>
   17e50:	add	sp, sp, #36	; 0x24
   17e54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e58:	uxth	r0, r4
   17e5c:	orr	r0, r0, #134217728	; 0x8000000
   17e60:	b	17e40 <ftello64@plt+0x52bc>
   17e64:	ldr	r0, [pc, #160]	; 17f0c <ftello64@plt+0x5388>
   17e68:	b	17e40 <ftello64@plt+0x52bc>
   17e6c:	ldr	r0, [pc, #156]	; 17f10 <ftello64@plt+0x538c>
   17e70:	b	17e40 <ftello64@plt+0x52bc>
   17e74:	ldr	r0, [pc, #152]	; 17f14 <ftello64@plt+0x5390>
   17e78:	b	17e40 <ftello64@plt+0x52bc>
   17e7c:	bl	1280c <gpg_err_code_from_syserror@plt>
   17e80:	mov	r4, r0
   17e84:	mov	r0, r6
   17e88:	bl	12938 <fclose@plt>
   17e8c:	cmp	r0, #0
   17e90:	beq	17ea4 <ftello64@plt+0x5320>
   17e94:	cmp	r4, #0
   17e98:	bne	17e58 <ftello64@plt+0x52d4>
   17e9c:	bl	1280c <gpg_err_code_from_syserror@plt>
   17ea0:	mov	r4, r0
   17ea4:	cmp	r4, #0
   17ea8:	bne	17e58 <ftello64@plt+0x52d4>
   17eac:	mov	r0, #0
   17eb0:	b	17e40 <ftello64@plt+0x52bc>
   17eb4:	bl	1280c <gpg_err_code_from_syserror@plt>
   17eb8:	cmp	r0, #0
   17ebc:	uxthne	r0, r0
   17ec0:	orrne	r0, r0, #134217728	; 0x8000000
   17ec4:	b	17e40 <ftello64@plt+0x52bc>
   17ec8:	add	r3, sp, #32
   17ecc:	sub	r0, r3, r1
   17ed0:	sub	r0, r0, #4
   17ed4:	mov	r3, r6
   17ed8:	mov	r2, #1
   17edc:	bl	12650 <fwrite@plt>
   17ee0:	cmp	r0, #1
   17ee4:	bne	17e7c <ftello64@plt+0x52f8>
   17ee8:	mov	r0, r6
   17eec:	bl	12938 <fclose@plt>
   17ef0:	cmp	r0, #0
   17ef4:	bne	17e9c <ftello64@plt+0x5318>
   17ef8:	b	17eac <ftello64@plt+0x5328>
   17efc:	bl	12590 <__stack_chk_fail@plt>
   17f00:	andeq	lr, r3, r0, lsl fp
   17f04:	ldrdeq	fp, [r2], -r4
   17f08:	stmdaeq	r0, {r0, r1, r3, r4, r5}
   17f0c:	stmdaeq	r0, {r0, r3, r6}
   17f10:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   17f14:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   17f18:	push	{r4, r5, r6, r7, r8, lr}
   17f1c:	subs	r4, r0, #0
   17f20:	sub	sp, sp, #8
   17f24:	beq	18020 <ftello64@plt+0x549c>
   17f28:	ldr	r0, [r4, #28]
   17f2c:	cmp	r0, #0
   17f30:	beq	18030 <ftello64@plt+0x54ac>
   17f34:	ldr	r2, [r4]
   17f38:	cmp	r2, #0
   17f3c:	beq	18010 <ftello64@plt+0x548c>
   17f40:	bl	151a0 <ftello64@plt+0x261c>
   17f44:	mvn	r3, #0
   17f48:	mvn	r2, #0
   17f4c:	cmp	r1, r3
   17f50:	cmpeq	r0, r2
   17f54:	moveq	r4, #134217729	; 0x8000001
   17f58:	beq	17fc0 <ftello64@plt+0x543c>
   17f5c:	adds	r8, r0, #4
   17f60:	mov	r0, r4
   17f64:	adc	r6, r1, #0
   17f68:	bl	13b9c <ftello64@plt+0x1018>
   17f6c:	ldr	r0, [r4]
   17f70:	ldr	r1, [pc, #192]	; 18038 <ftello64@plt+0x54b4>
   17f74:	add	r0, r0, #28
   17f78:	bl	12a40 <fopen64@plt>
   17f7c:	subs	r5, r0, #0
   17f80:	beq	17ff4 <ftello64@plt+0x5470>
   17f84:	mov	r1, #0
   17f88:	mov	r2, r8
   17f8c:	mov	r3, r6
   17f90:	str	r1, [sp]
   17f94:	bl	12950 <fseeko64@plt>
   17f98:	cmp	r0, #0
   17f9c:	bne	17fcc <ftello64@plt+0x5448>
   17fa0:	mov	r1, r5
   17fa4:	bl	12a10 <putc@plt>
   17fa8:	cmn	r0, #1
   17fac:	beq	17fcc <ftello64@plt+0x5448>
   17fb0:	mov	r0, r5
   17fb4:	bl	12938 <fclose@plt>
   17fb8:	subs	r4, r0, #0
   17fbc:	bne	17ff4 <ftello64@plt+0x5470>
   17fc0:	mov	r0, r4
   17fc4:	add	sp, sp, #8
   17fc8:	pop	{r4, r5, r6, r7, r8, pc}
   17fcc:	bl	1280c <gpg_err_code_from_syserror@plt>
   17fd0:	cmp	r0, #0
   17fd4:	beq	17fb0 <ftello64@plt+0x542c>
   17fd8:	uxth	r4, r0
   17fdc:	mov	r0, r5
   17fe0:	bl	12938 <fclose@plt>
   17fe4:	orr	r4, r4, #134217728	; 0x8000000
   17fe8:	mov	r0, r4
   17fec:	add	sp, sp, #8
   17ff0:	pop	{r4, r5, r6, r7, r8, pc}
   17ff4:	bl	1280c <gpg_err_code_from_syserror@plt>
   17ff8:	subs	r4, r0, #0
   17ffc:	uxthne	r4, r4
   18000:	orrne	r4, r4, #134217728	; 0x8000000
   18004:	mov	r0, r4
   18008:	add	sp, sp, #8
   1800c:	pop	{r4, r5, r6, r7, r8, pc}
   18010:	ldr	r4, [pc, #36]	; 1803c <ftello64@plt+0x54b8>
   18014:	mov	r0, r4
   18018:	add	sp, sp, #8
   1801c:	pop	{r4, r5, r6, r7, r8, pc}
   18020:	ldr	r4, [pc, #24]	; 18040 <ftello64@plt+0x54bc>
   18024:	mov	r0, r4
   18028:	add	sp, sp, #8
   1802c:	pop	{r4, r5, r6, r7, r8, pc}
   18030:	ldr	r4, [pc, #12]	; 18044 <ftello64@plt+0x54c0>
   18034:	b	17fc0 <ftello64@plt+0x543c>
   18038:	ldrdeq	fp, [r2], -r4
   1803c:	stmdaeq	r0, {r0, r3, r6}
   18040:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   18044:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   18048:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1804c:	sub	sp, sp, #60	; 0x3c
   18050:	ldr	r9, [pc, #1188]	; 184fc <ftello64@plt+0x5978>
   18054:	mov	r3, #0
   18058:	subs	r7, r0, #0
   1805c:	ldr	r2, [r9]
   18060:	str	r3, [sp, #24]
   18064:	str	r2, [sp, #52]	; 0x34
   18068:	str	r3, [sp, #28]
   1806c:	str	r3, [sp, #32]
   18070:	beq	18298 <ftello64@plt+0x5714>
   18074:	ldr	r6, [r7]
   18078:	cmp	r6, r3
   1807c:	beq	18298 <ftello64@plt+0x5714>
   18080:	ldr	r4, [r7, #4]
   18084:	cmp	r4, r3
   18088:	bne	18278 <ftello64@plt+0x56f4>
   1808c:	add	r6, r6, #28
   18090:	bl	13b9c <ftello64@plt+0x1018>
   18094:	mov	r0, r6
   18098:	mov	r1, #2
   1809c:	bl	12920 <access@plt>
   180a0:	subs	r5, r0, #0
   180a4:	bne	182a0 <ftello64@plt+0x571c>
   180a8:	ldr	r1, [pc, #1104]	; 18500 <ftello64@plt+0x597c>
   180ac:	mov	r0, r6
   180b0:	bl	12a40 <fopen64@plt>
   180b4:	subs	sl, r0, #0
   180b8:	beq	18350 <ftello64@plt+0x57cc>
   180bc:	mov	r2, r4
   180c0:	add	r0, sp, #32
   180c4:	mov	r1, sl
   180c8:	bl	15218 <ftello64@plt+0x2694>
   180cc:	subs	r4, r0, #0
   180d0:	bne	18118 <ftello64@plt+0x5594>
   180d4:	add	r1, sp, #48	; 0x30
   180d8:	ldr	r0, [sp, #32]
   180dc:	bl	15194 <ftello64@plt+0x2610>
   180e0:	ldr	r3, [sp, #48]	; 0x30
   180e4:	cmp	r3, #4
   180e8:	bls	180f8 <ftello64@plt+0x5574>
   180ec:	ldrb	r3, [r0, #4]
   180f0:	cmp	r3, #1
   180f4:	beq	184bc <ftello64@plt+0x5938>
   180f8:	ldr	r0, [sp, #32]
   180fc:	bl	146e4 <ftello64@plt+0x1b60>
   18100:	mov	r2, #0
   18104:	mov	r1, r2
   18108:	mov	r0, sl
   1810c:	bl	12adc <fseek@plt>
   18110:	mov	r0, sl
   18114:	bl	129c8 <clearerr@plt>
   18118:	add	r3, sp, #20
   1811c:	add	r2, sp, #28
   18120:	add	r1, sp, #24
   18124:	mov	r0, r6
   18128:	bl	173fc <ftello64@plt+0x4878>
   1812c:	subs	r4, r0, #0
   18130:	bne	182b4 <ftello64@plt+0x5730>
   18134:	bl	12518 <time@plt>
   18138:	mov	r5, r4
   1813c:	str	r4, [sp, #36]	; 0x24
   18140:	mov	r8, #1
   18144:	add	fp, sp, #48	; 0x30
   18148:	sub	r3, r0, #86016	; 0x15000
   1814c:	sub	r3, r3, #384	; 0x180
   18150:	str	r3, [sp, #12]
   18154:	b	1821c <ftello64@plt+0x5698>
   18158:	ldr	r3, [sp, #40]	; 0x28
   1815c:	ldr	r1, [r7, #24]
   18160:	cmp	r3, #4
   18164:	bls	18174 <ftello64@plt+0x55f0>
   18168:	ldrb	r3, [r0, #4]
   1816c:	cmp	r3, #1
   18170:	beq	18378 <ftello64@plt+0x57f4>
   18174:	ldr	r0, [sp, #20]
   18178:	bl	15518 <ftello64@plt+0x2994>
   1817c:	subs	r2, r0, #0
   18180:	bne	182e4 <ftello64@plt+0x5760>
   18184:	ldr	r1, [sp, #40]	; 0x28
   18188:	mov	r5, r8
   1818c:	str	fp, [sp]
   18190:	add	r3, sp, #44	; 0x2c
   18194:	mov	r2, #0
   18198:	mov	r0, r4
   1819c:	bl	15b78 <ftello64@plt+0x2ff4>
   181a0:	cmp	r0, #0
   181a4:	bne	182e0 <ftello64@plt+0x575c>
   181a8:	ldr	r3, [sp, #48]	; 0x30
   181ac:	cmp	r3, #2
   181b0:	bne	182e0 <ftello64@plt+0x575c>
   181b4:	ldr	r3, [sp, #44]	; 0x2c
   181b8:	ldrh	r3, [r4, r3]
   181bc:	rev16	r3, r3
   181c0:	tst	r3, #2
   181c4:	beq	181f4 <ftello64@plt+0x5670>
   181c8:	str	fp, [sp]
   181cc:	add	r3, sp, #44	; 0x2c
   181d0:	mov	r2, #6
   181d4:	ldr	r1, [sp, #40]	; 0x28
   181d8:	mov	r0, r4
   181dc:	bl	15b78 <ftello64@plt+0x2ff4>
   181e0:	cmp	r0, #0
   181e4:	bne	181f4 <ftello64@plt+0x5670>
   181e8:	ldr	r3, [sp, #48]	; 0x30
   181ec:	cmp	r3, #4
   181f0:	beq	182c0 <ftello64@plt+0x573c>
   181f4:	ldr	r1, [sp, #20]
   181f8:	ldr	r0, [sp, #32]
   181fc:	bl	15494 <ftello64@plt+0x2910>
   18200:	subs	r2, r0, #0
   18204:	bne	182e4 <ftello64@plt+0x5760>
   18208:	ldr	r0, [sp, #32]
   1820c:	bl	146e4 <ftello64@plt+0x1b60>
   18210:	mov	r3, #0
   18214:	mov	r8, r3
   18218:	str	r3, [sp, #32]
   1821c:	add	r2, sp, #36	; 0x24
   18220:	mov	r1, sl
   18224:	add	r0, sp, #32
   18228:	bl	15218 <ftello64@plt+0x2694>
   1822c:	ldr	r3, [sp, #36]	; 0x24
   18230:	subs	r4, r0, #0
   18234:	bne	1843c <ftello64@plt+0x58b8>
   18238:	cmp	r3, #0
   1823c:	add	r1, sp, #40	; 0x28
   18240:	ldr	r0, [sp, #32]
   18244:	movne	r5, #1
   18248:	bl	15194 <ftello64@plt+0x2610>
   1824c:	cmp	r8, #0
   18250:	mov	r4, r0
   18254:	bne	18158 <ftello64@plt+0x55d4>
   18258:	ldr	r1, [sp, #40]	; 0x28
   1825c:	cmp	r1, #4
   18260:	bls	1818c <ftello64@plt+0x5608>
   18264:	ldrb	r3, [r0, #4]
   18268:	cmp	r3, #1
   1826c:	bne	1818c <ftello64@plt+0x5608>
   18270:	mov	r5, #1
   18274:	b	18208 <ftello64@plt+0x5684>
   18278:	ldr	r4, [pc, #644]	; 18504 <ftello64@plt+0x5980>
   1827c:	ldr	r2, [sp, #52]	; 0x34
   18280:	ldr	r3, [r9]
   18284:	mov	r0, r4
   18288:	cmp	r2, r3
   1828c:	bne	184f0 <ftello64@plt+0x596c>
   18290:	add	sp, sp, #60	; 0x3c
   18294:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18298:	ldr	r4, [pc, #616]	; 18508 <ftello64@plt+0x5984>
   1829c:	b	1827c <ftello64@plt+0x56f8>
   182a0:	bl	1280c <gpg_err_code_from_syserror@plt>
   182a4:	cmp	r0, #0
   182a8:	uxthne	r0, r0
   182ac:	orrne	r4, r0, #134217728	; 0x8000000
   182b0:	b	1827c <ftello64@plt+0x56f8>
   182b4:	mov	r0, sl
   182b8:	bl	12938 <fclose@plt>
   182bc:	b	1827c <ftello64@plt+0x56f8>
   182c0:	ldr	r3, [sp, #44]	; 0x2c
   182c4:	ldr	r2, [sp, #12]
   182c8:	ldr	r3, [r4, r3]
   182cc:	rev	r3, r3
   182d0:	cmp	r3, #0
   182d4:	cmpne	r2, r3
   182d8:	bhi	18270 <ftello64@plt+0x56ec>
   182dc:	b	181f4 <ftello64@plt+0x5670>
   182e0:	ldr	r2, [pc, #548]	; 1850c <ftello64@plt+0x5988>
   182e4:	ldr	r4, [sp, #36]	; 0x24
   182e8:	ldr	r0, [sp, #32]
   182ec:	cmp	r4, #0
   182f0:	bne	18398 <ftello64@plt+0x5814>
   182f4:	str	r2, [sp, #12]
   182f8:	bl	146e4 <ftello64@plt+0x1b60>
   182fc:	ldr	r2, [sp, #12]
   18300:	str	r4, [sp, #32]
   18304:	mov	r0, sl
   18308:	str	r2, [sp, #12]
   1830c:	bl	12938 <fclose@plt>
   18310:	ldr	r2, [sp, #12]
   18314:	cmp	r0, #0
   18318:	beq	183c4 <ftello64@plt+0x5840>
   1831c:	ldr	r0, [sp, #20]
   18320:	str	r2, [sp, #12]
   18324:	bl	12938 <fclose@plt>
   18328:	ldr	r2, [sp, #12]
   1832c:	ldr	r1, [sp, #28]
   18330:	mov	r4, r2
   18334:	mov	r0, r1
   18338:	bl	21a2c <ftello64@plt+0xeea8>
   1833c:	ldr	r0, [sp, #24]
   18340:	bl	12530 <gcry_free@plt>
   18344:	ldr	r0, [sp, #28]
   18348:	bl	12530 <gcry_free@plt>
   1834c:	b	1827c <ftello64@plt+0x56f8>
   18350:	bl	12848 <__errno_location@plt>
   18354:	ldr	r3, [r0]
   18358:	cmp	r3, #2
   1835c:	beq	1827c <ftello64@plt+0x56f8>
   18360:	bl	1280c <gpg_err_code_from_syserror@plt>
   18364:	cmp	r0, #0
   18368:	uxthne	r0, r0
   1836c:	orrne	r5, r0, #134217728	; 0x8000000
   18370:	mov	r4, r5
   18374:	b	1827c <ftello64@plt+0x56f8>
   18378:	ldr	r0, [sp, #32]
   1837c:	bl	151a8 <ftello64@plt+0x2624>
   18380:	ldr	r1, [sp, #20]
   18384:	ldr	r0, [sp, #32]
   18388:	bl	15494 <ftello64@plt+0x2910>
   1838c:	subs	r2, r0, #0
   18390:	bne	182e4 <ftello64@plt+0x5760>
   18394:	b	18208 <ftello64@plt+0x5684>
   18398:	str	r2, [sp, #12]
   1839c:	bl	146e4 <ftello64@plt+0x1b60>
   183a0:	mov	r3, #0
   183a4:	str	r3, [sp, #32]
   183a8:	mov	r5, #1
   183ac:	ldr	r2, [sp, #12]
   183b0:	b	18304 <ftello64@plt+0x5780>
   183b4:	bl	12938 <fclose@plt>
   183b8:	mov	r2, r4
   183bc:	cmp	r0, #0
   183c0:	bne	1831c <ftello64@plt+0x5798>
   183c4:	ldr	r0, [sp, #20]
   183c8:	str	r2, [sp, #12]
   183cc:	bl	12938 <fclose@plt>
   183d0:	ldr	r2, [sp, #12]
   183d4:	cmp	r0, #0
   183d8:	beq	18408 <ftello64@plt+0x5884>
   183dc:	mov	r4, r2
   183e0:	ldr	r1, [sp, #28]
   183e4:	b	18334 <ftello64@plt+0x57b0>
   183e8:	uxth	r4, r4
   183ec:	orr	r2, r4, #134217728	; 0x8000000
   183f0:	ldr	r0, [sp, #20]
   183f4:	str	r2, [sp, #12]
   183f8:	bl	12938 <fclose@plt>
   183fc:	ldr	r2, [sp, #12]
   18400:	cmp	r0, #0
   18404:	bne	183dc <ftello64@plt+0x5858>
   18408:	adds	r3, r2, #0
   1840c:	movne	r3, #1
   18410:	eor	r5, r5, #1
   18414:	and	r5, r5, #1
   18418:	orrs	r3, r3, r5
   1841c:	ldr	r1, [sp, #28]
   18420:	bne	184f4 <ftello64@plt+0x5970>
   18424:	ldr	r3, [r7, #4]
   18428:	mov	r2, r6
   1842c:	ldr	r0, [sp, #24]
   18430:	bl	17478 <ftello64@plt+0x48f4>
   18434:	mov	r4, r0
   18438:	b	1833c <ftello64@plt+0x57b8>
   1843c:	cmp	r3, #0
   18440:	ldr	r0, [sp, #32]
   18444:	movne	r5, #1
   18448:	bl	146e4 <ftello64@plt+0x1b60>
   1844c:	mov	r3, #0
   18450:	cmn	r4, #1
   18454:	mov	r0, sl
   18458:	str	r3, [sp, #32]
   1845c:	bne	183b4 <ftello64@plt+0x5830>
   18460:	bl	12938 <fclose@plt>
   18464:	cmp	r0, #0
   18468:	beq	184a4 <ftello64@plt+0x5920>
   1846c:	bl	1280c <gpg_err_code_from_syserror@plt>
   18470:	subs	r4, r0, #0
   18474:	bne	183e8 <ftello64@plt+0x5864>
   18478:	ldr	r0, [sp, #20]
   1847c:	bl	12938 <fclose@plt>
   18480:	subs	r2, r0, #0
   18484:	beq	18408 <ftello64@plt+0x5884>
   18488:	bl	1280c <gpg_err_code_from_syserror@plt>
   1848c:	subs	r2, r0, #0
   18490:	beq	184b4 <ftello64@plt+0x5930>
   18494:	uxth	r4, r2
   18498:	orr	r4, r4, #134217728	; 0x8000000
   1849c:	ldr	r1, [sp, #28]
   184a0:	b	18334 <ftello64@plt+0x57b0>
   184a4:	ldr	r0, [sp, #20]
   184a8:	bl	12938 <fclose@plt>
   184ac:	subs	r2, r0, #0
   184b0:	bne	18488 <ftello64@plt+0x5904>
   184b4:	mov	r3, r2
   184b8:	b	18410 <ftello64@plt+0x588c>
   184bc:	ldr	r3, [r0, #20]
   184c0:	mov	r0, r4
   184c4:	rev	r5, r3
   184c8:	bl	12518 <time@plt>
   184cc:	add	r3, r5, #10752	; 0x2a00
   184d0:	add	r3, r3, #48	; 0x30
   184d4:	cmp	r3, r0
   184d8:	bls	180f8 <ftello64@plt+0x5574>
   184dc:	mov	r0, sl
   184e0:	bl	12938 <fclose@plt>
   184e4:	ldr	r0, [sp, #32]
   184e8:	bl	146e4 <ftello64@plt+0x1b60>
   184ec:	b	1827c <ftello64@plt+0x56f8>
   184f0:	bl	12590 <__stack_chk_fail@plt>
   184f4:	mov	r4, r2
   184f8:	b	18334 <ftello64@plt+0x57b0>
   184fc:	andeq	lr, r3, r0, lsl fp
   18500:	andeq	sl, r2, r4, ror #23
   18504:	stmdaeq	r0, {r0, r2, r6}
   18508:	stmdaeq	r0, {r0, r3, r6}
   1850c:	stmdaeq	r0, {r0, r1, r3, r4, r5}
   18510:	push	{r4, r5, r6, r7, r8, r9, lr}
   18514:	ldr	r6, [r1]
   18518:	cmp	r6, #0
   1851c:	beq	187f0 <ftello64@plt+0x5c6c>
   18520:	ldr	r7, [r0]
   18524:	ldrb	ip, [r7]
   18528:	tst	ip, #128	; 0x80
   1852c:	beq	187e4 <ftello64@plt+0x5c60>
   18530:	ands	r5, ip, #64	; 0x40
   18534:	sub	r8, r6, #1
   18538:	beq	18690 <ftello64@plt+0x5b0c>
   1853c:	cmp	r8, #0
   18540:	and	ip, ip, #63	; 0x3f
   18544:	beq	187e4 <ftello64@plt+0x5c60>
   18548:	cmp	ip, #8
   1854c:	ldrb	r5, [r7, #1]
   18550:	sub	r4, r6, #2
   18554:	beq	1885c <ftello64@plt+0x5cd8>
   18558:	cmp	r5, #191	; 0xbf
   1855c:	mov	lr, ip
   18560:	addle	r7, r7, #2
   18564:	ble	186dc <ftello64@plt+0x5b58>
   18568:	cmp	r5, #223	; 0xdf
   1856c:	ble	18868 <ftello64@plt+0x5ce4>
   18570:	cmp	r5, #255	; 0xff
   18574:	bne	1885c <ftello64@plt+0x5cd8>
   18578:	cmp	r4, #3
   1857c:	bls	187e4 <ftello64@plt+0x5c60>
   18580:	ldr	r5, [r7, #2]
   18584:	sub	r4, ip, #2
   18588:	rev	r5, r5
   1858c:	cmp	r4, #61	; 0x3d
   18590:	ldrls	pc, [pc, r4, lsl #2]
   18594:	b	1885c <ftello64@plt+0x5cd8>
   18598:	strdeq	r8, [r1], -ip
   1859c:	andeq	r8, r1, ip, asr r8
   185a0:	andeq	r8, r1, ip, asr r8
   185a4:	strdeq	r8, [r1], -ip
   185a8:	strdeq	r8, [r1], -ip
   185ac:	strdeq	r8, [r1], -ip
   185b0:	andeq	r8, r1, ip, asr r8
   185b4:	andeq	r8, r1, ip, asr r8
   185b8:	strdeq	r8, [r1], -ip
   185bc:	andeq	r8, r1, ip, asr r8
   185c0:	strdeq	r8, [r1], -ip
   185c4:	strdeq	r8, [r1], -ip
   185c8:	strdeq	r8, [r1], -ip
   185cc:	andeq	r8, r1, ip, asr r8
   185d0:	strdeq	r8, [r1], -ip
   185d4:	strdeq	r8, [r1], -ip
   185d8:	andeq	r8, r1, ip, asr r8
   185dc:	andeq	r8, r1, ip, asr r8
   185e0:	andeq	r8, r1, ip, asr r8
   185e4:	andeq	r8, r1, ip, asr r8
   185e8:	andeq	r8, r1, ip, asr r8
   185ec:	andeq	r8, r1, ip, asr r8
   185f0:	andeq	r8, r1, ip, asr r8
   185f4:	andeq	r8, r1, ip, asr r8
   185f8:	andeq	r8, r1, ip, asr r8
   185fc:	andeq	r8, r1, ip, asr r8
   18600:	andeq	r8, r1, ip, asr r8
   18604:	andeq	r8, r1, ip, asr r8
   18608:	andeq	r8, r1, ip, asr r8
   1860c:	andeq	r8, r1, ip, asr r8
   18610:	andeq	r8, r1, ip, asr r8
   18614:	andeq	r8, r1, ip, asr r8
   18618:	andeq	r8, r1, ip, asr r8
   1861c:	andeq	r8, r1, ip, asr r8
   18620:	andeq	r8, r1, ip, asr r8
   18624:	andeq	r8, r1, ip, asr r8
   18628:	andeq	r8, r1, ip, asr r8
   1862c:	andeq	r8, r1, ip, asr r8
   18630:	andeq	r8, r1, ip, asr r8
   18634:	andeq	r8, r1, ip, asr r8
   18638:	andeq	r8, r1, ip, asr r8
   1863c:	andeq	r8, r1, ip, asr r8
   18640:	andeq	r8, r1, ip, asr r8
   18644:	andeq	r8, r1, ip, asr r8
   18648:	andeq	r8, r1, ip, asr r8
   1864c:	andeq	r8, r1, ip, asr r8
   18650:	andeq	r8, r1, ip, asr r8
   18654:	andeq	r8, r1, ip, asr r8
   18658:	andeq	r8, r1, ip, asr r8
   1865c:	andeq	r8, r1, ip, asr r8
   18660:	andeq	r8, r1, ip, asr r8
   18664:	andeq	r8, r1, ip, asr r8
   18668:	andeq	r8, r1, ip, asr r8
   1866c:	andeq	r8, r1, ip, asr r8
   18670:	andeq	r8, r1, ip, asr r8
   18674:	andeq	r8, r1, ip, asr r8
   18678:	andeq	r8, r1, ip, asr r8
   1867c:	andeq	r8, r1, ip, asr r8
   18680:	andeq	r8, r1, ip, asr r8
   18684:	strdeq	r8, [r1], -ip
   18688:	andeq	r8, r1, ip, asr r8
   1868c:	strdeq	r8, [r1], -ip
   18690:	and	lr, ip, #3
   18694:	cmp	lr, #3
   18698:	beq	1885c <ftello64@plt+0x5cd8>
   1869c:	mov	r4, #1
   186a0:	lsl	r4, r4, lr
   186a4:	cmp	r4, r8
   186a8:	bhi	187e4 <ftello64@plt+0x5c60>
   186ac:	add	r6, r7, #1
   186b0:	add	r9, r4, #1
   186b4:	mov	lr, r6
   186b8:	add	r7, r7, r9
   186bc:	ldrb	r9, [lr], #1
   186c0:	cmp	lr, r7
   186c4:	orr	r5, r9, r5, lsl #8
   186c8:	bne	186bc <ftello64@plt+0x5b38>
   186cc:	asr	ip, ip, #2
   186d0:	add	r7, r6, r4
   186d4:	and	lr, ip, #15
   186d8:	sub	r4, r8, r4
   186dc:	sub	ip, lr, #2
   186e0:	cmp	ip, #61	; 0x3d
   186e4:	ldrls	pc, [pc, ip, lsl #2]
   186e8:	b	1885c <ftello64@plt+0x5cd8>
   186ec:	andeq	r8, r1, r0, lsl r8
   186f0:	andeq	r8, r1, ip, asr r8
   186f4:	andeq	r8, r1, ip, asr r8
   186f8:	andeq	r8, r1, r0, lsl r8
   186fc:	andeq	r8, r1, r0, lsl r8
   18700:	andeq	r8, r1, r0, lsl r8
   18704:	andeq	r8, r1, ip, asr r8
   18708:	andeq	r8, r1, ip, asr r8
   1870c:	andeq	r8, r1, r0, lsl r8
   18710:	andeq	r8, r1, ip, asr r8
   18714:	andeq	r8, r1, r0, lsl r8
   18718:	andeq	r8, r1, r0, lsl r8
   1871c:	andeq	r8, r1, r0, lsl r8
   18720:	andeq	r8, r1, ip, asr r8
   18724:	andeq	r8, r1, r0, lsl r8
   18728:	andeq	r8, r1, r0, lsl r8
   1872c:	andeq	r8, r1, ip, asr r8
   18730:	andeq	r8, r1, ip, asr r8
   18734:	andeq	r8, r1, ip, asr r8
   18738:	andeq	r8, r1, ip, asr r8
   1873c:	andeq	r8, r1, ip, asr r8
   18740:	andeq	r8, r1, ip, asr r8
   18744:	andeq	r8, r1, ip, asr r8
   18748:	andeq	r8, r1, ip, asr r8
   1874c:	andeq	r8, r1, ip, asr r8
   18750:	andeq	r8, r1, ip, asr r8
   18754:	andeq	r8, r1, ip, asr r8
   18758:	andeq	r8, r1, ip, asr r8
   1875c:	andeq	r8, r1, ip, asr r8
   18760:	andeq	r8, r1, ip, asr r8
   18764:	andeq	r8, r1, ip, asr r8
   18768:	andeq	r8, r1, ip, asr r8
   1876c:	andeq	r8, r1, ip, asr r8
   18770:	andeq	r8, r1, ip, asr r8
   18774:	andeq	r8, r1, ip, asr r8
   18778:	andeq	r8, r1, ip, asr r8
   1877c:	andeq	r8, r1, ip, asr r8
   18780:	andeq	r8, r1, ip, asr r8
   18784:	andeq	r8, r1, ip, asr r8
   18788:	andeq	r8, r1, ip, asr r8
   1878c:	andeq	r8, r1, ip, asr r8
   18790:	andeq	r8, r1, ip, asr r8
   18794:	andeq	r8, r1, ip, asr r8
   18798:	andeq	r8, r1, ip, asr r8
   1879c:	andeq	r8, r1, ip, asr r8
   187a0:	andeq	r8, r1, ip, asr r8
   187a4:	andeq	r8, r1, ip, asr r8
   187a8:	andeq	r8, r1, ip, asr r8
   187ac:	andeq	r8, r1, ip, asr r8
   187b0:	andeq	r8, r1, ip, asr r8
   187b4:	andeq	r8, r1, ip, asr r8
   187b8:	andeq	r8, r1, ip, asr r8
   187bc:	andeq	r8, r1, ip, asr r8
   187c0:	andeq	r8, r1, ip, asr r8
   187c4:	andeq	r8, r1, ip, asr r8
   187c8:	andeq	r8, r1, ip, asr r8
   187cc:	andeq	r8, r1, ip, asr r8
   187d0:	andeq	r8, r1, ip, asr r8
   187d4:	andeq	r8, r1, ip, asr r8
   187d8:	andeq	r8, r1, r0, lsl r8
   187dc:	andeq	r8, r1, ip, asr r8
   187e0:	andeq	r8, r1, r0, lsl r8
   187e4:	ldr	r4, [pc, #164]	; 18890 <ftello64@plt+0x5d0c>
   187e8:	mov	r0, r4
   187ec:	pop	{r4, r5, r6, r7, r8, r9, pc}
   187f0:	ldr	r4, [pc, #156]	; 18894 <ftello64@plt+0x5d10>
   187f4:	mov	r0, r4
   187f8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   187fc:	cmp	ip, #63	; 0x3f
   18800:	cmneq	r5, #1
   18804:	beq	187e4 <ftello64@plt+0x5c60>
   18808:	add	r7, r7, #6
   1880c:	sub	r4, r6, #6
   18810:	cmp	r4, r5
   18814:	bcc	187e4 <ftello64@plt+0x5c60>
   18818:	str	r7, [r2]
   1881c:	ldr	ip, [r0]
   18820:	str	r5, [r3]
   18824:	ldr	r3, [sp, #28]
   18828:	sub	r4, r4, r5
   1882c:	sub	ip, r7, ip
   18830:	str	lr, [r3]
   18834:	ldr	r3, [sp, #32]
   18838:	cmp	r4, #0
   1883c:	add	ip, ip, r5
   18840:	add	r7, r7, r5
   18844:	str	ip, [r3]
   18848:	str	r7, [r0]
   1884c:	str	r4, [r1]
   18850:	streq	r4, [r0]
   18854:	movne	r4, #0
   18858:	b	187e8 <ftello64@plt+0x5c64>
   1885c:	ldr	r4, [pc, #52]	; 18898 <ftello64@plt+0x5d14>
   18860:	mov	r0, r4
   18864:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18868:	sub	r5, r5, #192	; 0xc0
   1886c:	cmp	r4, #0
   18870:	lsl	r5, r5, #8
   18874:	beq	187e4 <ftello64@plt+0x5c60>
   18878:	ldrb	ip, [r7, #2]
   1887c:	sub	r4, r6, #3
   18880:	add	r7, r7, #3
   18884:	add	ip, ip, #192	; 0xc0
   18888:	add	r5, ip, r5
   1888c:	b	186dc <ftello64@plt+0x5b58>
   18890:	stmdaeq	r0, {r1, r2, r3}
   18894:	stmdaeq	r0, {r1, r3, r4, r5}
   18898:	stmdaeq	r0, {r1, r2, r5}
   1889c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   188a0:	sub	sp, sp, #788	; 0x314
   188a4:	ldr	r5, [pc, #1164]	; 18d38 <ftello64@plt+0x61b4>
   188a8:	cmp	r1, #4
   188ac:	str	r2, [sp]
   188b0:	ldr	r3, [r5]
   188b4:	str	r3, [sp, #780]	; 0x30c
   188b8:	bls	1896c <ftello64@plt+0x5de8>
   188bc:	ldrb	fp, [r0]
   188c0:	mov	r6, r0
   188c4:	sub	r3, fp, #2
   188c8:	cmp	r3, #2
   188cc:	bhi	1896c <ftello64@plt+0x5de8>
   188d0:	cmp	fp, #3
   188d4:	sub	r2, r1, #5
   188d8:	addgt	r0, r0, #5
   188dc:	bgt	188f0 <ftello64@plt+0x5d6c>
   188e0:	cmp	r2, #1
   188e4:	bls	1896c <ftello64@plt+0x5de8>
   188e8:	sub	r2, r1, #7
   188ec:	add	r0, r6, #7
   188f0:	cmp	r2, #0
   188f4:	beq	1896c <ftello64@plt+0x5de8>
   188f8:	ldrb	r3, [r0], #1
   188fc:	sub	r2, r2, #1
   18900:	sub	r1, r3, #1
   18904:	str	r1, [sp, #4]
   18908:	cmp	r1, #21
   1890c:	ldrls	pc, [pc, r1, lsl #2]
   18910:	b	18c84 <ftello64@plt+0x6100>
   18914:	andeq	r8, r1, ip, lsl #19
   18918:	andeq	r8, r1, ip, lsl #19
   1891c:	andeq	r8, r1, ip, lsl #19
   18920:	andeq	r8, r1, r4, lsl #25
   18924:	andeq	r8, r1, r4, lsl #25
   18928:	andeq	r8, r1, r4, lsl #25
   1892c:	andeq	r8, r1, r4, lsl #25
   18930:	andeq	r8, r1, r4, lsl #25
   18934:	andeq	r8, r1, r4, lsl #25
   18938:	andeq	r8, r1, r4, lsl #25
   1893c:	andeq	r8, r1, r4, lsl #25
   18940:	andeq	r8, r1, r4, lsl #25
   18944:	andeq	r8, r1, r4, lsl #25
   18948:	andeq	r8, r1, r4, lsl #25
   1894c:	andeq	r8, r1, r4, lsl #25
   18950:	andeq	r8, r1, r8, lsr fp
   18954:	andeq	r8, r1, ip, lsr #22
   18958:	andeq	r8, r1, r0, lsr #22
   1895c:	andeq	r8, r1, r4, lsl fp
   18960:	andeq	r8, r1, r8, lsr fp
   18964:	andeq	r8, r1, r4, lsl #25
   18968:	andeq	r8, r1, r4, lsl fp
   1896c:	ldr	r9, [pc, #968]	; 18d3c <ftello64@plt+0x61b8>
   18970:	ldr	r2, [sp, #780]	; 0x30c
   18974:	ldr	r3, [r5]
   18978:	mov	r0, r9
   1897c:	cmp	r2, r3
   18980:	bne	18d34 <ftello64@plt+0x61b0>
   18984:	add	sp, sp, #788	; 0x314
   18988:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1898c:	mov	r9, #0
   18990:	mov	sl, #2
   18994:	ldr	r1, [sp]
   18998:	cmp	r2, #1
   1899c:	str	r3, [r1, #4]
   189a0:	bls	1896c <ftello64@plt+0x5de8>
   189a4:	mov	r1, #0
   189a8:	mov	r4, r1
   189ac:	mov	r8, r1
   189b0:	mov	r7, r1
   189b4:	b	189fc <ftello64@plt+0x5e78>
   189b8:	bics	r3, r1, #2
   189bc:	bne	18b44 <ftello64@plt+0x5fc0>
   189c0:	ldrb	r3, [r0]
   189c4:	sub	ip, r3, #2
   189c8:	cmp	ip, #252	; 0xfc
   189cc:	bhi	1896c <ftello64@plt+0x5de8>
   189d0:	add	r3, r3, #1
   189d4:	cmp	r3, r2
   189d8:	bhi	1896c <ftello64@plt+0x5de8>
   189dc:	add	lr, r1, #1
   189e0:	cmp	sl, lr
   189e4:	add	r0, r0, r3
   189e8:	sub	r2, r2, r3
   189ec:	ble	18a54 <ftello64@plt+0x5ed0>
   189f0:	cmp	r2, #1
   189f4:	mov	r1, lr
   189f8:	bls	1896c <ftello64@plt+0x5de8>
   189fc:	cmp	r9, #0
   18a00:	bne	189b8 <ftello64@plt+0x5e34>
   18a04:	mov	ip, r0
   18a08:	sub	r2, r2, #2
   18a0c:	ldrh	r3, [ip], #2
   18a10:	rev16	r3, r3
   18a14:	uxth	r3, r3
   18a18:	add	r3, r3, #7
   18a1c:	lsr	r3, r3, #3
   18a20:	cmp	r2, r3
   18a24:	bcc	1896c <ftello64@plt+0x5de8>
   18a28:	cmp	r1, #0
   18a2c:	sub	r2, r2, r3
   18a30:	add	lr, r1, #1
   18a34:	add	r0, ip, r3
   18a38:	moveq	r8, r3
   18a3c:	moveq	r7, ip
   18a40:	beq	189f0 <ftello64@plt+0x5e6c>
   18a44:	cmp	r1, #1
   18a48:	moveq	r4, r3
   18a4c:	cmp	sl, lr
   18a50:	bgt	189f0 <ftello64@plt+0x5e6c>
   18a54:	cmp	fp, #3
   18a58:	bgt	18b78 <ftello64@plt+0x5ff4>
   18a5c:	ldr	r3, [sp, #4]
   18a60:	cmp	r3, #2
   18a64:	bhi	18cd0 <ftello64@plt+0x614c>
   18a68:	mov	r2, #0
   18a6c:	mov	r1, #1
   18a70:	add	r0, sp, #8
   18a74:	bl	12500 <gcry_md_open@plt>
   18a78:	subs	r9, r0, #0
   18a7c:	bne	18970 <ftello64@plt+0x5dec>
   18a80:	mov	r2, r8
   18a84:	mov	r1, r7
   18a88:	ldr	r0, [sp, #8]
   18a8c:	bl	12524 <gcry_md_write@plt>
   18a90:	add	r1, r8, #2
   18a94:	mov	r2, r4
   18a98:	add	r1, r7, r1
   18a9c:	ldr	r0, [sp, #8]
   18aa0:	bl	12524 <gcry_md_write@plt>
   18aa4:	mov	r1, r9
   18aa8:	ldr	r0, [sp, #8]
   18aac:	bl	12494 <gcry_md_read@plt>
   18ab0:	ldr	r4, [sp]
   18ab4:	ldr	r1, [r0, #8]
   18ab8:	ldr	r2, [r0, #12]
   18abc:	ldr	lr, [r0]
   18ac0:	ldr	ip, [r0, #4]
   18ac4:	ldr	r0, [sp, #8]
   18ac8:	str	r1, [r4, #28]
   18acc:	str	r2, [r4, #32]
   18ad0:	str	lr, [r4, #20]
   18ad4:	str	ip, [r4, #24]
   18ad8:	bl	12428 <gcry_md_close@plt>
   18adc:	cmp	r8, #7
   18ae0:	subhi	r8, r8, #8
   18ae4:	addhi	r8, r7, r8
   18ae8:	mov	r3, #16
   18aec:	ldrhi	r0, [sp]
   18af0:	str	r3, [r4, #16]
   18af4:	add	r3, r4, #8
   18af8:	ldrhi	r1, [r8]
   18afc:	ldrhi	r2, [r8, #4]
   18b00:	strls	r9, [r4, #8]
   18b04:	strls	r9, [r3, #4]
   18b08:	strhi	r1, [r0, #8]
   18b0c:	strhi	r2, [r3, #4]
   18b10:	b	18970 <ftello64@plt+0x5dec>
   18b14:	mov	r9, #1
   18b18:	mov	sl, #2
   18b1c:	b	18994 <ftello64@plt+0x5e10>
   18b20:	mov	r9, #1
   18b24:	mov	sl, #3
   18b28:	b	18994 <ftello64@plt+0x5e10>
   18b2c:	mov	r9, #0
   18b30:	mov	sl, #4
   18b34:	b	18994 <ftello64@plt+0x5e10>
   18b38:	mov	r9, #0
   18b3c:	mov	sl, #3
   18b40:	b	18994 <ftello64@plt+0x5e10>
   18b44:	ldrh	r3, [r0]
   18b48:	sub	r2, r2, #2
   18b4c:	rev16	r3, r3
   18b50:	uxth	r3, r3
   18b54:	add	r3, r3, #7
   18b58:	lsr	r3, r3, #3
   18b5c:	cmp	r3, r2
   18b60:	bhi	1896c <ftello64@plt+0x5de8>
   18b64:	add	ip, r3, #2
   18b68:	sub	r2, r2, r3
   18b6c:	add	r0, r0, ip
   18b70:	add	lr, r1, #1
   18b74:	b	18a44 <ftello64@plt+0x5ec0>
   18b78:	sub	r4, r0, r6
   18b7c:	add	r8, r4, #3
   18b80:	cmp	r8, #768	; 0x300
   18b84:	bcc	18c8c <ftello64@plt+0x6108>
   18b88:	mov	r2, #0
   18b8c:	mov	r1, #2
   18b90:	add	r0, sp, #8
   18b94:	bl	12500 <gcry_md_open@plt>
   18b98:	subs	r9, r0, #0
   18b9c:	bne	18970 <ftello64@plt+0x5dec>
   18ba0:	ldr	r8, [sp, #8]
   18ba4:	ldr	r3, [r8, #4]
   18ba8:	ldr	r2, [r8, #8]
   18bac:	cmp	r3, r2
   18bb0:	movne	r9, r8
   18bb4:	beq	18d14 <ftello64@plt+0x6190>
   18bb8:	add	r1, r8, r3
   18bbc:	mvn	r0, #102	; 0x66
   18bc0:	add	r3, r3, #1
   18bc4:	str	r3, [r8, #4]
   18bc8:	strb	r0, [r1, #12]
   18bcc:	ldr	r3, [r9, #4]
   18bd0:	cmp	r3, r2
   18bd4:	movne	r8, r9
   18bd8:	beq	18cf4 <ftello64@plt+0x6170>
   18bdc:	add	r0, r9, r3
   18be0:	lsr	r1, r4, #8
   18be4:	add	r3, r3, #1
   18be8:	str	r3, [r9, #4]
   18bec:	strb	r1, [r0, #12]
   18bf0:	ldr	r3, [r8, #4]
   18bf4:	cmp	r3, r2
   18bf8:	movne	r0, r8
   18bfc:	beq	18cd8 <ftello64@plt+0x6154>
   18c00:	add	ip, r8, r3
   18c04:	add	r3, r3, #1
   18c08:	mov	r2, r4
   18c0c:	str	r3, [r8, #4]
   18c10:	mov	r1, r6
   18c14:	strb	r4, [ip, #12]
   18c18:	bl	12524 <gcry_md_write@plt>
   18c1c:	mov	r1, #0
   18c20:	ldr	r0, [sp, #8]
   18c24:	bl	12494 <gcry_md_read@plt>
   18c28:	ldr	r4, [sp]
   18c2c:	ldr	r2, [r0]
   18c30:	ldr	lr, [r0, #4]
   18c34:	ldr	ip, [r0, #8]
   18c38:	ldr	r1, [r0, #12]
   18c3c:	str	r2, [r4, #20]
   18c40:	str	lr, [r4, #24]
   18c44:	str	ip, [r4, #28]
   18c48:	str	r1, [r4, #32]
   18c4c:	ldr	r2, [r0, #16]
   18c50:	ldr	r0, [sp, #8]
   18c54:	str	r2, [r4, #36]	; 0x24
   18c58:	bl	12428 <gcry_md_close@plt>
   18c5c:	ldr	r1, [sp]
   18c60:	mov	r2, #20
   18c64:	mov	r3, r1
   18c68:	str	r2, [r1, #16]
   18c6c:	ldr	r2, [r3, #32]!
   18c70:	mov	r9, #0
   18c74:	ldr	r3, [r3, #4]
   18c78:	str	r2, [r1, #8]
   18c7c:	str	r3, [r1, #12]
   18c80:	b	18970 <ftello64@plt+0x5dec>
   18c84:	ldr	r9, [pc, #180]	; 18d40 <ftello64@plt+0x61bc>
   18c88:	b	18970 <ftello64@plt+0x5dec>
   18c8c:	mvn	r3, #102	; 0x66
   18c90:	mov	r1, r6
   18c94:	lsr	ip, r4, #8
   18c98:	mov	r2, r4
   18c9c:	strb	r3, [sp, #12]
   18ca0:	add	r0, sp, #15
   18ca4:	add	r3, r3, #868	; 0x364
   18ca8:	strb	r4, [sp, #14]
   18cac:	strb	ip, [sp, #13]
   18cb0:	bl	12638 <__memcpy_chk@plt>
   18cb4:	ldr	r1, [sp]
   18cb8:	mov	r3, r8
   18cbc:	add	r2, sp, #12
   18cc0:	add	r1, r1, #20
   18cc4:	mov	r0, #2
   18cc8:	bl	12980 <gcry_md_hash_buffer@plt>
   18ccc:	b	18c5c <ftello64@plt+0x60d8>
   18cd0:	ldr	r9, [pc, #108]	; 18d44 <ftello64@plt+0x61c0>
   18cd4:	b	18970 <ftello64@plt+0x5dec>
   18cd8:	mov	r2, #0
   18cdc:	mov	r0, r8
   18ce0:	mov	r1, r2
   18ce4:	bl	12524 <gcry_md_write@plt>
   18ce8:	ldr	r3, [r8, #4]
   18cec:	ldr	r0, [sp, #8]
   18cf0:	b	18c00 <ftello64@plt+0x607c>
   18cf4:	mov	r2, #0
   18cf8:	mov	r1, r2
   18cfc:	mov	r0, r9
   18d00:	bl	12524 <gcry_md_write@plt>
   18d04:	ldr	r8, [sp, #8]
   18d08:	ldr	r3, [r9, #4]
   18d0c:	ldr	r2, [r8, #8]
   18d10:	b	18bdc <ftello64@plt+0x6058>
   18d14:	mov	r2, r9
   18d18:	mov	r1, r9
   18d1c:	mov	r0, r8
   18d20:	bl	12524 <gcry_md_write@plt>
   18d24:	ldr	r9, [sp, #8]
   18d28:	ldr	r3, [r8, #4]
   18d2c:	ldr	r2, [r9, #8]
   18d30:	b	18bb8 <ftello64@plt+0x6034>
   18d34:	bl	12590 <__stack_chk_fail@plt>
   18d38:	andeq	lr, r3, r0, lsl fp
   18d3c:	stmdaeq	r0, {r1, r2, r3}
   18d40:	stmdaeq	r0, {r0, r2, r4, r7}
   18d44:	stmdaeq	r0, {r2, r4, r6}
   18d48:	ldr	r3, [r0, #16]
   18d4c:	push	{r4, r5, r6, lr}
   18d50:	cmp	r3, #0
   18d54:	bne	18d98 <ftello64@plt+0x6214>
   18d58:	mov	r5, r0
   18d5c:	ldr	r0, [r0, #56]	; 0x38
   18d60:	cmp	r0, #0
   18d64:	beq	18d78 <ftello64@plt+0x61f4>
   18d68:	ldr	r4, [r0]
   18d6c:	bl	12530 <gcry_free@plt>
   18d70:	subs	r0, r4, #0
   18d74:	bne	18d68 <ftello64@plt+0x61e4>
   18d78:	ldr	r0, [r5, #96]	; 0x60
   18d7c:	cmp	r0, #0
   18d80:	popeq	{r4, r5, r6, pc}
   18d84:	ldr	r4, [r0]
   18d88:	bl	12530 <gcry_free@plt>
   18d8c:	subs	r0, r4, #0
   18d90:	bne	18d84 <ftello64@plt+0x6200>
   18d94:	pop	{r4, r5, r6, pc}
   18d98:	ldr	r3, [pc, #12]	; 18dac <ftello64@plt+0x6228>
   18d9c:	ldr	r2, [pc, #12]	; 18db0 <ftello64@plt+0x622c>
   18da0:	ldr	r1, [pc, #12]	; 18db4 <ftello64@plt+0x6230>
   18da4:	ldr	r0, [pc, #12]	; 18db8 <ftello64@plt+0x6234>
   18da8:	bl	12b78 <__assert_fail@plt>
   18dac:	ldrdeq	fp, [r2], -r8
   18db0:	strdeq	r0, [r0], -lr
   18db4:	strdeq	fp, [r2], -r8
   18db8:	andeq	fp, r2, r4, lsl r2
   18dbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18dc0:	sub	sp, sp, #44	; 0x2c
   18dc4:	ldr	r9, [pc, #840]	; 19114 <ftello64@plt+0x6590>
   18dc8:	mov	r5, r3
   18dcc:	mov	r4, r2
   18dd0:	ldr	r3, [r9]
   18dd4:	str	r0, [sp, #12]
   18dd8:	str	r1, [sp, #8]
   18ddc:	mov	r0, r5
   18de0:	mov	r2, #108	; 0x6c
   18de4:	mov	r1, #0
   18de8:	str	r3, [sp, #36]	; 0x24
   18dec:	bl	12884 <memset@plt>
   18df0:	cmp	r4, #0
   18df4:	ldr	r7, [sp, #12]
   18df8:	movne	r3, #0
   18dfc:	mov	r6, #0
   18e00:	mov	r8, r6
   18e04:	mov	sl, #1
   18e08:	strne	r3, [r4]
   18e0c:	mov	r3, r7
   18e10:	b	18e78 <ftello64@plt+0x62f4>
   18e14:	cmp	r3, #6
   18e18:	beq	18e2c <ftello64@plt+0x62a8>
   18e1c:	cmp	r3, #5
   18e20:	bne	19048 <ftello64@plt+0x64c4>
   18e24:	mov	r2, #1
   18e28:	str	r2, [r5]
   18e2c:	cmp	r4, #0
   18e30:	beq	18fa8 <ftello64@plt+0x6424>
   18e34:	ldr	r2, [r4]
   18e38:	ldr	r1, [sp, #24]
   18e3c:	cmp	r3, #2
   18e40:	add	r2, r2, r1
   18e44:	str	r2, [r4]
   18e48:	beq	18ed4 <ftello64@plt+0x6350>
   18e4c:	cmp	r3, #13
   18e50:	beq	18ee4 <ftello64@plt+0x6360>
   18e54:	sub	r2, r3, #5
   18e58:	cmp	r2, #1
   18e5c:	bls	18fa8 <ftello64@plt+0x6424>
   18e60:	cmp	r3, #14
   18e64:	beq	18f14 <ftello64@plt+0x6390>
   18e68:	cmp	r3, #7
   18e6c:	beq	18f30 <ftello64@plt+0x63ac>
   18e70:	ldr	r3, [sp, #12]
   18e74:	mov	sl, #0
   18e78:	cmp	r3, #0
   18e7c:	beq	1901c <ftello64@plt+0x6498>
   18e80:	add	r3, sp, #24
   18e84:	str	r3, [sp, #4]
   18e88:	add	r3, sp, #32
   18e8c:	str	r3, [sp]
   18e90:	add	r0, sp, #12
   18e94:	add	r3, sp, #28
   18e98:	add	r2, sp, #20
   18e9c:	add	r1, sp, #8
   18ea0:	bl	18510 <ftello64@plt+0x598c>
   18ea4:	subs	fp, r0, #0
   18ea8:	bne	1903c <ftello64@plt+0x64b8>
   18eac:	cmp	sl, #0
   18eb0:	ldr	r3, [sp, #32]
   18eb4:	bne	18e14 <ftello64@plt+0x6290>
   18eb8:	sub	r2, r3, #5
   18ebc:	cmp	r2, #1
   18ec0:	bls	1901c <ftello64@plt+0x6498>
   18ec4:	cmp	r4, #0
   18ec8:	bne	18e34 <ftello64@plt+0x62b0>
   18ecc:	cmp	r3, #2
   18ed0:	bne	18e4c <ftello64@plt+0x62c8>
   18ed4:	ldr	r3, [r5, #12]
   18ed8:	add	r3, r3, #1
   18edc:	str	r3, [r5, #12]
   18ee0:	b	18e70 <ftello64@plt+0x62ec>
   18ee4:	ldr	r3, [r5, #8]
   18ee8:	add	r3, r3, #1
   18eec:	cmp	r3, #1
   18ef0:	str	r3, [r5, #8]
   18ef4:	bne	18fc4 <ftello64@plt+0x6440>
   18ef8:	ldr	r3, [sp, #20]
   18efc:	ldr	r2, [sp, #28]
   18f00:	sub	r3, r3, r7
   18f04:	str	r3, [r5, #100]	; 0x64
   18f08:	str	r2, [r5, #104]	; 0x68
   18f0c:	add	r6, r5, #96	; 0x60
   18f10:	b	18e70 <ftello64@plt+0x62ec>
   18f14:	ldr	r3, [sp, #28]
   18f18:	cmp	r3, #0
   18f1c:	beq	18f30 <ftello64@plt+0x63ac>
   18f20:	ldr	r3, [sp, #20]
   18f24:	ldrb	r3, [r3]
   18f28:	cmp	r3, #35	; 0x23
   18f2c:	beq	18e70 <ftello64@plt+0x62ec>
   18f30:	ldr	r3, [r5, #4]
   18f34:	add	r3, r3, #1
   18f38:	cmp	r3, #1
   18f3c:	str	r3, [r5, #4]
   18f40:	beq	18ff8 <ftello64@plt+0x6474>
   18f44:	mov	r1, #40	; 0x28
   18f48:	mov	r0, #1
   18f4c:	bl	12890 <gcry_calloc@plt>
   18f50:	subs	sl, r0, #0
   18f54:	beq	190f0 <ftello64@plt+0x656c>
   18f58:	mov	r2, sl
   18f5c:	ldr	r1, [sp, #28]
   18f60:	ldr	r0, [sp, #20]
   18f64:	bl	1889c <ftello64@plt+0x5d18>
   18f68:	subs	fp, r0, #0
   18f6c:	streq	sl, [r8]
   18f70:	moveq	r8, sl
   18f74:	beq	18e70 <ftello64@plt+0x62ec>
   18f78:	mov	r0, sl
   18f7c:	bl	12530 <gcry_free@plt>
   18f80:	ldr	r2, [r5, #4]
   18f84:	uxth	r3, fp
   18f88:	sub	r2, r2, #1
   18f8c:	cmp	r3, #84	; 0x54
   18f90:	cmpne	r3, #149	; 0x95
   18f94:	str	r2, [r5, #4]
   18f98:	beq	18e70 <ftello64@plt+0x62ec>
   18f9c:	mov	r0, r5
   18fa0:	bl	18d48 <ftello64@plt+0x61c4>
   18fa4:	b	190c0 <ftello64@plt+0x653c>
   18fa8:	add	r2, r5, #16
   18fac:	ldr	r1, [sp, #28]
   18fb0:	ldr	r0, [sp, #20]
   18fb4:	bl	1889c <ftello64@plt+0x5d18>
   18fb8:	subs	fp, r0, #0
   18fbc:	beq	18e70 <ftello64@plt+0x62ec>
   18fc0:	b	18f9c <ftello64@plt+0x6418>
   18fc4:	mov	r1, #12
   18fc8:	mov	r0, #1
   18fcc:	bl	12890 <gcry_calloc@plt>
   18fd0:	cmp	r0, #0
   18fd4:	beq	190d0 <ftello64@plt+0x654c>
   18fd8:	ldr	r3, [sp, #20]
   18fdc:	ldr	r2, [sp, #28]
   18fe0:	sub	r3, r3, r7
   18fe4:	str	r3, [r0, #4]
   18fe8:	str	r2, [r0, #8]
   18fec:	str	r0, [r6]
   18ff0:	mov	r6, r0
   18ff4:	b	18e70 <ftello64@plt+0x62ec>
   18ff8:	add	sl, r5, #56	; 0x38
   18ffc:	mov	r2, sl
   19000:	ldr	r1, [sp, #28]
   19004:	ldr	r0, [sp, #20]
   19008:	bl	1889c <ftello64@plt+0x5d18>
   1900c:	subs	fp, r0, #0
   19010:	bne	18f80 <ftello64@plt+0x63fc>
   19014:	mov	r8, sl
   19018:	b	18e70 <ftello64@plt+0x62ec>
   1901c:	mov	fp, #0
   19020:	ldr	r2, [sp, #36]	; 0x24
   19024:	ldr	r3, [r9]
   19028:	mov	r0, fp
   1902c:	cmp	r2, r3
   19030:	bne	19110 <ftello64@plt+0x658c>
   19034:	add	sp, sp, #44	; 0x2c
   19038:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1903c:	mov	r0, r5
   19040:	bl	18d48 <ftello64@plt+0x61c4>
   19044:	b	19020 <ftello64@plt+0x649c>
   19048:	cmp	r4, #0
   1904c:	moveq	r0, r5
   19050:	ldrne	r3, [r4]
   19054:	ldrne	r2, [sp, #24]
   19058:	movne	r0, r5
   1905c:	addne	r3, r3, r2
   19060:	strne	r3, [r4]
   19064:	bl	18d48 <ftello64@plt+0x61c4>
   19068:	ldr	fp, [pc, #168]	; 19118 <ftello64@plt+0x6594>
   1906c:	b	190c0 <ftello64@plt+0x653c>
   19070:	add	r3, sp, #24
   19074:	str	r3, [sp, #4]
   19078:	add	r3, sp, #32
   1907c:	str	r3, [sp]
   19080:	add	r2, sp, #20
   19084:	add	r3, sp, #28
   19088:	add	r1, sp, #8
   1908c:	add	r0, sp, #12
   19090:	bl	18510 <ftello64@plt+0x598c>
   19094:	cmp	r0, #0
   19098:	bne	19020 <ftello64@plt+0x649c>
   1909c:	ldr	r3, [sp, #32]
   190a0:	sub	r3, r3, #5
   190a4:	cmp	r3, #1
   190a8:	bls	19020 <ftello64@plt+0x649c>
   190ac:	cmp	r4, #0
   190b0:	ldrne	r3, [r4]
   190b4:	ldrne	r2, [sp, #24]
   190b8:	addne	r3, r3, r2
   190bc:	strne	r3, [r4]
   190c0:	ldr	r3, [sp, #12]
   190c4:	cmp	r3, #0
   190c8:	bne	19070 <ftello64@plt+0x64ec>
   190cc:	b	19020 <ftello64@plt+0x649c>
   190d0:	bl	1280c <gpg_err_code_from_syserror@plt>
   190d4:	cmp	r0, #0
   190d8:	beq	1901c <ftello64@plt+0x6498>
   190dc:	uxth	fp, r0
   190e0:	mov	r0, r5
   190e4:	orr	fp, fp, #134217728	; 0x8000000
   190e8:	bl	18d48 <ftello64@plt+0x61c4>
   190ec:	b	190c0 <ftello64@plt+0x653c>
   190f0:	bl	1280c <gpg_err_code_from_syserror@plt>
   190f4:	subs	fp, r0, #0
   190f8:	beq	1901c <ftello64@plt+0x6498>
   190fc:	uxth	fp, fp
   19100:	mov	r0, r5
   19104:	orr	fp, fp, #134217728	; 0x8000000
   19108:	bl	18d48 <ftello64@plt+0x61c4>
   1910c:	b	190c0 <ftello64@plt+0x653c>
   19110:	bl	12590 <__stack_chk_fail@plt>
   19114:	andeq	lr, r3, r0, lsl fp
   19118:	stmdaeq	r0, {r1, r2, r5}
   1911c:	add	r1, r1, #4
   19120:	add	r0, r0, #4
   19124:	mov	r2, #20
   19128:	b	1253c <memcmp@plt>
   1912c:	push	{r4, r5, r6, r7, lr}
   19130:	mov	r5, r0
   19134:	ldr	r0, [r0]
   19138:	sub	sp, sp, #12
   1913c:	cmp	r0, #0
   19140:	mov	r6, r1
   19144:	beq	19168 <ftello64@plt+0x65e4>
   19148:	ldr	r1, [pc, #112]	; 191c0 <ftello64@plt+0x663c>
   1914c:	bl	12a40 <fopen64@plt>
   19150:	mov	r4, r0
   19154:	cmp	r4, #0
   19158:	beq	19180 <ftello64@plt+0x65fc>
   1915c:	mov	r0, r4
   19160:	add	sp, sp, #12
   19164:	pop	{r4, r5, r6, r7, pc}
   19168:	ldr	r2, [pc, #84]	; 191c4 <ftello64@plt+0x6640>
   1916c:	ldr	r3, [pc, #84]	; 191c8 <ftello64@plt+0x6644>
   19170:	ldr	r4, [r2]
   19174:	str	r3, [r5]
   19178:	cmp	r4, #0
   1917c:	bne	1915c <ftello64@plt+0x65d8>
   19180:	bl	12848 <__errno_location@plt>
   19184:	ldr	r7, [r5]
   19188:	ldr	r5, [r0]
   1918c:	mov	r0, r5
   19190:	bl	1271c <strerror@plt>
   19194:	mov	r3, r7
   19198:	ldr	r2, [pc, #44]	; 191cc <ftello64@plt+0x6648>
   1919c:	mov	r1, #1
   191a0:	str	r0, [sp]
   191a4:	mov	r0, r6
   191a8:	bl	128fc <__fprintf_chk@plt>
   191ac:	mov	r0, r5
   191b0:	bl	129d4 <gpg_err_set_errno@plt>
   191b4:	mov	r0, r4
   191b8:	add	sp, sp, #12
   191bc:	pop	{r4, r5, r6, r7, pc}
   191c0:	andeq	sl, r2, r4, ror #23
   191c4:	andeq	pc, r3, r8, lsr r1	; <UNPREDICTABLE>
   191c8:	andeq	sl, r2, r4, lsr #23
   191cc:	andeq	sl, r2, r8, ror #23
   191d0:	cmp	r2, #0
   191d4:	bxeq	lr
   191d8:	push	{r4, r5, r6, r7, r8, lr}
   191dc:	sub	r6, r2, #1
   191e0:	mov	r7, r3
   191e4:	mov	r5, r0
   191e8:	ldr	r8, [pc, #284]	; 1930c <ftello64@plt+0x6788>
   191ec:	add	r6, r1, r6
   191f0:	sub	r4, r1, #1
   191f4:	b	19204 <ftello64@plt+0x6680>
   191f8:	bl	12a10 <putc@plt>
   191fc:	cmp	r6, r4
   19200:	popeq	{r4, r5, r6, r7, r8, pc}
   19204:	ldrb	r0, [r4, #1]!
   19208:	mov	r1, r5
   1920c:	sub	r3, r0, #127	; 0x7f
   19210:	cmp	r0, #31
   19214:	cmphi	r3, #32
   19218:	bls	19224 <ftello64@plt+0x66a0>
   1921c:	cmp	r0, r7
   19220:	bne	191f8 <ftello64@plt+0x6674>
   19224:	mov	r0, #92	; 0x5c
   19228:	bl	12a10 <putc@plt>
   1922c:	ldrb	r3, [r4]
   19230:	cmp	r3, #10
   19234:	beq	19278 <ftello64@plt+0x66f4>
   19238:	cmp	r3, #13
   1923c:	beq	192ac <ftello64@plt+0x6728>
   19240:	cmp	r3, #12
   19244:	beq	192c4 <ftello64@plt+0x6740>
   19248:	cmp	r3, #11
   1924c:	beq	192dc <ftello64@plt+0x6758>
   19250:	cmp	r3, #8
   19254:	beq	192f4 <ftello64@plt+0x6770>
   19258:	cmp	r3, #0
   1925c:	bne	19290 <ftello64@plt+0x670c>
   19260:	mov	r1, r5
   19264:	mov	r0, #48	; 0x30
   19268:	bl	12a10 <putc@plt>
   1926c:	cmp	r6, r4
   19270:	bne	19204 <ftello64@plt+0x6680>
   19274:	pop	{r4, r5, r6, r7, r8, pc}
   19278:	mov	r1, r5
   1927c:	mov	r0, #110	; 0x6e
   19280:	bl	12a10 <putc@plt>
   19284:	cmp	r6, r4
   19288:	bne	19204 <ftello64@plt+0x6680>
   1928c:	pop	{r4, r5, r6, r7, r8, pc}
   19290:	mov	r2, r8
   19294:	mov	r1, #1
   19298:	mov	r0, r5
   1929c:	bl	128fc <__fprintf_chk@plt>
   192a0:	cmp	r6, r4
   192a4:	bne	19204 <ftello64@plt+0x6680>
   192a8:	pop	{r4, r5, r6, r7, r8, pc}
   192ac:	mov	r1, r5
   192b0:	mov	r0, #114	; 0x72
   192b4:	bl	12a10 <putc@plt>
   192b8:	cmp	r6, r4
   192bc:	bne	19204 <ftello64@plt+0x6680>
   192c0:	pop	{r4, r5, r6, r7, r8, pc}
   192c4:	mov	r1, r5
   192c8:	mov	r0, #102	; 0x66
   192cc:	bl	12a10 <putc@plt>
   192d0:	cmp	r6, r4
   192d4:	bne	19204 <ftello64@plt+0x6680>
   192d8:	pop	{r4, r5, r6, r7, r8, pc}
   192dc:	mov	r1, r5
   192e0:	mov	r0, #118	; 0x76
   192e4:	bl	12a10 <putc@plt>
   192e8:	cmp	r6, r4
   192ec:	bne	19204 <ftello64@plt+0x6680>
   192f0:	pop	{r4, r5, r6, r7, r8, pc}
   192f4:	mov	r1, r5
   192f8:	mov	r0, #98	; 0x62
   192fc:	bl	12a10 <putc@plt>
   19300:	cmp	r6, r4
   19304:	bne	19204 <ftello64@plt+0x6680>
   19308:	pop	{r4, r5, r6, r7, r8, pc}
   1930c:	andeq	fp, r2, r8, lsr #4
   19310:	ldr	r3, [pc, #3304]	; 1a000 <ftello64@plt+0x747c>
   19314:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19318:	sub	sp, sp, #76	; 0x4c
   1931c:	ldr	r3, [r3]
   19320:	mov	r4, r1
   19324:	add	r1, sp, #44	; 0x2c
   19328:	str	r3, [sp, #68]	; 0x44
   1932c:	bl	15194 <ftello64@plt+0x2610>
   19330:	ldr	r3, [sp, #44]	; 0x2c
   19334:	cmp	r3, #31
   19338:	bls	19fb0 <ftello64@plt+0x742c>
   1933c:	ldr	r5, [r0]
   19340:	mov	fp, r0
   19344:	rev	r5, r5
   19348:	cmp	r3, r5
   1934c:	strcs	r5, [sp, #44]	; 0x2c
   19350:	bcc	19388 <ftello64@plt+0x6804>
   19354:	mov	r3, r5
   19358:	ldr	r2, [pc, #3236]	; 1a004 <ftello64@plt+0x7480>
   1935c:	mov	r1, #1
   19360:	mov	r0, r4
   19364:	bl	128fc <__fprintf_chk@plt>
   19368:	ldrb	r5, [fp, #4]
   1936c:	cmp	r5, #3
   19370:	ldrls	pc, [pc, r5, lsl #2]
   19374:	b	19fd0 <ftello64@plt+0x744c>
   19378:	andeq	r9, r1, r0, lsl #17
   1937c:			; <UNDEFINED> instruction: 0x000198b4
   19380:	andeq	r9, r1, r4, ror r9
   19384:	andeq	r9, r1, r0, lsr #7
   19388:	mov	r3, r4
   1938c:	mov	r2, #45	; 0x2d
   19390:	mov	r1, #1
   19394:	ldr	r0, [pc, #3180]	; 1a008 <ftello64@plt+0x7484>
   19398:	bl	12650 <fwrite@plt>
   1939c:	b	19354 <ftello64@plt+0x67d0>
   193a0:	mov	r3, r4
   193a4:	mov	r2, #14
   193a8:	mov	r1, #1
   193ac:	ldr	r0, [pc, #3160]	; 1a00c <ftello64@plt+0x7488>
   193b0:	bl	12650 <fwrite@plt>
   193b4:	ldrb	r3, [fp, #5]
   193b8:	ldr	r2, [pc, #3152]	; 1a010 <ftello64@plt+0x748c>
   193bc:	mov	r1, #1
   193c0:	mov	r0, r4
   193c4:	bl	128fc <__fprintf_chk@plt>
   193c8:	ldr	r3, [sp, #44]	; 0x2c
   193cc:	cmp	r3, #39	; 0x27
   193d0:	bls	19fb0 <ftello64@plt+0x742c>
   193d4:	ldrh	r6, [fp, #6]
   193d8:	ldr	r2, [pc, #3124]	; 1a014 <ftello64@plt+0x7490>
   193dc:	mov	r1, #1
   193e0:	rev16	r6, r6
   193e4:	mov	r0, r4
   193e8:	uxth	r6, r6
   193ec:	mov	r3, r6
   193f0:	bl	128fc <__fprintf_chk@plt>
   193f4:	cmp	r6, #0
   193f8:	bne	19e9c <ftello64@plt+0x7318>
   193fc:	mov	r1, r4
   19400:	mov	r0, #10
   19404:	bl	12a10 <putc@plt>
   19408:	ldr	r7, [fp, #8]
   1940c:	ldr	r6, [fp, #12]
   19410:	rev	r7, r7
   19414:	rev	r6, r6
   19418:	mov	r3, r7
   1941c:	ldr	r2, [pc, #3060]	; 1a018 <ftello64@plt+0x7494>
   19420:	mov	r1, #1
   19424:	mov	r0, r4
   19428:	bl	128fc <__fprintf_chk@plt>
   1942c:	mov	r3, r6
   19430:	ldr	r2, [pc, #3044]	; 1a01c <ftello64@plt+0x7498>
   19434:	mov	r1, #1
   19438:	mov	r0, r4
   1943c:	bl	128fc <__fprintf_chk@plt>
   19440:	ldr	r3, [sp, #44]	; 0x2c
   19444:	add	r2, r6, r7
   19448:	cmp	r3, r7
   1944c:	cmpcs	r3, r6
   19450:	str	r3, [sp, #28]
   19454:	str	r2, [sp, #36]	; 0x24
   19458:	bcs	19d88 <ftello64@plt+0x7204>
   1945c:	mov	r3, r4
   19460:	mov	r2, #35	; 0x23
   19464:	mov	r1, #1
   19468:	ldr	r0, [pc, #2992]	; 1a020 <ftello64@plt+0x749c>
   1946c:	bl	12650 <fwrite@plt>
   19470:	ldr	r3, [sp, #44]	; 0x2c
   19474:	str	r3, [sp, #28]
   19478:	ldr	r2, [sp, #36]	; 0x24
   1947c:	ldr	r3, [sp, #28]
   19480:	mov	r1, #1
   19484:	sub	r3, r3, r2
   19488:	mov	r0, r4
   1948c:	ldr	r2, [pc, #2960]	; 1a024 <ftello64@plt+0x74a0>
   19490:	str	r3, [sp, #24]
   19494:	bl	128fc <__fprintf_chk@plt>
   19498:	ldrh	r3, [fp, #16]
   1949c:	ldr	r2, [pc, #2948]	; 1a028 <ftello64@plt+0x74a4>
   194a0:	mov	r1, #1
   194a4:	rev16	r3, r3
   194a8:	mov	r0, r4
   194ac:	uxth	r6, r3
   194b0:	mov	r3, r6
   194b4:	sub	ip, r5, #3
   194b8:	clz	ip, ip
   194bc:	lsr	ip, ip, #5
   194c0:	str	r6, [sp, #8]
   194c4:	str	ip, [sp, #32]
   194c8:	bl	128fc <__fprintf_chk@plt>
   194cc:	add	r3, fp, #20
   194d0:	cmp	r6, #0
   194d4:	str	r3, [sp, #20]
   194d8:	beq	19e68 <ftello64@plt+0x72e4>
   194dc:	ldr	ip, [sp, #32]
   194e0:	ldr	r3, [sp, #8]
   194e4:	cmp	r3, #1
   194e8:	movls	ip, #0
   194ec:	andhi	ip, ip, #1
   194f0:	cmp	ip, #0
   194f4:	beq	19510 <ftello64@plt+0x698c>
   194f8:	mov	r3, r4
   194fc:	mov	r2, #39	; 0x27
   19500:	mov	r1, #1
   19504:	ldr	r0, [pc, #2848]	; 1a02c <ftello64@plt+0x74a8>
   19508:	str	ip, [sp, #32]
   1950c:	bl	12650 <fwrite@plt>
   19510:	ldrh	r3, [fp, #18]
   19514:	ldr	r5, [pc, #2836]	; 1a030 <ftello64@plt+0x74ac>
   19518:	ldr	r2, [pc, #2836]	; 1a034 <ftello64@plt+0x74b0>
   1951c:	rev16	r3, r3
   19520:	mov	r1, #1
   19524:	uxth	r3, r3
   19528:	mov	r0, r4
   1952c:	add	r7, fp, #39	; 0x27
   19530:	mov	r9, #0
   19534:	str	r3, [sp, #12]
   19538:	bl	128fc <__fprintf_chk@plt>
   1953c:	add	r3, fp, #8
   19540:	str	r3, [sp, #16]
   19544:	mov	r3, r9
   19548:	ldr	r2, [pc, #2792]	; 1a038 <ftello64@plt+0x74b4>
   1954c:	mov	r1, #1
   19550:	mov	r0, r4
   19554:	bl	128fc <__fprintf_chk@plt>
   19558:	sub	sl, r7, #19
   1955c:	sub	r6, r7, #20
   19560:	ldrb	r3, [r6, #1]!
   19564:	mov	r2, r5
   19568:	mov	r1, #1
   1956c:	mov	r0, r4
   19570:	bl	128fc <__fprintf_chk@plt>
   19574:	cmp	r7, r6
   19578:	bne	19560 <ftello64@plt+0x69dc>
   1957c:	ldr	r8, [sl, #20]
   19580:	mov	r3, r9
   19584:	rev	r8, r8
   19588:	str	r8, [sp]
   1958c:	ldr	r2, [pc, #2728]	; 1a03c <ftello64@plt+0x74b8>
   19590:	mov	r1, #1
   19594:	mov	r0, r4
   19598:	bl	128fc <__fprintf_chk@plt>
   1959c:	mov	r3, r9
   195a0:	ldr	r2, [pc, #2712]	; 1a040 <ftello64@plt+0x74bc>
   195a4:	mov	r1, #1
   195a8:	mov	r0, r4
   195ac:	bl	128fc <__fprintf_chk@plt>
   195b0:	ldr	r3, [sp, #16]
   195b4:	add	r6, fp, r8
   195b8:	add	r8, r3, r8
   195bc:	ldrb	r3, [r6], #1
   195c0:	mov	r2, r5
   195c4:	mov	r1, #1
   195c8:	mov	r0, r4
   195cc:	bl	128fc <__fprintf_chk@plt>
   195d0:	cmp	r6, r8
   195d4:	bne	195bc <ftello64@plt+0x6a38>
   195d8:	ldrh	r1, [sl, #24]
   195dc:	mov	r3, r9
   195e0:	ldr	r2, [pc, #2652]	; 1a044 <ftello64@plt+0x74c0>
   195e4:	rev16	r1, r1
   195e8:	mov	r0, r4
   195ec:	uxth	r1, r1
   195f0:	str	r1, [sp]
   195f4:	mov	r1, #1
   195f8:	bl	128fc <__fprintf_chk@plt>
   195fc:	ldr	r3, [sp, #8]
   19600:	add	r9, r9, #1
   19604:	cmp	r9, r3
   19608:	ldr	r3, [sp, #12]
   1960c:	add	r7, r7, r3
   19610:	bne	19544 <ftello64@plt+0x69c0>
   19614:	ldr	r2, [sp, #20]
   19618:	mla	r3, r3, r9, r2
   1961c:	str	r3, [sp, #20]
   19620:	ldr	r8, [sp, #20]
   19624:	mov	r3, r4
   19628:	mov	r2, #11
   1962c:	mov	r1, #1
   19630:	ldr	r0, [pc, #2576]	; 1a048 <ftello64@plt+0x74c4>
   19634:	bl	12650 <fwrite@plt>
   19638:	ldrh	r6, [r8], #2
   1963c:	rev16	r6, r6
   19640:	uxth	r6, r6
   19644:	cmp	r6, #0
   19648:	beq	19e50 <ftello64@plt+0x72cc>
   1964c:	ldr	r3, [sp, #20]
   19650:	add	r9, r6, #2
   19654:	ldr	r7, [pc, #2516]	; 1a030 <ftello64@plt+0x74ac>
   19658:	add	r9, r3, r9
   1965c:	mov	r5, r8
   19660:	ldrb	r3, [r5], #1
   19664:	mov	r2, r7
   19668:	mov	r1, #1
   1966c:	mov	r0, r4
   19670:	bl	128fc <__fprintf_chk@plt>
   19674:	cmp	r5, r9
   19678:	bne	19660 <ftello64@plt+0x6adc>
   1967c:	add	r8, r8, r6
   19680:	mov	r1, r4
   19684:	mov	r0, #10
   19688:	bl	12a10 <putc@plt>
   1968c:	ldrh	r9, [r8]
   19690:	ldr	r2, [pc, #2484]	; 1a04c <ftello64@plt+0x74c8>
   19694:	mov	r1, #1
   19698:	rev16	r9, r9
   1969c:	mov	r0, r4
   196a0:	uxth	r9, r9
   196a4:	mov	r3, r9
   196a8:	bl	128fc <__fprintf_chk@plt>
   196ac:	ldrh	sl, [r8, #2]
   196b0:	ldr	r2, [pc, #2456]	; 1a050 <ftello64@plt+0x74cc>
   196b4:	mov	r1, #1
   196b8:	rev16	sl, sl
   196bc:	mov	r0, r4
   196c0:	uxth	sl, sl
   196c4:	mov	r3, sl
   196c8:	bl	128fc <__fprintf_chk@plt>
   196cc:	add	r3, r8, #4
   196d0:	cmp	r9, #0
   196d4:	str	r3, [sp, #12]
   196d8:	beq	19a2c <ftello64@plt+0x6ea8>
   196dc:	str	r9, [sp, #8]
   196e0:	mov	r6, r3
   196e4:	mov	r5, #0
   196e8:	ldr	r9, [sp, #32]
   196ec:	b	19794 <ftello64@plt+0x6c10>
   196f0:	ldr	r2, [pc, #2396]	; 1a054 <ftello64@plt+0x74d0>
   196f4:	mov	r1, #1
   196f8:	mov	r0, r4
   196fc:	bl	128fc <__fprintf_chk@plt>
   19700:	mov	r3, r7
   19704:	ldr	r2, [pc, #2380]	; 1a058 <ftello64@plt+0x74d4>
   19708:	mov	r1, #1
   1970c:	mov	r0, r4
   19710:	bl	128fc <__fprintf_chk@plt>
   19714:	mov	r3, r4
   19718:	mov	r2, #10
   1971c:	mov	r1, #1
   19720:	ldr	r0, [pc, #2356]	; 1a05c <ftello64@plt+0x74d8>
   19724:	bl	12650 <fwrite@plt>
   19728:	mov	r2, r7
   1972c:	mov	r1, r8
   19730:	mov	r3, #34	; 0x22
   19734:	mov	r0, r4
   19738:	bl	191d0 <ftello64@plt+0x664c>
   1973c:	mov	r3, r4
   19740:	mov	r2, #2
   19744:	mov	r1, #1
   19748:	ldr	r0, [pc, #2320]	; 1a060 <ftello64@plt+0x74dc>
   1974c:	bl	12650 <fwrite@plt>
   19750:	ldrh	r3, [r6, #8]
   19754:	ldr	r2, [pc, #2312]	; 1a064 <ftello64@plt+0x74e0>
   19758:	mov	r1, #1
   1975c:	rev16	r3, r3
   19760:	mov	r0, r4
   19764:	uxth	r3, r3
   19768:	bl	128fc <__fprintf_chk@plt>
   1976c:	ldrb	r3, [r6, #10]
   19770:	ldr	r2, [pc, #2288]	; 1a068 <ftello64@plt+0x74e4>
   19774:	mov	r1, #1
   19778:	mov	r0, r4
   1977c:	bl	128fc <__fprintf_chk@plt>
   19780:	ldr	r3, [sp, #8]
   19784:	add	r5, r5, #1
   19788:	cmp	r5, r3
   1978c:	add	r6, r6, sl
   19790:	beq	19a20 <ftello64@plt+0x6e9c>
   19794:	cmp	r5, #0
   19798:	ldr	r3, [r6]
   1979c:	ldr	r7, [r6, #4]
   197a0:	moveq	r2, r9
   197a4:	movne	r2, #0
   197a8:	rev	r3, r3
   197ac:	cmp	r2, #0
   197b0:	add	r8, fp, r3
   197b4:	rev	r7, r7
   197b8:	bne	1998c <ftello64@plt+0x6e08>
   197bc:	cmp	r5, #1
   197c0:	movne	r2, #0
   197c4:	andeq	r2, r9, #1
   197c8:	cmp	r2, #0
   197cc:	bne	196f0 <ftello64@plt+0x6b6c>
   197d0:	str	r3, [sp]
   197d4:	ldr	r2, [pc, #2192]	; 1a06c <ftello64@plt+0x74e8>
   197d8:	mov	r3, r5
   197dc:	mov	r1, #1
   197e0:	mov	r0, r4
   197e4:	bl	128fc <__fprintf_chk@plt>
   197e8:	mov	r3, r5
   197ec:	str	r7, [sp]
   197f0:	ldr	r2, [pc, #2168]	; 1a070 <ftello64@plt+0x74ec>
   197f4:	mov	r1, #1
   197f8:	mov	r0, r4
   197fc:	bl	128fc <__fprintf_chk@plt>
   19800:	mov	r3, r5
   19804:	ldr	r2, [pc, #2152]	; 1a074 <ftello64@plt+0x74f0>
   19808:	mov	r1, #1
   1980c:	mov	r0, r4
   19810:	bl	128fc <__fprintf_chk@plt>
   19814:	mov	r2, r7
   19818:	mov	r1, r8
   1981c:	mov	r0, r4
   19820:	mov	r3, #34	; 0x22
   19824:	bl	191d0 <ftello64@plt+0x664c>
   19828:	mov	r3, r4
   1982c:	mov	r2, #2
   19830:	mov	r1, #1
   19834:	ldr	r0, [pc, #2084]	; 1a060 <ftello64@plt+0x74dc>
   19838:	bl	12650 <fwrite@plt>
   1983c:	ldrh	r0, [r6, #8]
   19840:	mov	r3, r5
   19844:	ldr	r2, [pc, #2092]	; 1a078 <ftello64@plt+0x74f4>
   19848:	rev16	r0, r0
   1984c:	mov	r1, #1
   19850:	uxth	r0, r0
   19854:	str	r0, [sp]
   19858:	mov	r0, r4
   1985c:	bl	128fc <__fprintf_chk@plt>
   19860:	ldrb	r1, [r6, #10]
   19864:	mov	r3, r5
   19868:	ldr	r2, [pc, #2060]	; 1a07c <ftello64@plt+0x74f8>
   1986c:	str	r1, [sp]
   19870:	mov	r0, r4
   19874:	mov	r1, #1
   19878:	bl	128fc <__fprintf_chk@plt>
   1987c:	b	19780 <ftello64@plt+0x6bfc>
   19880:	mov	r3, r4
   19884:	mov	r2, #14
   19888:	mov	r1, #1
   1988c:	ldr	r0, [pc, #2028]	; 1a080 <ftello64@plt+0x74fc>
   19890:	bl	12650 <fwrite@plt>
   19894:	mov	r0, #0
   19898:	ldr	r3, [pc, #1888]	; 1a000 <ftello64@plt+0x747c>
   1989c:	ldr	r2, [sp, #68]	; 0x44
   198a0:	ldr	r3, [r3]
   198a4:	cmp	r2, r3
   198a8:	bne	19fcc <ftello64@plt+0x7448>
   198ac:	add	sp, sp, #76	; 0x4c
   198b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   198b4:	mov	r3, r4
   198b8:	mov	r2, #15
   198bc:	mov	r1, #1
   198c0:	ldr	r0, [pc, #1980]	; 1a084 <ftello64@plt+0x7500>
   198c4:	bl	12650 <fwrite@plt>
   198c8:	ldr	r3, [sp, #44]	; 0x2c
   198cc:	cmp	r3, #31
   198d0:	bls	19fb0 <ftello64@plt+0x742c>
   198d4:	ldrb	r3, [fp, #5]
   198d8:	ldr	r2, [pc, #1840]	; 1a010 <ftello64@plt+0x748c>
   198dc:	mov	r1, #1
   198e0:	mov	r0, r4
   198e4:	bl	128fc <__fprintf_chk@plt>
   198e8:	ldrh	r5, [fp, #6]
   198ec:	ldr	r2, [pc, #1940]	; 1a088 <ftello64@plt+0x7504>
   198f0:	mov	r1, #1
   198f4:	rev16	r5, r5
   198f8:	mov	r0, r4
   198fc:	uxth	r5, r5
   19900:	mov	r3, r5
   19904:	bl	128fc <__fprintf_chk@plt>
   19908:	cmp	r5, #0
   1990c:	bne	19f28 <ftello64@plt+0x73a4>
   19910:	mov	r1, r4
   19914:	mov	r0, #10
   19918:	bl	12a10 <putc@plt>
   1991c:	ldrb	r3, [fp, #8]
   19920:	cmp	r3, #75	; 0x4b
   19924:	beq	19f00 <ftello64@plt+0x737c>
   19928:	mov	r3, r4
   1992c:	mov	r2, #30
   19930:	mov	r1, #1
   19934:	ldr	r0, [pc, #1872]	; 1a08c <ftello64@plt+0x7508>
   19938:	bl	12650 <fwrite@plt>
   1993c:	ldr	r3, [fp, #16]
   19940:	ldr	r2, [pc, #1864]	; 1a090 <ftello64@plt+0x750c>
   19944:	rev	r3, r3
   19948:	mov	r1, #1
   1994c:	mov	r0, r4
   19950:	bl	128fc <__fprintf_chk@plt>
   19954:	ldr	r3, [fp, #20]
   19958:	mov	r0, r4
   1995c:	rev	r3, r3
   19960:	ldr	r2, [pc, #1836]	; 1a094 <ftello64@plt+0x7510>
   19964:	mov	r1, #1
   19968:	bl	128fc <__fprintf_chk@plt>
   1996c:	mov	r0, #0
   19970:	b	19898 <ftello64@plt+0x6d14>
   19974:	mov	r3, r4
   19978:	mov	r2, #16
   1997c:	mov	r1, #1
   19980:	ldr	r0, [pc, #1808]	; 1a098 <ftello64@plt+0x7514>
   19984:	bl	12650 <fwrite@plt>
   19988:	b	193b4 <ftello64@plt+0x6830>
   1998c:	ldr	r2, [pc, #1800]	; 1a09c <ftello64@plt+0x7518>
   19990:	mov	r1, #1
   19994:	mov	r0, r4
   19998:	bl	128fc <__fprintf_chk@plt>
   1999c:	mov	r3, r7
   199a0:	ldr	r2, [pc, #1784]	; 1a0a0 <ftello64@plt+0x751c>
   199a4:	mov	r1, #1
   199a8:	mov	r0, r4
   199ac:	bl	128fc <__fprintf_chk@plt>
   199b0:	mov	r3, r4
   199b4:	mov	r2, #9
   199b8:	mov	r1, #1
   199bc:	ldr	r0, [pc, #1760]	; 1a0a4 <ftello64@plt+0x7520>
   199c0:	bl	12650 <fwrite@plt>
   199c4:	mov	r2, r7
   199c8:	mov	r1, r8
   199cc:	mov	r0, r4
   199d0:	mov	r3, #34	; 0x22
   199d4:	bl	191d0 <ftello64@plt+0x664c>
   199d8:	mov	r3, r4
   199dc:	mov	r2, #2
   199e0:	mov	r1, #1
   199e4:	ldr	r0, [pc, #1652]	; 1a060 <ftello64@plt+0x74dc>
   199e8:	bl	12650 <fwrite@plt>
   199ec:	ldrh	r3, [r6, #8]
   199f0:	ldr	r2, [pc, #1712]	; 1a0a8 <ftello64@plt+0x7524>
   199f4:	mov	r1, #1
   199f8:	rev16	r3, r3
   199fc:	mov	r0, r4
   19a00:	uxth	r3, r3
   19a04:	bl	128fc <__fprintf_chk@plt>
   19a08:	ldrb	r3, [r6, #10]
   19a0c:	ldr	r2, [pc, #1688]	; 1a0ac <ftello64@plt+0x7528>
   19a10:	mov	r1, #1
   19a14:	mov	r0, r4
   19a18:	bl	128fc <__fprintf_chk@plt>
   19a1c:	b	19780 <ftello64@plt+0x6bfc>
   19a20:	ldr	r3, [sp, #12]
   19a24:	mla	r3, sl, r5, r3
   19a28:	str	r3, [sp, #12]
   19a2c:	ldr	r5, [sp, #12]
   19a30:	ldr	r2, [pc, #1656]	; 1a0b0 <ftello64@plt+0x752c>
   19a34:	mov	r1, #1
   19a38:	ldrh	sl, [r5]
   19a3c:	mov	r0, r4
   19a40:	add	r8, r5, #4
   19a44:	rev16	sl, sl
   19a48:	uxth	sl, sl
   19a4c:	mov	r3, sl
   19a50:	bl	128fc <__fprintf_chk@plt>
   19a54:	ldrh	r9, [r5, #2]
   19a58:	ldr	r2, [pc, #1620]	; 1a0b4 <ftello64@plt+0x7530>
   19a5c:	mov	r1, #1
   19a60:	rev16	r9, r9
   19a64:	mov	r0, r4
   19a68:	uxth	r9, r9
   19a6c:	mov	r3, r9
   19a70:	bl	128fc <__fprintf_chk@plt>
   19a74:	cmp	sl, #0
   19a78:	beq	19b80 <ftello64@plt+0x6ffc>
   19a7c:	mov	r2, #0
   19a80:	mov	r7, r8
   19a84:	str	r8, [sp, #8]
   19a88:	mov	r3, r2
   19a8c:	mov	r6, r2
   19a90:	mov	r8, r2
   19a94:	b	19b28 <ftello64@plt+0x6fa4>
   19a98:	cmp	r5, #0
   19a9c:	moveq	r2, r3
   19aa0:	movne	r2, #0
   19aa4:	cmp	r2, #0
   19aa8:	movne	r3, #1
   19aac:	bne	19b18 <ftello64@plt+0x6f94>
   19ab0:	cmp	r3, #0
   19ab4:	bne	19d08 <ftello64@plt+0x7184>
   19ab8:	mov	r3, r6
   19abc:	ldr	r2, [pc, #1524]	; 1a0b8 <ftello64@plt+0x7534>
   19ac0:	mov	r1, #1
   19ac4:	mov	r0, r4
   19ac8:	bl	128fc <__fprintf_chk@plt>
   19acc:	cmp	r5, #0
   19ad0:	beq	19cf0 <ftello64@plt+0x716c>
   19ad4:	cmp	r5, #1
   19ad8:	beq	19d40 <ftello64@plt+0x71bc>
   19adc:	cmp	r5, #2
   19ae0:	beq	19d58 <ftello64@plt+0x71d4>
   19ae4:	cmn	r5, #-268435455	; 0xf0000001
   19ae8:	bls	19d28 <ftello64@plt+0x71a4>
   19aec:	cmn	r5, #1
   19af0:	beq	19d70 <ftello64@plt+0x71ec>
   19af4:	mov	r3, r5
   19af8:	ldr	r2, [pc, #1468]	; 1a0bc <ftello64@plt+0x7538>
   19afc:	mov	r1, #1
   19b00:	mov	r0, r4
   19b04:	bl	128fc <__fprintf_chk@plt>
   19b08:	mov	r1, r4
   19b0c:	mov	r0, #10
   19b10:	bl	12a10 <putc@plt>
   19b14:	mov	r3, #0
   19b18:	add	r6, r6, #1
   19b1c:	cmp	r6, sl
   19b20:	add	r7, r7, r9
   19b24:	beq	19b50 <ftello64@plt+0x6fcc>
   19b28:	ldr	r5, [r7]
   19b2c:	rev	r5, r5
   19b30:	orrs	r2, r5, r3
   19b34:	bne	19a98 <ftello64@plt+0x6f14>
   19b38:	mov	r8, r6
   19b3c:	add	r6, r6, #1
   19b40:	cmp	r6, sl
   19b44:	mov	r3, #1
   19b48:	add	r7, r7, r9
   19b4c:	bne	19b28 <ftello64@plt+0x6fa4>
   19b50:	mov	r2, r8
   19b54:	ldr	r8, [sp, #8]
   19b58:	cmp	r3, #0
   19b5c:	mla	r8, r9, r6, r8
   19b60:	sub	r6, r6, #1
   19b64:	beq	19b80 <ftello64@plt+0x6ffc>
   19b68:	mov	r3, r2
   19b6c:	str	r6, [sp]
   19b70:	ldr	r2, [pc, #1352]	; 1a0c0 <ftello64@plt+0x753c>
   19b74:	mov	r1, #1
   19b78:	mov	r0, r4
   19b7c:	bl	128fc <__fprintf_chk@plt>
   19b80:	ldrb	r3, [r8]
   19b84:	ldr	r2, [pc, #1336]	; 1a0c4 <ftello64@plt+0x7540>
   19b88:	mov	r1, #1
   19b8c:	mov	r0, r4
   19b90:	bl	128fc <__fprintf_chk@plt>
   19b94:	ldrb	r3, [r8, #1]
   19b98:	ldr	r2, [pc, #1320]	; 1a0c8 <ftello64@plt+0x7544>
   19b9c:	mov	r1, #1
   19ba0:	mov	r0, r4
   19ba4:	bl	128fc <__fprintf_chk@plt>
   19ba8:	ldr	r3, [r8, #4]
   19bac:	ldr	r2, [pc, #1304]	; 1a0cc <ftello64@plt+0x7548>
   19bb0:	rev	r3, r3
   19bb4:	mov	r1, #1
   19bb8:	mov	r0, r4
   19bbc:	bl	128fc <__fprintf_chk@plt>
   19bc0:	ldr	r3, [r8, #8]
   19bc4:	ldr	r2, [pc, #1284]	; 1a0d0 <ftello64@plt+0x754c>
   19bc8:	rev	r3, r3
   19bcc:	mov	r1, #1
   19bd0:	mov	r0, r4
   19bd4:	bl	128fc <__fprintf_chk@plt>
   19bd8:	ldr	r3, [r8, #12]
   19bdc:	ldr	r2, [pc, #1264]	; 1a0d4 <ftello64@plt+0x7550>
   19be0:	rev	r3, r3
   19be4:	mov	r1, #1
   19be8:	mov	r0, r4
   19bec:	bl	128fc <__fprintf_chk@plt>
   19bf0:	ldr	r5, [r8, #16]
   19bf4:	ldr	r2, [pc, #1244]	; 1a0d8 <ftello64@plt+0x7554>
   19bf8:	rev	r5, r5
   19bfc:	mov	r3, r5
   19c00:	mov	r1, #1
   19c04:	mov	r0, r4
   19c08:	bl	128fc <__fprintf_chk@plt>
   19c0c:	ldr	r3, [sp, #24]
   19c10:	cmp	r5, #3
   19c14:	cmphi	r3, #23
   19c18:	bhi	19db4 <ftello64@plt+0x7230>
   19c1c:	mov	r3, r4
   19c20:	mov	r2, #10
   19c24:	mov	r1, #1
   19c28:	ldr	r0, [pc, #1196]	; 1a0dc <ftello64@plt+0x7558>
   19c2c:	ldr	r8, [sp, #44]	; 0x2c
   19c30:	bl	12650 <fwrite@plt>
   19c34:	ldr	r3, [sp, #24]
   19c38:	sub	r3, r3, #1
   19c3c:	cmp	r3, #18
   19c40:	bls	19ee8 <ftello64@plt+0x7364>
   19c44:	ldr	r3, [sp, #24]
   19c48:	cmp	r3, #0
   19c4c:	moveq	r3, #16
   19c50:	streq	r3, [sp, #24]
   19c54:	moveq	sl, r3
   19c58:	addne	r3, r3, #5
   19c5c:	movne	sl, #20
   19c60:	moveq	r3, #21
   19c64:	cmp	r8, r3
   19c68:	bcc	19f54 <ftello64@plt+0x73d0>
   19c6c:	sub	r9, r8, sl
   19c70:	add	r9, fp, r9
   19c74:	ldr	r7, [pc, #1124]	; 1a0e0 <ftello64@plt+0x755c>
   19c78:	mov	r5, r9
   19c7c:	add	r6, fp, r8
   19c80:	ldrb	r3, [r5], #1
   19c84:	mov	r2, r7
   19c88:	mov	r1, #1
   19c8c:	mov	r0, r4
   19c90:	bl	128fc <__fprintf_chk@plt>
   19c94:	cmp	r6, r5
   19c98:	bne	19c80 <ftello64@plt+0x70fc>
   19c9c:	cmp	sl, #16
   19ca0:	beq	19e08 <ftello64@plt+0x7284>
   19ca4:	ldr	r3, [sp, #24]
   19ca8:	mov	r2, fp
   19cac:	sub	r3, r8, r3
   19cb0:	add	r1, sp, #48	; 0x30
   19cb4:	mov	r0, #2
   19cb8:	bl	12980 <gcry_md_hash_buffer@plt>
   19cbc:	mov	r2, sl
   19cc0:	add	r1, sp, #48	; 0x30
   19cc4:	mov	r0, r9
   19cc8:	bl	1253c <memcmp@plt>
   19ccc:	cmp	r0, #0
   19cd0:	bne	19e38 <ftello64@plt+0x72b4>
   19cd4:	mov	r3, r4
   19cd8:	mov	r2, #9
   19cdc:	mov	r1, #1
   19ce0:	ldr	r0, [pc, #1020]	; 1a0e4 <ftello64@plt+0x7560>
   19ce4:	bl	12650 <fwrite@plt>
   19ce8:	mov	r0, #0
   19cec:	b	19898 <ftello64@plt+0x6d14>
   19cf0:	mov	r3, r4
   19cf4:	mov	r2, #13
   19cf8:	mov	r1, #1
   19cfc:	ldr	r0, [pc, #996]	; 1a0e8 <ftello64@plt+0x7564>
   19d00:	bl	12650 <fwrite@plt>
   19d04:	b	19b08 <ftello64@plt+0x6f84>
   19d08:	sub	r3, r6, #1
   19d0c:	str	r3, [sp]
   19d10:	ldr	r2, [pc, #936]	; 1a0c0 <ftello64@plt+0x753c>
   19d14:	mov	r3, r8
   19d18:	mov	r1, #1
   19d1c:	mov	r0, r4
   19d20:	bl	128fc <__fprintf_chk@plt>
   19d24:	b	19ab8 <ftello64@plt+0x6f34>
   19d28:	mov	r3, r5
   19d2c:	ldr	r2, [pc, #952]	; 1a0ec <ftello64@plt+0x7568>
   19d30:	mov	r1, #1
   19d34:	mov	r0, r4
   19d38:	bl	128fc <__fprintf_chk@plt>
   19d3c:	b	19b08 <ftello64@plt+0x6f84>
   19d40:	mov	r1, r5
   19d44:	mov	r3, r4
   19d48:	mov	r2, #13
   19d4c:	ldr	r0, [pc, #924]	; 1a0f0 <ftello64@plt+0x756c>
   19d50:	bl	12650 <fwrite@plt>
   19d54:	b	19b08 <ftello64@plt+0x6f84>
   19d58:	mov	r3, r4
   19d5c:	mov	r2, #15
   19d60:	mov	r1, #1
   19d64:	ldr	r0, [pc, #904]	; 1a0f4 <ftello64@plt+0x7570>
   19d68:	bl	12650 <fwrite@plt>
   19d6c:	b	19b08 <ftello64@plt+0x6f84>
   19d70:	mov	r3, r4
   19d74:	mov	r2, #24
   19d78:	mov	r1, #1
   19d7c:	ldr	r0, [pc, #884]	; 1a0f8 <ftello64@plt+0x7574>
   19d80:	bl	12650 <fwrite@plt>
   19d84:	b	19b08 <ftello64@plt+0x6f84>
   19d88:	mov	r2, r3
   19d8c:	ldr	r3, [sp, #36]	; 0x24
   19d90:	cmp	r2, r3
   19d94:	bcc	1945c <ftello64@plt+0x68d8>
   19d98:	add	r6, r6, #4
   19d9c:	cmp	r2, r6
   19da0:	bcc	1945c <ftello64@plt+0x68d8>
   19da4:	add	r3, r3, #4
   19da8:	cmp	r2, r3
   19dac:	bcs	19478 <ftello64@plt+0x68f4>
   19db0:	b	1945c <ftello64@plt+0x68d8>
   19db4:	ldr	r1, [sp, #36]	; 0x24
   19db8:	ldr	r3, [sp, #44]	; 0x2c
   19dbc:	ldr	r2, [pc, #824]	; 1a0fc <ftello64@plt+0x7578>
   19dc0:	add	r3, r1, r3
   19dc4:	ldr	r1, [sp, #28]
   19dc8:	mov	r0, r4
   19dcc:	sub	r3, r3, r1
   19dd0:	mov	r1, #1
   19dd4:	ldr	r3, [fp, r3]
   19dd8:	mov	sl, #20
   19ddc:	rev	r3, r3
   19de0:	bl	128fc <__fprintf_chk@plt>
   19de4:	mov	r3, r4
   19de8:	mov	r2, #10
   19dec:	mov	r1, #1
   19df0:	ldr	r0, [pc, #740]	; 1a0dc <ftello64@plt+0x7558>
   19df4:	ldr	r8, [sp, #44]	; 0x2c
   19df8:	bl	12650 <fwrite@plt>
   19dfc:	ldr	r3, [sp, #24]
   19e00:	add	r3, r3, #5
   19e04:	b	19c64 <ftello64@plt+0x70e0>
   19e08:	sub	r8, r8, #16
   19e0c:	mov	r3, r8
   19e10:	add	r1, sp, #48	; 0x30
   19e14:	mov	r2, fp
   19e18:	mov	r0, #1
   19e1c:	bl	12980 <gcry_md_hash_buffer@plt>
   19e20:	mov	r2, sl
   19e24:	add	r1, sp, #48	; 0x30
   19e28:	add	r0, fp, r8
   19e2c:	bl	1253c <memcmp@plt>
   19e30:	cmp	r0, #0
   19e34:	beq	19cd4 <ftello64@plt+0x7150>
   19e38:	mov	r3, r4
   19e3c:	mov	r2, #7
   19e40:	mov	r1, #1
   19e44:	ldr	r0, [pc, #692]	; 1a100 <ftello64@plt+0x757c>
   19e48:	bl	12650 <fwrite@plt>
   19e4c:	b	19ce8 <ftello64@plt+0x7164>
   19e50:	mov	r3, r4
   19e54:	mov	r2, #4
   19e58:	mov	r1, #1
   19e5c:	ldr	r0, [pc, #672]	; 1a104 <ftello64@plt+0x7580>
   19e60:	bl	12650 <fwrite@plt>
   19e64:	b	19680 <ftello64@plt+0x6afc>
   19e68:	mov	r3, r4
   19e6c:	mov	r2, #17
   19e70:	mov	r1, #1
   19e74:	ldr	r0, [pc, #652]	; 1a108 <ftello64@plt+0x7584>
   19e78:	bl	12650 <fwrite@plt>
   19e7c:	ldrh	r3, [fp, #18]
   19e80:	ldr	r2, [pc, #428]	; 1a034 <ftello64@plt+0x74b0>
   19e84:	mov	r1, #1
   19e88:	rev16	r3, r3
   19e8c:	mov	r0, r4
   19e90:	uxth	r3, r3
   19e94:	bl	128fc <__fprintf_chk@plt>
   19e98:	b	19620 <ftello64@plt+0x6a9c>
   19e9c:	mov	r3, r4
   19ea0:	mov	r2, #2
   19ea4:	mov	r1, #1
   19ea8:	ldr	r0, [pc, #604]	; 1a10c <ftello64@plt+0x7588>
   19eac:	bl	12650 <fwrite@plt>
   19eb0:	tst	r6, #1
   19eb4:	and	r6, r6, #2
   19eb8:	bne	19f84 <ftello64@plt+0x7400>
   19ebc:	cmp	r6, #0
   19ec0:	beq	19ed8 <ftello64@plt+0x7354>
   19ec4:	mov	r3, r4
   19ec8:	mov	r2, #9
   19ecc:	mov	r1, #1
   19ed0:	ldr	r0, [pc, #568]	; 1a110 <ftello64@plt+0x758c>
   19ed4:	bl	12650 <fwrite@plt>
   19ed8:	mov	r1, r4
   19edc:	mov	r0, #41	; 0x29
   19ee0:	bl	12a10 <putc@plt>
   19ee4:	b	193fc <ftello64@plt+0x6878>
   19ee8:	mov	r3, r4
   19eec:	mov	r2, #37	; 0x25
   19ef0:	mov	r1, #1
   19ef4:	ldr	r0, [pc, #536]	; 1a114 <ftello64@plt+0x7590>
   19ef8:	bl	12650 <fwrite@plt>
   19efc:	b	19ce8 <ftello64@plt+0x7164>
   19f00:	ldrb	r3, [fp, #9]
   19f04:	cmp	r3, #66	; 0x42
   19f08:	bne	19928 <ftello64@plt+0x6da4>
   19f0c:	ldrb	r3, [fp, #10]
   19f10:	cmp	r3, #88	; 0x58
   19f14:	bne	19928 <ftello64@plt+0x6da4>
   19f18:	ldrb	r3, [fp, #11]
   19f1c:	cmp	r3, #102	; 0x66
   19f20:	bne	19928 <ftello64@plt+0x6da4>
   19f24:	b	1993c <ftello64@plt+0x6db8>
   19f28:	mov	r3, r4
   19f2c:	mov	r2, #2
   19f30:	mov	r1, #1
   19f34:	ldr	r0, [pc, #464]	; 1a10c <ftello64@plt+0x7588>
   19f38:	bl	12650 <fwrite@plt>
   19f3c:	tst	r5, #2
   19f40:	bne	19f6c <ftello64@plt+0x73e8>
   19f44:	mov	r1, r4
   19f48:	mov	r0, #41	; 0x29
   19f4c:	bl	12a10 <putc@plt>
   19f50:	b	19910 <ftello64@plt+0x6d8c>
   19f54:	mov	r3, r4
   19f58:	mov	r2, #32
   19f5c:	mov	r1, #1
   19f60:	ldr	r0, [pc, #432]	; 1a118 <ftello64@plt+0x7594>
   19f64:	bl	12650 <fwrite@plt>
   19f68:	b	19ce8 <ftello64@plt+0x7164>
   19f6c:	mov	r3, r4
   19f70:	mov	r2, #7
   19f74:	mov	r1, #1
   19f78:	ldr	r0, [pc, #412]	; 1a11c <ftello64@plt+0x7598>
   19f7c:	bl	12650 <fwrite@plt>
   19f80:	b	19f44 <ftello64@plt+0x73c0>
   19f84:	mov	r3, r4
   19f88:	mov	r2, #6
   19f8c:	mov	r1, #1
   19f90:	ldr	r0, [pc, #392]	; 1a120 <ftello64@plt+0x759c>
   19f94:	bl	12650 <fwrite@plt>
   19f98:	cmp	r6, #0
   19f9c:	beq	19ed8 <ftello64@plt+0x7354>
   19fa0:	mov	r1, r4
   19fa4:	mov	r0, #44	; 0x2c
   19fa8:	bl	12a10 <putc@plt>
   19fac:	b	19ec4 <ftello64@plt+0x7340>
   19fb0:	mov	r3, r4
   19fb4:	mov	r2, #17
   19fb8:	mov	r1, #1
   19fbc:	ldr	r0, [pc, #352]	; 1a124 <ftello64@plt+0x75a0>
   19fc0:	bl	12650 <fwrite@plt>
   19fc4:	mvn	r0, #0
   19fc8:	b	19898 <ftello64@plt+0x6d14>
   19fcc:	bl	12590 <__stack_chk_fail@plt>
   19fd0:	mov	r3, r5
   19fd4:	ldr	r2, [pc, #332]	; 1a128 <ftello64@plt+0x75a4>
   19fd8:	mov	r1, #1
   19fdc:	mov	r0, r4
   19fe0:	bl	128fc <__fprintf_chk@plt>
   19fe4:	mov	r3, r4
   19fe8:	mov	r2, #28
   19fec:	mov	r1, #1
   19ff0:	ldr	r0, [pc, #308]	; 1a12c <ftello64@plt+0x75a8>
   19ff4:	bl	12650 <fwrite@plt>
   19ff8:	mov	r0, #0
   19ffc:	b	19898 <ftello64@plt+0x6d14>
   1a000:	andeq	lr, r3, r0, lsl fp
   1a004:	andeq	fp, r2, r4, ror r2
   1a008:	andeq	fp, r2, r4, asr #4
   1a00c:	andeq	fp, r2, r4, lsr r3
   1a010:	andeq	fp, r2, r4, lsr #5
   1a014:	andeq	fp, r2, r0, ror r3
   1a018:	muleq	r2, r8, r3
   1a01c:	andeq	fp, r2, ip, lsr #7
   1a020:	andeq	fp, r2, r0, asr #7
   1a024:	andeq	fp, r2, r4, ror #7
   1a028:	strdeq	fp, [r2], -r4
   1a02c:	andeq	fp, r2, r0, lsr r4
   1a030:	muleq	r2, r8, ip
   1a034:	andeq	fp, r2, r8, lsl r4
   1a038:	andeq	fp, r2, r8, asr r4
   1a03c:	andeq	fp, r2, r8, ror #8
   1a040:	andeq	fp, r2, r0, lsl #9
   1a044:	muleq	r2, r0, r4
   1a048:	andeq	fp, r2, r8, lsr #9
   1a04c:			; <UNDEFINED> instruction: 0x0002b4bc
   1a050:	andeq	fp, r2, ip, asr #9
   1a054:	andeq	fp, r2, ip, asr #10
   1a058:	andeq	fp, r2, r0, ror #10
   1a05c:	andeq	fp, r2, r4, ror r5
   1a060:	andeq	fp, r2, r8, lsl r5
   1a064:	andeq	fp, r2, r0, lsl #11
   1a068:	muleq	r2, r8, r5
   1a06c:			; <UNDEFINED> instruction: 0x0002b5b0
   1a070:	andeq	fp, r2, r4, asr #11
   1a074:	ldrdeq	fp, [r2], -r8
   1a078:	andeq	fp, r2, r4, ror #11
   1a07c:	strdeq	fp, [r2], -ip
   1a080:	andeq	fp, r2, r4, lsl #5
   1a084:	muleq	r2, r4, r2
   1a088:			; <UNDEFINED> instruction: 0x0002b2b4
   1a08c:	ldrdeq	fp, [r2], -r8
   1a090:	strdeq	fp, [r2], -r8
   1a094:	andeq	fp, r2, ip, lsl #6
   1a098:	andeq	fp, r2, r0, lsr #6
   1a09c:	andeq	fp, r2, r4, ror #9
   1a0a0:	strdeq	fp, [r2], -r8
   1a0a4:	andeq	fp, r2, ip, lsl #10
   1a0a8:	andeq	fp, r2, ip, lsl r5
   1a0ac:	andeq	fp, r2, r4, lsr r5
   1a0b0:	andeq	fp, r2, r4, lsl r6
   1a0b4:	andeq	fp, r2, r4, lsr #12
   1a0b8:	andeq	fp, r2, r0, ror #12
   1a0bc:	ldrdeq	fp, [r2], -r0
   1a0c0:	andeq	fp, r2, ip, lsr r6
   1a0c4:	andeq	fp, r2, r8, ror #13
   1a0c8:	strdeq	fp, [r2], -r8
   1a0cc:	andeq	fp, r2, ip, lsl #14
   1a0d0:	andeq	fp, r2, r0, lsr #14
   1a0d4:	andeq	fp, r2, r8, lsr r7
   1a0d8:	andeq	fp, r2, ip, asr #14
   1a0dc:	andeq	fp, r2, ip, ror r7
   1a0e0:	ldrdeq	fp, [r2], -r4
   1a0e4:	ldrdeq	fp, [r2], -ip
   1a0e8:	andeq	fp, r2, r4, ror r6
   1a0ec:	andeq	fp, r2, r4, lsr #13
   1a0f0:	andeq	fp, r2, r4, lsl #13
   1a0f4:	muleq	r2, r4, r6
   1a0f8:			; <UNDEFINED> instruction: 0x0002b6b4
   1a0fc:	andeq	fp, r2, r4, ror #14
   1a100:	andeq	fp, r2, r8, ror #15
   1a104:			; <UNDEFINED> instruction: 0x0002b4b4
   1a108:	andeq	fp, r2, r4, lsl #8
   1a10c:	andeq	fp, r2, r4, asr #5
   1a110:	andeq	fp, r2, ip, lsl #7
   1a114:	andeq	fp, r2, r8, lsl #15
   1a118:			; <UNDEFINED> instruction: 0x0002b7b0
   1a11c:	andeq	fp, r2, r8, asr #5
   1a120:	andeq	fp, r2, r4, lsl #7
   1a124:	andeq	fp, r2, r0, lsr r2
   1a128:	andeq	fp, r2, r4, asr #6
   1a12c:	andeq	fp, r2, r0, asr r3
   1a130:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a134:	sub	sp, sp, #108	; 0x6c
   1a138:	ldr	fp, [pc, #876]	; 1a4ac <ftello64@plt+0x7928>
   1a13c:	str	r0, [sp, #36]	; 0x24
   1a140:	mov	r6, r2
   1a144:	ldr	r3, [fp]
   1a148:	mov	r2, #48	; 0x30
   1a14c:	mov	r8, r1
   1a150:	add	r0, sp, #52	; 0x34
   1a154:	mov	r1, #0
   1a158:	str	r3, [sp, #100]	; 0x64
   1a15c:	bl	12884 <memset@plt>
   1a160:	mov	r1, r6
   1a164:	add	r0, sp, #36	; 0x24
   1a168:	bl	1912c <ftello64@plt+0x65a8>
   1a16c:	subs	r7, r0, #0
   1a170:	beq	1a474 <ftello64@plt+0x78f0>
   1a174:	ldr	r9, [pc, #820]	; 1a4b0 <ftello64@plt+0x792c>
   1a178:	ldr	sl, [pc, #820]	; 1a4b4 <ftello64@plt+0x7930>
   1a17c:	mov	r5, #0
   1a180:	mov	r2, #0
   1a184:	mov	r1, r7
   1a188:	add	r0, sp, #44	; 0x2c
   1a18c:	bl	15218 <ftello64@plt+0x2694>
   1a190:	uxth	r3, r0
   1a194:	cmp	r3, #67	; 0x43
   1a198:	mov	r4, r0
   1a19c:	beq	1a2d4 <ftello64@plt+0x7750>
   1a1a0:	cmp	r0, #0
   1a1a4:	bne	1a36c <ftello64@plt+0x77e8>
   1a1a8:	cmp	r8, #0
   1a1ac:	beq	1a29c <ftello64@plt+0x7718>
   1a1b0:	add	r1, sp, #48	; 0x30
   1a1b4:	ldr	r0, [sp, #44]	; 0x2c
   1a1b8:	bl	15194 <ftello64@plt+0x2610>
   1a1bc:	ldr	r2, [sp, #48]	; 0x30
   1a1c0:	cmp	r2, #31
   1a1c4:	bls	1a488 <ftello64@plt+0x7904>
   1a1c8:	ldr	r3, [r0]
   1a1cc:	rev	r3, r3
   1a1d0:	cmp	r2, r3
   1a1d4:	strcs	r3, [sp, #48]	; 0x30
   1a1d8:	ldrcc	r3, [sp, #56]	; 0x38
   1a1dc:	ldrb	r2, [r0, #4]
   1a1e0:	addcc	r3, r3, #1
   1a1e4:	strcc	r3, [sp, #56]	; 0x38
   1a1e8:	ldr	r3, [sp, #60]	; 0x3c
   1a1ec:	add	r3, r3, #1
   1a1f0:	str	r3, [sp, #60]	; 0x3c
   1a1f4:	cmp	r2, #3
   1a1f8:	ldrls	pc, [pc, r2, lsl #2]
   1a1fc:	b	1a49c <ftello64@plt+0x7918>
   1a200:	andeq	sl, r1, ip, lsl #5
   1a204:	andeq	sl, r1, r0, ror r2
   1a208:	andeq	sl, r1, r0, ror #4
   1a20c:	andeq	sl, r1, r0, lsl r2
   1a210:	ldr	r3, [sp, #76]	; 0x4c
   1a214:	add	r3, r3, #1
   1a218:	str	r3, [sp, #76]	; 0x4c
   1a21c:	ldr	r3, [sp, #48]	; 0x30
   1a220:	cmp	r3, #39	; 0x27
   1a224:	bls	1a488 <ftello64@plt+0x7904>
   1a228:	ldrh	r3, [r0, #6]
   1a22c:	rev16	r3, r3
   1a230:	uxth	r3, r3
   1a234:	cmp	r3, #0
   1a238:	beq	1a344 <ftello64@plt+0x77c0>
   1a23c:	tst	r3, #1
   1a240:	ldrne	r2, [sp, #88]	; 0x58
   1a244:	addne	r2, r2, #1
   1a248:	strne	r2, [sp, #88]	; 0x58
   1a24c:	tst	r3, #2
   1a250:	ldrne	r3, [sp, #92]	; 0x5c
   1a254:	addne	r3, r3, #1
   1a258:	strne	r3, [sp, #92]	; 0x5c
   1a25c:	b	1a27c <ftello64@plt+0x76f8>
   1a260:	ldr	r3, [sp, #72]	; 0x48
   1a264:	add	r3, r3, #1
   1a268:	str	r3, [sp, #72]	; 0x48
   1a26c:	b	1a21c <ftello64@plt+0x7698>
   1a270:	ldr	r3, [sp, #68]	; 0x44
   1a274:	add	r3, r3, #1
   1a278:	str	r3, [sp, #68]	; 0x44
   1a27c:	ldr	r0, [sp, #44]	; 0x2c
   1a280:	bl	146e4 <ftello64@plt+0x1b60>
   1a284:	add	r5, r5, #1
   1a288:	b	1a180 <ftello64@plt+0x75fc>
   1a28c:	ldr	r3, [sp, #64]	; 0x40
   1a290:	add	r3, r3, #1
   1a294:	str	r3, [sp, #64]	; 0x40
   1a298:	b	1a27c <ftello64@plt+0x76f8>
   1a29c:	mov	r3, r5
   1a2a0:	mov	r2, r9
   1a2a4:	mov	r1, #1
   1a2a8:	mov	r0, r6
   1a2ac:	bl	128fc <__fprintf_chk@plt>
   1a2b0:	mov	r1, r6
   1a2b4:	ldr	r0, [sp, #44]	; 0x2c
   1a2b8:	bl	19310 <ftello64@plt+0x678c>
   1a2bc:	mov	r3, r6
   1a2c0:	mov	r2, #11
   1a2c4:	mov	r1, #1
   1a2c8:	mov	r0, sl
   1a2cc:	bl	12650 <fwrite@plt>
   1a2d0:	b	1a27c <ftello64@plt+0x76f8>
   1a2d4:	lsr	r3, r0, #24
   1a2d8:	and	r3, r3, #127	; 0x7f
   1a2dc:	cmp	r3, #8
   1a2e0:	beq	1a354 <ftello64@plt+0x77d0>
   1a2e4:	mov	r0, r4
   1a2e8:	ldr	r5, [sp, #36]	; 0x24
   1a2ec:	bl	129f8 <gpg_strerror@plt>
   1a2f0:	mov	r3, r5
   1a2f4:	ldr	r2, [pc, #444]	; 1a4b8 <ftello64@plt+0x7934>
   1a2f8:	mov	r1, #1
   1a2fc:	str	r0, [sp]
   1a300:	mov	r0, r6
   1a304:	bl	128fc <__fprintf_chk@plt>
   1a308:	ldr	r3, [pc, #428]	; 1a4bc <ftello64@plt+0x7938>
   1a30c:	ldr	r3, [r3]
   1a310:	cmp	r3, r7
   1a314:	beq	1a320 <ftello64@plt+0x779c>
   1a318:	mov	r0, r7
   1a31c:	bl	12938 <fclose@plt>
   1a320:	cmp	r8, #0
   1a324:	bne	1a37c <ftello64@plt+0x77f8>
   1a328:	ldr	r2, [sp, #100]	; 0x64
   1a32c:	ldr	r3, [fp]
   1a330:	mov	r0, r4
   1a334:	cmp	r2, r3
   1a338:	bne	1a498 <ftello64@plt+0x7914>
   1a33c:	add	sp, sp, #108	; 0x6c
   1a340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a344:	ldr	r3, [sp, #84]	; 0x54
   1a348:	add	r3, r3, #1
   1a34c:	str	r3, [sp, #84]	; 0x54
   1a350:	b	1a27c <ftello64@plt+0x76f8>
   1a354:	cmp	r8, #0
   1a358:	beq	1a40c <ftello64@plt+0x7888>
   1a35c:	ldr	r3, [sp, #96]	; 0x60
   1a360:	add	r3, r3, #1
   1a364:	str	r3, [sp, #96]	; 0x60
   1a368:	b	1a284 <ftello64@plt+0x7700>
   1a36c:	cmn	r0, #1
   1a370:	moveq	r4, #0
   1a374:	beq	1a308 <ftello64@plt+0x7784>
   1a378:	b	1a2e4 <ftello64@plt+0x7760>
   1a37c:	ldr	r2, [sp, #92]	; 0x5c
   1a380:	ldr	r3, [sp, #88]	; 0x58
   1a384:	ldr	r0, [sp, #76]	; 0x4c
   1a388:	ldr	r1, [sp, #72]	; 0x48
   1a38c:	ldr	ip, [sp, #84]	; 0x54
   1a390:	str	r2, [sp, #24]
   1a394:	str	r3, [sp, #20]
   1a398:	ldr	r2, [sp, #64]	; 0x40
   1a39c:	ldr	r3, [sp, #68]	; 0x44
   1a3a0:	str	r0, [sp, #12]
   1a3a4:	str	r1, [sp, #8]
   1a3a8:	str	r2, [sp, #4]
   1a3ac:	str	r3, [sp]
   1a3b0:	str	ip, [sp, #16]
   1a3b4:	ldr	r3, [sp, #60]	; 0x3c
   1a3b8:	ldr	r2, [pc, #256]	; 1a4c0 <ftello64@plt+0x793c>
   1a3bc:	mov	r1, #1
   1a3c0:	mov	r0, r6
   1a3c4:	bl	128fc <__fprintf_chk@plt>
   1a3c8:	ldr	r3, [sp, #96]	; 0x60
   1a3cc:	cmp	r3, #0
   1a3d0:	bne	1a460 <ftello64@plt+0x78dc>
   1a3d4:	ldr	r3, [sp, #80]	; 0x50
   1a3d8:	cmp	r3, #0
   1a3dc:	bne	1a44c <ftello64@plt+0x78c8>
   1a3e0:	ldr	r3, [sp, #52]	; 0x34
   1a3e4:	cmp	r3, #0
   1a3e8:	bne	1a438 <ftello64@plt+0x78b4>
   1a3ec:	ldr	r3, [sp, #56]	; 0x38
   1a3f0:	cmp	r3, #0
   1a3f4:	beq	1a328 <ftello64@plt+0x77a4>
   1a3f8:	mov	r0, r6
   1a3fc:	ldr	r2, [pc, #192]	; 1a4c4 <ftello64@plt+0x7940>
   1a400:	mov	r1, #1
   1a404:	bl	128fc <__fprintf_chk@plt>
   1a408:	b	1a328 <ftello64@plt+0x77a4>
   1a40c:	mov	r3, r5
   1a410:	mov	r2, r9
   1a414:	mov	r1, #1
   1a418:	mov	r0, r6
   1a41c:	bl	128fc <__fprintf_chk@plt>
   1a420:	mov	r3, r6
   1a424:	mov	r2, #30
   1a428:	mov	r1, #1
   1a42c:	ldr	r0, [pc, #148]	; 1a4c8 <ftello64@plt+0x7944>
   1a430:	bl	12650 <fwrite@plt>
   1a434:	b	1a284 <ftello64@plt+0x7700>
   1a438:	ldr	r2, [pc, #140]	; 1a4cc <ftello64@plt+0x7948>
   1a43c:	mov	r1, #1
   1a440:	mov	r0, r6
   1a444:	bl	128fc <__fprintf_chk@plt>
   1a448:	b	1a3ec <ftello64@plt+0x7868>
   1a44c:	ldr	r2, [pc, #124]	; 1a4d0 <ftello64@plt+0x794c>
   1a450:	mov	r1, #1
   1a454:	mov	r0, r6
   1a458:	bl	128fc <__fprintf_chk@plt>
   1a45c:	b	1a3e0 <ftello64@plt+0x785c>
   1a460:	ldr	r2, [pc, #108]	; 1a4d4 <ftello64@plt+0x7950>
   1a464:	mov	r1, #1
   1a468:	mov	r0, r6
   1a46c:	bl	128fc <__fprintf_chk@plt>
   1a470:	b	1a3d4 <ftello64@plt+0x7850>
   1a474:	bl	1280c <gpg_err_code_from_syserror@plt>
   1a478:	subs	r4, r0, #0
   1a47c:	uxthne	r4, r4
   1a480:	orrne	r4, r4, #134217728	; 0x8000000
   1a484:	b	1a328 <ftello64@plt+0x77a4>
   1a488:	ldr	r3, [sp, #52]	; 0x34
   1a48c:	add	r3, r3, #1
   1a490:	str	r3, [sp, #52]	; 0x34
   1a494:	b	1a27c <ftello64@plt+0x76f8>
   1a498:	bl	12590 <__stack_chk_fail@plt>
   1a49c:	ldr	r3, [sp, #80]	; 0x50
   1a4a0:	add	r3, r3, #1
   1a4a4:	str	r3, [sp, #80]	; 0x50
   1a4a8:	b	1a27c <ftello64@plt+0x76f8>
   1a4ac:	andeq	lr, r3, r0, lsl fp
   1a4b0:	strdeq	fp, [r2], -r0
   1a4b4:	andeq	fp, r2, r4, lsr #16
   1a4b8:	andeq	fp, r2, r0, lsr r8
   1a4bc:	andeq	pc, r3, r8, lsr r1	; <UNPREDICTABLE>
   1a4c0:	andeq	fp, r2, ip, asr #16
   1a4c4:	muleq	r2, r8, r9
   1a4c8:	andeq	fp, r2, r4, lsl #16
   1a4cc:	andeq	fp, r2, r0, ror r9
   1a4d0:	andeq	fp, r2, r0, asr r9
   1a4d4:	andeq	fp, r2, r0, lsr r9
   1a4d8:	ldr	r3, [pc, #1004]	; 1a8cc <ftello64@plt+0x7d48>
   1a4dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a4e0:	sub	sp, sp, #124	; 0x7c
   1a4e4:	ldr	r3, [r3]
   1a4e8:	mov	r5, #0
   1a4ec:	str	r0, [sp, #20]
   1a4f0:	mov	r1, r2
   1a4f4:	add	r0, sp, #20
   1a4f8:	mov	sl, r2
   1a4fc:	str	r3, [sp, #116]	; 0x74
   1a500:	str	r5, [sp, #36]	; 0x24
   1a504:	str	r5, [sp, #32]
   1a508:	str	r5, [sp, #40]	; 0x28
   1a50c:	str	r5, [sp, #44]	; 0x2c
   1a510:	str	r5, [sp, #48]	; 0x30
   1a514:	bl	1912c <ftello64@plt+0x65a8>
   1a518:	subs	r8, r0, #0
   1a51c:	beq	1a818 <ftello64@plt+0x7c94>
   1a520:	ldr	r0, [pc, #936]	; 1a8d0 <ftello64@plt+0x7d4c>
   1a524:	bl	126f8 <malloc@plt>
   1a528:	subs	r9, r0, #0
   1a52c:	movne	r6, r5
   1a530:	movne	r7, r5
   1a534:	movne	fp, #1000	; 0x3e8
   1a538:	strne	sl, [sp, #12]
   1a53c:	bne	1a5fc <ftello64@plt+0x7a78>
   1a540:	b	1a884 <ftello64@plt+0x7d00>
   1a544:	ldr	r1, [sp, #28]
   1a548:	cmp	r1, #39	; 0x27
   1a54c:	bls	1a668 <ftello64@plt+0x7ae4>
   1a550:	ldr	r2, [r0, #8]
   1a554:	ldr	r3, [r0, #12]
   1a558:	rev	r2, r2
   1a55c:	cmp	r1, r2
   1a560:	rev	r3, r3
   1a564:	bcc	1a668 <ftello64@plt+0x7ae4>
   1a568:	cmp	r1, r3
   1a56c:	bcc	1a668 <ftello64@plt+0x7ae4>
   1a570:	cmp	r1, r2, lsl #1
   1a574:	bcc	1a668 <ftello64@plt+0x7ae4>
   1a578:	add	r4, sp, #52	; 0x34
   1a57c:	add	r2, r0, r2
   1a580:	mov	r1, r4
   1a584:	mov	r0, #2
   1a588:	bl	12980 <gcry_md_hash_buffer@plt>
   1a58c:	mov	r2, #20
   1a590:	add	r1, sp, #32
   1a594:	mov	r0, r4
   1a598:	bl	1253c <memcmp@plt>
   1a59c:	cmp	r0, #0
   1a5a0:	beq	1a5f0 <ftello64@plt+0x7a6c>
   1a5a4:	cmp	fp, r5
   1a5a8:	bhi	1a5cc <ftello64@plt+0x7a48>
   1a5ac:	add	fp, fp, #1000	; 0x3e8
   1a5b0:	mov	r0, r9
   1a5b4:	add	r1, fp, fp, lsl #1
   1a5b8:	lsl	r1, r1, #3
   1a5bc:	bl	125c0 <realloc@plt>
   1a5c0:	cmp	r0, #0
   1a5c4:	beq	1a834 <ftello64@plt+0x7cb0>
   1a5c8:	mov	r9, r0
   1a5cc:	ldm	r4!, {r0, r1, r2, r3}
   1a5d0:	add	lr, r5, r5, lsl #1
   1a5d4:	add	r5, r5, #1
   1a5d8:	add	ip, r9, lr, lsl #3
   1a5dc:	add	ip, ip, #4
   1a5e0:	ldr	r4, [r4]
   1a5e4:	str	r6, [r9, lr, lsl #3]
   1a5e8:	stmia	ip!, {r0, r1, r2, r3}
   1a5ec:	str	r4, [ip]
   1a5f0:	ldr	r0, [sp, #24]
   1a5f4:	add	r6, r6, #1
   1a5f8:	bl	146e4 <ftello64@plt+0x1b60>
   1a5fc:	mov	r2, #0
   1a600:	mov	r1, r8
   1a604:	add	r0, sp, #24
   1a608:	bl	15218 <ftello64@plt+0x2694>
   1a60c:	subs	sl, r0, #0
   1a610:	bne	1a688 <ftello64@plt+0x7b04>
   1a614:	add	r1, sp, #28
   1a618:	ldr	r0, [sp, #24]
   1a61c:	bl	15194 <ftello64@plt+0x2610>
   1a620:	ldr	r2, [sp, #28]
   1a624:	cmp	r2, #31
   1a628:	bls	1a668 <ftello64@plt+0x7ae4>
   1a62c:	ldr	r3, [r0]
   1a630:	rev	r3, r3
   1a634:	cmp	r2, r3
   1a638:	strhi	r3, [sp, #28]
   1a63c:	ldrb	r3, [r0, #4]
   1a640:	sub	r3, r3, #2
   1a644:	cmp	r3, #1
   1a648:	bls	1a544 <ftello64@plt+0x79c0>
   1a64c:	add	r4, sp, #52	; 0x34
   1a650:	str	r7, [sp, #52]	; 0x34
   1a654:	str	r7, [r4, #4]
   1a658:	str	r7, [r4, #8]
   1a65c:	str	r7, [r4, #12]
   1a660:	str	r7, [r4, #16]
   1a664:	b	1a58c <ftello64@plt+0x7a08>
   1a668:	ldr	r2, [sp, #20]
   1a66c:	mov	r3, r6
   1a670:	str	r2, [sp]
   1a674:	mov	r1, #1
   1a678:	ldr	r2, [pc, #596]	; 1a8d4 <ftello64@plt+0x7d50>
   1a67c:	ldr	r0, [sp, #12]
   1a680:	bl	128fc <__fprintf_chk@plt>
   1a684:	b	1a5f0 <ftello64@plt+0x7a6c>
   1a688:	mov	r3, sl
   1a68c:	cmn	r3, #1
   1a690:	moveq	r3, #0
   1a694:	str	sl, [sp, #16]
   1a698:	ldr	sl, [sp, #12]
   1a69c:	streq	r3, [sp, #16]
   1a6a0:	bne	1a7e4 <ftello64@plt+0x7c60>
   1a6a4:	ldr	r3, [pc, #556]	; 1a8d8 <ftello64@plt+0x7d54>
   1a6a8:	ldr	r3, [r3]
   1a6ac:	cmp	r3, r8
   1a6b0:	beq	1a6bc <ftello64@plt+0x7b38>
   1a6b4:	mov	r0, r8
   1a6b8:	bl	12938 <fclose@plt>
   1a6bc:	ldr	r3, [pc, #536]	; 1a8dc <ftello64@plt+0x7d58>
   1a6c0:	mov	r2, #24
   1a6c4:	mov	r1, r5
   1a6c8:	mov	r0, r9
   1a6cc:	bl	12a4c <qsort@plt>
   1a6d0:	cmp	r5, #1
   1a6d4:	movhi	r6, #1
   1a6d8:	movhi	r3, #0
   1a6dc:	bhi	1a6f4 <ftello64@plt+0x7b70>
   1a6e0:	b	1a7bc <ftello64@plt+0x7c38>
   1a6e4:	cmp	r5, r7
   1a6e8:	mov	r3, r6
   1a6ec:	mov	r6, r7
   1a6f0:	bls	1a7bc <ftello64@plt+0x7c38>
   1a6f4:	add	fp, r3, r3, lsl #1
   1a6f8:	add	r4, r6, r6, lsl #1
   1a6fc:	add	r8, r9, fp, lsl #3
   1a700:	lsl	r4, r4, #3
   1a704:	add	r8, r8, #4
   1a708:	add	r1, r9, r4
   1a70c:	mov	r0, r8
   1a710:	add	r1, r1, #4
   1a714:	mov	r2, #20
   1a718:	bl	1253c <memcmp@plt>
   1a71c:	add	r7, r6, #1
   1a720:	cmp	r0, #0
   1a724:	bne	1a6e4 <ftello64@plt+0x7b60>
   1a728:	add	r2, sp, #52	; 0x34
   1a72c:	mov	r1, #20
   1a730:	mov	r0, r8
   1a734:	bl	24ec0 <ftello64@plt+0x1233c>
   1a738:	ldr	r2, [r9, fp, lsl #3]
   1a73c:	add	r3, sp, #52	; 0x34
   1a740:	str	r2, [sp]
   1a744:	mov	r1, #1
   1a748:	ldr	r2, [pc, #400]	; 1a8e0 <ftello64@plt+0x7d5c>
   1a74c:	mov	r0, sl
   1a750:	add	r4, r4, #28
   1a754:	bl	128fc <__fprintf_chk@plt>
   1a758:	add	r4, r9, r4
   1a75c:	b	1a784 <ftello64@plt+0x7c00>
   1a760:	mov	r1, r4
   1a764:	mov	r2, #20
   1a768:	mov	r0, r8
   1a76c:	bl	1253c <memcmp@plt>
   1a770:	add	r4, r4, #24
   1a774:	cmp	r0, #0
   1a778:	bne	1a7a0 <ftello64@plt+0x7c1c>
   1a77c:	mov	r6, r7
   1a780:	add	r7, r7, #1
   1a784:	ldr	r3, [r4, #-28]	; 0xffffffe4
   1a788:	ldr	r2, [pc, #340]	; 1a8e4 <ftello64@plt+0x7d60>
   1a78c:	mov	r1, #1
   1a790:	mov	r0, sl
   1a794:	bl	128fc <__fprintf_chk@plt>
   1a798:	cmp	r5, r7
   1a79c:	bhi	1a760 <ftello64@plt+0x7bdc>
   1a7a0:	mov	r1, sl
   1a7a4:	mov	r0, #10
   1a7a8:	bl	12a10 <putc@plt>
   1a7ac:	cmp	r5, r7
   1a7b0:	mov	r3, r6
   1a7b4:	mov	r6, r7
   1a7b8:	bhi	1a6f4 <ftello64@plt+0x7b70>
   1a7bc:	mov	r0, r9
   1a7c0:	bl	124a0 <free@plt>
   1a7c4:	ldr	r3, [pc, #256]	; 1a8cc <ftello64@plt+0x7d48>
   1a7c8:	ldr	r2, [sp, #116]	; 0x74
   1a7cc:	ldr	r0, [sp, #16]
   1a7d0:	ldr	r3, [r3]
   1a7d4:	cmp	r2, r3
   1a7d8:	bne	1a8c8 <ftello64@plt+0x7d44>
   1a7dc:	add	sp, sp, #124	; 0x7c
   1a7e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a7e4:	ldr	r4, [sp, #20]
   1a7e8:	bl	129f8 <gpg_strerror@plt>
   1a7ec:	mov	r3, r4
   1a7f0:	ldr	r2, [pc, #240]	; 1a8e8 <ftello64@plt+0x7d64>
   1a7f4:	mov	r1, #1
   1a7f8:	str	r0, [sp]
   1a7fc:	mov	r0, sl
   1a800:	bl	128fc <__fprintf_chk@plt>
   1a804:	ldr	r3, [pc, #204]	; 1a8d8 <ftello64@plt+0x7d54>
   1a808:	ldr	r3, [r3]
   1a80c:	cmp	r3, r8
   1a810:	bne	1a6b4 <ftello64@plt+0x7b30>
   1a814:	b	1a6bc <ftello64@plt+0x7b38>
   1a818:	bl	1280c <gpg_err_code_from_syserror@plt>
   1a81c:	subs	sl, r0, #0
   1a820:	streq	sl, [sp, #16]
   1a824:	uxthne	sl, sl
   1a828:	orrne	r3, sl, #134217728	; 0x8000000
   1a82c:	strne	r3, [sp, #16]
   1a830:	b	1a7c4 <ftello64@plt+0x7c40>
   1a834:	str	sl, [sp, #16]
   1a838:	ldr	sl, [sp, #12]
   1a83c:	bl	1280c <gpg_err_code_from_syserror@plt>
   1a840:	cmp	r0, #0
   1a844:	uxthne	r0, r0
   1a848:	orrne	r3, r0, #134217728	; 0x8000000
   1a84c:	strne	r3, [sp, #16]
   1a850:	bl	12848 <__errno_location@plt>
   1a854:	ldr	r4, [sp, #20]
   1a858:	ldr	r0, [r0]
   1a85c:	bl	1271c <strerror@plt>
   1a860:	mov	r3, r4
   1a864:	ldr	r2, [pc, #128]	; 1a8ec <ftello64@plt+0x7d68>
   1a868:	mov	r1, #1
   1a86c:	str	r0, [sp]
   1a870:	mov	r0, sl
   1a874:	bl	128fc <__fprintf_chk@plt>
   1a878:	mov	r0, r9
   1a87c:	bl	124a0 <free@plt>
   1a880:	b	1a7c4 <ftello64@plt+0x7c40>
   1a884:	bl	1280c <gpg_err_code_from_syserror@plt>
   1a888:	cmp	r0, #0
   1a88c:	streq	r0, [sp, #16]
   1a890:	uxthne	r3, r0
   1a894:	orrne	r3, r3, #134217728	; 0x8000000
   1a898:	strne	r3, [sp, #16]
   1a89c:	bl	12848 <__errno_location@plt>
   1a8a0:	ldr	r4, [sp, #20]
   1a8a4:	ldr	r0, [r0]
   1a8a8:	bl	1271c <strerror@plt>
   1a8ac:	mov	r3, r4
   1a8b0:	ldr	r2, [pc, #56]	; 1a8f0 <ftello64@plt+0x7d6c>
   1a8b4:	mov	r1, #1
   1a8b8:	str	r0, [sp]
   1a8bc:	mov	r0, sl
   1a8c0:	bl	128fc <__fprintf_chk@plt>
   1a8c4:	b	1a7c4 <ftello64@plt+0x7c40>
   1a8c8:	bl	12590 <__stack_chk_fail@plt>
   1a8cc:	andeq	lr, r3, r0, lsl fp
   1a8d0:	andeq	r5, r0, r0, asr #27
   1a8d4:	andeq	fp, r2, r8, ror #19
   1a8d8:	andeq	pc, r3, r8, lsr r1	; <UNPREDICTABLE>
   1a8dc:	andeq	r9, r1, ip, lsl r1
   1a8e0:	andeq	fp, r2, ip, lsr #20
   1a8e4:	andeq	fp, r2, r0, asr #20
   1a8e8:	andeq	sl, r2, r8, lsl ip
   1a8ec:	andeq	fp, r2, r4, lsl #20
   1a8f0:	andeq	fp, r2, r0, asr #19
   1a8f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a8f8:	sub	sp, sp, #28
   1a8fc:	ldr	r9, [pc, #316]	; 1aa40 <ftello64@plt+0x7ebc>
   1a900:	ldr	sl, [pc, #316]	; 1aa44 <ftello64@plt+0x7ec0>
   1a904:	str	r0, [sp, #12]
   1a908:	ldr	ip, [r9]
   1a90c:	mov	r7, r1
   1a910:	add	r0, sp, #12
   1a914:	ldr	r1, [sl]
   1a918:	mov	r6, r2
   1a91c:	mov	r8, r3
   1a920:	str	ip, [sp, #20]
   1a924:	bl	1912c <ftello64@plt+0x65a8>
   1a928:	subs	r5, r0, #0
   1a92c:	movne	r4, #0
   1a930:	bne	1a968 <ftello64@plt+0x7de4>
   1a934:	b	1aa28 <ftello64@plt+0x7ea4>
   1a938:	cmp	r4, r6
   1a93c:	bhi	1a98c <ftello64@plt+0x7e08>
   1a940:	cmp	r4, r7
   1a944:	ldr	r0, [sp, #16]
   1a948:	bcc	1a960 <ftello64@plt+0x7ddc>
   1a94c:	mov	r1, r8
   1a950:	bl	15494 <ftello64@plt+0x2910>
   1a954:	subs	fp, r0, #0
   1a958:	bne	1a9f8 <ftello64@plt+0x7e74>
   1a95c:	ldr	r0, [sp, #16]
   1a960:	bl	146e4 <ftello64@plt+0x1b60>
   1a964:	add	r4, r4, #1
   1a968:	mov	r2, #0
   1a96c:	mov	r1, r5
   1a970:	add	r0, sp, #16
   1a974:	bl	15218 <ftello64@plt+0x2694>
   1a978:	subs	fp, r0, #0
   1a97c:	beq	1a938 <ftello64@plt+0x7db4>
   1a980:	cmn	fp, #1
   1a984:	moveq	fp, #0
   1a988:	bne	1a9c0 <ftello64@plt+0x7e3c>
   1a98c:	ldr	r3, [pc, #180]	; 1aa48 <ftello64@plt+0x7ec4>
   1a990:	ldr	r3, [r3]
   1a994:	cmp	r3, r5
   1a998:	beq	1a9a4 <ftello64@plt+0x7e20>
   1a99c:	mov	r0, r5
   1a9a0:	bl	12938 <fclose@plt>
   1a9a4:	ldr	r2, [sp, #20]
   1a9a8:	ldr	r3, [r9]
   1a9ac:	mov	r0, fp
   1a9b0:	cmp	r2, r3
   1a9b4:	bne	1aa3c <ftello64@plt+0x7eb8>
   1a9b8:	add	sp, sp, #28
   1a9bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a9c0:	ldr	r4, [sl]
   1a9c4:	ldr	r6, [sp, #12]
   1a9c8:	bl	129f8 <gpg_strerror@plt>
   1a9cc:	mov	r3, r6
   1a9d0:	ldr	r2, [pc, #116]	; 1aa4c <ftello64@plt+0x7ec8>
   1a9d4:	mov	r1, #1
   1a9d8:	str	r0, [sp]
   1a9dc:	mov	r0, r4
   1a9e0:	bl	128fc <__fprintf_chk@plt>
   1a9e4:	ldr	r3, [pc, #92]	; 1aa48 <ftello64@plt+0x7ec4>
   1a9e8:	ldr	r3, [r3]
   1a9ec:	cmp	r3, r5
   1a9f0:	bne	1a99c <ftello64@plt+0x7e18>
   1a9f4:	b	1a9a4 <ftello64@plt+0x7e20>
   1a9f8:	ldr	r4, [sl]
   1a9fc:	bl	129f8 <gpg_strerror@plt>
   1aa00:	ldr	r2, [pc, #72]	; 1aa50 <ftello64@plt+0x7ecc>
   1aa04:	mov	r1, #1
   1aa08:	mov	r3, r0
   1aa0c:	mov	r0, r4
   1aa10:	bl	128fc <__fprintf_chk@plt>
   1aa14:	ldr	r3, [pc, #44]	; 1aa48 <ftello64@plt+0x7ec4>
   1aa18:	ldr	r3, [r3]
   1aa1c:	cmp	r3, r5
   1aa20:	bne	1a99c <ftello64@plt+0x7e18>
   1aa24:	b	1a9a4 <ftello64@plt+0x7e20>
   1aa28:	bl	1280c <gpg_err_code_from_syserror@plt>
   1aa2c:	subs	fp, r0, #0
   1aa30:	uxthne	fp, fp
   1aa34:	orrne	fp, fp, #134217728	; 0x8000000
   1aa38:	b	1a9a4 <ftello64@plt+0x7e20>
   1aa3c:	bl	12590 <__stack_chk_fail@plt>
   1aa40:	andeq	lr, r3, r0, lsl fp
   1aa44:	andeq	pc, r3, r0, lsr r1	; <UNPREDICTABLE>
   1aa48:	andeq	pc, r3, r8, lsr r1	; <UNPREDICTABLE>
   1aa4c:	andeq	sl, r2, r8, lsl ip
   1aa50:	andeq	fp, r2, r8, asr #20
   1aa54:	push	{r4, lr}
   1aa58:	mov	r0, #6
   1aa5c:	ldr	r4, [pc, #28]	; 1aa80 <ftello64@plt+0x7efc>
   1aa60:	ldr	r1, [pc, #28]	; 1aa84 <ftello64@plt+0x7f00>
   1aa64:	bl	1298c <setlocale@plt>
   1aa68:	mov	r0, r4
   1aa6c:	ldr	r1, [pc, #20]	; 1aa88 <ftello64@plt+0x7f04>
   1aa70:	bl	12aac <bindtextdomain@plt>
   1aa74:	mov	r0, r4
   1aa78:	pop	{r4, lr}
   1aa7c:	b	125e4 <textdomain@plt>
   1aa80:	andeq	fp, r2, r8, ror sl
   1aa84:	andeq	fp, r2, ip, ror #21
   1aa88:	andeq	fp, r2, r4, ror #20
   1aa8c:	push	{r4, r5, r6, lr}
   1aa90:	mov	r1, #0
   1aa94:	ldr	r0, [pc, #88]	; 1aaf4 <ftello64@plt+0x7f70>
   1aa98:	bl	1268c <bind_textdomain_codeset@plt>
   1aa9c:	subs	r4, r0, #0
   1aaa0:	beq	1aacc <ftello64@plt+0x7f48>
   1aaa4:	mov	r0, r4
   1aaa8:	bl	12908 <gcry_xstrdup@plt>
   1aaac:	ldr	r1, [pc, #68]	; 1aaf8 <ftello64@plt+0x7f74>
   1aab0:	mov	r4, r0
   1aab4:	ldr	r0, [pc, #56]	; 1aaf4 <ftello64@plt+0x7f70>
   1aab8:	bl	1268c <bind_textdomain_codeset@plt>
   1aabc:	subs	r5, r0, #0
   1aac0:	beq	1aae4 <ftello64@plt+0x7f60>
   1aac4:	mov	r0, r4
   1aac8:	pop	{r4, r5, r6, pc}
   1aacc:	mov	r0, #14
   1aad0:	bl	129bc <nl_langinfo@plt>
   1aad4:	subs	r4, r0, #0
   1aad8:	bne	1aaa4 <ftello64@plt+0x7f20>
   1aadc:	mov	r0, r4
   1aae0:	pop	{r4, r5, r6, pc}
   1aae4:	mov	r0, r4
   1aae8:	bl	12530 <gcry_free@plt>
   1aaec:	mov	r4, r5
   1aaf0:	b	1aac4 <ftello64@plt+0x7f40>
   1aaf4:	andeq	fp, r2, r8, ror sl
   1aaf8:	andeq	fp, r2, r0, lsl #21
   1aafc:	push	{r4, lr}
   1ab00:	subs	r4, r0, #0
   1ab04:	popeq	{r4, pc}
   1ab08:	mov	r1, r4
   1ab0c:	ldr	r0, [pc, #12]	; 1ab20 <ftello64@plt+0x7f9c>
   1ab10:	bl	1268c <bind_textdomain_codeset@plt>
   1ab14:	mov	r0, r4
   1ab18:	pop	{r4, lr}
   1ab1c:	b	12530 <gcry_free@plt>
   1ab20:	andeq	fp, r2, r8, ror sl
   1ab24:	push	{r4, r5, r6, lr}
   1ab28:	mov	r5, r0
   1ab2c:	bl	1aa8c <ftello64@plt+0x7f08>
   1ab30:	mov	r1, r5
   1ab34:	mov	r2, #5
   1ab38:	mov	r4, r0
   1ab3c:	mov	r0, #0
   1ab40:	bl	12584 <dcgettext@plt>
   1ab44:	cmp	r4, #0
   1ab48:	mov	r5, r0
   1ab4c:	beq	1ab64 <ftello64@plt+0x7fe0>
   1ab50:	mov	r1, r4
   1ab54:	ldr	r0, [pc, #16]	; 1ab6c <ftello64@plt+0x7fe8>
   1ab58:	bl	1268c <bind_textdomain_codeset@plt>
   1ab5c:	mov	r0, r4
   1ab60:	bl	12530 <gcry_free@plt>
   1ab64:	mov	r0, r5
   1ab68:	pop	{r4, r5, r6, pc}
   1ab6c:	andeq	fp, r2, r8, ror sl
   1ab70:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ab74:	subs	r5, r0, #0
   1ab78:	mov	r6, r1
   1ab7c:	beq	1ac7c <ftello64@plt+0x80f8>
   1ab80:	ldr	r8, [pc, #376]	; 1ad00 <ftello64@plt+0x817c>
   1ab84:	ldr	r4, [r8]
   1ab88:	cmp	r4, #0
   1ab8c:	bne	1aba0 <ftello64@plt+0x801c>
   1ab90:	b	1abe8 <ftello64@plt+0x8064>
   1ab94:	ldr	r4, [r4]
   1ab98:	cmp	r4, #0
   1ab9c:	beq	1abe8 <ftello64@plt+0x8064>
   1aba0:	mov	r1, r5
   1aba4:	add	r0, r4, #8
   1aba8:	bl	123ec <strcmp@plt>
   1abac:	cmp	r0, #0
   1abb0:	bne	1ab94 <ftello64@plt+0x8010>
   1abb4:	ldr	r3, [r4, #4]
   1abb8:	cmp	r3, #0
   1abbc:	beq	1abe8 <ftello64@plt+0x8064>
   1abc0:	ldr	r2, [r3, #4]
   1abc4:	cmp	r6, r2
   1abc8:	bne	1abdc <ftello64@plt+0x8058>
   1abcc:	b	1ac98 <ftello64@plt+0x8114>
   1abd0:	ldr	r2, [r3, #4]
   1abd4:	cmp	r2, r6
   1abd8:	beq	1ac98 <ftello64@plt+0x8114>
   1abdc:	ldr	r3, [r3]
   1abe0:	cmp	r3, #0
   1abe4:	bne	1abd0 <ftello64@plt+0x804c>
   1abe8:	mov	r1, #0
   1abec:	mov	r0, #5
   1abf0:	bl	1298c <setlocale@plt>
   1abf4:	cmp	r0, #0
   1abf8:	beq	1ac7c <ftello64@plt+0x80f8>
   1abfc:	bl	12b60 <gcry_strdup@plt>
   1ac00:	subs	r9, r0, #0
   1ac04:	beq	1ac7c <ftello64@plt+0x80f8>
   1ac08:	mov	r1, r5
   1ac0c:	mov	r0, #5
   1ac10:	bl	1298c <setlocale@plt>
   1ac14:	cmp	r0, #0
   1ac18:	beq	1acb8 <ftello64@plt+0x8134>
   1ac1c:	ldr	r1, [pc, #224]	; 1ad04 <ftello64@plt+0x8180>
   1ac20:	ldr	r0, [pc, #224]	; 1ad08 <ftello64@plt+0x8184>
   1ac24:	bl	12aac <bindtextdomain@plt>
   1ac28:	mov	r2, #5
   1ac2c:	mov	r1, r6
   1ac30:	mov	r0, #0
   1ac34:	bl	12584 <dcgettext@plt>
   1ac38:	mov	r1, r9
   1ac3c:	mov	r7, r0
   1ac40:	mov	r0, #5
   1ac44:	bl	1298c <setlocale@plt>
   1ac48:	ldr	r1, [pc, #180]	; 1ad04 <ftello64@plt+0x8180>
   1ac4c:	ldr	r0, [pc, #180]	; 1ad08 <ftello64@plt+0x8184>
   1ac50:	bl	12aac <bindtextdomain@plt>
   1ac54:	cmp	r4, #0
   1ac58:	beq	1acc4 <ftello64@plt+0x8140>
   1ac5c:	mov	r0, #12
   1ac60:	bl	1238c <gcry_malloc@plt>
   1ac64:	cmp	r0, #0
   1ac68:	ldrne	r3, [r4, #4]
   1ac6c:	strdne	r6, [r0, #4]
   1ac70:	strne	r3, [r0]
   1ac74:	strne	r0, [r4, #4]
   1ac78:	b	1aca0 <ftello64@plt+0x811c>
   1ac7c:	mov	r0, #0
   1ac80:	bl	12530 <gcry_free@plt>
   1ac84:	mov	r1, r6
   1ac88:	mov	r2, #5
   1ac8c:	mov	r0, #0
   1ac90:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ac94:	b	12584 <dcgettext@plt>
   1ac98:	ldr	r7, [r3, #8]
   1ac9c:	mov	r9, #0
   1aca0:	mov	r0, r9
   1aca4:	bl	12530 <gcry_free@plt>
   1aca8:	cmp	r7, #0
   1acac:	beq	1ac84 <ftello64@plt+0x8100>
   1acb0:	mov	r0, r7
   1acb4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1acb8:	mov	r0, r9
   1acbc:	bl	12530 <gcry_free@plt>
   1acc0:	b	1ac84 <ftello64@plt+0x8100>
   1acc4:	mov	r0, r5
   1acc8:	bl	127dc <strlen@plt>
   1accc:	add	r0, r0, #12
   1acd0:	bl	1238c <gcry_malloc@plt>
   1acd4:	subs	r4, r0, #0
   1acd8:	beq	1aca0 <ftello64@plt+0x811c>
   1acdc:	mov	r1, r5
   1ace0:	add	r0, r4, #8
   1ace4:	bl	12674 <strcpy@plt>
   1ace8:	ldr	r2, [r8]
   1acec:	mov	r3, #0
   1acf0:	str	r2, [r4]
   1acf4:	str	r4, [r8]
   1acf8:	str	r3, [r4, #4]
   1acfc:	b	1ac5c <ftello64@plt+0x80d8>
   1ad00:	andeq	pc, r3, ip, asr #2
   1ad04:	andeq	fp, r2, r4, ror #20
   1ad08:	andeq	fp, r2, r8, ror sl
   1ad0c:	push	{r4, r5, r6, r7, lr}
   1ad10:	ldrb	r6, [r0]
   1ad14:	cmp	r6, #48	; 0x30
   1ad18:	beq	1ade0 <ftello64@plt+0x825c>
   1ad1c:	sub	r7, r6, #48	; 0x30
   1ad20:	uxtb	ip, r7
   1ad24:	cmp	ip, #9
   1ad28:	movhi	ip, #0
   1ad2c:	bhi	1ad6c <ftello64@plt+0x81e8>
   1ad30:	ldrb	r4, [r0, #1]
   1ad34:	sub	lr, r4, #48	; 0x30
   1ad38:	add	r5, r0, #1
   1ad3c:	mov	ip, #0
   1ad40:	b	1ad50 <ftello64@plt+0x81cc>
   1ad44:	ldrb	r4, [r5, #1]!
   1ad48:	sub	r7, r6, #48	; 0x30
   1ad4c:	sub	lr, r4, #48	; 0x30
   1ad50:	add	ip, ip, ip, lsl #2
   1ad54:	uxtb	lr, lr
   1ad58:	cmp	lr, #9
   1ad5c:	mov	r6, r4
   1ad60:	add	ip, r7, ip, lsl #1
   1ad64:	mov	r0, r5
   1ad68:	bls	1ad44 <ftello64@plt+0x81c0>
   1ad6c:	str	ip, [r1]
   1ad70:	ldrb	r1, [r0]
   1ad74:	cmp	r1, #46	; 0x2e
   1ad78:	bne	1adf8 <ftello64@plt+0x8274>
   1ad7c:	ldrb	r4, [r0, #1]
   1ad80:	add	lr, r0, #1
   1ad84:	cmp	r4, #48	; 0x30
   1ad88:	beq	1ae04 <ftello64@plt+0x8280>
   1ad8c:	sub	ip, r4, #48	; 0x30
   1ad90:	uxtb	r1, ip
   1ad94:	cmp	r1, #9
   1ad98:	movhi	r1, #0
   1ad9c:	bhi	1adc0 <ftello64@plt+0x823c>
   1ada0:	mov	r1, #0
   1ada4:	ldrb	r4, [lr, #1]!
   1ada8:	add	r1, r1, r1, lsl #2
   1adac:	add	r1, ip, r1, lsl #1
   1adb0:	sub	ip, r4, #48	; 0x30
   1adb4:	uxtb	r0, ip
   1adb8:	cmp	r0, #9
   1adbc:	bls	1ada4 <ftello64@plt+0x8220>
   1adc0:	str	r1, [r2]
   1adc4:	ldrb	r2, [lr]
   1adc8:	cmp	r2, #46	; 0x2e
   1adcc:	movne	r2, #0
   1add0:	beq	1ae1c <ftello64@plt+0x8298>
   1add4:	str	r2, [r3]
   1add8:	mov	r0, lr
   1addc:	pop	{r4, r5, r6, r7, pc}
   1ade0:	ldrb	r4, [r0, #1]
   1ade4:	sub	lr, r4, #48	; 0x30
   1ade8:	uxtb	ip, lr
   1adec:	cmp	ip, #9
   1adf0:	movhi	r7, #0
   1adf4:	bhi	1ad38 <ftello64@plt+0x81b4>
   1adf8:	mov	lr, #0
   1adfc:	mov	r0, lr
   1ae00:	pop	{r4, r5, r6, r7, pc}
   1ae04:	ldrb	r1, [r0, #2]
   1ae08:	sub	r1, r1, #48	; 0x30
   1ae0c:	cmp	r1, #9
   1ae10:	bls	1adf8 <ftello64@plt+0x8274>
   1ae14:	mov	ip, #0
   1ae18:	b	1ada0 <ftello64@plt+0x821c>
   1ae1c:	ldrb	r0, [lr, #1]
   1ae20:	add	r2, lr, #1
   1ae24:	cmp	r0, #48	; 0x30
   1ae28:	beq	1ae6c <ftello64@plt+0x82e8>
   1ae2c:	sub	r1, r0, #48	; 0x30
   1ae30:	uxtb	r0, r1
   1ae34:	cmp	r0, #9
   1ae38:	movhi	lr, r2
   1ae3c:	movhi	r2, #0
   1ae40:	bhi	1add4 <ftello64@plt+0x8250>
   1ae44:	mov	lr, r2
   1ae48:	mov	r2, #0
   1ae4c:	ldrb	r0, [lr, #1]!
   1ae50:	add	r2, r2, r2, lsl #2
   1ae54:	add	r2, r1, r2, lsl #1
   1ae58:	sub	r1, r0, #48	; 0x30
   1ae5c:	uxtb	r0, r1
   1ae60:	cmp	r0, #9
   1ae64:	bls	1ae4c <ftello64@plt+0x82c8>
   1ae68:	b	1add4 <ftello64@plt+0x8250>
   1ae6c:	ldrb	r1, [lr, #2]
   1ae70:	sub	r1, r1, #48	; 0x30
   1ae74:	cmp	r1, #9
   1ae78:	bls	1adf8 <ftello64@plt+0x8274>
   1ae7c:	mov	r1, #0
   1ae80:	b	1ae44 <ftello64@plt+0x82c0>
   1ae84:	cmp	r1, #0
   1ae88:	push	{r4, lr}
   1ae8c:	mov	r4, r0
   1ae90:	beq	1aec0 <ftello64@plt+0x833c>
   1ae94:	mov	r0, r1
   1ae98:	bl	123b0 <getpwnam@plt>
   1ae9c:	cmp	r0, #0
   1aea0:	popeq	{r4, pc}
   1aea4:	cmp	r4, #0
   1aea8:	ldr	r0, [r0, #20]
   1aeac:	beq	1aeb8 <ftello64@plt+0x8334>
   1aeb0:	pop	{r4, lr}
   1aeb4:	b	12908 <gcry_xstrdup@plt>
   1aeb8:	pop	{r4, lr}
   1aebc:	b	12b60 <gcry_strdup@plt>
   1aec0:	bl	12464 <getuid@plt>
   1aec4:	bl	12410 <getpwuid@plt>
   1aec8:	cmp	r0, #0
   1aecc:	bne	1aea4 <ftello64@plt+0x8320>
   1aed0:	pop	{r4, pc}
   1aed4:	push	{r4, r5, r6, r7, r8, lr}
   1aed8:	sub	sp, sp, #200	; 0xc8
   1aedc:	ldr	r8, [pc, #188]	; 1afa0 <ftello64@plt+0x841c>
   1aee0:	mov	r5, r1
   1aee4:	str	r0, [sp, #4]
   1aee8:	ldr	r3, [r8]
   1aeec:	str	r3, [sp, #196]	; 0xc4
   1aef0:	bl	127dc <strlen@plt>
   1aef4:	mov	r6, r0
   1aef8:	ldr	r0, [r5], #4
   1aefc:	cmp	r0, #0
   1af00:	str	r0, [sp, #8]
   1af04:	beq	1af3c <ftello64@plt+0x83b8>
   1af08:	bl	127dc <strlen@plt>
   1af0c:	add	r4, sp, #12
   1af10:	add	r7, sp, #196	; 0xc4
   1af14:	add	r6, r6, r0
   1af18:	b	1af2c <ftello64@plt+0x83a8>
   1af1c:	bl	127dc <strlen@plt>
   1af20:	cmp	r7, r4
   1af24:	add	r6, r6, r0
   1af28:	beq	1af8c <ftello64@plt+0x8408>
   1af2c:	ldr	r0, [r5], #4
   1af30:	cmp	r0, #0
   1af34:	str	r0, [r4], #4
   1af38:	bne	1af1c <ftello64@plt+0x8398>
   1af3c:	add	r0, r6, #1
   1af40:	bl	1238c <gcry_malloc@plt>
   1af44:	subs	r5, r0, #0
   1af48:	beq	1af70 <ftello64@plt+0x83ec>
   1af4c:	ldr	r1, [sp, #4]
   1af50:	cmp	r1, #0
   1af54:	beq	1af70 <ftello64@plt+0x83ec>
   1af58:	add	r4, sp, #8
   1af5c:	mov	r0, r5
   1af60:	bl	12560 <stpcpy@plt>
   1af64:	ldr	r1, [r4], #4
   1af68:	cmp	r1, #0
   1af6c:	bne	1af60 <ftello64@plt+0x83dc>
   1af70:	ldr	r2, [sp, #196]	; 0xc4
   1af74:	ldr	r3, [r8]
   1af78:	mov	r0, r5
   1af7c:	cmp	r2, r3
   1af80:	bne	1af9c <ftello64@plt+0x8418>
   1af84:	add	sp, sp, #200	; 0xc8
   1af88:	pop	{r4, r5, r6, r7, r8, pc}
   1af8c:	mov	r0, #22
   1af90:	bl	129d4 <gpg_err_set_errno@plt>
   1af94:	mov	r5, #0
   1af98:	b	1af70 <ftello64@plt+0x83ec>
   1af9c:	bl	12590 <__stack_chk_fail@plt>
   1afa0:	andeq	lr, r3, r0, lsl fp
   1afa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1afa8:	sub	sp, sp, #148	; 0x94
   1afac:	ldr	r7, [pc, #1020]	; 1b3b0 <ftello64@plt+0x882c>
   1afb0:	mov	r9, r0
   1afb4:	mov	r0, r1
   1afb8:	ldr	r3, [r7]
   1afbc:	mov	fp, r2
   1afc0:	mov	r6, r1
   1afc4:	str	r3, [sp, #140]	; 0x8c
   1afc8:	bl	127dc <strlen@plt>
   1afcc:	and	r8, r9, #1
   1afd0:	mov	r5, r0
   1afd4:	ldr	r0, [fp], #4
   1afd8:	cmp	r0, #0
   1afdc:	str	r0, [sp, #12]
   1afe0:	addeq	r5, r5, #1
   1afe4:	beq	1b024 <ftello64@plt+0x84a0>
   1afe8:	bl	127dc <strlen@plt>
   1afec:	add	r5, r5, #2
   1aff0:	add	r4, sp, #16
   1aff4:	add	sl, sp, #140	; 0x8c
   1aff8:	add	r5, r5, r0
   1affc:	b	1b014 <ftello64@plt+0x8490>
   1b000:	bl	127dc <strlen@plt>
   1b004:	cmp	sl, r4
   1b008:	add	r0, r0, #1
   1b00c:	add	r5, r5, r0
   1b010:	beq	1b1b0 <ftello64@plt+0x862c>
   1b014:	ldr	r0, [fp], #4
   1b018:	cmp	r0, #0
   1b01c:	str	r0, [r4], #4
   1b020:	bne	1b000 <ftello64@plt+0x847c>
   1b024:	ldrb	r3, [r6]
   1b028:	add	r5, r5, #1
   1b02c:	cmp	r3, #126	; 0x7e
   1b030:	beq	1b12c <ftello64@plt+0x85a8>
   1b034:	mov	r4, #0
   1b038:	mov	fp, r4
   1b03c:	mov	r3, #1
   1b040:	str	r3, [sp, #4]
   1b044:	cmp	r8, #0
   1b048:	mov	r0, r5
   1b04c:	beq	1b1c8 <ftello64@plt+0x8644>
   1b050:	bl	12350 <gcry_xmalloc@plt>
   1b054:	mov	sl, r0
   1b058:	cmp	r4, #0
   1b05c:	beq	1b2cc <ftello64@plt+0x8748>
   1b060:	mov	r1, r4
   1b064:	mov	r0, sl
   1b068:	bl	12560 <stpcpy@plt>
   1b06c:	ldr	r3, [sp, #4]
   1b070:	add	r1, r6, r3
   1b074:	bl	12560 <stpcpy@plt>
   1b078:	mov	r4, r0
   1b07c:	mov	r0, fp
   1b080:	bl	12530 <gcry_free@plt>
   1b084:	ldr	r1, [sp, #12]
   1b088:	cmp	r1, #0
   1b08c:	addne	fp, sp, #16
   1b090:	movne	r6, #0
   1b094:	movne	r5, #47	; 0x2f
   1b098:	bne	1b0c0 <ftello64@plt+0x853c>
   1b09c:	b	1b0fc <ftello64@plt+0x8578>
   1b0a0:	mov	r0, r4
   1b0a4:	add	r6, r6, #1
   1b0a8:	strb	r5, [r0], #1
   1b0ac:	bl	12560 <stpcpy@plt>
   1b0b0:	ldr	r1, [fp], #4
   1b0b4:	cmp	r1, #0
   1b0b8:	mov	r4, r0
   1b0bc:	beq	1b0fc <ftello64@plt+0x8578>
   1b0c0:	cmp	r6, #0
   1b0c4:	bne	1b0a0 <ftello64@plt+0x851c>
   1b0c8:	ldrb	r3, [sl]
   1b0cc:	cmp	r3, #47	; 0x2f
   1b0d0:	bne	1b0a0 <ftello64@plt+0x851c>
   1b0d4:	ldrb	r3, [sl, #1]
   1b0d8:	cmp	r3, #0
   1b0dc:	bne	1b0a0 <ftello64@plt+0x851c>
   1b0e0:	mov	r0, r4
   1b0e4:	bl	12560 <stpcpy@plt>
   1b0e8:	ldr	r1, [fp], #4
   1b0ec:	add	r6, r6, #1
   1b0f0:	cmp	r1, #0
   1b0f4:	mov	r4, r0
   1b0f8:	bne	1b0c0 <ftello64@plt+0x853c>
   1b0fc:	tst	r9, #2
   1b100:	beq	1b110 <ftello64@plt+0x858c>
   1b104:	ldrb	r3, [sl]
   1b108:	cmp	r3, #47	; 0x2f
   1b10c:	bne	1b1e0 <ftello64@plt+0x865c>
   1b110:	ldr	r2, [sp, #140]	; 0x8c
   1b114:	ldr	r3, [r7]
   1b118:	mov	r0, sl
   1b11c:	cmp	r2, r3
   1b120:	bne	1b3ac <ftello64@plt+0x8828>
   1b124:	add	sp, sp, #148	; 0x94
   1b128:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b12c:	ldrb	r3, [r6, #1]
   1b130:	cmp	r3, #0
   1b134:	cmpne	r3, #47	; 0x2f
   1b138:	beq	1b284 <ftello64@plt+0x8700>
   1b13c:	cmp	r8, #0
   1b140:	add	r0, r6, #1
   1b144:	beq	1b2e0 <ftello64@plt+0x875c>
   1b148:	bl	12908 <gcry_xstrdup@plt>
   1b14c:	mov	sl, r0
   1b150:	mov	r1, #47	; 0x2f
   1b154:	mov	r0, sl
   1b158:	bl	127f4 <strchr@plt>
   1b15c:	cmp	r0, #0
   1b160:	movne	r3, #0
   1b164:	strbne	r3, [r0]
   1b168:	mov	r0, sl
   1b16c:	bl	127dc <strlen@plt>
   1b170:	mov	r1, sl
   1b174:	mov	r4, r0
   1b178:	mov	r0, r8
   1b17c:	bl	1ae84 <ftello64@plt+0x8300>
   1b180:	mov	fp, r0
   1b184:	mov	r0, sl
   1b188:	bl	12530 <gcry_free@plt>
   1b18c:	cmp	fp, #0
   1b190:	beq	1b2bc <ftello64@plt+0x8738>
   1b194:	mov	r0, fp
   1b198:	bl	127dc <strlen@plt>
   1b19c:	add	r3, r4, #1
   1b1a0:	str	r3, [sp, #4]
   1b1a4:	mov	r4, fp
   1b1a8:	add	r5, r5, r0
   1b1ac:	b	1b044 <ftello64@plt+0x84c0>
   1b1b0:	cmp	r8, #0
   1b1b4:	bne	1b39c <ftello64@plt+0x8818>
   1b1b8:	mov	r0, #22
   1b1bc:	mov	sl, r8
   1b1c0:	bl	129d4 <gpg_err_set_errno@plt>
   1b1c4:	b	1b110 <ftello64@plt+0x858c>
   1b1c8:	bl	1238c <gcry_malloc@plt>
   1b1cc:	subs	sl, r0, #0
   1b1d0:	bne	1b058 <ftello64@plt+0x84d4>
   1b1d4:	mov	r0, fp
   1b1d8:	bl	12530 <gcry_free@plt>
   1b1dc:	b	1b110 <ftello64@plt+0x858c>
   1b1e0:	bl	21db4 <ftello64@plt+0xf230>
   1b1e4:	subs	r5, r0, #0
   1b1e8:	beq	1b348 <ftello64@plt+0x87c4>
   1b1ec:	bl	127dc <strlen@plt>
   1b1f0:	mov	r4, r0
   1b1f4:	mov	r0, sl
   1b1f8:	bl	127dc <strlen@plt>
   1b1fc:	cmp	r8, #0
   1b200:	add	r0, r4, r0
   1b204:	add	r0, r0, #2
   1b208:	beq	1b2f0 <ftello64@plt+0x876c>
   1b20c:	bl	12350 <gcry_xmalloc@plt>
   1b210:	mov	r4, r0
   1b214:	ldrb	r3, [r5]
   1b218:	cmp	r3, #47	; 0x2f
   1b21c:	bne	1b22c <ftello64@plt+0x86a8>
   1b220:	ldrb	r2, [r5, #1]
   1b224:	cmp	r2, #0
   1b228:	beq	1b314 <ftello64@plt+0x8790>
   1b22c:	mov	r1, r5
   1b230:	mov	r0, r4
   1b234:	bl	12560 <stpcpy@plt>
   1b238:	mov	r3, #47	; 0x2f
   1b23c:	mov	r1, sl
   1b240:	strb	r3, [r0], #1
   1b244:	bl	12674 <strcpy@plt>
   1b248:	mov	r0, r5
   1b24c:	bl	12530 <gcry_free@plt>
   1b250:	mov	r0, sl
   1b254:	bl	12530 <gcry_free@plt>
   1b258:	mov	r0, r4
   1b25c:	bl	127dc <strlen@plt>
   1b260:	cmp	r0, #2
   1b264:	bls	1b27c <ftello64@plt+0x86f8>
   1b268:	sub	r3, r0, #2
   1b26c:	add	r2, r4, r3
   1b270:	ldrb	r3, [r4, r3]
   1b274:	cmp	r3, #47	; 0x2f
   1b278:	beq	1b328 <ftello64@plt+0x87a4>
   1b27c:	mov	sl, r4
   1b280:	b	1b110 <ftello64@plt+0x858c>
   1b284:	ldr	r0, [pc, #296]	; 1b3b4 <ftello64@plt+0x8830>
   1b288:	bl	126c8 <getenv@plt>
   1b28c:	subs	r4, r0, #0
   1b290:	movne	fp, #0
   1b294:	beq	1b380 <ftello64@plt+0x87fc>
   1b298:	ldrb	r3, [r4]
   1b29c:	cmp	r3, #0
   1b2a0:	beq	1b2c0 <ftello64@plt+0x873c>
   1b2a4:	mov	r0, r4
   1b2a8:	bl	127dc <strlen@plt>
   1b2ac:	mov	r3, #1
   1b2b0:	str	r3, [sp, #4]
   1b2b4:	add	r5, r5, r0
   1b2b8:	b	1b044 <ftello64@plt+0x84c0>
   1b2bc:	mov	r4, fp
   1b2c0:	mov	r3, #1
   1b2c4:	str	r3, [sp, #4]
   1b2c8:	b	1b044 <ftello64@plt+0x84c0>
   1b2cc:	mov	r1, r6
   1b2d0:	mov	r0, sl
   1b2d4:	bl	12560 <stpcpy@plt>
   1b2d8:	mov	r4, r0
   1b2dc:	b	1b07c <ftello64@plt+0x84f8>
   1b2e0:	bl	12b60 <gcry_strdup@plt>
   1b2e4:	subs	sl, r0, #0
   1b2e8:	bne	1b150 <ftello64@plt+0x85cc>
   1b2ec:	b	1b110 <ftello64@plt+0x858c>
   1b2f0:	bl	1238c <gcry_malloc@plt>
   1b2f4:	subs	r4, r0, #0
   1b2f8:	bne	1b214 <ftello64@plt+0x8690>
   1b2fc:	mov	r0, r5
   1b300:	bl	12530 <gcry_free@plt>
   1b304:	mov	r0, sl
   1b308:	bl	12530 <gcry_free@plt>
   1b30c:	mov	sl, r8
   1b310:	b	1b110 <ftello64@plt+0x858c>
   1b314:	mov	r0, r4
   1b318:	mov	r1, sl
   1b31c:	strb	r3, [r0], #1
   1b320:	bl	12674 <strcpy@plt>
   1b324:	b	1b248 <ftello64@plt+0x86c4>
   1b328:	add	r0, r4, r0
   1b32c:	ldrb	r3, [r0, #-1]
   1b330:	cmp	r3, #46	; 0x2e
   1b334:	moveq	r3, #0
   1b338:	moveq	sl, r4
   1b33c:	strbeq	r3, [r2]
   1b340:	bne	1b27c <ftello64@plt+0x86f8>
   1b344:	b	1b110 <ftello64@plt+0x858c>
   1b348:	cmp	r8, #0
   1b34c:	beq	1b304 <ftello64@plt+0x8780>
   1b350:	ldr	r3, [pc, #96]	; 1b3b8 <ftello64@plt+0x8834>
   1b354:	ldr	r4, [r3]
   1b358:	bl	12848 <__errno_location@plt>
   1b35c:	ldr	r0, [r0]
   1b360:	bl	1271c <strerror@plt>
   1b364:	ldr	r2, [pc, #80]	; 1b3bc <ftello64@plt+0x8838>
   1b368:	mov	r1, #1
   1b36c:	mov	r3, r0
   1b370:	mov	r0, r4
   1b374:	bl	128fc <__fprintf_chk@plt>
   1b378:	mov	r0, #2
   1b37c:	bl	127b8 <exit@plt>
   1b380:	mov	r1, r4
   1b384:	mov	r0, r8
   1b388:	bl	1ae84 <ftello64@plt+0x8300>
   1b38c:	subs	fp, r0, #0
   1b390:	mov	r4, fp
   1b394:	beq	1b2c0 <ftello64@plt+0x873c>
   1b398:	b	1b298 <ftello64@plt+0x8714>
   1b39c:	ldr	r2, [pc, #28]	; 1b3c0 <ftello64@plt+0x883c>
   1b3a0:	mov	r1, #432	; 0x1b0
   1b3a4:	ldr	r0, [pc, #24]	; 1b3c4 <ftello64@plt+0x8840>
   1b3a8:	bl	202d0 <ftello64@plt+0xd74c>
   1b3ac:	bl	12590 <__stack_chk_fail@plt>
   1b3b0:	andeq	lr, r3, r0, lsl fp
   1b3b4:	andeq	fp, r2, r4, asr #21
   1b3b8:	andeq	pc, r3, r0, lsr r1	; <UNPREDICTABLE>
   1b3bc:	andeq	fp, r2, ip, asr #21
   1b3c0:	andeq	fp, r2, r8, lsl #21
   1b3c4:	andeq	fp, r2, r8, lsr #21
   1b3c8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b3cc:	mov	fp, r1
   1b3d0:	ldrb	r1, [r0]
   1b3d4:	mov	r7, r0
   1b3d8:	mov	r6, r2
   1b3dc:	cmp	r1, #0
   1b3e0:	beq	1b5b4 <ftello64@plt+0x8a30>
   1b3e4:	mov	r4, r0
   1b3e8:	mov	r5, #0
   1b3ec:	rsb	r8, r0, #1
   1b3f0:	b	1b408 <ftello64@plt+0x8884>
   1b3f4:	add	r5, r5, #1
   1b3f8:	add	r0, r8, r4
   1b3fc:	ldrb	r1, [r4, #1]!
   1b400:	cmp	r1, #0
   1b404:	beq	1b44c <ftello64@plt+0x88c8>
   1b408:	cmp	r1, #37	; 0x25
   1b40c:	cmpne	r1, #58	; 0x3a
   1b410:	moveq	r3, #1
   1b414:	movne	r3, #0
   1b418:	cmp	r1, #10
   1b41c:	orreq	r3, r3, #1
   1b420:	cmp	r3, #0
   1b424:	bne	1b3f4 <ftello64@plt+0x8870>
   1b428:	subs	r0, fp, #0
   1b42c:	beq	1b3f8 <ftello64@plt+0x8874>
   1b430:	bl	127f4 <strchr@plt>
   1b434:	cmp	r0, #0
   1b438:	bne	1b3f4 <ftello64@plt+0x8870>
   1b43c:	add	r0, r8, r4
   1b440:	ldrb	r1, [r4, #1]!
   1b444:	cmp	r1, #0
   1b448:	bne	1b408 <ftello64@plt+0x8884>
   1b44c:	add	r0, r0, r5, lsl #1
   1b450:	add	r0, r0, #1
   1b454:	cmp	r6, #0
   1b458:	beq	1b594 <ftello64@plt+0x8a10>
   1b45c:	bl	12350 <gcry_xmalloc@plt>
   1b460:	ldrb	r5, [r7]
   1b464:	cmp	r5, #0
   1b468:	mov	r6, r0
   1b46c:	beq	1b5ac <ftello64@plt+0x8a28>
   1b470:	mov	r4, #0
   1b474:	mov	r3, #37	; 0x25
   1b478:	mov	r2, #97	; 0x61
   1b47c:	b	1b4f8 <ftello64@plt+0x8974>
   1b480:	cmp	r5, #37	; 0x25
   1b484:	beq	1b544 <ftello64@plt+0x89c0>
   1b488:	cmp	r5, #10
   1b48c:	beq	1b568 <ftello64@plt+0x89e4>
   1b490:	cmp	fp, #0
   1b494:	beq	1b588 <ftello64@plt+0x8a04>
   1b498:	mov	r1, r5
   1b49c:	mov	r0, fp
   1b4a0:	bl	127f4 <strchr@plt>
   1b4a4:	mov	r3, #37	; 0x25
   1b4a8:	mov	r2, #97	; 0x61
   1b4ac:	cmp	r0, #0
   1b4b0:	beq	1b588 <ftello64@plt+0x8a04>
   1b4b4:	lsr	r1, r5, #4
   1b4b8:	cmp	r1, #9
   1b4bc:	addls	r1, r1, #48	; 0x30
   1b4c0:	addhi	r1, r1, #87	; 0x57
   1b4c4:	and	r5, r5, #15
   1b4c8:	strb	r3, [sl]
   1b4cc:	strb	r1, [r8]
   1b4d0:	add	r1, r4, #2
   1b4d4:	add	r4, r4, #3
   1b4d8:	cmp	r5, #9
   1b4dc:	add	r8, r6, r4
   1b4e0:	addls	r5, r5, #48	; 0x30
   1b4e4:	addhi	r5, r5, #87	; 0x57
   1b4e8:	strb	r5, [r6, r1]
   1b4ec:	ldrb	r5, [r7, #1]!
   1b4f0:	cmp	r5, #0
   1b4f4:	beq	1b534 <ftello64@plt+0x89b0>
   1b4f8:	add	r9, r4, #1
   1b4fc:	cmp	r5, #58	; 0x3a
   1b500:	add	r8, r6, r9
   1b504:	add	sl, r6, r4
   1b508:	bne	1b480 <ftello64@plt+0x88fc>
   1b50c:	add	r1, r4, #2
   1b510:	mov	r0, #51	; 0x33
   1b514:	strb	r3, [r6, r4]
   1b518:	strb	r0, [r6, r9]
   1b51c:	strb	r2, [r6, r1]
   1b520:	ldrb	r5, [r7, #1]!
   1b524:	add	r4, r4, #3
   1b528:	add	r8, r6, r4
   1b52c:	cmp	r5, #0
   1b530:	bne	1b4f8 <ftello64@plt+0x8974>
   1b534:	mov	r3, #0
   1b538:	strb	r3, [r8]
   1b53c:	mov	r0, r6
   1b540:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b544:	add	r1, r4, #2
   1b548:	mov	r0, #50	; 0x32
   1b54c:	strb	r5, [sl]
   1b550:	add	r4, r4, #3
   1b554:	strb	r0, [r8]
   1b558:	mov	r0, #53	; 0x35
   1b55c:	strb	r0, [r6, r1]
   1b560:	add	r8, r6, r4
   1b564:	b	1b4ec <ftello64@plt+0x8968>
   1b568:	add	r1, r4, #2
   1b56c:	mov	r0, #48	; 0x30
   1b570:	add	r4, r4, #3
   1b574:	strb	r3, [sl]
   1b578:	strb	r0, [r8]
   1b57c:	strb	r2, [r6, r1]
   1b580:	add	r8, r6, r4
   1b584:	b	1b4ec <ftello64@plt+0x8968>
   1b588:	mov	r4, r9
   1b58c:	strb	r5, [sl]
   1b590:	b	1b4ec <ftello64@plt+0x8968>
   1b594:	bl	1238c <gcry_malloc@plt>
   1b598:	subs	r6, r0, #0
   1b59c:	beq	1b53c <ftello64@plt+0x89b8>
   1b5a0:	ldrb	r5, [r7]
   1b5a4:	cmp	r5, #0
   1b5a8:	bne	1b470 <ftello64@plt+0x88ec>
   1b5ac:	mov	r8, r6
   1b5b0:	b	1b534 <ftello64@plt+0x89b0>
   1b5b4:	mov	r0, #1
   1b5b8:	b	1b454 <ftello64@plt+0x88d0>
   1b5bc:	ldrb	r3, [r0]
   1b5c0:	mov	r2, r0
   1b5c4:	cmp	r3, #0
   1b5c8:	beq	1b5fc <ftello64@plt+0x8a78>
   1b5cc:	mov	r0, #0
   1b5d0:	and	r3, r3, #192	; 0xc0
   1b5d4:	cmp	r3, #128	; 0x80
   1b5d8:	addne	r0, r0, #1
   1b5dc:	cmn	r1, #1
   1b5e0:	beq	1b5ec <ftello64@plt+0x8a68>
   1b5e4:	subs	r1, r1, #1
   1b5e8:	bxeq	lr
   1b5ec:	ldrb	r3, [r2, #1]!
   1b5f0:	cmp	r3, #0
   1b5f4:	bne	1b5d0 <ftello64@plt+0x8a4c>
   1b5f8:	bx	lr
   1b5fc:	mov	r0, r3
   1b600:	bx	lr
   1b604:	cmp	r2, #0
   1b608:	beq	1b670 <ftello64@plt+0x8aec>
   1b60c:	add	r2, r0, r2
   1b610:	push	{r4, r5, r6, lr}
   1b614:	sub	r0, r0, #1
   1b618:	sub	r6, r2, #1
   1b61c:	sub	r1, r1, #1
   1b620:	ldrb	lr, [r0, #1]!
   1b624:	ldrb	ip, [r1, #1]!
   1b628:	mov	r2, lr
   1b62c:	cmp	lr, ip
   1b630:	mov	r3, ip
   1b634:	sub	r5, lr, #97	; 0x61
   1b638:	sub	r4, ip, #97	; 0x61
   1b63c:	beq	1b658 <ftello64@plt+0x8ad4>
   1b640:	cmp	r5, #25
   1b644:	bicls	r2, lr, #32
   1b648:	cmp	r4, #25
   1b64c:	bicls	r3, ip, #32
   1b650:	cmp	r3, r2
   1b654:	bne	1b668 <ftello64@plt+0x8ae4>
   1b658:	cmp	r0, r6
   1b65c:	bne	1b620 <ftello64@plt+0x8a9c>
   1b660:	mov	r0, #0
   1b664:	pop	{r4, r5, r6, pc}
   1b668:	sub	r0, r2, r3
   1b66c:	pop	{r4, r5, r6, pc}
   1b670:	mov	r0, r2
   1b674:	bx	lr
   1b678:	push	{r4, r5, r6, lr}
   1b67c:	mov	r4, r0
   1b680:	mov	r0, r1
   1b684:	mov	r6, r1
   1b688:	bl	127dc <strlen@plt>
   1b68c:	mov	r1, r6
   1b690:	mov	r2, r0
   1b694:	mov	r5, r0
   1b698:	mov	r0, r4
   1b69c:	bl	12b18 <strncmp@plt>
   1b6a0:	cmp	r0, #0
   1b6a4:	bne	1b6f4 <ftello64@plt+0x8b70>
   1b6a8:	ldrb	r2, [r4, r5]
   1b6ac:	add	r0, r4, r5
   1b6b0:	tst	r2, #223	; 0xdf
   1b6b4:	sub	r3, r2, #9
   1b6b8:	clz	r3, r3
   1b6bc:	lsr	r3, r3, #5
   1b6c0:	movne	r1, r3
   1b6c4:	moveq	r1, #1
   1b6c8:	cmp	r1, #0
   1b6cc:	beq	1b6f4 <ftello64@plt+0x8b70>
   1b6d0:	cmp	r2, #32
   1b6d4:	orreq	r3, r3, #1
   1b6d8:	cmp	r3, #0
   1b6dc:	popeq	{r4, r5, r6, pc}
   1b6e0:	ldrb	r3, [r0, #1]!
   1b6e4:	cmp	r3, #9
   1b6e8:	cmpne	r3, #32
   1b6ec:	beq	1b6e0 <ftello64@plt+0x8b5c>
   1b6f0:	pop	{r4, r5, r6, pc}
   1b6f4:	mov	r0, #0
   1b6f8:	pop	{r4, r5, r6, pc}
   1b6fc:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b700:	subs	r5, r1, #0
   1b704:	beq	1b7b0 <ftello64@plt+0x8c2c>
   1b708:	mov	r4, r0
   1b70c:	mov	r8, r2
   1b710:	bl	12758 <__ctype_toupper_loc@plt>
   1b714:	ldrb	r3, [r8]
   1b718:	mov	r1, r5
   1b71c:	add	r9, r4, r1
   1b720:	mov	r5, r4
   1b724:	ldr	r0, [r0]
   1b728:	ldr	sl, [r0, r3, lsl #2]
   1b72c:	b	1b740 <ftello64@plt+0x8bbc>
   1b730:	cmp	lr, #0
   1b734:	beq	1b7b8 <ftello64@plt+0x8c34>
   1b738:	mov	r1, lr
   1b73c:	mov	r5, r3
   1b740:	mov	r3, r5
   1b744:	sub	lr, r1, #1
   1b748:	ldrb	r2, [r3], #1
   1b74c:	ldr	r2, [r0, r2, lsl #2]
   1b750:	cmp	r2, sl
   1b754:	bne	1b730 <ftello64@plt+0x8bac>
   1b758:	cmp	r3, r9
   1b75c:	add	r4, r8, #1
   1b760:	ldrb	ip, [r8, #1]
   1b764:	beq	1b7c4 <ftello64@plt+0x8c40>
   1b768:	ldrb	r6, [r3]
   1b76c:	ldr	r2, [r0, ip, lsl #2]
   1b770:	ldr	r6, [r0, r6, lsl #2]
   1b774:	cmp	r6, r2
   1b778:	bne	1b7a8 <ftello64@plt+0x8c24>
   1b77c:	add	fp, r5, r1
   1b780:	add	r1, r3, #1
   1b784:	b	1b79c <ftello64@plt+0x8c18>
   1b788:	ldrb	r2, [r1], #1
   1b78c:	ldr	r6, [r0, ip, lsl #2]
   1b790:	ldr	r7, [r0, r2, lsl #2]
   1b794:	cmp	r7, r6
   1b798:	bne	1b7a8 <ftello64@plt+0x8c24>
   1b79c:	cmp	fp, r1
   1b7a0:	ldrb	ip, [r4, #1]!
   1b7a4:	bne	1b788 <ftello64@plt+0x8c04>
   1b7a8:	cmp	ip, #0
   1b7ac:	bne	1b738 <ftello64@plt+0x8bb4>
   1b7b0:	mov	r0, r5
   1b7b4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b7b8:	mov	r5, lr
   1b7bc:	mov	r0, r5
   1b7c0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b7c4:	cmp	ip, #0
   1b7c8:	bne	1b730 <ftello64@plt+0x8bac>
   1b7cc:	b	1b7b0 <ftello64@plt+0x8c2c>
   1b7d0:	cmp	r1, #0
   1b7d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b7d8:	beq	1b828 <ftello64@plt+0x8ca4>
   1b7dc:	ldrb	r6, [r2]
   1b7e0:	add	r8, r1, #1
   1b7e4:	add	r8, r2, r8
   1b7e8:	sub	r3, r6, #97	; 0x61
   1b7ec:	cmp	r3, #25
   1b7f0:	add	r8, r0, r8
   1b7f4:	andls	r6, r6, #223	; 0xdf
   1b7f8:	add	r7, r0, r1
   1b7fc:	ldrb	r1, [r0]
   1b800:	add	r3, r0, #1
   1b804:	mov	r9, r0
   1b808:	sub	r0, r1, #97	; 0x61
   1b80c:	cmp	r0, #25
   1b810:	bicls	r1, r1, #32
   1b814:	cmp	r6, r1
   1b818:	mov	r0, r3
   1b81c:	beq	1b834 <ftello64@plt+0x8cb0>
   1b820:	cmp	r7, r3
   1b824:	bne	1b7fc <ftello64@plt+0x8c78>
   1b828:	mov	r9, #0
   1b82c:	mov	r0, r9
   1b830:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b834:	cmp	r3, r7
   1b838:	add	lr, r2, #1
   1b83c:	ldrb	ip, [r2, #1]
   1b840:	beq	1b894 <ftello64@plt+0x8d10>
   1b844:	sub	sl, r8, r3
   1b848:	b	1b858 <ftello64@plt+0x8cd4>
   1b84c:	ldrb	ip, [lr, #1]!
   1b850:	cmp	lr, sl
   1b854:	beq	1b884 <ftello64@plt+0x8d00>
   1b858:	ldrb	r1, [r3]
   1b85c:	sub	r4, ip, #97	; 0x61
   1b860:	add	r3, r3, #1
   1b864:	sub	r5, r1, #97	; 0x61
   1b868:	cmp	r5, #25
   1b86c:	bicls	r1, r1, #32
   1b870:	cmp	r4, #25
   1b874:	mov	r4, ip
   1b878:	bicls	r4, ip, #32
   1b87c:	cmp	r4, r1
   1b880:	beq	1b84c <ftello64@plt+0x8cc8>
   1b884:	cmp	ip, #0
   1b888:	bne	1b7fc <ftello64@plt+0x8c78>
   1b88c:	mov	r0, r9
   1b890:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b894:	cmp	ip, #0
   1b898:	bne	1b828 <ftello64@plt+0x8ca4>
   1b89c:	b	1b82c <ftello64@plt+0x8ca8>
   1b8a0:	push	{r4, lr}
   1b8a4:	subs	r4, r2, #0
   1b8a8:	sub	sp, sp, #8
   1b8ac:	beq	1b900 <ftello64@plt+0x8d7c>
   1b8b0:	cmp	r0, #0
   1b8b4:	beq	1b908 <ftello64@plt+0x8d84>
   1b8b8:	cmp	r4, #1
   1b8bc:	beq	1b91c <ftello64@plt+0x8d98>
   1b8c0:	ldrb	r3, [r1]
   1b8c4:	cmp	r3, #0
   1b8c8:	beq	1b91c <ftello64@plt+0x8d98>
   1b8cc:	sub	ip, r1, #1
   1b8d0:	add	r2, ip, r4
   1b8d4:	add	r1, r1, #1
   1b8d8:	mov	ip, r0
   1b8dc:	b	1b8ec <ftello64@plt+0x8d68>
   1b8e0:	ldrb	r3, [r1], #1
   1b8e4:	cmp	r3, #0
   1b8e8:	beq	1b8f8 <ftello64@plt+0x8d74>
   1b8ec:	cmp	r1, r2
   1b8f0:	strb	r3, [ip], #1
   1b8f4:	bne	1b8e0 <ftello64@plt+0x8d5c>
   1b8f8:	mov	r3, #0
   1b8fc:	strb	r3, [ip]
   1b900:	add	sp, sp, #8
   1b904:	pop	{r4, pc}
   1b908:	mov	r0, r4
   1b90c:	str	r1, [sp, #4]
   1b910:	bl	12350 <gcry_xmalloc@plt>
   1b914:	ldr	r1, [sp, #4]
   1b918:	b	1b8b8 <ftello64@plt+0x8d34>
   1b91c:	mov	ip, r0
   1b920:	b	1b8f8 <ftello64@plt+0x8d74>
   1b924:	push	{r4, r5, r6, lr}
   1b928:	mov	r5, r0
   1b92c:	ldrb	r4, [r0]
   1b930:	cmp	r4, #0
   1b934:	beq	1b9b0 <ftello64@plt+0x8e2c>
   1b938:	bl	12788 <__ctype_b_loc@plt>
   1b93c:	mov	r1, r5
   1b940:	ldr	r2, [r0]
   1b944:	b	1b954 <ftello64@plt+0x8dd0>
   1b948:	ldrb	r4, [r1, #1]!
   1b94c:	cmp	r4, #0
   1b950:	beq	1b9b8 <ftello64@plt+0x8e34>
   1b954:	lsl	r4, r4, #1
   1b958:	ldrh	r3, [r2, r4]
   1b95c:	ands	r3, r3, #8192	; 0x2000
   1b960:	bne	1b948 <ftello64@plt+0x8dc4>
   1b964:	ldrb	r2, [r1]
   1b968:	cmp	r2, #0
   1b96c:	strb	r2, [r5]
   1b970:	movne	ip, r5
   1b974:	beq	1b9b0 <ftello64@plt+0x8e2c>
   1b978:	ldr	lr, [r0]
   1b97c:	lsl	r2, r2, #1
   1b980:	ldrh	r2, [lr, r2]
   1b984:	ands	r2, r2, #8192	; 0x2000
   1b988:	moveq	r3, r2
   1b98c:	beq	1b998 <ftello64@plt+0x8e14>
   1b990:	cmp	r3, #0
   1b994:	moveq	r3, ip
   1b998:	ldrb	r2, [r1, #1]!
   1b99c:	cmp	r2, #0
   1b9a0:	strb	r2, [ip, #1]!
   1b9a4:	bne	1b978 <ftello64@plt+0x8df4>
   1b9a8:	cmp	r3, #0
   1b9ac:	strbne	r2, [r3]
   1b9b0:	mov	r0, r5
   1b9b4:	pop	{r4, r5, r6, pc}
   1b9b8:	strb	r4, [r5]
   1b9bc:	mov	r0, r5
   1b9c0:	pop	{r4, r5, r6, pc}
   1b9c4:	push	{r4, r5, r6, lr}
   1b9c8:	mov	r5, r0
   1b9cc:	ldrb	r4, [r0]
   1b9d0:	cmp	r4, #0
   1b9d4:	beq	1ba18 <ftello64@plt+0x8e94>
   1b9d8:	bl	12788 <__ctype_b_loc@plt>
   1b9dc:	mov	r2, r5
   1b9e0:	mov	r1, #0
   1b9e4:	ldr	r0, [r0]
   1b9e8:	lsl	r4, r4, #1
   1b9ec:	ldrh	r3, [r0, r4]
   1b9f0:	ands	r3, r3, #8192	; 0x2000
   1b9f4:	moveq	r1, r3
   1b9f8:	beq	1ba04 <ftello64@plt+0x8e80>
   1b9fc:	cmp	r1, #0
   1ba00:	moveq	r1, r2
   1ba04:	ldrb	r4, [r2, #1]!
   1ba08:	cmp	r4, #0
   1ba0c:	bne	1b9e8 <ftello64@plt+0x8e64>
   1ba10:	cmp	r1, #0
   1ba14:	strbne	r4, [r1]
   1ba18:	mov	r0, r5
   1ba1c:	pop	{r4, r5, r6, pc}
   1ba20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ba24:	subs	r9, r1, #0
   1ba28:	beq	1ba88 <ftello64@plt+0x8f04>
   1ba2c:	mov	r7, r2
   1ba30:	mov	sl, r0
   1ba34:	mov	r4, r0
   1ba38:	add	r8, r0, r9
   1ba3c:	mov	r5, #0
   1ba40:	ldrb	r1, [r4]
   1ba44:	mov	r0, r7
   1ba48:	bl	127f4 <strchr@plt>
   1ba4c:	mov	r6, r4
   1ba50:	add	r4, r4, #1
   1ba54:	cmp	r0, #0
   1ba58:	moveq	r5, r0
   1ba5c:	beq	1ba68 <ftello64@plt+0x8ee4>
   1ba60:	cmp	r5, #0
   1ba64:	moveq	r5, r6
   1ba68:	cmp	r4, r8
   1ba6c:	bne	1ba40 <ftello64@plt+0x8ebc>
   1ba70:	cmp	r5, #0
   1ba74:	beq	1ba88 <ftello64@plt+0x8f04>
   1ba78:	mov	r3, #0
   1ba7c:	sub	r0, r5, sl
   1ba80:	strb	r3, [r5]
   1ba84:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ba88:	mov	r0, r9
   1ba8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ba90:	ldr	r2, [pc]	; 1ba98 <ftello64@plt+0x8f14>
   1ba94:	b	1ba20 <ftello64@plt+0x8e9c>
   1ba98:	andeq	fp, r2, r8, ror #21
   1ba9c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1baa0:	subs	r9, r1, #0
   1baa4:	beq	1bafc <ftello64@plt+0x8f78>
   1baa8:	mov	r7, r2
   1baac:	mov	sl, r0
   1bab0:	mov	r4, r0
   1bab4:	add	r8, r0, r9
   1bab8:	mov	r6, #0
   1babc:	ldrb	r1, [r4]
   1bac0:	mov	r0, r7
   1bac4:	bl	127f4 <strchr@plt>
   1bac8:	mov	r5, r4
   1bacc:	add	r4, r4, #1
   1bad0:	cmp	r0, #0
   1bad4:	moveq	r6, r0
   1bad8:	beq	1bae4 <ftello64@plt+0x8f60>
   1badc:	cmp	r6, #0
   1bae0:	moveq	r6, r5
   1bae4:	cmp	r4, r8
   1bae8:	bne	1babc <ftello64@plt+0x8f38>
   1baec:	cmp	r6, #0
   1baf0:	beq	1bafc <ftello64@plt+0x8f78>
   1baf4:	sub	r0, r6, sl
   1baf8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bafc:	mov	r0, r9
   1bb00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bb04:	ldr	r2, [pc]	; 1bb0c <ftello64@plt+0x8f88>
   1bb08:	b	1ba9c <ftello64@plt+0x8f18>
   1bb0c:	andeq	fp, r2, r8, ror #21
   1bb10:	push	{r4, lr}
   1bb14:	mov	r1, #47	; 0x2f
   1bb18:	mov	r4, r0
   1bb1c:	bl	129b0 <strrchr@plt>
   1bb20:	cmp	r0, #0
   1bb24:	beq	1bb34 <ftello64@plt+0x8fb0>
   1bb28:	add	r0, r0, #1
   1bb2c:	pop	{r4, lr}
   1bb30:	b	12908 <gcry_xstrdup@plt>
   1bb34:	mov	r0, r4
   1bb38:	pop	{r4, lr}
   1bb3c:	b	12908 <gcry_xstrdup@plt>
   1bb40:	push	{r4, r5, r6, lr}
   1bb44:	mov	r1, #47	; 0x2f
   1bb48:	mov	r5, r0
   1bb4c:	bl	129b0 <strrchr@plt>
   1bb50:	cmp	r0, #0
   1bb54:	beq	1bb7c <ftello64@plt+0x8ff8>
   1bb58:	sub	r4, r0, r5
   1bb5c:	add	r0, r4, #1
   1bb60:	bl	12350 <gcry_xmalloc@plt>
   1bb64:	mov	r2, r4
   1bb68:	mov	r1, r5
   1bb6c:	bl	1289c <strncpy@plt>
   1bb70:	mov	r2, #0
   1bb74:	strb	r2, [r0, r4]
   1bb78:	pop	{r4, r5, r6, pc}
   1bb7c:	ldr	r0, [pc, #4]	; 1bb88 <ftello64@plt+0x9004>
   1bb80:	pop	{r4, r5, r6, lr}
   1bb84:	b	12908 <gcry_xstrdup@plt>
   1bb88:	andeq	ip, r2, r8, ror r0
   1bb8c:	push	{r0, r1, r2, r3}
   1bb90:	mov	r0, #1
   1bb94:	push	{r4, lr}
   1bb98:	sub	sp, sp, #8
   1bb9c:	ldr	r4, [pc, #60]	; 1bbe0 <ftello64@plt+0x905c>
   1bba0:	add	r3, sp, #20
   1bba4:	mov	r2, r3
   1bba8:	ldr	ip, [r4]
   1bbac:	ldr	r1, [sp, #16]
   1bbb0:	str	r3, [sp]
   1bbb4:	str	ip, [sp, #4]
   1bbb8:	bl	1afa4 <ftello64@plt+0x8420>
   1bbbc:	ldr	r2, [sp, #4]
   1bbc0:	ldr	r3, [r4]
   1bbc4:	cmp	r2, r3
   1bbc8:	bne	1bbdc <ftello64@plt+0x9058>
   1bbcc:	add	sp, sp, #8
   1bbd0:	pop	{r4, lr}
   1bbd4:	add	sp, sp, #16
   1bbd8:	bx	lr
   1bbdc:	bl	12590 <__stack_chk_fail@plt>
   1bbe0:	andeq	lr, r3, r0, lsl fp
   1bbe4:	push	{r0, r1, r2, r3}
   1bbe8:	mov	r0, #0
   1bbec:	push	{r4, lr}
   1bbf0:	sub	sp, sp, #8
   1bbf4:	ldr	r4, [pc, #60]	; 1bc38 <ftello64@plt+0x90b4>
   1bbf8:	add	r3, sp, #20
   1bbfc:	mov	r2, r3
   1bc00:	ldr	ip, [r4]
   1bc04:	ldr	r1, [sp, #16]
   1bc08:	str	r3, [sp]
   1bc0c:	str	ip, [sp, #4]
   1bc10:	bl	1afa4 <ftello64@plt+0x8420>
   1bc14:	ldr	r2, [sp, #4]
   1bc18:	ldr	r3, [r4]
   1bc1c:	cmp	r2, r3
   1bc20:	bne	1bc34 <ftello64@plt+0x90b0>
   1bc24:	add	sp, sp, #8
   1bc28:	pop	{r4, lr}
   1bc2c:	add	sp, sp, #16
   1bc30:	bx	lr
   1bc34:	bl	12590 <__stack_chk_fail@plt>
   1bc38:	andeq	lr, r3, r0, lsl fp
   1bc3c:	push	{r0, r1, r2, r3}
   1bc40:	mov	r0, #3
   1bc44:	push	{r4, lr}
   1bc48:	sub	sp, sp, #8
   1bc4c:	ldr	r4, [pc, #60]	; 1bc90 <ftello64@plt+0x910c>
   1bc50:	add	r3, sp, #20
   1bc54:	mov	r2, r3
   1bc58:	ldr	ip, [r4]
   1bc5c:	ldr	r1, [sp, #16]
   1bc60:	str	r3, [sp]
   1bc64:	str	ip, [sp, #4]
   1bc68:	bl	1afa4 <ftello64@plt+0x8420>
   1bc6c:	ldr	r2, [sp, #4]
   1bc70:	ldr	r3, [r4]
   1bc74:	cmp	r2, r3
   1bc78:	bne	1bc8c <ftello64@plt+0x9108>
   1bc7c:	add	sp, sp, #8
   1bc80:	pop	{r4, lr}
   1bc84:	add	sp, sp, #16
   1bc88:	bx	lr
   1bc8c:	bl	12590 <__stack_chk_fail@plt>
   1bc90:	andeq	lr, r3, r0, lsl fp
   1bc94:	push	{r0, r1, r2, r3}
   1bc98:	mov	r0, #2
   1bc9c:	push	{r4, lr}
   1bca0:	sub	sp, sp, #8
   1bca4:	ldr	r4, [pc, #60]	; 1bce8 <ftello64@plt+0x9164>
   1bca8:	add	r3, sp, #20
   1bcac:	mov	r2, r3
   1bcb0:	ldr	ip, [r4]
   1bcb4:	ldr	r1, [sp, #16]
   1bcb8:	str	r3, [sp]
   1bcbc:	str	ip, [sp, #4]
   1bcc0:	bl	1afa4 <ftello64@plt+0x8420>
   1bcc4:	ldr	r2, [sp, #4]
   1bcc8:	ldr	r3, [r4]
   1bccc:	cmp	r2, r3
   1bcd0:	bne	1bce4 <ftello64@plt+0x9160>
   1bcd4:	add	sp, sp, #8
   1bcd8:	pop	{r4, lr}
   1bcdc:	add	sp, sp, #16
   1bce0:	bx	lr
   1bce4:	bl	12590 <__stack_chk_fail@plt>
   1bce8:	andeq	lr, r3, r0, lsl fp
   1bcec:	b	123ec <strcmp@plt>
   1bcf0:	push	{r4, r5, r6, lr}
   1bcf4:	mov	lr, r0
   1bcf8:	ldrb	ip, [r0]
   1bcfc:	cmp	ip, #9
   1bd00:	cmpne	ip, #32
   1bd04:	bne	1bd18 <ftello64@plt+0x9194>
   1bd08:	ldrb	ip, [lr, #1]!
   1bd0c:	cmp	ip, #9
   1bd10:	cmpne	ip, #32
   1bd14:	beq	1bd08 <ftello64@plt+0x9184>
   1bd18:	sub	r6, ip, #48	; 0x30
   1bd1c:	mov	r0, #0
   1bd20:	uxtb	r3, r6
   1bd24:	cmp	r3, #9
   1bd28:	mov	r1, #0
   1bd2c:	pophi	{r4, r5, r6, pc}
   1bd30:	lsl	r2, r1, #2
   1bd34:	lsl	r3, r0, #2
   1bd38:	adds	r3, r3, r0
   1bd3c:	orr	r2, r2, r0, lsr #30
   1bd40:	ldrb	ip, [lr, #1]!
   1bd44:	adc	r2, r2, r1
   1bd48:	adds	r4, r3, r3
   1bd4c:	adc	r5, r2, r2
   1bd50:	adds	r0, r4, r6
   1bd54:	adc	r1, r5, r6, asr #31
   1bd58:	sub	r6, ip, #48	; 0x30
   1bd5c:	uxtb	r3, r6
   1bd60:	cmp	r3, #9
   1bd64:	bls	1bd30 <ftello64@plt+0x91ac>
   1bd68:	pop	{r4, r5, r6, pc}
   1bd6c:	ldrb	r2, [r0]
   1bd70:	sub	r3, r2, #48	; 0x30
   1bd74:	uxtb	r1, r3
   1bd78:	cmp	r1, #9
   1bd7c:	bls	1bda4 <ftello64@plt+0x9220>
   1bd80:	sub	r3, r2, #65	; 0x41
   1bd84:	cmp	r3, #5
   1bd88:	subls	r3, r2, #55	; 0x37
   1bd8c:	lslls	r3, r3, #4
   1bd90:	bls	1bda8 <ftello64@plt+0x9224>
   1bd94:	sub	r3, r2, #97	; 0x61
   1bd98:	cmp	r3, #5
   1bd9c:	bhi	1bdec <ftello64@plt+0x9268>
   1bda0:	sub	r3, r2, #87	; 0x57
   1bda4:	lsl	r3, r3, #4
   1bda8:	ldrb	r2, [r0, #1]
   1bdac:	sub	r0, r2, #48	; 0x30
   1bdb0:	uxtb	r1, r0
   1bdb4:	cmp	r1, #9
   1bdb8:	bls	1bdcc <ftello64@plt+0x9248>
   1bdbc:	sub	r1, r2, #65	; 0x41
   1bdc0:	cmp	r1, #5
   1bdc4:	bhi	1bdd4 <ftello64@plt+0x9250>
   1bdc8:	sub	r0, r2, #55	; 0x37
   1bdcc:	add	r0, r0, r3
   1bdd0:	bx	lr
   1bdd4:	sub	r1, r2, #97	; 0x61
   1bdd8:	cmp	r1, #5
   1bddc:	bhi	1bdec <ftello64@plt+0x9268>
   1bde0:	sub	r0, r2, #87	; 0x57
   1bde4:	add	r0, r0, r3
   1bde8:	bx	lr
   1bdec:	mvn	r0, #0
   1bdf0:	bx	lr
   1bdf4:	subs	r3, r1, #0
   1bdf8:	beq	1be00 <ftello64@plt+0x927c>
   1bdfc:	b	1b5bc <ftello64@plt+0x8a38>
   1be00:	mov	r0, r3
   1be04:	bx	lr
   1be08:	sub	r0, r0, #65	; 0x41
   1be0c:	cmp	r0, #25
   1be10:	movhi	r0, #0
   1be14:	movls	r0, #1
   1be18:	bx	lr
   1be1c:	sub	r0, r0, #97	; 0x61
   1be20:	cmp	r0, #25
   1be24:	movhi	r0, #0
   1be28:	movls	r0, #1
   1be2c:	bx	lr
   1be30:	sub	r3, r0, #97	; 0x61
   1be34:	cmp	r3, #25
   1be38:	bicls	r0, r0, #32
   1be3c:	bx	lr
   1be40:	sub	r3, r0, #65	; 0x41
   1be44:	cmp	r3, #25
   1be48:	orrls	r0, r0, #32
   1be4c:	bx	lr
   1be50:	ldrb	r3, [r0]
   1be54:	cmp	r3, #0
   1be58:	bxeq	lr
   1be5c:	mov	r1, r0
   1be60:	tst	r3, #128	; 0x80
   1be64:	moveq	r2, #1
   1be68:	movne	r2, #0
   1be6c:	sub	ip, r3, #65	; 0x41
   1be70:	cmp	ip, #25
   1be74:	movhi	r2, #0
   1be78:	andls	r2, r2, #1
   1be7c:	cmp	r2, #0
   1be80:	orrne	r3, r3, #32
   1be84:	strbne	r3, [r1]
   1be88:	ldrb	r3, [r1, #1]!
   1be8c:	cmp	r3, #0
   1be90:	bne	1be60 <ftello64@plt+0x92dc>
   1be94:	bx	lr
   1be98:	cmp	r0, r1
   1be9c:	beq	1bf58 <ftello64@plt+0x93d4>
   1bea0:	push	{r4, r5, lr}
   1bea4:	ldrb	r2, [r0]
   1bea8:	ldrb	r3, [r1]
   1beac:	cmp	r2, #0
   1beb0:	bne	1bef8 <ftello64@plt+0x9374>
   1beb4:	b	1bf2c <ftello64@plt+0x93a8>
   1beb8:	cmp	r3, r2
   1bebc:	sub	ip, r2, #97	; 0x61
   1bec0:	beq	1bee8 <ftello64@plt+0x9364>
   1bec4:	cmp	ip, #25
   1bec8:	sub	r4, r3, #97	; 0x61
   1becc:	mov	lr, r2
   1bed0:	bicls	lr, r2, #32
   1bed4:	cmp	r4, #25
   1bed8:	bicls	r3, r3, #32
   1bedc:	cmp	r3, lr
   1bee0:	mov	r5, r2
   1bee4:	bne	1bf40 <ftello64@plt+0x93bc>
   1bee8:	ldrb	r2, [r0, #1]!
   1beec:	ldrb	r3, [r1, #1]!
   1bef0:	cmp	r2, #0
   1bef4:	beq	1bf2c <ftello64@plt+0x93a8>
   1bef8:	cmp	r3, #0
   1befc:	bne	1beb8 <ftello64@plt+0x9334>
   1bf00:	sub	r3, r2, #97	; 0x61
   1bf04:	cmp	r3, #25
   1bf08:	mov	r5, r2
   1bf0c:	mov	r3, #0
   1bf10:	bhi	1bf24 <ftello64@plt+0x93a0>
   1bf14:	bic	r5, r2, #32
   1bf18:	sub	r2, r3, #97	; 0x61
   1bf1c:	cmp	r2, #25
   1bf20:	bicls	r3, r3, #32
   1bf24:	sub	r0, r5, r3
   1bf28:	pop	{r4, r5, pc}
   1bf2c:	cmp	r3, #0
   1bf30:	movne	r5, #0
   1bf34:	bne	1bf18 <ftello64@plt+0x9394>
   1bf38:	mov	r0, #0
   1bf3c:	pop	{r4, r5, pc}
   1bf40:	ldrb	r3, [r1]
   1bf44:	cmp	r3, r2
   1bf48:	beq	1bf38 <ftello64@plt+0x93b4>
   1bf4c:	cmp	ip, #25
   1bf50:	bls	1bf14 <ftello64@plt+0x9390>
   1bf54:	b	1bf18 <ftello64@plt+0x9394>
   1bf58:	mov	r0, #0
   1bf5c:	bx	lr
   1bf60:	cmp	r2, #0
   1bf64:	cmpne	r0, r1
   1bf68:	beq	1bfd0 <ftello64@plt+0x944c>
   1bf6c:	push	{r4, r5, lr}
   1bf70:	sub	r1, r1, #1
   1bf74:	sub	r4, r0, #1
   1bf78:	b	1bf84 <ftello64@plt+0x9400>
   1bf7c:	cmp	r3, ip
   1bf80:	bne	1bfc8 <ftello64@plt+0x9444>
   1bf84:	ldrb	r3, [r4, #1]!
   1bf88:	sub	ip, r3, #65	; 0x41
   1bf8c:	cmp	ip, #25
   1bf90:	ldrb	ip, [r1, #1]!
   1bf94:	mvn	lr, r4
   1bf98:	add	lr, lr, r2
   1bf9c:	sub	r5, ip, #65	; 0x41
   1bfa0:	orrls	r3, r3, #32
   1bfa4:	cmp	r5, #25
   1bfa8:	orrls	ip, ip, #32
   1bfac:	cmn	r0, lr
   1bfb0:	moveq	lr, #1
   1bfb4:	movne	lr, #0
   1bfb8:	cmp	r3, #0
   1bfbc:	moveq	lr, #1
   1bfc0:	cmp	lr, #0
   1bfc4:	beq	1bf7c <ftello64@plt+0x93f8>
   1bfc8:	sub	r0, r3, ip
   1bfcc:	pop	{r4, r5, pc}
   1bfd0:	mov	r0, #0
   1bfd4:	bx	lr
   1bfd8:	cmp	r1, r0
   1bfdc:	beq	1bfe4 <ftello64@plt+0x9460>
   1bfe0:	b	1b604 <ftello64@plt+0x8a80>
   1bfe4:	mov	r0, #0
   1bfe8:	bx	lr
   1bfec:	cmp	r0, r1
   1bff0:	beq	1c050 <ftello64@plt+0x94cc>
   1bff4:	ldrb	r2, [r0]
   1bff8:	ldrb	ip, [r1]
   1bffc:	cmp	r2, #0
   1c000:	beq	1c038 <ftello64@plt+0x94b4>
   1c004:	clz	r3, ip
   1c008:	lsr	r3, r3, #5
   1c00c:	b	1c028 <ftello64@plt+0x94a4>
   1c010:	ldrb	r2, [r0, #1]!
   1c014:	ldrb	ip, [r1, #1]!
   1c018:	clz	r3, ip
   1c01c:	cmp	r2, #0
   1c020:	lsr	r3, r3, #5
   1c024:	beq	1c038 <ftello64@plt+0x94b4>
   1c028:	cmp	ip, r2
   1c02c:	orrne	r3, r3, #1
   1c030:	cmp	r3, #0
   1c034:	beq	1c010 <ftello64@plt+0x948c>
   1c038:	cmp	ip, r2
   1c03c:	beq	1c050 <ftello64@plt+0x94cc>
   1c040:	sxtb	r2, r2
   1c044:	sxtb	r0, ip
   1c048:	sub	r0, r2, r0
   1c04c:	bx	lr
   1c050:	mov	r0, #0
   1c054:	bx	lr
   1c058:	push	{r4, r5, r6, r7, r8, lr}
   1c05c:	subs	r7, r3, #0
   1c060:	mov	r4, r0
   1c064:	beq	1c0c4 <ftello64@plt+0x9540>
   1c068:	cmp	r7, r1
   1c06c:	bhi	1c0bc <ftello64@plt+0x9538>
   1c070:	sub	r1, r1, r7
   1c074:	adds	r5, r0, r1
   1c078:	bcs	1c0bc <ftello64@plt+0x9538>
   1c07c:	cmp	r0, r2
   1c080:	mov	r6, r2
   1c084:	beq	1c0c4 <ftello64@plt+0x9540>
   1c088:	mov	r2, r7
   1c08c:	mov	r1, r6
   1c090:	mov	r0, r4
   1c094:	bl	1b604 <ftello64@plt+0x8a80>
   1c098:	cmp	r0, #0
   1c09c:	beq	1c0c4 <ftello64@plt+0x9540>
   1c0a0:	add	r4, r4, #1
   1c0a4:	cmp	r5, r4
   1c0a8:	bcc	1c0bc <ftello64@plt+0x9538>
   1c0ac:	cmp	r6, r4
   1c0b0:	bne	1c088 <ftello64@plt+0x9504>
   1c0b4:	mov	r0, r6
   1c0b8:	pop	{r4, r5, r6, r7, r8, pc}
   1c0bc:	mov	r0, #0
   1c0c0:	pop	{r4, r5, r6, r7, r8, pc}
   1c0c4:	mov	r0, r4
   1c0c8:	pop	{r4, r5, r6, r7, r8, pc}
   1c0cc:	push	{r4, r5, r6, lr}
   1c0d0:	mov	r5, r0
   1c0d4:	ldrb	r4, [r0]
   1c0d8:	cmp	r4, #0
   1c0dc:	beq	1c100 <ftello64@plt+0x957c>
   1c0e0:	bl	1274c <__ctype_tolower_loc@plt>
   1c0e4:	mov	r3, r5
   1c0e8:	ldr	r2, [r0]
   1c0ec:	ldr	r2, [r2, r4, lsl #2]
   1c0f0:	strb	r2, [r3]
   1c0f4:	ldrb	r4, [r3, #1]!
   1c0f8:	cmp	r4, #0
   1c0fc:	bne	1c0e8 <ftello64@plt+0x9564>
   1c100:	mov	r0, r5
   1c104:	pop	{r4, r5, r6, pc}
   1c108:	cmp	r2, #0
   1c10c:	beq	1c160 <ftello64@plt+0x95dc>
   1c110:	push	{r4, r5, r6, r7, r8, lr}
   1c114:	sub	r4, r0, #1
   1c118:	add	r8, r4, r2
   1c11c:	sub	r7, r1, #1
   1c120:	ldrb	r5, [r4, #1]!
   1c124:	ldrb	r6, [r7, #1]!
   1c128:	cmp	r5, r6
   1c12c:	beq	1c148 <ftello64@plt+0x95c4>
   1c130:	bl	12758 <__ctype_toupper_loc@plt>
   1c134:	ldr	r3, [r0]
   1c138:	ldr	r2, [r3, r5, lsl #2]
   1c13c:	ldr	r3, [r3, r6, lsl #2]
   1c140:	cmp	r2, r3
   1c144:	bne	1c158 <ftello64@plt+0x95d4>
   1c148:	cmp	r8, r4
   1c14c:	bne	1c120 <ftello64@plt+0x959c>
   1c150:	mov	r0, #0
   1c154:	pop	{r4, r5, r6, r7, r8, pc}
   1c158:	sub	r0, r5, r6
   1c15c:	pop	{r4, r5, r6, r7, r8, pc}
   1c160:	mov	r0, r2
   1c164:	bx	lr
   1c168:	cmp	r0, #0
   1c16c:	bxeq	lr
   1c170:	mov	r2, #1
   1c174:	b	1b3c8 <ftello64@plt+0x8844>
   1c178:	cmp	r0, #0
   1c17c:	bxeq	lr
   1c180:	mov	r2, #0
   1c184:	b	1b3c8 <ftello64@plt+0x8844>
   1c188:	push	{r0, r1, r2, r3}
   1c18c:	push	{r4, lr}
   1c190:	sub	sp, sp, #8
   1c194:	ldr	r4, [pc, #80]	; 1c1ec <ftello64@plt+0x9668>
   1c198:	ldr	r0, [sp, #16]
   1c19c:	ldr	r3, [r4]
   1c1a0:	cmp	r0, #0
   1c1a4:	str	r3, [sp, #4]
   1c1a8:	beq	1c1dc <ftello64@plt+0x9658>
   1c1ac:	add	r3, sp, #20
   1c1b0:	mov	r1, r3
   1c1b4:	str	r3, [sp]
   1c1b8:	bl	1aed4 <ftello64@plt+0x8350>
   1c1bc:	ldr	r2, [sp, #4]
   1c1c0:	ldr	r3, [r4]
   1c1c4:	cmp	r2, r3
   1c1c8:	bne	1c1e8 <ftello64@plt+0x9664>
   1c1cc:	add	sp, sp, #8
   1c1d0:	pop	{r4, lr}
   1c1d4:	add	sp, sp, #16
   1c1d8:	bx	lr
   1c1dc:	ldr	r0, [pc, #12]	; 1c1f0 <ftello64@plt+0x966c>
   1c1e0:	bl	12b60 <gcry_strdup@plt>
   1c1e4:	b	1c1bc <ftello64@plt+0x9638>
   1c1e8:	bl	12590 <__stack_chk_fail@plt>
   1c1ec:	andeq	lr, r3, r0, lsl fp
   1c1f0:	andeq	fp, r2, ip, ror #21
   1c1f4:	push	{r0, r1, r2, r3}
   1c1f8:	push	{r4, lr}
   1c1fc:	sub	sp, sp, #8
   1c200:	ldr	r4, [pc, #144]	; 1c298 <ftello64@plt+0x9714>
   1c204:	ldr	r0, [sp, #16]
   1c208:	ldr	r3, [r4]
   1c20c:	cmp	r0, #0
   1c210:	str	r3, [sp, #4]
   1c214:	beq	1c250 <ftello64@plt+0x96cc>
   1c218:	add	r3, sp, #20
   1c21c:	mov	r1, r3
   1c220:	str	r3, [sp]
   1c224:	bl	1aed4 <ftello64@plt+0x8350>
   1c228:	cmp	r0, #0
   1c22c:	beq	1c260 <ftello64@plt+0x96dc>
   1c230:	ldr	r2, [sp, #4]
   1c234:	ldr	r3, [r4]
   1c238:	cmp	r2, r3
   1c23c:	bne	1c25c <ftello64@plt+0x96d8>
   1c240:	add	sp, sp, #8
   1c244:	pop	{r4, lr}
   1c248:	add	sp, sp, #16
   1c24c:	bx	lr
   1c250:	ldr	r0, [pc, #68]	; 1c29c <ftello64@plt+0x9718>
   1c254:	bl	12908 <gcry_xstrdup@plt>
   1c258:	b	1c228 <ftello64@plt+0x96a4>
   1c25c:	bl	12590 <__stack_chk_fail@plt>
   1c260:	bl	12848 <__errno_location@plt>
   1c264:	ldr	r3, [pc, #52]	; 1c2a0 <ftello64@plt+0x971c>
   1c268:	ldr	r3, [r3]
   1c26c:	ldr	r2, [r0]
   1c270:	cmp	r2, #22
   1c274:	moveq	r2, #37	; 0x25
   1c278:	moveq	r1, #1
   1c27c:	ldreq	r0, [pc, #32]	; 1c2a4 <ftello64@plt+0x9720>
   1c280:	movne	r2, #22
   1c284:	movne	r1, #1
   1c288:	ldrne	r0, [pc, #24]	; 1c2a8 <ftello64@plt+0x9724>
   1c28c:	bl	12650 <fwrite@plt>
   1c290:	mov	r0, #2
   1c294:	bl	127b8 <exit@plt>
   1c298:	andeq	lr, r3, r0, lsl fp
   1c29c:	andeq	fp, r2, ip, ror #21
   1c2a0:	andeq	pc, r3, r0, lsr r1	; <UNPREDICTABLE>
   1c2a4:	strdeq	fp, [r2], -r0
   1c2a8:	andeq	fp, r2, r8, lsl fp
   1c2ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c2b0:	mov	r6, r2
   1c2b4:	mov	r7, r3
   1c2b8:	mov	r8, r0
   1c2bc:	mov	r5, r1
   1c2c0:	bl	127f4 <strchr@plt>
   1c2c4:	cmp	r0, #0
   1c2c8:	beq	1c354 <ftello64@plt+0x97d0>
   1c2cc:	mov	r4, #1
   1c2d0:	b	1c2d8 <ftello64@plt+0x9754>
   1c2d4:	mov	r4, r3
   1c2d8:	add	r0, r0, #1
   1c2dc:	mov	r1, r5
   1c2e0:	bl	127f4 <strchr@plt>
   1c2e4:	add	r3, r4, #1
   1c2e8:	cmp	r0, #0
   1c2ec:	bne	1c2d4 <ftello64@plt+0x9750>
   1c2f0:	add	r0, r4, #2
   1c2f4:	mov	r1, #4
   1c2f8:	bl	12890 <gcry_calloc@plt>
   1c2fc:	subs	r9, r0, #0
   1c300:	beq	1c34c <ftello64@plt+0x97c8>
   1c304:	str	r8, [r9]
   1c308:	mov	r0, r8
   1c30c:	mov	r1, r5
   1c310:	bl	127f4 <strchr@plt>
   1c314:	subs	r3, r0, #0
   1c318:	beq	1c35c <ftello64@plt+0x97d8>
   1c31c:	mov	r8, r9
   1c320:	mov	r4, #1
   1c324:	add	r0, r3, #1
   1c328:	strb	r6, [r3]
   1c32c:	str	r0, [r8, #4]!
   1c330:	mov	r1, r5
   1c334:	bl	127f4 <strchr@plt>
   1c338:	add	r4, r4, #1
   1c33c:	subs	r3, r0, #0
   1c340:	bne	1c324 <ftello64@plt+0x97a0>
   1c344:	cmp	r7, #0
   1c348:	strne	r4, [r7]
   1c34c:	mov	r0, r9
   1c350:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c354:	mov	r0, #2
   1c358:	b	1c2f4 <ftello64@plt+0x9770>
   1c35c:	mov	r4, #1
   1c360:	b	1c344 <ftello64@plt+0x97c0>
   1c364:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c368:	mov	r8, r0
   1c36c:	mov	r6, r1
   1c370:	bl	12a70 <strpbrk@plt>
   1c374:	cmp	r0, #0
   1c378:	beq	1c530 <ftello64@plt+0x99ac>
   1c37c:	mov	r5, #1
   1c380:	b	1c388 <ftello64@plt+0x9804>
   1c384:	mov	r5, r3
   1c388:	add	r0, r0, #1
   1c38c:	mov	r1, r6
   1c390:	bl	12a70 <strpbrk@plt>
   1c394:	add	r3, r5, #1
   1c398:	cmp	r0, #0
   1c39c:	bne	1c384 <ftello64@plt+0x9800>
   1c3a0:	add	r5, r5, #2
   1c3a4:	tst	r5, #-1073741824	; 0xc0000000
   1c3a8:	lsl	r5, r5, #2
   1c3ac:	bne	1c47c <ftello64@plt+0x98f8>
   1c3b0:	mov	r0, r8
   1c3b4:	bl	127dc <strlen@plt>
   1c3b8:	add	r0, r0, #1
   1c3bc:	adds	r0, r5, r0
   1c3c0:	movcs	r7, #1
   1c3c4:	movcc	r7, #0
   1c3c8:	bcs	1c47c <ftello64@plt+0x98f8>
   1c3cc:	bl	1238c <gcry_malloc@plt>
   1c3d0:	subs	r9, r0, #0
   1c3d4:	beq	1c488 <ftello64@plt+0x9904>
   1c3d8:	add	r5, r9, r5
   1c3dc:	mov	r1, r8
   1c3e0:	mov	r0, r5
   1c3e4:	bl	12674 <strcpy@plt>
   1c3e8:	mov	r4, r5
   1c3ec:	sub	r8, r9, #4
   1c3f0:	mov	sl, r7
   1c3f4:	mov	r1, r6
   1c3f8:	mov	r0, r4
   1c3fc:	bl	12a70 <strpbrk@plt>
   1c400:	cmp	r0, #0
   1c404:	beq	1c490 <ftello64@plt+0x990c>
   1c408:	strb	sl, [r0]
   1c40c:	ldrb	r3, [r4]
   1c410:	cmp	r3, #32
   1c414:	cmpne	r3, #9
   1c418:	bne	1c42c <ftello64@plt+0x98a8>
   1c41c:	ldrb	r3, [r4, #1]!
   1c420:	cmp	r3, #9
   1c424:	cmpne	r3, #32
   1c428:	beq	1c41c <ftello64@plt+0x9898>
   1c42c:	sub	r3, r0, #1
   1c430:	cmp	r3, r4
   1c434:	bcc	1c46c <ftello64@plt+0x98e8>
   1c438:	ldrb	r2, [r0, #-1]
   1c43c:	cmp	r2, #9
   1c440:	cmpne	r2, #32
   1c444:	bne	1c46c <ftello64@plt+0x98e8>
   1c448:	sub	r1, r4, #1
   1c44c:	b	1c460 <ftello64@plt+0x98dc>
   1c450:	ldrb	r2, [r3]
   1c454:	cmp	r2, #9
   1c458:	cmpne	r2, #32
   1c45c:	bne	1c46c <ftello64@plt+0x98e8>
   1c460:	strb	sl, [r3], #-1
   1c464:	cmp	r3, r1
   1c468:	bne	1c450 <ftello64@plt+0x98cc>
   1c46c:	str	r4, [r8, #4]!
   1c470:	add	r7, r7, #1
   1c474:	add	r4, r0, #1
   1c478:	b	1c3f4 <ftello64@plt+0x9870>
   1c47c:	mov	r0, #12
   1c480:	bl	129d4 <gpg_err_set_errno@plt>
   1c484:	mov	r9, #0
   1c488:	mov	r0, r9
   1c48c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c490:	ldrb	r3, [r4]
   1c494:	cmp	r3, #32
   1c498:	cmpne	r3, #9
   1c49c:	bne	1c4b0 <ftello64@plt+0x992c>
   1c4a0:	ldrb	r3, [r4, #1]!
   1c4a4:	cmp	r3, #9
   1c4a8:	cmpne	r3, #32
   1c4ac:	beq	1c4a0 <ftello64@plt+0x991c>
   1c4b0:	mov	r0, r4
   1c4b4:	bl	127dc <strlen@plt>
   1c4b8:	sub	r0, r0, #1
   1c4bc:	adds	r3, r4, r0
   1c4c0:	bcs	1c4f8 <ftello64@plt+0x9974>
   1c4c4:	ldrb	r2, [r4, r0]
   1c4c8:	cmp	r2, #9
   1c4cc:	cmpne	r2, #32
   1c4d0:	bne	1c4f8 <ftello64@plt+0x9974>
   1c4d4:	mov	r1, #0
   1c4d8:	b	1c4ec <ftello64@plt+0x9968>
   1c4dc:	ldrb	r2, [r3]
   1c4e0:	cmp	r2, #9
   1c4e4:	cmpne	r2, #32
   1c4e8:	bne	1c4f8 <ftello64@plt+0x9974>
   1c4ec:	strb	r1, [r3], #-1
   1c4f0:	cmp	r3, r4
   1c4f4:	bcs	1c4dc <ftello64@plt+0x9958>
   1c4f8:	lsl	r3, r7, #2
   1c4fc:	add	r2, r3, #8
   1c500:	add	r2, r9, r2
   1c504:	add	r3, r9, r3
   1c508:	cmp	r5, r2
   1c50c:	mov	r2, #0
   1c510:	str	r4, [r9, r7, lsl #2]
   1c514:	str	r2, [r3, #4]
   1c518:	beq	1c488 <ftello64@plt+0x9904>
   1c51c:	ldr	r3, [pc, #20]	; 1c538 <ftello64@plt+0x99b4>
   1c520:	ldr	r2, [pc, #20]	; 1c53c <ftello64@plt+0x99b8>
   1c524:	ldr	r1, [pc, #20]	; 1c540 <ftello64@plt+0x99bc>
   1c528:	ldr	r0, [pc, #20]	; 1c544 <ftello64@plt+0x99c0>
   1c52c:	bl	12b78 <__assert_fail@plt>
   1c530:	mov	r5, #8
   1c534:	b	1c3b0 <ftello64@plt+0x982c>
   1c538:	muleq	r2, ip, sl
   1c53c:	andeq	r0, r0, r2, lsl r5
   1c540:	andeq	fp, r2, r8, lsr #21
   1c544:	andeq	fp, r2, r0, lsr fp
   1c548:	push	{r4, r5, r6, r7, r8, lr}
   1c54c:	mov	r6, r2
   1c550:	ldrb	r3, [r0]
   1c554:	cmp	r3, #32
   1c558:	bne	1c568 <ftello64@plt+0x99e4>
   1c55c:	ldrb	r3, [r0, #1]!
   1c560:	cmp	r3, #32
   1c564:	beq	1c55c <ftello64@plt+0x99d8>
   1c568:	cmp	r6, #0
   1c56c:	beq	1c5cc <ftello64@plt+0x9a48>
   1c570:	mov	r4, #0
   1c574:	sub	r5, r1, #4
   1c578:	mov	r7, r4
   1c57c:	str	r0, [r5, #4]!
   1c580:	mov	r1, #32
   1c584:	bl	127f4 <strchr@plt>
   1c588:	add	r4, r4, #1
   1c58c:	subs	r3, r0, #0
   1c590:	beq	1c5c4 <ftello64@plt+0x9a40>
   1c594:	mov	r0, r3
   1c598:	strb	r7, [r0], #1
   1c59c:	ldrb	r3, [r3, #1]
   1c5a0:	cmp	r3, #32
   1c5a4:	bne	1c5b4 <ftello64@plt+0x9a30>
   1c5a8:	ldrb	r3, [r0, #1]!
   1c5ac:	cmp	r3, #32
   1c5b0:	beq	1c5a8 <ftello64@plt+0x9a24>
   1c5b4:	cmp	r3, #0
   1c5b8:	beq	1c5c4 <ftello64@plt+0x9a40>
   1c5bc:	cmp	r6, r4
   1c5c0:	bne	1c57c <ftello64@plt+0x99f8>
   1c5c4:	mov	r0, r4
   1c5c8:	pop	{r4, r5, r6, r7, r8, pc}
   1c5cc:	mov	r4, r6
   1c5d0:	b	1c5c4 <ftello64@plt+0x9a40>
   1c5d4:	push	{r4, r5, r6, r7, r8, lr}
   1c5d8:	subs	r7, r2, #0
   1c5dc:	beq	1c62c <ftello64@plt+0x9aa8>
   1c5e0:	mov	r4, #0
   1c5e4:	sub	r5, r1, #4
   1c5e8:	mov	r6, r4
   1c5ec:	b	1c608 <ftello64@plt+0x9a84>
   1c5f0:	strb	r6, [r0], #1
   1c5f4:	ldrb	r3, [r3, #1]
   1c5f8:	cmp	r3, #0
   1c5fc:	beq	1c624 <ftello64@plt+0x9aa0>
   1c600:	cmp	r7, r4
   1c604:	beq	1c624 <ftello64@plt+0x9aa0>
   1c608:	str	r0, [r5, #4]!
   1c60c:	mov	r1, #58	; 0x3a
   1c610:	bl	127f4 <strchr@plt>
   1c614:	add	r4, r4, #1
   1c618:	subs	r3, r0, #0
   1c61c:	mov	r0, r3
   1c620:	bne	1c5f0 <ftello64@plt+0x9a6c>
   1c624:	mov	r0, r4
   1c628:	pop	{r4, r5, r6, r7, r8, pc}
   1c62c:	mov	r4, r7
   1c630:	b	1c624 <ftello64@plt+0x9aa0>
   1c634:	push	{r4, r5, r6, lr}
   1c638:	sub	sp, sp, #32
   1c63c:	ldr	r4, [pc, #220]	; 1c720 <ftello64@plt+0x9b9c>
   1c640:	cmp	r0, #0
   1c644:	ldr	r3, [r4]
   1c648:	str	r3, [sp, #28]
   1c64c:	beq	1c714 <ftello64@plt+0x9b90>
   1c650:	mov	r5, r1
   1c654:	add	r3, sp, #12
   1c658:	add	r2, sp, #8
   1c65c:	add	r1, sp, #4
   1c660:	bl	1ad0c <ftello64@plt+0x8188>
   1c664:	subs	r6, r0, #0
   1c668:	beq	1c714 <ftello64@plt+0x9b90>
   1c66c:	cmp	r5, #0
   1c670:	beq	1c6e4 <ftello64@plt+0x9b60>
   1c674:	add	r1, sp, #16
   1c678:	mov	r0, r5
   1c67c:	add	r3, sp, #24
   1c680:	add	r2, sp, #20
   1c684:	bl	1ad0c <ftello64@plt+0x8188>
   1c688:	subs	r1, r0, #0
   1c68c:	beq	1c714 <ftello64@plt+0x9b90>
   1c690:	ldr	r3, [sp, #4]
   1c694:	ldr	r2, [sp, #16]
   1c698:	cmp	r3, r2
   1c69c:	subne	r3, r3, r2
   1c6a0:	beq	1c6b4 <ftello64@plt+0x9b30>
   1c6a4:	cmp	r3, #0
   1c6a8:	mvnlt	r0, #0
   1c6ac:	movge	r0, #1
   1c6b0:	b	1c6e8 <ftello64@plt+0x9b64>
   1c6b4:	ldr	r3, [sp, #8]
   1c6b8:	ldr	r0, [sp, #20]
   1c6bc:	cmp	r3, r0
   1c6c0:	bne	1c700 <ftello64@plt+0x9b7c>
   1c6c4:	ldr	r3, [sp, #12]
   1c6c8:	ldr	r0, [sp, #24]
   1c6cc:	cmp	r3, r0
   1c6d0:	bne	1c700 <ftello64@plt+0x9b7c>
   1c6d4:	mov	r0, r6
   1c6d8:	bl	123ec <strcmp@plt>
   1c6dc:	subs	r3, r0, #0
   1c6e0:	bne	1c6a4 <ftello64@plt+0x9b20>
   1c6e4:	mov	r0, #0
   1c6e8:	ldr	r2, [sp, #28]
   1c6ec:	ldr	r3, [r4]
   1c6f0:	cmp	r2, r3
   1c6f4:	bne	1c71c <ftello64@plt+0x9b98>
   1c6f8:	add	sp, sp, #32
   1c6fc:	pop	{r4, r5, r6, pc}
   1c700:	sub	r3, r3, r0
   1c704:	cmp	r3, #0
   1c708:	mvnlt	r0, #0
   1c70c:	movge	r0, #1
   1c710:	b	1c6e8 <ftello64@plt+0x9b64>
   1c714:	mov	r0, #-2147483648	; 0x80000000
   1c718:	b	1c6e8 <ftello64@plt+0x9b64>
   1c71c:	bl	12590 <__stack_chk_fail@plt>
   1c720:	andeq	lr, r3, r0, lsl fp
   1c724:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c728:	sub	sp, sp, #12
   1c72c:	mov	r7, r1
   1c730:	str	r2, [sp]
   1c734:	bl	12b60 <gcry_strdup@plt>
   1c738:	subs	r3, r0, #0
   1c73c:	str	r3, [sp, #4]
   1c740:	beq	1c90c <ftello64@plt+0x9d88>
   1c744:	mov	r6, #0
   1c748:	ldr	r9, [pc, #464]	; 1c920 <ftello64@plt+0x9d9c>
   1c74c:	mov	r5, r6
   1c750:	mov	r8, r6
   1c754:	mov	r4, r3
   1c758:	mov	fp, r3
   1c75c:	mov	r1, r9
   1c760:	mov	r0, fp
   1c764:	bl	1241c <strcspn@plt>
   1c768:	adds	sl, fp, r0
   1c76c:	beq	1c80c <ftello64@plt+0x9c88>
   1c770:	ldrb	fp, [sl]
   1c774:	cmp	fp, #10
   1c778:	beq	1c828 <ftello64@plt+0x9ca4>
   1c77c:	subs	r1, sl, r4
   1c780:	beq	1c790 <ftello64@plt+0x9c0c>
   1c784:	mov	r0, r4
   1c788:	bl	1b5bc <ftello64@plt+0x8a38>
   1c78c:	mov	r1, r0
   1c790:	cmp	r7, r1
   1c794:	bgt	1c840 <ftello64@plt+0x9cbc>
   1c798:	ldr	r3, [sp]
   1c79c:	sub	ip, r1, r7
   1c7a0:	cmp	r3, r1
   1c7a4:	sublt	r1, r1, r3
   1c7a8:	lsl	ip, ip, #1
   1c7ac:	sub	r0, r7, r5
   1c7b0:	addlt	ip, ip, r1, lsl #2
   1c7b4:	cmp	ip, r0
   1c7b8:	movlt	ip, #0
   1c7bc:	movge	ip, #1
   1c7c0:	cmp	r5, #0
   1c7c4:	movne	r5, ip
   1c7c8:	moveq	r5, #0
   1c7cc:	cmp	r5, #0
   1c7d0:	movne	sl, r8
   1c7d4:	ldrbne	fp, [r8]
   1c7d8:	cmp	fp, #0
   1c7dc:	beq	1c8c0 <ftello64@plt+0x9d3c>
   1c7e0:	mov	fp, sl
   1c7e4:	mov	r1, #10
   1c7e8:	strb	r1, [fp], #1
   1c7ec:	ldrb	r1, [sl, #1]
   1c7f0:	cmp	r1, #32
   1c7f4:	beq	1c870 <ftello64@plt+0x9cec>
   1c7f8:	mov	r6, #0
   1c7fc:	mov	r5, r6
   1c800:	mov	r8, r6
   1c804:	mov	r4, fp
   1c808:	b	1c75c <ftello64@plt+0x9bd8>
   1c80c:	ldr	sl, [sp, #4]
   1c810:	mov	r0, sl
   1c814:	bl	127dc <strlen@plt>
   1c818:	add	sl, sl, r0
   1c81c:	ldrb	fp, [sl]
   1c820:	cmp	fp, #10
   1c824:	bne	1c77c <ftello64@plt+0x9bf8>
   1c828:	add	r4, sl, #1
   1c82c:	mov	r5, #0
   1c830:	mov	fp, r4
   1c834:	mov	r8, r5
   1c838:	mov	r6, #1
   1c83c:	b	1c75c <ftello64@plt+0x9bd8>
   1c840:	cmp	fp, #0
   1c844:	beq	1c8c0 <ftello64@plt+0x9d3c>
   1c848:	ldrb	r0, [sl, #1]
   1c84c:	add	fp, sl, #1
   1c850:	cmp	r0, #32
   1c854:	bne	1c864 <ftello64@plt+0x9ce0>
   1c858:	ldrb	r0, [fp, #1]!
   1c85c:	cmp	r0, #32
   1c860:	beq	1c858 <ftello64@plt+0x9cd4>
   1c864:	mov	r5, r1
   1c868:	mov	r8, sl
   1c86c:	b	1c75c <ftello64@plt+0x9bd8>
   1c870:	ldrb	r1, [sl, #2]
   1c874:	cmp	r1, #32
   1c878:	bne	1c918 <ftello64@plt+0x9d94>
   1c87c:	add	r2, sl, #3
   1c880:	mov	r4, r2
   1c884:	add	r2, r2, #1
   1c888:	ldrb	r1, [r4]
   1c88c:	cmp	r1, #32
   1c890:	beq	1c880 <ftello64@plt+0x9cfc>
   1c894:	mov	r0, r4
   1c898:	bl	127dc <strlen@plt>
   1c89c:	mov	r6, #0
   1c8a0:	mov	r1, r4
   1c8a4:	mov	r5, r6
   1c8a8:	mov	r8, r6
   1c8ac:	mov	r4, fp
   1c8b0:	add	r2, r0, #1
   1c8b4:	mov	r0, fp
   1c8b8:	bl	1247c <memmove@plt>
   1c8bc:	b	1c75c <ftello64@plt+0x9bd8>
   1c8c0:	ldr	r4, [sp, #4]
   1c8c4:	mov	r0, r4
   1c8c8:	bl	127dc <strlen@plt>
   1c8cc:	ldr	r2, [pc, #80]	; 1c924 <ftello64@plt+0x9da0>
   1c8d0:	mov	r1, r0
   1c8d4:	mov	r0, r4
   1c8d8:	bl	1ba20 <ftello64@plt+0x8e9c>
   1c8dc:	cmp	r6, #0
   1c8e0:	bne	1c90c <ftello64@plt+0x9d88>
   1c8e4:	ldrb	r3, [r4]
   1c8e8:	cmp	r3, #0
   1c8ec:	beq	1c90c <ftello64@plt+0x9d88>
   1c8f0:	mov	r0, r4
   1c8f4:	bl	127dc <strlen@plt>
   1c8f8:	sub	r0, r0, #1
   1c8fc:	ldrb	r3, [r4, r0]
   1c900:	cmp	r3, #10
   1c904:	ldreq	r3, [sp, #4]
   1c908:	strbeq	r6, [r3, r0]
   1c90c:	ldr	r0, [sp, #4]
   1c910:	add	sp, sp, #12
   1c914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c918:	add	r4, sl, #2
   1c91c:	b	1c894 <ftello64@plt+0x9d10>
   1c920:	andeq	fp, r2, r4, asr fp
   1c924:	andeq	ip, r2, ip, lsl #4
   1c928:	push	{r4, r5, r6, lr}
   1c92c:	mov	r5, r1
   1c930:	ldr	r1, [r0, #8]
   1c934:	mov	r4, r0
   1c938:	ands	r3, r1, #32768	; 0x8000
   1c93c:	bne	1c984 <ftello64@plt+0x9e00>
   1c940:	ldr	r2, [r0]
   1c944:	orr	r1, r1, #32768	; 0x8000
   1c948:	str	r1, [r0, #8]
   1c94c:	str	r3, [r0, #28]
   1c950:	str	r3, [r0, #32]
   1c954:	str	r3, [r0, #36]	; 0x24
   1c958:	str	r3, [r0, #12]
   1c95c:	ldr	r2, [r2]
   1c960:	str	r3, [r0, #40]	; 0x28
   1c964:	cmp	r2, #0
   1c968:	str	r3, [r0, #44]	; 0x2c
   1c96c:	str	r3, [r0, #48]	; 0x30
   1c970:	str	r3, [r0, #52]	; 0x34
   1c974:	blt	1cadc <ftello64@plt+0x9f58>
   1c978:	mov	r3, #0
   1c97c:	str	r3, [r4, #24]
   1c980:	pop	{r4, r5, r6, pc}
   1c984:	ldr	r3, [r0, #12]
   1c988:	cmp	r3, #0
   1c98c:	beq	1c978 <ftello64@plt+0x9df4>
   1c990:	cmp	r5, #0
   1c994:	ldr	r3, [r0, #16]
   1c998:	beq	1ca20 <ftello64@plt+0x9e9c>
   1c99c:	cmn	r3, #6
   1c9a0:	mov	r6, r2
   1c9a4:	mov	r2, #5
   1c9a8:	beq	1ca84 <ftello64@plt+0x9f00>
   1c9ac:	cmn	r3, #5
   1c9b0:	beq	1ca98 <ftello64@plt+0x9f14>
   1c9b4:	cmn	r3, #4
   1c9b8:	beq	1caac <ftello64@plt+0x9f28>
   1c9bc:	cmn	r3, #3
   1c9c0:	beq	1cae4 <ftello64@plt+0x9f60>
   1c9c4:	cmn	r3, #12
   1c9c8:	beq	1cb14 <ftello64@plt+0x9f90>
   1c9cc:	cmn	r3, #7
   1c9d0:	beq	1cb44 <ftello64@plt+0x9fc0>
   1c9d4:	cmn	r3, #10
   1c9d8:	beq	1cb74 <ftello64@plt+0x9ff0>
   1c9dc:	cmn	r3, #11
   1c9e0:	mov	r0, #0
   1c9e4:	ldreq	r1, [pc, #496]	; 1cbdc <ftello64@plt+0xa058>
   1c9e8:	ldrne	r1, [pc, #496]	; 1cbe0 <ftello64@plt+0xa05c>
   1c9ec:	bl	12584 <dcgettext@plt>
   1c9f0:	mov	r3, r0
   1c9f4:	ldr	r2, [r6]
   1c9f8:	mov	r1, r5
   1c9fc:	ldr	r0, [pc, #480]	; 1cbe4 <ftello64@plt+0xa060>
   1ca00:	bl	1ff70 <ftello64@plt+0xd3ec>
   1ca04:	ldr	r3, [r4, #12]
   1ca08:	cmp	r3, #1
   1ca0c:	moveq	r3, #0
   1ca10:	streq	r3, [r4, #12]
   1ca14:	beq	1c978 <ftello64@plt+0x9df4>
   1ca18:	mov	r0, #2
   1ca1c:	bl	127b8 <exit@plt>
   1ca20:	ldr	r6, [r0, #40]	; 0x28
   1ca24:	ldr	r2, [pc, #444]	; 1cbe8 <ftello64@plt+0xa064>
   1ca28:	cmp	r6, #0
   1ca2c:	moveq	r6, r2
   1ca30:	cmn	r3, #3
   1ca34:	beq	1caf8 <ftello64@plt+0x9f74>
   1ca38:	cmn	r3, #12
   1ca3c:	beq	1cb28 <ftello64@plt+0x9fa4>
   1ca40:	cmn	r3, #6
   1ca44:	beq	1cb58 <ftello64@plt+0x9fd4>
   1ca48:	cmn	r3, #7
   1ca4c:	beq	1cb88 <ftello64@plt+0xa004>
   1ca50:	cmn	r3, #8
   1ca54:	beq	1cac0 <ftello64@plt+0x9f3c>
   1ca58:	cmn	r3, #9
   1ca5c:	beq	1cbc0 <ftello64@plt+0xa03c>
   1ca60:	cmn	r3, #11
   1ca64:	mov	r2, #5
   1ca68:	beq	1cba4 <ftello64@plt+0xa020>
   1ca6c:	ldr	r1, [pc, #376]	; 1cbec <ftello64@plt+0xa068>
   1ca70:	mov	r0, #0
   1ca74:	bl	12584 <dcgettext@plt>
   1ca78:	mov	r1, r6
   1ca7c:	bl	1ff70 <ftello64@plt+0xd3ec>
   1ca80:	b	1ca04 <ftello64@plt+0x9e80>
   1ca84:	ldr	r1, [pc, #356]	; 1cbf0 <ftello64@plt+0xa06c>
   1ca88:	mov	r0, #0
   1ca8c:	bl	12584 <dcgettext@plt>
   1ca90:	mov	r3, r0
   1ca94:	b	1c9f4 <ftello64@plt+0x9e70>
   1ca98:	ldr	r1, [pc, #340]	; 1cbf4 <ftello64@plt+0xa070>
   1ca9c:	mov	r0, #0
   1caa0:	bl	12584 <dcgettext@plt>
   1caa4:	mov	r3, r0
   1caa8:	b	1c9f4 <ftello64@plt+0x9e70>
   1caac:	ldr	r1, [pc, #324]	; 1cbf8 <ftello64@plt+0xa074>
   1cab0:	mov	r0, #0
   1cab4:	bl	12584 <dcgettext@plt>
   1cab8:	mov	r3, r0
   1cabc:	b	1c9f4 <ftello64@plt+0x9e70>
   1cac0:	mov	r0, r5
   1cac4:	mov	r2, #5
   1cac8:	ldr	r1, [pc, #300]	; 1cbfc <ftello64@plt+0xa078>
   1cacc:	bl	12584 <dcgettext@plt>
   1cad0:	mov	r1, r6
   1cad4:	bl	1ff70 <ftello64@plt+0xd3ec>
   1cad8:	b	1ca04 <ftello64@plt+0x9e80>
   1cadc:	ldr	r0, [pc, #284]	; 1cc00 <ftello64@plt+0xa07c>
   1cae0:	bl	20078 <ftello64@plt+0xd4f4>
   1cae4:	ldr	r1, [pc, #280]	; 1cc04 <ftello64@plt+0xa080>
   1cae8:	mov	r0, #0
   1caec:	bl	12584 <dcgettext@plt>
   1caf0:	mov	r3, r0
   1caf4:	b	1c9f4 <ftello64@plt+0x9e70>
   1caf8:	mov	r0, r5
   1cafc:	mov	r2, #5
   1cb00:	ldr	r1, [pc, #256]	; 1cc08 <ftello64@plt+0xa084>
   1cb04:	bl	12584 <dcgettext@plt>
   1cb08:	mov	r1, r6
   1cb0c:	bl	1ff70 <ftello64@plt+0xd3ec>
   1cb10:	b	1ca04 <ftello64@plt+0x9e80>
   1cb14:	ldr	r1, [pc, #240]	; 1cc0c <ftello64@plt+0xa088>
   1cb18:	mov	r0, #0
   1cb1c:	bl	12584 <dcgettext@plt>
   1cb20:	mov	r3, r0
   1cb24:	b	1c9f4 <ftello64@plt+0x9e70>
   1cb28:	mov	r0, r5
   1cb2c:	mov	r2, #5
   1cb30:	ldr	r1, [pc, #216]	; 1cc10 <ftello64@plt+0xa08c>
   1cb34:	bl	12584 <dcgettext@plt>
   1cb38:	mov	r1, r6
   1cb3c:	bl	1ff70 <ftello64@plt+0xd3ec>
   1cb40:	b	1ca04 <ftello64@plt+0x9e80>
   1cb44:	ldr	r1, [pc, #200]	; 1cc14 <ftello64@plt+0xa090>
   1cb48:	mov	r0, #0
   1cb4c:	bl	12584 <dcgettext@plt>
   1cb50:	mov	r3, r0
   1cb54:	b	1c9f4 <ftello64@plt+0x9e70>
   1cb58:	mov	r0, r5
   1cb5c:	mov	r2, #5
   1cb60:	ldr	r1, [pc, #176]	; 1cc18 <ftello64@plt+0xa094>
   1cb64:	bl	12584 <dcgettext@plt>
   1cb68:	mov	r1, r6
   1cb6c:	bl	1ff70 <ftello64@plt+0xd3ec>
   1cb70:	b	1ca04 <ftello64@plt+0x9e80>
   1cb74:	ldr	r1, [pc, #160]	; 1cc1c <ftello64@plt+0xa098>
   1cb78:	mov	r0, #0
   1cb7c:	bl	12584 <dcgettext@plt>
   1cb80:	mov	r3, r0
   1cb84:	b	1c9f4 <ftello64@plt+0x9e70>
   1cb88:	mov	r0, r5
   1cb8c:	mov	r2, #5
   1cb90:	ldr	r1, [pc, #136]	; 1cc20 <ftello64@plt+0xa09c>
   1cb94:	bl	12584 <dcgettext@plt>
   1cb98:	mov	r1, r6
   1cb9c:	bl	1ff70 <ftello64@plt+0xd3ec>
   1cba0:	b	1ca04 <ftello64@plt+0x9e80>
   1cba4:	ldr	r1, [pc, #120]	; 1cc24 <ftello64@plt+0xa0a0>
   1cba8:	mov	r0, #0
   1cbac:	bl	12584 <dcgettext@plt>
   1cbb0:	mov	r1, r0
   1cbb4:	ldr	r0, [pc, #108]	; 1cc28 <ftello64@plt+0xa0a4>
   1cbb8:	bl	1ff70 <ftello64@plt+0xd3ec>
   1cbbc:	b	1ca04 <ftello64@plt+0x9e80>
   1cbc0:	mov	r0, r5
   1cbc4:	mov	r2, #5
   1cbc8:	ldr	r1, [pc, #92]	; 1cc2c <ftello64@plt+0xa0a8>
   1cbcc:	bl	12584 <dcgettext@plt>
   1cbd0:	mov	r1, r6
   1cbd4:	bl	1ff70 <ftello64@plt+0xd3ec>
   1cbd8:	b	1ca04 <ftello64@plt+0x9e80>
   1cbdc:	andeq	fp, r2, ip, asr #24
   1cbe0:	andeq	fp, r2, r8, asr ip
   1cbe4:	andeq	fp, r2, r8, ror #24
   1cbe8:	muleq	r2, r8, fp
   1cbec:	andeq	fp, r2, ip, asr sp
   1cbf0:	andeq	fp, r2, r0, asr #23
   1cbf4:	ldrdeq	fp, [r2], -r8
   1cbf8:	andeq	fp, r2, r4, ror #23
   1cbfc:	andeq	fp, r2, ip, lsl #26
   1cc00:	andeq	fp, r2, r0, lsr #23
   1cc04:	strdeq	fp, [r2], -r8
   1cc08:	andeq	fp, r2, r4, ror ip
   1cc0c:	andeq	fp, r2, ip, lsl #24
   1cc10:	muleq	r2, ip, ip
   1cc14:	andeq	fp, r2, r0, lsr #24
   1cc18:	andeq	fp, r2, r4, asr #25
   1cc1c:	andeq	fp, r2, r0, lsr ip
   1cc20:	strdeq	fp, [r2], -r0
   1cc24:	andeq	fp, r2, ip, asr #26
   1cc28:	andeq	sl, r2, ip, lsr #24
   1cc2c:	andeq	fp, r2, ip, lsr #26
   1cc30:	tst	r1, #16
   1cc34:	and	r1, r1, #7
   1cc38:	push	{r4, r5, r6, r7, r8, lr}
   1cc3c:	movne	r7, #0
   1cc40:	moveq	r7, #10
   1cc44:	cmp	r1, #3
   1cc48:	mov	r6, r0
   1cc4c:	str	r1, [r0, #20]
   1cc50:	mov	r5, r2
   1cc54:	beq	1cc74 <ftello64@plt+0xa0f0>
   1cc58:	cmp	r1, #4
   1cc5c:	beq	1ccb4 <ftello64@plt+0xa130>
   1cc60:	cmp	r1, #1
   1cc64:	beq	1cc74 <ftello64@plt+0xa0f0>
   1cc68:	str	r2, [r6, #24]
   1cc6c:	mov	r0, #1
   1cc70:	pop	{r4, r5, r6, r7, r8, pc}
   1cc74:	bl	12848 <__errno_location@plt>
   1cc78:	mov	r1, #0
   1cc7c:	mov	r2, r7
   1cc80:	mov	r4, r0
   1cc84:	mov	r0, r5
   1cc88:	str	r1, [r4]
   1cc8c:	bl	12404 <strtol@plt>
   1cc90:	sub	r3, r0, #-2147483647	; 0x80000001
   1cc94:	cmn	r3, #3
   1cc98:	bls	1cca8 <ftello64@plt+0xa124>
   1cc9c:	ldr	r3, [r4]
   1cca0:	cmp	r3, #34	; 0x22
   1cca4:	beq	1cd30 <ftello64@plt+0xa1ac>
   1cca8:	str	r0, [r6, #24]
   1ccac:	mov	r0, #0
   1ccb0:	pop	{r4, r5, r6, r7, r8, pc}
   1ccb4:	ldrb	r4, [r2]
   1ccb8:	tst	r4, #128	; 0x80
   1ccbc:	bne	1cce8 <ftello64@plt+0xa164>
   1ccc0:	bl	12788 <__ctype_b_loc@plt>
   1ccc4:	ldr	r2, [r0]
   1ccc8:	b	1ccd8 <ftello64@plt+0xa154>
   1cccc:	ldrb	r4, [r5, #1]!
   1ccd0:	tst	r4, #128	; 0x80
   1ccd4:	bne	1cce8 <ftello64@plt+0xa164>
   1ccd8:	lsl	r3, r4, #1
   1ccdc:	ldrh	r3, [r2, r3]
   1cce0:	tst	r3, #8192	; 0x2000
   1cce4:	bne	1cccc <ftello64@plt+0xa148>
   1cce8:	cmp	r4, #45	; 0x2d
   1ccec:	beq	1cd40 <ftello64@plt+0xa1bc>
   1ccf0:	bl	12848 <__errno_location@plt>
   1ccf4:	mov	r4, #0
   1ccf8:	mov	r2, r7
   1ccfc:	mov	r1, r4
   1cd00:	mov	r8, r0
   1cd04:	mov	r0, r5
   1cd08:	str	r4, [r8]
   1cd0c:	bl	127d0 <strtoul@plt>
   1cd10:	cmn	r0, #1
   1cd14:	str	r0, [r6, #24]
   1cd18:	beq	1cd24 <ftello64@plt+0xa1a0>
   1cd1c:	mov	r0, r4
   1cd20:	pop	{r4, r5, r6, r7, r8, pc}
   1cd24:	ldr	r3, [r8]
   1cd28:	cmp	r3, #34	; 0x22
   1cd2c:	bne	1cd1c <ftello64@plt+0xa198>
   1cd30:	mvn	r3, #11
   1cd34:	str	r3, [r6, #16]
   1cd38:	mvn	r0, #0
   1cd3c:	pop	{r4, r5, r6, r7, r8, pc}
   1cd40:	mov	r2, #0
   1cd44:	mvn	r3, #11
   1cd48:	str	r2, [r6, #24]
   1cd4c:	str	r3, [r6, #16]
   1cd50:	mvn	r0, #0
   1cd54:	pop	{r4, r5, r6, r7, r8, pc}
   1cd58:	push	{r1, r2, r3}
   1cd5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cd60:	sub	sp, sp, #8
   1cd64:	ldr	r8, [pc, #188]	; 1ce28 <ftello64@plt+0xa2a4>
   1cd68:	ldr	r4, [sp, #44]	; 0x2c
   1cd6c:	ldr	r3, [r8]
   1cd70:	cmp	r4, #0
   1cd74:	str	r3, [sp, #4]
   1cd78:	moveq	r5, r4
   1cd7c:	beq	1ce00 <ftello64@plt+0xa27c>
   1cd80:	cmp	r0, #0
   1cd84:	add	r2, sp, #48	; 0x30
   1cd88:	mov	r9, r0
   1cd8c:	ldr	r6, [pc, #152]	; 1ce2c <ftello64@plt+0xa2a8>
   1cd90:	ldr	fp, [pc, #152]	; 1ce30 <ftello64@plt+0xa2ac>
   1cd94:	movne	r7, #2
   1cd98:	moveq	r7, #1
   1cd9c:	mov	sl, r2
   1cda0:	mov	r5, #0
   1cda4:	str	r2, [sp]
   1cda8:	b	1cdd8 <ftello64@plt+0xa254>
   1cdac:	mov	r1, r4
   1cdb0:	mov	r0, r7
   1cdb4:	blx	r2
   1cdb8:	mov	r0, r4
   1cdbc:	bl	127dc <strlen@plt>
   1cdc0:	add	sl, sl, #4
   1cdc4:	ldr	r4, [sl, #-4]
   1cdc8:	str	sl, [sp]
   1cdcc:	cmp	r4, #0
   1cdd0:	add	r5, r5, r0
   1cdd4:	beq	1ce00 <ftello64@plt+0xa27c>
   1cdd8:	ldr	r2, [r6]
   1cddc:	cmp	r2, #0
   1cde0:	bne	1cdac <ftello64@plt+0xa228>
   1cde4:	cmp	r9, #0
   1cde8:	mov	r0, r4
   1cdec:	ldrne	r3, [pc, #64]	; 1ce34 <ftello64@plt+0xa2b0>
   1cdf0:	ldreq	r1, [fp]
   1cdf4:	ldrne	r1, [r3]
   1cdf8:	bl	12b0c <fputs@plt>
   1cdfc:	b	1cdb8 <ftello64@plt+0xa234>
   1ce00:	ldr	r2, [sp, #4]
   1ce04:	ldr	r3, [r8]
   1ce08:	mov	r0, r5
   1ce0c:	cmp	r2, r3
   1ce10:	bne	1ce24 <ftello64@plt+0xa2a0>
   1ce14:	add	sp, sp, #8
   1ce18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ce1c:	add	sp, sp, #12
   1ce20:	bx	lr
   1ce24:	bl	12590 <__stack_chk_fail@plt>
   1ce28:	andeq	lr, r3, r0, lsl fp
   1ce2c:	andeq	pc, r3, r0, asr r1	; <UNPREDICTABLE>
   1ce30:	andeq	pc, r3, ip, lsr r1	; <UNPREDICTABLE>
   1ce34:	andeq	pc, r3, r0, lsr r1	; <UNPREDICTABLE>
   1ce38:	ldr	r3, [pc, #48]	; 1ce70 <ftello64@plt+0xa2ec>
   1ce3c:	ldr	r3, [r3]
   1ce40:	cmp	r3, #0
   1ce44:	beq	1ce5c <ftello64@plt+0xa2d8>
   1ce48:	cmp	r0, #0
   1ce4c:	movne	r0, #2
   1ce50:	moveq	r0, #1
   1ce54:	mov	r1, #0
   1ce58:	bx	r3
   1ce5c:	cmp	r0, #0
   1ce60:	ldrne	r3, [pc, #12]	; 1ce74 <ftello64@plt+0xa2f0>
   1ce64:	ldreq	r3, [pc, #12]	; 1ce78 <ftello64@plt+0xa2f4>
   1ce68:	ldr	r0, [r3]
   1ce6c:	b	12458 <fflush@plt>
   1ce70:	andeq	pc, r3, r0, asr r1	; <UNPREDICTABLE>
   1ce74:	andeq	pc, r3, r0, lsr r1	; <UNPREDICTABLE>
   1ce78:	andeq	pc, r3, ip, lsr r1	; <UNPREDICTABLE>
   1ce7c:	ldr	r3, [pc, #4]	; 1ce88 <ftello64@plt+0xa304>
   1ce80:	str	r0, [r3]
   1ce84:	bx	lr
   1ce88:	andeq	pc, r3, r0, asr r1	; <UNPREDICTABLE>
   1ce8c:	ldr	r3, [pc, #244]	; 1cf88 <ftello64@plt+0xa404>
   1ce90:	push	{r4, lr}
   1ce94:	mov	r4, r0
   1ce98:	ldr	r3, [r3, #4]
   1ce9c:	cmp	r3, #0
   1cea0:	beq	1ceb0 <ftello64@plt+0xa32c>
   1cea4:	blx	r3
   1cea8:	cmp	r0, #0
   1ceac:	bne	1cf40 <ftello64@plt+0xa3bc>
   1ceb0:	sub	r0, r4, #10
   1ceb4:	cmp	r0, #31
   1ceb8:	ldrls	pc, [pc, r0, lsl #2]
   1cebc:	b	1cf80 <ftello64@plt+0xa3fc>
   1cec0:	andeq	ip, r1, r0, asr pc
   1cec4:	andeq	ip, r1, r8, asr pc
   1cec8:	andeq	ip, r1, r0, lsl #31
   1cecc:	andeq	ip, r1, r0, ror #30
   1ced0:	andeq	ip, r1, r8, ror #30
   1ced4:	andeq	ip, r1, r0, ror pc
   1ced8:	andeq	ip, r1, r8, ror pc
   1cedc:	andeq	ip, r1, r0, lsl #31
   1cee0:	andeq	ip, r1, r0, lsl #31
   1cee4:	andeq	ip, r1, r0, lsl #31
   1cee8:	andeq	ip, r1, r0, lsl #31
   1ceec:	andeq	ip, r1, r0, lsl #31
   1cef0:	andeq	ip, r1, r0, lsl #31
   1cef4:	andeq	ip, r1, r0, lsl #31
   1cef8:	andeq	ip, r1, r0, lsl #31
   1cefc:	andeq	ip, r1, r0, lsl #31
   1cf00:	andeq	ip, r1, r0, lsl #31
   1cf04:	andeq	ip, r1, r0, lsl #31
   1cf08:	andeq	ip, r1, r0, lsl #31
   1cf0c:	andeq	ip, r1, r0, lsl #31
   1cf10:	andeq	ip, r1, r0, lsl #31
   1cf14:	andeq	ip, r1, r0, lsl #31
   1cf18:	andeq	ip, r1, r0, lsl #31
   1cf1c:	andeq	ip, r1, r0, lsl #31
   1cf20:	andeq	ip, r1, r0, lsl #31
   1cf24:	andeq	ip, r1, r0, lsl #31
   1cf28:	andeq	ip, r1, r0, lsl #31
   1cf2c:	andeq	ip, r1, r0, lsl #31
   1cf30:	andeq	ip, r1, r0, lsl #31
   1cf34:	andeq	ip, r1, r0, lsl #31
   1cf38:	andeq	ip, r1, r8, asr #30
   1cf3c:	andeq	ip, r1, r8, asr #30
   1cf40:	pop	{r4, lr}
   1cf44:	b	29248 <ftello64@plt+0x166c4>
   1cf48:	ldr	r0, [pc, #60]	; 1cf8c <ftello64@plt+0xa408>
   1cf4c:	pop	{r4, pc}
   1cf50:	ldr	r0, [pc, #56]	; 1cf90 <ftello64@plt+0xa40c>
   1cf54:	pop	{r4, pc}
   1cf58:	ldr	r0, [pc, #52]	; 1cf94 <ftello64@plt+0xa410>
   1cf5c:	pop	{r4, pc}
   1cf60:	ldr	r0, [pc, #48]	; 1cf98 <ftello64@plt+0xa414>
   1cf64:	pop	{r4, pc}
   1cf68:	ldr	r0, [pc, #44]	; 1cf9c <ftello64@plt+0xa418>
   1cf6c:	pop	{r4, pc}
   1cf70:	ldr	r0, [pc, #40]	; 1cfa0 <ftello64@plt+0xa41c>
   1cf74:	pop	{r4, pc}
   1cf78:	ldr	r0, [pc, #36]	; 1cfa4 <ftello64@plt+0xa420>
   1cf7c:	pop	{r4, pc}
   1cf80:	mov	r0, #0
   1cf84:	pop	{r4, pc}
   1cf88:	andeq	pc, r3, r0, asr r1	; <UNPREDICTABLE>
   1cf8c:	andeq	fp, r2, ip, ror #21
   1cf90:	andeq	ip, r2, r0, lsl #1
   1cf94:	andeq	fp, r2, r4, ror sp
   1cf98:	andeq	ip, r2, ip, ror r0
   1cf9c:	andeq	ip, r2, r8, asr #32
   1cfa0:	andeq	fp, r2, ip, asr #31
   1cfa4:	andeq	fp, r2, r8, ror sp
   1cfa8:	push	{r4, r5, lr}
   1cfac:	mov	r0, #11
   1cfb0:	sub	sp, sp, #12
   1cfb4:	bl	1ce8c <ftello64@plt+0xa308>
   1cfb8:	mov	r2, #0
   1cfbc:	mov	r1, r0
   1cfc0:	mov	r0, r2
   1cfc4:	bl	1cd58 <ftello64@plt+0xa1d4>
   1cfc8:	mov	r0, #12
   1cfcc:	bl	1ce8c <ftello64@plt+0xa308>
   1cfd0:	subs	r2, r0, #0
   1cfd4:	beq	1cfec <ftello64@plt+0xa468>
   1cfd8:	mov	r0, #0
   1cfdc:	str	r0, [sp]
   1cfe0:	ldr	r3, [pc, #268]	; 1d0f4 <ftello64@plt+0xa570>
   1cfe4:	ldr	r1, [pc, #268]	; 1d0f8 <ftello64@plt+0xa574>
   1cfe8:	bl	1cd58 <ftello64@plt+0xa1d4>
   1cfec:	mov	r0, #13
   1cff0:	bl	1ce8c <ftello64@plt+0xa308>
   1cff4:	mov	ip, #0
   1cff8:	ldr	r3, [pc, #252]	; 1d0fc <ftello64@plt+0xa578>
   1cffc:	str	ip, [sp]
   1d000:	ldr	r1, [pc, #248]	; 1d100 <ftello64@plt+0xa57c>
   1d004:	mov	r5, r3
   1d008:	mov	r4, #20
   1d00c:	mov	r2, r0
   1d010:	mov	r0, ip
   1d014:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d018:	mov	r0, r4
   1d01c:	bl	1ce8c <ftello64@plt+0xa308>
   1d020:	mov	r3, #0
   1d024:	mov	r2, r5
   1d028:	add	r4, r4, #1
   1d02c:	subs	r1, r0, #0
   1d030:	mov	r0, r3
   1d034:	beq	1d03c <ftello64@plt+0xa4b8>
   1d038:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d03c:	cmp	r4, #30
   1d040:	bne	1d018 <ftello64@plt+0xa494>
   1d044:	mov	r0, #14
   1d048:	bl	1ce8c <ftello64@plt+0xa308>
   1d04c:	subs	r1, r0, #0
   1d050:	beq	1d064 <ftello64@plt+0xa4e0>
   1d054:	mov	r3, #0
   1d058:	mov	r0, r3
   1d05c:	ldr	r2, [pc, #152]	; 1d0fc <ftello64@plt+0xa578>
   1d060:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d064:	mov	r0, #10
   1d068:	bl	1ce8c <ftello64@plt+0xa308>
   1d06c:	subs	r1, r0, #0
   1d070:	beq	1d084 <ftello64@plt+0xa500>
   1d074:	mov	r3, #0
   1d078:	mov	r0, r3
   1d07c:	ldr	r2, [pc, #120]	; 1d0fc <ftello64@plt+0xa578>
   1d080:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d084:	mov	r0, #15
   1d088:	bl	1ce8c <ftello64@plt+0xa308>
   1d08c:	subs	r1, r0, #0
   1d090:	beq	1d0a0 <ftello64@plt+0xa51c>
   1d094:	mov	r2, #0
   1d098:	mov	r0, r2
   1d09c:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d0a0:	mov	r0, #18
   1d0a4:	bl	1ce8c <ftello64@plt+0xa308>
   1d0a8:	subs	r1, r0, #0
   1d0ac:	beq	1d0bc <ftello64@plt+0xa538>
   1d0b0:	mov	r2, #0
   1d0b4:	mov	r0, r2
   1d0b8:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d0bc:	mov	r0, r4
   1d0c0:	bl	1ce8c <ftello64@plt+0xa308>
   1d0c4:	mov	r2, #0
   1d0c8:	add	r4, r4, #1
   1d0cc:	subs	r1, r0, #0
   1d0d0:	mov	r0, r2
   1d0d4:	beq	1d0dc <ftello64@plt+0xa558>
   1d0d8:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d0dc:	cmp	r4, #40	; 0x28
   1d0e0:	bne	1d0bc <ftello64@plt+0xa538>
   1d0e4:	mov	r0, #0
   1d0e8:	add	sp, sp, #12
   1d0ec:	pop	{r4, r5, lr}
   1d0f0:	b	1ce38 <ftello64@plt+0xa2b4>
   1d0f4:	andeq	sl, r2, r0, lsr sp
   1d0f8:	andeq	fp, r2, r4, asr #5
   1d0fc:	andeq	sp, r2, r8, ror #9
   1d100:	andeq	ip, r2, ip, lsl #4
   1d104:	ldr	r3, [pc, #1504]	; 1d6ec <ftello64@plt+0xab68>
   1d108:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d10c:	sub	sp, sp, #28
   1d110:	ldr	r3, [r3]
   1d114:	mov	r7, r0
   1d118:	str	r3, [sp, #20]
   1d11c:	str	r1, [sp, #8]
   1d120:	bl	1cfa8 <ftello64@plt+0xa424>
   1d124:	mov	r2, #0
   1d128:	mov	r0, r2
   1d12c:	ldr	r1, [pc, #1468]	; 1d6f0 <ftello64@plt+0xab6c>
   1d130:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d134:	mov	r0, #42	; 0x2a
   1d138:	bl	1ce8c <ftello64@plt+0xa308>
   1d13c:	cmp	r0, #0
   1d140:	beq	1d150 <ftello64@plt+0xa5cc>
   1d144:	ldrb	r3, [r0]
   1d148:	cmp	r3, #49	; 0x31
   1d14c:	beq	1d604 <ftello64@plt+0xaa80>
   1d150:	mov	r0, #41	; 0x29
   1d154:	bl	1ce8c <ftello64@plt+0xa308>
   1d158:	mov	r3, #0
   1d15c:	ldr	r2, [pc, #1420]	; 1d6f0 <ftello64@plt+0xab6c>
   1d160:	mov	r1, r0
   1d164:	mov	r0, r3
   1d168:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d16c:	ldr	r3, [r7, #12]
   1d170:	cmp	r3, #0
   1d174:	beq	1d220 <ftello64@plt+0xa69c>
   1d178:	ldr	r2, [r7]
   1d17c:	cmp	r2, #0
   1d180:	beq	1d1f8 <ftello64@plt+0xa674>
   1d184:	mov	r4, r7
   1d188:	mov	r6, #0
   1d18c:	b	1d1d4 <ftello64@plt+0xa650>
   1d190:	ldrb	r8, [r3]
   1d194:	cmp	r8, #64	; 0x40
   1d198:	beq	1d1c8 <ftello64@plt+0xa644>
   1d19c:	bl	127dc <strlen@plt>
   1d1a0:	cmp	r8, #124	; 0x7c
   1d1a4:	mov	r5, r0
   1d1a8:	beq	1d51c <ftello64@plt+0xa998>
   1d1ac:	cmp	r5, #34	; 0x22
   1d1b0:	movle	r3, #1
   1d1b4:	movgt	r3, #0
   1d1b8:	cmp	r5, r6
   1d1bc:	movle	r3, #0
   1d1c0:	cmp	r3, #0
   1d1c4:	movne	r6, r5
   1d1c8:	ldr	r3, [r4, #16]!
   1d1cc:	cmp	r3, #0
   1d1d0:	beq	1d260 <ftello64@plt+0xa6dc>
   1d1d4:	ldr	r0, [r4, #4]
   1d1d8:	cmp	r0, #0
   1d1dc:	beq	1d1c8 <ftello64@plt+0xa644>
   1d1e0:	ldr	r3, [r4, #12]
   1d1e4:	cmp	r3, #0
   1d1e8:	bne	1d190 <ftello64@plt+0xa60c>
   1d1ec:	bl	127dc <strlen@plt>
   1d1f0:	mov	r5, r0
   1d1f4:	b	1d1ac <ftello64@plt+0xa628>
   1d1f8:	ldrb	r3, [r3]
   1d1fc:	cmp	r3, #64	; 0x40
   1d200:	bne	1d500 <ftello64@plt+0xa97c>
   1d204:	ldr	r3, [sp, #8]
   1d208:	tst	r3, #32
   1d20c:	beq	1d220 <ftello64@plt+0xa69c>
   1d210:	mov	r2, #0
   1d214:	mov	r0, r2
   1d218:	ldr	r1, [pc, #1236]	; 1d6f4 <ftello64@plt+0xab70>
   1d21c:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d220:	mov	r0, #19
   1d224:	bl	1ce8c <ftello64@plt+0xa308>
   1d228:	subs	r4, r0, #0
   1d22c:	beq	1d250 <ftello64@plt+0xa6cc>
   1d230:	mov	r2, #0
   1d234:	mov	r0, r2
   1d238:	ldr	r1, [pc, #1200]	; 1d6f0 <ftello64@plt+0xab6c>
   1d23c:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d240:	mov	r2, #0
   1d244:	mov	r1, r4
   1d248:	mov	r0, r2
   1d24c:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d250:	mov	r0, #0
   1d254:	bl	1ce38 <ftello64@plt+0xa2b4>
   1d258:	mov	r0, #0
   1d25c:	bl	127b8 <exit@plt>
   1d260:	ldr	r3, [r7, #12]
   1d264:	add	r6, r6, #10
   1d268:	ldrb	r3, [r3]
   1d26c:	cmp	r3, #64	; 0x40
   1d270:	bne	1d504 <ftello64@plt+0xa980>
   1d274:	ldr	r3, [r7]
   1d278:	cmp	r3, #0
   1d27c:	beq	1d204 <ftello64@plt+0xa680>
   1d280:	ldr	fp, [pc, #1136]	; 1d6f8 <ftello64@plt+0xab74>
   1d284:	ldr	sl, [pc, #1136]	; 1d6fc <ftello64@plt+0xab78>
   1d288:	add	r7, r7, #16
   1d28c:	mov	r2, #5
   1d290:	ldr	r1, [r7, #-4]
   1d294:	mov	r0, #0
   1d298:	bl	12584 <dcgettext@plt>
   1d29c:	bl	29248 <ftello64@plt+0x166c4>
   1d2a0:	subs	r5, r0, #0
   1d2a4:	beq	1d2b4 <ftello64@plt+0xa730>
   1d2a8:	ldrb	r3, [r5]
   1d2ac:	cmp	r3, #64	; 0x40
   1d2b0:	beq	1d470 <ftello64@plt+0xa8ec>
   1d2b4:	ldr	r1, [r7, #-16]
   1d2b8:	cmp	r1, #255	; 0xff
   1d2bc:	bgt	1d3a0 <ftello64@plt+0xa81c>
   1d2c0:	mov	ip, #0
   1d2c4:	add	r9, sp, #16
   1d2c8:	mov	r3, ip
   1d2cc:	strb	r1, [sp, #16]
   1d2d0:	mov	r0, ip
   1d2d4:	mov	r2, r9
   1d2d8:	ldr	r1, [pc, #1056]	; 1d700 <ftello64@plt+0xab7c>
   1d2dc:	strb	ip, [sp, #17]
   1d2e0:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d2e4:	ldr	r3, [r7, #-12]
   1d2e8:	cmp	r3, #0
   1d2ec:	movne	r4, #3
   1d2f0:	beq	1d4e4 <ftello64@plt+0xa960>
   1d2f4:	ldr	r2, [r7, #-16]
   1d2f8:	mov	r8, #0
   1d2fc:	cmp	r2, #256	; 0x100
   1d300:	movlt	ip, #44	; 0x2c
   1d304:	movge	ip, #32
   1d308:	str	r8, [sp]
   1d30c:	mov	r0, r8
   1d310:	mov	r2, fp
   1d314:	mov	r1, r9
   1d318:	strb	ip, [sp, #16]
   1d31c:	strb	r8, [sp, #17]
   1d320:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d324:	cmp	r5, r8
   1d328:	add	r4, r4, r0
   1d32c:	beq	1d33c <ftello64@plt+0xa7b8>
   1d330:	ldrb	r3, [r5]
   1d334:	cmp	r3, #124	; 0x7c
   1d338:	beq	1d56c <ftello64@plt+0xa9e8>
   1d33c:	mov	r2, #0
   1d340:	mov	r0, r2
   1d344:	mov	r1, sl
   1d348:	add	r4, r4, #3
   1d34c:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d350:	cmp	r6, r4
   1d354:	ble	1d378 <ftello64@plt+0xa7f4>
   1d358:	ldr	r8, [pc, #932]	; 1d704 <ftello64@plt+0xab80>
   1d35c:	mov	r2, #0
   1d360:	add	r4, r4, #1
   1d364:	mov	r0, r2
   1d368:	mov	r1, r8
   1d36c:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d370:	cmp	r6, r4
   1d374:	bne	1d35c <ftello64@plt+0xa7d8>
   1d378:	cmp	r5, #0
   1d37c:	bne	1d3c8 <ftello64@plt+0xa844>
   1d380:	mov	r2, #0
   1d384:	mov	r0, r2
   1d388:	ldr	r1, [pc, #864]	; 1d6f0 <ftello64@plt+0xab6c>
   1d38c:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d390:	ldr	r3, [r7], #16
   1d394:	cmp	r3, #0
   1d398:	bne	1d28c <ftello64@plt+0xa708>
   1d39c:	b	1d204 <ftello64@plt+0xa680>
   1d3a0:	mov	r2, #0
   1d3a4:	mov	r0, r2
   1d3a8:	mov	r1, sl
   1d3ac:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d3b0:	ldr	r3, [r7, #-12]
   1d3b4:	mov	r4, #3
   1d3b8:	cmp	r3, #0
   1d3bc:	addne	r9, sp, #16
   1d3c0:	bne	1d2f4 <ftello64@plt+0xa770>
   1d3c4:	b	1d358 <ftello64@plt+0xa7d4>
   1d3c8:	ldrb	r3, [r5]
   1d3cc:	cmp	r3, #0
   1d3d0:	cmpne	r6, r4
   1d3d4:	blt	1d640 <ftello64@plt+0xaabc>
   1d3d8:	cmp	r3, #0
   1d3dc:	beq	1d380 <ftello64@plt+0xa7fc>
   1d3e0:	cmp	r3, #10
   1d3e4:	mov	r8, #0
   1d3e8:	ldr	r4, [pc, #788]	; 1d704 <ftello64@plt+0xab80>
   1d3ec:	bne	1d444 <ftello64@plt+0xa8c0>
   1d3f0:	ldrb	r3, [r5, #1]
   1d3f4:	cmp	r3, #0
   1d3f8:	beq	1d380 <ftello64@plt+0xa7fc>
   1d3fc:	mov	r2, #0
   1d400:	mov	r0, r2
   1d404:	ldr	r1, [pc, #740]	; 1d6f0 <ftello64@plt+0xab6c>
   1d408:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d40c:	mov	r9, #0
   1d410:	mov	r2, #0
   1d414:	add	r9, r9, #1
   1d418:	mov	r0, r2
   1d41c:	mov	r1, r4
   1d420:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d424:	cmp	r6, r9
   1d428:	bne	1d410 <ftello64@plt+0xa88c>
   1d42c:	ldrb	r3, [r5, #1]
   1d430:	add	r5, r5, #1
   1d434:	cmp	r3, #0
   1d438:	beq	1d380 <ftello64@plt+0xa7fc>
   1d43c:	cmp	r3, #10
   1d440:	beq	1d3f0 <ftello64@plt+0xa86c>
   1d444:	mov	r2, #0
   1d448:	mov	r0, r2
   1d44c:	add	r1, sp, #16
   1d450:	strb	r3, [sp, #16]
   1d454:	strb	r8, [sp, #17]
   1d458:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d45c:	ldrb	r3, [r5, #1]
   1d460:	add	r5, r5, #1
   1d464:	cmp	r3, #0
   1d468:	bne	1d43c <ftello64@plt+0xa8b8>
   1d46c:	b	1d380 <ftello64@plt+0xa7fc>
   1d470:	ldrb	r3, [r5, #1]
   1d474:	cmp	r3, #0
   1d478:	beq	1d390 <ftello64@plt+0xa80c>
   1d47c:	cmp	r3, #10
   1d480:	add	r5, r5, #1
   1d484:	mov	r4, #0
   1d488:	ldr	r8, [pc, #608]	; 1d6f0 <ftello64@plt+0xab6c>
   1d48c:	bne	1d4c4 <ftello64@plt+0xa940>
   1d490:	ldrb	r3, [r5, #1]
   1d494:	cmp	r3, #0
   1d498:	beq	1d380 <ftello64@plt+0xa7fc>
   1d49c:	mov	r2, #0
   1d4a0:	mov	r0, r2
   1d4a4:	mov	r1, r8
   1d4a8:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d4ac:	ldrb	r3, [r5, #1]
   1d4b0:	cmp	r3, #0
   1d4b4:	add	r5, r5, #1
   1d4b8:	beq	1d380 <ftello64@plt+0xa7fc>
   1d4bc:	cmp	r3, #10
   1d4c0:	beq	1d490 <ftello64@plt+0xa90c>
   1d4c4:	mov	r2, #0
   1d4c8:	mov	r0, r2
   1d4cc:	add	r1, sp, #16
   1d4d0:	strb	r3, [sp, #16]
   1d4d4:	strb	r4, [sp, #17]
   1d4d8:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d4dc:	ldrb	r3, [r5, #1]
   1d4e0:	b	1d4b0 <ftello64@plt+0xa92c>
   1d4e4:	cmp	r5, #0
   1d4e8:	beq	1d4f8 <ftello64@plt+0xa974>
   1d4ec:	ldrb	r2, [r5]
   1d4f0:	cmp	r2, #124	; 0x7c
   1d4f4:	beq	1d67c <ftello64@plt+0xaaf8>
   1d4f8:	mov	r4, #3
   1d4fc:	b	1d358 <ftello64@plt+0xa7d4>
   1d500:	mov	r6, #10
   1d504:	mov	r3, #0
   1d508:	mov	r0, r3
   1d50c:	ldr	r2, [pc, #476]	; 1d6f0 <ftello64@plt+0xab6c>
   1d510:	ldr	r1, [pc, #496]	; 1d708 <ftello64@plt+0xab84>
   1d514:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d518:	b	1d274 <ftello64@plt+0xa6f0>
   1d51c:	bl	29e7c <ftello64@plt+0x172f8>
   1d520:	ldr	r3, [r4, #12]
   1d524:	add	r2, r3, #1
   1d528:	ldrb	r3, [r3, #1]
   1d52c:	cmp	r3, #61	; 0x3d
   1d530:	beq	1d544 <ftello64@plt+0xa9c0>
   1d534:	cmp	r3, #124	; 0x7c
   1d538:	cmpne	r3, #0
   1d53c:	add	r5, r5, #1
   1d540:	beq	1d1ac <ftello64@plt+0xa628>
   1d544:	cmp	r0, #0
   1d548:	beq	1d558 <ftello64@plt+0xa9d4>
   1d54c:	and	r3, r3, #192	; 0xc0
   1d550:	cmp	r3, #128	; 0x80
   1d554:	addne	r5, r5, #1
   1d558:	ldrb	r3, [r2, #1]!
   1d55c:	cmp	r3, #0
   1d560:	cmpne	r3, #124	; 0x7c
   1d564:	bne	1d544 <ftello64@plt+0xa9c0>
   1d568:	b	1d1ac <ftello64@plt+0xa628>
   1d56c:	ldrb	ip, [r5, #1]
   1d570:	add	r3, r5, #1
   1d574:	str	r3, [sp, #12]
   1d578:	cmp	ip, #61	; 0x3d
   1d57c:	bne	1d5d4 <ftello64@plt+0xaa50>
   1d580:	mvn	r8, r5
   1d584:	add	r8, r8, r4
   1d588:	add	r4, r5, #2
   1d58c:	mov	r5, #0
   1d590:	mov	r2, #0
   1d594:	mov	r0, r2
   1d598:	mov	r1, r9
   1d59c:	strb	ip, [sp, #16]
   1d5a0:	strb	r5, [sp, #17]
   1d5a4:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d5a8:	mov	r3, r4
   1d5ac:	add	r2, r8, r4
   1d5b0:	ldrb	ip, [r4], #1
   1d5b4:	cmp	ip, #0
   1d5b8:	cmpne	ip, #124	; 0x7c
   1d5bc:	bne	1d590 <ftello64@plt+0xaa0c>
   1d5c0:	mov	r4, r2
   1d5c4:	mov	r5, r3
   1d5c8:	cmp	ip, #0
   1d5cc:	addne	r5, r5, #1
   1d5d0:	b	1d33c <ftello64@plt+0xa7b8>
   1d5d4:	mov	r2, r8
   1d5d8:	mov	r0, r8
   1d5dc:	ldr	r1, [pc, #288]	; 1d704 <ftello64@plt+0xab80>
   1d5e0:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d5e4:	ldrb	ip, [r5, #1]
   1d5e8:	ldr	r3, [sp, #12]
   1d5ec:	add	r4, r4, #1
   1d5f0:	cmp	ip, #124	; 0x7c
   1d5f4:	cmpne	ip, r8
   1d5f8:	moveq	r5, r3
   1d5fc:	bne	1d580 <ftello64@plt+0xa9fc>
   1d600:	b	1d5c8 <ftello64@plt+0xaa44>
   1d604:	mov	r0, #40	; 0x28
   1d608:	bl	1ce8c <ftello64@plt+0xa308>
   1d60c:	mov	r2, #0
   1d610:	mov	r4, r0
   1d614:	mov	r1, r0
   1d618:	mov	r0, #1
   1d61c:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d620:	ldrb	r3, [r4]
   1d624:	cmp	r3, #0
   1d628:	beq	1d150 <ftello64@plt+0xa5cc>
   1d62c:	mov	r2, #0
   1d630:	ldr	r1, [pc, #184]	; 1d6f0 <ftello64@plt+0xab6c>
   1d634:	mov	r0, #1
   1d638:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d63c:	b	1d150 <ftello64@plt+0xa5cc>
   1d640:	mov	r2, #0
   1d644:	mov	r0, r2
   1d648:	ldr	r1, [pc, #160]	; 1d6f0 <ftello64@plt+0xab6c>
   1d64c:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d650:	ldr	r8, [pc, #172]	; 1d704 <ftello64@plt+0xab80>
   1d654:	mov	r4, #0
   1d658:	mov	r2, #0
   1d65c:	add	r4, r4, #1
   1d660:	mov	r0, r2
   1d664:	mov	r1, r8
   1d668:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d66c:	cmp	r6, r4
   1d670:	bne	1d658 <ftello64@plt+0xaad4>
   1d674:	ldrb	r3, [r5]
   1d678:	b	1d3d8 <ftello64@plt+0xa854>
   1d67c:	mov	r2, r3
   1d680:	ldr	r1, [pc, #124]	; 1d704 <ftello64@plt+0xab80>
   1d684:	mov	r0, r3
   1d688:	str	r3, [sp, #12]
   1d68c:	add	r8, r5, #1
   1d690:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d694:	rsb	r5, r5, #3
   1d698:	b	1d6b8 <ftello64@plt+0xab34>
   1d69c:	mov	r2, #0
   1d6a0:	ldr	r3, [sp, #12]
   1d6a4:	mov	r0, r2
   1d6a8:	mov	r1, r9
   1d6ac:	strb	ip, [sp, #16]
   1d6b0:	strb	r3, [sp, #17]
   1d6b4:	bl	1cd58 <ftello64@plt+0xa1d4>
   1d6b8:	add	r4, r5, r8
   1d6bc:	mov	r2, r8
   1d6c0:	ldrb	ip, [r8], #1
   1d6c4:	cmp	ip, #0
   1d6c8:	cmpne	ip, #124	; 0x7c
   1d6cc:	bne	1d69c <ftello64@plt+0xab18>
   1d6d0:	cmp	ip, #0
   1d6d4:	movne	r5, r8
   1d6d8:	moveq	r5, r2
   1d6dc:	ldr	r3, [r7, #-12]
   1d6e0:	cmp	r3, #0
   1d6e4:	bne	1d2f4 <ftello64@plt+0xa770>
   1d6e8:	b	1d350 <ftello64@plt+0xa7cc>
   1d6ec:	andeq	lr, r3, r0, lsl fp
   1d6f0:	andeq	sp, r2, r8, ror #9
   1d6f4:	andeq	ip, r2, r8, ror #1
   1d6f8:	andeq	ip, r2, r4, ror #1
   1d6fc:	andeq	ip, r2, r0, ror #1
   1d700:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   1d704:	andeq	ip, r2, ip, lsl #4
   1d708:	ldrdeq	ip, [r2], -r0
   1d70c:	ldr	ip, [pc, #2540]	; 1e100 <ftello64@plt+0xb57c>
   1d710:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d714:	sub	sp, sp, #108	; 0x6c
   1d718:	mov	r6, r1
   1d71c:	str	r1, [sp, #16]
   1d720:	mov	r4, r0
   1d724:	ldm	ip, {r0, r1, r2, r3}
   1d728:	add	r5, ip, #16
   1d72c:	add	lr, sp, #40	; 0x28
   1d730:	stm	lr, {r0, r1, r2, r3}
   1d734:	add	lr, ip, #32
   1d738:	ldm	r5, {r0, r1, r2, r3}
   1d73c:	add	r5, sp, #56	; 0x38
   1d740:	add	ip, ip, #48	; 0x30
   1d744:	stm	r5, {r0, r1, r2, r3}
   1d748:	ldm	lr, {r0, r1, r2, r3}
   1d74c:	add	lr, sp, #72	; 0x48
   1d750:	stm	lr, {r0, r1, r2, r3}
   1d754:	ldm	ip, {r0, r1, r2, r3}
   1d758:	add	ip, sp, #88	; 0x58
   1d75c:	stm	ip, {r0, r1, r2, r3}
   1d760:	ldr	r7, [r6]
   1d764:	cmp	r7, #0
   1d768:	beq	1da74 <ftello64@plt+0xaef0>
   1d76c:	mov	r7, #0
   1d770:	mov	r5, r6
   1d774:	str	r7, [sp, #20]
   1d778:	str	r7, [sp, #12]
   1d77c:	mov	r9, r7
   1d780:	mov	r6, r7
   1d784:	ldr	r8, [pc, #2424]	; 1e104 <ftello64@plt+0xb580>
   1d788:	ldr	sl, [pc, #2424]	; 1e108 <ftello64@plt+0xb584>
   1d78c:	b	1d794 <ftello64@plt+0xac10>
   1d790:	mov	r6, ip
   1d794:	ldr	fp, [r5, #4]
   1d798:	cmp	fp, #0
   1d79c:	beq	1d804 <ftello64@plt+0xac80>
   1d7a0:	mov	r1, r8
   1d7a4:	mov	r0, fp
   1d7a8:	bl	123ec <strcmp@plt>
   1d7ac:	cmp	r0, #0
   1d7b0:	moveq	r9, #1
   1d7b4:	beq	1d804 <ftello64@plt+0xac80>
   1d7b8:	mov	r1, sl
   1d7bc:	mov	r0, fp
   1d7c0:	bl	123ec <strcmp@plt>
   1d7c4:	cmp	r0, #0
   1d7c8:	moveq	r3, #1
   1d7cc:	streq	r3, [sp, #12]
   1d7d0:	beq	1d804 <ftello64@plt+0xac80>
   1d7d4:	ldr	r1, [pc, #2352]	; 1e10c <ftello64@plt+0xb588>
   1d7d8:	mov	r0, fp
   1d7dc:	bl	123ec <strcmp@plt>
   1d7e0:	cmp	r0, #0
   1d7e4:	moveq	r3, #1
   1d7e8:	streq	r3, [sp, #20]
   1d7ec:	beq	1d804 <ftello64@plt+0xac80>
   1d7f0:	mov	r0, fp
   1d7f4:	ldr	r1, [pc, #2324]	; 1e110 <ftello64@plt+0xb58c>
   1d7f8:	bl	123ec <strcmp@plt>
   1d7fc:	cmp	r0, #0
   1d800:	moveq	r7, #1
   1d804:	ldr	r3, [r5, #16]!
   1d808:	add	ip, r6, #1
   1d80c:	cmp	r3, #0
   1d810:	bne	1d790 <ftello64@plt+0xac0c>
   1d814:	cmp	r9, #0
   1d818:	addeq	ip, r6, #2
   1d81c:	beq	1da84 <ftello64@plt+0xaf00>
   1d820:	ldr	r3, [sp, #12]
   1d824:	cmp	r3, #0
   1d828:	bne	1d844 <ftello64@plt+0xacc0>
   1d82c:	add	r3, sp, #56	; 0x38
   1d830:	ldr	lr, [sp, #16]
   1d834:	ldm	r3, {r0, r1, r2, r3}
   1d838:	add	lr, lr, ip, lsl #4
   1d83c:	add	ip, ip, #1
   1d840:	stm	lr, {r0, r1, r2, r3}
   1d844:	ldr	r3, [sp, #20]
   1d848:	cmp	r3, #0
   1d84c:	bne	1d868 <ftello64@plt+0xace4>
   1d850:	add	r3, sp, #72	; 0x48
   1d854:	ldr	lr, [sp, #16]
   1d858:	ldm	r3, {r0, r1, r2, r3}
   1d85c:	add	lr, lr, ip, lsl #4
   1d860:	add	ip, ip, #1
   1d864:	stm	lr, {r0, r1, r2, r3}
   1d868:	cmp	r7, #0
   1d86c:	addeq	r3, sp, #88	; 0x58
   1d870:	ldreq	lr, [sp, #16]
   1d874:	ldmeq	r3, {r0, r1, r2, r3}
   1d878:	addeq	ip, lr, ip, lsl #4
   1d87c:	stmeq	ip, {r0, r1, r2, r3}
   1d880:	mov	r2, #0
   1d884:	mov	r1, r2
   1d888:	mov	r0, r4
   1d88c:	bl	1c928 <ftello64@plt+0x9da4>
   1d890:	ldr	fp, [r4]
   1d894:	ldr	r9, [r4, #28]
   1d898:	ldr	r3, [r4, #4]
   1d89c:	ldr	r8, [fp]
   1d8a0:	mov	r1, fp
   1d8a4:	adds	r2, r8, #0
   1d8a8:	movne	r2, #1
   1d8ac:	cmp	r9, #0
   1d8b0:	movne	r2, #0
   1d8b4:	cmp	r2, #0
   1d8b8:	ldr	r7, [r3]
   1d8bc:	mov	r2, r3
   1d8c0:	beq	1d8dc <ftello64@plt+0xad58>
   1d8c4:	ldr	r0, [r4, #8]
   1d8c8:	tst	r0, #16
   1d8cc:	bne	1da94 <ftello64@plt+0xaf10>
   1d8d0:	sub	r8, r8, #1
   1d8d4:	add	r7, r7, #4
   1d8d8:	mov	r9, #1
   1d8dc:	cmp	r8, #0
   1d8e0:	beq	1da68 <ftello64@plt+0xaee4>
   1d8e4:	ldr	sl, [r4, #36]	; 0x24
   1d8e8:	ldr	r5, [r7]
   1d8ec:	cmp	sl, #0
   1d8f0:	str	r5, [r4, #40]	; 0x28
   1d8f4:	moveq	r1, #1
   1d8f8:	moveq	r0, sl
   1d8fc:	bne	1d93c <ftello64@plt+0xadb8>
   1d900:	ldrb	r2, [r5]
   1d904:	cmp	r2, #45	; 0x2d
   1d908:	beq	1d96c <ftello64@plt+0xade8>
   1d90c:	ldr	r6, [r4, #32]
   1d910:	cmp	r6, #0
   1d914:	bne	1dac8 <ftello64@plt+0xaf44>
   1d918:	ldr	r2, [r4, #8]
   1d91c:	tst	r2, #4
   1d920:	bne	1da9c <ftello64@plt+0xaf18>
   1d924:	str	r1, [r4, #36]	; 0x24
   1d928:	ldr	r2, [r4, #36]	; 0x24
   1d92c:	ldr	r5, [r7]
   1d930:	cmp	r2, #0
   1d934:	str	r5, [r4, #40]	; 0x28
   1d938:	beq	1d900 <ftello64@plt+0xad7c>
   1d93c:	ldr	r2, [r4, #8]
   1d940:	ands	r2, r2, #2
   1d944:	streq	r2, [r4, #16]
   1d948:	moveq	r1, fp
   1d94c:	moveq	r2, r3
   1d950:	bne	1da9c <ftello64@plt+0xaf18>
   1d954:	str	r8, [r1]
   1d958:	str	r7, [r2]
   1d95c:	ldr	r0, [r4, #16]
   1d960:	str	r9, [r4, #28]
   1d964:	add	sp, sp, #108	; 0x6c
   1d968:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d96c:	ldrb	r2, [r5, #1]
   1d970:	cmp	r2, #45	; 0x2d
   1d974:	beq	1da28 <ftello64@plt+0xaea4>
   1d978:	cmp	r2, #0
   1d97c:	beq	1d90c <ftello64@plt+0xad88>
   1d980:	ldr	r2, [sp, #16]
   1d984:	ldr	r6, [r4, #32]
   1d988:	ldr	r2, [r2]
   1d98c:	cmp	r6, #0
   1d990:	str	r2, [sp, #20]
   1d994:	bne	1dad4 <ftello64@plt+0xaf50>
   1d998:	ldr	r1, [r4, #8]
   1d99c:	mov	r2, #1
   1d9a0:	tst	r1, #32
   1d9a4:	add	r1, r5, r2
   1d9a8:	str	r2, [r4, #32]
   1d9ac:	str	r1, [sp, #12]
   1d9b0:	beq	1dc24 <ftello64@plt+0xb0a0>
   1d9b4:	ldr	r0, [sp, #20]
   1d9b8:	cmp	r0, #0
   1d9bc:	beq	1dfa4 <ftello64@plt+0xb420>
   1d9c0:	ldr	r2, [sp, #16]
   1d9c4:	str	sl, [sp, #28]
   1d9c8:	str	r5, [sp, #32]
   1d9cc:	str	r4, [sp, #24]
   1d9d0:	mov	r5, r6
   1d9d4:	mov	sl, r1
   1d9d8:	mov	r4, r2
   1d9dc:	mov	r6, r3
   1d9e0:	ldr	r0, [r4, #4]
   1d9e4:	cmp	r0, #0
   1d9e8:	beq	1d9fc <ftello64@plt+0xae78>
   1d9ec:	mov	r1, sl
   1d9f0:	bl	123ec <strcmp@plt>
   1d9f4:	cmp	r0, #0
   1d9f8:	beq	1db94 <ftello64@plt+0xb010>
   1d9fc:	ldr	r1, [r4, #16]!
   1da00:	add	r5, r5, #1
   1da04:	cmp	r1, #0
   1da08:	bne	1d9e0 <ftello64@plt+0xae5c>
   1da0c:	ldr	r5, [sp, #32]
   1da10:	mov	r3, r6
   1da14:	ldr	sl, [sp, #28]
   1da18:	ldr	r4, [sp, #24]
   1da1c:	ldrb	r1, [r5, #1]
   1da20:	mov	r6, #1
   1da24:	b	1daf0 <ftello64@plt+0xaf6c>
   1da28:	str	r0, [r4, #32]
   1da2c:	ldrb	r2, [r5, #2]
   1da30:	cmp	r2, #0
   1da34:	bne	1dc88 <ftello64@plt+0xb104>
   1da38:	ldr	r2, [r4, #8]
   1da3c:	tst	r2, #8
   1da40:	bne	1dd8c <ftello64@plt+0xb208>
   1da44:	orr	r2, r2, #256	; 0x100
   1da48:	subs	r8, r8, #1
   1da4c:	str	r2, [r4, #8]
   1da50:	str	r1, [r4, #36]	; 0x24
   1da54:	add	r7, r7, #4
   1da58:	add	r9, r9, #1
   1da5c:	bne	1d928 <ftello64@plt+0xada4>
   1da60:	mov	r1, fp
   1da64:	mov	r2, r3
   1da68:	mov	r8, #0
   1da6c:	str	r8, [r4, #16]
   1da70:	b	1d954 <ftello64@plt+0xadd0>
   1da74:	ldr	r5, [sp, #16]
   1da78:	mov	ip, #1
   1da7c:	str	r7, [sp, #20]
   1da80:	str	r7, [sp, #12]
   1da84:	add	r3, sp, #40	; 0x28
   1da88:	ldm	r3, {r0, r1, r2, r3}
   1da8c:	stm	r5, {r0, r1, r2, r3}
   1da90:	b	1d820 <ftello64@plt+0xac9c>
   1da94:	mov	r9, #0
   1da98:	b	1d8e4 <ftello64@plt+0xad60>
   1da9c:	mvn	ip, #0
   1daa0:	mov	r0, #2
   1daa4:	str	r5, [r4, #24]
   1daa8:	add	r8, r8, ip
   1daac:	add	r7, r7, #4
   1dab0:	add	r9, r9, #1
   1dab4:	mov	r1, fp
   1dab8:	mov	r2, r3
   1dabc:	str	ip, [r4, #16]
   1dac0:	str	r0, [r4, #20]
   1dac4:	b	1d954 <ftello64@plt+0xadd0>
   1dac8:	ldr	r2, [sp, #16]
   1dacc:	ldr	r2, [r2]
   1dad0:	str	r2, [sp, #20]
   1dad4:	add	r2, r5, r6
   1dad8:	str	r2, [sp, #12]
   1dadc:	ldr	r2, [sp, #20]
   1dae0:	cmp	r2, #0
   1dae4:	ldr	r2, [sp, #12]
   1dae8:	ldrb	r1, [r2]
   1daec:	beq	1dfac <ftello64@plt+0xb428>
   1daf0:	ldr	r2, [sp, #20]
   1daf4:	mov	ip, r1
   1daf8:	cmp	r1, r2
   1dafc:	beq	1dfb4 <ftello64@plt+0xb430>
   1db00:	ldr	r2, [sp, #16]
   1db04:	add	r2, r2, #16
   1db08:	b	1db18 <ftello64@plt+0xaf94>
   1db0c:	cmp	lr, r1
   1db10:	add	r2, r2, #16
   1db14:	beq	1dbb0 <ftello64@plt+0xb02c>
   1db18:	ldr	lr, [r2]
   1db1c:	mov	r0, r2
   1db20:	cmp	lr, #0
   1db24:	bne	1db0c <ftello64@plt+0xaf88>
   1db28:	cmp	r1, #63	; 0x3f
   1db2c:	cmpne	r1, #104	; 0x68
   1db30:	beq	1e0f4 <ftello64@plt+0xb570>
   1db34:	ldr	r2, [r0, #8]
   1db38:	ldr	r1, [sp, #12]
   1db3c:	tst	r2, #128	; 0x80
   1db40:	add	r6, r6, #1
   1db44:	mvnne	r2, #6
   1db48:	mvneq	r2, #1
   1db4c:	str	r6, [r4, #32]
   1db50:	str	r1, [r4, #24]
   1db54:	str	r2, [r4, #16]
   1db58:	ldr	r2, [sp, #12]
   1db5c:	mov	r1, fp
   1db60:	ldrb	r0, [r2, #1]
   1db64:	mov	r2, r3
   1db68:	cmp	r0, #0
   1db6c:	andne	sl, sl, #1
   1db70:	moveq	sl, #1
   1db74:	cmp	sl, #0
   1db78:	beq	1d954 <ftello64@plt+0xadd0>
   1db7c:	mov	r3, #0
   1db80:	sub	r8, r8, #1
   1db84:	add	r7, r7, #4
   1db88:	add	r9, r9, #1
   1db8c:	str	r3, [r4, #32]
   1db90:	b	1d954 <ftello64@plt+0xadd0>
   1db94:	ldr	r2, [sp, #16]
   1db98:	mov	r3, r6
   1db9c:	ldr	r4, [sp, #24]
   1dba0:	mov	r6, #1
   1dba4:	ldr	ip, [r2, r5, lsl #4]
   1dba8:	add	r0, r2, r5, lsl #4
   1dbac:	mov	sl, r6
   1dbb0:	cmp	ip, #0
   1dbb4:	beq	1dc3c <ftello64@plt+0xb0b8>
   1dbb8:	ldr	r1, [r0, #8]
   1dbbc:	str	ip, [r4, #16]
   1dbc0:	ands	r2, r1, #7
   1dbc4:	beq	1dc2c <ftello64@plt+0xb0a8>
   1dbc8:	ldr	r2, [sp, #12]
   1dbcc:	eor	sl, sl, #1
   1dbd0:	ldrb	r0, [r2, #1]
   1dbd4:	cmp	r0, #0
   1dbd8:	andne	r0, sl, #1
   1dbdc:	moveq	r0, #0
   1dbe0:	cmp	r0, #0
   1dbe4:	bne	1df90 <ftello64@plt+0xb40c>
   1dbe8:	ldr	r2, [r7, #4]
   1dbec:	cmp	r2, #0
   1dbf0:	beq	1dc48 <ftello64@plt+0xb0c4>
   1dbf4:	ldrb	ip, [r2]
   1dbf8:	cmp	ip, #45	; 0x2d
   1dbfc:	bne	1dc6c <ftello64@plt+0xb0e8>
   1dc00:	ldrb	ip, [r2, #1]
   1dc04:	cmp	ip, #0
   1dc08:	beq	1dc6c <ftello64@plt+0xb0e8>
   1dc0c:	tst	r1, #8
   1dc10:	beq	1dc6c <ftello64@plt+0xb0e8>
   1dc14:	str	r0, [r4, #20]
   1dc18:	mov	r1, fp
   1dc1c:	mov	r2, r3
   1dc20:	b	1db7c <ftello64@plt+0xaff8>
   1dc24:	mov	r6, r2
   1dc28:	b	1dadc <ftello64@plt+0xaf58>
   1dc2c:	add	r6, r6, #1
   1dc30:	str	r6, [r4, #32]
   1dc34:	str	r2, [r4, #20]
   1dc38:	b	1db58 <ftello64@plt+0xafd4>
   1dc3c:	ldr	r2, [sp, #12]
   1dc40:	ldrb	r1, [r2]
   1dc44:	b	1db28 <ftello64@plt+0xafa4>
   1dc48:	tst	r1, #8
   1dc4c:	mvneq	r0, #2
   1dc50:	strne	r2, [r4, #20]
   1dc54:	movne	r1, fp
   1dc58:	movne	r2, r3
   1dc5c:	moveq	r1, fp
   1dc60:	moveq	r2, r3
   1dc64:	streq	r0, [r4, #16]
   1dc68:	b	1db7c <ftello64@plt+0xaff8>
   1dc6c:	mov	r0, r4
   1dc70:	bl	1cc30 <ftello64@plt+0xa0ac>
   1dc74:	sub	r8, r8, #1
   1dc78:	add	r7, r7, #4
   1dc7c:	add	r9, r9, #1
   1dc80:	ldm	r4, {r1, r2}
   1dc84:	b	1db7c <ftello64@plt+0xaff8>
   1dc88:	add	r6, r5, #2
   1dc8c:	mov	r0, r6
   1dc90:	mov	r1, #61	; 0x3d
   1dc94:	str	r3, [sp, #20]
   1dc98:	bl	127f4 <strchr@plt>
   1dc9c:	subs	r3, r0, #0
   1dca0:	str	r3, [sp, #12]
   1dca4:	ldr	r3, [sp, #20]
   1dca8:	bne	1ddb0 <ftello64@plt+0xb22c>
   1dcac:	ldr	r2, [sp, #16]
   1dcb0:	ldr	r2, [r2]
   1dcb4:	cmp	r2, #0
   1dcb8:	str	r2, [sp, #20]
   1dcbc:	beq	1dd68 <ftello64@plt+0xb1e4>
   1dcc0:	ldr	fp, [sp, #16]
   1dcc4:	add	r5, fp, #4
   1dcc8:	ldr	r0, [r5, sl, lsl #4]
   1dccc:	cmp	r0, #0
   1dcd0:	beq	1dce4 <ftello64@plt+0xb160>
   1dcd4:	mov	r1, r6
   1dcd8:	bl	123ec <strcmp@plt>
   1dcdc:	cmp	r0, #0
   1dce0:	beq	1deac <ftello64@plt+0xb328>
   1dce4:	add	sl, sl, #1
   1dce8:	ldr	r3, [fp, sl, lsl #4]
   1dcec:	cmp	r3, #0
   1dcf0:	bne	1dcc8 <ftello64@plt+0xb144>
   1dcf4:	mov	r0, r6
   1dcf8:	mov	fp, r3
   1dcfc:	bl	127dc <strlen@plt>
   1dd00:	str	r4, [sp, #24]
   1dd04:	ldr	r5, [sp, #16]
   1dd08:	ldr	r4, [sp, #20]
   1dd0c:	mov	sl, r0
   1dd10:	str	r0, [sp, #28]
   1dd14:	ldr	r0, [r5, #4]
   1dd18:	cmp	r0, #0
   1dd1c:	beq	1dd34 <ftello64@plt+0xb1b0>
   1dd20:	mov	r2, sl
   1dd24:	mov	r1, r6
   1dd28:	bl	12b18 <strncmp@plt>
   1dd2c:	cmp	r0, #0
   1dd30:	beq	1ddf0 <ftello64@plt+0xb26c>
   1dd34:	ldr	r4, [r5, #16]!
   1dd38:	add	fp, fp, #1
   1dd3c:	cmp	r4, #0
   1dd40:	bne	1dd14 <ftello64@plt+0xb190>
   1dd44:	ldr	r3, [sp, #12]
   1dd48:	ldr	r4, [sp, #24]
   1dd4c:	cmp	r3, #0
   1dd50:	beq	1dd60 <ftello64@plt+0xb1dc>
   1dd54:	ldr	r2, [sp, #12]
   1dd58:	mov	r3, #61	; 0x3d
   1dd5c:	strb	r3, [r2]
   1dd60:	ldr	fp, [r4]
   1dd64:	ldr	r3, [r4, #4]
   1dd68:	mvn	r2, #1
   1dd6c:	str	r6, [r4, #24]
   1dd70:	str	r2, [r4, #16]
   1dd74:	sub	r8, r8, #1
   1dd78:	add	r7, r7, #4
   1dd7c:	add	r9, r9, #1
   1dd80:	mov	r1, fp
   1dd84:	mov	r2, r3
   1dd88:	b	1d954 <ftello64@plt+0xadd0>
   1dd8c:	add	r6, r5, #2
   1dd90:	mov	r0, r6
   1dd94:	mov	r1, #61	; 0x3d
   1dd98:	str	r3, [sp, #20]
   1dd9c:	bl	127f4 <strchr@plt>
   1dda0:	subs	r3, r0, #0
   1dda4:	str	r3, [sp, #12]
   1dda8:	ldr	r3, [sp, #20]
   1ddac:	beq	1dd68 <ftello64@plt+0xb1e4>
   1ddb0:	ldr	r2, [sp, #12]
   1ddb4:	mov	r3, #0
   1ddb8:	strb	r3, [r2]
   1ddbc:	ldrb	r3, [r5, #2]
   1ddc0:	cmp	r3, #0
   1ddc4:	moveq	r3, #61	; 0x3d
   1ddc8:	strbeq	r3, [r2]
   1ddcc:	ldreq	fp, [r4]
   1ddd0:	ldreq	r3, [r4, #4]
   1ddd4:	beq	1dd68 <ftello64@plt+0xb1e4>
   1ddd8:	ldr	r3, [sp, #16]
   1dddc:	ldr	r3, [r3]
   1dde0:	cmp	r3, #0
   1dde4:	str	r3, [sp, #20]
   1dde8:	bne	1dcc0 <ftello64@plt+0xb13c>
   1ddec:	b	1dd54 <ftello64@plt+0xb1d0>
   1ddf0:	ldr	r2, [sp, #16]
   1ddf4:	add	r3, fp, #1
   1ddf8:	mov	r0, r4
   1ddfc:	ldr	r1, [r2, r3, lsl #4]
   1de00:	lsl	r3, r3, #4
   1de04:	cmp	r1, #0
   1de08:	ldr	r4, [sp, #24]
   1de0c:	add	sl, r2, r3
   1de10:	beq	1e0ec <ftello64@plt+0xb568>
   1de14:	sub	r3, r3, #16
   1de18:	add	r3, r2, r3
   1de1c:	sub	r2, r3, sl
   1de20:	add	r2, r2, #32
   1de24:	str	r7, [sp, #20]
   1de28:	str	r8, [sp, #24]
   1de2c:	str	r9, [sp, #32]
   1de30:	str	fp, [sp, #36]	; 0x24
   1de34:	ldr	r9, [sp, #28]
   1de38:	mov	r7, r3
   1de3c:	str	r4, [sp, #28]
   1de40:	mov	fp, r0
   1de44:	mov	r4, r1
   1de48:	mov	r8, r2
   1de4c:	ldr	r0, [sl, #4]
   1de50:	cmp	r0, #0
   1de54:	beq	1de84 <ftello64@plt+0xb300>
   1de58:	mov	r2, r9
   1de5c:	mov	r1, r6
   1de60:	bl	12b18 <strncmp@plt>
   1de64:	cmp	r0, #0
   1de68:	bne	1de84 <ftello64@plt+0xb300>
   1de6c:	cmp	r4, fp
   1de70:	bne	1e064 <ftello64@plt+0xb4e0>
   1de74:	ldr	r2, [sl, #8]
   1de78:	ldr	r3, [r5, #8]
   1de7c:	cmp	r2, r3
   1de80:	bne	1e064 <ftello64@plt+0xb4e0>
   1de84:	add	r7, r7, #16
   1de88:	ldr	r4, [r7, #16]
   1de8c:	add	sl, sl, r8
   1de90:	cmp	r4, #0
   1de94:	bne	1de4c <ftello64@plt+0xb2c8>
   1de98:	add	r4, sp, #28
   1de9c:	ldr	r7, [sp, #20]
   1dea0:	ldm	r4, {r4, r9, fp}
   1dea4:	ldr	r8, [sp, #24]
   1dea8:	mov	sl, fp
   1deac:	ldr	r2, [sp, #12]
   1deb0:	cmp	r2, #0
   1deb4:	movne	r3, #61	; 0x3d
   1deb8:	strbne	r3, [r2]
   1debc:	cmp	sl, #0
   1dec0:	beq	1def8 <ftello64@plt+0xb374>
   1dec4:	ldr	r3, [sp, #16]
   1dec8:	ldr	r3, [r3, sl, lsl #4]
   1decc:	cmp	r3, #32768	; 0x8000
   1ded0:	beq	1e0f4 <ftello64@plt+0xb570>
   1ded4:	ldr	r2, [pc, #568]	; 1e114 <ftello64@plt+0xb590>
   1ded8:	cmp	r3, r2
   1dedc:	beq	1df4c <ftello64@plt+0xb3c8>
   1dee0:	ldr	r2, [pc, #560]	; 1e118 <ftello64@plt+0xb594>
   1dee4:	cmp	r3, r2
   1dee8:	beq	1e040 <ftello64@plt+0xb4bc>
   1deec:	ldr	r2, [pc, #552]	; 1e11c <ftello64@plt+0xb598>
   1def0:	cmp	r3, r2
   1def4:	beq	1dfc0 <ftello64@plt+0xb43c>
   1def8:	ldr	r3, [sp, #16]
   1defc:	add	r2, r3, sl, lsl #4
   1df00:	ldr	r3, [r3, sl, lsl #4]
   1df04:	ldr	r1, [r2, #8]
   1df08:	str	r3, [r4, #16]
   1df0c:	tst	r1, #7
   1df10:	beq	1df64 <ftello64@plt+0xb3e0>
   1df14:	ldr	r3, [sp, #12]
   1df18:	cmp	r3, #0
   1df1c:	beq	1e098 <ftello64@plt+0xb514>
   1df20:	ldrb	r3, [r3, #1]
   1df24:	cmp	r3, #0
   1df28:	beq	1e020 <ftello64@plt+0xb49c>
   1df2c:	ldr	r3, [sp, #12]
   1df30:	adds	r2, r3, #1
   1df34:	beq	1e020 <ftello64@plt+0xb49c>
   1df38:	mov	r0, r4
   1df3c:	bl	1cc30 <ftello64@plt+0xa0ac>
   1df40:	ldr	fp, [r4]
   1df44:	ldr	r3, [r4, #4]
   1df48:	b	1dd74 <ftello64@plt+0xb1f0>
   1df4c:	ldr	r3, [r4, #8]
   1df50:	ands	r5, r3, #64	; 0x40
   1df54:	bne	1def8 <ftello64@plt+0xb374>
   1df58:	bl	1cfa8 <ftello64@plt+0xa424>
   1df5c:	mov	r0, r5
   1df60:	bl	127b8 <exit@plt>
   1df64:	ldr	r3, [sp, #12]
   1df68:	cmp	r3, #0
   1df6c:	mvnne	r3, #5
   1df70:	ldreq	r2, [sp, #12]
   1df74:	strne	r3, [r4, #20]
   1df78:	ldrne	fp, [r4]
   1df7c:	ldrne	r3, [r4, #4]
   1df80:	ldreq	fp, [r4]
   1df84:	ldreq	r3, [r4, #4]
   1df88:	streq	r2, [r4, #20]
   1df8c:	b	1dd74 <ftello64@plt+0xb1f0>
   1df90:	add	r2, r2, #1
   1df94:	mov	r0, r4
   1df98:	bl	1cc30 <ftello64@plt+0xa0ac>
   1df9c:	ldm	r4, {r1, r2}
   1dfa0:	b	1db7c <ftello64@plt+0xaff8>
   1dfa4:	ldrb	r1, [r5, #1]
   1dfa8:	mov	r6, r2
   1dfac:	ldr	r0, [sp, #16]
   1dfb0:	b	1db28 <ftello64@plt+0xafa4>
   1dfb4:	ldr	r0, [sp, #16]
   1dfb8:	ldr	ip, [sp, #20]
   1dfbc:	b	1dbb8 <ftello64@plt+0xb034>
   1dfc0:	ldr	r3, [sp, #16]
   1dfc4:	ldr	r3, [r3]
   1dfc8:	cmp	r3, #0
   1dfcc:	beq	1e018 <ftello64@plt+0xb494>
   1dfd0:	ldr	r6, [pc, #328]	; 1e120 <ftello64@plt+0xb59c>
   1dfd4:	ldr	r5, [pc, #328]	; 1e124 <ftello64@plt+0xb5a0>
   1dfd8:	ldr	r4, [sp, #16]
   1dfdc:	b	1dfec <ftello64@plt+0xb468>
   1dfe0:	ldr	r3, [r4, #16]!
   1dfe4:	cmp	r3, #0
   1dfe8:	beq	1e018 <ftello64@plt+0xb494>
   1dfec:	ldr	r2, [r4, #4]
   1dff0:	cmp	r2, #0
   1dff4:	beq	1dfe0 <ftello64@plt+0xb45c>
   1dff8:	ldr	r3, [r4, #8]
   1dffc:	ands	r0, r3, #64	; 0x40
   1e000:	bne	1dfe0 <ftello64@plt+0xb45c>
   1e004:	str	r0, [sp]
   1e008:	mov	r3, r6
   1e00c:	mov	r1, r5
   1e010:	bl	1cd58 <ftello64@plt+0xa1d4>
   1e014:	b	1dfe0 <ftello64@plt+0xb45c>
   1e018:	mov	r0, #0
   1e01c:	bl	127b8 <exit@plt>
   1e020:	tst	r1, #8
   1e024:	movne	r3, #0
   1e028:	mvneq	r3, #2
   1e02c:	strne	r3, [r4, #20]
   1e030:	streq	r3, [r4, #16]
   1e034:	ldr	fp, [r4]
   1e038:	ldr	r3, [r4, #4]
   1e03c:	b	1dd74 <ftello64@plt+0xb1f0>
   1e040:	mov	r0, #16
   1e044:	bl	1ce8c <ftello64@plt+0xa308>
   1e048:	mov	r3, #0
   1e04c:	ldr	r2, [pc, #204]	; 1e120 <ftello64@plt+0xb59c>
   1e050:	mov	r1, r0
   1e054:	mov	r0, r3
   1e058:	bl	1cd58 <ftello64@plt+0xa1d4>
   1e05c:	mov	r0, #0
   1e060:	bl	127b8 <exit@plt>
   1e064:	ldr	r2, [sp, #12]
   1e068:	ldr	r4, [sp, #28]
   1e06c:	cmp	r2, #0
   1e070:	movne	r3, #61	; 0x3d
   1e074:	strbne	r3, [r2]
   1e078:	mvn	r3, #7
   1e07c:	str	r3, [r4, #16]
   1e080:	ldr	r7, [sp, #20]
   1e084:	ldr	r8, [sp, #24]
   1e088:	ldr	r9, [sp, #32]
   1e08c:	ldr	fp, [r4]
   1e090:	ldr	r3, [r4, #4]
   1e094:	b	1dd74 <ftello64@plt+0xb1f0>
   1e098:	ldr	r2, [r7, #4]
   1e09c:	cmp	r2, #0
   1e0a0:	beq	1e020 <ftello64@plt+0xb49c>
   1e0a4:	ldrb	r3, [r2]
   1e0a8:	cmp	r3, #45	; 0x2d
   1e0ac:	beq	1e0d0 <ftello64@plt+0xb54c>
   1e0b0:	mov	r0, r4
   1e0b4:	bl	1cc30 <ftello64@plt+0xa0ac>
   1e0b8:	sub	r8, r8, #1
   1e0bc:	add	r7, r7, #4
   1e0c0:	add	r9, r9, #1
   1e0c4:	ldr	fp, [r4]
   1e0c8:	ldr	r3, [r4, #4]
   1e0cc:	b	1dd74 <ftello64@plt+0xb1f0>
   1e0d0:	tst	r1, #8
   1e0d4:	beq	1e0b0 <ftello64@plt+0xb52c>
   1e0d8:	ldr	r3, [sp, #12]
   1e0dc:	ldr	fp, [r4]
   1e0e0:	str	r3, [r4, #20]
   1e0e4:	ldr	r3, [r4, #4]
   1e0e8:	b	1dd74 <ftello64@plt+0xb1f0>
   1e0ec:	mov	sl, fp
   1e0f0:	b	1deac <ftello64@plt+0xb328>
   1e0f4:	ldr	r1, [r4, #8]
   1e0f8:	ldr	r0, [sp, #16]
   1e0fc:	bl	1d104 <ftello64@plt+0xa580>
   1e100:	andeq	fp, r2, r8, asr fp
   1e104:	andeq	ip, r2, r4, lsr #2
   1e108:	andeq	ip, r2, ip, lsr #2
   1e10c:	andeq	ip, r2, r4, lsr r1
   1e110:	andeq	ip, r2, r0, asr #2
   1e114:	andeq	r8, r0, r1
   1e118:	andeq	r8, r0, r2
   1e11c:	andeq	r8, r0, r3
   1e120:	andeq	sp, r2, r8, ror #9
   1e124:	andeq	ip, r2, r0, asr r1
   1e128:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e12c:	cmp	r0, #0
   1e130:	sub	sp, sp, #252	; 0xfc
   1e134:	stm	sp, {r0, r3}
   1e138:	ldr	r3, [pc, #2536]	; 1eb28 <ftello64@plt+0xbfa4>
   1e13c:	ldr	r3, [r3]
   1e140:	str	r3, [sp, #244]	; 0xf4
   1e144:	ldr	r3, [sp, #288]	; 0x120
   1e148:	str	r3, [sp, #8]
   1e14c:	beq	1e544 <ftello64@plt+0xb9c0>
   1e150:	mov	fp, r2
   1e154:	ldr	r0, [sp, #4]
   1e158:	bl	1c928 <ftello64@plt+0x9da4>
   1e15c:	ldr	r3, [fp]
   1e160:	cmp	r3, #0
   1e164:	beq	1e47c <ftello64@plt+0xb8f8>
   1e168:	mov	sl, #0
   1e16c:	mov	r3, #0
   1e170:	mov	r4, r3
   1e174:	mov	r6, r3
   1e178:	mov	r8, r3
   1e17c:	str	r3, [sp, #20]
   1e180:	str	r3, [sp, #16]
   1e184:	str	r3, [sp, #12]
   1e188:	cmp	sl, #0
   1e18c:	beq	1e1f8 <ftello64@plt+0xb674>
   1e190:	rsb	r3, sl, #3
   1e194:	add	r2, sp, #248	; 0xf8
   1e198:	add	r3, r2, r3, lsl #2
   1e19c:	sub	sl, sl, #1
   1e1a0:	ldr	r9, [r3, #-216]	; 0xffffff28
   1e1a4:	cmn	r9, #1
   1e1a8:	cmpne	r9, #10
   1e1ac:	bne	1e210 <ftello64@plt+0xb68c>
   1e1b0:	cmn	r9, #1
   1e1b4:	ldrne	r3, [fp]
   1e1b8:	addne	r3, r3, #1
   1e1bc:	strne	r3, [fp]
   1e1c0:	cmn	r4, #1
   1e1c4:	beq	1e538 <ftello64@plt+0xb9b4>
   1e1c8:	cmp	r4, #2
   1e1cc:	beq	1e2ac <ftello64@plt+0xb728>
   1e1d0:	cmp	r4, #3
   1e1d4:	beq	1e558 <ftello64@plt+0xb9d4>
   1e1d8:	cmp	r4, #4
   1e1dc:	beq	1e58c <ftello64@plt+0xba08>
   1e1e0:	cmn	r9, #1
   1e1e4:	beq	1e624 <ftello64@plt+0xbaa0>
   1e1e8:	mov	r8, #0
   1e1ec:	cmp	sl, #0
   1e1f0:	mov	r4, r8
   1e1f4:	bne	1e190 <ftello64@plt+0xb60c>
   1e1f8:	ldr	r0, [sp]
   1e1fc:	bl	12b30 <getc@plt>
   1e200:	mov	r9, r0
   1e204:	cmn	r9, #1
   1e208:	cmpne	r9, #10
   1e20c:	beq	1e1b0 <ftello64@plt+0xb62c>
   1e210:	cmn	r4, #1
   1e214:	beq	1e188 <ftello64@plt+0xb604>
   1e218:	cmp	r4, #0
   1e21c:	beq	1e250 <ftello64@plt+0xb6cc>
   1e220:	cmp	r4, #1
   1e224:	beq	1e188 <ftello64@plt+0xb604>
   1e228:	cmp	r4, #2
   1e22c:	beq	1e32c <ftello64@plt+0xb7a8>
   1e230:	cmp	r4, #3
   1e234:	bne	1e448 <ftello64@plt+0xb8c4>
   1e238:	bics	r3, r9, #127	; 0x7f
   1e23c:	beq	1e424 <ftello64@plt+0xb8a0>
   1e240:	strb	r9, [sp, #44]	; 0x2c
   1e244:	mov	r8, #1
   1e248:	mov	r4, #4
   1e24c:	b	1e188 <ftello64@plt+0xb604>
   1e250:	bics	r4, r9, #127	; 0x7f
   1e254:	beq	1e284 <ftello64@plt+0xb700>
   1e258:	cmp	r8, #98	; 0x62
   1e25c:	addle	r3, sp, #248	; 0xf8
   1e260:	ldrgt	r2, [sp, #4]
   1e264:	addle	r3, r3, r8
   1e268:	mvngt	r3, #3
   1e26c:	strgt	r3, [r2, #16]
   1e270:	mvngt	r4, #0
   1e274:	strble	r9, [r3, #-204]	; 0xffffff34
   1e278:	addle	r8, r8, #1
   1e27c:	movle	r4, #2
   1e280:	b	1e188 <ftello64@plt+0xb604>
   1e284:	bl	12788 <__ctype_b_loc@plt>
   1e288:	lsl	r3, r9, #1
   1e28c:	ldr	r2, [r0]
   1e290:	ldrh	r3, [r2, r3]
   1e294:	tst	r3, #8192	; 0x2000
   1e298:	bne	1e188 <ftello64@plt+0xb604>
   1e29c:	cmp	r9, #35	; 0x23
   1e2a0:	bne	1e258 <ftello64@plt+0xb6d4>
   1e2a4:	mov	r4, #1
   1e2a8:	b	1e188 <ftello64@plt+0xb604>
   1e2ac:	ldr	r5, [sp, #8]
   1e2b0:	add	r3, sp, #248	; 0xf8
   1e2b4:	mov	r6, #0
   1e2b8:	ldr	r4, [r5]
   1e2bc:	add	r8, r3, r8
   1e2c0:	cmp	r4, r6
   1e2c4:	strb	r6, [r8, #-204]	; 0xffffff34
   1e2c8:	beq	1e6a0 <ftello64@plt+0xbb1c>
   1e2cc:	ldr	r0, [r5, #4]
   1e2d0:	cmp	r0, #0
   1e2d4:	beq	1e2e8 <ftello64@plt+0xb764>
   1e2d8:	add	r1, sp, #44	; 0x2c
   1e2dc:	bl	123ec <strcmp@plt>
   1e2e0:	cmp	r0, #0
   1e2e4:	beq	1e3b8 <ftello64@plt+0xb834>
   1e2e8:	ldr	r4, [r5, #16]!
   1e2ec:	add	r6, r6, #1
   1e2f0:	cmp	r4, #0
   1e2f4:	bne	1e2cc <ftello64@plt+0xb748>
   1e2f8:	ldr	r5, [r5, #8]
   1e2fc:	ldr	r3, [sp, #4]
   1e300:	tst	r5, #64	; 0x40
   1e304:	str	r4, [r3, #16]
   1e308:	bne	1e324 <ftello64@plt+0xb7a0>
   1e30c:	add	r8, sp, #44	; 0x2c
   1e310:	mov	r0, r8
   1e314:	ldr	r1, [pc, #2064]	; 1eb2c <ftello64@plt+0xbfa8>
   1e318:	bl	123ec <strcmp@plt>
   1e31c:	subs	r4, r0, #0
   1e320:	bne	1e3e4 <ftello64@plt+0xb860>
   1e324:	mov	r8, r4
   1e328:	b	1e188 <ftello64@plt+0xb604>
   1e32c:	bics	r5, r9, #127	; 0x7f
   1e330:	bne	1e258 <ftello64@plt+0xb6d4>
   1e334:	bl	12788 <__ctype_b_loc@plt>
   1e338:	lsl	r3, r9, #1
   1e33c:	ldr	r2, [r0]
   1e340:	mov	r7, r0
   1e344:	ldrh	r3, [r2, r3]
   1e348:	tst	r3, #8192	; 0x2000
   1e34c:	beq	1e258 <ftello64@plt+0xb6d4>
   1e350:	ldr	r4, [sp, #8]
   1e354:	add	r3, sp, #248	; 0xf8
   1e358:	add	r3, r3, r8
   1e35c:	ldr	r8, [r4]
   1e360:	strb	r5, [r3, #-204]	; 0xffffff34
   1e364:	cmp	r8, #0
   1e368:	beq	1e7ac <ftello64@plt+0xbc28>
   1e36c:	ldr	r0, [r4, #4]
   1e370:	cmp	r0, #0
   1e374:	beq	1e388 <ftello64@plt+0xb804>
   1e378:	add	r1, sp, #44	; 0x2c
   1e37c:	bl	123ec <strcmp@plt>
   1e380:	cmp	r0, #0
   1e384:	beq	1e780 <ftello64@plt+0xbbfc>
   1e388:	ldr	r8, [r4, #16]!
   1e38c:	add	r5, r5, #1
   1e390:	cmp	r8, #0
   1e394:	bne	1e36c <ftello64@plt+0xb7e8>
   1e398:	ldr	r6, [r4, #8]
   1e39c:	ldr	r3, [sp, #4]
   1e3a0:	tst	r6, #64	; 0x40
   1e3a4:	str	r8, [r3, #16]
   1e3a8:	beq	1e7c4 <ftello64@plt+0xbc40>
   1e3ac:	mov	r6, r5
   1e3b0:	mov	r8, r5
   1e3b4:	b	1e2a4 <ftello64@plt+0xb720>
   1e3b8:	ldr	r2, [r5, #8]
   1e3bc:	ldr	r3, [sp, #4]
   1e3c0:	ands	r1, r2, #64	; 0x40
   1e3c4:	mov	r8, r0
   1e3c8:	str	r4, [r3, #16]
   1e3cc:	bne	1e1ec <ftello64@plt+0xb668>
   1e3d0:	ands	r3, r2, #7
   1e3d4:	bne	1e9ec <ftello64@plt+0xbe68>
   1e3d8:	ldr	r2, [sp, #4]
   1e3dc:	str	r3, [r2, #20]
   1e3e0:	b	1e518 <ftello64@plt+0xb994>
   1e3e4:	ldr	r3, [sp, #4]
   1e3e8:	ldr	r7, [r3, #52]	; 0x34
   1e3ec:	cmp	r7, #0
   1e3f0:	bne	1e404 <ftello64@plt+0xb880>
   1e3f4:	b	1e504 <ftello64@plt+0xb980>
   1e3f8:	ldr	r7, [r7]
   1e3fc:	cmp	r7, #0
   1e400:	beq	1e504 <ftello64@plt+0xb980>
   1e404:	mov	r1, r8
   1e408:	add	r0, r7, #4
   1e40c:	bl	123ec <strcmp@plt>
   1e410:	cmp	r0, #0
   1e414:	bne	1e3f8 <ftello64@plt+0xb874>
   1e418:	mov	r4, r0
   1e41c:	mov	r8, r4
   1e420:	b	1e188 <ftello64@plt+0xb604>
   1e424:	bl	12788 <__ctype_b_loc@plt>
   1e428:	lsl	r3, r9, #1
   1e42c:	ldr	r2, [r0]
   1e430:	ldrh	r3, [r2, r3]
   1e434:	tst	r3, #8192	; 0x2000
   1e438:	strbeq	r9, [sp, #44]	; 0x2c
   1e43c:	moveq	r8, #1
   1e440:	moveq	r4, #4
   1e444:	b	1e188 <ftello64@plt+0xb604>
   1e448:	cmp	r4, #4
   1e44c:	bne	1e258 <ftello64@plt+0xb6d4>
   1e450:	ldr	r2, [sp, #12]
   1e454:	mov	r5, r8
   1e458:	cmp	r2, #0
   1e45c:	beq	1e66c <ftello64@plt+0xbae8>
   1e460:	ldr	r3, [sp, #16]
   1e464:	sub	r3, r3, #1
   1e468:	cmp	r3, r8
   1e46c:	bls	1e4d4 <ftello64@plt+0xb950>
   1e470:	add	r8, r8, #1
   1e474:	strb	r9, [r2, r5]
   1e478:	b	1e188 <ftello64@plt+0xb604>
   1e47c:	ldr	r6, [sp]
   1e480:	mov	r0, r6
   1e484:	bl	12b30 <getc@plt>
   1e488:	mov	r4, r0
   1e48c:	mov	r0, r6
   1e490:	str	r4, [sp, #32]
   1e494:	bl	12b30 <getc@plt>
   1e498:	mov	r5, r0
   1e49c:	mov	r0, r6
   1e4a0:	str	r5, [sp, #36]	; 0x24
   1e4a4:	bl	12b30 <getc@plt>
   1e4a8:	cmp	r5, #187	; 0xbb
   1e4ac:	cmpeq	r4, #239	; 0xef
   1e4b0:	movne	r4, #1
   1e4b4:	moveq	r4, #0
   1e4b8:	cmp	r0, #191	; 0xbf
   1e4bc:	orrne	r4, r4, #1
   1e4c0:	cmp	r4, #0
   1e4c4:	str	r0, [sp, #40]	; 0x28
   1e4c8:	movne	sl, #3
   1e4cc:	bne	1e16c <ftello64@plt+0xb5e8>
   1e4d0:	b	1e168 <ftello64@plt+0xb5e4>
   1e4d4:	ldr	r3, [sp, #16]
   1e4d8:	ldr	r0, [sp, #12]
   1e4dc:	add	r3, r3, #50	; 0x32
   1e4e0:	mov	r1, r3
   1e4e4:	str	r3, [sp, #16]
   1e4e8:	bl	1292c <gcry_realloc@plt>
   1e4ec:	cmp	r0, #0
   1e4f0:	beq	1eab4 <ftello64@plt+0xbf30>
   1e4f4:	add	r8, r8, #1
   1e4f8:	strb	r9, [r0, r5]
   1e4fc:	str	r0, [sp, #12]
   1e500:	b	1e188 <ftello64@plt+0xb604>
   1e504:	ldr	r3, [sp, #4]
   1e508:	tst	r5, #128	; 0x80
   1e50c:	mvnne	r4, #6
   1e510:	mvneq	r4, #1
   1e514:	str	r4, [r3, #16]
   1e518:	ldr	r3, [pc, #1544]	; 1eb28 <ftello64@plt+0xbfa4>
   1e51c:	ldr	r2, [sp, #244]	; 0xf4
   1e520:	mov	r0, r4
   1e524:	ldr	r3, [r3]
   1e528:	cmp	r2, r3
   1e52c:	bne	1eaf4 <ftello64@plt+0xbf70>
   1e530:	add	sp, sp, #252	; 0xfc
   1e534:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e538:	ldr	r3, [sp, #4]
   1e53c:	ldr	r4, [r3, #16]
   1e540:	b	1e518 <ftello64@plt+0xb994>
   1e544:	mov	r1, r3
   1e548:	ldr	r0, [sp, #4]
   1e54c:	bl	1d70c <ftello64@plt+0xab88>
   1e550:	mov	r4, r0
   1e554:	b	1e518 <ftello64@plt+0xb994>
   1e558:	ldr	r3, [sp, #20]
   1e55c:	cmp	r3, #0
   1e560:	bne	1e690 <ftello64@plt+0xbb0c>
   1e564:	ldr	r3, [sp, #8]
   1e568:	add	r6, r3, r6, lsl #4
   1e56c:	ldr	r3, [r6, #8]
   1e570:	tst	r3, #7
   1e574:	bne	1e688 <ftello64@plt+0xbb04>
   1e578:	ldr	r2, [sp, #4]
   1e57c:	mov	r3, #0
   1e580:	str	r3, [r2, #20]
   1e584:	ldr	r4, [r2, #16]
   1e588:	b	1e518 <ftello64@plt+0xb994>
   1e58c:	ldr	r3, [sp, #20]
   1e590:	cmp	r3, #0
   1e594:	beq	1e600 <ftello64@plt+0xba7c>
   1e598:	ldr	r3, [sp, #12]
   1e59c:	cmp	r3, #0
   1e5a0:	beq	1e614 <ftello64@plt+0xba90>
   1e5a4:	ldr	r3, [sp, #12]
   1e5a8:	mov	r6, #0
   1e5ac:	ldr	r1, [pc, #1404]	; 1eb30 <ftello64@plt+0xbfac>
   1e5b0:	strb	r6, [r3, r8]
   1e5b4:	mov	r0, r3
   1e5b8:	bl	12a70 <strpbrk@plt>
   1e5bc:	subs	r5, r0, #0
   1e5c0:	beq	1e5e8 <ftello64@plt+0xba64>
   1e5c4:	mov	r4, r5
   1e5c8:	strb	r6, [r4], #1
   1e5cc:	mov	r0, r4
   1e5d0:	bl	1b924 <ftello64@plt+0x8da0>
   1e5d4:	cmp	r4, r6
   1e5d8:	beq	1e5e8 <ftello64@plt+0xba64>
   1e5dc:	ldrb	r3, [r5, #1]
   1e5e0:	cmp	r3, r6
   1e5e4:	bne	1e538 <ftello64@plt+0xb9b4>
   1e5e8:	ldr	r0, [sp, #12]
   1e5ec:	bl	12530 <gcry_free@plt>
   1e5f0:	ldr	r3, [sp, #4]
   1e5f4:	mvn	r4, #9
   1e5f8:	str	r4, [r3, #16]
   1e5fc:	b	1e518 <ftello64@plt+0xb994>
   1e600:	ldr	r3, [sp, #8]
   1e604:	add	r6, r3, r6, lsl #4
   1e608:	ldr	r3, [r6, #8]
   1e60c:	tst	r3, #7
   1e610:	bne	1e6f4 <ftello64@plt+0xbb70>
   1e614:	ldr	r3, [sp, #4]
   1e618:	mvn	r4, #5
   1e61c:	str	r4, [r3, #16]
   1e620:	b	1e518 <ftello64@plt+0xb994>
   1e624:	ldr	r3, [sp, #4]
   1e628:	ldr	r0, [r3, #52]	; 0x34
   1e62c:	cmp	r0, #0
   1e630:	beq	1e644 <ftello64@plt+0xbac0>
   1e634:	ldr	r4, [r0]
   1e638:	bl	12530 <gcry_free@plt>
   1e63c:	subs	r0, r4, #0
   1e640:	bne	1e634 <ftello64@plt+0xbab0>
   1e644:	ldm	sp, {r0, r2}
   1e648:	mov	r3, #0
   1e64c:	str	r3, [r2, #52]	; 0x34
   1e650:	bl	124c4 <ferror@plt>
   1e654:	subs	r4, r0, #0
   1e658:	beq	1e6e8 <ftello64@plt+0xbb64>
   1e65c:	ldr	r3, [sp, #4]
   1e660:	mvn	r4, #4
   1e664:	str	r4, [r3, #16]
   1e668:	b	1e518 <ftello64@plt+0xb994>
   1e66c:	cmp	r8, #98	; 0x62
   1e670:	bgt	1e748 <ftello64@plt+0xbbc4>
   1e674:	add	r3, sp, #248	; 0xf8
   1e678:	add	r3, r3, r8
   1e67c:	add	r8, r8, #1
   1e680:	strb	r9, [r3, #-204]	; 0xffffff34
   1e684:	b	1e188 <ftello64@plt+0xb604>
   1e688:	tst	r3, #8
   1e68c:	bne	1e578 <ftello64@plt+0xb9f4>
   1e690:	ldr	r3, [sp, #4]
   1e694:	mvn	r4, #2
   1e698:	str	r4, [r3, #16]
   1e69c:	b	1e518 <ftello64@plt+0xb994>
   1e6a0:	ldr	r3, [sp, #8]
   1e6a4:	mov	r6, r4
   1e6a8:	ldr	r5, [r3, #8]
   1e6ac:	ldr	r3, [sp, #4]
   1e6b0:	tst	r5, #64	; 0x40
   1e6b4:	str	r4, [r3, #16]
   1e6b8:	beq	1e30c <ftello64@plt+0xb788>
   1e6bc:	b	1e324 <ftello64@plt+0xb7a0>
   1e6c0:	add	r3, sp, #248	; 0xf8
   1e6c4:	add	r8, r3, r8
   1e6c8:	ldr	r3, [sp, #12]
   1e6cc:	add	r0, sp, #44	; 0x2c
   1e6d0:	strb	r3, [r8, #-204]	; 0xffffff34
   1e6d4:	bl	12b60 <gcry_strdup@plt>
   1e6d8:	subs	r3, r0, #0
   1e6dc:	str	r3, [sp, #12]
   1e6e0:	bne	1e70c <ftello64@plt+0xbb88>
   1e6e4:	mvn	r4, #10
   1e6e8:	ldr	r3, [sp, #4]
   1e6ec:	str	r4, [r3, #16]
   1e6f0:	b	1e518 <ftello64@plt+0xb994>
   1e6f4:	ldr	r3, [sp, #12]
   1e6f8:	cmp	r3, #0
   1e6fc:	beq	1e6c0 <ftello64@plt+0xbb3c>
   1e700:	ldr	r3, [sp, #12]
   1e704:	ldr	r2, [sp, #20]
   1e708:	strb	r2, [r3, r8]
   1e70c:	ldr	r4, [sp, #12]
   1e710:	mov	r0, r4
   1e714:	bl	1b924 <ftello64@plt+0x8da0>
   1e718:	ldrb	r3, [r4]
   1e71c:	cmp	r3, #34	; 0x22
   1e720:	beq	1ea14 <ftello64@plt+0xbe90>
   1e724:	mov	r2, r4
   1e728:	ldr	r4, [sp, #4]
   1e72c:	ldr	r1, [r6, #8]
   1e730:	mov	r0, r4
   1e734:	bl	1cc30 <ftello64@plt+0xa0ac>
   1e738:	cmp	r0, #0
   1e73c:	beq	1ea00 <ftello64@plt+0xbe7c>
   1e740:	ldr	r4, [r4, #16]
   1e744:	b	1e518 <ftello64@plt+0xb994>
   1e748:	mov	r0, #150	; 0x96
   1e74c:	bl	1238c <gcry_malloc@plt>
   1e750:	subs	r7, r0, #0
   1e754:	str	r7, [sp, #12]
   1e758:	beq	1e6e4 <ftello64@plt+0xbb60>
   1e75c:	mov	r2, r8
   1e760:	add	r1, sp, #44	; 0x2c
   1e764:	mov	r0, r7
   1e768:	bl	124e8 <memcpy@plt>
   1e76c:	mov	r3, #150	; 0x96
   1e770:	add	r8, r8, #1
   1e774:	str	r3, [sp, #16]
   1e778:	strb	r9, [r7, r5]
   1e77c:	b	1e188 <ftello64@plt+0xb604>
   1e780:	ldr	r3, [r4, #8]
   1e784:	ldr	r2, [sp, #4]
   1e788:	tst	r3, #64	; 0x40
   1e78c:	moveq	r6, r5
   1e790:	str	r8, [r2, #16]
   1e794:	moveq	r4, #3
   1e798:	mov	r8, r5
   1e79c:	beq	1e188 <ftello64@plt+0xb604>
   1e7a0:	mov	r6, r8
   1e7a4:	mov	r4, #1
   1e7a8:	b	1e188 <ftello64@plt+0xb604>
   1e7ac:	ldr	r3, [sp, #8]
   1e7b0:	ldr	r6, [r3, #8]
   1e7b4:	ldr	r3, [sp, #4]
   1e7b8:	tst	r6, #64	; 0x40
   1e7bc:	str	r8, [r3, #16]
   1e7c0:	bne	1e7a0 <ftello64@plt+0xbc1c>
   1e7c4:	add	r8, sp, #44	; 0x2c
   1e7c8:	mov	r0, r8
   1e7cc:	ldr	r1, [pc, #864]	; 1eb34 <ftello64@plt+0xbfb0>
   1e7d0:	bl	123ec <strcmp@plt>
   1e7d4:	cmp	r0, #0
   1e7d8:	beq	1e9d4 <ftello64@plt+0xbe50>
   1e7dc:	ldr	r1, [pc, #840]	; 1eb2c <ftello64@plt+0xbfa8>
   1e7e0:	mov	r0, r8
   1e7e4:	bl	123ec <strcmp@plt>
   1e7e8:	subs	r4, r0, #0
   1e7ec:	bne	1ea60 <ftello64@plt+0xbedc>
   1e7f0:	ldr	r0, [sp]
   1e7f4:	bl	12b30 <getc@plt>
   1e7f8:	ldr	r8, [r7]
   1e7fc:	str	r4, [sp, #28]
   1e800:	cmn	r0, #1
   1e804:	cmpne	r0, #10
   1e808:	moveq	r3, #1
   1e80c:	movne	r3, #0
   1e810:	cmp	r3, #0
   1e814:	mov	r6, r0
   1e818:	movne	r6, #10
   1e81c:	movne	r3, #1
   1e820:	moveq	r3, #0
   1e824:	str	r3, [sp, #24]
   1e828:	lsl	r3, r6, #1
   1e82c:	bics	r2, r6, #127	; 0x7f
   1e830:	ldrh	r3, [r8, r3]
   1e834:	and	r3, r3, #8192	; 0x2000
   1e838:	bne	1e9b0 <ftello64@plt+0xbe2c>
   1e83c:	cmp	r3, #0
   1e840:	bne	1e8f4 <ftello64@plt+0xbd70>
   1e844:	mov	r3, #1
   1e848:	ldr	r4, [sp, #24]
   1e84c:	mov	r8, r3
   1e850:	mov	r0, r6
   1e854:	add	r3, sp, #248	; 0xf8
   1e858:	add	r2, r3, r2
   1e85c:	cmp	r4, #0
   1e860:	strb	r0, [r2, #-104]	; 0xffffff98
   1e864:	bne	1eb0c <ftello64@plt+0xbf88>
   1e868:	ldr	r0, [sp]
   1e86c:	bl	12b30 <getc@plt>
   1e870:	cmn	r0, #1
   1e874:	cmpne	r0, #10
   1e878:	bne	1eb04 <ftello64@plt+0xbf80>
   1e87c:	mov	r3, #20
   1e880:	mov	r4, #1
   1e884:	mov	r0, #10
   1e888:	ldr	r2, [r7]
   1e88c:	ldrh	r3, [r2, r3]
   1e890:	tst	r3, #8192	; 0x2000
   1e894:	bne	1e928 <ftello64@plt+0xbda4>
   1e898:	cmp	r8, #98	; 0x62
   1e89c:	ble	1eaf8 <ftello64@plt+0xbf74>
   1e8a0:	cmp	r4, #0
   1e8a4:	mov	r9, r4
   1e8a8:	bne	1eb0c <ftello64@plt+0xbf88>
   1e8ac:	ldr	r0, [sp]
   1e8b0:	bl	12b30 <getc@plt>
   1e8b4:	cmn	r0, #1
   1e8b8:	cmpne	r0, #10
   1e8bc:	mov	r6, r0
   1e8c0:	bne	1ea4c <ftello64@plt+0xbec8>
   1e8c4:	mov	r6, #10
   1e8c8:	mov	r3, #20
   1e8cc:	mov	r0, r6
   1e8d0:	mov	r2, #1
   1e8d4:	str	r2, [sp, #24]
   1e8d8:	ldr	r8, [r7]
   1e8dc:	ldrh	r3, [r8, r3]
   1e8e0:	tst	r3, #8192	; 0x2000
   1e8e4:	beq	1eac0 <ftello64@plt+0xbf3c>
   1e8e8:	bics	r3, r0, #127	; 0x7f
   1e8ec:	mov	r6, r0
   1e8f0:	bne	1e93c <ftello64@plt+0xbdb8>
   1e8f4:	ldr	r3, [sp, #24]
   1e8f8:	cmp	r3, #0
   1e8fc:	bne	1eb0c <ftello64@plt+0xbf88>
   1e900:	ldr	r0, [sp]
   1e904:	bl	12b30 <getc@plt>
   1e908:	ldr	r8, [r7]
   1e90c:	cmn	r0, #1
   1e910:	cmpne	r0, #10
   1e914:	moveq	r3, #1
   1e918:	mov	r6, r0
   1e91c:	streq	r3, [sp, #24]
   1e920:	moveq	r6, #10
   1e924:	b	1e828 <ftello64@plt+0xbca4>
   1e928:	mov	r3, r8
   1e92c:	mov	r6, r0
   1e930:	mov	r8, r2
   1e934:	mov	r9, r3
   1e938:	str	r4, [sp, #24]
   1e93c:	ldr	r3, [sp, #4]
   1e940:	ldr	r4, [r3, #52]	; 0x34
   1e944:	add	r3, sp, #248	; 0xf8
   1e948:	add	r2, r3, r9
   1e94c:	cmp	r4, #0
   1e950:	mov	r3, #0
   1e954:	strb	r3, [r2, #-104]	; 0xffffff98
   1e958:	beq	1e97c <ftello64@plt+0xbdf8>
   1e95c:	add	r1, sp, #144	; 0x90
   1e960:	add	r0, r4, #4
   1e964:	bl	123ec <strcmp@plt>
   1e968:	cmp	r0, #0
   1e96c:	beq	1e828 <ftello64@plt+0xbca4>
   1e970:	ldr	r4, [r4]
   1e974:	cmp	r4, #0
   1e978:	bne	1e95c <ftello64@plt+0xbdd8>
   1e97c:	add	r0, r9, #8
   1e980:	bl	1238c <gcry_malloc@plt>
   1e984:	subs	r8, r0, #0
   1e988:	beq	1e6e4 <ftello64@plt+0xbb60>
   1e98c:	add	r0, r8, #4
   1e990:	add	r1, sp, #144	; 0x90
   1e994:	bl	12674 <strcpy@plt>
   1e998:	ldr	r2, [sp, #4]
   1e99c:	ldr	r3, [r2, #52]	; 0x34
   1e9a0:	str	r8, [r2, #52]	; 0x34
   1e9a4:	str	r3, [r8]
   1e9a8:	ldr	r8, [r7]
   1e9ac:	b	1e828 <ftello64@plt+0xbca4>
   1e9b0:	cmp	r3, #0
   1e9b4:	movne	r9, #0
   1e9b8:	bne	1e93c <ftello64@plt+0xbdb8>
   1e9bc:	mov	r2, r3
   1e9c0:	mov	r3, #1
   1e9c4:	ldr	r4, [sp, #24]
   1e9c8:	mov	r8, r3
   1e9cc:	mov	r0, r6
   1e9d0:	b	1e854 <ftello64@plt+0xbcd0>
   1e9d4:	mov	r3, #1
   1e9d8:	mov	r6, r5
   1e9dc:	mov	r8, r5
   1e9e0:	str	r3, [sp, #20]
   1e9e4:	mov	r4, #3
   1e9e8:	b	1e188 <ftello64@plt+0xb604>
   1e9ec:	tst	r2, #8
   1e9f0:	beq	1e690 <ftello64@plt+0xbb0c>
   1e9f4:	ldr	r3, [sp, #4]
   1e9f8:	str	r1, [r3, #20]
   1e9fc:	b	1e518 <ftello64@plt+0xb994>
   1ea00:	ldr	r0, [sp, #12]
   1ea04:	bl	12530 <gcry_free@plt>
   1ea08:	ldr	r3, [sp, #4]
   1ea0c:	ldr	r4, [r3, #16]
   1ea10:	b	1e518 <ftello64@plt+0xb994>
   1ea14:	ldr	r5, [sp, #12]
   1ea18:	add	r4, r5, #1
   1ea1c:	ldrb	r3, [r5, #1]
   1ea20:	cmp	r3, #0
   1ea24:	beq	1e724 <ftello64@plt+0xbba0>
   1ea28:	mov	r0, r4
   1ea2c:	bl	127dc <strlen@plt>
   1ea30:	ldrb	r3, [r5, r0]
   1ea34:	cmp	r3, #34	; 0x22
   1ea38:	moveq	r3, #0
   1ea3c:	ldreq	r2, [sp, #12]
   1ea40:	strbeq	r3, [r2, r0]
   1ea44:	b	1e724 <ftello64@plt+0xbba0>
   1ea48:	mov	r6, r0
   1ea4c:	mov	r2, #0
   1ea50:	lsl	r3, r6, #1
   1ea54:	str	r2, [sp, #24]
   1ea58:	mov	r0, r6
   1ea5c:	b	1e8d8 <ftello64@plt+0xbd54>
   1ea60:	ldr	r3, [sp, #4]
   1ea64:	ldr	r4, [r3, #52]	; 0x34
   1ea68:	cmp	r4, #0
   1ea6c:	beq	1ea90 <ftello64@plt+0xbf0c>
   1ea70:	mov	r1, r8
   1ea74:	add	r0, r4, #4
   1ea78:	bl	123ec <strcmp@plt>
   1ea7c:	cmp	r0, #0
   1ea80:	beq	1e3ac <ftello64@plt+0xb828>
   1ea84:	ldr	r4, [r4]
   1ea88:	cmp	r4, #0
   1ea8c:	bne	1ea70 <ftello64@plt+0xbeec>
   1ea90:	ldr	r2, [sp, #4]
   1ea94:	tst	r6, #128	; 0x80
   1ea98:	mvnne	r3, #6
   1ea9c:	mvneq	r3, #1
   1eaa0:	mov	r6, r5
   1eaa4:	str	r3, [r2, #16]
   1eaa8:	mov	r8, r5
   1eaac:	mvn	r4, #0
   1eab0:	b	1e188 <ftello64@plt+0xb604>
   1eab4:	ldr	r0, [sp, #12]
   1eab8:	bl	12530 <gcry_free@plt>
   1eabc:	b	1e6e4 <ftello64@plt+0xbb60>
   1eac0:	ldr	r3, [sp, #24]
   1eac4:	cmp	r3, #0
   1eac8:	bne	1eb0c <ftello64@plt+0xbf88>
   1eacc:	ldr	r0, [sp]
   1ead0:	bl	12b30 <getc@plt>
   1ead4:	mov	r3, #1
   1ead8:	str	r3, [sp, #24]
   1eadc:	mov	r3, #20
   1eae0:	cmn	r0, #1
   1eae4:	cmpne	r0, #10
   1eae8:	bne	1ea48 <ftello64@plt+0xbec4>
   1eaec:	mov	r0, #10
   1eaf0:	b	1e8d8 <ftello64@plt+0xbd54>
   1eaf4:	bl	12590 <__stack_chk_fail@plt>
   1eaf8:	mov	r2, r8
   1eafc:	add	r8, r8, #1
   1eb00:	b	1e854 <ftello64@plt+0xbcd0>
   1eb04:	lsl	r3, r0, #1
   1eb08:	b	1e888 <ftello64@plt+0xbd04>
   1eb0c:	ldr	r3, [fp]
   1eb10:	ldr	r4, [sp, #28]
   1eb14:	add	r3, r3, #1
   1eb18:	mov	r6, r5
   1eb1c:	str	r3, [fp]
   1eb20:	mov	r8, #0
   1eb24:	b	1e188 <ftello64@plt+0xb604>
   1eb28:	andeq	lr, r3, r0, lsl fp
   1eb2c:	andeq	ip, r2, r4, asr r1
   1eb30:	andeq	ip, r2, ip, ror #2
   1eb34:	andeq	ip, r2, r0, ror r1
   1eb38:	push	{r4, r5, r6, lr}
   1eb3c:	subs	r4, r0, #0
   1eb40:	sub	sp, sp, #16
   1eb44:	beq	1eb60 <ftello64@plt+0xbfdc>
   1eb48:	cmp	r4, #1
   1eb4c:	beq	1ec38 <ftello64@plt+0xc0b4>
   1eb50:	cmp	r4, #2
   1eb54:	beq	1ebbc <ftello64@plt+0xc038>
   1eb58:	add	sp, sp, #16
   1eb5c:	pop	{r4, r5, r6, pc}
   1eb60:	mov	r0, #11
   1eb64:	bl	1ce8c <ftello64@plt+0xa308>
   1eb68:	mov	r5, r0
   1eb6c:	mov	r0, #13
   1eb70:	bl	1ce8c <ftello64@plt+0xa308>
   1eb74:	mov	r6, r0
   1eb78:	mov	r0, #14
   1eb7c:	bl	1ce8c <ftello64@plt+0xa308>
   1eb80:	ldr	ip, [pc, #240]	; 1ec78 <ftello64@plt+0xc0f4>
   1eb84:	ldr	r2, [pc, #240]	; 1ec7c <ftello64@plt+0xc0f8>
   1eb88:	mov	r3, r6
   1eb8c:	str	r2, [sp]
   1eb90:	mov	r1, r5
   1eb94:	str	r4, [sp, #12]
   1eb98:	str	ip, [sp, #8]
   1eb9c:	ldr	r2, [pc, #220]	; 1ec80 <ftello64@plt+0xc0fc>
   1eba0:	str	r0, [sp, #4]
   1eba4:	mov	r0, #1
   1eba8:	bl	1cd58 <ftello64@plt+0xa1d4>
   1ebac:	mov	r0, #1
   1ebb0:	add	sp, sp, #16
   1ebb4:	pop	{r4, r5, r6, lr}
   1ebb8:	b	1ce38 <ftello64@plt+0xa2b4>
   1ebbc:	mov	r0, #42	; 0x2a
   1ebc0:	bl	1ce8c <ftello64@plt+0xa308>
   1ebc4:	cmp	r0, #0
   1ebc8:	beq	1ebd8 <ftello64@plt+0xc054>
   1ebcc:	ldrb	r3, [r0]
   1ebd0:	cmp	r3, #49	; 0x31
   1ebd4:	beq	1ebfc <ftello64@plt+0xc078>
   1ebd8:	mov	r0, #41	; 0x29
   1ebdc:	bl	1ce8c <ftello64@plt+0xa308>
   1ebe0:	mov	r3, #0
   1ebe4:	ldr	r2, [pc, #140]	; 1ec78 <ftello64@plt+0xc0f4>
   1ebe8:	mov	r1, r0
   1ebec:	mov	r0, r3
   1ebf0:	bl	1cd58 <ftello64@plt+0xa1d4>
   1ebf4:	mov	r0, #0
   1ebf8:	bl	127b8 <exit@plt>
   1ebfc:	mov	r0, #40	; 0x28
   1ec00:	bl	1ce8c <ftello64@plt+0xa308>
   1ec04:	mov	r2, #0
   1ec08:	mov	r4, r0
   1ec0c:	mov	r1, r0
   1ec10:	mov	r0, #1
   1ec14:	bl	1cd58 <ftello64@plt+0xa1d4>
   1ec18:	ldrb	r3, [r4]
   1ec1c:	cmp	r3, #0
   1ec20:	beq	1ebd8 <ftello64@plt+0xc054>
   1ec24:	mov	r2, #0
   1ec28:	ldr	r1, [pc, #72]	; 1ec78 <ftello64@plt+0xc0f4>
   1ec2c:	mov	r0, #1
   1ec30:	bl	1cd58 <ftello64@plt+0xa1d4>
   1ec34:	b	1ebd8 <ftello64@plt+0xc054>
   1ec38:	mov	r0, #40	; 0x28
   1ec3c:	bl	1ce8c <ftello64@plt+0xa308>
   1ec40:	mov	r2, #0
   1ec44:	mov	r5, r0
   1ec48:	mov	r1, r0
   1ec4c:	mov	r0, r4
   1ec50:	bl	1cd58 <ftello64@plt+0xa1d4>
   1ec54:	ldrb	r3, [r5]
   1ec58:	cmp	r3, #0
   1ec5c:	beq	1ec70 <ftello64@plt+0xc0ec>
   1ec60:	mov	r0, r4
   1ec64:	mov	r2, #0
   1ec68:	ldr	r1, [pc, #8]	; 1ec78 <ftello64@plt+0xc0f4>
   1ec6c:	bl	1cd58 <ftello64@plt+0xa1d4>
   1ec70:	mov	r0, #2
   1ec74:	bl	127b8 <exit@plt>
   1ec78:	andeq	sp, r2, r8, ror #9
   1ec7c:	andeq	ip, r2, r8, ror r1
   1ec80:	andeq	ip, r2, ip, lsl #4
   1ec84:	ldr	r3, [pc, #4]	; 1ec90 <ftello64@plt+0xc10c>
   1ec88:	str	r0, [r3, #4]
   1ec8c:	bx	lr
   1ec90:	andeq	pc, r3, r0, asr r1	; <UNPREDICTABLE>
   1ec94:	push	{r4, lr}
   1ec98:	mov	r4, r0
   1ec9c:	ldr	r0, [r0]
   1eca0:	cmp	r0, #2
   1eca4:	cmnne	r0, #1
   1eca8:	bne	1ecc8 <ftello64@plt+0xc144>
   1ecac:	mov	r0, r4
   1ecb0:	bl	12530 <gcry_free@plt>
   1ecb4:	ldr	r3, [pc, #20]	; 1ecd0 <ftello64@plt+0xc14c>
   1ecb8:	mvn	r2, #0
   1ecbc:	mov	r0, #0
   1ecc0:	str	r2, [r3]
   1ecc4:	pop	{r4, pc}
   1ecc8:	bl	12b48 <close@plt>
   1eccc:	b	1ecac <ftello64@plt+0xc128>
   1ecd0:	andeq	pc, r3, r8, lsr #2
   1ecd4:	push	{r4, r5, r6, r7, r8, r9, lr}
   1ecd8:	mov	r6, r0
   1ecdc:	ldr	r7, [pc, #504]	; 1eedc <ftello64@plt+0xc358>
   1ece0:	sub	sp, sp, #28
   1ece4:	mov	r4, r1
   1ece8:	ldr	r3, [r7]
   1ecec:	cmp	r3, #0
   1ecf0:	beq	1ed18 <ftello64@plt+0xc194>
   1ecf4:	mov	r0, #2
   1ecf8:	bl	12794 <_gpgrt_get_std_stream@plt>
   1ecfc:	ldr	r3, [r7]
   1ed00:	cmp	r3, r0
   1ed04:	beq	1ed10 <ftello64@plt+0xc18c>
   1ed08:	mov	r0, r3
   1ed0c:	bl	126a4 <gpgrt_fclose@plt>
   1ed10:	mov	r3, #0
   1ed14:	str	r3, [r7]
   1ed18:	cmp	r6, #0
   1ed1c:	beq	1eea4 <ftello64@plt+0xc320>
   1ed20:	ldr	r1, [pc, #440]	; 1eee0 <ftello64@plt+0xc35c>
   1ed24:	mov	r0, r6
   1ed28:	bl	123ec <strcmp@plt>
   1ed2c:	cmp	r0, #0
   1ed30:	beq	1ee94 <ftello64@plt+0xc310>
   1ed34:	mov	r2, #6
   1ed38:	ldr	r1, [pc, #420]	; 1eee4 <ftello64@plt+0xc360>
   1ed3c:	mov	r0, r6
   1ed40:	bl	12b18 <strncmp@plt>
   1ed44:	mov	r4, r0
   1ed48:	mov	r0, r6
   1ed4c:	bl	127dc <strlen@plt>
   1ed50:	cmp	r4, #0
   1ed54:	add	r4, r0, #20
   1ed58:	bne	1ee0c <ftello64@plt+0xc288>
   1ed5c:	ldrb	r3, [r6, #6]
   1ed60:	cmp	r3, #0
   1ed64:	beq	1ee0c <ftello64@plt+0xc288>
   1ed68:	mov	r8, #1
   1ed6c:	mov	r0, r4
   1ed70:	bl	12350 <gcry_xmalloc@plt>
   1ed74:	mov	r1, r6
   1ed78:	mvn	r4, #0
   1ed7c:	mov	r5, r0
   1ed80:	add	r0, r0, #16
   1ed84:	bl	12674 <strcpy@plt>
   1ed88:	mov	r3, #0
   1ed8c:	str	r3, [r5, #12]
   1ed90:	stmib	r5, {r3, r8}
   1ed94:	str	r4, [r5]
   1ed98:	ldr	r1, [pc, #328]	; 1eee8 <ftello64@plt+0xc364>
   1ed9c:	mov	r2, #0
   1eda0:	str	r1, [sp, #20]
   1eda4:	add	r1, sp, #24
   1eda8:	str	r2, [sp, #16]
   1edac:	ldmdb	r1, {r0, r1}
   1edb0:	ldr	ip, [pc, #308]	; 1eeec <ftello64@plt+0xc368>
   1edb4:	str	r2, [sp, #8]
   1edb8:	add	r3, sp, #8
   1edbc:	ldr	r2, [pc, #300]	; 1eef0 <ftello64@plt+0xc36c>
   1edc0:	stm	sp, {r0, r1}
   1edc4:	str	r2, [sp, #12]
   1edc8:	mov	r0, r5
   1edcc:	ldm	r3, {r2, r3}
   1edd0:	ldr	r1, [pc, #284]	; 1eef4 <ftello64@plt+0xc370>
   1edd4:	str	r4, [ip]
   1edd8:	bl	12a04 <gpgrt_fopencookie@plt>
   1eddc:	subs	r4, r0, #0
   1ede0:	beq	1eecc <ftello64@plt+0xc348>
   1ede4:	mov	r3, #0
   1ede8:	mov	r1, r3
   1edec:	mov	r2, #1
   1edf0:	mov	r0, r4
   1edf4:	bl	126b0 <gpgrt_setvbuf@plt>
   1edf8:	mov	r3, #0
   1edfc:	stm	r7, {r4, r8}
   1ee00:	str	r3, [r7, #8]
   1ee04:	add	sp, sp, #28
   1ee08:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1ee0c:	mov	r2, #9
   1ee10:	ldr	r1, [pc, #224]	; 1eef8 <ftello64@plt+0xc374>
   1ee14:	mov	r0, r6
   1ee18:	bl	12b18 <strncmp@plt>
   1ee1c:	cmp	r0, #0
   1ee20:	moveq	r8, #2
   1ee24:	beq	1ed6c <ftello64@plt+0xc1e8>
   1ee28:	mov	r0, r4
   1ee2c:	bl	12350 <gcry_xmalloc@plt>
   1ee30:	mov	r1, r6
   1ee34:	ldr	r9, [pc, #192]	; 1eefc <ftello64@plt+0xc378>
   1ee38:	ldr	r8, [pc, #192]	; 1ef00 <ftello64@plt+0xc37c>
   1ee3c:	mov	r5, r0
   1ee40:	add	r0, r0, #16
   1ee44:	bl	12674 <strcpy@plt>
   1ee48:	mov	r3, #0
   1ee4c:	str	r3, [r5, #4]
   1ee50:	str	r3, [r5, #12]
   1ee54:	str	r3, [r5, #8]
   1ee58:	b	1ee6c <ftello64@plt+0xc2e8>
   1ee5c:	bl	12848 <__errno_location@plt>
   1ee60:	ldr	r3, [r0]
   1ee64:	cmp	r3, #4
   1ee68:	bne	1ee8c <ftello64@plt+0xc308>
   1ee6c:	mov	r2, r9
   1ee70:	mov	r1, r8
   1ee74:	mov	r0, r6
   1ee78:	bl	126bc <open64@plt>
   1ee7c:	cmn	r0, #1
   1ee80:	mov	r4, r0
   1ee84:	str	r0, [r5]
   1ee88:	beq	1ee5c <ftello64@plt+0xc2d8>
   1ee8c:	mov	r8, #0
   1ee90:	b	1ed98 <ftello64@plt+0xc214>
   1ee94:	mov	r0, #2
   1ee98:	bl	12794 <_gpgrt_get_std_stream@plt>
   1ee9c:	bl	12b3c <gpgrt_fileno@plt>
   1eea0:	mov	r4, r0
   1eea4:	mov	r0, #20
   1eea8:	bl	12350 <gcry_xmalloc@plt>
   1eeac:	mov	r8, #0
   1eeb0:	mov	r5, r0
   1eeb4:	str	r4, [r0]
   1eeb8:	strb	r8, [r0, #16]
   1eebc:	str	r8, [r0, #4]
   1eec0:	str	r8, [r0, #12]
   1eec4:	str	r8, [r0, #8]
   1eec8:	b	1ed98 <ftello64@plt+0xc214>
   1eecc:	mov	r0, #2
   1eed0:	bl	12794 <_gpgrt_get_std_stream@plt>
   1eed4:	mov	r4, r0
   1eed8:	b	1ede4 <ftello64@plt+0xc260>
   1eedc:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1eee0:	andeq	sl, r2, r4, lsr #23
   1eee4:	muleq	r2, r8, r1
   1eee8:	muleq	r1, r4, ip
   1eeec:	andeq	pc, r3, r8, lsr #2
   1eef0:	andeq	pc, r1, r0, lsl #12
   1eef4:	andeq	ip, r2, r0, lsr #3
   1eef8:	andeq	ip, r2, r4, lsr #3
   1eefc:			; <UNDEFINED> instruction: 0x000001b6
   1ef00:	andeq	r0, r0, r1, asr #8
   1ef04:	push	{r4, r5, r6, r7, r8, r9, lr}
   1ef08:	sub	sp, sp, #28
   1ef0c:	ldr	r6, [pc, #688]	; 1f1c4 <ftello64@plt+0xc640>
   1ef10:	cmp	r0, #1
   1ef14:	ldr	r3, [r6]
   1ef18:	str	r3, [sp, #20]
   1ef1c:	beq	1eff4 <ftello64@plt+0xc470>
   1ef20:	ldr	r4, [pc, #672]	; 1f1c8 <ftello64@plt+0xc644>
   1ef24:	mov	r5, r0
   1ef28:	mov	r7, r1
   1ef2c:	ldr	r3, [r4, #12]
   1ef30:	ldr	r0, [r4, #4]
   1ef34:	cmp	r3, #0
   1ef38:	bne	1f00c <ftello64@plt+0xc488>
   1ef3c:	ldr	r3, [r4, #16]
   1ef40:	orrs	r0, r0, r3
   1ef44:	bne	1f1a4 <ftello64@plt+0xc620>
   1ef48:	ldr	r3, [r4, #100]	; 0x64
   1ef4c:	orrs	r3, r0, r3
   1ef50:	bne	1f034 <ftello64@plt+0xc4b0>
   1ef54:	ldr	r3, [r4, #12]
   1ef58:	cmp	r3, #0
   1ef5c:	beq	1f08c <ftello64@plt+0xc508>
   1ef60:	cmp	r7, #0
   1ef64:	bne	1efbc <ftello64@plt+0xc438>
   1ef68:	ldr	r2, [r4, #16]
   1ef6c:	ldr	r3, [r4, #12]
   1ef70:	ldr	r1, [r4, #100]	; 0x64
   1ef74:	orr	r3, r3, r2
   1ef78:	ldr	r2, [r4, #4]
   1ef7c:	orr	r3, r3, r1
   1ef80:	orrs	r3, r3, r2
   1ef84:	beq	1efbc <ftello64@plt+0xc438>
   1ef88:	ldr	r1, [r4]
   1ef8c:	ldrb	r3, [r1, #2]
   1ef90:	tst	r3, #1
   1ef94:	beq	1f0f0 <ftello64@plt+0xc56c>
   1ef98:	ldr	r3, [r1, #16]
   1ef9c:	ldr	r2, [r1, #8]
   1efa0:	cmp	r3, r2
   1efa4:	bcs	1f0f0 <ftello64@plt+0xc56c>
   1efa8:	ldr	r2, [r1, #4]
   1efac:	add	r0, r3, #1
   1efb0:	str	r0, [r1, #16]
   1efb4:	mov	r1, #32
   1efb8:	strb	r1, [r2, r3]
   1efbc:	cmp	r5, #7
   1efc0:	ldrls	pc, [pc, r5, lsl #2]
   1efc4:	b	1f1b0 <ftello64@plt+0xc62c>
   1efc8:	strdeq	lr, [r1], -r4
   1efcc:	strdeq	lr, [r1], -r4
   1efd0:	strdeq	lr, [r1], -r4
   1efd4:	strdeq	lr, [r1], -r4
   1efd8:	strdeq	lr, [r1], -r4
   1efdc:	ldrdeq	pc, [r1], -r0
   1efe0:	andeq	pc, r1, r0, ror #1
   1efe4:	andeq	lr, r1, r8, ror #31
   1efe8:	ldr	r1, [r4]
   1efec:	ldr	r0, [pc, #472]	; 1f1cc <ftello64@plt+0xc648>
   1eff0:	bl	12608 <gpgrt_fputs_unlocked@plt>
   1eff4:	ldr	r2, [sp, #20]
   1eff8:	ldr	r3, [r6]
   1effc:	cmp	r2, r3
   1f000:	bne	1f1ac <ftello64@plt+0xc628>
   1f004:	add	sp, sp, #28
   1f008:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f00c:	cmp	r0, #0
   1f010:	ldr	r8, [r4]
   1f014:	beq	1f140 <ftello64@plt+0xc5bc>
   1f018:	mov	r1, r8
   1f01c:	ldr	r0, [pc, #428]	; 1f1d0 <ftello64@plt+0xc64c>
   1f020:	bl	12608 <gpgrt_fputs_unlocked@plt>
   1f024:	ldr	r0, [r4, #4]
   1f028:	ldr	r3, [r4, #100]	; 0x64
   1f02c:	orrs	r3, r0, r3
   1f030:	beq	1ef54 <ftello64@plt+0xc3d0>
   1f034:	ldr	r3, [r4, #104]	; 0x68
   1f038:	cmp	r3, #0
   1f03c:	beq	1f124 <ftello64@plt+0xc5a0>
   1f040:	add	r0, sp, #16
   1f044:	blx	r3
   1f048:	cmp	r0, #0
   1f04c:	beq	1f124 <ftello64@plt+0xc5a0>
   1f050:	ldr	r1, [pc, #380]	; 1f1d4 <ftello64@plt+0xc650>
   1f054:	cmp	r0, #1
   1f058:	ldr	r8, [pc, #376]	; 1f1d8 <ftello64@plt+0xc654>
   1f05c:	ldr	r9, [r4]
   1f060:	movne	r8, r1
   1f064:	bl	127ac <getpid@plt>
   1f068:	mov	r1, r8
   1f06c:	ldr	r3, [sp, #16]
   1f070:	mov	r2, r0
   1f074:	mov	r0, r9
   1f078:	bl	127c4 <gpgrt_fprintf_unlocked@plt>
   1f07c:	ldr	r3, [r4, #12]
   1f080:	cmp	r3, #0
   1f084:	bne	1f0fc <ftello64@plt+0xc578>
   1f088:	ldr	r3, [r4, #100]	; 0x64
   1f08c:	ldr	r2, [r4, #16]
   1f090:	orrs	r3, r3, r2
   1f094:	beq	1f0fc <ftello64@plt+0xc578>
   1f098:	ldr	r1, [r4]
   1f09c:	ldrb	r3, [r1, #2]
   1f0a0:	tst	r3, #1
   1f0a4:	beq	1f118 <ftello64@plt+0xc594>
   1f0a8:	ldr	r3, [r1, #16]
   1f0ac:	ldr	r2, [r1, #8]
   1f0b0:	cmp	r3, r2
   1f0b4:	bcs	1f118 <ftello64@plt+0xc594>
   1f0b8:	ldr	r2, [r1, #4]
   1f0bc:	add	r0, r3, #1
   1f0c0:	str	r0, [r1, #16]
   1f0c4:	mov	r1, #58	; 0x3a
   1f0c8:	strb	r1, [r2, r3]
   1f0cc:	b	1ef60 <ftello64@plt+0xc3dc>
   1f0d0:	ldr	r1, [r4]
   1f0d4:	ldr	r0, [pc, #256]	; 1f1dc <ftello64@plt+0xc658>
   1f0d8:	bl	12608 <gpgrt_fputs_unlocked@plt>
   1f0dc:	b	1eff4 <ftello64@plt+0xc470>
   1f0e0:	ldr	r1, [r4]
   1f0e4:	ldr	r0, [pc, #244]	; 1f1e0 <ftello64@plt+0xc65c>
   1f0e8:	bl	12608 <gpgrt_fputs_unlocked@plt>
   1f0ec:	b	1eff4 <ftello64@plt+0xc470>
   1f0f0:	mov	r0, #32
   1f0f4:	bl	124ac <_gpgrt_putc_overflow@plt>
   1f0f8:	b	1efbc <ftello64@plt+0xc438>
   1f0fc:	ldr	r3, [r4, #4]
   1f100:	cmp	r3, #0
   1f104:	beq	1ef60 <ftello64@plt+0xc3dc>
   1f108:	ldr	r1, [r4]
   1f10c:	ldrb	r3, [r1, #2]
   1f110:	tst	r3, #1
   1f114:	bne	1f0a8 <ftello64@plt+0xc524>
   1f118:	mov	r0, #58	; 0x3a
   1f11c:	bl	124ac <_gpgrt_putc_overflow@plt>
   1f120:	b	1ef60 <ftello64@plt+0xc3dc>
   1f124:	ldr	r8, [r4]
   1f128:	bl	127ac <getpid@plt>
   1f12c:	ldr	r1, [pc, #176]	; 1f1e4 <ftello64@plt+0xc660>
   1f130:	mov	r2, r0
   1f134:	mov	r0, r8
   1f138:	bl	127c4 <gpgrt_fprintf_unlocked@plt>
   1f13c:	b	1f07c <ftello64@plt+0xc4f8>
   1f140:	bl	12518 <time@plt>
   1f144:	str	r0, [sp, #16]
   1f148:	add	r0, sp, #16
   1f14c:	bl	12740 <localtime@plt>
   1f150:	mov	r1, r0
   1f154:	mov	r0, r8
   1f158:	ldr	ip, [r1]
   1f15c:	ldr	r3, [r1, #16]
   1f160:	ldr	r2, [r1, #20]
   1f164:	str	ip, [sp, #12]
   1f168:	ldr	ip, [r1, #4]
   1f16c:	add	r2, r2, #1888	; 0x760
   1f170:	str	ip, [sp, #8]
   1f174:	ldr	ip, [r1, #8]
   1f178:	add	r3, r3, #1
   1f17c:	str	ip, [sp, #4]
   1f180:	ldr	r1, [r1, #12]
   1f184:	add	r2, r2, #12
   1f188:	str	r1, [sp]
   1f18c:	ldr	r1, [pc, #84]	; 1f1e8 <ftello64@plt+0xc664>
   1f190:	bl	127c4 <gpgrt_fprintf_unlocked@plt>
   1f194:	ldr	r0, [r4, #4]
   1f198:	ldr	r3, [r4, #16]
   1f19c:	orrs	r0, r0, r3
   1f1a0:	beq	1ef48 <ftello64@plt+0xc3c4>
   1f1a4:	ldr	r8, [r4]
   1f1a8:	b	1f018 <ftello64@plt+0xc494>
   1f1ac:	bl	12590 <__stack_chk_fail@plt>
   1f1b0:	mov	r2, r5
   1f1b4:	ldr	r0, [r4]
   1f1b8:	ldr	r1, [pc, #44]	; 1f1ec <ftello64@plt+0xc668>
   1f1bc:	bl	127c4 <gpgrt_fprintf_unlocked@plt>
   1f1c0:	b	1eff4 <ftello64@plt+0xc470>
   1f1c4:	andeq	lr, r3, r0, lsl fp
   1f1c8:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1f1cc:	andeq	ip, r2, r8, lsl #4
   1f1d0:	andeq	pc, r3, ip, ror #2
   1f1d4:			; <UNDEFINED> instruction: 0x0002c1bc
   1f1d8:			; <UNDEFINED> instruction: 0x0002c1b0
   1f1dc:	strdeq	ip, [r2], -r0
   1f1e0:	strdeq	ip, [r2], -r8
   1f1e4:	andeq	ip, r2, r8, ror #3
   1f1e8:	andeq	ip, r2, r8, asr #3
   1f1ec:	andeq	ip, r2, r0, lsl r2
   1f1f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f1f4:	sub	sp, sp, #20
   1f1f8:	mov	r5, r3
   1f1fc:	ldr	r8, [sp, #56]	; 0x38
   1f200:	ldr	r4, [pc, #868]	; 1f56c <ftello64@plt+0xc9e8>
   1f204:	cmp	r8, #0
   1f208:	mov	sl, r0
   1f20c:	ldrbne	r3, [r8]
   1f210:	ldr	r0, [r4]
   1f214:	streq	r8, [sp, #12]
   1f218:	subne	r3, r3, #8
   1f21c:	clzne	r3, r3
   1f220:	lsrne	r3, r3, #5
   1f224:	strne	r3, [sp, #12]
   1f228:	cmp	r0, #0
   1f22c:	mov	r7, r1
   1f230:	mov	r6, r2
   1f234:	ldr	fp, [sp, #60]	; 0x3c
   1f238:	beq	1f4cc <ftello64@plt+0xc948>
   1f23c:	bl	12698 <gpgrt_flockfile@plt>
   1f240:	ldr	r3, [r4, #8]
   1f244:	cmp	r3, #0
   1f248:	cmpne	sl, #1
   1f24c:	bne	1f4f8 <ftello64@plt+0xc974>
   1f250:	ldr	r9, [sp, #12]
   1f254:	mov	r3, #0
   1f258:	mov	r1, r9
   1f25c:	mov	r0, sl
   1f260:	str	r3, [r4, #8]
   1f264:	bl	1ef04 <ftello64@plt+0xc380>
   1f268:	cmp	r9, #0
   1f26c:	addne	r8, r8, #1
   1f270:	cmp	r8, #0
   1f274:	beq	1f41c <ftello64@plt+0xc898>
   1f278:	cmp	r5, #0
   1f27c:	ldr	r9, [r4]
   1f280:	beq	1f294 <ftello64@plt+0xc710>
   1f284:	mov	r1, r9
   1f288:	mov	r0, r5
   1f28c:	bl	12608 <gpgrt_fputs_unlocked@plt>
   1f290:	ldr	r9, [r4]
   1f294:	cmp	r7, #0
   1f298:	beq	1f4b8 <ftello64@plt+0xc934>
   1f29c:	ldr	fp, [pc, #716]	; 1f570 <ftello64@plt+0xc9ec>
   1f2a0:	mov	r5, r8
   1f2a4:	b	1f2f4 <ftello64@plt+0xc770>
   1f2a8:	cmp	r8, r5
   1f2ac:	moveq	r2, #0
   1f2b0:	beq	1f2d0 <ftello64@plt+0xc74c>
   1f2b4:	ldr	r2, [r4, #16]
   1f2b8:	ldr	r0, [r4, #4]
   1f2bc:	orrs	r2, r2, r0
   1f2c0:	beq	1f2d0 <ftello64@plt+0xc74c>
   1f2c4:	ldr	r0, [pc, #680]	; 1f574 <ftello64@plt+0xc9f0>
   1f2c8:	bl	127dc <strlen@plt>
   1f2cc:	add	r2, r0, #2
   1f2d0:	sub	r3, r7, r5
   1f2d4:	add	r3, r3, #1
   1f2d8:	mov	r0, r9
   1f2dc:	stm	sp, {r3, r5}
   1f2e0:	ldr	r1, [pc, #656]	; 1f578 <ftello64@plt+0xc9f4>
   1f2e4:	mov	r3, fp
   1f2e8:	bl	127c4 <gpgrt_fprintf_unlocked@plt>
   1f2ec:	ldr	r9, [r4]
   1f2f0:	add	r5, r7, #1
   1f2f4:	mov	r1, #10
   1f2f8:	mov	r0, r5
   1f2fc:	bl	127f4 <strchr@plt>
   1f300:	subs	r7, r0, #0
   1f304:	bne	1f2a8 <ftello64@plt+0xc724>
   1f308:	mov	r1, r9
   1f30c:	mov	r0, r5
   1f310:	bl	12608 <gpgrt_fputs_unlocked@plt>
   1f314:	ldrb	r3, [r8]
   1f318:	cmp	r3, #0
   1f31c:	beq	1f41c <ftello64@plt+0xc898>
   1f320:	mov	r0, r8
   1f324:	bl	127dc <strlen@plt>
   1f328:	add	r0, r8, r0
   1f32c:	ldrb	r3, [r0, #-1]
   1f330:	cmp	r3, #10
   1f334:	beq	1f41c <ftello64@plt+0xc898>
   1f338:	mov	r3, #1
   1f33c:	cmp	r6, #0
   1f340:	str	r3, [r4, #8]
   1f344:	beq	1f538 <ftello64@plt+0xc9b4>
   1f348:	ldr	r1, [r4]
   1f34c:	mov	r0, #10
   1f350:	bl	124ac <_gpgrt_putc_overflow@plt>
   1f354:	mov	r3, #0
   1f358:	str	r3, [r4, #8]
   1f35c:	ldr	r1, [sp, #12]
   1f360:	mov	r0, sl
   1f364:	bl	1ef04 <ftello64@plt+0xc380>
   1f368:	ldr	r1, [r4]
   1f36c:	ldr	r0, [pc, #520]	; 1f57c <ftello64@plt+0xc9f8>
   1f370:	bl	12608 <gpgrt_fputs_unlocked@plt>
   1f374:	ldr	r9, [pc, #516]	; 1f580 <ftello64@plt+0xc9fc>
   1f378:	ldr	r1, [r4]
   1f37c:	ldr	fp, [pc, #504]	; 1f57c <ftello64@plt+0xc9f8>
   1f380:	ldr	r8, [pc, #508]	; 1f584 <ftello64@plt+0xca00>
   1f384:	ldr	r7, [pc, #508]	; 1f588 <ftello64@plt+0xca04>
   1f388:	mov	r5, #1
   1f38c:	str	r5, [r4, #8]
   1f390:	ldrb	r0, [r6], #1
   1f394:	cmp	r0, #0
   1f398:	beq	1f3f0 <ftello64@plt+0xc86c>
   1f39c:	cmp	r0, #92	; 0x5c
   1f3a0:	str	r5, [r4, #8]
   1f3a4:	beq	1f440 <ftello64@plt+0xc8bc>
   1f3a8:	cmp	r0, #13
   1f3ac:	beq	1f450 <ftello64@plt+0xc8cc>
   1f3b0:	cmp	r0, #10
   1f3b4:	beq	1f460 <ftello64@plt+0xc8dc>
   1f3b8:	ldrb	r3, [r1, #2]
   1f3bc:	tst	r3, #1
   1f3c0:	beq	1f434 <ftello64@plt+0xc8b0>
   1f3c4:	ldr	r3, [r1, #16]
   1f3c8:	ldr	r2, [r1, #8]
   1f3cc:	cmp	r3, r2
   1f3d0:	bcs	1f434 <ftello64@plt+0xc8b0>
   1f3d4:	ldr	r2, [r1, #4]
   1f3d8:	add	ip, r3, #1
   1f3dc:	str	ip, [r1, #16]
   1f3e0:	strb	r0, [r2, r3]
   1f3e4:	ldrb	r0, [r6], #1
   1f3e8:	cmp	r0, #0
   1f3ec:	bne	1f39c <ftello64@plt+0xc818>
   1f3f0:	ldr	r2, [r4, #8]
   1f3f4:	cmp	r2, #0
   1f3f8:	bne	1f49c <ftello64@plt+0xc918>
   1f3fc:	cmp	sl, #5
   1f400:	beq	1f528 <ftello64@plt+0xc9a4>
   1f404:	cmp	sl, #6
   1f408:	beq	1f548 <ftello64@plt+0xc9c4>
   1f40c:	mov	r0, r1
   1f410:	add	sp, sp, #20
   1f414:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f418:	b	12374 <gpgrt_funlockfile@plt>
   1f41c:	cmp	r6, #0
   1f420:	beq	1f508 <ftello64@plt+0xc984>
   1f424:	ldr	r3, [r4, #8]
   1f428:	cmp	r3, #0
   1f42c:	beq	1f35c <ftello64@plt+0xc7d8>
   1f430:	b	1f348 <ftello64@plt+0xc7c4>
   1f434:	bl	124ac <_gpgrt_putc_overflow@plt>
   1f438:	ldr	r1, [r4]
   1f43c:	b	1f390 <ftello64@plt+0xc80c>
   1f440:	mov	r0, r7
   1f444:	bl	12608 <gpgrt_fputs_unlocked@plt>
   1f448:	ldr	r1, [r4]
   1f44c:	b	1f390 <ftello64@plt+0xc80c>
   1f450:	mov	r0, r8
   1f454:	bl	12608 <gpgrt_fputs_unlocked@plt>
   1f458:	ldr	r1, [r4]
   1f45c:	b	1f390 <ftello64@plt+0xc80c>
   1f460:	mov	r0, r9
   1f464:	bl	12608 <gpgrt_fputs_unlocked@plt>
   1f468:	ldrb	r3, [r6]
   1f46c:	cmp	r3, #0
   1f470:	streq	r3, [r4, #8]
   1f474:	ldreq	r1, [r4]
   1f478:	beq	1f390 <ftello64@plt+0xc80c>
   1f47c:	ldr	r1, [sp, #12]
   1f480:	mov	r0, sl
   1f484:	bl	1ef04 <ftello64@plt+0xc380>
   1f488:	ldr	r1, [r4]
   1f48c:	mov	r0, fp
   1f490:	bl	12608 <gpgrt_fputs_unlocked@plt>
   1f494:	ldr	r1, [r4]
   1f498:	b	1f390 <ftello64@plt+0xc80c>
   1f49c:	str	r0, [sp, #12]
   1f4a0:	mov	r0, #10
   1f4a4:	bl	124ac <_gpgrt_putc_overflow@plt>
   1f4a8:	ldr	r3, [sp, #12]
   1f4ac:	ldr	r1, [r4]
   1f4b0:	str	r3, [r4, #8]
   1f4b4:	b	1f3fc <ftello64@plt+0xc878>
   1f4b8:	mov	r2, fp
   1f4bc:	mov	r0, r9
   1f4c0:	mov	r1, r8
   1f4c4:	bl	123f8 <gpgrt_vfprintf_unlocked@plt>
   1f4c8:	b	1f314 <ftello64@plt+0xc790>
   1f4cc:	ldr	r0, [pc, #184]	; 1f58c <ftello64@plt+0xca08>
   1f4d0:	mvn	r1, #0
   1f4d4:	bl	1ecd4 <ftello64@plt+0xc150>
   1f4d8:	ldr	r0, [r4]
   1f4dc:	cmp	r0, #0
   1f4e0:	bne	1f23c <ftello64@plt+0xc6b8>
   1f4e4:	ldr	r3, [pc, #164]	; 1f590 <ftello64@plt+0xca0c>
   1f4e8:	ldr	r2, [pc, #164]	; 1f594 <ftello64@plt+0xca10>
   1f4ec:	ldr	r1, [pc, #164]	; 1f598 <ftello64@plt+0xca14>
   1f4f0:	ldr	r0, [pc, #164]	; 1f59c <ftello64@plt+0xca18>
   1f4f4:	bl	12b78 <__assert_fail@plt>
   1f4f8:	ldr	r1, [r4]
   1f4fc:	mov	r0, #10
   1f500:	bl	124ac <_gpgrt_putc_overflow@plt>
   1f504:	b	1f250 <ftello64@plt+0xc6cc>
   1f508:	cmp	sl, #5
   1f50c:	ldr	r1, [r4]
   1f510:	bne	1f404 <ftello64@plt+0xc880>
   1f514:	ldr	r3, [r4, #8]
   1f518:	cmp	r3, #0
   1f51c:	beq	1f528 <ftello64@plt+0xc9a4>
   1f520:	mov	r0, #10
   1f524:	bl	124ac <_gpgrt_putc_overflow@plt>
   1f528:	ldr	r0, [r4]
   1f52c:	bl	12374 <gpgrt_funlockfile@plt>
   1f530:	mov	r0, #2
   1f534:	bl	127b8 <exit@plt>
   1f538:	cmp	sl, #5
   1f53c:	ldr	r1, [r4]
   1f540:	bne	1f404 <ftello64@plt+0xc880>
   1f544:	b	1f520 <ftello64@plt+0xc99c>
   1f548:	ldr	r3, [r4, #8]
   1f54c:	cmp	r3, #0
   1f550:	bne	1f560 <ftello64@plt+0xc9dc>
   1f554:	ldr	r0, [r4]
   1f558:	bl	12374 <gpgrt_funlockfile@plt>
   1f55c:	bl	12b24 <abort@plt>
   1f560:	mov	r0, #10
   1f564:	bl	124ac <_gpgrt_putc_overflow@plt>
   1f568:	b	1f554 <ftello64@plt+0xc9d0>
   1f56c:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1f570:	andeq	fp, r2, ip, ror #21
   1f574:	andeq	pc, r3, ip, ror #2
   1f578:	andeq	ip, r2, r0, asr r2
   1f57c:	andeq	ip, r2, r8, asr r2
   1f580:	andeq	ip, r2, r4, ror #4
   1f584:	andeq	ip, r2, r0, ror #4
   1f588:	andeq	ip, r2, ip, asr r2
   1f58c:	andeq	sl, r2, r4, lsr #23
   1f590:	andeq	ip, r2, r0, lsl #3
   1f594:	strdeq	r0, [r0], -r1
   1f598:	andeq	ip, r2, ip, lsr #4
   1f59c:	andeq	ip, r2, r4, asr #4
   1f5a0:	push	{r1, r2, r3}
   1f5a4:	mov	r3, #0
   1f5a8:	push	{r4, lr}
   1f5ac:	sub	sp, sp, #20
   1f5b0:	ldr	r4, [pc, #68]	; 1f5fc <ftello64@plt+0xca78>
   1f5b4:	ldr	r2, [sp, #28]
   1f5b8:	add	ip, sp, #32
   1f5bc:	ldr	r1, [r4]
   1f5c0:	stm	sp, {r2, ip}
   1f5c4:	str	r1, [sp, #12]
   1f5c8:	mov	r2, r3
   1f5cc:	mov	r1, #1
   1f5d0:	str	ip, [sp, #8]
   1f5d4:	bl	1f1f0 <ftello64@plt+0xc66c>
   1f5d8:	ldr	r2, [sp, #12]
   1f5dc:	ldr	r3, [r4]
   1f5e0:	cmp	r2, r3
   1f5e4:	bne	1f5f8 <ftello64@plt+0xca74>
   1f5e8:	add	sp, sp, #20
   1f5ec:	pop	{r4, lr}
   1f5f0:	add	sp, sp, #12
   1f5f4:	bx	lr
   1f5f8:	bl	12590 <__stack_chk_fail@plt>
   1f5fc:	andeq	lr, r3, r0, lsl fp
   1f600:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f604:	mov	r4, r0
   1f608:	ldr	r8, [pc, #1564]	; 1fc2c <ftello64@plt+0xd0a8>
   1f60c:	ldr	r0, [r0, #8]
   1f610:	sub	sp, sp, #180	; 0xb4
   1f614:	ldr	r3, [r8]
   1f618:	cmp	r0, #0
   1f61c:	mov	r7, r1
   1f620:	mov	r9, r2
   1f624:	str	r3, [sp, #172]	; 0xac
   1f628:	ldr	r6, [r4]
   1f62c:	beq	1f7e8 <ftello64@plt+0xcc64>
   1f630:	cmn	r6, #1
   1f634:	beq	1f738 <ftello64@plt+0xcbb4>
   1f638:	ldr	sl, [pc, #1520]	; 1fc30 <ftello64@plt+0xd0ac>
   1f63c:	str	r6, [sl]
   1f640:	cmp	r9, #0
   1f644:	beq	1f71c <ftello64@plt+0xcb98>
   1f648:	mov	r5, r9
   1f64c:	b	1f65c <ftello64@plt+0xcad8>
   1f650:	subs	r5, r5, r0
   1f654:	add	r7, r7, r0
   1f658:	beq	1f71c <ftello64@plt+0xcb98>
   1f65c:	mov	r2, r5
   1f660:	mov	r1, r7
   1f664:	mov	r0, r6
   1f668:	bl	128d8 <write@plt>
   1f66c:	cmp	r0, #0
   1f670:	bge	1f650 <ftello64@plt+0xcacc>
   1f674:	bl	12848 <__errno_location@plt>
   1f678:	ldr	r3, [r0]
   1f67c:	cmp	r3, #4
   1f680:	beq	1f65c <ftello64@plt+0xcad8>
   1f684:	ldr	r5, [pc, #1448]	; 1fc34 <ftello64@plt+0xd0b0>
   1f688:	ldr	r3, [r5, #112]	; 0x70
   1f68c:	cmp	r3, #0
   1f690:	bne	1f6f4 <ftello64@plt+0xcb70>
   1f694:	ldr	r3, [r4]
   1f698:	cmn	r3, #1
   1f69c:	beq	1f71c <ftello64@plt+0xcb98>
   1f6a0:	mov	r0, #2
   1f6a4:	bl	12794 <_gpgrt_get_std_stream@plt>
   1f6a8:	bl	12b3c <gpgrt_fileno@plt>
   1f6ac:	bl	12af4 <isatty@plt>
   1f6b0:	cmp	r0, #0
   1f6b4:	beq	1f6f4 <ftello64@plt+0xcb70>
   1f6b8:	bl	12848 <__errno_location@plt>
   1f6bc:	ldrb	r3, [r4, #16]
   1f6c0:	cmp	r3, #0
   1f6c4:	mov	r5, r0
   1f6c8:	mov	r0, #2
   1f6cc:	beq	1f8f8 <ftello64@plt+0xcd74>
   1f6d0:	bl	12794 <_gpgrt_get_std_stream@plt>
   1f6d4:	mov	r6, r0
   1f6d8:	ldr	r0, [r5]
   1f6dc:	bl	1271c <strerror@plt>
   1f6e0:	add	r2, r4, #16
   1f6e4:	ldr	r1, [pc, #1356]	; 1fc38 <ftello64@plt+0xd0b4>
   1f6e8:	mov	r3, r0
   1f6ec:	mov	r0, r6
   1f6f0:	bl	12aa0 <gpgrt_fprintf@plt>
   1f6f4:	ldr	r3, [r4, #12]
   1f6f8:	cmp	r3, #0
   1f6fc:	beq	1f71c <ftello64@plt+0xcb98>
   1f700:	ldr	r0, [r4]
   1f704:	cmn	r0, #1
   1f708:	beq	1f71c <ftello64@plt+0xcb98>
   1f70c:	bl	12b48 <close@plt>
   1f710:	mvn	r3, #0
   1f714:	str	r3, [r4]
   1f718:	str	r3, [sl]
   1f71c:	ldr	r2, [sp, #172]	; 0xac
   1f720:	ldr	r3, [r8]
   1f724:	mov	r0, r9
   1f728:	cmp	r2, r3
   1f72c:	bne	1fc0c <ftello64@plt+0xd088>
   1f730:	add	sp, sp, #180	; 0xb4
   1f734:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f738:	mov	r3, #0
   1f73c:	add	r6, r4, #16
   1f740:	mov	r0, r6
   1f744:	str	r3, [r4, #12]
   1f748:	mov	r2, #6
   1f74c:	ldr	r1, [pc, #1256]	; 1fc3c <ftello64@plt+0xd0b8>
   1f750:	bl	12b18 <strncmp@plt>
   1f754:	cmp	r0, #0
   1f758:	bne	1f768 <ftello64@plt+0xcbe4>
   1f75c:	ldrb	r3, [r4, #22]
   1f760:	cmp	r3, #0
   1f764:	bne	1f7fc <ftello64@plt+0xcc78>
   1f768:	mov	r2, #9
   1f76c:	ldr	r1, [pc, #1228]	; 1fc40 <ftello64@plt+0xd0bc>
   1f770:	mov	r0, r6
   1f774:	bl	12b18 <strncmp@plt>
   1f778:	mov	sl, #1
   1f77c:	strh	sl, [sp, #60]	; 0x3c
   1f780:	cmp	r0, #0
   1f784:	addeq	r5, r4, #25
   1f788:	movne	r5, r6
   1f78c:	ldrb	fp, [r5]
   1f790:	cmp	fp, #0
   1f794:	beq	1fa14 <ftello64@plt+0xce90>
   1f798:	mov	r0, r5
   1f79c:	bl	127dc <strlen@plt>
   1f7a0:	cmp	r0, #106	; 0x6a
   1f7a4:	bls	1f964 <ftello64@plt+0xcde0>
   1f7a8:	ldr	r5, [pc, #1156]	; 1fc34 <ftello64@plt+0xd0b0>
   1f7ac:	mvn	r3, #0
   1f7b0:	str	r3, [r4]
   1f7b4:	ldr	r3, [r4, #4]
   1f7b8:	ldr	r2, [r5, #112]	; 0x70
   1f7bc:	cmp	r3, #0
   1f7c0:	bne	1fac0 <ftello64@plt+0xcf3c>
   1f7c4:	cmp	r2, #0
   1f7c8:	beq	1fad0 <ftello64@plt+0xcf4c>
   1f7cc:	ldr	r6, [r4]
   1f7d0:	cmn	r6, #1
   1f7d4:	beq	1fb14 <ftello64@plt+0xcf90>
   1f7d8:	mov	r2, #0
   1f7dc:	mov	r3, #1
   1f7e0:	str	r2, [r4, #4]
   1f7e4:	str	r3, [r4, #12]
   1f7e8:	ldr	sl, [pc, #1088]	; 1fc30 <ftello64@plt+0xd0ac>
   1f7ec:	cmn	r6, #1
   1f7f0:	str	r6, [sl]
   1f7f4:	beq	1f684 <ftello64@plt+0xcb00>
   1f7f8:	b	1f640 <ftello64@plt+0xcabc>
   1f7fc:	add	r5, r4, #22
   1f800:	mov	r0, r5
   1f804:	bl	127dc <strlen@plt>
   1f808:	add	r0, r0, #1
   1f80c:	bl	1238c <gcry_malloc@plt>
   1f810:	subs	sl, r0, #0
   1f814:	beq	1fab4 <ftello64@plt+0xcf30>
   1f818:	ldrb	r3, [r4, #22]
   1f81c:	cmp	r3, #91	; 0x5b
   1f820:	beq	1f924 <ftello64@plt+0xcda0>
   1f824:	mov	r1, r5
   1f828:	bl	12674 <strcpy@plt>
   1f82c:	mov	r1, #58	; 0x3a
   1f830:	mov	r0, sl
   1f834:	bl	127f4 <strchr@plt>
   1f838:	cmp	r0, #0
   1f83c:	beq	1f94c <ftello64@plt+0xcdc8>
   1f840:	ldrb	r3, [r0, #1]
   1f844:	add	ip, r0, #1
   1f848:	sub	r3, r3, #48	; 0x30
   1f84c:	uxtb	r2, r3
   1f850:	cmp	r2, #9
   1f854:	bhi	1f94c <ftello64@plt+0xcdc8>
   1f858:	ldr	r5, [pc, #996]	; 1fc44 <ftello64@plt+0xd0c0>
   1f85c:	b	1f870 <ftello64@plt+0xccec>
   1f860:	add	r3, r3, r3, lsl #2
   1f864:	add	r3, r2, r3, lsl #1
   1f868:	cmp	r3, r5
   1f86c:	bhi	1f94c <ftello64@plt+0xcdc8>
   1f870:	ldrb	r1, [ip, #1]!
   1f874:	sub	r2, r1, #48	; 0x30
   1f878:	uxtb	lr, r2
   1f87c:	cmp	lr, #9
   1f880:	bls	1f860 <ftello64@plt+0xccdc>
   1f884:	adds	r2, r1, #0
   1f888:	movne	r2, #1
   1f88c:	cmp	r3, #0
   1f890:	moveq	r2, #1
   1f894:	cmp	r2, #0
   1f898:	bne	1f94c <ftello64@plt+0xcdc8>
   1f89c:	rev16	r3, r3
   1f8a0:	mov	r1, #2
   1f8a4:	strh	r3, [sp, #18]
   1f8a8:	strb	r2, [r0]
   1f8ac:	str	r2, [sp, #20]
   1f8b0:	str	r2, [sp, #24]
   1f8b4:	str	r2, [sp, #28]
   1f8b8:	mov	r3, r1
   1f8bc:	add	r2, sp, #20
   1f8c0:	add	r5, sp, #16
   1f8c4:	mov	fp, #16
   1f8c8:	strh	r1, [sp, #16]
   1f8cc:	mov	r0, r3
   1f8d0:	mov	r1, sl
   1f8d4:	str	r3, [sp, #12]
   1f8d8:	bl	124dc <inet_pton@plt>
   1f8dc:	ldr	r3, [sp, #12]
   1f8e0:	cmp	r0, #1
   1f8e4:	beq	1fc10 <ftello64@plt+0xd08c>
   1f8e8:	mov	r0, sl
   1f8ec:	bl	12530 <gcry_free@plt>
   1f8f0:	ldr	r5, [pc, #828]	; 1fc34 <ftello64@plt+0xd0b0>
   1f8f4:	b	1f7ac <ftello64@plt+0xcc28>
   1f8f8:	bl	12794 <_gpgrt_get_std_stream@plt>
   1f8fc:	ldr	r7, [r4]
   1f900:	mov	r6, r0
   1f904:	ldr	r0, [r5]
   1f908:	bl	1271c <strerror@plt>
   1f90c:	mov	r2, r7
   1f910:	ldr	r1, [pc, #816]	; 1fc48 <ftello64@plt+0xd0c4>
   1f914:	mov	r3, r0
   1f918:	mov	r0, r6
   1f91c:	bl	12aa0 <gpgrt_fprintf@plt>
   1f920:	b	1f6f4 <ftello64@plt+0xcb70>
   1f924:	add	r1, r4, #23
   1f928:	bl	12674 <strcpy@plt>
   1f92c:	mov	r1, #93	; 0x5d
   1f930:	mov	r0, sl
   1f934:	bl	127f4 <strchr@plt>
   1f938:	cmp	r0, #0
   1f93c:	beq	1f94c <ftello64@plt+0xcdc8>
   1f940:	ldrb	r3, [r0, #1]
   1f944:	cmp	r3, #58	; 0x3a
   1f948:	beq	1fb20 <ftello64@plt+0xcf9c>
   1f94c:	mov	r0, #22
   1f950:	bl	129d4 <gpg_err_set_errno@plt>
   1f954:	mov	r0, sl
   1f958:	bl	12530 <gcry_free@plt>
   1f95c:	ldr	r5, [pc, #720]	; 1fc34 <ftello64@plt+0xd0b0>
   1f960:	b	1f7ac <ftello64@plt+0xcc28>
   1f964:	mov	r1, r5
   1f968:	mov	r2, #107	; 0x6b
   1f96c:	add	r0, sp, #62	; 0x3e
   1f970:	bl	1289c <strncpy@plt>
   1f974:	mov	r3, #0
   1f978:	add	r0, sp, #62	; 0x3e
   1f97c:	strb	r3, [sp, #169]	; 0xa9
   1f980:	bl	127dc <strlen@plt>
   1f984:	mov	r3, sl
   1f988:	ldr	sl, [pc, #700]	; 1fc4c <ftello64@plt+0xd0c8>
   1f98c:	add	r5, sp, #60	; 0x3c
   1f990:	add	fp, r0, #2
   1f994:	mov	r0, r3
   1f998:	mov	r2, #0
   1f99c:	mov	r1, #1
   1f9a0:	bl	12a88 <socket@plt>
   1f9a4:	cmn	r0, #1
   1f9a8:	str	r0, [r4]
   1f9ac:	ldreq	r5, [pc, #640]	; 1fc34 <ftello64@plt+0xd0b0>
   1f9b0:	beq	1f7b4 <ftello64@plt+0xcc30>
   1f9b4:	mov	r2, fp
   1f9b8:	mov	r1, r5
   1f9bc:	bl	12b6c <connect@plt>
   1f9c0:	cmn	r0, #1
   1f9c4:	beq	1fa88 <ftello64@plt+0xcf04>
   1f9c8:	ldr	r6, [r4]
   1f9cc:	cmn	r6, #1
   1f9d0:	bne	1f7d8 <ftello64@plt+0xcc54>
   1f9d4:	ldr	r5, [pc, #600]	; 1fc34 <ftello64@plt+0xd0b0>
   1f9d8:	ldr	r3, [r5, #112]	; 0x70
   1f9dc:	cmp	r3, #0
   1f9e0:	bne	1fac8 <ftello64@plt+0xcf44>
   1f9e4:	ldr	r3, [r4, #4]
   1f9e8:	cmp	r3, #0
   1f9ec:	moveq	r3, #1
   1f9f0:	streq	r3, [r4, #4]
   1f9f4:	ldr	r3, [r5, #112]	; 0x70
   1f9f8:	ldr	sl, [pc, #560]	; 1fc30 <ftello64@plt+0xd0ac>
   1f9fc:	cmp	r3, #0
   1fa00:	mvn	r3, #0
   1fa04:	str	r3, [sl]
   1fa08:	str	r3, [r4]
   1fa0c:	bne	1f6f4 <ftello64@plt+0xcb70>
   1fa10:	b	1f71c <ftello64@plt+0xcb98>
   1fa14:	ldr	r5, [pc, #536]	; 1fc34 <ftello64@plt+0xd0b0>
   1fa18:	ldr	r3, [r5, #108]	; 0x6c
   1fa1c:	blx	r3
   1fa20:	subs	r1, r0, #0
   1fa24:	ldrb	r3, [r1]
   1fa28:	beq	1fc28 <ftello64@plt+0xd0a4>
   1fa2c:	cmp	r3, #0
   1fa30:	str	r1, [sp, #12]
   1fa34:	beq	1f7ac <ftello64@plt+0xcc28>
   1fa38:	bl	127dc <strlen@plt>
   1fa3c:	ldr	r1, [sp, #12]
   1fa40:	add	r0, r0, #7
   1fa44:	cmp	r0, #106	; 0x6a
   1fa48:	bhi	1f7ac <ftello64@plt+0xcc28>
   1fa4c:	mov	r2, #107	; 0x6b
   1fa50:	add	r0, sp, #62	; 0x3e
   1fa54:	bl	1289c <strncpy@plt>
   1fa58:	mov	r2, #108	; 0x6c
   1fa5c:	ldr	r1, [pc, #492]	; 1fc50 <ftello64@plt+0xd0cc>
   1fa60:	add	r0, sp, #62	; 0x3e
   1fa64:	bl	12854 <__strcat_chk@plt>
   1fa68:	add	r0, sp, #62	; 0x3e
   1fa6c:	strb	fp, [sp, #169]	; 0xa9
   1fa70:	bl	127dc <strlen@plt>
   1fa74:	add	r5, sp, #60	; 0x3c
   1fa78:	mov	r3, sl
   1fa7c:	add	sl, sp, #62	; 0x3e
   1fa80:	add	fp, r0, #2
   1fa84:	b	1f994 <ftello64@plt+0xce10>
   1fa88:	ldr	r5, [pc, #420]	; 1fc34 <ftello64@plt+0xd0b0>
   1fa8c:	ldr	r2, [r4, #4]
   1fa90:	ldr	r3, [r5, #112]	; 0x70
   1fa94:	orrs	r3, r2, r3
   1fa98:	beq	1fbc0 <ftello64@plt+0xd03c>
   1fa9c:	ldr	r0, [r4]
   1faa0:	bl	12b48 <close@plt>
   1faa4:	mvn	r3, #0
   1faa8:	str	r3, [r4]
   1faac:	ldr	r3, [r5, #112]	; 0x70
   1fab0:	b	1f9dc <ftello64@plt+0xce58>
   1fab4:	bl	12530 <gcry_free@plt>
   1fab8:	ldr	r5, [pc, #372]	; 1fc34 <ftello64@plt+0xd0b0>
   1fabc:	b	1f7ac <ftello64@plt+0xcc28>
   1fac0:	cmp	r2, #0
   1fac4:	beq	1f9f4 <ftello64@plt+0xce70>
   1fac8:	ldr	r6, [r4]
   1facc:	b	1f7e8 <ftello64@plt+0xcc64>
   1fad0:	mov	r0, #2
   1fad4:	bl	12794 <_gpgrt_get_std_stream@plt>
   1fad8:	bl	12b3c <gpgrt_fileno@plt>
   1fadc:	bl	12af4 <isatty@plt>
   1fae0:	cmp	r0, #0
   1fae4:	beq	1f9c8 <ftello64@plt+0xce44>
   1fae8:	mov	r0, #2
   1faec:	bl	12794 <_gpgrt_get_std_stream@plt>
   1faf0:	mov	r5, r0
   1faf4:	bl	12848 <__errno_location@plt>
   1faf8:	ldr	r0, [r0]
   1fafc:	bl	1271c <strerror@plt>
   1fb00:	ldr	r1, [pc, #332]	; 1fc54 <ftello64@plt+0xd0d0>
   1fb04:	mov	r2, r0
   1fb08:	mov	r0, r5
   1fb0c:	bl	12aa0 <gpgrt_fprintf@plt>
   1fb10:	b	1f9c8 <ftello64@plt+0xce44>
   1fb14:	ldr	sl, [pc, #276]	; 1fc30 <ftello64@plt+0xd0ac>
   1fb18:	str	r6, [sl]
   1fb1c:	b	1f688 <ftello64@plt+0xcb04>
   1fb20:	ldrb	r3, [r0, #2]
   1fb24:	add	lr, r0, #2
   1fb28:	sub	r3, r3, #48	; 0x30
   1fb2c:	uxtb	r2, r3
   1fb30:	cmp	r2, #9
   1fb34:	bhi	1f94c <ftello64@plt+0xcdc8>
   1fb38:	ldr	r5, [pc, #260]	; 1fc44 <ftello64@plt+0xd0c0>
   1fb3c:	b	1fb50 <ftello64@plt+0xcfcc>
   1fb40:	add	r3, r3, r3, lsl #2
   1fb44:	add	r3, r2, r3, lsl #1
   1fb48:	cmp	r3, r5
   1fb4c:	bhi	1f94c <ftello64@plt+0xcdc8>
   1fb50:	ldrb	r1, [lr, #1]!
   1fb54:	sub	r2, r1, #48	; 0x30
   1fb58:	uxtb	ip, r2
   1fb5c:	cmp	ip, #9
   1fb60:	bls	1fb40 <ftello64@plt+0xcfbc>
   1fb64:	cmp	r1, #0
   1fb68:	clz	r2, r3
   1fb6c:	lsr	r2, r2, #5
   1fb70:	moveq	r1, r2
   1fb74:	movne	r1, #1
   1fb78:	cmp	r1, #0
   1fb7c:	bne	1f94c <ftello64@plt+0xcdc8>
   1fb80:	mov	r2, #10
   1fb84:	rev16	r3, r3
   1fb88:	strh	r3, [sp, #34]	; 0x22
   1fb8c:	strh	r2, [sp, #32]
   1fb90:	mov	r3, r2
   1fb94:	strb	r1, [r0]
   1fb98:	str	r1, [sp, #36]	; 0x24
   1fb9c:	str	r1, [sp, #40]	; 0x28
   1fba0:	str	r1, [sp, #44]	; 0x2c
   1fba4:	str	r1, [sp, #48]	; 0x30
   1fba8:	str	r1, [sp, #52]	; 0x34
   1fbac:	str	r1, [sp, #56]	; 0x38
   1fbb0:	add	r5, sp, #32
   1fbb4:	add	r2, sp, #40	; 0x28
   1fbb8:	mov	fp, #28
   1fbbc:	b	1f8cc <ftello64@plt+0xcd48>
   1fbc0:	mov	r0, #2
   1fbc4:	bl	12794 <_gpgrt_get_std_stream@plt>
   1fbc8:	bl	12b3c <gpgrt_fileno@plt>
   1fbcc:	bl	12af4 <isatty@plt>
   1fbd0:	cmp	r0, #0
   1fbd4:	beq	1fa9c <ftello64@plt+0xcf18>
   1fbd8:	mov	r0, #2
   1fbdc:	bl	12794 <_gpgrt_get_std_stream@plt>
   1fbe0:	mov	fp, r0
   1fbe4:	bl	12848 <__errno_location@plt>
   1fbe8:	ldr	r0, [r0]
   1fbec:	bl	1271c <strerror@plt>
   1fbf0:	mov	r3, sl
   1fbf4:	mov	r2, r6
   1fbf8:	ldr	r1, [pc, #88]	; 1fc58 <ftello64@plt+0xd0d4>
   1fbfc:	str	r0, [sp]
   1fc00:	mov	r0, fp
   1fc04:	bl	12aa0 <gpgrt_fprintf@plt>
   1fc08:	b	1fa9c <ftello64@plt+0xcf18>
   1fc0c:	bl	12590 <__stack_chk_fail@plt>
   1fc10:	mov	r0, sl
   1fc14:	str	r3, [sp, #12]
   1fc18:	ldr	sl, [pc, #44]	; 1fc4c <ftello64@plt+0xd0c8>
   1fc1c:	bl	12530 <gcry_free@plt>
   1fc20:	ldr	r3, [sp, #12]
   1fc24:	b	1f994 <ftello64@plt+0xce10>
   1fc28:	udf	#0
   1fc2c:	andeq	lr, r3, r0, lsl fp
   1fc30:	andeq	pc, r3, r8, lsr #2
   1fc34:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1fc38:			; <UNDEFINED> instruction: 0x0002c2bc
   1fc3c:	muleq	r2, r8, r1
   1fc40:	andeq	ip, r2, r4, lsr #3
   1fc44:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1fc48:	ldrdeq	ip, [r2], -r8
   1fc4c:	andeq	fp, r2, ip, ror #21
   1fc50:	andeq	ip, r2, r8, ror #4
   1fc54:	andeq	ip, r2, r0, ror r2
   1fc58:	muleq	r2, ip, r2
   1fc5c:	ldr	r3, [pc, #16]	; 1fc74 <ftello64@plt+0xd0f0>
   1fc60:	cmp	r0, #0
   1fc64:	movne	r2, #0
   1fc68:	ldr	r0, [r3, #116]	; 0x74
   1fc6c:	strne	r2, [r3, #116]	; 0x74
   1fc70:	bx	lr
   1fc74:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1fc78:	ldr	r2, [pc, #12]	; 1fc8c <ftello64@plt+0xd108>
   1fc7c:	ldr	r3, [r2, #116]	; 0x74
   1fc80:	add	r3, r3, #1
   1fc84:	str	r3, [r2, #116]	; 0x74
   1fc88:	bx	lr
   1fc8c:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1fc90:	ldr	r3, [pc, #12]	; 1fca4 <ftello64@plt+0xd120>
   1fc94:	cmp	r0, #0
   1fc98:	mvn	r1, #0
   1fc9c:	moveq	r0, r3
   1fca0:	b	1ecd4 <ftello64@plt+0xc150>
   1fca4:	andeq	sl, r2, r4, lsr #23
   1fca8:	ldr	r3, [pc, #4]	; 1fcb4 <ftello64@plt+0xd130>
   1fcac:	str	r0, [r3, #108]	; 0x6c
   1fcb0:	bx	lr
   1fcb4:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1fcb8:	ldr	r3, [pc, #4]	; 1fcc4 <ftello64@plt+0xd140>
   1fcbc:	str	r0, [r3, #104]	; 0x68
   1fcc0:	bx	lr
   1fcc4:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1fcc8:	cmp	r0, #0
   1fccc:	push	{r4, r5, r6, lr}
   1fcd0:	mov	r4, r1
   1fcd4:	ldr	r5, [pc, #60]	; 1fd18 <ftello64@plt+0xd194>
   1fcd8:	beq	1fcf4 <ftello64@plt+0xd170>
   1fcdc:	mov	r1, r0
   1fce0:	mov	r2, #79	; 0x4f
   1fce4:	add	r0, r5, #20
   1fce8:	bl	1289c <strncpy@plt>
   1fcec:	mov	r3, #0
   1fcf0:	strb	r3, [r5, #99]	; 0x63
   1fcf4:	and	r1, r4, #1
   1fcf8:	and	r2, r4, #2
   1fcfc:	and	r3, r4, #4
   1fd00:	and	r4, r4, #256	; 0x100
   1fd04:	str	r1, [r5, #16]
   1fd08:	str	r2, [r5, #12]
   1fd0c:	str	r3, [r5, #100]	; 0x64
   1fd10:	str	r4, [r5, #112]	; 0x70
   1fd14:	pop	{r4, r5, r6, pc}
   1fd18:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1fd1c:	cmp	r0, #0
   1fd20:	beq	1fd70 <ftello64@plt+0xd1ec>
   1fd24:	ldr	r2, [pc, #76]	; 1fd78 <ftello64@plt+0xd1f4>
   1fd28:	ldr	r3, [r2, #16]
   1fd2c:	ldr	r1, [r2, #12]
   1fd30:	adds	r3, r3, #0
   1fd34:	movne	r3, #1
   1fd38:	cmp	r1, #0
   1fd3c:	str	r3, [r0]
   1fd40:	orrne	r3, r3, #2
   1fd44:	strne	r3, [r0]
   1fd48:	ldr	r3, [r2, #100]	; 0x64
   1fd4c:	cmp	r3, #0
   1fd50:	ldrne	r3, [r0]
   1fd54:	orrne	r3, r3, #4
   1fd58:	strne	r3, [r0]
   1fd5c:	ldr	r3, [r2, #112]	; 0x70
   1fd60:	cmp	r3, #0
   1fd64:	ldrne	r3, [r0]
   1fd68:	orrne	r3, r3, #256	; 0x100
   1fd6c:	strne	r3, [r0]
   1fd70:	ldr	r0, [pc, #4]	; 1fd7c <ftello64@plt+0xd1f8>
   1fd74:	bx	lr
   1fd78:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1fd7c:	andeq	pc, r3, ip, ror #2
   1fd80:	ldr	r3, [pc, #88]	; 1fde0 <ftello64@plt+0xd25c>
   1fd84:	push	{r4, lr}
   1fd88:	mov	r4, r0
   1fd8c:	ldr	r0, [r3]
   1fd90:	cmp	r0, #0
   1fd94:	beq	1fdb8 <ftello64@plt+0xd234>
   1fd98:	bl	12b3c <gpgrt_fileno@plt>
   1fd9c:	cmn	r0, #1
   1fda0:	sub	r3, r0, r4
   1fda4:	clz	r3, r3
   1fda8:	lsr	r3, r3, #5
   1fdac:	moveq	r3, #0
   1fdb0:	cmp	r3, #0
   1fdb4:	bne	1fdd8 <ftello64@plt+0xd254>
   1fdb8:	ldr	r3, [pc, #36]	; 1fde4 <ftello64@plt+0xd260>
   1fdbc:	ldr	r3, [r3]
   1fdc0:	cmn	r3, #1
   1fdc4:	sub	r0, r3, r4
   1fdc8:	clz	r0, r0
   1fdcc:	lsr	r0, r0, #5
   1fdd0:	moveq	r0, #0
   1fdd4:	pop	{r4, pc}
   1fdd8:	mov	r0, #1
   1fddc:	pop	{r4, pc}
   1fde0:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1fde4:	andeq	pc, r3, r8, lsr #2
   1fde8:	ldr	r3, [pc, #20]	; 1fe04 <ftello64@plt+0xd280>
   1fdec:	ldr	r0, [r3]
   1fdf0:	cmp	r0, #0
   1fdf4:	beq	1fdfc <ftello64@plt+0xd278>
   1fdf8:	b	12b3c <gpgrt_fileno@plt>
   1fdfc:	mvn	r0, #0
   1fe00:	bx	lr
   1fe04:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1fe08:	push	{r4, lr}
   1fe0c:	ldr	r4, [pc, #52]	; 1fe48 <ftello64@plt+0xd2c4>
   1fe10:	ldr	r0, [r4]
   1fe14:	cmp	r0, #0
   1fe18:	popne	{r4, pc}
   1fe1c:	ldr	r0, [pc, #40]	; 1fe4c <ftello64@plt+0xd2c8>
   1fe20:	mvn	r1, #0
   1fe24:	bl	1ecd4 <ftello64@plt+0xc150>
   1fe28:	ldr	r0, [r4]
   1fe2c:	cmp	r0, #0
   1fe30:	popne	{r4, pc}
   1fe34:	ldr	r3, [pc, #20]	; 1fe50 <ftello64@plt+0xd2cc>
   1fe38:	mov	r2, #672	; 0x2a0
   1fe3c:	ldr	r1, [pc, #16]	; 1fe54 <ftello64@plt+0xd2d0>
   1fe40:	ldr	r0, [pc, #16]	; 1fe58 <ftello64@plt+0xd2d4>
   1fe44:	bl	12b78 <__assert_fail@plt>
   1fe48:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1fe4c:	andeq	sl, r2, r4, lsr #23
   1fe50:	andeq	ip, r2, r8, lsl #3
   1fe54:	andeq	ip, r2, ip, lsr #4
   1fe58:	andeq	ip, r2, r4, asr #4
   1fe5c:	push	{r1, r2, r3}
   1fe60:	mov	r3, #0
   1fe64:	push	{r4, lr}
   1fe68:	sub	sp, sp, #20
   1fe6c:	ldr	r4, [pc, #68]	; 1feb8 <ftello64@plt+0xd334>
   1fe70:	ldr	r2, [sp, #28]
   1fe74:	add	ip, sp, #32
   1fe78:	ldr	r1, [r4]
   1fe7c:	stm	sp, {r2, ip}
   1fe80:	str	r1, [sp, #12]
   1fe84:	mov	r2, r3
   1fe88:	mov	r1, r3
   1fe8c:	str	ip, [sp, #8]
   1fe90:	bl	1f1f0 <ftello64@plt+0xc66c>
   1fe94:	ldr	r2, [sp, #12]
   1fe98:	ldr	r3, [r4]
   1fe9c:	cmp	r2, r3
   1fea0:	bne	1feb4 <ftello64@plt+0xd330>
   1fea4:	add	sp, sp, #20
   1fea8:	pop	{r4, lr}
   1feac:	add	sp, sp, #12
   1feb0:	bx	lr
   1feb4:	bl	12590 <__stack_chk_fail@plt>
   1feb8:	andeq	lr, r3, r0, lsl fp
   1febc:	push	{lr}		; (str lr, [sp, #-4]!)
   1fec0:	sub	sp, sp, #12
   1fec4:	mov	r3, #0
   1fec8:	stm	sp, {r1, r2}
   1fecc:	mov	r2, r3
   1fed0:	mov	r1, r3
   1fed4:	bl	1f1f0 <ftello64@plt+0xc66c>
   1fed8:	add	sp, sp, #12
   1fedc:	pop	{pc}		; (ldr pc, [sp], #4)
   1fee0:	push	{lr}		; (str lr, [sp, #-4]!)
   1fee4:	sub	sp, sp, #12
   1fee8:	str	r2, [sp]
   1feec:	mov	r2, #0
   1fef0:	str	r3, [sp, #4]
   1fef4:	mov	r3, r1
   1fef8:	mov	r1, r2
   1fefc:	bl	1f1f0 <ftello64@plt+0xc66c>
   1ff00:	add	sp, sp, #12
   1ff04:	pop	{pc}		; (ldr pc, [sp], #4)
   1ff08:	b	1f5a0 <ftello64@plt+0xca1c>
   1ff0c:	push	{r0, r1, r2, r3}
   1ff10:	mov	r3, #0
   1ff14:	push	{r4, lr}
   1ff18:	sub	sp, sp, #16
   1ff1c:	ldr	r4, [pc, #72]	; 1ff6c <ftello64@plt+0xd3e8>
   1ff20:	ldr	r2, [sp, #24]
   1ff24:	add	ip, sp, #28
   1ff28:	ldr	r0, [r4]
   1ff2c:	stm	sp, {r2, ip}
   1ff30:	mov	r1, r3
   1ff34:	mov	r2, r3
   1ff38:	str	r0, [sp, #12]
   1ff3c:	mov	r0, #2
   1ff40:	str	ip, [sp, #8]
   1ff44:	bl	1f1f0 <ftello64@plt+0xc66c>
   1ff48:	ldr	r2, [sp, #12]
   1ff4c:	ldr	r3, [r4]
   1ff50:	cmp	r2, r3
   1ff54:	bne	1ff68 <ftello64@plt+0xd3e4>
   1ff58:	add	sp, sp, #16
   1ff5c:	pop	{r4, lr}
   1ff60:	add	sp, sp, #16
   1ff64:	bx	lr
   1ff68:	bl	12590 <__stack_chk_fail@plt>
   1ff6c:	andeq	lr, r3, r0, lsl fp
   1ff70:	push	{r0, r1, r2, r3}
   1ff74:	mov	r3, #0
   1ff78:	push	{r4, lr}
   1ff7c:	sub	sp, sp, #16
   1ff80:	ldr	r4, [pc, #96]	; 1ffe8 <ftello64@plt+0xd464>
   1ff84:	ldr	r2, [sp, #24]
   1ff88:	add	ip, sp, #28
   1ff8c:	ldr	r0, [r4]
   1ff90:	mov	r1, r3
   1ff94:	stm	sp, {r2, ip}
   1ff98:	str	r0, [sp, #12]
   1ff9c:	mov	r2, r3
   1ffa0:	mov	r0, #4
   1ffa4:	str	ip, [sp, #8]
   1ffa8:	bl	1f1f0 <ftello64@plt+0xc66c>
   1ffac:	ldr	r2, [pc, #56]	; 1ffec <ftello64@plt+0xd468>
   1ffb0:	ldr	r1, [pc, #56]	; 1fff0 <ftello64@plt+0xd46c>
   1ffb4:	ldr	r3, [r2, #116]	; 0x74
   1ffb8:	cmp	r3, r1
   1ffbc:	addle	r3, r3, #1
   1ffc0:	strle	r3, [r2, #116]	; 0x74
   1ffc4:	ldr	r2, [sp, #12]
   1ffc8:	ldr	r3, [r4]
   1ffcc:	cmp	r2, r3
   1ffd0:	bne	1ffe4 <ftello64@plt+0xd460>
   1ffd4:	add	sp, sp, #16
   1ffd8:	pop	{r4, lr}
   1ffdc:	add	sp, sp, #16
   1ffe0:	bx	lr
   1ffe4:	bl	12590 <__stack_chk_fail@plt>
   1ffe8:	andeq	lr, r3, r0, lsl fp
   1ffec:	andeq	pc, r3, r8, asr r1	; <UNPREDICTABLE>
   1fff0:	andeq	r7, r0, pc, lsr #10
   1fff4:	push	{r0, r1, r2, r3}
   1fff8:	mov	r0, #5
   1fffc:	push	{lr}		; (str lr, [sp, #-4]!)
   20000:	sub	sp, sp, #20
   20004:	ldr	r3, [pc, #40]	; 20034 <ftello64@plt+0xd4b0>
   20008:	ldr	r2, [sp, #24]
   2000c:	add	ip, sp, #28
   20010:	ldr	lr, [r3]
   20014:	mov	r3, #0
   20018:	stm	sp, {r2, ip}
   2001c:	mov	r1, r3
   20020:	mov	r2, r3
   20024:	str	lr, [sp, #12]
   20028:	str	ip, [sp, #8]
   2002c:	bl	1f1f0 <ftello64@plt+0xc66c>
   20030:	bl	12b24 <abort@plt>
   20034:	andeq	lr, r3, r0, lsl fp
   20038:	push	{r4, lr}
   2003c:	mov	r4, r0
   20040:	bl	2215c <ftello64@plt+0xf5d8>
   20044:	cmp	r0, #0
   20048:	beq	2005c <ftello64@plt+0xd4d8>
   2004c:	mov	r1, r4
   20050:	mov	r0, #0
   20054:	pop	{r4, lr}
   20058:	b	1ecd4 <ftello64@plt+0xc150>
   2005c:	bl	12848 <__errno_location@plt>
   20060:	ldr	r0, [r0]
   20064:	bl	1271c <strerror@plt>
   20068:	mov	r1, r0
   2006c:	ldr	r0, [pc]	; 20074 <ftello64@plt+0xd4f0>
   20070:	bl	1fff4 <ftello64@plt+0xd470>
   20074:	andeq	ip, r2, r4, lsl #6
   20078:	push	{r0, r1, r2, r3}
   2007c:	mov	r0, #6
   20080:	push	{lr}		; (str lr, [sp, #-4]!)
   20084:	sub	sp, sp, #20
   20088:	ldr	r3, [pc, #40]	; 200b8 <ftello64@plt+0xd534>
   2008c:	ldr	r2, [sp, #24]
   20090:	add	ip, sp, #28
   20094:	ldr	lr, [r3]
   20098:	mov	r3, #0
   2009c:	stm	sp, {r2, ip}
   200a0:	mov	r1, r3
   200a4:	mov	r2, r3
   200a8:	str	lr, [sp, #12]
   200ac:	str	ip, [sp, #8]
   200b0:	bl	1f1f0 <ftello64@plt+0xc66c>
   200b4:	bl	12b24 <abort@plt>
   200b8:	andeq	lr, r3, r0, lsl fp
   200bc:	push	{r0, r1, r2, r3}
   200c0:	mov	r3, #0
   200c4:	push	{r4, lr}
   200c8:	sub	sp, sp, #16
   200cc:	ldr	r4, [pc, #72]	; 2011c <ftello64@plt+0xd598>
   200d0:	ldr	r2, [sp, #24]
   200d4:	add	ip, sp, #28
   200d8:	ldr	r0, [r4]
   200dc:	stm	sp, {r2, ip}
   200e0:	mov	r1, r3
   200e4:	mov	r2, r3
   200e8:	str	r0, [sp, #12]
   200ec:	mov	r0, #7
   200f0:	str	ip, [sp, #8]
   200f4:	bl	1f1f0 <ftello64@plt+0xc66c>
   200f8:	ldr	r2, [sp, #12]
   200fc:	ldr	r3, [r4]
   20100:	cmp	r2, r3
   20104:	bne	20118 <ftello64@plt+0xd594>
   20108:	add	sp, sp, #16
   2010c:	pop	{r4, lr}
   20110:	add	sp, sp, #16
   20114:	bx	lr
   20118:	bl	12590 <__stack_chk_fail@plt>
   2011c:	andeq	lr, r3, r0, lsl fp
   20120:	push	{r1, r2, r3}
   20124:	mov	r3, #0
   20128:	push	{r4, lr}
   2012c:	sub	sp, sp, #20
   20130:	ldr	r4, [pc, #72]	; 20180 <ftello64@plt+0xd5fc>
   20134:	ldr	r1, [sp, #28]
   20138:	add	ip, sp, #32
   2013c:	ldr	lr, [r4]
   20140:	mov	r2, r0
   20144:	stm	sp, {r1, ip}
   20148:	mov	r0, #7
   2014c:	mov	r1, r3
   20150:	str	lr, [sp, #12]
   20154:	str	ip, [sp, #8]
   20158:	bl	1f1f0 <ftello64@plt+0xc66c>
   2015c:	ldr	r2, [sp, #12]
   20160:	ldr	r3, [r4]
   20164:	cmp	r2, r3
   20168:	bne	2017c <ftello64@plt+0xd5f8>
   2016c:	add	sp, sp, #20
   20170:	pop	{r4, lr}
   20174:	add	sp, sp, #12
   20178:	bx	lr
   2017c:	bl	12590 <__stack_chk_fail@plt>
   20180:	andeq	lr, r3, r0, lsl fp
   20184:	push	{r0, r1, r2, r3}
   20188:	mov	r3, #0
   2018c:	push	{r4, lr}
   20190:	sub	sp, sp, #16
   20194:	ldr	r4, [pc, #80]	; 201ec <ftello64@plt+0xd668>
   20198:	ldr	r0, [sp, #24]
   2019c:	add	ip, sp, #28
   201a0:	ldr	r1, [r4]
   201a4:	str	r0, [sp]
   201a8:	subs	r0, r0, r3
   201ac:	mov	r2, r3
   201b0:	movne	r0, #1
   201b4:	str	r1, [sp, #12]
   201b8:	str	ip, [sp, #4]
   201bc:	mov	r1, r3
   201c0:	str	ip, [sp, #8]
   201c4:	bl	1f1f0 <ftello64@plt+0xc66c>
   201c8:	ldr	r2, [sp, #12]
   201cc:	ldr	r3, [r4]
   201d0:	cmp	r2, r3
   201d4:	bne	201e8 <ftello64@plt+0xd664>
   201d8:	add	sp, sp, #16
   201dc:	pop	{r4, lr}
   201e0:	add	sp, sp, #16
   201e4:	bx	lr
   201e8:	bl	12590 <__stack_chk_fail@plt>
   201ec:	andeq	lr, r3, r0, lsl fp
   201f0:	mov	r1, #0
   201f4:	mov	r0, #1
   201f8:	b	1f5a0 <ftello64@plt+0xca1c>
   201fc:	push	{r4, r5, r6, r7, r8, lr}
   20200:	subs	r7, r0, #0
   20204:	mov	r4, r1
   20208:	mov	r5, r2
   2020c:	beq	2028c <ftello64@plt+0xd708>
   20210:	ldrb	r3, [r7]
   20214:	cmp	r3, #0
   20218:	bne	20274 <ftello64@plt+0xd6f0>
   2021c:	cmp	r5, #0
   20220:	bne	20230 <ftello64@plt+0xd6ac>
   20224:	ldr	r0, [pc, #132]	; 202b0 <ftello64@plt+0xd72c>
   20228:	pop	{r4, r5, r6, r7, r8, lr}
   2022c:	b	20184 <ftello64@plt+0xd600>
   20230:	ldr	r0, [pc, #124]	; 202b4 <ftello64@plt+0xd730>
   20234:	ldrb	r1, [r4], #1
   20238:	bl	20184 <ftello64@plt+0xd600>
   2023c:	cmp	r5, #1
   20240:	sub	r5, r5, #2
   20244:	beq	20224 <ftello64@plt+0xd6a0>
   20248:	add	r5, r5, #1
   2024c:	ldr	r6, [pc, #100]	; 202b8 <ftello64@plt+0xd734>
   20250:	add	r5, r4, r5
   20254:	ldrb	r1, [r4], #1
   20258:	mov	r0, r6
   2025c:	bl	20184 <ftello64@plt+0xd600>
   20260:	cmp	r4, r5
   20264:	bne	20254 <ftello64@plt+0xd6d0>
   20268:	cmp	r7, #0
   2026c:	popeq	{r4, r5, r6, r7, r8, pc}
   20270:	b	20224 <ftello64@plt+0xd6a0>
   20274:	mov	r1, r7
   20278:	ldr	r0, [pc, #60]	; 202bc <ftello64@plt+0xd738>
   2027c:	bl	200bc <ftello64@plt+0xd538>
   20280:	cmp	r5, #0
   20284:	beq	20224 <ftello64@plt+0xd6a0>
   20288:	b	20230 <ftello64@plt+0xd6ac>
   2028c:	cmp	r2, #0
   20290:	popeq	{r4, r5, r6, r7, r8, pc}
   20294:	ldr	r0, [pc, #24]	; 202b4 <ftello64@plt+0xd730>
   20298:	ldrb	r1, [r4], #1
   2029c:	bl	20184 <ftello64@plt+0xd600>
   202a0:	cmp	r5, #1
   202a4:	sub	r5, r5, #2
   202a8:	bne	20248 <ftello64@plt+0xd6c4>
   202ac:	pop	{r4, r5, r6, r7, r8, pc}
   202b0:	andeq	sp, r2, r8, ror #9
   202b4:	muleq	r2, r8, ip
   202b8:	muleq	r2, ip, fp
   202bc:	andeq	ip, r2, r0, lsr #6
   202c0:	mov	r1, r0
   202c4:	ldr	r0, [pc]	; 202cc <ftello64@plt+0xd748>
   202c8:	b	200bc <ftello64@plt+0xd538>
   202cc:	andeq	ip, r2, r4, lsr #6
   202d0:	push	{lr}		; (str lr, [sp, #-4]!)
   202d4:	sub	sp, sp, #12
   202d8:	mov	r3, r1
   202dc:	str	r2, [sp]
   202e0:	ldr	r1, [pc, #12]	; 202f4 <ftello64@plt+0xd770>
   202e4:	mov	r2, r0
   202e8:	mov	r0, #6
   202ec:	bl	1fe5c <ftello64@plt+0xd2d8>
   202f0:	bl	12b24 <abort@plt>
   202f4:	andeq	ip, r2, r4, asr #6
   202f8:	push	{lr}		; (str lr, [sp, #-4]!)
   202fc:	sub	sp, sp, #12
   20300:	stm	sp, {r1, r2}
   20304:	mov	r2, r0
   20308:	ldr	r1, [pc, #8]	; 20318 <ftello64@plt+0xd794>
   2030c:	mov	r0, #6
   20310:	bl	1fe5c <ftello64@plt+0xd2d8>
   20314:	bl	12b24 <abort@plt>
   20318:	andeq	ip, r2, r4, ror #6
   2031c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20320:	sub	sp, sp, #540	; 0x21c
   20324:	ldr	fp, [pc, #1084]	; 20768 <ftello64@plt+0xdbe4>
   20328:	mov	sl, r1
   2032c:	mov	r4, r0
   20330:	ldr	r3, [fp]
   20334:	ldr	r9, [pc, #1072]	; 2076c <ftello64@plt+0xdbe8>
   20338:	str	r3, [sp, #532]	; 0x214
   2033c:	bl	127ac <getpid@plt>
   20340:	ldr	r2, [pc, #1064]	; 20770 <ftello64@plt+0xdbec>
   20344:	mov	r1, #16
   20348:	mov	r3, r0
   2034c:	add	r0, sp, #516	; 0x204
   20350:	bl	1295c <gpgrt_snprintf@plt>
   20354:	add	r0, sp, #124	; 0x7c
   20358:	bl	12578 <uname@plt>
   2035c:	mov	r1, #47	; 0x2f
   20360:	cmp	r0, #0
   20364:	mov	r0, sl
   20368:	addeq	r6, sp, #189	; 0xbd
   2036c:	ldrne	r6, [pc, #1024]	; 20774 <ftello64@plt+0xdbf0>
   20370:	bl	129b0 <strrchr@plt>
   20374:	cmp	r0, #0
   20378:	subne	r8, r0, sl
   2037c:	ldreq	r3, [pc, #1012]	; 20778 <ftello64@plt+0xdbf4>
   20380:	moveq	r5, #1
   20384:	streq	r3, [sp, #12]
   20388:	ldr	r3, [r9]
   2038c:	mov	r0, r6
   20390:	str	r3, [r4]
   20394:	movne	r5, r8
   20398:	moveq	r8, r5
   2039c:	strne	sl, [sp, #12]
   203a0:	str	r4, [r9]
   203a4:	bl	127dc <strlen@plt>
   203a8:	add	r5, r0, r5
   203ac:	add	r0, r5, #48	; 0x30
   203b0:	bl	1238c <gcry_malloc@plt>
   203b4:	add	r5, r5, #47	; 0x2f
   203b8:	cmp	r0, #0
   203bc:	mov	r7, r0
   203c0:	str	r0, [r4, #16]
   203c4:	beq	205f8 <ftello64@plt+0xda74>
   203c8:	mov	r0, r6
   203cc:	bl	127dc <strlen@plt>
   203d0:	ldr	r3, [sp, #12]
   203d4:	mov	r1, r5
   203d8:	str	r3, [sp]
   203dc:	ldr	r2, [pc, #920]	; 2077c <ftello64@plt+0xdbf8>
   203e0:	mov	r3, r8
   203e4:	str	r4, [sp, #4]
   203e8:	str	r0, [r4, #24]
   203ec:	mov	r0, r7
   203f0:	bl	1295c <gpgrt_snprintf@plt>
   203f4:	ldr	r7, [r4, #16]
   203f8:	mov	r0, r7
   203fc:	bl	127dc <strlen@plt>
   20400:	str	r0, [r4, #20]
   20404:	add	r7, r7, r0
   20408:	sub	r5, r5, r0
   2040c:	bl	127ac <getpid@plt>
   20410:	mov	r1, r5
   20414:	mov	r3, r6
   20418:	ldr	r2, [pc, #864]	; 20780 <ftello64@plt+0xdbfc>
   2041c:	str	r0, [sp]
   20420:	mov	r0, r7
   20424:	bl	1295c <gpgrt_snprintf@plt>
   20428:	b	2043c <ftello64@plt+0xd8b8>
   2042c:	bl	12848 <__errno_location@plt>
   20430:	ldr	r5, [r0]
   20434:	cmp	r5, #4
   20438:	bne	205b4 <ftello64@plt+0xda30>
   2043c:	mov	r0, #0
   20440:	bl	129d4 <gpg_err_set_errno@plt>
   20444:	mov	r2, #420	; 0x1a4
   20448:	mov	r1, #193	; 0xc1
   2044c:	ldr	r0, [r4, #16]
   20450:	bl	126bc <open64@plt>
   20454:	cmn	r0, #1
   20458:	mov	r5, r0
   2045c:	beq	2042c <ftello64@plt+0xd8a8>
   20460:	add	r1, sp, #516	; 0x204
   20464:	mov	r2, #11
   20468:	bl	128d8 <write@plt>
   2046c:	cmp	r0, #11
   20470:	bne	20540 <ftello64@plt+0xd9bc>
   20474:	mov	r0, r6
   20478:	bl	127dc <strlen@plt>
   2047c:	mov	r1, r6
   20480:	mov	r2, r0
   20484:	mov	r0, r5
   20488:	bl	128d8 <write@plt>
   2048c:	mov	r7, r0
   20490:	mov	r0, r6
   20494:	bl	127dc <strlen@plt>
   20498:	cmp	r7, r0
   2049c:	bne	20540 <ftello64@plt+0xd9bc>
   204a0:	mov	r2, #1
   204a4:	ldr	r1, [pc, #728]	; 20784 <ftello64@plt+0xdc00>
   204a8:	mov	r0, r5
   204ac:	bl	128d8 <write@plt>
   204b0:	cmp	r0, #1
   204b4:	bne	20540 <ftello64@plt+0xd9bc>
   204b8:	mov	r0, r5
   204bc:	bl	12b48 <close@plt>
   204c0:	cmp	r0, #0
   204c4:	bne	206f8 <ftello64@plt+0xdb74>
   204c8:	ldr	r5, [r4, #16]
   204cc:	add	r2, sp, #16
   204d0:	mov	r1, r5
   204d4:	mov	r0, #3
   204d8:	bl	12ae8 <__xstat64@plt>
   204dc:	cmp	r0, #0
   204e0:	beq	2060c <ftello64@plt+0xda88>
   204e4:	bl	12848 <__errno_location@plt>
   204e8:	ldr	r7, [r4, #16]
   204ec:	ldr	r6, [r0]
   204f0:	mov	r5, r0
   204f4:	mov	r0, r6
   204f8:	bl	1271c <strerror@plt>
   204fc:	mov	r1, r7
   20500:	mov	r2, r0
   20504:	ldr	r0, [pc, #636]	; 20788 <ftello64@plt+0xdc04>
   20508:	bl	1ff70 <ftello64@plt+0xd3ec>
   2050c:	mov	r0, r6
   20510:	bl	129d4 <gpg_err_set_errno@plt>
   20514:	ldr	r6, [r5]
   20518:	ldr	r3, [r4]
   2051c:	mov	r0, r6
   20520:	ldr	r5, [r4, #16]
   20524:	str	r3, [r9]
   20528:	bl	1271c <strerror@plt>
   2052c:	mov	r1, r5
   20530:	mov	r2, r0
   20534:	ldr	r0, [pc, #592]	; 2078c <ftello64@plt+0xdc08>
   20538:	bl	1ff70 <ftello64@plt+0xd3ec>
   2053c:	b	20574 <ftello64@plt+0xd9f0>
   20540:	bl	12848 <__errno_location@plt>
   20544:	ldr	r6, [r0]
   20548:	ldr	r3, [r4]
   2054c:	mov	r0, r6
   20550:	ldr	r7, [r4, #16]
   20554:	str	r3, [r9]
   20558:	bl	1271c <strerror@plt>
   2055c:	mov	r1, r7
   20560:	mov	r2, r0
   20564:	ldr	r0, [pc, #544]	; 2078c <ftello64@plt+0xdc08>
   20568:	bl	1ff70 <ftello64@plt+0xd3ec>
   2056c:	mov	r0, r5
   20570:	bl	12b48 <close@plt>
   20574:	ldr	r0, [r4, #16]
   20578:	bl	125a8 <unlink@plt>
   2057c:	ldr	r0, [r4, #16]
   20580:	bl	12530 <gcry_free@plt>
   20584:	mov	r0, r4
   20588:	bl	12530 <gcry_free@plt>
   2058c:	mov	r0, r6
   20590:	bl	129d4 <gpg_err_set_errno@plt>
   20594:	mov	r7, #0
   20598:	ldr	r2, [sp, #532]	; 0x214
   2059c:	ldr	r3, [fp]
   205a0:	mov	r0, r7
   205a4:	cmp	r2, r3
   205a8:	bne	20764 <ftello64@plt+0xdbe0>
   205ac:	add	sp, sp, #540	; 0x21c
   205b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   205b4:	ldr	r3, [r4]
   205b8:	mov	r0, r5
   205bc:	str	r3, [r9]
   205c0:	ldr	r6, [r4, #16]
   205c4:	bl	1271c <strerror@plt>
   205c8:	mov	r1, r6
   205cc:	mov	r7, #0
   205d0:	mov	r2, r0
   205d4:	ldr	r0, [pc, #436]	; 20790 <ftello64@plt+0xdc0c>
   205d8:	bl	1ff70 <ftello64@plt+0xd3ec>
   205dc:	ldr	r0, [r4, #16]
   205e0:	bl	12530 <gcry_free@plt>
   205e4:	mov	r0, r4
   205e8:	bl	12530 <gcry_free@plt>
   205ec:	mov	r0, r5
   205f0:	bl	129d4 <gpg_err_set_errno@plt>
   205f4:	b	20598 <ftello64@plt+0xda14>
   205f8:	ldr	r3, [r4]
   205fc:	mov	r0, r4
   20600:	str	r3, [r9]
   20604:	bl	12530 <gcry_free@plt>
   20608:	b	20598 <ftello64@plt+0xda14>
   2060c:	mov	r0, r5
   20610:	bl	127dc <strlen@plt>
   20614:	ldr	r7, [sp, #36]	; 0x24
   20618:	add	r0, r0, #2
   2061c:	bl	1238c <gcry_malloc@plt>
   20620:	subs	r6, r0, #0
   20624:	beq	204e4 <ftello64@plt+0xd960>
   20628:	mov	r1, r5
   2062c:	bl	12560 <stpcpy@plt>
   20630:	ldr	r3, [pc, #348]	; 20794 <ftello64@plt+0xdc10>
   20634:	mov	r1, r6
   20638:	ldrh	r3, [r3]
   2063c:	strh	r3, [r0]
   20640:	mov	r0, r5
   20644:	bl	128cc <link@plt>
   20648:	add	r2, sp, #16
   2064c:	mov	r1, r5
   20650:	mov	r0, #3
   20654:	bl	12ae8 <__xstat64@plt>
   20658:	cmp	r0, #0
   2065c:	bne	2070c <ftello64@plt+0xdb88>
   20660:	ldr	r3, [sp, #36]	; 0x24
   20664:	add	r7, r7, #1
   20668:	cmp	r3, r7
   2066c:	mov	r0, r6
   20670:	beq	20720 <ftello64@plt+0xdb9c>
   20674:	bl	125a8 <unlink@plt>
   20678:	mov	r0, r6
   2067c:	bl	12530 <gcry_free@plt>
   20680:	ldr	r0, [r4, #16]
   20684:	bl	125a8 <unlink@plt>
   20688:	ldrb	r3, [r4, #8]
   2068c:	orr	r3, r3, #4
   20690:	strb	r3, [r4, #8]
   20694:	mov	r0, sl
   20698:	bl	127dc <strlen@plt>
   2069c:	add	r0, r0, #6
   206a0:	bl	1238c <gcry_malloc@plt>
   206a4:	cmp	r0, #0
   206a8:	mov	r7, r0
   206ac:	str	r0, [r4, #4]
   206b0:	beq	20730 <ftello64@plt+0xdbac>
   206b4:	mov	r1, sl
   206b8:	bl	12560 <stpcpy@plt>
   206bc:	ldr	r2, [pc, #212]	; 20798 <ftello64@plt+0xdc14>
   206c0:	ldrb	r1, [r4, #8]
   206c4:	tst	r1, #4
   206c8:	moveq	r7, r4
   206cc:	mov	r3, r0
   206d0:	ldr	r0, [r2]
   206d4:	ldrh	r2, [r2, #4]
   206d8:	str	r0, [r3]
   206dc:	strh	r2, [r3, #4]
   206e0:	beq	20598 <ftello64@plt+0xda14>
   206e4:	mov	r1, r7
   206e8:	ldr	r0, [pc, #172]	; 2079c <ftello64@plt+0xdc18>
   206ec:	mov	r7, r4
   206f0:	bl	200bc <ftello64@plt+0xd538>
   206f4:	b	20598 <ftello64@plt+0xda14>
   206f8:	bl	12848 <__errno_location@plt>
   206fc:	ldr	r6, [r0]
   20700:	cmp	r6, #4
   20704:	bne	20548 <ftello64@plt+0xd9c4>
   20708:	b	20518 <ftello64@plt+0xd994>
   2070c:	mov	r0, r6
   20710:	bl	125a8 <unlink@plt>
   20714:	mov	r0, r6
   20718:	bl	12530 <gcry_free@plt>
   2071c:	b	204e4 <ftello64@plt+0xd960>
   20720:	bl	125a8 <unlink@plt>
   20724:	mov	r0, r6
   20728:	bl	12530 <gcry_free@plt>
   2072c:	b	20694 <ftello64@plt+0xdb10>
   20730:	bl	12848 <__errno_location@plt>
   20734:	ldr	r3, [r4]
   20738:	str	r3, [r9]
   2073c:	ldr	r5, [r0]
   20740:	ldr	r0, [r4, #16]
   20744:	bl	125a8 <unlink@plt>
   20748:	ldr	r0, [r4, #16]
   2074c:	bl	12530 <gcry_free@plt>
   20750:	mov	r0, r4
   20754:	bl	12530 <gcry_free@plt>
   20758:	mov	r0, r5
   2075c:	bl	129d4 <gpg_err_set_errno@plt>
   20760:	b	20598 <ftello64@plt+0xda14>
   20764:	bl	12590 <__stack_chk_fail@plt>
   20768:	andeq	lr, r3, r0, lsl fp
   2076c:	ldrdeq	pc, [r3], -r0
   20770:	muleq	r2, r4, r3
   20774:	andeq	ip, r2, ip, lsl #7
   20778:	andeq	ip, r2, r8, ror r0
   2077c:	muleq	r2, ip, r3
   20780:	andeq	ip, r2, ip, lsr #7
   20784:	andeq	sp, r2, r8, ror #9
   20788:			; <UNDEFINED> instruction: 0x0002c3b4
   2078c:			; <UNDEFINED> instruction: 0x0002c2bc
   20790:	andeq	ip, r2, ip, lsl r4
   20794:	andeq	fp, r2, ip, lsr #4
   20798:	strdeq	ip, [r2], -r0
   2079c:	strdeq	ip, [r2], -r8
   207a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   207a4:	mov	r4, #0
   207a8:	ldr	r9, [pc, #692]	; 20a64 <ftello64@plt+0xdee0>
   207ac:	sub	sp, sp, #108	; 0x6c
   207b0:	mov	r8, r0
   207b4:	ldr	r3, [r9]
   207b8:	str	r4, [r1]
   207bc:	ldr	r5, [r0, #24]
   207c0:	str	r1, [sp, #8]
   207c4:	add	r5, r5, #12
   207c8:	cmp	r5, #81	; 0x51
   207cc:	str	r3, [sp, #100]	; 0x64
   207d0:	bls	20810 <ftello64@plt+0xdc8c>
   207d4:	mov	r0, r5
   207d8:	bl	1238c <gcry_malloc@plt>
   207dc:	cmp	r0, r4
   207e0:	mov	r7, r0
   207e4:	mov	sl, r0
   207e8:	beq	20994 <ftello64@plt+0xde10>
   207ec:	mov	r1, r4
   207f0:	ldr	r0, [r8, #4]
   207f4:	bl	126bc <open64@plt>
   207f8:	cmn	r0, #1
   207fc:	mov	r6, r0
   20800:	beq	20a24 <ftello64@plt+0xdea0>
   20804:	add	r3, sp, #16
   20808:	str	r3, [sp, #4]
   2080c:	b	20830 <ftello64@plt+0xdcac>
   20810:	mov	r1, r4
   20814:	ldr	r0, [r0, #4]
   20818:	bl	126bc <open64@plt>
   2081c:	cmn	r0, #1
   20820:	mov	r6, r0
   20824:	beq	2099c <ftello64@plt+0xde18>
   20828:	add	r7, sp, #16
   2082c:	str	r7, [sp, #4]
   20830:	mov	fp, r7
   20834:	mov	r4, #0
   20838:	b	20868 <ftello64@plt+0xdce4>
   2083c:	cmp	r0, #0
   20840:	blt	20a58 <ftello64@plt+0xded4>
   20844:	add	fp, fp, r0
   20848:	add	r4, r4, r0
   2084c:	subs	r2, r5, r4
   20850:	movne	r2, #1
   20854:	cmp	sl, #0
   20858:	movne	r1, r2
   2085c:	moveq	r1, #0
   20860:	cmp	r1, #0
   20864:	beq	208f4 <ftello64@plt+0xdd70>
   20868:	sub	r2, r5, r4
   2086c:	mov	r1, fp
   20870:	mov	r0, r6
   20874:	bl	12440 <read@plt>
   20878:	cmn	r0, #1
   2087c:	mov	sl, r0
   20880:	bne	2083c <ftello64@plt+0xdcb8>
   20884:	bl	12848 <__errno_location@plt>
   20888:	ldr	r2, [r0]
   2088c:	cmp	r2, #4
   20890:	beq	2084c <ftello64@plt+0xdcc8>
   20894:	ldr	r1, [r8, #4]
   20898:	ldr	r0, [pc, #456]	; 20a68 <ftello64@plt+0xdee4>
   2089c:	str	r2, [sp, #8]
   208a0:	bl	1ff0c <ftello64@plt+0xd388>
   208a4:	mov	r0, r6
   208a8:	bl	12b48 <close@plt>
   208ac:	ldr	r3, [sp, #4]
   208b0:	ldr	r2, [sp, #8]
   208b4:	cmp	r7, r3
   208b8:	beq	208cc <ftello64@plt+0xdd48>
   208bc:	mov	r0, r7
   208c0:	str	r2, [sp, #4]
   208c4:	bl	12530 <gcry_free@plt>
   208c8:	ldr	r2, [sp, #4]
   208cc:	mov	r0, r2
   208d0:	bl	129d4 <gpg_err_set_errno@plt>
   208d4:	mvn	r6, #0
   208d8:	ldr	r2, [sp, #100]	; 0x64
   208dc:	ldr	r3, [r9]
   208e0:	mov	r0, r6
   208e4:	cmp	r2, r3
   208e8:	bne	20a54 <ftello64@plt+0xded0>
   208ec:	add	sp, sp, #108	; 0x6c
   208f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   208f4:	mov	r0, r6
   208f8:	str	r1, [sp, #12]
   208fc:	bl	12b48 <close@plt>
   20900:	cmp	r4, #10
   20904:	ldr	r1, [sp, #12]
   20908:	ble	20a08 <ftello64@plt+0xde84>
   2090c:	ldrb	r2, [r7, #10]
   20910:	cmp	r2, #10
   20914:	bne	209d0 <ftello64@plt+0xde4c>
   20918:	strb	r1, [r7, #10]
   2091c:	mov	r0, r7
   20920:	bl	12404 <strtol@plt>
   20924:	cmn	r0, #1
   20928:	mov	r6, r0
   2092c:	beq	209d0 <ftello64@plt+0xde4c>
   20930:	cmp	r0, #0
   20934:	beq	209d4 <ftello64@plt+0xde50>
   20938:	cmp	r5, r4
   2093c:	beq	20958 <ftello64@plt+0xddd4>
   20940:	ldr	r3, [sp, #4]
   20944:	cmp	r7, r3
   20948:	beq	208d8 <ftello64@plt+0xdd54>
   2094c:	mov	r0, r7
   20950:	bl	12530 <gcry_free@plt>
   20954:	b	208d8 <ftello64@plt+0xdd54>
   20958:	add	r0, r8, #16
   2095c:	add	r1, r7, #11
   20960:	ldm	r0, {r0, r3, r4}
   20964:	mov	r2, r4
   20968:	add	r0, r0, r3
   2096c:	bl	1253c <memcmp@plt>
   20970:	cmp	r0, #0
   20974:	bne	20940 <ftello64@plt+0xddbc>
   20978:	add	r4, r7, r4
   2097c:	ldrb	r3, [r4, #11]
   20980:	cmp	r3, #10
   20984:	moveq	r3, #1
   20988:	ldreq	r2, [sp, #8]
   2098c:	streq	r3, [r2]
   20990:	b	20940 <ftello64@plt+0xddbc>
   20994:	mvn	r6, #0
   20998:	b	208d8 <ftello64@plt+0xdd54>
   2099c:	bl	12848 <__errno_location@plt>
   209a0:	ldr	r5, [r8, #4]
   209a4:	ldr	r4, [r0]
   209a8:	mov	r0, r4
   209ac:	bl	1271c <strerror@plt>
   209b0:	mov	r1, r5
   209b4:	mov	r2, r0
   209b8:	ldr	r0, [pc, #172]	; 20a6c <ftello64@plt+0xdee8>
   209bc:	bl	1ff0c <ftello64@plt+0xd388>
   209c0:	mov	r0, r4
   209c4:	bl	129d4 <gpg_err_set_errno@plt>
   209c8:	mvn	r6, #0
   209cc:	b	208d8 <ftello64@plt+0xdd54>
   209d0:	mvn	r6, #0
   209d4:	ldr	r2, [r8, #4]
   209d8:	mov	r1, r6
   209dc:	ldr	r0, [pc, #140]	; 20a70 <ftello64@plt+0xdeec>
   209e0:	bl	1ff70 <ftello64@plt+0xd3ec>
   209e4:	ldr	r3, [sp, #4]
   209e8:	cmp	r7, r3
   209ec:	beq	209f8 <ftello64@plt+0xde74>
   209f0:	mov	r0, r7
   209f4:	bl	12530 <gcry_free@plt>
   209f8:	mov	r0, #22
   209fc:	bl	129d4 <gpg_err_set_errno@plt>
   20a00:	mvn	r6, #0
   20a04:	b	208d8 <ftello64@plt+0xdd54>
   20a08:	ldr	r1, [r8, #4]
   20a0c:	ldr	r0, [pc, #96]	; 20a74 <ftello64@plt+0xdef0>
   20a10:	bl	1ff0c <ftello64@plt+0xd388>
   20a14:	ldr	r3, [sp, #4]
   20a18:	cmp	r7, r3
   20a1c:	bne	209f0 <ftello64@plt+0xde6c>
   20a20:	b	209f8 <ftello64@plt+0xde74>
   20a24:	bl	12848 <__errno_location@plt>
   20a28:	ldr	r5, [r8, #4]
   20a2c:	ldr	r4, [r0]
   20a30:	mov	r0, r4
   20a34:	bl	1271c <strerror@plt>
   20a38:	mov	r1, r5
   20a3c:	mov	r2, r0
   20a40:	ldr	r0, [pc, #36]	; 20a6c <ftello64@plt+0xdee8>
   20a44:	bl	1ff0c <ftello64@plt+0xd388>
   20a48:	mov	r0, sl
   20a4c:	bl	12530 <gcry_free@plt>
   20a50:	b	209c0 <ftello64@plt+0xde3c>
   20a54:	bl	12590 <__stack_chk_fail@plt>
   20a58:	bl	12848 <__errno_location@plt>
   20a5c:	ldr	r2, [r0]
   20a60:	b	20894 <ftello64@plt+0xdd10>
   20a64:	andeq	lr, r3, r0, lsl fp
   20a68:	andeq	ip, r2, r8, asr #8
   20a6c:	andeq	ip, r2, ip, lsr #9
   20a70:	andeq	ip, r2, r8, lsl #9
   20a74:	andeq	ip, r2, r8, ror #8
   20a78:	ldr	r3, [pc, #8]	; 20a88 <ftello64@plt+0xdf04>
   20a7c:	mov	r2, #1
   20a80:	str	r2, [r3, #4]
   20a84:	bx	lr
   20a88:	ldrdeq	pc, [r3], -r0
   20a8c:	push	{r4, r5, r6, lr}
   20a90:	mov	r5, r0
   20a94:	ldr	r4, [pc, #152]	; 20b34 <ftello64@plt+0xdfb0>
   20a98:	mov	r6, r1
   20a9c:	ldr	r3, [r4, #8]
   20aa0:	cmp	r3, #0
   20aa4:	beq	20b0c <ftello64@plt+0xdf88>
   20aa8:	cmp	r5, #0
   20aac:	beq	20b28 <ftello64@plt+0xdfa4>
   20ab0:	cmp	r6, #0
   20ab4:	bne	20b20 <ftello64@plt+0xdf9c>
   20ab8:	mov	r1, #28
   20abc:	mov	r0, #1
   20ac0:	bl	12890 <gcry_calloc@plt>
   20ac4:	subs	r3, r0, #0
   20ac8:	beq	20b28 <ftello64@plt+0xdfa4>
   20acc:	ldr	r1, [r4, #4]
   20ad0:	mvn	r2, #0
   20ad4:	cmp	r1, #0
   20ad8:	str	r2, [r3, #12]
   20adc:	beq	20b00 <ftello64@plt+0xdf7c>
   20ae0:	ldrb	r2, [r3, #8]
   20ae4:	ldr	r1, [r4]
   20ae8:	mov	r0, r3
   20aec:	orr	r2, r2, #2
   20af0:	str	r3, [r4]
   20af4:	strb	r2, [r3, #8]
   20af8:	str	r1, [r3]
   20afc:	pop	{r4, r5, r6, pc}
   20b00:	mov	r1, r5
   20b04:	pop	{r4, r5, r6, lr}
   20b08:	b	2031c <ftello64@plt+0xd798>
   20b0c:	ldr	r0, [pc, #36]	; 20b38 <ftello64@plt+0xdfb4>
   20b10:	bl	2ab5c <ftello64@plt+0x17fd8>
   20b14:	mov	r3, #1
   20b18:	str	r3, [r4, #8]
   20b1c:	b	20aa8 <ftello64@plt+0xdf24>
   20b20:	mov	r0, #22
   20b24:	bl	129d4 <gpg_err_set_errno@plt>
   20b28:	mov	r3, #0
   20b2c:	mov	r0, r3
   20b30:	pop	{r4, r5, r6, pc}
   20b34:	ldrdeq	pc, [r3], -r0
   20b38:	andeq	r0, r2, r0, lsr #24
   20b3c:	str	r1, [r0, #12]
   20b40:	bx	lr
   20b44:	ldr	r0, [r0, #12]
   20b48:	bx	lr
   20b4c:	push	{r4, lr}
   20b50:	subs	r4, r0, #0
   20b54:	popeq	{r4, pc}
   20b58:	ldr	r2, [pc, #188]	; 20c1c <ftello64@plt+0xe098>
   20b5c:	ldr	r1, [r2]
   20b60:	cmp	r1, #0
   20b64:	beq	20b94 <ftello64@plt+0xe010>
   20b68:	cmp	r4, r1
   20b6c:	ldr	r3, [r1]
   20b70:	bne	20b8c <ftello64@plt+0xe008>
   20b74:	b	20c14 <ftello64@plt+0xe090>
   20b78:	cmp	r4, r3
   20b7c:	ldr	r2, [r3]
   20b80:	beq	20bac <ftello64@plt+0xe028>
   20b84:	mov	r1, r3
   20b88:	mov	r3, r2
   20b8c:	cmp	r3, #0
   20b90:	bne	20b78 <ftello64@plt+0xdff4>
   20b94:	ldrb	r3, [r4, #8]
   20b98:	tst	r3, #2
   20b9c:	beq	20bc4 <ftello64@plt+0xe040>
   20ba0:	mov	r0, r4
   20ba4:	pop	{r4, lr}
   20ba8:	b	12530 <gcry_free@plt>
   20bac:	str	r2, [r1]
   20bb0:	mov	r3, #0
   20bb4:	str	r3, [r4]
   20bb8:	ldrb	r3, [r4, #8]
   20bbc:	tst	r3, #2
   20bc0:	bne	20ba0 <ftello64@plt+0xe01c>
   20bc4:	tst	r3, #1
   20bc8:	beq	20bdc <ftello64@plt+0xe058>
   20bcc:	ldr	r0, [r4, #4]
   20bd0:	cmp	r0, #0
   20bd4:	beq	20bdc <ftello64@plt+0xe058>
   20bd8:	bl	125a8 <unlink@plt>
   20bdc:	ldr	r0, [r4, #16]
   20be0:	cmp	r0, #0
   20be4:	beq	20bfc <ftello64@plt+0xe078>
   20be8:	ldrb	r3, [r4, #8]
   20bec:	tst	r3, #4
   20bf0:	bne	20bfc <ftello64@plt+0xe078>
   20bf4:	bl	125a8 <unlink@plt>
   20bf8:	ldr	r0, [r4, #16]
   20bfc:	bl	12530 <gcry_free@plt>
   20c00:	ldr	r0, [r4, #4]
   20c04:	bl	12530 <gcry_free@plt>
   20c08:	mov	r0, r4
   20c0c:	pop	{r4, lr}
   20c10:	b	12530 <gcry_free@plt>
   20c14:	str	r3, [r2]
   20c18:	b	20bb0 <ftello64@plt+0xe02c>
   20c1c:	ldrdeq	pc, [r3], -r0
   20c20:	ldr	r3, [pc, #40]	; 20c50 <ftello64@plt+0xe0cc>
   20c24:	mov	r2, #0
   20c28:	ldr	r0, [r3]
   20c2c:	str	r2, [r3]
   20c30:	cmp	r0, r2
   20c34:	bxeq	lr
   20c38:	push	{r4, lr}
   20c3c:	ldr	r4, [r0]
   20c40:	bl	20b4c <ftello64@plt+0xdfc8>
   20c44:	subs	r0, r4, #0
   20c48:	bne	20c3c <ftello64@plt+0xe0b8>
   20c4c:	pop	{r4, pc}
   20c50:	ldrdeq	pc, [r3], -r0
   20c54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20c58:	sub	sp, sp, #148	; 0x94
   20c5c:	ldr	sl, [pc, #996]	; 21048 <ftello64@plt+0xe4c4>
   20c60:	ldrb	r3, [r0, #8]
   20c64:	ldr	r2, [sl]
   20c68:	ands	r5, r3, #2
   20c6c:	str	r2, [sp, #140]	; 0x8c
   20c70:	movne	r5, #0
   20c74:	bne	20c9c <ftello64@plt+0xe118>
   20c78:	ands	r8, r3, #1
   20c7c:	mov	r6, r0
   20c80:	moveq	r7, r1
   20c84:	moveq	r4, r8
   20c88:	mvneq	r9, #0
   20c8c:	beq	20cd4 <ftello64@plt+0xe150>
   20c90:	ldr	r1, [r0, #4]
   20c94:	ldr	r0, [pc, #944]	; 2104c <ftello64@plt+0xe4c8>
   20c98:	bl	200bc <ftello64@plt+0xd538>
   20c9c:	ldr	r2, [sp, #140]	; 0x8c
   20ca0:	ldr	r3, [sl]
   20ca4:	mov	r0, r5
   20ca8:	cmp	r2, r3
   20cac:	bne	21044 <ftello64@plt+0xe4c0>
   20cb0:	add	sp, sp, #148	; 0x94
   20cb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20cb8:	bl	12848 <__errno_location@plt>
   20cbc:	ldr	fp, [r0]
   20cc0:	cmp	fp, #2
   20cc4:	bne	21020 <ftello64@plt+0xe49c>
   20cc8:	ldr	r0, [pc, #896]	; 21050 <ftello64@plt+0xe4cc>
   20ccc:	bl	1ff0c <ftello64@plt+0xd388>
   20cd0:	ldrb	r3, [r6, #8]
   20cd4:	tst	r3, #4
   20cd8:	bne	20e28 <ftello64@plt+0xe2a4>
   20cdc:	ldr	r1, [r6, #4]
   20ce0:	ldr	r0, [r6, #16]
   20ce4:	bl	128cc <link@plt>
   20ce8:	add	r2, sp, #16
   20cec:	ldr	r1, [r6, #16]
   20cf0:	mov	r0, #3
   20cf4:	bl	12ae8 <__xstat64@plt>
   20cf8:	subs	r5, r0, #0
   20cfc:	bne	20ff4 <ftello64@plt+0xe470>
   20d00:	ldr	r3, [sp, #36]	; 0x24
   20d04:	cmp	r3, #2
   20d08:	beq	20fe4 <ftello64@plt+0xe460>
   20d0c:	add	r1, sp, #12
   20d10:	mov	r0, r6
   20d14:	bl	207a0 <ftello64@plt+0xdc1c>
   20d18:	cmn	r0, #1
   20d1c:	mov	r5, r0
   20d20:	beq	20cb8 <ftello64@plt+0xe134>
   20d24:	bl	127ac <getpid@plt>
   20d28:	ldr	r3, [sp, #12]
   20d2c:	cmp	r5, r0
   20d30:	beq	20f30 <ftello64@plt+0xe3ac>
   20d34:	cmp	r3, #0
   20d38:	beq	20d60 <ftello64@plt+0xe1dc>
   20d3c:	mov	r1, #0
   20d40:	mov	r0, r5
   20d44:	bl	1277c <kill@plt>
   20d48:	cmp	r0, #0
   20d4c:	beq	20d60 <ftello64@plt+0xe1dc>
   20d50:	bl	12848 <__errno_location@plt>
   20d54:	ldr	r3, [r0]
   20d58:	cmp	r3, #3
   20d5c:	beq	20fa4 <ftello64@plt+0xe420>
   20d60:	cmn	r9, #1
   20d64:	beq	20f24 <ftello64@plt+0xe3a0>
   20d68:	subs	r3, r5, r9
   20d6c:	movne	r3, #1
   20d70:	cmp	r7, #0
   20d74:	beq	21034 <ftello64@plt+0xe4b0>
   20d78:	cmp	r4, #0
   20d7c:	moveq	r3, #1
   20d80:	cmp	r3, #0
   20d84:	bne	20f1c <ftello64@plt+0xe398>
   20d88:	cmp	r4, #800	; 0x320
   20d8c:	lsllt	r4, r4, #1
   20d90:	blt	20da8 <ftello64@plt+0xe224>
   20d94:	cmp	r4, #800	; 0x320
   20d98:	beq	20ee4 <ftello64@plt+0xe360>
   20d9c:	cmp	r4, #8000	; 0x1f40
   20da0:	lsllt	r4, r4, #1
   20da4:	blt	20ee8 <ftello64@plt+0xe364>
   20da8:	cmp	r7, #0
   20dac:	ble	20dbc <ftello64@plt+0xe238>
   20db0:	cmp	r4, r7
   20db4:	movge	r4, r7
   20db8:	sub	r7, r7, r4
   20dbc:	ldr	r3, [pc, #656]	; 21054 <ftello64@plt+0xe4d0>
   20dc0:	add	r8, r8, r4
   20dc4:	cmp	r8, r3
   20dc8:	bgt	20ef0 <ftello64@plt+0xe36c>
   20dcc:	ldr	r3, [pc, #644]	; 21058 <ftello64@plt+0xe4d4>
   20dd0:	add	r2, sp, #16
   20dd4:	str	r2, [sp]
   20dd8:	umull	r3, lr, r3, r4
   20ddc:	mov	r3, #0
   20de0:	lsr	lr, lr, #6
   20de4:	mov	r2, r3
   20de8:	rsb	r0, lr, lr, lsl #5
   20dec:	mov	r1, r3
   20df0:	add	r0, lr, r0, lsl #2
   20df4:	str	lr, [sp, #16]
   20df8:	sub	r0, r4, r0, lsl #3
   20dfc:	rsb	ip, r0, r0, lsl #5
   20e00:	add	ip, r0, ip, lsl #2
   20e04:	mov	r0, r3
   20e08:	lsl	ip, ip, #3
   20e0c:	str	ip, [sp, #20]
   20e10:	bl	12548 <select@plt>
   20e14:	b	20cd0 <ftello64@plt+0xe14c>
   20e18:	bl	12848 <__errno_location@plt>
   20e1c:	ldr	r5, [r0]
   20e20:	cmp	r5, #4
   20e24:	bne	20f54 <ftello64@plt+0xe3d0>
   20e28:	mov	r0, #0
   20e2c:	bl	129d4 <gpg_err_set_errno@plt>
   20e30:	mov	r2, #420	; 0x1a4
   20e34:	mov	r1, #193	; 0xc1
   20e38:	ldr	r0, [r6, #4]
   20e3c:	bl	126bc <open64@plt>
   20e40:	cmn	r0, #1
   20e44:	mov	fp, r0
   20e48:	beq	20e18 <ftello64@plt+0xe294>
   20e4c:	bl	127ac <getpid@plt>
   20e50:	ldr	r2, [pc, #516]	; 2105c <ftello64@plt+0xe4d8>
   20e54:	mov	r1, #16
   20e58:	mov	r3, r0
   20e5c:	add	r0, sp, #124	; 0x7c
   20e60:	bl	1295c <gpgrt_snprintf@plt>
   20e64:	add	r1, sp, #124	; 0x7c
   20e68:	mov	r2, #11
   20e6c:	mov	r0, fp
   20e70:	bl	128d8 <write@plt>
   20e74:	cmp	r0, #11
   20e78:	bne	20ea0 <ftello64@plt+0xe31c>
   20e7c:	ldr	r3, [r6, #20]
   20e80:	ldr	r1, [r6, #16]
   20e84:	ldr	r2, [r6, #24]
   20e88:	add	r1, r1, r3
   20e8c:	mov	r0, fp
   20e90:	bl	128d8 <write@plt>
   20e94:	ldr	r3, [r6, #24]
   20e98:	cmp	r0, r3
   20e9c:	beq	20fbc <ftello64@plt+0xe438>
   20ea0:	bl	12848 <__errno_location@plt>
   20ea4:	ldr	r7, [r6, #4]
   20ea8:	mvn	r5, #0
   20eac:	ldr	r4, [r0]
   20eb0:	mov	r0, r4
   20eb4:	bl	1271c <strerror@plt>
   20eb8:	mov	r1, r7
   20ebc:	mov	r2, r0
   20ec0:	ldr	r0, [pc, #408]	; 21060 <ftello64@plt+0xe4dc>
   20ec4:	bl	1ff70 <ftello64@plt+0xd3ec>
   20ec8:	mov	r0, fp
   20ecc:	bl	12b48 <close@plt>
   20ed0:	ldr	r0, [r6, #4]
   20ed4:	bl	125a8 <unlink@plt>
   20ed8:	mov	r0, r4
   20edc:	bl	129d4 <gpg_err_set_errno@plt>
   20ee0:	b	20c9c <ftello64@plt+0xe118>
   20ee4:	mov	r4, #2000	; 0x7d0
   20ee8:	cmp	r7, #0
   20eec:	bgt	20db0 <ftello64@plt+0xe22c>
   20ef0:	ldr	r3, [pc, #364]	; 21064 <ftello64@plt+0xe4e0>
   20ef4:	ldr	r3, [r3]
   20ef8:	cmp	r3, #0
   20efc:	beq	20f88 <ftello64@plt+0xe404>
   20f00:	cmp	r6, r3
   20f04:	beq	20ef4 <ftello64@plt+0xe370>
   20f08:	ldrb	r2, [r3, #8]
   20f0c:	tst	r2, #1
   20f10:	beq	20ef4 <ftello64@plt+0xe370>
   20f14:	ldr	r3, [pc, #332]	; 21068 <ftello64@plt+0xe4e4>
   20f18:	b	20f8c <ftello64@plt+0xe408>
   20f1c:	mov	r4, #50	; 0x32
   20f20:	b	20da8 <ftello64@plt+0xe224>
   20f24:	mov	r9, r5
   20f28:	mov	r3, #0
   20f2c:	b	20d70 <ftello64@plt+0xe1ec>
   20f30:	cmp	r3, #0
   20f34:	beq	20d60 <ftello64@plt+0xe1dc>
   20f38:	ldr	r0, [pc, #300]	; 2106c <ftello64@plt+0xe4e8>
   20f3c:	bl	1ff0c <ftello64@plt+0xd388>
   20f40:	ldrb	r3, [r6, #8]
   20f44:	mov	r5, #0
   20f48:	orr	r3, r3, #1
   20f4c:	strb	r3, [r6, #8]
   20f50:	b	20c9c <ftello64@plt+0xe118>
   20f54:	cmp	r5, #17
   20f58:	beq	20d0c <ftello64@plt+0xe188>
   20f5c:	mov	r0, r5
   20f60:	ldr	r4, [r6, #4]
   20f64:	bl	1271c <strerror@plt>
   20f68:	mov	r1, r4
   20f6c:	mov	r2, r0
   20f70:	ldr	r0, [pc, #248]	; 21070 <ftello64@plt+0xe4ec>
   20f74:	bl	1ff70 <ftello64@plt+0xd3ec>
   20f78:	mov	r0, r5
   20f7c:	mov	r5, fp
   20f80:	bl	129d4 <gpg_err_set_errno@plt>
   20f84:	b	20c9c <ftello64@plt+0xe118>
   20f88:	ldr	r3, [pc, #228]	; 21074 <ftello64@plt+0xe4f0>
   20f8c:	mov	r1, r5
   20f90:	ldr	r2, [pc, #220]	; 21074 <ftello64@plt+0xe4f0>
   20f94:	ldr	r0, [pc, #220]	; 21078 <ftello64@plt+0xe4f4>
   20f98:	bl	1ff0c <ftello64@plt+0xd388>
   20f9c:	mov	r8, #0
   20fa0:	b	20dcc <ftello64@plt+0xe248>
   20fa4:	mov	r1, r5
   20fa8:	ldr	r0, [pc, #204]	; 2107c <ftello64@plt+0xe4f8>
   20fac:	bl	1ff0c <ftello64@plt+0xd388>
   20fb0:	ldr	r0, [r6, #4]
   20fb4:	bl	125a8 <unlink@plt>
   20fb8:	b	20cd0 <ftello64@plt+0xe14c>
   20fbc:	mov	r2, #1
   20fc0:	ldr	r1, [pc, #184]	; 21080 <ftello64@plt+0xe4fc>
   20fc4:	mov	r0, fp
   20fc8:	bl	128d8 <write@plt>
   20fcc:	cmp	r0, #1
   20fd0:	bne	20ea0 <ftello64@plt+0xe31c>
   20fd4:	mov	r0, fp
   20fd8:	bl	12b48 <close@plt>
   20fdc:	subs	r5, r0, #0
   20fe0:	bne	20ea0 <ftello64@plt+0xe31c>
   20fe4:	ldrb	r3, [r6, #8]
   20fe8:	orr	r3, r3, #1
   20fec:	strb	r3, [r6, #8]
   20ff0:	b	20c9c <ftello64@plt+0xe118>
   20ff4:	bl	12848 <__errno_location@plt>
   20ff8:	mvn	r5, #0
   20ffc:	ldr	r4, [r0]
   21000:	mov	r0, r4
   21004:	bl	1271c <strerror@plt>
   21008:	mov	r1, r0
   2100c:	ldr	r0, [pc, #112]	; 21084 <ftello64@plt+0xe500>
   21010:	bl	1ff70 <ftello64@plt+0xd3ec>
   21014:	mov	r0, r4
   21018:	bl	129d4 <gpg_err_set_errno@plt>
   2101c:	b	20c9c <ftello64@plt+0xe118>
   21020:	ldr	r0, [pc, #96]	; 21088 <ftello64@plt+0xe504>
   21024:	bl	1ff0c <ftello64@plt+0xd388>
   21028:	mov	r0, fp
   2102c:	bl	129d4 <gpg_err_set_errno@plt>
   21030:	b	20c9c <ftello64@plt+0xe118>
   21034:	mov	r0, #13
   21038:	bl	129d4 <gpg_err_set_errno@plt>
   2103c:	mvn	r5, #0
   21040:	b	20c9c <ftello64@plt+0xe118>
   21044:	bl	12590 <__stack_chk_fail@plt>
   21048:	andeq	lr, r3, r0, lsl fp
   2104c:	andeq	ip, r2, r0, ror #9
   21050:	andeq	ip, r2, r8, ror r5
   21054:	ldrdeq	r0, [r0], -fp
   21058:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   2105c:	muleq	r2, r4, r3
   21060:	andeq	ip, r2, r0, lsl #10
   21064:	ldrdeq	pc, [r3], -r0
   21068:	ldrdeq	ip, [r2], -r0
   2106c:	muleq	r2, r0, r5
   21070:	andeq	ip, r2, r4, lsl #12
   21074:	andeq	fp, r2, ip, ror #21
   21078:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   2107c:			; <UNDEFINED> instruction: 0x0002c5b0
   21080:	andeq	sp, r2, r8, ror #9
   21084:	andeq	ip, r2, ip, lsr #10
   21088:	andeq	ip, r2, r0, ror #10
   2108c:	push	{r4, r5, r6, lr}
   21090:	sub	sp, sp, #8
   21094:	ldr	r6, [pc, #260]	; 211a0 <ftello64@plt+0xe61c>
   21098:	ldr	r3, [pc, #260]	; 211a4 <ftello64@plt+0xe620>
   2109c:	ldr	r2, [r6]
   210a0:	str	r2, [sp, #4]
   210a4:	ldr	r4, [r3]
   210a8:	cmp	r4, #0
   210ac:	beq	21114 <ftello64@plt+0xe590>
   210b0:	ldrb	r4, [r0, #8]
   210b4:	mov	r5, r0
   210b8:	tst	r4, #2
   210bc:	movne	r4, #0
   210c0:	bne	21114 <ftello64@plt+0xe590>
   210c4:	ands	r4, r4, #1
   210c8:	beq	21130 <ftello64@plt+0xe5ac>
   210cc:	mov	r1, sp
   210d0:	bl	207a0 <ftello64@plt+0xdc1c>
   210d4:	cmn	r0, #1
   210d8:	mov	r4, r0
   210dc:	beq	2115c <ftello64@plt+0xe5d8>
   210e0:	bl	127ac <getpid@plt>
   210e4:	cmp	r4, r0
   210e8:	bne	21140 <ftello64@plt+0xe5bc>
   210ec:	ldr	r3, [sp]
   210f0:	cmp	r3, #0
   210f4:	beq	21140 <ftello64@plt+0xe5bc>
   210f8:	ldr	r0, [r5, #4]
   210fc:	bl	125a8 <unlink@plt>
   21100:	subs	r4, r0, #0
   21104:	bne	21178 <ftello64@plt+0xe5f4>
   21108:	ldrb	r3, [r5, #8]
   2110c:	bic	r3, r3, #1
   21110:	strb	r3, [r5, #8]
   21114:	ldr	r2, [sp, #4]
   21118:	ldr	r3, [r6]
   2111c:	mov	r0, r4
   21120:	cmp	r2, r3
   21124:	bne	2119c <ftello64@plt+0xe618>
   21128:	add	sp, sp, #8
   2112c:	pop	{r4, r5, r6, pc}
   21130:	ldr	r1, [r0, #4]
   21134:	ldr	r0, [pc, #108]	; 211a8 <ftello64@plt+0xe624>
   21138:	bl	200bc <ftello64@plt+0xd538>
   2113c:	b	21114 <ftello64@plt+0xe590>
   21140:	mov	r1, r4
   21144:	ldr	r0, [pc, #96]	; 211ac <ftello64@plt+0xe628>
   21148:	bl	1ff70 <ftello64@plt+0xd3ec>
   2114c:	mov	r0, #13
   21150:	bl	129d4 <gpg_err_set_errno@plt>
   21154:	mvn	r4, #0
   21158:	b	21114 <ftello64@plt+0xe590>
   2115c:	bl	12848 <__errno_location@plt>
   21160:	ldr	r5, [r0]
   21164:	ldr	r0, [pc, #68]	; 211b0 <ftello64@plt+0xe62c>
   21168:	bl	1ff70 <ftello64@plt+0xd3ec>
   2116c:	mov	r0, r5
   21170:	bl	129d4 <gpg_err_set_errno@plt>
   21174:	b	21114 <ftello64@plt+0xe590>
   21178:	bl	12848 <__errno_location@plt>
   2117c:	ldr	r1, [r5, #4]
   21180:	mvn	r4, #0
   21184:	ldr	r5, [r0]
   21188:	ldr	r0, [pc, #36]	; 211b4 <ftello64@plt+0xe630>
   2118c:	bl	1ff70 <ftello64@plt+0xd3ec>
   21190:	mov	r0, r5
   21194:	bl	129d4 <gpg_err_set_errno@plt>
   21198:	b	21114 <ftello64@plt+0xe590>
   2119c:	bl	12590 <__stack_chk_fail@plt>
   211a0:	andeq	lr, r3, r0, lsl fp
   211a4:	ldrdeq	pc, [r3], -r0
   211a8:	andeq	ip, r2, r4, lsr r6
   211ac:	andeq	ip, r2, r4, ror r6
   211b0:	andeq	ip, r2, r0, asr r6
   211b4:	muleq	r2, ip, r6
   211b8:	mvn	r2, #0
   211bc:	b	129a4 <__explicit_bzero_chk@plt>
   211c0:	push	{r4, r5, r6, lr}
   211c4:	sub	sp, sp, #216	; 0xd8
   211c8:	ldr	r4, [pc, #160]	; 21270 <ftello64@plt+0xe6ec>
   211cc:	mov	r5, r0
   211d0:	mov	r6, r1
   211d4:	ldr	r3, [r4]
   211d8:	str	r3, [sp, #212]	; 0xd4
   211dc:	bl	1bcec <ftello64@plt+0x9168>
   211e0:	cmp	r0, #0
   211e4:	moveq	r0, #1
   211e8:	bne	21204 <ftello64@plt+0xe680>
   211ec:	ldr	r2, [sp, #212]	; 0xd4
   211f0:	ldr	r3, [r4]
   211f4:	cmp	r2, r3
   211f8:	bne	2126c <ftello64@plt+0xe6e8>
   211fc:	add	sp, sp, #216	; 0xd8
   21200:	pop	{r4, r5, r6, pc}
   21204:	mov	r1, r5
   21208:	mov	r2, sp
   2120c:	mov	r0, #3
   21210:	bl	12ae8 <__xstat64@plt>
   21214:	cmp	r0, #0
   21218:	beq	21224 <ftello64@plt+0xe6a0>
   2121c:	mov	r0, #0
   21220:	b	211ec <ftello64@plt+0xe668>
   21224:	mov	r1, r6
   21228:	add	r2, sp, #104	; 0x68
   2122c:	mov	r0, #3
   21230:	bl	12ae8 <__xstat64@plt>
   21234:	cmp	r0, #0
   21238:	bne	2121c <ftello64@plt+0xe698>
   2123c:	ldrd	r0, [sp]
   21240:	ldrd	r2, [sp, #104]	; 0x68
   21244:	cmp	r1, r3
   21248:	cmpeq	r0, r2
   2124c:	bne	2121c <ftello64@plt+0xe698>
   21250:	ldrd	r0, [sp, #96]	; 0x60
   21254:	ldrd	r2, [sp, #200]	; 0xc8
   21258:	cmp	r1, r3
   2125c:	cmpeq	r0, r2
   21260:	moveq	r0, #1
   21264:	movne	r0, #0
   21268:	b	211ec <ftello64@plt+0xe668>
   2126c:	bl	12590 <__stack_chk_fail@plt>
   21270:	andeq	lr, r3, r0, lsl fp
   21274:	push	{r4, r5, r6, lr}
   21278:	ldr	r5, [pc, #44]	; 212ac <ftello64@plt+0xe728>
   2127c:	ldr	r3, [r5]
   21280:	cmp	r3, #0
   21284:	popeq	{r4, r5, r6, pc}
   21288:	ldr	r4, [r3]
   2128c:	ldr	r3, [r3, #4]
   21290:	blx	r3
   21294:	ldr	r0, [r5]
   21298:	bl	124a0 <free@plt>
   2129c:	subs	r3, r4, #0
   212a0:	str	r4, [r5]
   212a4:	bne	21288 <ftello64@plt+0xe704>
   212a8:	pop	{r4, r5, r6, pc}
   212ac:	ldrdeq	pc, [r3], -ip
   212b0:	sub	r2, r0, #1
   212b4:	cmp	r2, #1
   212b8:	bhi	212fc <ftello64@plt+0xe778>
   212bc:	cmp	r1, #0
   212c0:	push	{r4, lr}
   212c4:	mov	r4, r1
   212c8:	beq	212e8 <ftello64@plt+0xe764>
   212cc:	cmp	r0, #1
   212d0:	movne	r0, #2
   212d4:	bl	12794 <_gpgrt_get_std_stream@plt>
   212d8:	mov	r1, r0
   212dc:	mov	r0, r4
   212e0:	pop	{r4, lr}
   212e4:	b	12944 <gpgrt_fputs@plt>
   212e8:	cmp	r0, #1
   212ec:	movne	r0, #2
   212f0:	bl	12794 <_gpgrt_get_std_stream@plt>
   212f4:	pop	{r4, lr}
   212f8:	b	125cc <gpgrt_fflush@plt>
   212fc:	mvn	r0, #0
   21300:	bx	lr
   21304:	push	{r4, r5, r6, lr}
   21308:	ldr	r6, [pc, #84]	; 21364 <ftello64@plt+0xe7e0>
   2130c:	ldr	r5, [r6]
   21310:	cmp	r5, #0
   21314:	beq	21344 <ftello64@plt+0xe7c0>
   21318:	ldr	r3, [r5, #4]
   2131c:	cmp	r0, r3
   21320:	popeq	{r4, r5, r6, pc}
   21324:	mov	r3, r5
   21328:	b	21338 <ftello64@plt+0xe7b4>
   2132c:	ldr	r2, [r3, #4]
   21330:	cmp	r2, r0
   21334:	popeq	{r4, r5, r6, pc}
   21338:	ldr	r3, [r3]
   2133c:	cmp	r3, #0
   21340:	bne	2132c <ftello64@plt+0xe7a8>
   21344:	mov	r4, r0
   21348:	mov	r0, #8
   2134c:	bl	126f8 <malloc@plt>
   21350:	cmp	r0, #0
   21354:	strne	r0, [r6]
   21358:	strne	r4, [r0, #4]
   2135c:	strne	r5, [r0]
   21360:	pop	{r4, r5, r6, pc}
   21364:	ldrdeq	pc, [r3], -ip
   21368:	bx	lr
   2136c:	ldr	r3, [pc, #136]	; 213fc <ftello64@plt+0xe878>
   21370:	push	{r4, r5, r6, lr}
   21374:	str	r0, [r3, #4]
   21378:	ldr	r0, [pc, #128]	; 21400 <ftello64@plt+0xe87c>
   2137c:	bl	2ab5c <ftello64@plt+0x17fd8>
   21380:	mov	r0, #0
   21384:	bl	29c88 <ftello64@plt+0x17104>
   21388:	ldr	r0, [pc, #116]	; 21404 <ftello64@plt+0xe880>
   2138c:	bl	12668 <gcry_check_version@plt>
   21390:	subs	r4, r0, #0
   21394:	beq	213d0 <ftello64@plt+0xe84c>
   21398:	bl	12a28 <gpg_err_init@plt>
   2139c:	ldr	r0, [pc, #100]	; 21408 <ftello64@plt+0xe884>
   213a0:	bl	1259c <gpgrt_set_alloc_func@plt>
   213a4:	mov	r0, #0
   213a8:	bl	12794 <_gpgrt_get_std_stream@plt>
   213ac:	mov	r0, #1
   213b0:	bl	12794 <_gpgrt_get_std_stream@plt>
   213b4:	mov	r0, #2
   213b8:	bl	12794 <_gpgrt_get_std_stream@plt>
   213bc:	ldr	r0, [pc, #72]	; 2140c <ftello64@plt+0xe888>
   213c0:	bl	1ce7c <ftello64@plt+0xa2f8>
   213c4:	ldr	r0, [pc, #68]	; 21410 <ftello64@plt+0xe88c>
   213c8:	pop	{r4, r5, r6, lr}
   213cc:	b	1fca8 <ftello64@plt+0xd124>
   213d0:	mov	r2, #5
   213d4:	ldr	r1, [pc, #56]	; 21414 <ftello64@plt+0xe890>
   213d8:	bl	12584 <dcgettext@plt>
   213dc:	mov	r5, r0
   213e0:	mov	r0, r4
   213e4:	bl	12668 <gcry_check_version@plt>
   213e8:	ldr	r2, [pc, #20]	; 21404 <ftello64@plt+0xe880>
   213ec:	ldr	r1, [pc, #36]	; 21418 <ftello64@plt+0xe894>
   213f0:	mov	r3, r0
   213f4:	mov	r0, r5
   213f8:	bl	1fff4 <ftello64@plt+0xd470>
   213fc:	ldrdeq	pc, [r3], -ip
   21400:	andeq	r1, r2, r4, ror r2
   21404:	andeq	ip, r2, ip, asr #13
   21408:	andeq	r2, r1, ip, lsr #18
   2140c:			; <UNDEFINED> instruction: 0x000212b0
   21410:	andeq	r2, r2, r8, lsl #16
   21414:	ldrdeq	ip, [r2], -r4
   21418:	strdeq	ip, [r2], -r8
   2141c:	andeq	r0, r0, r0
   21420:	ldrb	r3, [r0, #1]
   21424:	mov	r2, r0
   21428:	cmp	r3, #0
   2142c:	beq	214d8 <ftello64@plt+0xe954>
   21430:	ldrb	r1, [r0, #2]
   21434:	cmp	r3, #114	; 0x72
   21438:	movne	r0, #0
   2143c:	moveq	r0, #256	; 0x100
   21440:	cmp	r1, #0
   21444:	bxeq	lr
   21448:	ldrb	r3, [r2, #3]
   2144c:	cmp	r1, #119	; 0x77
   21450:	orreq	r0, r0, #128	; 0x80
   21454:	cmp	r3, #0
   21458:	bxeq	lr
   2145c:	cmp	r3, #120	; 0x78
   21460:	ldrb	r3, [r2, #4]
   21464:	orreq	r0, r0, #64	; 0x40
   21468:	cmp	r3, #0
   2146c:	bxeq	lr
   21470:	cmp	r3, #114	; 0x72
   21474:	ldrb	r3, [r2, #5]
   21478:	orreq	r0, r0, #32
   2147c:	cmp	r3, #0
   21480:	bxeq	lr
   21484:	cmp	r3, #119	; 0x77
   21488:	ldrb	r3, [r2, #6]
   2148c:	orreq	r0, r0, #16
   21490:	cmp	r3, #0
   21494:	bxeq	lr
   21498:	cmp	r3, #120	; 0x78
   2149c:	ldrb	r3, [r2, #7]
   214a0:	orreq	r0, r0, #8
   214a4:	cmp	r3, #0
   214a8:	bxeq	lr
   214ac:	cmp	r3, #114	; 0x72
   214b0:	ldrb	r3, [r2, #8]
   214b4:	orreq	r0, r0, #4
   214b8:	cmp	r3, #0
   214bc:	bxeq	lr
   214c0:	cmp	r3, #119	; 0x77
   214c4:	ldrb	r3, [r2, #9]
   214c8:	orreq	r0, r0, #2
   214cc:	cmp	r3, #120	; 0x78
   214d0:	orreq	r0, r0, #1
   214d4:	bx	lr
   214d8:	mov	r0, r3
   214dc:	bx	lr
   214e0:	bx	lr
   214e4:	push	{r4, r5, lr}
   214e8:	sub	sp, sp, #28
   214ec:	ldr	r4, [pc, #160]	; 21594 <ftello64@plt+0xea10>
   214f0:	mov	r1, sp
   214f4:	mov	r0, #4
   214f8:	ldr	r3, [r4]
   214fc:	str	r3, [sp, #20]
   21500:	bl	125b4 <getrlimit64@plt>
   21504:	mov	r1, sp
   21508:	cmp	r0, #0
   2150c:	movne	r2, #0
   21510:	movne	r3, #0
   21514:	mov	r0, #4
   21518:	strdne	r2, [sp, #8]
   2151c:	mov	r2, #0
   21520:	mov	r3, #0
   21524:	strd	r2, [sp]
   21528:	bl	12434 <setrlimit64@plt>
   2152c:	cmp	r0, #0
   21530:	beq	21550 <ftello64@plt+0xe9cc>
   21534:	bl	12848 <__errno_location@plt>
   21538:	ldr	r3, [r0]
   2153c:	mov	r5, r0
   21540:	sub	r3, r3, #22
   21544:	bics	r3, r3, #16
   21548:	moveq	r0, #1
   2154c:	bne	2156c <ftello64@plt+0xe9e8>
   21550:	ldr	r2, [sp, #20]
   21554:	ldr	r3, [r4]
   21558:	cmp	r2, r3
   2155c:	bne	21568 <ftello64@plt+0xe9e4>
   21560:	add	sp, sp, #28
   21564:	pop	{r4, r5, pc}
   21568:	bl	12590 <__stack_chk_fail@plt>
   2156c:	ldr	r1, [pc, #36]	; 21598 <ftello64@plt+0xea14>
   21570:	mov	r2, #5
   21574:	mov	r0, #0
   21578:	bl	12584 <dcgettext@plt>
   2157c:	mov	r4, r0
   21580:	ldr	r0, [r5]
   21584:	bl	1271c <strerror@plt>
   21588:	mov	r1, r0
   2158c:	mov	r0, r4
   21590:	bl	1fff4 <ftello64@plt+0xd470>
   21594:	andeq	lr, r3, r0, lsl fp
   21598:	andeq	ip, r2, r4, asr #14
   2159c:	push	{r4, lr}
   215a0:	sub	sp, sp, #24
   215a4:	ldr	r4, [pc, #76]	; 215f8 <ftello64@plt+0xea74>
   215a8:	mov	r1, sp
   215ac:	mov	r0, #4
   215b0:	ldr	r3, [r4]
   215b4:	str	r3, [sp, #20]
   215b8:	bl	125b4 <getrlimit64@plt>
   215bc:	cmp	r0, #0
   215c0:	bne	215d8 <ftello64@plt+0xea54>
   215c4:	ldrd	r2, [sp, #8]
   215c8:	mov	r1, sp
   215cc:	mov	r0, #4
   215d0:	strd	r2, [sp]
   215d4:	bl	12434 <setrlimit64@plt>
   215d8:	ldr	r2, [sp, #20]
   215dc:	ldr	r3, [r4]
   215e0:	mov	r0, #1
   215e4:	cmp	r2, r3
   215e8:	bne	215f4 <ftello64@plt+0xea70>
   215ec:	add	sp, sp, #24
   215f0:	pop	{r4, pc}
   215f4:	bl	12590 <__stack_chk_fail@plt>
   215f8:	andeq	lr, r3, r0, lsl fp
   215fc:	ldr	r3, [pc, #8]	; 2160c <ftello64@plt+0xea88>
   21600:	mov	r2, #1
   21604:	str	r2, [r3]
   21608:	bx	lr
   2160c:	andeq	pc, r3, r4, ror #3
   21610:	push	{r4, r5, r6, lr}
   21614:	mov	r5, r0
   21618:	ldr	r4, [pc, #48]	; 21650 <ftello64@plt+0xeacc>
   2161c:	ldr	r3, [r4, #4]
   21620:	cmp	r3, #0
   21624:	beq	21638 <ftello64@plt+0xeab4>
   21628:	mov	r3, #8
   2162c:	str	r3, [r5]
   21630:	ldr	r0, [pc, #28]	; 21654 <ftello64@plt+0xead0>
   21634:	pop	{r4, r5, r6, pc}
   21638:	mov	r1, #8
   2163c:	add	r0, r4, r1
   21640:	bl	12a58 <gcry_create_nonce@plt>
   21644:	mov	r3, #1
   21648:	str	r3, [r4, #4]
   2164c:	b	21628 <ftello64@plt+0xeaa4>
   21650:	andeq	pc, r3, r4, ror #3
   21654:	andeq	pc, r3, ip, ror #3
   21658:	push	{r4, lr}
   2165c:	sub	sp, sp, #8
   21660:	ldr	r4, [pc, #48]	; 21698 <ftello64@plt+0xeb14>
   21664:	mov	r0, sp
   21668:	mov	r1, #4
   2166c:	ldr	r3, [r4]
   21670:	str	r3, [sp, #4]
   21674:	bl	12a58 <gcry_create_nonce@plt>
   21678:	ldr	r2, [sp, #4]
   2167c:	ldr	r3, [r4]
   21680:	ldr	r0, [sp]
   21684:	cmp	r2, r3
   21688:	bne	21694 <ftello64@plt+0xeb10>
   2168c:	add	sp, sp, #8
   21690:	pop	{r4, pc}
   21694:	bl	12590 <__stack_chk_fail@plt>
   21698:	andeq	lr, r3, r0, lsl fp
   2169c:	b	12554 <sleep@plt>
   216a0:	push	{r4, r5, r6, lr}
   216a4:	sub	sp, sp, #24
   216a8:	ldr	r6, [pc, #144]	; 21740 <ftello64@plt+0xebbc>
   216ac:	cmp	r0, #0
   216b0:	ldr	r3, [r6]
   216b4:	str	r3, [sp, #20]
   216b8:	beq	21724 <ftello64@plt+0xeba0>
   216bc:	ldr	r3, [pc, #128]	; 21744 <ftello64@plt+0xebc0>
   216c0:	add	r5, sp, #12
   216c4:	add	r4, sp, #4
   216c8:	umull	r2, r3, r3, r0
   216cc:	lsr	r3, r3, #18
   216d0:	str	r3, [sp, #4]
   216d4:	rsb	r2, r3, r3, lsl #5
   216d8:	rsb	r2, r2, r2, lsl #6
   216dc:	add	r3, r3, r2, lsl #3
   216e0:	sub	r0, r0, r3, lsl #6
   216e4:	rsb	r3, r0, r0, lsl #5
   216e8:	add	r0, r0, r3, lsl #2
   216ec:	lsl	r0, r0, #3
   216f0:	str	r0, [sp, #8]
   216f4:	b	21710 <ftello64@plt+0xeb8c>
   216f8:	bl	12848 <__errno_location@plt>
   216fc:	ldr	r3, [r0]
   21700:	cmp	r3, #4
   21704:	bne	21724 <ftello64@plt+0xeba0>
   21708:	ldm	r5, {r0, r1}
   2170c:	stm	r4, {r0, r1}
   21710:	mov	r1, r5
   21714:	mov	r0, r4
   21718:	bl	124b8 <nanosleep@plt>
   2171c:	cmp	r0, #0
   21720:	blt	216f8 <ftello64@plt+0xeb74>
   21724:	ldr	r2, [sp, #20]
   21728:	ldr	r3, [r6]
   2172c:	cmp	r2, r3
   21730:	bne	2173c <ftello64@plt+0xebb8>
   21734:	add	sp, sp, #24
   21738:	pop	{r4, r5, r6, pc}
   2173c:	bl	12590 <__stack_chk_fail@plt>
   21740:	andeq	lr, r3, r0, lsl fp
   21744:	tstmi	fp, #2096	; 0x830
   21748:	bx	lr
   2174c:	bx	lr
   21750:	ldr	r3, [pc, #184]	; 21810 <ftello64@plt+0xec8c>
   21754:	ldr	r3, [r3]
   21758:	cmp	r3, #0
   2175c:	cmpne	r0, #0
   21760:	beq	21808 <ftello64@plt+0xec84>
   21764:	ldrb	r3, [r0]
   21768:	cmp	r3, #45	; 0x2d
   2176c:	bne	21808 <ftello64@plt+0xec84>
   21770:	ldrb	r3, [r0, #1]
   21774:	cmp	r3, #38	; 0x26
   21778:	bne	21808 <ftello64@plt+0xec84>
   2177c:	ldrb	r3, [r0, #2]
   21780:	add	r0, r0, #2
   21784:	sub	r1, r3, #48	; 0x30
   21788:	cmp	r1, #9
   2178c:	bhi	217e0 <ftello64@plt+0xec5c>
   21790:	mov	ip, r0
   21794:	push	{lr}		; (str lr, [sp, #-4]!)
   21798:	ldrb	r3, [ip, #1]!
   2179c:	sub	lr, r3, #48	; 0x30
   217a0:	cmp	lr, #9
   217a4:	bls	21798 <ftello64@plt+0xec14>
   217a8:	cmp	r3, #0
   217ac:	bne	217d8 <ftello64@plt+0xec54>
   217b0:	cmp	r2, #0
   217b4:	beq	217c8 <ftello64@plt+0xec44>
   217b8:	mov	r1, r3
   217bc:	mov	r2, #10
   217c0:	pop	{lr}		; (ldr lr, [sp], #4)
   217c4:	b	12404 <strtol@plt>
   217c8:	mov	r1, r2
   217cc:	pop	{lr}		; (ldr lr, [sp], #4)
   217d0:	mov	r2, #10
   217d4:	b	12404 <strtol@plt>
   217d8:	mvn	r0, #0
   217dc:	pop	{pc}		; (ldr pc, [sp], #4)
   217e0:	cmp	r3, #0
   217e4:	bne	21808 <ftello64@plt+0xec84>
   217e8:	cmp	r2, #0
   217ec:	beq	217fc <ftello64@plt+0xec78>
   217f0:	mov	r1, r3
   217f4:	mov	r2, #10
   217f8:	b	12404 <strtol@plt>
   217fc:	mov	r1, r2
   21800:	mov	r2, #10
   21804:	b	12404 <strtol@plt>
   21808:	mvn	r0, #0
   2180c:	bx	lr
   21810:	andeq	pc, r3, r4, ror #3
   21814:	b	125f0 <tmpfile64@plt>
   21818:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2181c:	mov	r1, #1
   21820:	mov	r8, r0
   21824:	mov	r0, #0
   21828:	bl	12974 <fcntl64@plt>
   2182c:	cmn	r0, #1
   21830:	beq	21974 <ftello64@plt+0xedf0>
   21834:	mov	r6, #0
   21838:	mov	r1, #1
   2183c:	mov	r0, r1
   21840:	bl	12974 <fcntl64@plt>
   21844:	cmn	r0, #1
   21848:	beq	219a0 <ftello64@plt+0xee1c>
   2184c:	mov	r4, #0
   21850:	mov	r1, #1
   21854:	mov	r0, #2
   21858:	bl	12974 <fcntl64@plt>
   2185c:	cmn	r0, #1
   21860:	beq	218d0 <ftello64@plt+0xed4c>
   21864:	ldr	r3, [pc, #392]	; 219f4 <ftello64@plt+0xee70>
   21868:	cmp	r4, #2
   2186c:	cmpne	r6, #2
   21870:	moveq	r7, #1
   21874:	ldr	r5, [r3]
   21878:	movne	r7, #0
   2187c:	mov	r9, #0
   21880:	cmp	r5, #0
   21884:	beq	218c4 <ftello64@plt+0xed40>
   21888:	cmp	r6, #1
   2188c:	beq	2191c <ftello64@plt+0xed98>
   21890:	cmp	r4, #1
   21894:	beq	21938 <ftello64@plt+0xedb4>
   21898:	cmp	r9, #1
   2189c:	beq	21954 <ftello64@plt+0xedd0>
   218a0:	cmp	r7, #0
   218a4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   218a8:	mov	r3, r8
   218ac:	mov	r0, r5
   218b0:	ldr	r2, [pc, #320]	; 219f8 <ftello64@plt+0xee74>
   218b4:	mov	r1, #1
   218b8:	bl	128fc <__fprintf_chk@plt>
   218bc:	mov	r0, #3
   218c0:	bl	127b8 <exit@plt>
   218c4:	cmp	r7, #0
   218c8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   218cc:	b	218bc <ftello64@plt+0xed38>
   218d0:	bl	12848 <__errno_location@plt>
   218d4:	ldr	r3, [r0]
   218d8:	cmp	r3, #9
   218dc:	bne	21864 <ftello64@plt+0xece0>
   218e0:	mov	r1, #1
   218e4:	ldr	r0, [pc, #272]	; 219fc <ftello64@plt+0xee78>
   218e8:	bl	126bc <open64@plt>
   218ec:	cmp	r0, #2
   218f0:	beq	219cc <ftello64@plt+0xee48>
   218f4:	cmp	r4, #0
   218f8:	bne	218bc <ftello64@plt+0xed38>
   218fc:	ldr	r3, [pc, #252]	; 21a00 <ftello64@plt+0xee7c>
   21900:	ldr	r5, [r3]
   21904:	cmp	r5, #0
   21908:	beq	218bc <ftello64@plt+0xed38>
   2190c:	cmp	r6, #1
   21910:	bne	218a8 <ftello64@plt+0xed24>
   21914:	mov	r7, r6
   21918:	mov	r9, #2
   2191c:	mov	r3, r8
   21920:	ldr	r2, [pc, #220]	; 21a04 <ftello64@plt+0xee80>
   21924:	mov	r1, #1
   21928:	mov	r0, r5
   2192c:	bl	128fc <__fprintf_chk@plt>
   21930:	cmp	r4, #1
   21934:	bne	21898 <ftello64@plt+0xed14>
   21938:	mov	r1, r4
   2193c:	mov	r3, r8
   21940:	ldr	r2, [pc, #192]	; 21a08 <ftello64@plt+0xee84>
   21944:	mov	r0, r5
   21948:	bl	128fc <__fprintf_chk@plt>
   2194c:	cmp	r9, #1
   21950:	bne	218a0 <ftello64@plt+0xed1c>
   21954:	mov	r1, r9
   21958:	mov	r3, r8
   2195c:	ldr	r2, [pc, #168]	; 21a0c <ftello64@plt+0xee88>
   21960:	mov	r0, r5
   21964:	bl	128fc <__fprintf_chk@plt>
   21968:	cmp	r7, #0
   2196c:	bne	218a8 <ftello64@plt+0xed24>
   21970:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21974:	bl	12848 <__errno_location@plt>
   21978:	ldr	r3, [r0]
   2197c:	cmp	r3, #9
   21980:	bne	21834 <ftello64@plt+0xecb0>
   21984:	mov	r1, #0
   21988:	ldr	r0, [pc, #108]	; 219fc <ftello64@plt+0xee78>
   2198c:	bl	126bc <open64@plt>
   21990:	cmp	r0, #0
   21994:	moveq	r6, #1
   21998:	movne	r6, #2
   2199c:	b	21838 <ftello64@plt+0xecb4>
   219a0:	bl	12848 <__errno_location@plt>
   219a4:	ldr	r3, [r0]
   219a8:	cmp	r3, #9
   219ac:	bne	2184c <ftello64@plt+0xecc8>
   219b0:	mov	r1, #1
   219b4:	ldr	r0, [pc, #64]	; 219fc <ftello64@plt+0xee78>
   219b8:	bl	126bc <open64@plt>
   219bc:	cmp	r0, #1
   219c0:	mov	r4, r0
   219c4:	movne	r4, #2
   219c8:	b	21850 <ftello64@plt+0xeccc>
   219cc:	cmp	r4, #2
   219d0:	cmpne	r6, #2
   219d4:	moveq	r7, #1
   219d8:	movne	r7, #0
   219dc:	cmp	r4, #0
   219e0:	bne	218c4 <ftello64@plt+0xed40>
   219e4:	ldr	r3, [pc, #20]	; 21a00 <ftello64@plt+0xee7c>
   219e8:	mov	r9, #1
   219ec:	ldr	r5, [r3]
   219f0:	b	21880 <ftello64@plt+0xecfc>
   219f4:	andeq	pc, r3, r0, lsr r1	; <UNPREDICTABLE>
   219f8:	andeq	ip, r2, r8, ror #15
   219fc:	andeq	ip, r2, r4, ror #14
   21a00:	andeq	pc, r3, ip, lsr r1	; <UNPREDICTABLE>
   21a04:	andeq	ip, r2, r0, ror r7
   21a08:	muleq	r2, r8, r7
   21a0c:	andeq	ip, r2, r0, asr #15
   21a10:	subs	r2, r0, #0
   21a14:	bxne	lr
   21a18:	ldr	r1, [pc, #4]	; 21a24 <ftello64@plt+0xeea0>
   21a1c:	ldr	r0, [pc, #4]	; 21a28 <ftello64@plt+0xeea4>
   21a20:	b	1ff0c <ftello64@plt+0xd388>
   21a24:	andeq	ip, r2, r8, lsr #16
   21a28:	andeq	ip, r2, ip, asr #16
   21a2c:	b	12a34 <remove@plt>
   21a30:	push	{r4, r5, r6, r7, r8, lr}
   21a34:	subs	r8, r2, #0
   21a38:	mov	r6, r0
   21a3c:	mov	r7, r1
   21a40:	beq	21af4 <ftello64@plt+0xef70>
   21a44:	ldr	r3, [r8]
   21a48:	cmp	r3, #0
   21a4c:	bne	21aec <ftello64@plt+0xef68>
   21a50:	mov	r1, r7
   21a54:	mov	r0, r6
   21a58:	bl	12770 <rename@plt>
   21a5c:	cmp	r0, #0
   21a60:	bne	21a70 <ftello64@plt+0xeeec>
   21a64:	mov	r4, #0
   21a68:	mov	r0, r4
   21a6c:	pop	{r4, r5, r6, r7, r8, pc}
   21a70:	ldr	r3, [pc, #184]	; 21b30 <ftello64@plt+0xefac>
   21a74:	ldr	r4, [r3]
   21a78:	bl	1280c <gpg_err_code_from_syserror@plt>
   21a7c:	cmp	r0, #0
   21a80:	beq	21a64 <ftello64@plt+0xeee0>
   21a84:	ldr	r3, [r8]
   21a88:	lsl	r4, r4, #24
   21a8c:	and	r4, r4, #2130706432	; 0x7f000000
   21a90:	uxth	r0, r0
   21a94:	cmp	r3, #0
   21a98:	orr	r4, r4, r0
   21a9c:	beq	21b24 <ftello64@plt+0xefa0>
   21aa0:	cmp	r4, #0
   21aa4:	beq	21a64 <ftello64@plt+0xeee0>
   21aa8:	bl	29100 <ftello64@plt+0x1657c>
   21aac:	mov	r3, #0
   21ab0:	str	r3, [r8]
   21ab4:	mov	r2, #5
   21ab8:	ldr	r1, [pc, #116]	; 21b34 <ftello64@plt+0xefb0>
   21abc:	mov	r0, #0
   21ac0:	bl	12584 <dcgettext@plt>
   21ac4:	mov	r5, r0
   21ac8:	mov	r0, r4
   21acc:	bl	129f8 <gpg_strerror@plt>
   21ad0:	mov	r2, r7
   21ad4:	mov	r1, r6
   21ad8:	mov	r3, r0
   21adc:	mov	r0, r5
   21ae0:	bl	1ff70 <ftello64@plt+0xd3ec>
   21ae4:	mov	r0, r4
   21ae8:	pop	{r4, r5, r6, r7, r8, pc}
   21aec:	bl	2908c <ftello64@plt+0x16508>
   21af0:	b	21a50 <ftello64@plt+0xeecc>
   21af4:	bl	12770 <rename@plt>
   21af8:	cmp	r0, #0
   21afc:	beq	21a64 <ftello64@plt+0xeee0>
   21b00:	ldr	r3, [pc, #40]	; 21b30 <ftello64@plt+0xefac>
   21b04:	ldr	r4, [r3]
   21b08:	bl	1280c <gpg_err_code_from_syserror@plt>
   21b0c:	cmp	r0, #0
   21b10:	beq	21a64 <ftello64@plt+0xeee0>
   21b14:	lsl	r4, r4, #24
   21b18:	and	r4, r4, #2130706432	; 0x7f000000
   21b1c:	uxth	r0, r0
   21b20:	orr	r4, r4, r0
   21b24:	cmp	r4, #0
   21b28:	bne	21ab4 <ftello64@plt+0xef30>
   21b2c:	b	21a64 <ftello64@plt+0xeee0>
   21b30:	andeq	pc, r3, r0, ror #3
   21b34:	andeq	ip, r2, ip, ror #16
   21b38:	subs	r3, r1, #0
   21b3c:	push	{r4, lr}
   21b40:	moveq	r1, r3
   21b44:	mov	r4, r0
   21b48:	beq	21b64 <ftello64@plt+0xefe0>
   21b4c:	ldrb	r1, [r3]
   21b50:	cmp	r1, #0
   21b54:	beq	21b64 <ftello64@plt+0xefe0>
   21b58:	mov	r0, r3
   21b5c:	bl	21420 <ftello64@plt+0xe89c>
   21b60:	mov	r1, r0
   21b64:	mov	r0, r4
   21b68:	pop	{r4, lr}
   21b6c:	b	12878 <mkdir@plt>
   21b70:	b	125fc <chdir@plt>
   21b74:	subs	r3, r1, #0
   21b78:	push	{r4, lr}
   21b7c:	moveq	r1, r3
   21b80:	mov	r4, r0
   21b84:	beq	21ba0 <ftello64@plt+0xf01c>
   21b88:	ldrb	r1, [r3]
   21b8c:	cmp	r1, #0
   21b90:	beq	21ba0 <ftello64@plt+0xf01c>
   21b94:	mov	r0, r3
   21b98:	bl	21420 <ftello64@plt+0xe89c>
   21b9c:	mov	r1, r0
   21ba0:	mov	r0, r4
   21ba4:	pop	{r4, lr}
   21ba8:	b	12ad0 <chmod@plt>
   21bac:	ldr	r3, [pc, #476]	; 21d90 <ftello64@plt+0xf20c>
   21bb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21bb4:	sub	sp, sp, #28
   21bb8:	ldr	r3, [r3]
   21bbc:	mov	r9, r0
   21bc0:	str	r3, [sp, #20]
   21bc4:	bl	127dc <strlen@plt>
   21bc8:	cmp	r0, #5
   21bcc:	bls	21d64 <ftello64@plt+0xf1e0>
   21bd0:	sub	r0, r0, #6
   21bd4:	add	r6, r9, r0
   21bd8:	mov	r0, r6
   21bdc:	ldr	r1, [pc, #432]	; 21d94 <ftello64@plt+0xf210>
   21be0:	bl	123ec <strcmp@plt>
   21be4:	cmp	r0, #0
   21be8:	bne	21d64 <ftello64@plt+0xf1e0>
   21bec:	bl	12848 <__errno_location@plt>
   21bf0:	mov	r1, #8
   21bf4:	ldr	r8, [pc, #412]	; 21d98 <ftello64@plt+0xf214>
   21bf8:	ldr	r7, [pc, #412]	; 21d9c <ftello64@plt+0xf218>
   21bfc:	ldr	fp, [pc, #412]	; 21da0 <ftello64@plt+0xf21c>
   21c00:	mov	sl, r0
   21c04:	add	r0, sp, r1
   21c08:	ldr	r3, [sl]
   21c0c:	str	r3, [sp, #4]
   21c10:	bl	12a58 <gcry_create_nonce@plt>
   21c14:	ldrd	r4, [sp, #8]
   21c18:	b	21c44 <ftello64@plt+0xf0c0>
   21c1c:	ldr	r0, [sl]
   21c20:	cmp	r0, #17
   21c24:	bne	21d74 <ftello64@plt+0xf1f0>
   21c28:	ldrd	r4, [sp, #8]
   21c2c:	ldr	r3, [pc, #368]	; 21da4 <ftello64@plt+0xf220>
   21c30:	adds	r4, r4, r3
   21c34:	adc	r5, r5, #0
   21c38:	subs	r8, r8, #1
   21c3c:	strd	r4, [sp, #8]
   21c40:	beq	21d68 <ftello64@plt+0xf1e4>
   21c44:	mov	r2, #62	; 0x3e
   21c48:	mov	r3, #0
   21c4c:	mov	r0, r4
   21c50:	mov	r1, r5
   21c54:	bl	2a984 <ftello64@plt+0x17e00>
   21c58:	mov	r3, #0
   21c5c:	mov	r0, r4
   21c60:	mov	r1, r5
   21c64:	ldrb	ip, [r7, r2]
   21c68:	mov	r2, #62	; 0x3e
   21c6c:	strb	ip, [r6]
   21c70:	bl	2a984 <ftello64@plt+0x17e00>
   21c74:	mov	r2, #62	; 0x3e
   21c78:	mov	r3, #0
   21c7c:	bl	2a984 <ftello64@plt+0x17e00>
   21c80:	mov	r3, #0
   21c84:	mov	r0, r4
   21c88:	mov	r1, r5
   21c8c:	ldrb	ip, [r7, r2]
   21c90:	ldr	r2, [pc, #272]	; 21da8 <ftello64@plt+0xf224>
   21c94:	strb	ip, [r6, #1]
   21c98:	bl	2a984 <ftello64@plt+0x17e00>
   21c9c:	mov	r2, #62	; 0x3e
   21ca0:	mov	r3, #0
   21ca4:	bl	2a984 <ftello64@plt+0x17e00>
   21ca8:	mov	r3, #0
   21cac:	mov	r0, r4
   21cb0:	mov	r1, r5
   21cb4:	ldrb	ip, [r7, r2]
   21cb8:	ldr	r2, [pc, #216]	; 21d98 <ftello64@plt+0xf214>
   21cbc:	strb	ip, [r6, #2]
   21cc0:	bl	2a984 <ftello64@plt+0x17e00>
   21cc4:	mov	r2, #62	; 0x3e
   21cc8:	mov	r3, #0
   21ccc:	bl	2a984 <ftello64@plt+0x17e00>
   21cd0:	mov	r0, r4
   21cd4:	mov	r1, r5
   21cd8:	ldrb	ip, [r7, r2]
   21cdc:	add	r3, pc, #156	; 0x9c
   21ce0:	ldrd	r2, [r3]
   21ce4:	strb	ip, [r6, #3]
   21ce8:	bl	2a984 <ftello64@plt+0x17e00>
   21cec:	mov	r2, #62	; 0x3e
   21cf0:	mov	r3, #0
   21cf4:	bl	2a984 <ftello64@plt+0x17e00>
   21cf8:	mov	r0, r4
   21cfc:	mov	r1, r5
   21d00:	ldrb	ip, [r7, r2]
   21d04:	add	r3, pc, #124	; 0x7c
   21d08:	ldrd	r2, [r3]
   21d0c:	strb	ip, [r6, #4]
   21d10:	bl	2a984 <ftello64@plt+0x17e00>
   21d14:	mov	r2, #62	; 0x3e
   21d18:	mov	r3, #0
   21d1c:	bl	2a984 <ftello64@plt+0x17e00>
   21d20:	mov	r1, fp
   21d24:	mov	r0, r9
   21d28:	ldrb	r3, [r7, r2]
   21d2c:	strb	r3, [r6, #5]
   21d30:	bl	21b38 <ftello64@plt+0xefb4>
   21d34:	cmp	r0, #0
   21d38:	bne	21c1c <ftello64@plt+0xf098>
   21d3c:	ldr	r0, [sp, #4]
   21d40:	bl	129d4 <gpg_err_set_errno@plt>
   21d44:	mov	r0, r9
   21d48:	ldr	r3, [pc, #64]	; 21d90 <ftello64@plt+0xf20c>
   21d4c:	ldr	r2, [sp, #20]
   21d50:	ldr	r3, [r3]
   21d54:	cmp	r2, r3
   21d58:	bne	21d7c <ftello64@plt+0xf1f8>
   21d5c:	add	sp, sp, #28
   21d60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21d64:	mov	r0, #22
   21d68:	bl	129d4 <gpg_err_set_errno@plt>
   21d6c:	mov	r0, #0
   21d70:	b	21d48 <ftello64@plt+0xf1c4>
   21d74:	mov	r0, #0
   21d78:	b	21d48 <ftello64@plt+0xf1c4>
   21d7c:	bl	12590 <__stack_chk_fail@plt>
   21d80:	rsceq	r7, r1, r0, lsl r8
   21d84:	andeq	r0, r0, r0
   21d88:	ldrcc	r1, [fp], r0, ror #7
   21d8c:	andeq	r0, r0, r0
   21d90:	andeq	lr, r3, r0, lsl fp
   21d94:	muleq	r2, r0, r8
   21d98:	strdeq	sl, [r3], -r8
   21d9c:	andeq	ip, r2, r4, lsl #14
   21da0:	muleq	r2, r8, r8
   21da4:	andeq	r1, r0, r1, ror #28
   21da8:	andeq	r0, r0, r4, lsl #30
   21dac:	b	12800 <setenv@plt>
   21db0:	b	12b00 <unsetenv@plt>
   21db4:	push	{r4, r5, r6, lr}
   21db8:	mov	r4, #100	; 0x64
   21dbc:	b	21de8 <ftello64@plt+0xf264>
   21dc0:	bl	127a0 <getcwd@plt>
   21dc4:	mov	r3, r0
   21dc8:	cmp	r5, r3
   21dcc:	mov	r0, r5
   21dd0:	beq	21e04 <ftello64@plt+0xf280>
   21dd4:	bl	12530 <gcry_free@plt>
   21dd8:	bl	12848 <__errno_location@plt>
   21ddc:	ldr	r3, [r0]
   21de0:	cmp	r3, #34	; 0x22
   21de4:	bne	21e00 <ftello64@plt+0xf27c>
   21de8:	add	r0, r4, #1
   21dec:	bl	1238c <gcry_malloc@plt>
   21df0:	mov	r1, r4
   21df4:	lsl	r4, r4, #1
   21df8:	subs	r5, r0, #0
   21dfc:	bne	21dc0 <ftello64@plt+0xf23c>
   21e00:	mov	r3, #0
   21e04:	mov	r0, r3
   21e08:	pop	{r4, r5, r6, pc}
   21e0c:	push	{r4, r5, r6, lr}
   21e10:	mvn	r3, #0
   21e14:	subs	r4, r1, #0
   21e18:	str	r3, [r0]
   21e1c:	beq	21e58 <ftello64@plt+0xf2d4>
   21e20:	mov	r5, r0
   21e24:	bl	127e8 <inotify_init@plt>
   21e28:	cmn	r0, #1
   21e2c:	mov	r6, r0
   21e30:	beq	21ea0 <ftello64@plt+0xf31c>
   21e34:	mov	r1, r4
   21e38:	mov	r2, #1024	; 0x400
   21e3c:	bl	1283c <inotify_add_watch@plt>
   21e40:	cmn	r0, #1
   21e44:	movne	r4, #0
   21e48:	strne	r6, [r5]
   21e4c:	beq	21e74 <ftello64@plt+0xf2f0>
   21e50:	mov	r0, r4
   21e54:	pop	{r4, r5, r6, pc}
   21e58:	ldr	r3, [pc, #100]	; 21ec4 <ftello64@plt+0xf340>
   21e5c:	ldr	r4, [r3]
   21e60:	lsl	r4, r4, #24
   21e64:	and	r4, r4, #2130706432	; 0x7f000000
   21e68:	orr	r4, r4, #55	; 0x37
   21e6c:	mov	r0, r4
   21e70:	pop	{r4, r5, r6, pc}
   21e74:	ldr	r3, [pc, #72]	; 21ec4 <ftello64@plt+0xf340>
   21e78:	ldr	r5, [r3]
   21e7c:	bl	1280c <gpg_err_code_from_syserror@plt>
   21e80:	subs	r4, r0, #0
   21e84:	lslne	r5, r5, #24
   21e88:	andne	r5, r5, #2130706432	; 0x7f000000
   21e8c:	uxthne	r4, r4
   21e90:	mov	r0, r6
   21e94:	orrne	r4, r5, r4
   21e98:	bl	12b48 <close@plt>
   21e9c:	b	21e50 <ftello64@plt+0xf2cc>
   21ea0:	ldr	r3, [pc, #28]	; 21ec4 <ftello64@plt+0xf340>
   21ea4:	ldr	r5, [r3]
   21ea8:	bl	1280c <gpg_err_code_from_syserror@plt>
   21eac:	subs	r4, r0, #0
   21eb0:	lslne	r5, r5, #24
   21eb4:	andne	r5, r5, #2130706432	; 0x7f000000
   21eb8:	uxthne	r4, r4
   21ebc:	orrne	r4, r5, r4
   21ec0:	b	21e50 <ftello64@plt+0xf2cc>
   21ec4:	andeq	pc, r3, r0, ror #3
   21ec8:	mvn	r3, #0
   21ecc:	cmp	r1, #0
   21ed0:	push	{r4, r5, r6, r7, r8, lr}
   21ed4:	str	r3, [r0]
   21ed8:	beq	21f48 <ftello64@plt+0xf3c4>
   21edc:	mov	r5, r0
   21ee0:	mov	r0, r1
   21ee4:	bl	12b60 <gcry_strdup@plt>
   21ee8:	subs	r6, r0, #0
   21eec:	beq	21f9c <ftello64@plt+0xf418>
   21ef0:	bl	127e8 <inotify_init@plt>
   21ef4:	cmn	r0, #1
   21ef8:	mov	r7, r0
   21efc:	beq	21fc0 <ftello64@plt+0xf43c>
   21f00:	mov	r1, #47	; 0x2f
   21f04:	mov	r0, r6
   21f08:	bl	129b0 <strrchr@plt>
   21f0c:	ldr	r2, [pc, #208]	; 21fe4 <ftello64@plt+0xf460>
   21f10:	mov	r1, r6
   21f14:	cmp	r0, #0
   21f18:	movne	r3, #0
   21f1c:	strbne	r3, [r0]
   21f20:	mov	r0, r7
   21f24:	bl	1283c <inotify_add_watch@plt>
   21f28:	cmn	r0, #1
   21f2c:	beq	21f64 <ftello64@plt+0xf3e0>
   21f30:	mov	r4, #0
   21f34:	mov	r0, r6
   21f38:	bl	12530 <gcry_free@plt>
   21f3c:	str	r7, [r5]
   21f40:	mov	r0, r4
   21f44:	pop	{r4, r5, r6, r7, r8, pc}
   21f48:	ldr	r3, [pc, #152]	; 21fe8 <ftello64@plt+0xf464>
   21f4c:	ldr	r4, [r3]
   21f50:	lsl	r4, r4, #24
   21f54:	and	r4, r4, #2130706432	; 0x7f000000
   21f58:	orr	r4, r4, #55	; 0x37
   21f5c:	mov	r0, r4
   21f60:	pop	{r4, r5, r6, r7, r8, pc}
   21f64:	ldr	r3, [pc, #124]	; 21fe8 <ftello64@plt+0xf464>
   21f68:	ldr	r5, [r3]
   21f6c:	bl	1280c <gpg_err_code_from_syserror@plt>
   21f70:	subs	r4, r0, #0
   21f74:	lslne	r5, r5, #24
   21f78:	andne	r5, r5, #2130706432	; 0x7f000000
   21f7c:	uxthne	r4, r4
   21f80:	mov	r0, r7
   21f84:	orrne	r4, r5, r4
   21f88:	bl	12b48 <close@plt>
   21f8c:	mov	r0, r6
   21f90:	bl	12530 <gcry_free@plt>
   21f94:	mov	r0, r4
   21f98:	pop	{r4, r5, r6, r7, r8, pc}
   21f9c:	ldr	r3, [pc, #68]	; 21fe8 <ftello64@plt+0xf464>
   21fa0:	ldr	r5, [r3]
   21fa4:	bl	1280c <gpg_err_code_from_syserror@plt>
   21fa8:	subs	r4, r0, #0
   21fac:	lslne	r5, r5, #24
   21fb0:	andne	r5, r5, #2130706432	; 0x7f000000
   21fb4:	uxthne	r4, r4
   21fb8:	orrne	r4, r5, r4
   21fbc:	b	21f40 <ftello64@plt+0xf3bc>
   21fc0:	ldr	r3, [pc, #32]	; 21fe8 <ftello64@plt+0xf464>
   21fc4:	ldr	r5, [r3]
   21fc8:	bl	1280c <gpg_err_code_from_syserror@plt>
   21fcc:	subs	r4, r0, #0
   21fd0:	lslne	r5, r5, #24
   21fd4:	andne	r5, r5, #2130706432	; 0x7f000000
   21fd8:	uxthne	r4, r4
   21fdc:	orrne	r4, r5, r4
   21fe0:	b	21f8c <ftello64@plt+0xf408>
   21fe4:	streq	r0, [r0], #-1536	; 0xfffffa00
   21fe8:	andeq	pc, r3, r0, ror #3
   21fec:	mov	r0, #0
   21ff0:	bx	lr
   21ff4:	push	{r4, r5, r6, r7, r8, lr}
   21ff8:	sub	sp, sp, #120	; 0x78
   21ffc:	ldr	r5, [pc, #316]	; 22140 <ftello64@plt+0xf5bc>
   22000:	mov	r4, #110	; 0x6e
   22004:	mov	r2, sp
   22008:	ldr	r3, [r5]
   2200c:	add	r1, sp, #4
   22010:	str	r3, [sp, #116]	; 0x74
   22014:	str	r4, [sp]
   22018:	mov	r8, r0
   2201c:	bl	12a1c <getsockname@plt>
   22020:	subs	r7, r0, #0
   22024:	bne	220b0 <ftello64@plt+0xf52c>
   22028:	ldrh	r3, [sp, #4]
   2202c:	cmp	r3, #1
   22030:	bne	22088 <ftello64@plt+0xf504>
   22034:	ldr	r3, [sp]
   22038:	cmp	r3, #2
   2203c:	bls	2209c <ftello64@plt+0xf518>
   22040:	cmp	r3, #110	; 0x6e
   22044:	bhi	220ec <ftello64@plt+0xf568>
   22048:	sub	r0, r3, #1
   2204c:	sub	r4, r3, #2
   22050:	bl	1238c <gcry_malloc@plt>
   22054:	subs	r6, r0, #0
   22058:	beq	22104 <ftello64@plt+0xf580>
   2205c:	mov	r2, r4
   22060:	add	r1, sp, #6
   22064:	bl	124e8 <memcpy@plt>
   22068:	strb	r7, [r6, r4]
   2206c:	ldr	r2, [sp, #116]	; 0x74
   22070:	ldr	r3, [r5]
   22074:	mov	r0, r6
   22078:	cmp	r2, r3
   2207c:	bne	2213c <ftello64@plt+0xf5b8>
   22080:	add	sp, sp, #120	; 0x78
   22084:	pop	{r4, r5, r6, r7, r8, pc}
   22088:	mov	r1, r8
   2208c:	ldr	r0, [pc, #176]	; 22144 <ftello64@plt+0xf5c0>
   22090:	mov	r6, r7
   22094:	bl	1ff70 <ftello64@plt+0xd3ec>
   22098:	b	2206c <ftello64@plt+0xf4e8>
   2209c:	mov	r1, r8
   220a0:	ldr	r0, [pc, #160]	; 22148 <ftello64@plt+0xf5c4>
   220a4:	mov	r6, r7
   220a8:	bl	1ff70 <ftello64@plt+0xd3ec>
   220ac:	b	2206c <ftello64@plt+0xf4e8>
   220b0:	ldr	r3, [pc, #148]	; 2214c <ftello64@plt+0xf5c8>
   220b4:	mov	r6, #0
   220b8:	ldr	r4, [r3]
   220bc:	bl	1280c <gpg_err_code_from_syserror@plt>
   220c0:	cmp	r0, #0
   220c4:	lslne	r4, r4, #24
   220c8:	andne	r4, r4, #2130706432	; 0x7f000000
   220cc:	uxthne	r0, r0
   220d0:	orrne	r0, r4, r0
   220d4:	bl	129f8 <gpg_strerror@plt>
   220d8:	mov	r1, r8
   220dc:	mov	r2, r0
   220e0:	ldr	r0, [pc, #104]	; 22150 <ftello64@plt+0xf5cc>
   220e4:	bl	1ff70 <ftello64@plt+0xd3ec>
   220e8:	b	2206c <ftello64@plt+0xf4e8>
   220ec:	mov	r2, r4
   220f0:	mov	r1, r8
   220f4:	ldr	r0, [pc, #88]	; 22154 <ftello64@plt+0xf5d0>
   220f8:	mov	r6, r7
   220fc:	bl	1ff70 <ftello64@plt+0xd3ec>
   22100:	b	2206c <ftello64@plt+0xf4e8>
   22104:	ldr	r3, [pc, #64]	; 2214c <ftello64@plt+0xf5c8>
   22108:	ldr	r4, [r3]
   2210c:	bl	1280c <gpg_err_code_from_syserror@plt>
   22110:	cmp	r0, #0
   22114:	lslne	r4, r4, #24
   22118:	andne	r4, r4, #2130706432	; 0x7f000000
   2211c:	uxthne	r0, r0
   22120:	orrne	r0, r4, r0
   22124:	bl	129f8 <gpg_strerror@plt>
   22128:	mov	r1, r8
   2212c:	mov	r2, r0
   22130:	ldr	r0, [pc, #32]	; 22158 <ftello64@plt+0xf5d4>
   22134:	bl	1ff70 <ftello64@plt+0xd3ec>
   22138:	b	2206c <ftello64@plt+0xf4e8>
   2213c:	bl	12590 <__stack_chk_fail@plt>
   22140:	andeq	lr, r3, r0, lsl fp
   22144:	andeq	ip, r2, r0, asr #17
   22148:	strdeq	ip, [r2], -r0
   2214c:	andeq	pc, r3, r0, ror #3
   22150:	andeq	ip, r2, r0, lsr #17
   22154:	andeq	ip, r2, r0, lsr #18
   22158:	andeq	ip, r2, r0, ror r9
   2215c:	push	{r4, lr}
   22160:	bl	125d8 <dup@plt>
   22164:	cmp	r0, #0
   22168:	blt	22178 <ftello64@plt+0xf5f4>
   2216c:	bl	12b48 <close@plt>
   22170:	mov	r0, #1
   22174:	pop	{r4, pc}
   22178:	mov	r0, #0
   2217c:	pop	{r4, pc}
   22180:	ldr	r0, [pc]	; 22188 <ftello64@plt+0xf604>
   22184:	bx	lr
   22188:	ldrdeq	ip, [r2], -r8
   2218c:	push	{r4, r5, r6, lr}
   22190:	mov	r1, #0
   22194:	bl	1bc3c <ftello64@plt+0x90b8>
   22198:	mov	r1, #0
   2219c:	mov	r4, r0
   221a0:	ldr	r0, [pc, #48]	; 221d8 <ftello64@plt+0xf654>
   221a4:	bl	1bc3c <ftello64@plt+0x90b8>
   221a8:	mov	r1, r0
   221ac:	mov	r5, r0
   221b0:	mov	r0, r4
   221b4:	bl	1bcec <ftello64@plt+0x9168>
   221b8:	mov	r6, r0
   221bc:	mov	r0, r5
   221c0:	bl	12530 <gcry_free@plt>
   221c4:	mov	r0, r4
   221c8:	bl	12530 <gcry_free@plt>
   221cc:	clz	r0, r6
   221d0:	lsr	r0, r0, #5
   221d4:	pop	{r4, r5, r6, pc}
   221d8:	andeq	ip, r2, r4, ror #19
   221dc:	push	{r4, r5, r6, lr}
   221e0:	cmp	r0, #0
   221e4:	ldr	r5, [pc, #152]	; 22284 <ftello64@plt+0xf700>
   221e8:	ldr	r4, [r5]
   221ec:	bne	22200 <ftello64@plt+0xf67c>
   221f0:	cmp	r4, #0
   221f4:	beq	22210 <ftello64@plt+0xf68c>
   221f8:	mov	r0, r4
   221fc:	pop	{r4, r5, r6, pc}
   22200:	mov	r0, r4
   22204:	bl	12530 <gcry_free@plt>
   22208:	mov	r3, #0
   2220c:	str	r3, [r5]
   22210:	bl	22180 <ftello64@plt+0xf5fc>
   22214:	mov	r2, #0
   22218:	ldr	r1, [pc, #104]	; 22288 <ftello64@plt+0xf704>
   2221c:	mov	r6, r0
   22220:	bl	1c1f4 <ftello64@plt+0x9670>
   22224:	mov	r1, #0
   22228:	mov	r4, r0
   2222c:	bl	12920 <access@plt>
   22230:	cmp	r0, #0
   22234:	beq	22274 <ftello64@plt+0xf6f0>
   22238:	mov	r2, #0
   2223c:	ldr	r1, [pc, #72]	; 2228c <ftello64@plt+0xf708>
   22240:	mov	r0, r6
   22244:	str	r4, [r5]
   22248:	bl	1c1f4 <ftello64@plt+0x9670>
   2224c:	mov	r1, #0
   22250:	mov	r4, r0
   22254:	bl	12920 <access@plt>
   22258:	cmp	r0, #0
   2225c:	beq	22274 <ftello64@plt+0xf6f0>
   22260:	mov	r0, r4
   22264:	bl	12530 <gcry_free@plt>
   22268:	ldr	r4, [r5]
   2226c:	mov	r0, r4
   22270:	pop	{r4, r5, r6, pc}
   22274:	ldr	r0, [r5]
   22278:	bl	12530 <gcry_free@plt>
   2227c:	str	r4, [r5]
   22280:	b	221f8 <ftello64@plt+0xf674>
   22284:	strdeq	pc, [r3], -r4
   22288:	strdeq	ip, [r2], -r0
   2228c:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   22290:	push	{r4, lr}
   22294:	ldrb	r4, [r0]
   22298:	cmp	r4, #0
   2229c:	beq	222bc <ftello64@plt+0xf738>
   222a0:	mov	r4, r0
   222a4:	bl	127dc <strlen@plt>
   222a8:	add	r0, r4, r0
   222ac:	ldrb	r3, [r0, #-1]
   222b0:	cmp	r3, #47	; 0x2f
   222b4:	movne	r4, #0
   222b8:	beq	222c4 <ftello64@plt+0xf740>
   222bc:	mov	r0, r4
   222c0:	pop	{r4, pc}
   222c4:	mov	r0, r4
   222c8:	bl	12908 <gcry_xstrdup@plt>
   222cc:	mov	r4, r0
   222d0:	bl	127dc <strlen@plt>
   222d4:	sub	r0, r0, #1
   222d8:	add	r3, r4, r0
   222dc:	cmp	r4, r3
   222e0:	bcs	222bc <ftello64@plt+0xf738>
   222e4:	ldrb	r2, [r4, r0]
   222e8:	cmp	r2, #47	; 0x2f
   222ec:	bne	222bc <ftello64@plt+0xf738>
   222f0:	mov	r1, #0
   222f4:	b	22304 <ftello64@plt+0xf780>
   222f8:	ldrb	r2, [r3]
   222fc:	cmp	r2, #47	; 0x2f
   22300:	bne	222bc <ftello64@plt+0xf738>
   22304:	strb	r1, [r3], #-1
   22308:	cmp	r4, r3
   2230c:	bne	222f8 <ftello64@plt+0xf774>
   22310:	mov	r0, r4
   22314:	pop	{r4, pc}
   22318:	ldr	r0, [pc]	; 22320 <ftello64@plt+0xf79c>
   2231c:	bx	lr
   22320:	andeq	ip, r2, r4, ror #19
   22324:	push	{r4, lr}
   22328:	ldr	r0, [pc, #80]	; 22380 <ftello64@plt+0xf7fc>
   2232c:	bl	126c8 <getenv@plt>
   22330:	subs	r4, r0, #0
   22334:	beq	22344 <ftello64@plt+0xf7c0>
   22338:	ldrb	r3, [r4]
   2233c:	cmp	r3, #0
   22340:	bne	22350 <ftello64@plt+0xf7cc>
   22344:	ldr	r4, [pc, #56]	; 22384 <ftello64@plt+0xf800>
   22348:	mov	r0, r4
   2234c:	pop	{r4, pc}
   22350:	bl	22290 <ftello64@plt+0xf70c>
   22354:	cmp	r0, #0
   22358:	movne	r4, r0
   2235c:	mov	r0, r4
   22360:	bl	2218c <ftello64@plt+0xf608>
   22364:	cmp	r0, #0
   22368:	bne	22348 <ftello64@plt+0xf7c4>
   2236c:	ldr	r3, [pc, #20]	; 22388 <ftello64@plt+0xf804>
   22370:	mov	r2, #1
   22374:	mov	r0, r4
   22378:	strb	r2, [r3, #4]
   2237c:	pop	{r4, pc}
   22380:	andeq	ip, r2, ip, lsl #20
   22384:	andeq	ip, r2, r4, ror #19
   22388:	strdeq	pc, [r3], -r4
   2238c:	push	{r4, r5, r6, lr}
   22390:	subs	r4, r0, #0
   22394:	beq	223a4 <ftello64@plt+0xf820>
   22398:	ldrb	r3, [r4]
   2239c:	cmp	r3, #0
   223a0:	bne	223d8 <ftello64@plt+0xf854>
   223a4:	bl	22324 <ftello64@plt+0xf7a0>
   223a8:	ldr	r5, [pc, #80]	; 22400 <ftello64@plt+0xf87c>
   223ac:	mov	r6, #0
   223b0:	mov	r4, r0
   223b4:	ldr	r0, [r5, #8]
   223b8:	bl	12530 <gcry_free@plt>
   223bc:	mov	r0, r4
   223c0:	mov	r1, #0
   223c4:	bl	1bc3c <ftello64@plt+0x90b8>
   223c8:	str	r0, [r5, #8]
   223cc:	mov	r0, r6
   223d0:	pop	{r4, r5, r6, lr}
   223d4:	b	12530 <gcry_free@plt>
   223d8:	bl	22290 <ftello64@plt+0xf70c>
   223dc:	ldr	r5, [pc, #28]	; 22400 <ftello64@plt+0xf87c>
   223e0:	subs	r6, r0, #0
   223e4:	movne	r4, r6
   223e8:	mov	r0, r4
   223ec:	bl	2218c <ftello64@plt+0xf608>
   223f0:	cmp	r0, #0
   223f4:	moveq	r3, #1
   223f8:	strbeq	r3, [r5, #4]
   223fc:	b	223b4 <ftello64@plt+0xf830>
   22400:	strdeq	pc, [r3], -r4
   22404:	push	{r4, r5, r6, lr}
   22408:	ldr	r5, [pc, #44]	; 2243c <ftello64@plt+0xf8b8>
   2240c:	ldr	r4, [r5, #8]
   22410:	cmp	r4, #0
   22414:	beq	22420 <ftello64@plt+0xf89c>
   22418:	mov	r0, r4
   2241c:	pop	{r4, r5, r6, pc}
   22420:	bl	22324 <ftello64@plt+0xf7a0>
   22424:	mov	r1, r4
   22428:	bl	1bc3c <ftello64@plt+0x90b8>
   2242c:	mov	r4, r0
   22430:	str	r0, [r5, #8]
   22434:	mov	r0, r4
   22438:	pop	{r4, r5, r6, pc}
   2243c:	strdeq	pc, [r3], -r4
   22440:	ldr	r3, [pc, #12]	; 22454 <ftello64@plt+0xf8d0>
   22444:	ldrb	r0, [r3, #4]
   22448:	clz	r0, r0
   2244c:	lsr	r0, r0, #5
   22450:	bx	lr
   22454:	strdeq	pc, [r3], -r4
   22458:	ldr	r0, [pc]	; 22460 <ftello64@plt+0xf8dc>
   2245c:	bx	lr
   22460:	andeq	ip, r2, ip, lsr #3
   22464:	push	{r4, r5, r6, r7, r8, r9, lr}
   22468:	mov	r2, #0
   2246c:	ldr	r8, [pc, #884]	; 227e8 <ftello64@plt+0xfc64>
   22470:	sub	sp, sp, #188	; 0xbc
   22474:	mov	r7, r1
   22478:	ldr	r3, [r8]
   2247c:	str	r2, [r1]
   22480:	mov	r9, r0
   22484:	str	r3, [sp, #180]	; 0xb4
   22488:	bl	22404 <ftello64@plt+0xf880>
   2248c:	ldr	r5, [pc, #856]	; 227ec <ftello64@plt+0xfc68>
   22490:	ldr	r4, [pc, #856]	; 227f0 <ftello64@plt+0xfc6c>
   22494:	ldr	r6, [pc, #856]	; 227f4 <ftello64@plt+0xfc70>
   22498:	bl	12464 <getuid@plt>
   2249c:	mov	r3, r4
   224a0:	mov	r2, r6
   224a4:	mov	r1, #47	; 0x2f
   224a8:	str	r0, [sp]
   224ac:	add	r0, sp, #132	; 0x84
   224b0:	bl	1295c <gpgrt_snprintf@plt>
   224b4:	add	r2, sp, #8
   224b8:	add	r1, sp, #132	; 0x84
   224bc:	mov	r0, #3
   224c0:	bl	12ae8 <__xstat64@plt>
   224c4:	cmp	r0, #0
   224c8:	bne	224dc <ftello64@plt+0xf958>
   224cc:	ldr	r3, [sp, #24]
   224d0:	and	r3, r3, #61440	; 0xf000
   224d4:	cmp	r3, #16384	; 0x4000
   224d8:	beq	22520 <ftello64@plt+0xf99c>
   224dc:	ldr	r4, [r5], #4
   224e0:	cmp	r4, #0
   224e4:	bne	22498 <ftello64@plt+0xf914>
   224e8:	ldr	r3, [r7]
   224ec:	orr	r3, r3, #2
   224f0:	orr	r3, r3, #128	; 0x80
   224f4:	str	r3, [r7]
   224f8:	bl	22404 <ftello64@plt+0xf880>
   224fc:	bl	12908 <gcry_xstrdup@plt>
   22500:	mov	r4, r0
   22504:	ldr	r2, [sp, #180]	; 0xb4
   22508:	ldr	r3, [r8]
   2250c:	mov	r0, r4
   22510:	cmp	r2, r3
   22514:	bne	227b0 <ftello64@plt+0xfc2c>
   22518:	add	sp, sp, #188	; 0xbc
   2251c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   22520:	ldr	r4, [sp, #32]
   22524:	bl	12464 <getuid@plt>
   22528:	cmp	r4, r0
   2252c:	beq	22544 <ftello64@plt+0xf9c0>
   22530:	ldr	r3, [r7]
   22534:	cmp	r9, #0
   22538:	orr	r3, r3, #4
   2253c:	str	r3, [r7]
   22540:	beq	224f0 <ftello64@plt+0xf96c>
   22544:	add	r0, sp, #132	; 0x84
   22548:	bl	127dc <strlen@plt>
   2254c:	add	r2, r0, #7
   22550:	cmp	r2, #46	; 0x2e
   22554:	mov	r3, r0
   22558:	bls	22568 <ftello64@plt+0xf9e4>
   2255c:	ldr	r3, [r7]
   22560:	orr	r3, r3, #1
   22564:	b	224f0 <ftello64@plt+0xf96c>
   22568:	ldr	r2, [pc, #648]	; 227f8 <ftello64@plt+0xfc74>
   2256c:	add	r1, sp, #132	; 0x84
   22570:	add	ip, r1, r0
   22574:	ldrb	lr, [r2, #6]
   22578:	ldrh	r1, [r2, #4]
   2257c:	ldr	r0, [r2]
   22580:	add	r2, sp, #132	; 0x84
   22584:	str	r0, [r2, r3]
   22588:	strh	r1, [ip, #4]
   2258c:	add	r2, sp, #8
   22590:	add	r1, sp, #132	; 0x84
   22594:	strb	lr, [ip, #6]
   22598:	mov	r0, #3
   2259c:	bl	12ae8 <__xstat64@plt>
   225a0:	cmp	r0, #0
   225a4:	bne	22694 <ftello64@plt+0xfb10>
   225a8:	ldr	r3, [sp, #24]
   225ac:	and	r3, r3, #61440	; 0xf000
   225b0:	cmp	r3, #16384	; 0x4000
   225b4:	beq	226e0 <ftello64@plt+0xfb5c>
   225b8:	ldr	r3, [r7]
   225bc:	cmp	r9, #0
   225c0:	orr	r3, r3, #4
   225c4:	str	r3, [r7]
   225c8:	beq	224f0 <ftello64@plt+0xf96c>
   225cc:	ldr	r3, [pc, #552]	; 227fc <ftello64@plt+0xfc78>
   225d0:	ldrb	r3, [r3, #4]
   225d4:	cmp	r3, #0
   225d8:	beq	226c4 <ftello64@plt+0xfb40>
   225dc:	ldr	r3, [r7]
   225e0:	orr	r3, r3, #32
   225e4:	str	r3, [r7]
   225e8:	bl	22404 <ftello64@plt+0xf880>
   225ec:	mov	r4, r0
   225f0:	bl	127dc <strlen@plt>
   225f4:	mov	r2, r4
   225f8:	add	r1, sp, #112	; 0x70
   225fc:	mov	r3, r0
   22600:	mov	r0, #2
   22604:	bl	12980 <gcry_md_hash_buffer@plt>
   22608:	add	r0, sp, #112	; 0x70
   2260c:	mov	r1, #120	; 0x78
   22610:	bl	247e0 <ftello64@plt+0x11c5c>
   22614:	subs	r5, r0, #0
   22618:	beq	2255c <ftello64@plt+0xf9d8>
   2261c:	mov	r3, #0
   22620:	mov	r2, r5
   22624:	ldr	r1, [pc, #468]	; 22800 <ftello64@plt+0xfc7c>
   22628:	add	r0, sp, #132	; 0x84
   2262c:	bl	1c188 <ftello64@plt+0x9604>
   22630:	mov	r4, r0
   22634:	mov	r0, r5
   22638:	bl	12530 <gcry_free@plt>
   2263c:	cmp	r4, #0
   22640:	beq	22744 <ftello64@plt+0xfbc0>
   22644:	add	r2, sp, #8
   22648:	mov	r1, r4
   2264c:	mov	r0, #3
   22650:	bl	12ae8 <__xstat64@plt>
   22654:	cmp	r0, #0
   22658:	beq	2271c <ftello64@plt+0xfb98>
   2265c:	bl	12848 <__errno_location@plt>
   22660:	ldr	r3, [r0]
   22664:	mov	r5, r0
   22668:	cmp	r3, #2
   2266c:	beq	22754 <ftello64@plt+0xfbd0>
   22670:	ldr	r3, [r7]
   22674:	cmp	r9, #0
   22678:	orr	r3, r3, #1
   2267c:	str	r3, [r7]
   22680:	bne	22504 <ftello64@plt+0xf980>
   22684:	mov	r0, r4
   22688:	bl	12530 <gcry_free@plt>
   2268c:	ldr	r3, [r7]
   22690:	b	224f0 <ftello64@plt+0xf96c>
   22694:	bl	12848 <__errno_location@plt>
   22698:	ldr	r3, [r0]
   2269c:	cmp	r3, #2
   226a0:	bne	2255c <ftello64@plt+0xf9d8>
   226a4:	ldr	r1, [pc, #344]	; 22804 <ftello64@plt+0xfc80>
   226a8:	add	r0, sp, #132	; 0x84
   226ac:	bl	21b38 <ftello64@plt+0xefb4>
   226b0:	cmp	r0, #0
   226b4:	beq	22700 <ftello64@plt+0xfb7c>
   226b8:	ldr	r3, [r7]
   226bc:	orr	r3, r3, #16
   226c0:	b	224f0 <ftello64@plt+0xf96c>
   226c4:	add	r0, sp, #132	; 0x84
   226c8:	bl	12908 <gcry_xstrdup@plt>
   226cc:	mov	r4, r0
   226d0:	cmp	r4, #0
   226d4:	bne	22504 <ftello64@plt+0xf980>
   226d8:	ldr	r3, [r7]
   226dc:	b	224f0 <ftello64@plt+0xf96c>
   226e0:	ldr	r4, [sp, #32]
   226e4:	bl	12464 <getuid@plt>
   226e8:	cmp	r4, r0
   226ec:	bne	225b8 <ftello64@plt+0xfa34>
   226f0:	ldr	r3, [sp, #24]
   226f4:	tst	r3, #63	; 0x3f
   226f8:	bne	225b8 <ftello64@plt+0xfa34>
   226fc:	b	225cc <ftello64@plt+0xfa48>
   22700:	add	r2, sp, #8
   22704:	add	r1, sp, #132	; 0x84
   22708:	mov	r0, #3
   2270c:	bl	12ae8 <__xstat64@plt>
   22710:	cmp	r0, #0
   22714:	beq	225a8 <ftello64@plt+0xfa24>
   22718:	b	2255c <ftello64@plt+0xf9d8>
   2271c:	ldr	r3, [sp, #24]
   22720:	and	r3, r3, #61440	; 0xf000
   22724:	cmp	r3, #16384	; 0x4000
   22728:	beq	2276c <ftello64@plt+0xfbe8>
   2272c:	ldr	r3, [r7]
   22730:	cmp	r9, #0
   22734:	orr	r3, r3, #8
   22738:	str	r3, [r7]
   2273c:	bne	22504 <ftello64@plt+0xf980>
   22740:	b	22684 <ftello64@plt+0xfb00>
   22744:	ldr	r3, [r7]
   22748:	orr	r3, r3, #1
   2274c:	str	r3, [r7]
   22750:	b	224f0 <ftello64@plt+0xf96c>
   22754:	cmp	r9, #0
   22758:	beq	2278c <ftello64@plt+0xfc08>
   2275c:	ldr	r3, [r7]
   22760:	orr	r3, r3, #64	; 0x40
   22764:	str	r3, [r7]
   22768:	b	22504 <ftello64@plt+0xf980>
   2276c:	ldr	r5, [sp, #32]
   22770:	bl	12464 <getuid@plt>
   22774:	cmp	r5, r0
   22778:	bne	2272c <ftello64@plt+0xfba8>
   2277c:	ldr	r3, [sp, #24]
   22780:	tst	r3, #63	; 0x3f
   22784:	bne	2272c <ftello64@plt+0xfba8>
   22788:	b	22504 <ftello64@plt+0xf980>
   2278c:	ldr	r1, [pc, #112]	; 22804 <ftello64@plt+0xfc80>
   22790:	mov	r0, r4
   22794:	bl	21b38 <ftello64@plt+0xefb4>
   22798:	cmp	r0, #0
   2279c:	beq	227b4 <ftello64@plt+0xfc30>
   227a0:	ldr	r3, [r7]
   227a4:	orr	r3, r3, #16
   227a8:	str	r3, [r7]
   227ac:	b	22684 <ftello64@plt+0xfb00>
   227b0:	bl	12590 <__stack_chk_fail@plt>
   227b4:	add	r2, sp, #8
   227b8:	add	r1, sp, #132	; 0x84
   227bc:	mov	r0, #3
   227c0:	bl	12ae8 <__xstat64@plt>
   227c4:	cmp	r0, #0
   227c8:	beq	226d0 <ftello64@plt+0xfb4c>
   227cc:	ldr	r2, [r5]
   227d0:	ldr	r3, [r7]
   227d4:	cmp	r2, #2
   227d8:	orrne	r3, r3, #1
   227dc:	orreq	r3, r3, #64	; 0x40
   227e0:	str	r3, [r7]
   227e4:	b	22684 <ftello64@plt+0xfb00>
   227e8:	andeq	lr, r3, r0, lsl fp
   227ec:	andeq	ip, r2, r8, lsr #19
   227f0:	andeq	ip, r2, ip, lsl ip
   227f4:	andeq	ip, r2, r8, lsl sl
   227f8:	andeq	ip, r2, ip, lsr sl
   227fc:	strdeq	pc, [r3], -r4
   22800:	andeq	ip, r2, r4, lsr #20
   22804:	muleq	r2, r8, r8
   22808:	push	{r4, r5, lr}
   2280c:	sub	sp, sp, #12
   22810:	ldr	r5, [pc, #64]	; 22858 <ftello64@plt+0xfcd4>
   22814:	ldr	r4, [pc, #64]	; 2285c <ftello64@plt+0xfcd8>
   22818:	ldr	r0, [r5, #12]
   2281c:	ldr	r3, [r4]
   22820:	cmp	r0, #0
   22824:	str	r3, [sp, #4]
   22828:	beq	22844 <ftello64@plt+0xfcc0>
   2282c:	ldr	r2, [sp, #4]
   22830:	ldr	r3, [r4]
   22834:	cmp	r2, r3
   22838:	bne	22854 <ftello64@plt+0xfcd0>
   2283c:	add	sp, sp, #12
   22840:	pop	{r4, r5, pc}
   22844:	mov	r1, sp
   22848:	bl	22464 <ftello64@plt+0xf8e0>
   2284c:	str	r0, [r5, #12]
   22850:	b	2282c <ftello64@plt+0xfca8>
   22854:	bl	12590 <__stack_chk_fail@plt>
   22858:	strdeq	pc, [r3], -r4
   2285c:	andeq	lr, r3, r0, lsl fp
   22860:	ldr	r0, [pc]	; 22868 <ftello64@plt+0xfce4>
   22864:	bx	lr
   22868:	andeq	ip, r2, r8, lsr #20
   2286c:	ldr	r0, [pc]	; 22874 <ftello64@plt+0xfcf0>
   22870:	bx	lr
   22874:	andeq	ip, r2, r4, lsr sl
   22878:	ldr	r0, [pc]	; 22880 <ftello64@plt+0xfcfc>
   2287c:	bx	lr
   22880:	andeq	ip, r2, r4, asr #20
   22884:	ldr	r0, [pc]	; 2288c <ftello64@plt+0xfd08>
   22888:	bx	lr
   2288c:	andeq	ip, r2, r8, ror #20
   22890:	ldr	r0, [pc]	; 22898 <ftello64@plt+0xfd14>
   22894:	bx	lr
   22898:	andeq	fp, r2, r4, ror #20
   2289c:	ldr	r0, [pc]	; 228a4 <ftello64@plt+0xfd20>
   228a0:	bx	lr
   228a4:	andeq	ip, r2, ip, ror sl
   228a8:	push	{r4, r5, lr}
   228ac:	sub	sp, sp, #12
   228b0:	ldr	r5, [pc, #96]	; 22918 <ftello64@plt+0xfd94>
   228b4:	ldr	r4, [pc, #96]	; 2291c <ftello64@plt+0xfd98>
   228b8:	ldr	r0, [r5, #16]
   228bc:	ldr	r3, [r4]
   228c0:	cmp	r0, #0
   228c4:	str	r3, [sp, #4]
   228c8:	beq	228e4 <ftello64@plt+0xfd60>
   228cc:	ldr	r2, [sp, #4]
   228d0:	ldr	r3, [r4]
   228d4:	cmp	r2, r3
   228d8:	bne	22914 <ftello64@plt+0xfd90>
   228dc:	add	sp, sp, #12
   228e0:	pop	{r4, r5, pc}
   228e4:	ldr	r0, [r5, #12]
   228e8:	cmp	r0, #0
   228ec:	beq	22904 <ftello64@plt+0xfd80>
   228f0:	mov	r2, #0
   228f4:	ldr	r1, [pc, #36]	; 22920 <ftello64@plt+0xfd9c>
   228f8:	bl	1bb8c <ftello64@plt+0x9008>
   228fc:	str	r0, [r5, #16]
   22900:	b	228cc <ftello64@plt+0xfd48>
   22904:	mov	r1, sp
   22908:	bl	22464 <ftello64@plt+0xf8e0>
   2290c:	str	r0, [r5, #12]
   22910:	b	228f0 <ftello64@plt+0xfd6c>
   22914:	bl	12590 <__stack_chk_fail@plt>
   22918:	strdeq	pc, [r3], -r4
   2291c:	andeq	lr, r3, r0, lsl fp
   22920:	muleq	r2, r0, sl
   22924:	push	{r4, lr}
   22928:	ldr	r4, [pc, #72]	; 22978 <ftello64@plt+0xfdf4>
   2292c:	ldr	r3, [r4, #20]
   22930:	cmp	r3, #0
   22934:	bne	22950 <ftello64@plt+0xfdcc>
   22938:	ldr	r3, [r4, #24]
   2293c:	cmp	r3, #0
   22940:	bne	22964 <ftello64@plt+0xfde0>
   22944:	bl	12b60 <gcry_strdup@plt>
   22948:	str	r0, [r4, #24]
   2294c:	pop	{r4, pc}
   22950:	ldr	r3, [pc, #36]	; 2297c <ftello64@plt+0xfdf8>
   22954:	ldr	r2, [pc, #36]	; 22980 <ftello64@plt+0xfdfc>
   22958:	ldr	r1, [pc, #36]	; 22984 <ftello64@plt+0xfe00>
   2295c:	ldr	r0, [pc, #36]	; 22988 <ftello64@plt+0xfe04>
   22960:	bl	202f8 <ftello64@plt+0xd774>
   22964:	ldr	r3, [pc, #16]	; 2297c <ftello64@plt+0xfdf8>
   22968:	ldr	r2, [pc, #28]	; 2298c <ftello64@plt+0xfe08>
   2296c:	ldr	r1, [pc, #16]	; 22984 <ftello64@plt+0xfe00>
   22970:	ldr	r0, [pc, #24]	; 22990 <ftello64@plt+0xfe0c>
   22974:	bl	202f8 <ftello64@plt+0xd774>
   22978:	strdeq	pc, [r3], -r4
   2297c:			; <UNDEFINED> instruction: 0x0002c9b0
   22980:	andeq	r0, r0, sp, lsl #8
   22984:	muleq	r2, ip, sl
   22988:			; <UNDEFINED> instruction: 0x0002cab4
   2298c:	andeq	r0, r0, lr, lsl #8
   22990:	ldrdeq	ip, [r2], -r0
   22994:	push	{r4, lr}
   22998:	mov	r3, #1
   2299c:	ldr	r4, [pc, #664]	; 22c3c <ftello64@plt+0x100b8>
   229a0:	sub	r0, r0, #1
   229a4:	str	r3, [r4, #20]
   229a8:	cmp	r0, #11
   229ac:	ldrls	pc, [pc, r0, lsl #2]
   229b0:	b	22c2c <ftello64@plt+0x100a8>
   229b4:	andeq	r2, r2, r8, lsl sl
   229b8:	andeq	r2, r2, ip, asr #20
   229bc:	andeq	r2, r2, r8, asr sl
   229c0:	andeq	r2, r2, ip, lsl #21
   229c4:	andeq	r2, r2, r0, asr #21
   229c8:	strdeq	r2, [r2], -r4
   229cc:	andeq	r2, r2, r8, lsr #22
   229d0:	andeq	r2, r2, ip, asr fp
   229d4:	muleq	r2, r0, fp
   229d8:	andeq	r2, r2, r4, asr #23
   229dc:	strdeq	r2, [r2], -r8
   229e0:	andeq	r2, r2, r4, ror #19
   229e4:	ldr	r0, [r4, #60]	; 0x3c
   229e8:	cmp	r0, #0
   229ec:	popne	{r4, pc}
   229f0:	ldr	r3, [r4, #24]
   229f4:	mov	r2, r0
   229f8:	cmp	r3, #0
   229fc:	movne	r0, r3
   22a00:	ldrne	r1, [pc, #568]	; 22c40 <ftello64@plt+0x100bc>
   22a04:	ldreq	r1, [pc, #568]	; 22c44 <ftello64@plt+0x100c0>
   22a08:	ldreq	r0, [pc, #568]	; 22c48 <ftello64@plt+0x100c4>
   22a0c:	bl	1c1f4 <ftello64@plt+0x9670>
   22a10:	str	r0, [r4, #60]	; 0x3c
   22a14:	pop	{r4, pc}
   22a18:	ldr	r0, [r4, #28]
   22a1c:	cmp	r0, #0
   22a20:	popne	{r4, pc}
   22a24:	ldr	r3, [r4, #24]
   22a28:	mov	r2, r0
   22a2c:	cmp	r3, #0
   22a30:	movne	r0, r3
   22a34:	ldrne	r1, [pc, #528]	; 22c4c <ftello64@plt+0x100c8>
   22a38:	ldreq	r1, [pc, #528]	; 22c50 <ftello64@plt+0x100cc>
   22a3c:	ldreq	r0, [pc, #516]	; 22c48 <ftello64@plt+0x100c4>
   22a40:	bl	1c1f4 <ftello64@plt+0x9670>
   22a44:	str	r0, [r4, #28]
   22a48:	pop	{r4, pc}
   22a4c:	mov	r0, #0
   22a50:	pop	{r4, lr}
   22a54:	b	221dc <ftello64@plt+0xf658>
   22a58:	ldr	r0, [r4, #32]
   22a5c:	cmp	r0, #0
   22a60:	popne	{r4, pc}
   22a64:	ldr	r3, [r4, #24]
   22a68:	mov	r2, r0
   22a6c:	cmp	r3, #0
   22a70:	movne	r0, r3
   22a74:	ldrne	r1, [pc, #472]	; 22c54 <ftello64@plt+0x100d0>
   22a78:	ldreq	r1, [pc, #472]	; 22c58 <ftello64@plt+0x100d4>
   22a7c:	ldreq	r0, [pc, #472]	; 22c5c <ftello64@plt+0x100d8>
   22a80:	bl	1c1f4 <ftello64@plt+0x9670>
   22a84:	str	r0, [r4, #32]
   22a88:	pop	{r4, pc}
   22a8c:	ldr	r0, [r4, #36]	; 0x24
   22a90:	cmp	r0, #0
   22a94:	popne	{r4, pc}
   22a98:	ldr	r3, [r4, #24]
   22a9c:	mov	r2, r0
   22aa0:	cmp	r3, #0
   22aa4:	movne	r0, r3
   22aa8:	ldrne	r1, [pc, #432]	; 22c60 <ftello64@plt+0x100dc>
   22aac:	ldreq	r1, [pc, #432]	; 22c64 <ftello64@plt+0x100e0>
   22ab0:	ldreq	r0, [pc, #400]	; 22c48 <ftello64@plt+0x100c4>
   22ab4:	bl	1c1f4 <ftello64@plt+0x9670>
   22ab8:	str	r0, [r4, #36]	; 0x24
   22abc:	pop	{r4, pc}
   22ac0:	ldr	r0, [r4, #40]	; 0x28
   22ac4:	cmp	r0, #0
   22ac8:	popne	{r4, pc}
   22acc:	ldr	r3, [r4, #24]
   22ad0:	mov	r2, r0
   22ad4:	cmp	r3, #0
   22ad8:	movne	r0, r3
   22adc:	ldrne	r1, [pc, #388]	; 22c68 <ftello64@plt+0x100e4>
   22ae0:	ldreq	r1, [pc, #388]	; 22c6c <ftello64@plt+0x100e8>
   22ae4:	ldreq	r0, [pc, #368]	; 22c5c <ftello64@plt+0x100d8>
   22ae8:	bl	1c1f4 <ftello64@plt+0x9670>
   22aec:	str	r0, [r4, #40]	; 0x28
   22af0:	pop	{r4, pc}
   22af4:	ldr	r0, [r4, #48]	; 0x30
   22af8:	cmp	r0, #0
   22afc:	popne	{r4, pc}
   22b00:	ldr	r3, [r4, #24]
   22b04:	mov	r2, r0
   22b08:	cmp	r3, #0
   22b0c:	movne	r0, r3
   22b10:	ldrne	r1, [pc, #344]	; 22c70 <ftello64@plt+0x100ec>
   22b14:	ldreq	r1, [pc, #344]	; 22c74 <ftello64@plt+0x100f0>
   22b18:	ldreq	r0, [pc, #316]	; 22c5c <ftello64@plt+0x100d8>
   22b1c:	bl	1c1f4 <ftello64@plt+0x9670>
   22b20:	str	r0, [r4, #48]	; 0x30
   22b24:	pop	{r4, pc}
   22b28:	ldr	r0, [r4, #52]	; 0x34
   22b2c:	cmp	r0, #0
   22b30:	popne	{r4, pc}
   22b34:	ldr	r3, [r4, #24]
   22b38:	mov	r2, r0
   22b3c:	cmp	r3, #0
   22b40:	movne	r0, r3
   22b44:	ldrne	r1, [pc, #300]	; 22c78 <ftello64@plt+0x100f4>
   22b48:	ldreq	r1, [pc, #300]	; 22c7c <ftello64@plt+0x100f8>
   22b4c:	ldreq	r0, [pc, #244]	; 22c48 <ftello64@plt+0x100c4>
   22b50:	bl	1c1f4 <ftello64@plt+0x9670>
   22b54:	str	r0, [r4, #52]	; 0x34
   22b58:	pop	{r4, pc}
   22b5c:	ldr	r0, [r4, #56]	; 0x38
   22b60:	cmp	r0, #0
   22b64:	popne	{r4, pc}
   22b68:	ldr	r3, [r4, #24]
   22b6c:	mov	r2, r0
   22b70:	cmp	r3, #0
   22b74:	movne	r0, r3
   22b78:	ldrne	r1, [pc, #256]	; 22c80 <ftello64@plt+0x100fc>
   22b7c:	ldreq	r1, [pc, #256]	; 22c84 <ftello64@plt+0x10100>
   22b80:	ldreq	r0, [pc, #192]	; 22c48 <ftello64@plt+0x100c4>
   22b84:	bl	1c1f4 <ftello64@plt+0x9670>
   22b88:	str	r0, [r4, #56]	; 0x38
   22b8c:	pop	{r4, pc}
   22b90:	ldr	r0, [r4, #64]	; 0x40
   22b94:	cmp	r0, #0
   22b98:	popne	{r4, pc}
   22b9c:	ldr	r3, [r4, #24]
   22ba0:	mov	r2, r0
   22ba4:	cmp	r3, #0
   22ba8:	movne	r0, r3
   22bac:	ldrne	r1, [pc, #212]	; 22c88 <ftello64@plt+0x10104>
   22bb0:	ldreq	r1, [pc, #212]	; 22c8c <ftello64@plt+0x10108>
   22bb4:	ldreq	r0, [pc, #140]	; 22c48 <ftello64@plt+0x100c4>
   22bb8:	bl	1c1f4 <ftello64@plt+0x9670>
   22bbc:	str	r0, [r4, #64]	; 0x40
   22bc0:	pop	{r4, pc}
   22bc4:	ldr	r0, [r4, #68]	; 0x44
   22bc8:	cmp	r0, #0
   22bcc:	popne	{r4, pc}
   22bd0:	ldr	r3, [r4, #24]
   22bd4:	mov	r2, r0
   22bd8:	cmp	r3, #0
   22bdc:	movne	r0, r3
   22be0:	ldrne	r1, [pc, #168]	; 22c90 <ftello64@plt+0x1010c>
   22be4:	ldreq	r1, [pc, #168]	; 22c94 <ftello64@plt+0x10110>
   22be8:	ldreq	r0, [pc, #88]	; 22c48 <ftello64@plt+0x100c4>
   22bec:	bl	1c1f4 <ftello64@plt+0x9670>
   22bf0:	str	r0, [r4, #68]	; 0x44
   22bf4:	pop	{r4, pc}
   22bf8:	ldr	r0, [r4, #44]	; 0x2c
   22bfc:	cmp	r0, #0
   22c00:	popne	{r4, pc}
   22c04:	ldr	r3, [r4, #24]
   22c08:	mov	r2, r0
   22c0c:	cmp	r3, #0
   22c10:	movne	r0, r3
   22c14:	ldrne	r1, [pc, #124]	; 22c98 <ftello64@plt+0x10114>
   22c18:	ldreq	r1, [pc, #124]	; 22c9c <ftello64@plt+0x10118>
   22c1c:	ldreq	r0, [pc, #56]	; 22c5c <ftello64@plt+0x100d8>
   22c20:	bl	1c1f4 <ftello64@plt+0x9670>
   22c24:	str	r0, [r4, #44]	; 0x2c
   22c28:	pop	{r4, pc}
   22c2c:	ldr	r2, [pc, #108]	; 22ca0 <ftello64@plt+0x1011c>
   22c30:	ldr	r1, [pc, #108]	; 22ca4 <ftello64@plt+0x10120>
   22c34:	ldr	r0, [pc, #108]	; 22ca8 <ftello64@plt+0x10124>
   22c38:	bl	202d0 <ftello64@plt+0xd74c>
   22c3c:	strdeq	pc, [r3], -r4
   22c40:	andeq	ip, r2, r0, asr #23
   22c44:	andeq	ip, r2, r4, asr #23
   22c48:	ldrdeq	ip, [r2], -r8
   22c4c:	andeq	ip, r2, r8, ror #21
   22c50:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   22c54:	andeq	ip, r2, r8, lsl #22
   22c58:	andeq	ip, r2, ip, lsl #22
   22c5c:	andeq	ip, r2, r4, lsr sl
   22c60:	andeq	ip, r2, r8, lsl fp
   22c64:	andeq	ip, r2, r0, lsr #22
   22c68:	andeq	ip, r2, ip, lsr #22
   22c6c:	andeq	ip, r2, r4, asr #22
   22c70:	andeq	ip, r2, r0, ror fp
   22c74:	andeq	ip, r2, ip, lsl #23
   22c78:	andeq	ip, r2, r0, lsr #23
   22c7c:	andeq	ip, r2, ip, lsr #23
   22c80:			; <UNDEFINED> instruction: 0x0002cbb4
   22c84:			; <UNDEFINED> instruction: 0x0002cbb8
   22c88:	andeq	ip, r2, ip, asr #23
   22c8c:	andeq	ip, r2, r8, ror #23
   22c90:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   22c94:	andeq	ip, r2, ip, lsl #24
   22c98:	andeq	ip, r2, r8, asr fp
   22c9c:	andeq	ip, r2, r0, ror #22
   22ca0:	andeq	ip, r2, r4, asr #19
   22ca4:	andeq	r0, r0, lr, ror r4
   22ca8:	muleq	r2, ip, sl
   22cac:	mov	r0, #1
   22cb0:	b	221dc <ftello64@plt+0xf658>
   22cb4:	andeq	r0, r0, r0
   22cb8:	add	ip, r0, r0, lsl #3
   22cbc:	sub	r3, r1, #1
   22cc0:	add	ip, r0, ip, lsl #3
   22cc4:	cmp	r1, #2
   22cc8:	add	ip, ip, ip, lsl #2
   22ccc:	rsb	r3, r3, r3, lsl #5
   22cd0:	add	r3, r3, ip
   22cd4:	lslgt	r1, r1, #2
   22cd8:	add	r2, r3, r2
   22cdc:	ldrgt	r3, [pc, #88]	; 22d3c <ftello64@plt+0x101b8>
   22ce0:	addgt	r1, r1, #23
   22ce4:	ldr	ip, [pc, #84]	; 22d40 <ftello64@plt+0x101bc>
   22ce8:	suble	r0, r0, #1
   22cec:	umullgt	r3, r1, r3, r1
   22cf0:	push	{lr}		; (str lr, [sp, #-4]!)
   22cf4:	smull	lr, ip, ip, r0
   22cf8:	add	r2, r2, #1720320	; 0x1a4000
   22cfc:	add	r2, r2, #740	; 0x2e4
   22d00:	subgt	r2, r2, r1, lsr #3
   22d04:	asr	r1, r0, #31
   22d08:	add	r3, r0, #3
   22d0c:	cmp	r0, #0
   22d10:	rsb	r1, r1, ip, asr #5
   22d14:	movlt	r0, r3
   22d18:	add	r1, r1, #1
   22d1c:	asr	r3, r0, #2
   22d20:	add	r0, r1, r1, lsl #1
   22d24:	add	r1, r0, #3
   22d28:	cmp	r0, #0
   22d2c:	movlt	r0, r1
   22d30:	sub	r0, r3, r0, asr #2
   22d34:	add	r0, r0, r2
   22d38:	pop	{pc}		; (ldr pc, [sp], #4)
   22d3c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   22d40:	mvnpl	r8, pc, lsl r5
   22d44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22d48:	sub	r4, r0, #1720320	; 0x1a4000
   22d4c:	mov	r6, r0
   22d50:	ldr	r0, [pc, #592]	; 22fa8 <ftello64@plt+0x10424>
   22d54:	sub	sp, sp, #20
   22d58:	sub	r4, r4, #740	; 0x2e4
   22d5c:	str	r1, [sp, #4]
   22d60:	umull	r1, r4, r0, r4
   22d64:	ldr	r7, [pc, #576]	; 22fac <ftello64@plt+0x10428>
   22d68:	strd	r2, [sp, #8]
   22d6c:	lsr	r4, r4, #8
   22d70:	ldr	r8, [pc, #568]	; 22fb0 <ftello64@plt+0x1042c>
   22d74:	ldr	r5, [pc, #568]	; 22fb4 <ftello64@plt+0x10430>
   22d78:	b	22d80 <ftello64@plt+0x101fc>
   22d7c:	add	r4, r4, #1
   22d80:	mov	r2, #1
   22d84:	mov	r1, r2
   22d88:	mov	r0, r4
   22d8c:	bl	22cb8 <ftello64@plt+0x10134>
   22d90:	umull	r3, r2, r7, r4
   22d94:	lsr	r3, r2, #5
   22d98:	add	r3, r3, r3, lsl #2
   22d9c:	add	r3, r3, r3, lsl #2
   22da0:	cmp	r4, r3, lsl #2
   22da4:	sub	r0, r6, r0
   22da8:	bne	22dc4 <ftello64@plt+0x10240>
   22dac:	lsr	r2, r2, #7
   22db0:	add	r2, r2, r2, lsl #2
   22db4:	add	r2, r2, r2, lsl #2
   22db8:	cmp	r4, r2, lsl #4
   22dbc:	movne	r3, r5
   22dc0:	bne	22dd0 <ftello64@plt+0x1024c>
   22dc4:	tst	r4, #3
   22dc8:	moveq	r3, r8
   22dcc:	movne	r3, r5
   22dd0:	cmp	r0, r3
   22dd4:	bgt	22d7c <ftello64@plt+0x101f8>
   22dd8:	ldr	r3, [pc, #472]	; 22fb8 <ftello64@plt+0x10434>
   22ddc:	asr	r5, r0, #31
   22de0:	ldr	sl, [pc, #452]	; 22fac <ftello64@plt+0x10428>
   22de4:	smull	r2, r3, r3, r0
   22de8:	add	r0, r3, r0
   22dec:	rsb	r5, r5, r0, asr #4
   22df0:	add	r5, r5, #1
   22df4:	umull	r3, r7, sl, r4
   22df8:	add	r5, r5, #1
   22dfc:	lsr	r8, r7, #5
   22e00:	lsr	r7, r7, #7
   22e04:	add	r8, r8, r8, lsl #2
   22e08:	add	r7, r7, r7, lsl #2
   22e0c:	add	r8, r8, r8, lsl #2
   22e10:	add	r7, r7, r7, lsl #2
   22e14:	sub	r8, r4, r8, lsl #2
   22e18:	sub	r7, r4, r7, lsl #4
   22e1c:	and	r9, r4, #3
   22e20:	sub	fp, r5, #1
   22e24:	mov	r1, fp
   22e28:	mov	r2, #1
   22e2c:	mov	r0, r4
   22e30:	bl	22cb8 <ftello64@plt+0x10134>
   22e34:	sub	r3, fp, #1
   22e38:	sub	r0, r6, r0
   22e3c:	cmp	r3, #11
   22e40:	ldrls	pc, [pc, r3, lsl #2]
   22e44:	b	22f98 <ftello64@plt+0x10414>
   22e48:	andeq	r2, r2, r8, ror lr
   22e4c:	andeq	r2, r2, ip, lsr pc
   22e50:	andeq	r2, r2, r8, ror lr
   22e54:	muleq	r2, r4, lr
   22e58:	andeq	r2, r2, r8, ror lr
   22e5c:	muleq	r2, r4, lr
   22e60:	andeq	r2, r2, r8, ror lr
   22e64:	andeq	r2, r2, r8, ror lr
   22e68:	muleq	r2, r4, lr
   22e6c:	andeq	r2, r2, r8, ror lr
   22e70:	muleq	r2, r4, lr
   22e74:	andeq	r2, r2, r8, ror lr
   22e78:	mov	r2, #31
   22e7c:	cmp	r0, r2
   22e80:	ble	22ea0 <ftello64@plt+0x1031c>
   22e84:	cmp	r5, #13
   22e88:	beq	22f7c <ftello64@plt+0x103f8>
   22e8c:	add	r5, r5, #1
   22e90:	b	22e20 <ftello64@plt+0x1029c>
   22e94:	mov	r2, #30
   22e98:	cmp	r0, r2
   22e9c:	bgt	22e84 <ftello64@plt+0x10300>
   22ea0:	add	r0, r0, #1
   22ea4:	cmp	r0, r2
   22ea8:	ble	22f74 <ftello64@plt+0x103f0>
   22eac:	cmp	r5, #13
   22eb0:	mov	fp, r5
   22eb4:	moveq	fp, #1
   22eb8:	moveq	r0, fp
   22ebc:	moveq	r2, r4
   22ec0:	addeq	r4, r4, r0
   22ec4:	bne	22f8c <ftello64@plt+0x10408>
   22ec8:	ldr	r3, [sp, #4]
   22ecc:	ldr	r1, [pc, #216]	; 22fac <ftello64@plt+0x10428>
   22ed0:	cmp	r2, #0
   22ed4:	str	r4, [r3]
   22ed8:	ldr	r3, [sp, #8]
   22edc:	str	fp, [r3]
   22ee0:	smull	r1, r3, r1, r2
   22ee4:	ldr	r1, [sp, #12]
   22ee8:	str	r0, [r1]
   22eec:	asr	r0, r2, #31
   22ef0:	rsb	r0, r0, r3, asr #5
   22ef4:	add	r3, r4, r4, lsl #3
   22ef8:	add	r0, r0, #1
   22efc:	add	r4, r4, r3, lsl #3
   22f00:	add	r0, r0, r0, lsl #1
   22f04:	add	r1, r2, #3
   22f08:	movlt	r2, r1
   22f0c:	add	r4, r4, r4, lsl #2
   22f10:	cmp	r0, #0
   22f14:	add	r3, r0, #3
   22f18:	sub	r6, r6, r4
   22f1c:	movge	r3, r0
   22f20:	asr	r2, r2, #2
   22f24:	sub	r0, r6, #1720320	; 0x1a4000
   22f28:	sub	r3, r2, r3, asr #2
   22f2c:	sub	r0, r0, #740	; 0x2e4
   22f30:	sub	r0, r0, r3
   22f34:	add	sp, sp, #20
   22f38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22f3c:	cmp	r8, #0
   22f40:	bne	22f50 <ftello64@plt+0x103cc>
   22f44:	cmp	r7, #0
   22f48:	movne	r3, #28
   22f4c:	bne	22f5c <ftello64@plt+0x103d8>
   22f50:	cmp	r9, #0
   22f54:	moveq	r3, #29
   22f58:	movne	r3, #28
   22f5c:	cmp	r0, r3
   22f60:	bgt	22e8c <ftello64@plt+0x10308>
   22f64:	add	r0, r0, #1
   22f68:	cmp	r0, r3
   22f6c:	bgt	22f88 <ftello64@plt+0x10404>
   22f70:	mov	fp, #2
   22f74:	sub	r2, r4, #1
   22f78:	b	22ec8 <ftello64@plt+0x10344>
   22f7c:	add	r4, r4, #1
   22f80:	mov	r5, #1
   22f84:	b	22df4 <ftello64@plt+0x10270>
   22f88:	mov	fp, #3
   22f8c:	sub	r2, r4, #1
   22f90:	mov	r0, #1
   22f94:	b	22ec8 <ftello64@plt+0x10344>
   22f98:	ldr	r2, [pc, #28]	; 22fbc <ftello64@plt+0x10438>
   22f9c:	ldr	r1, [pc, #28]	; 22fc0 <ftello64@plt+0x1043c>
   22fa0:	ldr	r0, [pc, #28]	; 22fc4 <ftello64@plt+0x10440>
   22fa4:	bl	202d0 <ftello64@plt+0xd74c>
   22fa8:	movwlt	r6, #62291	; 0xf353
   22fac:	mvnpl	r8, pc, lsl r5
   22fb0:	andeq	r0, r0, lr, ror #2
   22fb4:	andeq	r0, r0, sp, ror #2
   22fb8:	strthi	r0, [r1], #-2115	; 0xfffff7bd
   22fbc:	andeq	ip, r2, r4, lsr #24
   22fc0:	andeq	r0, r0, r3, lsl r3
   22fc4:	andeq	ip, r2, r4, asr #24
   22fc8:	add	r1, r0, #8
   22fcc:	b	22fd4 <ftello64@plt+0x10450>
   22fd0:	mov	r0, r3
   22fd4:	mov	r3, r0
   22fd8:	ldrb	r2, [r3], #1
   22fdc:	sub	r2, r2, #48	; 0x30
   22fe0:	cmp	r2, #9
   22fe4:	bhi	23074 <ftello64@plt+0x104f0>
   22fe8:	cmp	r3, r1
   22fec:	bne	22fd0 <ftello64@plt+0x1044c>
   22ff0:	ldrb	r3, [r1]
   22ff4:	cmp	r3, #84	; 0x54
   22ff8:	bne	23074 <ftello64@plt+0x104f0>
   22ffc:	add	r3, r0, #2
   23000:	add	r0, r0, #8
   23004:	mov	r1, r3
   23008:	add	r3, r3, #1
   2300c:	ldrb	r2, [r1]
   23010:	sub	r2, r2, #48	; 0x30
   23014:	cmp	r2, #9
   23018:	bhi	23074 <ftello64@plt+0x104f0>
   2301c:	cmp	r3, r0
   23020:	bne	23004 <ftello64@plt+0x10480>
   23024:	push	{r4, lr}
   23028:	ldrb	r4, [r3]
   2302c:	cmp	r4, #90	; 0x5a
   23030:	ldrbeq	r4, [r1, #2]
   23034:	cmp	r4, #0
   23038:	beq	2307c <ftello64@plt+0x104f8>
   2303c:	tst	r4, #128	; 0x80
   23040:	bne	2305c <ftello64@plt+0x104d8>
   23044:	bl	12788 <__ctype_b_loc@plt>
   23048:	lsl	r3, r4, #1
   2304c:	ldr	r2, [r0]
   23050:	ldrh	r3, [r2, r3]
   23054:	tst	r3, #8192	; 0x2000
   23058:	bne	2307c <ftello64@plt+0x104f8>
   2305c:	cmp	r4, #44	; 0x2c
   23060:	cmpne	r4, #58	; 0x3a
   23064:	movne	r4, #1
   23068:	moveq	r4, #0
   2306c:	eor	r0, r4, #1
   23070:	pop	{r4, pc}
   23074:	mov	r0, #0
   23078:	bx	lr
   2307c:	mov	r0, #1
   23080:	pop	{r4, pc}
   23084:	add	r2, r0, #4
   23088:	ldrb	r3, [r0], #1
   2308c:	sub	r3, r3, #48	; 0x30
   23090:	cmp	r3, #9
   23094:	bhi	2327c <ftello64@plt+0x106f8>
   23098:	cmp	r0, r2
   2309c:	bne	23088 <ftello64@plt+0x10504>
   230a0:	ldrb	r3, [r0]
   230a4:	cmp	r3, #45	; 0x2d
   230a8:	bne	2327c <ftello64@plt+0x106f8>
   230ac:	ldrb	r3, [r0, #1]
   230b0:	sub	r3, r3, #48	; 0x30
   230b4:	uxtb	r2, r3
   230b8:	cmp	r2, #9
   230bc:	bhi	2327c <ftello64@plt+0x106f8>
   230c0:	ldrb	r2, [r0, #2]
   230c4:	sub	r2, r2, #48	; 0x30
   230c8:	uxtb	ip, r2
   230cc:	cmp	ip, #9
   230d0:	bhi	2327c <ftello64@plt+0x106f8>
   230d4:	ldrb	ip, [r0, #3]
   230d8:	cmp	ip, #45	; 0x2d
   230dc:	bne	2327c <ftello64@plt+0x106f8>
   230e0:	add	r3, r3, r3, lsl #2
   230e4:	add	r3, r2, r3, lsl #1
   230e8:	sub	r3, r3, #1
   230ec:	cmp	r3, #11
   230f0:	bhi	2327c <ftello64@plt+0x106f8>
   230f4:	ldrb	r3, [r0, #4]
   230f8:	sub	r3, r3, #48	; 0x30
   230fc:	uxtb	r2, r3
   23100:	cmp	r2, #9
   23104:	bhi	2327c <ftello64@plt+0x106f8>
   23108:	ldrb	r2, [r0, #5]
   2310c:	sub	r2, r2, #48	; 0x30
   23110:	uxtb	ip, r2
   23114:	cmp	ip, #9
   23118:	bhi	2327c <ftello64@plt+0x106f8>
   2311c:	add	r3, r3, r3, lsl #2
   23120:	add	r3, r2, r3, lsl #1
   23124:	sub	r3, r3, #1
   23128:	cmp	r3, #30
   2312c:	bhi	2327c <ftello64@plt+0x106f8>
   23130:	ldrb	r2, [r0, #6]
   23134:	cmp	r2, #0
   23138:	sub	r3, r2, #44	; 0x2c
   2313c:	clz	r3, r3
   23140:	lsr	r3, r3, #5
   23144:	moveq	r3, #1
   23148:	cmp	r3, #0
   2314c:	bne	23284 <ftello64@plt+0x10700>
   23150:	cmp	r2, #32
   23154:	cmpne	r2, #9
   23158:	bne	2327c <ftello64@plt+0x106f8>
   2315c:	cmp	r1, #0
   23160:	bne	23284 <ftello64@plt+0x10700>
   23164:	ldrb	r3, [r0, #7]
   23168:	cmp	r3, #9
   2316c:	cmpne	r3, #32
   23170:	beq	23284 <ftello64@plt+0x10700>
   23174:	sub	r3, r3, #48	; 0x30
   23178:	uxtb	r2, r3
   2317c:	cmp	r2, #9
   23180:	bhi	2327c <ftello64@plt+0x106f8>
   23184:	ldrb	r2, [r0, #8]
   23188:	sub	r2, r2, #48	; 0x30
   2318c:	uxtb	ip, r2
   23190:	cmp	ip, #9
   23194:	bhi	2327c <ftello64@plt+0x106f8>
   23198:	add	r3, r3, r3, lsl #2
   2319c:	add	r3, r2, r3, lsl #1
   231a0:	cmp	r3, #23
   231a4:	bgt	2327c <ftello64@plt+0x106f8>
   231a8:	ldrb	r3, [r0, #9]
   231ac:	cmp	r3, #44	; 0x2c
   231b0:	cmpne	r3, #0
   231b4:	beq	23284 <ftello64@plt+0x10700>
   231b8:	cmp	r3, #58	; 0x3a
   231bc:	bne	2327c <ftello64@plt+0x106f8>
   231c0:	ldrb	r3, [r0, #10]
   231c4:	sub	r3, r3, #48	; 0x30
   231c8:	uxtb	r2, r3
   231cc:	cmp	r2, #9
   231d0:	bhi	2327c <ftello64@plt+0x106f8>
   231d4:	ldrb	r2, [r0, #11]
   231d8:	sub	r2, r2, #48	; 0x30
   231dc:	uxtb	r1, r2
   231e0:	cmp	r1, #9
   231e4:	bhi	2327c <ftello64@plt+0x106f8>
   231e8:	mov	ip, #10
   231ec:	mla	r3, ip, r3, r2
   231f0:	cmp	r3, #59	; 0x3b
   231f4:	bgt	2327c <ftello64@plt+0x106f8>
   231f8:	ldrb	r2, [r0, #12]
   231fc:	cmp	r2, #0
   23200:	sub	r3, r2, #44	; 0x2c
   23204:	clz	r3, r3
   23208:	lsr	r3, r3, #5
   2320c:	moveq	r3, #1
   23210:	cmp	r3, #0
   23214:	bne	23284 <ftello64@plt+0x10700>
   23218:	cmp	r2, #58	; 0x3a
   2321c:	bne	2327c <ftello64@plt+0x106f8>
   23220:	ldrb	r2, [r0, #13]
   23224:	sub	r2, r2, #48	; 0x30
   23228:	uxtb	r1, r2
   2322c:	cmp	r1, #9
   23230:	bhi	2327c <ftello64@plt+0x106f8>
   23234:	push	{lr}		; (str lr, [sp, #-4]!)
   23238:	ldrb	r1, [r0, #14]
   2323c:	sub	r1, r1, #48	; 0x30
   23240:	uxtb	lr, r1
   23244:	cmp	lr, #9
   23248:	bhi	23294 <ftello64@plt+0x10710>
   2324c:	mla	r2, ip, r2, r1
   23250:	cmp	r2, #60	; 0x3c
   23254:	bgt	23294 <ftello64@plt+0x10710>
   23258:	ldrb	r0, [r0, #15]
   2325c:	and	r3, r0, #223	; 0xdf
   23260:	cmp	r3, #0
   23264:	cmpne	r0, #44	; 0x2c
   23268:	beq	2328c <ftello64@plt+0x10708>
   2326c:	sub	r0, r0, #9
   23270:	clz	r0, r0
   23274:	lsr	r0, r0, #5
   23278:	pop	{pc}		; (ldr pc, [sp], #4)
   2327c:	mov	r0, #0
   23280:	bx	lr
   23284:	mov	r0, #1
   23288:	bx	lr
   2328c:	mov	r0, #1
   23290:	pop	{pc}		; (ldr pc, [sp], #4)
   23294:	mov	r0, r3
   23298:	pop	{pc}		; (ldr pc, [sp], #4)
   2329c:	add	r1, r0, #8
   232a0:	b	232a8 <ftello64@plt+0x10724>
   232a4:	mov	r0, r3
   232a8:	mov	r3, r0
   232ac:	ldrb	r2, [r3], #1
   232b0:	sub	r2, r2, #48	; 0x30
   232b4:	cmp	r2, #9
   232b8:	bhi	232f4 <ftello64@plt+0x10770>
   232bc:	cmp	r3, r1
   232c0:	bne	232a4 <ftello64@plt+0x10720>
   232c4:	ldrb	r3, [r1]
   232c8:	cmp	r3, #84	; 0x54
   232cc:	bne	232f4 <ftello64@plt+0x10770>
   232d0:	add	r0, r0, #7
   232d4:	ldrb	r3, [r1, #1]!
   232d8:	sub	r3, r3, #48	; 0x30
   232dc:	cmp	r3, #9
   232e0:	bhi	232f4 <ftello64@plt+0x10770>
   232e4:	cmp	r0, r1
   232e8:	bne	232d4 <ftello64@plt+0x10750>
   232ec:	mov	r0, #0
   232f0:	bx	lr
   232f4:	mov	r0, #161	; 0xa1
   232f8:	bx	lr
   232fc:	push	{r4, lr}
   23300:	mov	r0, #0
   23304:	bl	12518 <time@plt>
   23308:	cmn	r0, #1
   2330c:	beq	23344 <ftello64@plt+0x107c0>
   23310:	ldr	r2, [pc, #52]	; 2334c <ftello64@plt+0x107c8>
   23314:	ldr	r3, [r2]
   23318:	cmp	r3, #0
   2331c:	popeq	{r4, pc}
   23320:	cmp	r3, #1
   23324:	ldr	r2, [r2, #4]
   23328:	beq	2333c <ftello64@plt+0x107b8>
   2332c:	cmp	r3, #2
   23330:	addeq	r0, r0, r2
   23334:	subne	r0, r0, r2
   23338:	pop	{r4, pc}
   2333c:	mov	r0, r2
   23340:	pop	{r4, pc}
   23344:	ldr	r0, [pc, #4]	; 23350 <ftello64@plt+0x107cc>
   23348:	bl	1fff4 <ftello64@plt+0xd470>
   2334c:	andeq	pc, r3, ip, lsr r2	; <UNPREDICTABLE>
   23350:	andeq	ip, r2, ip, asr ip
   23354:	b	12398 <gmtime_r@plt>
   23358:	push	{r4, r5, lr}
   2335c:	sub	sp, sp, #84	; 0x54
   23360:	ldr	r4, [pc, #140]	; 233f4 <ftello64@plt+0x10870>
   23364:	mov	r5, r0
   23368:	ldr	r3, [r4]
   2336c:	str	r3, [sp, #76]	; 0x4c
   23370:	bl	232fc <ftello64@plt+0x10778>
   23374:	add	r1, sp, #32
   23378:	str	r0, [sp, #28]
   2337c:	add	r0, sp, #28
   23380:	bl	12398 <gmtime_r@plt>
   23384:	subs	r2, r0, #0
   23388:	strbeq	r2, [r5]
   2338c:	beq	233d8 <ftello64@plt+0x10854>
   23390:	ldr	r1, [r2]
   23394:	ldr	r3, [r2, #20]
   23398:	str	r1, [sp, #16]
   2339c:	ldr	r1, [r2, #4]
   233a0:	add	r3, r3, #1888	; 0x760
   233a4:	str	r1, [sp, #12]
   233a8:	ldr	r1, [r2, #8]
   233ac:	mov	r0, r5
   233b0:	str	r1, [sp, #8]
   233b4:	ldr	r1, [r2, #12]
   233b8:	add	r3, r3, #12
   233bc:	str	r1, [sp, #4]
   233c0:	ldr	r1, [r2, #16]
   233c4:	ldr	r2, [pc, #44]	; 233f8 <ftello64@plt+0x10874>
   233c8:	add	r1, r1, #1
   233cc:	str	r1, [sp]
   233d0:	mov	r1, #16
   233d4:	bl	1295c <gpgrt_snprintf@plt>
   233d8:	ldr	r2, [sp, #76]	; 0x4c
   233dc:	ldr	r3, [r4]
   233e0:	cmp	r2, r3
   233e4:	bne	233f0 <ftello64@plt+0x1086c>
   233e8:	add	sp, sp, #84	; 0x54
   233ec:	pop	{r4, r5, pc}
   233f0:	bl	12590 <__stack_chk_fail@plt>
   233f4:	andeq	lr, r3, r0, lsl fp
   233f8:	andeq	ip, r2, ip, ror #24
   233fc:	push	{r4, r5, r6, lr}
   23400:	mov	r4, r0
   23404:	mov	r0, #0
   23408:	mov	r5, r1
   2340c:	bl	12518 <time@plt>
   23410:	ldr	r3, [pc, #72]	; 23460 <ftello64@plt+0x108dc>
   23414:	cmn	r4, #1
   23418:	cmpne	r0, r4
   2341c:	bne	23430 <ftello64@plt+0x108ac>
   23420:	mov	r2, #0
   23424:	str	r2, [r3]
   23428:	str	r2, [r3, #4]
   2342c:	pop	{r4, r5, r6, pc}
   23430:	cmp	r5, #0
   23434:	beq	23444 <ftello64@plt+0x108c0>
   23438:	mov	r2, #1
   2343c:	stm	r3, {r2, r4}
   23440:	pop	{r4, r5, r6, pc}
   23444:	cmp	r0, r4
   23448:	sublt	r4, r4, r0
   2344c:	movlt	r2, #2
   23450:	subge	r4, r0, r4
   23454:	movge	r2, #3
   23458:	stm	r3, {r2, r4}
   2345c:	pop	{r4, r5, r6, pc}
   23460:	andeq	pc, r3, ip, lsr r2	; <UNPREDICTABLE>
   23464:	ldr	r3, [pc, #4]	; 23470 <ftello64@plt+0x108ec>
   23468:	ldr	r0, [r3]
   2346c:	bx	lr
   23470:	andeq	pc, r3, ip, lsr r2	; <UNPREDICTABLE>
   23474:	b	232fc <ftello64@plt+0x10778>
   23478:	push	{r4, r5, r6, r7, r8, lr}
   2347c:	sub	sp, sp, #48	; 0x30
   23480:	ldr	r4, [pc, #340]	; 235dc <ftello64@plt+0x10a58>
   23484:	mov	r5, r0
   23488:	ldr	r3, [r4]
   2348c:	str	r3, [sp, #44]	; 0x2c
   23490:	bl	127dc <strlen@plt>
   23494:	cmp	r0, #10
   23498:	bne	234a8 <ftello64@plt+0x10924>
   2349c:	ldrb	r3, [r5, #4]
   234a0:	cmp	r3, #45	; 0x2d
   234a4:	beq	234c4 <ftello64@plt+0x10940>
   234a8:	mov	r0, #0
   234ac:	ldr	r2, [sp, #44]	; 0x2c
   234b0:	ldr	r3, [r4]
   234b4:	cmp	r2, r3
   234b8:	bne	235d8 <ftello64@plt+0x10a54>
   234bc:	add	sp, sp, #48	; 0x30
   234c0:	pop	{r4, r5, r6, r7, r8, pc}
   234c4:	ldrb	r3, [r5, #7]
   234c8:	cmp	r3, #45	; 0x2d
   234cc:	bne	234a8 <ftello64@plt+0x10924>
   234d0:	sub	r2, r5, #1
   234d4:	add	r1, r5, #3
   234d8:	ldrb	r3, [r2, #1]!
   234dc:	sub	r3, r3, #48	; 0x30
   234e0:	cmp	r3, #9
   234e4:	bhi	234a8 <ftello64@plt+0x10924>
   234e8:	cmp	r2, r1
   234ec:	bne	234d8 <ftello64@plt+0x10954>
   234f0:	ldrb	r3, [r5, #5]
   234f4:	sub	r3, r3, #48	; 0x30
   234f8:	cmp	r3, #9
   234fc:	bhi	234a8 <ftello64@plt+0x10924>
   23500:	ldrb	r3, [r5, #6]
   23504:	sub	r3, r3, #48	; 0x30
   23508:	cmp	r3, #9
   2350c:	bhi	234a8 <ftello64@plt+0x10924>
   23510:	ldrb	r3, [r5, #8]
   23514:	sub	r3, r3, #48	; 0x30
   23518:	cmp	r3, #9
   2351c:	bhi	234a8 <ftello64@plt+0x10924>
   23520:	ldrb	r3, [r5, #9]
   23524:	sub	r3, r3, #48	; 0x30
   23528:	cmp	r3, #9
   2352c:	bhi	234a8 <ftello64@plt+0x10924>
   23530:	mov	r2, #10
   23534:	mov	r1, #0
   23538:	mov	r0, r5
   2353c:	bl	12404 <strtol@plt>
   23540:	mov	r2, #10
   23544:	mov	r1, #0
   23548:	mov	r7, r0
   2354c:	add	r0, r5, #5
   23550:	bl	12404 <strtol@plt>
   23554:	mov	r1, #0
   23558:	mov	r2, #10
   2355c:	mov	r6, r0
   23560:	add	r0, r5, #8
   23564:	bl	12404 <strtol@plt>
   23568:	ldr	r1, [pc, #112]	; 235e0 <ftello64@plt+0x10a5c>
   2356c:	sub	r6, r6, #1
   23570:	cmp	r7, r1
   23574:	movgt	r1, #0
   23578:	movle	r1, #1
   2357c:	cmp	r6, #11
   23580:	orrhi	r1, r1, #1
   23584:	cmp	r1, #0
   23588:	mov	r8, r0
   2358c:	bne	234a8 <ftello64@plt+0x10924>
   23590:	sub	r3, r0, #1
   23594:	cmp	r3, #30
   23598:	bhi	234a8 <ftello64@plt+0x10924>
   2359c:	mov	r2, #44	; 0x2c
   235a0:	mov	r0, sp
   235a4:	bl	12884 <memset@plt>
   235a8:	sub	r3, r7, #1888	; 0x760
   235ac:	sub	r3, r3, #12
   235b0:	mvn	r2, #0
   235b4:	mov	r0, sp
   235b8:	str	r3, [sp, #20]
   235bc:	str	r8, [sp, #12]
   235c0:	str	r6, [sp, #16]
   235c4:	str	r2, [sp, #32]
   235c8:	bl	1244c <mktime@plt>
   235cc:	cmn	r0, #1
   235d0:	bne	234ac <ftello64@plt+0x10928>
   235d4:	b	234a8 <ftello64@plt+0x10924>
   235d8:	bl	12590 <__stack_chk_fail@plt>
   235dc:	andeq	lr, r3, r0, lsl fp
   235e0:			; <UNDEFINED> instruction: 0x000007b1
   235e4:	ldrb	r3, [r0]
   235e8:	cmp	r3, #0
   235ec:	beq	235f4 <ftello64@plt+0x10a70>
   235f0:	b	22fc8 <ftello64@plt+0x10444>
   235f4:	mov	r0, r3
   235f8:	bx	lr
   235fc:	ldrb	r3, [r0]
   23600:	cmp	r3, #0
   23604:	beq	2360c <ftello64@plt+0x10a88>
   23608:	b	23084 <ftello64@plt+0x10500>
   2360c:	mov	r0, r3
   23610:	bx	lr
   23614:	push	{r4, r5, r6, r7, r8, r9, lr}
   23618:	subs	r5, r0, #0
   2361c:	sub	sp, sp, #28
   23620:	ldr	r7, [pc, #356]	; 2378c <ftello64@plt+0x10c08>
   23624:	addeq	r5, sp, #4
   23628:	mov	r8, #0
   2362c:	ldr	r3, [r7]
   23630:	strb	r8, [r5]
   23634:	ldrb	r6, [r1]
   23638:	mov	r4, r1
   2363c:	str	r3, [sp, #20]
   23640:	cmp	r6, r8
   23644:	moveq	r0, r6
   23648:	beq	23670 <ftello64@plt+0x10aec>
   2364c:	mov	r0, r1
   23650:	bl	22fc8 <ftello64@plt+0x10444>
   23654:	subs	r9, r0, #0
   23658:	bne	23754 <ftello64@plt+0x10bd0>
   2365c:	mov	r1, r9
   23660:	mov	r0, r4
   23664:	bl	23084 <ftello64@plt+0x10500>
   23668:	cmp	r0, #0
   2366c:	bne	23688 <ftello64@plt+0x10b04>
   23670:	ldr	r2, [sp, #20]
   23674:	ldr	r3, [r7]
   23678:	cmp	r2, r3
   2367c:	bne	23788 <ftello64@plt+0x10c04>
   23680:	add	sp, sp, #28
   23684:	pop	{r4, r5, r6, r7, r8, r9, pc}
   23688:	strb	r6, [r5]
   2368c:	ldrb	r2, [r4, #1]
   23690:	ldr	r3, [pc, #248]	; 23790 <ftello64@plt+0x10c0c>
   23694:	strb	r2, [r5, #1]
   23698:	ldrb	r1, [r4, #2]
   2369c:	mov	r2, #84	; 0x54
   236a0:	strb	r1, [r5, #2]
   236a4:	ldrb	r1, [r4, #3]
   236a8:	strb	r1, [r5, #3]
   236ac:	ldrb	r1, [r4, #5]
   236b0:	strb	r1, [r5, #4]
   236b4:	ldrb	r1, [r4, #6]
   236b8:	strb	r1, [r5, #5]
   236bc:	ldrb	r1, [r4, #8]
   236c0:	strb	r1, [r5, #6]
   236c4:	ldrb	r1, [r4, #9]
   236c8:	strb	r9, [r5, #15]
   236cc:	str	r3, [r5, #9]
   236d0:	strb	r1, [r5, #7]
   236d4:	strh	r3, [r5, #13]
   236d8:	strb	r2, [r5, #8]
   236dc:	ldrb	r3, [r4, #10]
   236e0:	cmp	r3, #32
   236e4:	cmpne	r3, #9
   236e8:	movne	r0, #10
   236ec:	bne	23670 <ftello64@plt+0x10aec>
   236f0:	ldrb	r3, [r4, #11]
   236f4:	cmp	r3, #9
   236f8:	cmpne	r3, #32
   236fc:	moveq	r0, #11
   23700:	beq	23670 <ftello64@plt+0x10aec>
   23704:	strb	r3, [r5, #9]
   23708:	ldrb	r3, [r4, #12]
   2370c:	strb	r3, [r5, #10]
   23710:	ldrb	r3, [r4, #13]
   23714:	cmp	r3, #58	; 0x3a
   23718:	movne	r0, #13
   2371c:	bne	23670 <ftello64@plt+0x10aec>
   23720:	ldrb	r3, [r4, #14]
   23724:	strb	r3, [r5, #11]
   23728:	ldrb	r3, [r4, #15]
   2372c:	strb	r3, [r5, #12]
   23730:	ldrb	r3, [r4, #16]
   23734:	cmp	r3, #58	; 0x3a
   23738:	moveq	r0, #19
   2373c:	ldrbeq	r3, [r4, #17]
   23740:	movne	r0, #16
   23744:	strbeq	r3, [r5, #13]
   23748:	ldrbeq	r3, [r4, #18]
   2374c:	strbeq	r3, [r5, #14]
   23750:	b	23670 <ftello64@plt+0x10aec>
   23754:	ldr	r2, [r4, #4]
   23758:	ldr	r3, [r4, #8]
   2375c:	ldr	r1, [r4]
   23760:	str	r2, [r5, #4]
   23764:	str	r1, [r5]
   23768:	str	r3, [r5, #8]
   2376c:	ldrh	r2, [r4, #12]
   23770:	ldrb	r3, [r4, #14]
   23774:	mov	r0, #15
   23778:	strh	r2, [r5, #12]
   2377c:	strb	r3, [r5, #14]
   23780:	strb	r8, [r5, #15]
   23784:	b	23670 <ftello64@plt+0x10aec>
   23788:	bl	12590 <__stack_chk_fail@plt>
   2378c:	andeq	lr, r3, r0, lsl fp
   23790:	eorscc	r3, r0, r0, lsr r0
   23794:	push	{r4, r5, r6, r7, r8, r9, lr}
   23798:	sub	sp, sp, #52	; 0x34
   2379c:	ldr	r6, [pc, #376]	; 2391c <ftello64@plt+0x10d98>
   237a0:	ldrb	r5, [r0]
   237a4:	ldr	r3, [r6]
   237a8:	cmp	r5, #0
   237ac:	str	r3, [sp, #44]	; 0x2c
   237b0:	beq	23910 <ftello64@plt+0x10d8c>
   237b4:	mov	r4, r0
   237b8:	bl	22fc8 <ftello64@plt+0x10444>
   237bc:	cmp	r0, #0
   237c0:	beq	23910 <ftello64@plt+0x10d8c>
   237c4:	ldrb	r3, [r4, #1]
   237c8:	sub	r5, r5, #48	; 0x30
   237cc:	ldrb	r1, [r4, #2]
   237d0:	add	r5, r5, r5, lsl #2
   237d4:	sub	r3, r3, #48	; 0x30
   237d8:	ldrb	r2, [r4, #4]
   237dc:	add	r3, r3, r5, lsl #1
   237e0:	ldrb	r0, [r4, #3]
   237e4:	sub	r1, r1, #48	; 0x30
   237e8:	add	r3, r3, r3, lsl #2
   237ec:	sub	r2, r2, #48	; 0x30
   237f0:	add	r1, r1, r1, lsl #2
   237f4:	ldrb	r5, [r4, #5]
   237f8:	sub	r0, r0, #48	; 0x30
   237fc:	add	r3, r3, r3, lsl #2
   23800:	ldr	r8, [pc, #280]	; 23920 <ftello64@plt+0x10d9c>
   23804:	add	r1, r0, r1, lsl #1
   23808:	add	r2, r2, r2, lsl #2
   2380c:	ldrb	r0, [r4, #13]
   23810:	add	r3, r1, r3, lsl #2
   23814:	cmp	r3, r8
   23818:	ldrb	r7, [r4, #6]
   2381c:	ldrb	lr, [r4, #9]
   23820:	ldrb	ip, [r4, #11]
   23824:	add	r2, r5, r2, lsl #1
   23828:	sub	r1, r0, #48	; 0x30
   2382c:	movgt	r8, #0
   23830:	movle	r8, #1
   23834:	sub	r5, r2, #49	; 0x31
   23838:	cmp	r5, #11
   2383c:	orrhi	r8, r8, #1
   23840:	ldrb	r9, [r4, #7]
   23844:	add	r0, r1, r1, lsl #2
   23848:	ldrb	r2, [r4, #12]
   2384c:	ldrb	r1, [r4, #14]
   23850:	sub	r7, r7, #48	; 0x30
   23854:	sub	lr, lr, #48	; 0x30
   23858:	sub	ip, ip, #48	; 0x30
   2385c:	cmp	r8, #0
   23860:	ldrb	r8, [r4, #10]
   23864:	add	r7, r7, r7, lsl #2
   23868:	add	lr, lr, lr, lsl #2
   2386c:	add	ip, ip, ip, lsl #2
   23870:	sub	r9, r9, #48	; 0x30
   23874:	sub	r4, r8, #48	; 0x30
   23878:	sub	r2, r2, #48	; 0x30
   2387c:	sub	r1, r1, #48	; 0x30
   23880:	add	r7, r9, r7, lsl #1
   23884:	add	lr, r4, lr, lsl #1
   23888:	add	r2, r2, ip, lsl #1
   2388c:	add	r1, r1, r0, lsl #1
   23890:	bne	23910 <ftello64@plt+0x10d8c>
   23894:	sub	r0, r7, #1
   23898:	cmp	r0, #30
   2389c:	bhi	23910 <ftello64@plt+0x10d8c>
   238a0:	cmp	lr, #23
   238a4:	bgt	23910 <ftello64@plt+0x10d8c>
   238a8:	cmp	r1, #61	; 0x3d
   238ac:	cmple	r2, #59	; 0x3b
   238b0:	movgt	ip, #1
   238b4:	movle	ip, #0
   238b8:	bgt	23910 <ftello64@plt+0x10d8c>
   238bc:	sub	r3, r3, #1888	; 0x760
   238c0:	sub	r3, r3, #12
   238c4:	str	r3, [sp, #20]
   238c8:	mov	r0, sp
   238cc:	mvn	r3, #0
   238d0:	str	ip, [sp, #24]
   238d4:	str	r1, [sp]
   238d8:	stmib	sp, {r2, lr}
   238dc:	str	r7, [sp, #12]
   238e0:	str	r5, [sp, #16]
   238e4:	str	ip, [sp, #28]
   238e8:	str	ip, [sp, #36]	; 0x24
   238ec:	str	ip, [sp, #40]	; 0x28
   238f0:	str	r3, [sp, #32]
   238f4:	bl	129ec <timegm@plt>
   238f8:	ldr	r2, [sp, #44]	; 0x2c
   238fc:	ldr	r3, [r6]
   23900:	cmp	r2, r3
   23904:	bne	23918 <ftello64@plt+0x10d94>
   23908:	add	sp, sp, #52	; 0x34
   2390c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   23910:	mvn	r0, #0
   23914:	b	238f8 <ftello64@plt+0x10d74>
   23918:	bl	12590 <__stack_chk_fail@plt>
   2391c:	andeq	lr, r3, r0, lsl fp
   23920:			; <UNDEFINED> instruction: 0x000007b1
   23924:	push	{r4, r5, lr}
   23928:	sub	sp, sp, #84	; 0x54
   2392c:	ldr	r4, [pc, #144]	; 239c4 <ftello64@plt+0x10e40>
   23930:	cmn	r1, #1
   23934:	mov	r5, r0
   23938:	ldr	r3, [r4]
   2393c:	str	r1, [sp, #28]
   23940:	str	r3, [sp, #76]	; 0x4c
   23944:	moveq	r3, #0
   23948:	strbeq	r3, [r0]
   2394c:	beq	239a8 <ftello64@plt+0x10e24>
   23950:	add	r1, sp, #32
   23954:	add	r0, sp, #28
   23958:	bl	12398 <gmtime_r@plt>
   2395c:	mov	r1, r0
   23960:	mov	r0, r5
   23964:	ldr	r2, [r1]
   23968:	ldr	r3, [r1, #20]
   2396c:	str	r2, [sp, #16]
   23970:	ldr	r2, [r1, #4]
   23974:	add	r3, r3, #1888	; 0x760
   23978:	str	r2, [sp, #12]
   2397c:	ldr	r2, [r1, #8]
   23980:	add	r3, r3, #12
   23984:	str	r2, [sp, #8]
   23988:	ldr	ip, [r1, #12]
   2398c:	ldr	r2, [pc, #52]	; 239c8 <ftello64@plt+0x10e44>
   23990:	str	ip, [sp, #4]
   23994:	ldr	ip, [r1, #16]
   23998:	mov	r1, #16
   2399c:	add	ip, ip, #1
   239a0:	str	ip, [sp]
   239a4:	bl	1295c <gpgrt_snprintf@plt>
   239a8:	ldr	r2, [sp, #76]	; 0x4c
   239ac:	ldr	r3, [r4]
   239b0:	cmp	r2, r3
   239b4:	bne	239c0 <ftello64@plt+0x10e3c>
   239b8:	add	sp, sp, #84	; 0x54
   239bc:	pop	{r4, r5, pc}
   239c0:	bl	12590 <__stack_chk_fail@plt>
   239c4:	andeq	lr, r3, r0, lsl fp
   239c8:	andeq	ip, r2, ip, ror #24
   239cc:	push	{r4, r5, r6, lr}
   239d0:	ldrb	r6, [r0]
   239d4:	cmp	r6, #0
   239d8:	beq	23ac4 <ftello64@plt+0x10f40>
   239dc:	mov	r4, r1
   239e0:	mov	r1, #1
   239e4:	mov	r5, r0
   239e8:	bl	23084 <ftello64@plt+0x10500>
   239ec:	cmp	r0, #0
   239f0:	beq	23ac4 <ftello64@plt+0x10f40>
   239f4:	sub	r6, r6, #48	; 0x30
   239f8:	ldrb	r3, [r5, #1]
   239fc:	add	r6, r6, r6, lsl #2
   23a00:	ldrb	r1, [r5, #2]
   23a04:	sub	r3, r3, #48	; 0x30
   23a08:	ldrb	r2, [r5, #5]
   23a0c:	add	r3, r3, r6, lsl #1
   23a10:	sub	r1, r1, #48	; 0x30
   23a14:	ldrb	lr, [r5, #3]
   23a18:	add	r3, r3, r3, lsl #2
   23a1c:	sub	r2, r2, #48	; 0x30
   23a20:	add	r0, r1, r1, lsl #2
   23a24:	add	r3, r3, r3, lsl #2
   23a28:	sub	lr, lr, #48	; 0x30
   23a2c:	ldrb	ip, [r5, #6]
   23a30:	add	r1, r2, r2, lsl #2
   23a34:	add	r0, lr, r0, lsl #1
   23a38:	ldrb	r2, [r5, #8]
   23a3c:	add	r3, r0, r3, lsl #2
   23a40:	ldr	r0, [pc, #132]	; 23acc <ftello64@plt+0x10f48>
   23a44:	add	r1, ip, r1, lsl #1
   23a48:	cmp	r3, r0
   23a4c:	sub	r2, r2, #48	; 0x30
   23a50:	ldrb	ip, [r5, #9]
   23a54:	movgt	r0, #0
   23a58:	movle	r0, #1
   23a5c:	sub	r1, r1, #49	; 0x31
   23a60:	cmp	r1, #11
   23a64:	orrhi	r0, r0, #1
   23a68:	add	r2, r2, r2, lsl #2
   23a6c:	sub	ip, ip, #48	; 0x30
   23a70:	cmp	r0, #0
   23a74:	add	r2, ip, r2, lsl #1
   23a78:	bne	23ac4 <ftello64@plt+0x10f40>
   23a7c:	sub	ip, r2, #1
   23a80:	cmp	ip, #30
   23a84:	bhi	23ac4 <ftello64@plt+0x10f40>
   23a88:	sub	r3, r3, #1888	; 0x760
   23a8c:	sub	r3, r3, #12
   23a90:	mvn	lr, #0
   23a94:	str	r0, [r4, #24]
   23a98:	str	r0, [r4, #28]
   23a9c:	str	r0, [r4, #36]	; 0x24
   23aa0:	str	r0, [r4, #40]	; 0x28
   23aa4:	str	r3, [r4, #20]
   23aa8:	str	r0, [r4]
   23aac:	str	r0, [r4, #4]
   23ab0:	str	r0, [r4, #8]
   23ab4:	str	r2, [r4, #12]
   23ab8:	str	r1, [r4, #16]
   23abc:	str	lr, [r4, #32]
   23ac0:	pop	{r4, r5, r6, pc}
   23ac4:	mvn	r0, #0
   23ac8:	pop	{r4, r5, r6, pc}
   23acc:			; <UNDEFINED> instruction: 0x000007b1
   23ad0:	push	{r4, r5, r6, r7, lr}
   23ad4:	sub	sp, sp, #52	; 0x34
   23ad8:	ldr	r6, [pc, #404]	; 23c74 <ftello64@plt+0x110f0>
   23adc:	ldrb	r4, [r0]
   23ae0:	mov	r5, r0
   23ae4:	ldr	r3, [r6]
   23ae8:	cmp	r4, #32
   23aec:	mov	r7, r1
   23af0:	str	r3, [sp, #44]	; 0x2c
   23af4:	bne	23b04 <ftello64@plt+0x10f80>
   23af8:	ldrb	r4, [r5, #1]!
   23afc:	cmp	r4, #32
   23b00:	beq	23af8 <ftello64@plt+0x10f74>
   23b04:	cmp	r4, #0
   23b08:	moveq	r0, r4
   23b0c:	beq	23c44 <ftello64@plt+0x110c0>
   23b10:	mov	r0, r5
   23b14:	bl	127dc <strlen@plt>
   23b18:	cmp	r0, #14
   23b1c:	bls	23c5c <ftello64@plt+0x110d8>
   23b20:	ldrb	r3, [r5, #8]
   23b24:	cmp	r3, #84	; 0x54
   23b28:	bne	23c5c <ftello64@plt+0x110d8>
   23b2c:	sub	r4, r4, #48	; 0x30
   23b30:	ldrb	r3, [r5, #1]
   23b34:	ldrb	r2, [r5, #2]
   23b38:	add	r4, r4, r4, lsl #2
   23b3c:	sub	r3, r3, #48	; 0x30
   23b40:	add	r4, r3, r4, lsl #1
   23b44:	sub	r3, r2, #48	; 0x30
   23b48:	ldrb	r2, [r5, #3]
   23b4c:	add	r4, r4, r4, lsl #2
   23b50:	add	r3, r3, r3, lsl #2
   23b54:	sub	r2, r2, #48	; 0x30
   23b58:	add	r4, r4, r4, lsl #2
   23b5c:	add	r3, r2, r3, lsl #1
   23b60:	ldr	r2, [pc, #272]	; 23c78 <ftello64@plt+0x110f4>
   23b64:	add	r4, r3, r4, lsl #2
   23b68:	cmp	r4, r2
   23b6c:	mvnle	r0, #0
   23b70:	ble	23c44 <ftello64@plt+0x110c0>
   23b74:	cmp	r7, #0
   23b78:	addne	r3, r5, #15
   23b7c:	strne	r3, [r7]
   23b80:	ldr	r3, [pc, #244]	; 23c7c <ftello64@plt+0x110f8>
   23b84:	cmp	r4, r3
   23b88:	ldrgt	r0, [pc, #240]	; 23c80 <ftello64@plt+0x110fc>
   23b8c:	bgt	23c44 <ftello64@plt+0x110c0>
   23b90:	ldrb	ip, [r5, #4]
   23b94:	ldrb	lr, [r5, #5]
   23b98:	ldrb	r0, [r5, #6]
   23b9c:	sub	ip, ip, #48	; 0x30
   23ba0:	ldrb	r1, [r5, #9]
   23ba4:	add	ip, ip, ip, lsl #2
   23ba8:	sub	r4, r4, #1888	; 0x760
   23bac:	sub	r4, r4, #12
   23bb0:	sub	r0, r0, #48	; 0x30
   23bb4:	sub	r1, r1, #48	; 0x30
   23bb8:	str	r4, [sp, #20]
   23bbc:	add	r4, lr, ip, lsl #1
   23bc0:	ldrb	lr, [r5, #7]
   23bc4:	ldrb	ip, [r5, #10]
   23bc8:	ldrb	r2, [r5, #11]
   23bcc:	ldrb	r3, [r5, #13]
   23bd0:	add	r0, r0, r0, lsl #2
   23bd4:	add	r1, r1, r1, lsl #2
   23bd8:	sub	ip, ip, #48	; 0x30
   23bdc:	sub	lr, lr, #48	; 0x30
   23be0:	add	lr, lr, r0, lsl #1
   23be4:	sub	r2, r2, #48	; 0x30
   23be8:	add	r0, ip, r1, lsl #1
   23bec:	sub	r3, r3, #48	; 0x30
   23bf0:	ldrb	ip, [r5, #12]
   23bf4:	ldrb	r1, [r5, #14]
   23bf8:	add	r2, r2, r2, lsl #2
   23bfc:	add	r3, r3, r3, lsl #2
   23c00:	sub	ip, ip, #48	; 0x30
   23c04:	sub	r1, r1, #48	; 0x30
   23c08:	add	ip, ip, r2, lsl #1
   23c0c:	add	r2, r1, r3, lsl #1
   23c10:	sub	r4, r4, #49	; 0x31
   23c14:	mov	r3, #0
   23c18:	str	r0, [sp, #8]
   23c1c:	mov	r0, sp
   23c20:	str	r4, [sp, #16]
   23c24:	str	lr, [sp, #12]
   23c28:	stm	sp, {r2, ip}
   23c2c:	str	r3, [sp, #28]
   23c30:	str	r3, [sp, #24]
   23c34:	str	r3, [sp, #32]
   23c38:	str	r3, [sp, #36]	; 0x24
   23c3c:	str	r3, [sp, #40]	; 0x28
   23c40:	bl	129ec <timegm@plt>
   23c44:	ldr	r2, [sp, #44]	; 0x2c
   23c48:	ldr	r3, [r6]
   23c4c:	cmp	r2, r3
   23c50:	bne	23c70 <ftello64@plt+0x110ec>
   23c54:	add	sp, sp, #52	; 0x34
   23c58:	pop	{r4, r5, r6, r7, pc}
   23c5c:	mov	r1, r7
   23c60:	mov	r0, r5
   23c64:	mov	r2, #10
   23c68:	bl	127d0 <strtoul@plt>
   23c6c:	b	23c44 <ftello64@plt+0x110c0>
   23c70:	bl	12590 <__stack_chk_fail@plt>
   23c74:	andeq	lr, r3, r0, lsl fp
   23c78:	andeq	r0, r0, fp, ror #14
   23c7c:	strdeq	r0, [r0], -r5
   23c80:	svcvc	0x00e80eeb
   23c84:	add	r1, r1, r1, lsl #1
   23c88:	rsb	r1, r1, r1, lsl #4
   23c8c:	rsb	r1, r1, r1, lsl #4
   23c90:	add	r0, r0, r1, lsl #7
   23c94:	bx	lr
   23c98:	ldr	r2, [pc, #216]	; 23d78 <ftello64@plt+0x111f4>
   23c9c:	push	{r4, r5, r6, r7, lr}
   23ca0:	mov	r5, r0
   23ca4:	umull	r2, r0, r2, r0
   23ca8:	ldr	r3, [pc, #204]	; 23d7c <ftello64@plt+0x111f8>
   23cac:	ldr	r2, [pc, #204]	; 23d80 <ftello64@plt+0x111fc>
   23cb0:	ldr	r4, [pc, #204]	; 23d84 <ftello64@plt+0x11200>
   23cb4:	lsr	r0, r0, #16
   23cb8:	umull	r1, ip, r3, r5
   23cbc:	umull	r1, r2, r2, r5
   23cc0:	umull	r1, r4, r4, r0
   23cc4:	ldr	r1, [pc, #188]	; 23d88 <ftello64@plt+0x11204>
   23cc8:	sub	lr, r0, r4
   23ccc:	lsr	ip, ip, #5
   23cd0:	lsr	r2, r2, #11
   23cd4:	add	r4, r4, lr, lsr #1
   23cd8:	umull	lr, r3, r3, ip
   23cdc:	umull	lr, r1, r1, r2
   23ce0:	ldr	r6, [pc, #164]	; 23d8c <ftello64@plt+0x11208>
   23ce4:	lsr	r4, r4, #8
   23ce8:	lsr	r3, r3, #5
   23cec:	add	lr, r4, r4, lsl #3
   23cf0:	umull	r7, r6, r6, r5
   23cf4:	lsr	r1, r1, #4
   23cf8:	add	r4, r4, lr, lsl #3
   23cfc:	rsb	r3, r3, r3, lsl #4
   23d00:	add	r1, r1, r1, lsl #1
   23d04:	sub	sp, sp, #20
   23d08:	add	r4, r4, r4, lsl #2
   23d0c:	sub	r3, ip, r3, lsl #2
   23d10:	sub	r1, r2, r1, lsl #3
   23d14:	sub	r4, r0, r4
   23d18:	lsr	r6, r6, #23
   23d1c:	str	r3, [sp, #12]
   23d20:	str	r1, [sp, #8]
   23d24:	ldr	r3, [pc, #100]	; 23d90 <ftello64@plt+0x1120c>
   23d28:	str	r4, [sp, #4]
   23d2c:	str	r6, [sp]
   23d30:	mov	r2, #30
   23d34:	mov	r1, #1
   23d38:	ldr	r0, [pc, #84]	; 23d94 <ftello64@plt+0x11210>
   23d3c:	bl	12860 <__sprintf_chk@plt>
   23d40:	ldr	r3, [pc, #80]	; 23d98 <ftello64@plt+0x11214>
   23d44:	cmp	r5, r3
   23d48:	bhi	23d6c <ftello64@plt+0x111e8>
   23d4c:	cmp	r4, #0
   23d50:	movne	r1, #121	; 0x79
   23d54:	moveq	r1, #100	; 0x64
   23d58:	ldr	r0, [pc, #52]	; 23d94 <ftello64@plt+0x11210>
   23d5c:	bl	127f4 <strchr@plt>
   23d60:	add	r0, r0, #1
   23d64:	add	sp, sp, #20
   23d68:	pop	{r4, r5, r6, r7, pc}
   23d6c:	ldr	r0, [pc, #32]	; 23d94 <ftello64@plt+0x11210>
   23d70:	add	sp, sp, #20
   23d74:	pop	{r4, r5, r6, r7, pc}
   23d78:	eorgt	r4, lr, #29360128	; 0x1c00000
   23d7c:	stmhi	r8, {r0, r3, r7, fp, pc}
   23d80:			; <UNDEFINED> instruction: 0x91a2b3c5
   23d84:	ldrvs	pc, [r9, -r1, ror #6]
   23d88:	bge	feace83c <stdout@@GLIBC_2.4+0xfea8f700>
   23d8c:	ldrmi	sl, [r8], #-1147	; 0xfffffb85
   23d90:	andeq	ip, r2, r8, lsl #25
   23d94:	andeq	pc, r3, r4, asr #4
   23d98:	mvneq	r3, pc, ror r3
   23d9c:	subs	r3, r1, #0
   23da0:	push	{r4, r5, lr}
   23da4:	mov	r4, r0
   23da8:	sub	sp, sp, #12
   23dac:	beq	23e74 <ftello64@plt+0x112f0>
   23db0:	mov	r1, r4
   23db4:	mov	r0, r3
   23db8:	bl	128f0 <difftime@plt>
   23dbc:	vcmpe.f64	d0, #0.0
   23dc0:	vmrs	APSR_nzcv, fpscr
   23dc4:	bmi	23ed0 <ftello64@plt+0x1134c>
   23dc8:	vldr	d6, [pc, #272]	; 23ee0 <ftello64@plt+0x1135c>
   23dcc:	ldr	ip, [pc, #276]	; 23ee8 <ftello64@plt+0x11364>
   23dd0:	ldr	r5, [pc, #276]	; 23eec <ftello64@plt+0x11368>
   23dd4:	ldr	r0, [pc, #276]	; 23ef0 <ftello64@plt+0x1136c>
   23dd8:	vdiv.f64	d7, d0, d6
   23ddc:	vcvt.u32.f64	s13, d0
   23de0:	ldr	lr, [pc, #268]	; 23ef4 <ftello64@plt+0x11370>
   23de4:	vmov	r4, s13
   23de8:	umull	r3, r2, ip, r4
   23dec:	lsr	r2, r2, #5
   23df0:	rsb	r2, r2, r2, lsl #4
   23df4:	sub	r2, r4, r2, lsl #2
   23df8:	vcvt.u32.f64	s15, d7
   23dfc:	vmov	r3, s15
   23e00:	lsr	r4, r3, #5
   23e04:	umull	r1, ip, ip, r3
   23e08:	umull	r1, r4, r5, r4
   23e0c:	lsr	ip, ip, #5
   23e10:	umull	r1, r0, r0, r4
   23e14:	sub	r1, r4, r0
   23e18:	mov	r5, ip
   23e1c:	add	r0, r0, r1, lsr #1
   23e20:	umull	r1, lr, lr, ip
   23e24:	lsr	r0, r0, #8
   23e28:	lsr	lr, lr, #4
   23e2c:	add	r1, r0, r0, lsl #3
   23e30:	rsb	ip, ip, ip, lsl #4
   23e34:	add	r0, r0, r1, lsl #3
   23e38:	add	lr, lr, lr, lsl #1
   23e3c:	add	r0, r0, r0, lsl #2
   23e40:	subs	r0, r4, r0
   23e44:	sub	ip, r3, ip, lsl #2
   23e48:	sub	lr, r5, lr, lsl #3
   23e4c:	bne	23e80 <ftello64@plt+0x112fc>
   23e50:	cmp	lr, #0
   23e54:	bne	23eb4 <ftello64@plt+0x11330>
   23e58:	cmp	ip, #0
   23e5c:	beq	23ea0 <ftello64@plt+0x1131c>
   23e60:	mov	r1, ip
   23e64:	ldr	r0, [pc, #140]	; 23ef8 <ftello64@plt+0x11374>
   23e68:	add	sp, sp, #12
   23e6c:	pop	{r4, r5, lr}
   23e70:	b	255bc <ftello64@plt+0x12a38>
   23e74:	bl	232fc <ftello64@plt+0x10778>
   23e78:	mov	r3, r0
   23e7c:	b	23db0 <ftello64@plt+0x1122c>
   23e80:	str	r2, [sp]
   23e84:	mov	r1, r0
   23e88:	mov	r3, ip
   23e8c:	mov	r2, lr
   23e90:	ldr	r0, [pc, #100]	; 23efc <ftello64@plt+0x11378>
   23e94:	bl	255bc <ftello64@plt+0x12a38>
   23e98:	add	sp, sp, #12
   23e9c:	pop	{r4, r5, pc}
   23ea0:	mov	r1, r2
   23ea4:	ldr	r0, [pc, #84]	; 23f00 <ftello64@plt+0x1137c>
   23ea8:	add	sp, sp, #12
   23eac:	pop	{r4, r5, lr}
   23eb0:	b	255bc <ftello64@plt+0x12a38>
   23eb4:	mov	r3, r2
   23eb8:	mov	r1, lr
   23ebc:	mov	r2, ip
   23ec0:	ldr	r0, [pc, #60]	; 23f04 <ftello64@plt+0x11380>
   23ec4:	add	sp, sp, #12
   23ec8:	pop	{r4, r5, lr}
   23ecc:	b	255bc <ftello64@plt+0x12a38>
   23ed0:	ldr	r0, [pc, #48]	; 23f08 <ftello64@plt+0x11384>
   23ed4:	add	sp, sp, #12
   23ed8:	pop	{r4, r5, lr}
   23edc:	b	12b60 <gcry_strdup@plt>
   23ee0:	andeq	r0, r0, r0
   23ee4:	submi	r0, lr, r0
   23ee8:	stmhi	r8, {r0, r3, r7, fp, pc}
   23eec:	ldreq	r5, [r0, #2822]!	; 0xb06
   23ef0:	ldrvs	pc, [r9, -r1, ror #6]
   23ef4:	bge	feace9a8 <stdout@@GLIBC_2.4+0xfea8f86c>
   23ef8:	andeq	ip, r2, r0, asr #25
   23efc:	andeq	ip, r2, r4, lsr #25
   23f00:	andeq	ip, r2, r8, asr #25
   23f04:			; <UNDEFINED> instruction: 0x0002ccb4
   23f08:	muleq	r2, r8, ip
   23f0c:	push	{r4, lr}
   23f10:	sub	sp, sp, #16
   23f14:	ldr	r4, [pc, #136]	; 23fa4 <ftello64@plt+0x11420>
   23f18:	cmp	r0, #0
   23f1c:	str	r0, [sp, #8]
   23f20:	ldr	r3, [r4]
   23f24:	str	r3, [sp, #12]
   23f28:	blt	23f80 <ftello64@plt+0x113fc>
   23f2c:	add	r0, sp, #8
   23f30:	bl	128b4 <gmtime@plt>
   23f34:	ldr	r2, [pc, #108]	; 23fa8 <ftello64@plt+0x11424>
   23f38:	ldr	r1, [r0, #12]
   23f3c:	ldr	r3, [r0, #20]
   23f40:	str	r1, [sp, #4]
   23f44:	ldr	r1, [r0, #16]
   23f48:	add	r3, r3, #1888	; 0x760
   23f4c:	add	r1, r1, #1
   23f50:	str	r1, [sp]
   23f54:	add	r3, r3, #12
   23f58:	mov	r1, #16
   23f5c:	ldr	r0, [pc, #72]	; 23fac <ftello64@plt+0x11428>
   23f60:	bl	1295c <gpgrt_snprintf@plt>
   23f64:	ldr	r2, [sp, #12]
   23f68:	ldr	r3, [r4]
   23f6c:	ldr	r0, [pc, #56]	; 23fac <ftello64@plt+0x11428>
   23f70:	cmp	r2, r3
   23f74:	bne	23fa0 <ftello64@plt+0x1141c>
   23f78:	add	sp, sp, #16
   23f7c:	pop	{r4, pc}
   23f80:	ldr	r2, [pc, #40]	; 23fb0 <ftello64@plt+0x1142c>
   23f84:	ldr	r3, [pc, #32]	; 23fac <ftello64@plt+0x11428>
   23f88:	ldm	r2, {r0, r1, r2}
   23f8c:	lsr	ip, r2, #16
   23f90:	stmia	r3!, {r0, r1}
   23f94:	strh	r2, [r3], #2
   23f98:	strb	ip, [r3]
   23f9c:	b	23f64 <ftello64@plt+0x113e0>
   23fa0:	bl	12590 <__stack_chk_fail@plt>
   23fa4:	andeq	lr, r3, r0, lsl fp
   23fa8:	ldrdeq	ip, [r2], -r8
   23fac:	andeq	pc, r3, r4, ror #4
   23fb0:	andeq	ip, r2, ip, asr #25
   23fb4:	push	{r4, lr}
   23fb8:	sub	sp, sp, #32
   23fbc:	ldr	r4, [pc, #156]	; 24060 <ftello64@plt+0x114dc>
   23fc0:	cmp	r0, #0
   23fc4:	str	r0, [sp, #24]
   23fc8:	ldr	r3, [r4]
   23fcc:	str	r3, [sp, #28]
   23fd0:	blt	24040 <ftello64@plt+0x114bc>
   23fd4:	add	r0, sp, #24
   23fd8:	bl	128b4 <gmtime@plt>
   23fdc:	ldr	r2, [pc, #128]	; 24064 <ftello64@plt+0x114e0>
   23fe0:	ldr	r1, [r0]
   23fe4:	ldr	r3, [r0, #20]
   23fe8:	str	r1, [sp, #16]
   23fec:	ldr	r1, [r0, #4]
   23ff0:	add	r3, r3, #1888	; 0x760
   23ff4:	str	r1, [sp, #12]
   23ff8:	ldr	r1, [r0, #8]
   23ffc:	add	r3, r3, #12
   24000:	str	r1, [sp, #8]
   24004:	ldr	ip, [r0, #12]
   24008:	mov	r1, #30
   2400c:	str	ip, [sp, #4]
   24010:	ldr	ip, [r0, #16]
   24014:	ldr	r0, [pc, #76]	; 24068 <ftello64@plt+0x114e4>
   24018:	add	ip, ip, #1
   2401c:	str	ip, [sp]
   24020:	bl	1295c <gpgrt_snprintf@plt>
   24024:	ldr	r2, [sp, #28]
   24028:	ldr	r3, [r4]
   2402c:	ldr	r0, [pc, #52]	; 24068 <ftello64@plt+0x114e4>
   24030:	cmp	r2, r3
   24034:	bne	2405c <ftello64@plt+0x114d8>
   24038:	add	sp, sp, #32
   2403c:	pop	{r4, pc}
   24040:	ldr	lr, [pc, #36]	; 2406c <ftello64@plt+0x114e8>
   24044:	ldr	ip, [pc, #28]	; 24068 <ftello64@plt+0x114e4>
   24048:	ldm	lr!, {r0, r1, r2, r3}
   2404c:	ldr	lr, [lr]
   24050:	stmia	ip!, {r0, r1, r2, r3}
   24054:	str	lr, [ip]
   24058:	b	24024 <ftello64@plt+0x114a0>
   2405c:	bl	12590 <__stack_chk_fail@plt>
   24060:	andeq	lr, r3, r0, lsl fp
   24064:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   24068:	andeq	pc, r3, r4, ror r2	; <UNPREDICTABLE>
   2406c:	andeq	ip, r2, r8, ror #25
   24070:	push	{r4, r5, r6, lr}
   24074:	sub	sp, sp, #8
   24078:	ldr	r4, [pc, #188]	; 2413c <ftello64@plt+0x115b8>
   2407c:	cmp	r0, #0
   24080:	str	r0, [sp]
   24084:	ldr	r3, [r4]
   24088:	str	r3, [sp, #4]
   2408c:	blt	24104 <ftello64@plt+0x11580>
   24090:	mov	r0, sp
   24094:	bl	12740 <localtime@plt>
   24098:	mov	r6, r0
   2409c:	ldr	r0, [pc, #156]	; 24140 <ftello64@plt+0x115bc>
   240a0:	bl	129bc <nl_langinfo@plt>
   240a4:	mov	r2, #47	; 0x2f
   240a8:	mov	r1, r0
   240ac:	ldr	r0, [pc, #144]	; 24144 <ftello64@plt+0x115c0>
   240b0:	bl	1b8a0 <ftello64@plt+0x8d1c>
   240b4:	ldr	r1, [pc, #140]	; 24148 <ftello64@plt+0x115c4>
   240b8:	ldr	r0, [pc, #132]	; 24144 <ftello64@plt+0x115c0>
   240bc:	bl	1235c <strstr@plt>
   240c0:	cmp	r0, #0
   240c4:	beq	24124 <ftello64@plt+0x115a0>
   240c8:	ldr	r5, [pc, #124]	; 2414c <ftello64@plt+0x115c8>
   240cc:	mov	r3, r6
   240d0:	add	r2, r5, #140	; 0x8c
   240d4:	add	r0, r5, #88	; 0x58
   240d8:	mov	r1, #49	; 0x31
   240dc:	bl	12728 <strftime@plt>
   240e0:	mov	r3, #0
   240e4:	strb	r3, [r5, #137]	; 0x89
   240e8:	ldr	r2, [sp, #4]
   240ec:	ldr	r3, [r4]
   240f0:	ldr	r0, [pc, #88]	; 24150 <ftello64@plt+0x115cc>
   240f4:	cmp	r2, r3
   240f8:	bne	24138 <ftello64@plt+0x115b4>
   240fc:	add	sp, sp, #8
   24100:	pop	{r4, r5, r6, pc}
   24104:	ldr	r2, [pc, #72]	; 24154 <ftello64@plt+0x115d0>
   24108:	ldr	r3, [pc, #64]	; 24150 <ftello64@plt+0x115cc>
   2410c:	ldm	r2, {r0, r1, r2}
   24110:	lsr	ip, r2, #16
   24114:	stmia	r3!, {r0, r1}
   24118:	strh	r2, [r3], #2
   2411c:	strb	ip, [r3]
   24120:	b	240e8 <ftello64@plt+0x11564>
   24124:	mov	r2, #50	; 0x32
   24128:	ldr	r1, [pc, #40]	; 24158 <ftello64@plt+0x115d4>
   2412c:	ldr	r0, [pc, #16]	; 24144 <ftello64@plt+0x115c0>
   24130:	bl	12854 <__strcat_chk@plt>
   24134:	b	240c8 <ftello64@plt+0x11544>
   24138:	bl	12590 <__stack_chk_fail@plt>
   2413c:	andeq	lr, r3, r0, lsl fp
   24140:	andeq	r0, r2, r8, lsr #32
   24144:	andeq	pc, r3, r8, asr #5
   24148:	andeq	ip, r2, ip, lsl sp
   2414c:	andeq	pc, r3, ip, lsr r2	; <UNPREDICTABLE>
   24150:	muleq	r3, r4, r2
   24154:	andeq	ip, r2, ip, asr #25
   24158:	andeq	ip, r2, r0, lsr #26
   2415c:	push	{r4, r5, r6, r7, lr}
   24160:	sub	sp, sp, #76	; 0x4c
   24164:	ldr	r4, [pc, #216]	; 24244 <ftello64@plt+0x116c0>
   24168:	cmp	r0, #0
   2416c:	str	r0, [sp, #20]
   24170:	ldr	r3, [r4]
   24174:	str	r3, [sp, #68]	; 0x44
   24178:	blt	24230 <ftello64@plt+0x116ac>
   2417c:	add	r1, sp, #24
   24180:	add	r0, sp, #20
   24184:	bl	12398 <gmtime_r@plt>
   24188:	cmp	r0, #0
   2418c:	beq	24218 <ftello64@plt+0x11694>
   24190:	ldr	r1, [r0, #24]
   24194:	ldr	lr, [pc, #172]	; 24248 <ftello64@plt+0x116c4>
   24198:	ldr	r3, [r0, #16]
   2419c:	ldr	ip, [pc, #168]	; 2424c <ftello64@plt+0x116c8>
   241a0:	ldr	r7, [r0]
   241a4:	smull	r2, lr, lr, r1
   241a8:	smull	r2, r6, ip, r3
   241ac:	ldr	r2, [r0, #12]
   241b0:	str	r7, [sp, #12]
   241b4:	ldr	ip, [r0, #4]
   241b8:	add	r5, lr, r1
   241bc:	str	ip, [sp, #8]
   241c0:	ldr	lr, [r0, #8]
   241c4:	asr	ip, r3, #31
   241c8:	str	lr, [sp, #4]
   241cc:	rsb	ip, ip, r6, asr #1
   241d0:	asr	lr, r1, #31
   241d4:	rsb	lr, lr, r5, asr #2
   241d8:	add	ip, ip, ip, lsl #1
   241dc:	ldr	r0, [r0, #20]
   241e0:	rsb	lr, lr, lr, lsl #3
   241e4:	sub	r1, r1, lr
   241e8:	sub	r3, r3, ip, lsl #2
   241ec:	add	r0, r0, #1888	; 0x760
   241f0:	ldr	lr, [pc, #88]	; 24250 <ftello64@plt+0x116cc>
   241f4:	ldr	ip, [pc, #88]	; 24254 <ftello64@plt+0x116d0>
   241f8:	add	r0, r0, #12
   241fc:	add	r1, r1, r1, lsl #1
   24200:	add	r3, r3, r3, lsl #1
   24204:	str	r0, [sp]
   24208:	add	r1, lr, r1
   2420c:	add	r3, ip, r3
   24210:	ldr	r0, [pc, #64]	; 24258 <ftello64@plt+0x116d4>
   24214:	bl	255bc <ftello64@plt+0x12a38>
   24218:	ldr	r2, [sp, #68]	; 0x44
   2421c:	ldr	r3, [r4]
   24220:	cmp	r2, r3
   24224:	bne	24240 <ftello64@plt+0x116bc>
   24228:	add	sp, sp, #76	; 0x4c
   2422c:	pop	{r4, r5, r6, r7, pc}
   24230:	mov	r0, #22
   24234:	bl	129d4 <gpg_err_set_errno@plt>
   24238:	mov	r0, #0
   2423c:	b	24218 <ftello64@plt+0x11694>
   24240:	bl	12590 <__stack_chk_fail@plt>
   24244:	andeq	lr, r3, r0, lsl fp
   24248:	subls	r2, r9, #-1828716544	; 0x93000000
   2424c:	bcs	feaced00 <stdout@@GLIBC_2.4+0xfea8fbc4>
   24250:	andeq	ip, r2, ip, asr #26
   24254:	andeq	ip, r2, r4, lsr #26
   24258:	andeq	ip, r2, r4, ror #26
   2425c:	ldrb	r3, [r0]
   24260:	cmp	r3, #0
   24264:	beq	2426c <ftello64@plt+0x116e8>
   24268:	b	2329c <ftello64@plt+0x10718>
   2426c:	mov	r0, #26
   24270:	bx	lr
   24274:	subs	r1, r0, #0
   24278:	push	{lr}		; (str lr, [sp, #-4]!)
   2427c:	sub	sp, sp, #20
   24280:	beq	24290 <ftello64@plt+0x1170c>
   24284:	ldrb	r3, [r1]
   24288:	cmp	r3, #0
   2428c:	bne	242b4 <ftello64@plt+0x11730>
   24290:	mov	r2, #5
   24294:	ldr	r1, [pc, #72]	; 242e4 <ftello64@plt+0x11760>
   24298:	mov	r0, #0
   2429c:	bl	12584 <dcgettext@plt>
   242a0:	mov	r1, r0
   242a4:	ldr	r0, [pc, #60]	; 242e8 <ftello64@plt+0x11764>
   242a8:	add	sp, sp, #20
   242ac:	pop	{lr}		; (ldr lr, [sp], #4)
   242b0:	b	20184 <ftello64@plt+0xd600>
   242b4:	add	r0, r1, #13
   242b8:	add	r2, r1, #11
   242bc:	add	r3, r1, #9
   242c0:	str	r0, [sp, #8]
   242c4:	str	r2, [sp, #4]
   242c8:	str	r3, [sp]
   242cc:	add	r2, r1, #4
   242d0:	add	r3, r1, #6
   242d4:	ldr	r0, [pc, #16]	; 242ec <ftello64@plt+0x11768>
   242d8:	bl	20184 <ftello64@plt+0xd600>
   242dc:	add	sp, sp, #20
   242e0:	pop	{pc}		; (ldr pc, [sp], #4)
   242e4:	muleq	r2, r0, sp
   242e8:	andeq	ip, r2, r0, asr #6
   242ec:	muleq	r2, r8, sp
   242f0:	ldrb	r3, [r1]
   242f4:	cmp	r3, #0
   242f8:	beq	24358 <ftello64@plt+0x117d4>
   242fc:	push	{r4, r5, r6, lr}
   24300:	mov	r5, r0
   24304:	mov	r0, r1
   24308:	mov	r4, r1
   2430c:	bl	127dc <strlen@plt>
   24310:	cmp	r0, #15
   24314:	bne	24360 <ftello64@plt+0x117dc>
   24318:	ldrb	r3, [r4, #8]
   2431c:	cmp	r3, #84	; 0x54
   24320:	bne	24360 <ftello64@plt+0x117dc>
   24324:	ldr	r1, [r4]
   24328:	ldr	r2, [r4, #4]
   2432c:	ldr	r3, [r4, #8]
   24330:	str	r1, [r5]
   24334:	str	r3, [r5, #8]
   24338:	str	r2, [r5, #4]
   2433c:	ldrh	r1, [r4, #12]
   24340:	ldrb	r2, [r4, #14]
   24344:	mov	r3, #0
   24348:	strh	r1, [r5, #12]
   2434c:	strb	r2, [r5, #14]
   24350:	strb	r3, [r5, #15]
   24354:	pop	{r4, r5, r6, pc}
   24358:	strb	r3, [r0]
   2435c:	bx	lr
   24360:	ldr	r2, [pc, #8]	; 24370 <ftello64@plt+0x117ec>
   24364:	ldr	r1, [pc, #8]	; 24374 <ftello64@plt+0x117f0>
   24368:	ldr	r0, [pc, #8]	; 24378 <ftello64@plt+0x117f4>
   2436c:	bl	202d0 <ftello64@plt+0xd74c>
   24370:	andeq	ip, r2, r4, lsr ip
   24374:	andeq	r0, r0, r9, lsl #7
   24378:	andeq	ip, r2, r4, asr #24
   2437c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24380:	sub	sp, sp, #52	; 0x34
   24384:	ldr	r8, [pc, #576]	; 245cc <ftello64@plt+0x11a48>
   24388:	ldrb	r5, [r0]
   2438c:	ldr	r3, [r8]
   24390:	cmp	r5, #0
   24394:	str	r3, [sp, #44]	; 0x2c
   24398:	moveq	r9, #26
   2439c:	beq	245a4 <ftello64@plt+0x11a20>
   243a0:	mov	r4, r0
   243a4:	mov	r7, r1
   243a8:	bl	2329c <ftello64@plt+0x10718>
   243ac:	subs	r9, r0, #0
   243b0:	bne	245a4 <ftello64@plt+0x11a20>
   243b4:	cmn	r7, #-2147483585	; 0x8000003f
   243b8:	bhi	245c0 <ftello64@plt+0x11a3c>
   243bc:	sub	r5, r5, #48	; 0x30
   243c0:	ldrb	r3, [r4, #1]
   243c4:	ldrb	r6, [r4, #2]
   243c8:	add	r5, r5, r5, lsl #2
   243cc:	sub	r3, r3, #48	; 0x30
   243d0:	add	r5, r3, r5, lsl #1
   243d4:	ldrb	fp, [r4, #4]
   243d8:	sub	r3, r6, #48	; 0x30
   243dc:	ldrb	ip, [r4, #3]
   243e0:	add	r5, r5, r5, lsl #2
   243e4:	add	r6, r3, r3, lsl #2
   243e8:	ldrb	r2, [r4, #6]
   243ec:	sub	fp, fp, #48	; 0x30
   243f0:	ldrb	r1, [r4, #5]
   243f4:	add	r5, r5, r5, lsl #2
   243f8:	sub	r3, ip, #48	; 0x30
   243fc:	ldrb	sl, [r4, #9]
   24400:	ldrb	lr, [r4, #11]
   24404:	ldrb	r0, [r4, #13]
   24408:	add	r3, r3, r6, lsl #1
   2440c:	add	fp, fp, fp, lsl #2
   24410:	ldr	r6, [pc, #440]	; 245d0 <ftello64@plt+0x11a4c>
   24414:	add	r3, r3, r5, lsl #2
   24418:	sub	r2, r2, #48	; 0x30
   2441c:	ldrb	ip, [r4, #7]
   24420:	sub	r1, r1, #48	; 0x30
   24424:	add	r1, r1, fp, lsl #1
   24428:	sub	sl, sl, #48	; 0x30
   2442c:	sub	lr, lr, #48	; 0x30
   24430:	sub	r0, r0, #48	; 0x30
   24434:	cmp	r3, r6
   24438:	ldrb	r5, [r4, #10]
   2443c:	ldrb	r6, [r4, #12]
   24440:	ldrb	fp, [r4, #14]
   24444:	add	r2, r2, r2, lsl #2
   24448:	sub	ip, ip, #48	; 0x30
   2444c:	add	sl, sl, sl, lsl #2
   24450:	add	lr, lr, lr, lsl #2
   24454:	add	r0, r0, r0, lsl #2
   24458:	add	r2, ip, r2, lsl #1
   2445c:	sub	r5, r5, #48	; 0x30
   24460:	sub	r6, r6, #48	; 0x30
   24464:	sub	fp, fp, #48	; 0x30
   24468:	str	r3, [sp, #32]
   2446c:	str	r1, [sp, #36]	; 0x24
   24470:	str	r2, [sp, #40]	; 0x28
   24474:	add	ip, r5, sl, lsl #1
   24478:	add	lr, r6, lr, lsl #1
   2447c:	add	r0, fp, r0, lsl #1
   24480:	ble	245c0 <ftello64@plt+0x11a3c>
   24484:	ldr	r5, [pc, #328]	; 245d4 <ftello64@plt+0x11a50>
   24488:	add	r7, r7, r0
   2448c:	str	r3, [sp, #24]
   24490:	smull	r0, r6, r5, r7
   24494:	add	r6, r6, r7
   24498:	asr	fp, r7, #31
   2449c:	rsb	r6, fp, r6, asr #5
   244a0:	add	r6, r6, lr
   244a4:	smull	r0, r5, r5, r6
   244a8:	add	r5, r5, r6
   244ac:	asr	sl, r6, #31
   244b0:	mov	r0, r3
   244b4:	rsb	r5, sl, r5, asr #5
   244b8:	add	r5, r5, ip
   244bc:	bl	22cb8 <ftello64@plt+0x10134>
   244c0:	ldr	r2, [pc, #272]	; 245d8 <ftello64@plt+0x11a54>
   244c4:	asr	r3, r5, #31
   244c8:	ldr	r1, [pc, #268]	; 245dc <ftello64@plt+0x11a58>
   244cc:	smull	ip, r2, r2, r5
   244d0:	ldr	ip, [pc, #264]	; 245e0 <ftello64@plt+0x11a5c>
   244d4:	str	r3, [sp, #28]
   244d8:	rsb	r2, r3, r2, asr #2
   244dc:	ldr	r3, [sp, #24]
   244e0:	add	r0, r2, r0
   244e4:	add	r1, r0, r1
   244e8:	cmp	r1, ip
   244ec:	bhi	24504 <ftello64@plt+0x11980>
   244f0:	add	r3, sp, #40	; 0x28
   244f4:	add	r2, sp, #36	; 0x24
   244f8:	add	r1, sp, #32
   244fc:	bl	22d44 <ftello64@plt+0x101c0>
   24500:	ldr	r3, [sp, #32]
   24504:	ldr	r2, [pc, #216]	; 245e4 <ftello64@plt+0x11a60>
   24508:	cmp	r3, r2
   2450c:	bgt	245c0 <ftello64@plt+0x11a3c>
   24510:	ldr	r1, [sp, #36]	; 0x24
   24514:	cmp	r1, #12
   24518:	bgt	245c0 <ftello64@plt+0x11a3c>
   2451c:	ldr	ip, [sp, #40]	; 0x28
   24520:	cmp	r1, #0
   24524:	movgt	r2, #0
   24528:	movle	r2, #1
   2452c:	sub	r0, ip, #1
   24530:	cmp	r0, #30
   24534:	orrhi	r2, r2, #1
   24538:	orrs	r2, r2, r3, lsr #31
   2453c:	bne	245c0 <ftello64@plt+0x11a3c>
   24540:	ldr	r0, [pc, #140]	; 245d4 <ftello64@plt+0x11a50>
   24544:	ldr	r2, [pc, #140]	; 245d8 <ftello64@plt+0x11a54>
   24548:	str	ip, [sp, #4]
   2454c:	smull	lr, ip, r0, r7
   24550:	smull	lr, r0, r0, r6
   24554:	smull	lr, r2, r2, r5
   24558:	str	r1, [sp]
   2455c:	add	r1, r0, r6
   24560:	add	ip, ip, r7
   24564:	rsb	sl, sl, r1, asr #5
   24568:	ldr	r1, [sp, #28]
   2456c:	rsb	fp, fp, ip, asr #5
   24570:	rsb	r2, r1, r2, asr #2
   24574:	rsb	fp, fp, fp, lsl #4
   24578:	rsb	sl, sl, sl, lsl #4
   2457c:	add	r2, r2, r2, lsl #1
   24580:	sub	r7, r7, fp, lsl #2
   24584:	sub	r6, r6, sl, lsl #2
   24588:	sub	r5, r5, r2, lsl #3
   2458c:	mov	r0, r4
   24590:	strd	r6, [sp, #12]
   24594:	str	r5, [sp, #8]
   24598:	ldr	r2, [pc, #72]	; 245e8 <ftello64@plt+0x11a64>
   2459c:	mov	r1, #16
   245a0:	bl	1295c <gpgrt_snprintf@plt>
   245a4:	ldr	r2, [sp, #44]	; 0x2c
   245a8:	ldr	r3, [r8]
   245ac:	mov	r0, r9
   245b0:	cmp	r2, r3
   245b4:	bne	245c8 <ftello64@plt+0x11a44>
   245b8:	add	sp, sp, #52	; 0x34
   245bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   245c0:	mov	r9, #55	; 0x37
   245c4:	b	245a4 <ftello64@plt+0x11a20>
   245c8:	bl	12590 <__stack_chk_fail@plt>
   245cc:	andeq	lr, r3, r0, lsl fp
   245d0:	andeq	r0, r0, lr, lsr #12
   245d4:	stmhi	r8, {r0, r3, r7, fp, pc}
   245d8:	bcs	feacf08c <stdout@@GLIBC_2.4+0xfea8ff50>
   245dc:			; <UNDEFINED> instruction: 0xffe5bbaf
   245e0:	andseq	r1, r1, ip, ror sp
   245e4:	andeq	r2, r0, pc, lsl #14
   245e8:	andeq	ip, r2, ip, ror #24
   245ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   245f0:	sub	sp, sp, #60	; 0x3c
   245f4:	ldr	r5, [pc, #456]	; 247c4 <ftello64@plt+0x11c40>
   245f8:	ldrb	r8, [r0]
   245fc:	ldr	r3, [r5]
   24600:	cmp	r8, #0
   24604:	str	r3, [sp, #52]	; 0x34
   24608:	moveq	r7, #26
   2460c:	beq	2479c <ftello64@plt+0x11c18>
   24610:	mov	r4, r0
   24614:	mov	r6, r1
   24618:	bl	2329c <ftello64@plt+0x10718>
   2461c:	subs	r7, r0, #0
   24620:	bne	2479c <ftello64@plt+0x11c18>
   24624:	ldr	r3, [pc, #412]	; 247c8 <ftello64@plt+0x11c44>
   24628:	cmp	r6, r3
   2462c:	bhi	247b8 <ftello64@plt+0x11c34>
   24630:	sub	r8, r8, #48	; 0x30
   24634:	ldrb	r3, [r4, #1]
   24638:	ldrb	r1, [r4, #2]
   2463c:	add	r8, r8, r8, lsl #2
   24640:	sub	r3, r3, #48	; 0x30
   24644:	add	r8, r3, r8, lsl #1
   24648:	ldrb	r0, [r4, #3]
   2464c:	sub	r3, r1, #48	; 0x30
   24650:	ldrb	ip, [r4, #4]
   24654:	ldrb	r2, [r4, #6]
   24658:	add	r3, r3, r3, lsl #2
   2465c:	sub	r0, r0, #48	; 0x30
   24660:	add	r8, r8, r8, lsl #2
   24664:	add	r3, r0, r3, lsl #1
   24668:	sub	ip, ip, #48	; 0x30
   2466c:	sub	r2, r2, #48	; 0x30
   24670:	ldrb	r1, [r4, #5]
   24674:	ldrb	r0, [r4, #7]
   24678:	add	r8, r8, r8, lsl #2
   2467c:	add	ip, ip, ip, lsl #2
   24680:	add	r2, r2, r2, lsl #2
   24684:	ldr	lr, [pc, #320]	; 247cc <ftello64@plt+0x11c48>
   24688:	add	fp, r3, r8, lsl #2
   2468c:	sub	r1, r1, #48	; 0x30
   24690:	sub	r0, r0, #48	; 0x30
   24694:	add	r1, r1, ip, lsl #1
   24698:	add	r2, r0, r2, lsl #1
   2469c:	cmp	fp, lr
   246a0:	str	fp, [sp, #40]	; 0x28
   246a4:	str	r1, [sp, #44]	; 0x2c
   246a8:	str	r2, [sp, #48]	; 0x30
   246ac:	ble	247b8 <ftello64@plt+0x11c34>
   246b0:	mov	r0, fp
   246b4:	bl	22cb8 <ftello64@plt+0x10134>
   246b8:	ldrb	r3, [r4, #10]
   246bc:	ldr	r2, [pc, #268]	; 247d0 <ftello64@plt+0x11c4c>
   246c0:	ldr	r1, [pc, #268]	; 247d4 <ftello64@plt+0x11c50>
   246c4:	str	r3, [sp, #28]
   246c8:	ldrb	r3, [r4, #12]
   246cc:	ldrb	r8, [r4, #9]
   246d0:	ldrb	r9, [r4, #11]
   246d4:	str	r3, [sp, #32]
   246d8:	ldrb	r3, [r4, #14]
   246dc:	ldrb	sl, [r4, #13]
   246e0:	str	r3, [sp, #36]	; 0x24
   246e4:	add	r0, r6, r0
   246e8:	add	r2, r0, r2
   246ec:	cmp	r2, r1
   246f0:	bhi	24708 <ftello64@plt+0x11b84>
   246f4:	add	r3, sp, #48	; 0x30
   246f8:	add	r2, sp, #44	; 0x2c
   246fc:	add	r1, sp, #40	; 0x28
   24700:	bl	22d44 <ftello64@plt+0x101c0>
   24704:	ldr	fp, [sp, #40]	; 0x28
   24708:	ldr	r2, [pc, #200]	; 247d8 <ftello64@plt+0x11c54>
   2470c:	cmp	fp, r2
   24710:	bgt	247b8 <ftello64@plt+0x11c34>
   24714:	ldr	r1, [sp, #44]	; 0x2c
   24718:	cmp	r1, #12
   2471c:	bgt	247b8 <ftello64@plt+0x11c34>
   24720:	ldr	r0, [sp, #48]	; 0x30
   24724:	cmp	r1, #0
   24728:	movgt	r2, #0
   2472c:	movle	r2, #1
   24730:	sub	ip, r0, #1
   24734:	cmp	ip, #30
   24738:	orrhi	r2, r2, #1
   2473c:	orrs	r3, r2, fp, lsr #31
   24740:	bne	247b8 <ftello64@plt+0x11c34>
   24744:	ldr	r2, [sp, #32]
   24748:	sub	sl, sl, #48	; 0x30
   2474c:	sub	r9, r9, #48	; 0x30
   24750:	sub	r8, r8, #48	; 0x30
   24754:	sub	ip, r2, #48	; 0x30
   24758:	ldr	r3, [sp, #36]	; 0x24
   2475c:	ldr	r2, [sp, #28]
   24760:	add	sl, sl, sl, lsl #2
   24764:	add	r9, r9, r9, lsl #2
   24768:	add	r8, r8, r8, lsl #2
   2476c:	sub	r3, r3, #48	; 0x30
   24770:	sub	r2, r2, #48	; 0x30
   24774:	add	sl, r3, sl, lsl #1
   24778:	add	r8, r2, r8, lsl #1
   2477c:	add	r9, ip, r9, lsl #1
   24780:	str	r1, [sp]
   24784:	stmib	sp, {r0, r8, r9, sl}
   24788:	mov	r3, fp
   2478c:	mov	r0, r4
   24790:	ldr	r2, [pc, #68]	; 247dc <ftello64@plt+0x11c58>
   24794:	mov	r1, #16
   24798:	bl	1295c <gpgrt_snprintf@plt>
   2479c:	ldr	r2, [sp, #52]	; 0x34
   247a0:	ldr	r3, [r5]
   247a4:	mov	r0, r7
   247a8:	cmp	r2, r3
   247ac:	bne	247c0 <ftello64@plt+0x11c3c>
   247b0:	add	sp, sp, #60	; 0x3c
   247b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   247b8:	mov	r7, #55	; 0x37
   247bc:	b	2479c <ftello64@plt+0x11c18>
   247c0:	bl	12590 <__stack_chk_fail@plt>
   247c4:	andeq	lr, r3, r0, lsl fp
   247c8:	eorseq	sp, r7, r1, ror r7
   247cc:	andeq	r0, r0, lr, lsr #12
   247d0:			; <UNDEFINED> instruction: 0xffe5bbaf
   247d4:	andseq	r1, r1, ip, ror sp
   247d8:	andeq	r2, r0, pc, lsl #14
   247dc:	andeq	ip, r2, ip, ror #24
   247e0:	ldr	r2, [pc, #748]	; 24ad4 <ftello64@plt+0x11f50>
   247e4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   247e8:	add	r3, r1, #7
   247ec:	cmp	r3, r2
   247f0:	bhi	249d0 <ftello64@plt+0x11e4c>
   247f4:	ldr	r2, [pc, #732]	; 24ad8 <ftello64@plt+0x11f54>
   247f8:	lsr	r8, r3, #3
   247fc:	mov	r9, r1
   24800:	mov	r4, r0
   24804:	umull	r1, r0, r2, r8
   24808:	umull	r2, r3, r2, r3
   2480c:	lsr	r0, r0, #2
   24810:	lsr	r3, r3, #5
   24814:	add	r0, r0, r0, lsl #2
   24818:	sub	r0, r8, r0
   2481c:	add	r3, r0, r3, lsl #2
   24820:	lsl	r3, r3, #1
   24824:	cmp	r0, #2
   24828:	movhi	r0, r3
   2482c:	addls	r0, r3, #1
   24830:	bl	1238c <gcry_malloc@plt>
   24834:	subs	sl, r0, #0
   24838:	beq	249c8 <ftello64@plt+0x11e44>
   2483c:	cmp	r8, #4
   24840:	bls	24acc <ftello64@plt+0x11f48>
   24844:	ldr	r0, [pc, #656]	; 24adc <ftello64@plt+0x11f58>
   24848:	add	r2, r4, #5
   2484c:	add	r3, sl, #8
   24850:	ldrb	lr, [r2, #-4]
   24854:	ldrb	r4, [r2, #-3]
   24858:	ldrb	fp, [r2, #-5]
   2485c:	ldrb	ip, [r2, #-2]
   24860:	ldrb	r1, [r2, #-1]
   24864:	lsl	r6, lr, #4
   24868:	lsl	r7, fp, #2
   2486c:	lsl	r5, r4, #1
   24870:	and	r6, r6, #16
   24874:	orr	r6, r6, r4, lsr #4
   24878:	and	r7, r7, #28
   2487c:	lsl	r4, ip, #3
   24880:	and	r5, r5, #30
   24884:	orr	r7, r7, lr, lsr #6
   24888:	orr	r5, r5, ip, lsr #7
   2488c:	asr	lr, lr, #1
   24890:	and	r4, r4, #24
   24894:	asr	ip, ip, #2
   24898:	orr	r4, r4, r1, lsr #5
   2489c:	and	lr, lr, #31
   248a0:	and	ip, ip, #31
   248a4:	and	r1, r1, #31
   248a8:	ldrb	ip, [r0, ip]
   248ac:	ldrb	r4, [r0, r4]
   248b0:	ldrb	fp, [r0, fp, lsr #3]
   248b4:	ldrb	r7, [r0, r7]
   248b8:	ldrb	lr, [r0, lr]
   248bc:	ldrb	r6, [r0, r6]
   248c0:	ldrb	r5, [r0, r5]
   248c4:	ldrb	r1, [r0, r1]
   248c8:	sub	r8, r8, #5
   248cc:	cmp	r8, #4
   248d0:	strb	ip, [r3, #-3]
   248d4:	strb	r4, [r3, #-2]
   248d8:	strb	fp, [r3, #-8]
   248dc:	strb	r7, [r3, #-7]
   248e0:	strb	lr, [r3, #-6]
   248e4:	strb	r6, [r3, #-5]
   248e8:	strb	r5, [r3, #-4]
   248ec:	strb	r1, [r3, #-1]
   248f0:	mov	r4, r2
   248f4:	mov	ip, r3
   248f8:	add	r2, r2, #5
   248fc:	add	r3, r3, #8
   24900:	bhi	24850 <ftello64@plt+0x11ccc>
   24904:	sub	r8, r8, #1
   24908:	cmp	r8, #3
   2490c:	ldrls	pc, [pc, r8, lsl #2]
   24910:	b	249b0 <ftello64@plt+0x11e2c>
   24914:	andeq	r4, r2, r8, ror #19
   24918:	andeq	r4, r2, r4, lsl sl
   2491c:	andeq	r4, r2, r4, ror #20
   24920:	andeq	r4, r2, r4, lsr #18
   24924:	ldrb	r0, [r4, #1]
   24928:	ldrb	r3, [r4, #2]
   2492c:	ldrb	r5, [r4]
   24930:	ldrb	r2, [r4, #3]
   24934:	lsl	lr, r0, #4
   24938:	and	lr, lr, #16
   2493c:	orr	lr, lr, r3, lsr #4
   24940:	lsl	r4, r5, #2
   24944:	lsl	r3, r3, #1
   24948:	and	r4, r4, #28
   2494c:	and	r3, r3, #30
   24950:	ldr	r1, [pc, #388]	; 24adc <ftello64@plt+0x11f58>
   24954:	orr	r3, r3, r2, lsr #7
   24958:	orr	r4, r4, r0, lsr #6
   2495c:	asr	r6, r2, #2
   24960:	asr	r0, r0, #1
   24964:	lsl	r2, r2, #3
   24968:	and	r0, r0, #31
   2496c:	and	r6, r6, #31
   24970:	and	r2, r2, #24
   24974:	ldrb	r7, [r1, r0]
   24978:	ldrb	r8, [r1, lr]
   2497c:	ldrb	r4, [r1, r4]
   24980:	ldrb	lr, [r1, r3]
   24984:	ldrb	r5, [r1, r5, lsr #3]
   24988:	ldrb	r0, [r1, r6]
   2498c:	ldrb	r3, [r1, r2]
   24990:	strb	r4, [ip, #1]
   24994:	strb	r5, [ip]
   24998:	strb	r7, [ip, #2]
   2499c:	strb	r8, [ip, #3]
   249a0:	strb	lr, [ip, #4]
   249a4:	strb	r0, [ip, #5]
   249a8:	strb	r3, [ip, #6]
   249ac:	add	ip, ip, #7
   249b0:	ldr	r1, [pc, #288]	; 24ad8 <ftello64@plt+0x11f54>
   249b4:	add	r9, r9, #4
   249b8:	mov	r3, #0
   249bc:	umull	r2, r9, r1, r9
   249c0:	strb	r3, [ip]
   249c4:	strb	r3, [sl, r9, lsr #2]
   249c8:	mov	r0, sl
   249cc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   249d0:	bl	12848 <__errno_location@plt>
   249d4:	mov	sl, #0
   249d8:	mov	r3, #22
   249dc:	str	r3, [r0]
   249e0:	mov	r0, sl
   249e4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   249e8:	ldrb	r0, [r4]
   249ec:	ldr	r1, [pc, #232]	; 24adc <ftello64@plt+0x11f58>
   249f0:	mov	r3, ip
   249f4:	lsl	r2, r0, #2
   249f8:	and	r2, r2, #28
   249fc:	ldrb	r0, [r1, r0, lsr #3]
   24a00:	ldrb	r2, [r1, r2]
   24a04:	strb	r0, [r3], #2
   24a08:	strb	r2, [ip, #1]
   24a0c:	mov	ip, r3
   24a10:	b	249b0 <ftello64@plt+0x11e2c>
   24a14:	ldrb	lr, [r4]
   24a18:	ldrb	r3, [r4, #1]
   24a1c:	ldr	r1, [pc, #184]	; 24adc <ftello64@plt+0x11f58>
   24a20:	add	ip, ip, #4
   24a24:	lsl	r2, lr, #2
   24a28:	and	r2, r2, #28
   24a2c:	orr	r2, r2, r3, lsr #6
   24a30:	asr	r0, r3, #1
   24a34:	lsl	r3, r3, #4
   24a38:	and	r0, r0, #31
   24a3c:	and	r3, r3, #16
   24a40:	ldrb	r4, [r1, r2]
   24a44:	ldrb	lr, [r1, lr, lsr #3]
   24a48:	ldrb	r2, [r1, r0]
   24a4c:	ldrb	r3, [r1, r3]
   24a50:	strb	r4, [ip, #-3]
   24a54:	strb	lr, [ip, #-4]
   24a58:	strb	r2, [ip, #-2]
   24a5c:	strb	r3, [ip, #-1]
   24a60:	b	249b0 <ftello64@plt+0x11e2c>
   24a64:	ldrb	r3, [r4, #1]
   24a68:	ldrb	lr, [r4]
   24a6c:	ldrb	r2, [r4, #2]
   24a70:	ldr	r1, [pc, #100]	; 24adc <ftello64@plt+0x11f58>
   24a74:	lsl	r0, r3, #4
   24a78:	lsl	r4, lr, #2
   24a7c:	and	r4, r4, #28
   24a80:	and	r0, r0, #16
   24a84:	orr	r4, r4, r3, lsr #6
   24a88:	orr	r0, r0, r2, lsr #4
   24a8c:	asr	r3, r3, #1
   24a90:	lsl	r2, r2, #1
   24a94:	and	r3, r3, #31
   24a98:	and	r2, r2, #30
   24a9c:	ldrb	r5, [r1, r4]
   24aa0:	ldrb	r4, [r1, lr, lsr #3]
   24aa4:	ldrb	lr, [r1, r0]
   24aa8:	ldrb	r0, [r1, r3]
   24aac:	ldrb	r3, [r1, r2]
   24ab0:	strb	r5, [ip, #1]
   24ab4:	strb	r4, [ip]
   24ab8:	strb	lr, [ip, #3]
   24abc:	strb	r0, [ip, #2]
   24ac0:	strb	r3, [ip, #4]
   24ac4:	add	ip, ip, #5
   24ac8:	b	249b0 <ftello64@plt+0x11e2c>
   24acc:	mov	ip, sl
   24ad0:	b	24904 <ftello64@plt+0x11d80>
   24ad4:	andeq	r0, r8, r7
   24ad8:	stclgt	12, cr12, [ip], {205}	; 0xcd
   24adc:			; <UNDEFINED> instruction: 0x0002cdb4
   24ae0:	push	{r4, r5, r6, r7, r8, lr}
   24ae4:	subs	r6, r2, #0
   24ae8:	mov	r5, r0
   24aec:	mov	r4, r1
   24af0:	mov	r7, r3
   24af4:	beq	24b80 <ftello64@plt+0x11ffc>
   24af8:	cmp	r1, #0
   24afc:	beq	24be4 <ftello64@plt+0x12060>
   24b00:	and	r3, r7, #1
   24b04:	add	r1, r5, r4
   24b08:	mov	lr, r5
   24b0c:	mov	ip, r6
   24b10:	mov	r7, #58	; 0x3a
   24b14:	b	24b34 <ftello64@plt+0x11fb0>
   24b18:	cmp	r5, lr
   24b1c:	moveq	r2, #0
   24b20:	andne	r2, r3, #1
   24b24:	cmp	r2, #0
   24b28:	strbne	r7, [ip, #2]
   24b2c:	moveq	ip, r0
   24b30:	addne	ip, ip, #3
   24b34:	ldrb	r0, [lr], #1
   24b38:	lsr	r0, r0, #4
   24b3c:	cmp	r0, #9
   24b40:	add	r2, r0, #55	; 0x37
   24b44:	addls	r2, r0, #48	; 0x30
   24b48:	strb	r2, [ip]
   24b4c:	ldrb	r0, [lr, #-1]
   24b50:	and	r0, r0, #15
   24b54:	cmp	r0, #9
   24b58:	add	r4, r0, #55	; 0x37
   24b5c:	addls	r4, r0, #48	; 0x30
   24b60:	cmp	r1, lr
   24b64:	strb	r4, [ip, #1]
   24b68:	add	r0, ip, #2
   24b6c:	bne	24b18 <ftello64@plt+0x11f94>
   24b70:	mov	r3, #0
   24b74:	strb	r3, [r0]
   24b78:	mov	r0, r6
   24b7c:	pop	{r4, r5, r6, r7, r8, pc}
   24b80:	cmp	r3, #0
   24b84:	movne	r1, #3
   24b88:	moveq	r1, #2
   24b8c:	cmp	r4, #0
   24b90:	mul	r0, r4, r1
   24b94:	add	r8, r0, #1
   24b98:	beq	24bc0 <ftello64@plt+0x1203c>
   24b9c:	bl	2a464 <ftello64@plt+0x178e0>
   24ba0:	cmp	r0, r4
   24ba4:	bne	24bd8 <ftello64@plt+0x12054>
   24ba8:	mov	r0, r8
   24bac:	bl	1238c <gcry_malloc@plt>
   24bb0:	cmp	r0, #0
   24bb4:	movne	r6, r0
   24bb8:	bne	24b00 <ftello64@plt+0x11f7c>
   24bbc:	b	24b78 <ftello64@plt+0x11ff4>
   24bc0:	mov	r0, r8
   24bc4:	bl	1238c <gcry_malloc@plt>
   24bc8:	cmp	r0, #0
   24bcc:	beq	24b78 <ftello64@plt+0x11ff4>
   24bd0:	mov	r6, r0
   24bd4:	b	24b70 <ftello64@plt+0x11fec>
   24bd8:	mov	r0, #12
   24bdc:	bl	129d4 <gpg_err_set_errno@plt>
   24be0:	b	24b78 <ftello64@plt+0x11ff4>
   24be4:	mov	r0, r6
   24be8:	b	24b70 <ftello64@plt+0x11fec>
   24bec:	cmp	r2, #0
   24bf0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24bf4:	ldrb	r8, [r0]
   24bf8:	beq	24d24 <ftello64@plt+0x121a0>
   24bfc:	add	r6, r1, r2
   24c00:	sub	r6, r6, #1
   24c04:	add	lr, r0, #2
   24c08:	sub	r4, r1, #1
   24c0c:	sub	r3, r8, #48	; 0x30
   24c10:	bic	ip, r8, #32
   24c14:	uxtb	r3, r3
   24c18:	sub	ip, ip, #65	; 0x41
   24c1c:	cmp	ip, #5
   24c20:	cmphi	r3, #9
   24c24:	bls	24c30 <ftello64@plt+0x120ac>
   24c28:	mvn	r0, #0
   24c2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24c30:	ldrb	r7, [lr, #-1]
   24c34:	mov	r5, lr
   24c38:	sub	ip, r7, #48	; 0x30
   24c3c:	bic	r9, r7, #32
   24c40:	uxtb	ip, ip
   24c44:	sub	r9, r9, #65	; 0x41
   24c48:	cmp	r9, #5
   24c4c:	cmphi	ip, #9
   24c50:	bhi	24c28 <ftello64@plt+0x120a4>
   24c54:	cmp	r8, #57	; 0x39
   24c58:	bls	24cb8 <ftello64@plt+0x12134>
   24c5c:	cmp	r8, #70	; 0x46
   24c60:	bhi	24cb4 <ftello64@plt+0x12130>
   24c64:	sub	r3, r8, #55	; 0x37
   24c68:	lsl	r3, r3, #4
   24c6c:	uxtb	r3, r3
   24c70:	cmp	r7, #57	; 0x39
   24c74:	bls	24c88 <ftello64@plt+0x12104>
   24c78:	cmp	r7, #70	; 0x46
   24c7c:	subls	ip, r7, #55	; 0x37
   24c80:	subhi	ip, r7, #87	; 0x57
   24c84:	uxtb	ip, ip
   24c88:	add	r7, r4, #1
   24c8c:	add	r3, r3, ip
   24c90:	cmp	r7, r6
   24c94:	add	ip, r4, #2
   24c98:	strb	r3, [r4, #1]
   24c9c:	add	lr, lr, #2
   24ca0:	sub	r4, ip, r1
   24ca4:	beq	24cc4 <ftello64@plt+0x12140>
   24ca8:	mov	r4, r7
   24cac:	ldrb	r8, [lr, #-2]
   24cb0:	b	24c0c <ftello64@plt+0x12088>
   24cb4:	sub	r3, r8, #87	; 0x57
   24cb8:	lsl	r3, r3, #4
   24cbc:	uxtb	r3, r3
   24cc0:	b	24c70 <ftello64@plt+0x120ec>
   24cc4:	ldrb	r8, [r5]
   24cc8:	cmp	r8, #0
   24ccc:	beq	24d14 <ftello64@plt+0x12190>
   24cd0:	tst	r8, #128	; 0x80
   24cd4:	bne	24c28 <ftello64@plt+0x120a4>
   24cd8:	mov	r7, r2
   24cdc:	mov	r6, r0
   24ce0:	bl	12788 <__ctype_b_loc@plt>
   24ce4:	lsl	r3, r8, #1
   24ce8:	ldr	r2, [r0]
   24cec:	ldrh	ip, [r2, r3]
   24cf0:	lsr	ip, ip, #13
   24cf4:	eor	ip, ip, #1
   24cf8:	cmp	r7, r4
   24cfc:	orrne	ip, ip, #1
   24d00:	tst	ip, #1
   24d04:	bne	24c28 <ftello64@plt+0x120a4>
   24d08:	add	r0, r5, #1
   24d0c:	sub	r0, r0, r6
   24d10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24d14:	cmp	r4, r2
   24d18:	bne	24c28 <ftello64@plt+0x120a4>
   24d1c:	sub	r0, r5, r0
   24d20:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24d24:	cmp	r8, #0
   24d28:	bne	24d34 <ftello64@plt+0x121b0>
   24d2c:	mov	r0, r8
   24d30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24d34:	mov	r4, r2
   24d38:	mov	r5, r0
   24d3c:	b	24cd0 <ftello64@plt+0x1214c>
   24d40:	cmp	r2, #0
   24d44:	push	{r4, r5, r6, r7, r8, lr}
   24d48:	beq	24eac <ftello64@plt+0x12328>
   24d4c:	mov	r5, #0
   24d50:	sub	r1, r1, #1
   24d54:	mov	lr, r5
   24d58:	mov	r4, r0
   24d5c:	cmp	lr, #1
   24d60:	ldrb	r7, [r4]
   24d64:	beq	24e78 <ftello64@plt+0x122f4>
   24d68:	cmp	r5, #0
   24d6c:	beq	24d8c <ftello64@plt+0x12208>
   24d70:	cmp	r7, #58	; 0x3a
   24d74:	beq	24e90 <ftello64@plt+0x1230c>
   24d78:	mvn	r0, #0
   24d7c:	pop	{r4, r5, r6, r7, r8, pc}
   24d80:	ldrb	r7, [r4, #1]
   24d84:	mov	r5, lr
   24d88:	add	r4, r4, #1
   24d8c:	sub	r3, r7, #48	; 0x30
   24d90:	bic	ip, r7, #32
   24d94:	uxtb	r3, r3
   24d98:	sub	ip, ip, #65	; 0x41
   24d9c:	cmp	ip, #5
   24da0:	cmphi	r3, #9
   24da4:	bhi	24d78 <ftello64@plt+0x121f4>
   24da8:	ldrb	r6, [r4, #1]
   24dac:	sub	ip, r6, #48	; 0x30
   24db0:	bic	r8, r6, #32
   24db4:	uxtb	ip, ip
   24db8:	sub	r8, r8, #65	; 0x41
   24dbc:	cmp	r8, #5
   24dc0:	cmphi	ip, #9
   24dc4:	bhi	24d78 <ftello64@plt+0x121f4>
   24dc8:	cmp	r7, #57	; 0x39
   24dcc:	bls	24e6c <ftello64@plt+0x122e8>
   24dd0:	cmp	r7, #70	; 0x46
   24dd4:	bhi	24e68 <ftello64@plt+0x122e4>
   24dd8:	sub	r3, r7, #55	; 0x37
   24ddc:	lsl	r3, r3, #4
   24de0:	uxtb	r3, r3
   24de4:	cmp	r6, #57	; 0x39
   24de8:	bls	24dfc <ftello64@plt+0x12278>
   24dec:	cmp	r6, #70	; 0x46
   24df0:	subls	ip, r6, #55	; 0x37
   24df4:	subhi	ip, r6, #87	; 0x57
   24df8:	uxtb	ip, ip
   24dfc:	add	lr, lr, #1
   24e00:	add	r3, r3, ip
   24e04:	cmp	r2, lr
   24e08:	strb	r3, [r1, #1]!
   24e0c:	add	r4, r4, #2
   24e10:	mov	r6, lr
   24e14:	bne	24d5c <ftello64@plt+0x121d8>
   24e18:	ldrb	r8, [r4]
   24e1c:	cmp	r8, #58	; 0x3a
   24e20:	beq	24d78 <ftello64@plt+0x121f4>
   24e24:	cmp	r8, #0
   24e28:	mov	r7, r0
   24e2c:	mov	r5, r2
   24e30:	beq	24e9c <ftello64@plt+0x12318>
   24e34:	tst	r8, #128	; 0x80
   24e38:	bne	24d78 <ftello64@plt+0x121f4>
   24e3c:	bl	12788 <__ctype_b_loc@plt>
   24e40:	lsl	r8, r8, #1
   24e44:	ldr	r3, [r0]
   24e48:	ldrh	r3, [r3, r8]
   24e4c:	tst	r3, #8192	; 0x2000
   24e50:	beq	24d78 <ftello64@plt+0x121f4>
   24e54:	cmp	r5, r6
   24e58:	addeq	r4, r4, #1
   24e5c:	bne	24d78 <ftello64@plt+0x121f4>
   24e60:	sub	r0, r4, r7
   24e64:	pop	{r4, r5, r6, r7, r8, pc}
   24e68:	sub	r3, r7, #87	; 0x57
   24e6c:	lsl	r3, r3, #4
   24e70:	uxtb	r3, r3
   24e74:	b	24de4 <ftello64@plt+0x12260>
   24e78:	cmp	r7, #58	; 0x3a
   24e7c:	beq	24d80 <ftello64@plt+0x121fc>
   24e80:	cmp	r5, #0
   24e84:	beq	24d8c <ftello64@plt+0x12208>
   24e88:	mvn	r0, #0
   24e8c:	pop	{r4, r5, r6, r7, r8, pc}
   24e90:	ldrb	r7, [r4, #1]
   24e94:	add	r4, r4, #1
   24e98:	b	24d8c <ftello64@plt+0x12208>
   24e9c:	cmp	r2, r6
   24ea0:	bne	24d78 <ftello64@plt+0x121f4>
   24ea4:	sub	r0, r4, r7
   24ea8:	pop	{r4, r5, r6, r7, r8, pc}
   24eac:	mov	r4, r0
   24eb0:	mov	r6, r2
   24eb4:	b	24e18 <ftello64@plt+0x12294>
   24eb8:	mov	r3, #0
   24ebc:	b	24ae0 <ftello64@plt+0x11f5c>
   24ec0:	mov	r3, #1
   24ec4:	b	24ae0 <ftello64@plt+0x11f5c>
   24ec8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24ecc:	subs	r7, r3, #0
   24ed0:	mov	r6, r0
   24ed4:	mov	r8, r1
   24ed8:	mov	sl, r2
   24edc:	mov	r4, r0
   24ee0:	mov	r9, #0
   24ee4:	movne	r3, #0
   24ee8:	strne	r3, [r7]
   24eec:	ldrb	r5, [r6, r9, lsl #1]
   24ef0:	bic	r0, r5, #32
   24ef4:	sub	r0, r0, #65	; 0x41
   24ef8:	sub	r3, r5, #48	; 0x30
   24efc:	cmp	r3, #9
   24f00:	cmphi	r0, #5
   24f04:	bls	24fa8 <ftello64@plt+0x12424>
   24f08:	cmp	r5, #0
   24f0c:	beq	24f30 <ftello64@plt+0x123ac>
   24f10:	tst	r5, #128	; 0x80
   24f14:	bne	2505c <ftello64@plt+0x124d8>
   24f18:	bl	12788 <__ctype_b_loc@plt>
   24f1c:	lsl	r5, r5, #1
   24f20:	ldr	r3, [r0]
   24f24:	ldrh	r3, [r3, r5]
   24f28:	tst	r3, #8192	; 0x2000
   24f2c:	beq	2505c <ftello64@plt+0x124d8>
   24f30:	cmp	r4, r6
   24f34:	beq	24f44 <ftello64@plt+0x123c0>
   24f38:	ldrb	r3, [r4, #-2]
   24f3c:	cmp	r3, #48	; 0x30
   24f40:	beq	25048 <ftello64@plt+0x124c4>
   24f44:	add	r9, r9, #1
   24f48:	mov	r0, #1
   24f4c:	cmp	r8, #0
   24f50:	beq	24f94 <ftello64@plt+0x12410>
   24f54:	cmp	r9, sl
   24f58:	bhi	2505c <ftello64@plt+0x124d8>
   24f5c:	sub	ip, r8, #1
   24f60:	mov	r4, r6
   24f64:	mov	r1, #0
   24f68:	ldrb	r5, [r6, r1, lsl #1]
   24f6c:	sub	r2, r5, #48	; 0x30
   24f70:	bic	r3, r5, #32
   24f74:	uxtb	r2, r2
   24f78:	sub	r3, r3, #65	; 0x41
   24f7c:	cmp	r2, #9
   24f80:	cmphi	r3, #5
   24f84:	bls	24fd0 <ftello64@plt+0x1244c>
   24f88:	cmp	r0, #0
   24f8c:	movne	r3, #0
   24f90:	strbne	r3, [r8, r1]
   24f94:	cmp	r7, #0
   24f98:	subne	r9, r9, r0
   24f9c:	strne	r9, [r7]
   24fa0:	mov	r0, r4
   24fa4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24fa8:	ldrb	r0, [r4, #1]
   24fac:	bic	r3, r0, #32
   24fb0:	sub	r3, r3, #65	; 0x41
   24fb4:	sub	r0, r0, #48	; 0x30
   24fb8:	cmp	r0, #9
   24fbc:	cmphi	r3, #5
   24fc0:	bhi	24f08 <ftello64@plt+0x12384>
   24fc4:	add	r4, r4, #2
   24fc8:	add	r9, r9, #1
   24fcc:	b	24eec <ftello64@plt+0x12368>
   24fd0:	ldrb	lr, [r4, #1]
   24fd4:	sub	r3, lr, #48	; 0x30
   24fd8:	bic	sl, lr, #32
   24fdc:	uxtb	r3, r3
   24fe0:	sub	sl, sl, #65	; 0x41
   24fe4:	cmp	r3, #9
   24fe8:	cmphi	sl, #5
   24fec:	bhi	24f88 <ftello64@plt+0x12404>
   24ff0:	cmp	r5, #57	; 0x39
   24ff4:	bls	2503c <ftello64@plt+0x124b8>
   24ff8:	cmp	r5, #70	; 0x46
   24ffc:	bhi	25038 <ftello64@plt+0x124b4>
   25000:	sub	r2, r5, #55	; 0x37
   25004:	lsl	r2, r2, #4
   25008:	uxtb	r2, r2
   2500c:	cmp	lr, #57	; 0x39
   25010:	bls	25024 <ftello64@plt+0x124a0>
   25014:	cmp	lr, #70	; 0x46
   25018:	subls	r3, lr, #55	; 0x37
   2501c:	subhi	r3, lr, #87	; 0x57
   25020:	uxtb	r3, r3
   25024:	add	r2, r2, r3
   25028:	add	r1, r1, #1
   2502c:	add	r4, r4, #2
   25030:	strb	r2, [ip, #1]!
   25034:	b	24f68 <ftello64@plt+0x123e4>
   25038:	sub	r2, r5, #87	; 0x57
   2503c:	lsl	r2, r2, #4
   25040:	uxtb	r2, r2
   25044:	b	2500c <ftello64@plt+0x12488>
   25048:	ldrb	r3, [r4, #-1]
   2504c:	cmp	r3, #48	; 0x30
   25050:	moveq	r0, #0
   25054:	bne	24f44 <ftello64@plt+0x123c0>
   25058:	b	24f4c <ftello64@plt+0x123c8>
   2505c:	mov	r0, #22
   25060:	mov	r4, #0
   25064:	bl	129d4 <gpg_err_set_errno@plt>
   25068:	mov	r0, r4
   2506c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25070:	push	{r4, r5, r6, r7, lr}
   25074:	mov	r2, #0
   25078:	ldr	r5, [pc, #172]	; 2512c <ftello64@plt+0x125a8>
   2507c:	sub	sp, sp, #12
   25080:	mov	r6, r1
   25084:	ldr	ip, [r5]
   25088:	mov	r1, r2
   2508c:	mov	r3, sp
   25090:	str	ip, [sp, #4]
   25094:	mov	r7, r0
   25098:	bl	24ec8 <ftello64@plt+0x12344>
   2509c:	subs	r4, r0, #0
   250a0:	beq	25104 <ftello64@plt+0x12580>
   250a4:	cmp	r6, #0
   250a8:	ldr	r0, [sp]
   250ac:	subne	r4, r4, r7
   250b0:	strne	r4, [r6]
   250b4:	add	r0, r0, #1
   250b8:	bl	1238c <gcry_malloc@plt>
   250bc:	cmp	r0, #0
   250c0:	mov	r4, r0
   250c4:	beq	25110 <ftello64@plt+0x1258c>
   250c8:	ldr	r2, [sp]
   250cc:	mov	r1, r0
   250d0:	add	r2, r2, #1
   250d4:	mov	r0, r7
   250d8:	mov	r3, #0
   250dc:	bl	24ec8 <ftello64@plt+0x12344>
   250e0:	cmp	r0, #0
   250e4:	beq	2511c <ftello64@plt+0x12598>
   250e8:	ldr	r2, [sp, #4]
   250ec:	ldr	r3, [r5]
   250f0:	mov	r0, r4
   250f4:	cmp	r2, r3
   250f8:	bne	25118 <ftello64@plt+0x12594>
   250fc:	add	sp, sp, #12
   25100:	pop	{r4, r5, r6, r7, pc}
   25104:	cmp	r6, #0
   25108:	strne	r4, [r6]
   2510c:	bne	250e8 <ftello64@plt+0x12564>
   25110:	mov	r4, #0
   25114:	b	250e8 <ftello64@plt+0x12564>
   25118:	bl	12590 <__stack_chk_fail@plt>
   2511c:	ldr	r2, [pc, #12]	; 25130 <ftello64@plt+0x125ac>
   25120:	mov	r1, #264	; 0x108
   25124:	ldr	r0, [pc, #8]	; 25134 <ftello64@plt+0x125b0>
   25128:	bl	202d0 <ftello64@plt+0xd74c>
   2512c:	andeq	lr, r3, r0, lsl fp
   25130:	ldrdeq	ip, [r2], -r4
   25134:	andeq	ip, r2, r4, ror #27
   25138:	cmp	r1, #0
   2513c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25140:	beq	251b8 <ftello64@plt+0x12634>
   25144:	ldrb	r4, [r0]
   25148:	cmp	r4, #0
   2514c:	beq	251b8 <ftello64@plt+0x12634>
   25150:	sub	r6, r1, #1
   25154:	mov	r5, r0
   25158:	ldr	r7, [pc, #144]	; 251f0 <ftello64@plt+0x1266c>
   2515c:	ldr	r9, [pc, #144]	; 251f4 <ftello64@plt+0x12670>
   25160:	add	r6, r0, r6
   25164:	mov	r8, #0
   25168:	b	25194 <ftello64@plt+0x12610>
   2516c:	bl	127f4 <strchr@plt>
   25170:	cmp	r8, #0
   25174:	bne	251c4 <ftello64@plt+0x12640>
   25178:	cmp	r0, #0
   2517c:	beq	251d4 <ftello64@plt+0x12650>
   25180:	cmp	r5, r6
   25184:	beq	251b8 <ftello64@plt+0x12634>
   25188:	ldrb	r4, [r5, #1]!
   2518c:	cmp	r4, #0
   25190:	beq	251b8 <ftello64@plt+0x12634>
   25194:	tst	r4, #128	; 0x80
   25198:	mov	r1, r4
   2519c:	mov	r0, r7
   251a0:	bne	25180 <ftello64@plt+0x125fc>
   251a4:	cmp	r4, #64	; 0x40
   251a8:	bne	2516c <ftello64@plt+0x125e8>
   251ac:	cmp	r5, r6
   251b0:	mov	r8, #1
   251b4:	bne	25188 <ftello64@plt+0x12604>
   251b8:	mov	r8, #0
   251bc:	mov	r0, r8
   251c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   251c4:	cmp	r0, #0
   251c8:	bne	25180 <ftello64@plt+0x125fc>
   251cc:	mov	r0, r8
   251d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   251d4:	mov	r1, r4
   251d8:	mov	r0, r9
   251dc:	bl	127f4 <strchr@plt>
   251e0:	cmp	r0, #0
   251e4:	bne	25180 <ftello64@plt+0x125fc>
   251e8:	mov	r8, #1
   251ec:	b	251bc <ftello64@plt+0x12638>
   251f0:	andeq	ip, r2, r0, asr #28
   251f4:	andeq	ip, r2, r4, lsl #29
   251f8:	adds	r3, r1, #0
   251fc:	movne	r3, #1
   25200:	cmp	r0, #0
   25204:	moveq	r3, #0
   25208:	cmp	r3, #0
   2520c:	beq	25274 <ftello64@plt+0x126f0>
   25210:	push	{r4, r5, r6, lr}
   25214:	mov	r4, r0
   25218:	mov	r5, r1
   2521c:	bl	25138 <ftello64@plt+0x125b4>
   25220:	cmp	r0, #0
   25224:	bne	2527c <ftello64@plt+0x126f8>
   25228:	sub	ip, r5, #1
   2522c:	add	r1, r4, ip
   25230:	sub	r3, r4, #1
   25234:	mov	lr, r0
   25238:	ldrb	r2, [r3, #1]!
   2523c:	cmp	r2, #64	; 0x40
   25240:	addeq	lr, lr, #1
   25244:	cmp	r3, r1
   25248:	bne	25238 <ftello64@plt+0x126b4>
   2524c:	cmp	lr, #1
   25250:	popne	{r4, r5, r6, pc}
   25254:	ldrb	r3, [r4]
   25258:	cmp	r3, #64	; 0x40
   2525c:	popeq	{r4, r5, r6, pc}
   25260:	ldrb	r2, [r4, ip]
   25264:	cmp	r2, #46	; 0x2e
   25268:	cmpne	r2, #64	; 0x40
   2526c:	popeq	{r4, r5, r6, pc}
   25270:	b	25298 <ftello64@plt+0x12714>
   25274:	mov	r0, r3
   25278:	bx	lr
   2527c:	mov	r0, #0
   25280:	pop	{r4, r5, r6, pc}
   25284:	cmp	ip, #0
   25288:	beq	252f0 <ftello64@plt+0x1276c>
   2528c:	ldrb	r3, [r4, #1]!
   25290:	mov	r5, ip
   25294:	sub	ip, ip, #1
   25298:	cmp	r3, #46	; 0x2e
   2529c:	bne	25284 <ftello64@plt+0x12700>
   252a0:	cmp	ip, #0
   252a4:	beq	252f0 <ftello64@plt+0x1276c>
   252a8:	ldrb	r3, [r4, #1]
   252ac:	cmp	r3, #46	; 0x2e
   252b0:	bne	2528c <ftello64@plt+0x12708>
   252b4:	sub	r3, r1, ip
   252b8:	add	r5, r3, r5
   252bc:	ldr	lr, [pc, #52]	; 252f8 <ftello64@plt+0x12774>
   252c0:	add	r3, r4, #2
   252c4:	mov	r2, #0
   252c8:	b	252dc <ftello64@plt+0x12758>
   252cc:	ldrb	r6, [r3], #1
   252d0:	cmp	r6, r2
   252d4:	bne	252e4 <ftello64@plt+0x12760>
   252d8:	ldrb	r2, [lr, #1]!
   252dc:	cmp	r3, r5
   252e0:	bne	252cc <ftello64@plt+0x12748>
   252e4:	cmp	r2, #0
   252e8:	bne	2528c <ftello64@plt+0x12708>
   252ec:	pop	{r4, r5, r6, pc}
   252f0:	mov	r0, #1
   252f4:	pop	{r4, r5, r6, pc}
   252f8:	muleq	r2, sl, lr
   252fc:	subs	r3, r0, #0
   25300:	bxeq	lr
   25304:	push	{r4, lr}
   25308:	mov	r4, r3
   2530c:	bl	127dc <strlen@plt>
   25310:	mov	r1, r0
   25314:	mov	r0, r4
   25318:	pop	{r4, lr}
   2531c:	b	251f8 <ftello64@plt+0x12674>
   25320:	push	{r4, r5, r6, lr}
   25324:	mov	r1, #60	; 0x3c
   25328:	mov	r4, r0
   2532c:	bl	127f4 <strchr@plt>
   25330:	cmp	r0, #0
   25334:	beq	25434 <ftello64@plt+0x128b0>
   25338:	add	r4, r0, #1
   2533c:	mov	r0, r4
   25340:	mov	r1, #62	; 0x3e
   25344:	bl	127f4 <strchr@plt>
   25348:	cmp	r0, #0
   2534c:	cmpne	r4, r0
   25350:	mov	r5, r0
   25354:	bcs	25444 <ftello64@plt+0x128c0>
   25358:	sub	r5, r0, r4
   2535c:	add	r0, r5, #1
   25360:	bl	1238c <gcry_malloc@plt>
   25364:	subs	r6, r0, #0
   25368:	beq	25450 <ftello64@plt+0x128cc>
   2536c:	mov	r1, r4
   25370:	mov	r2, r5
   25374:	bl	1289c <strncpy@plt>
   25378:	mov	r1, #0
   2537c:	strb	r1, [r6, r5]
   25380:	ldrb	r0, [r6]
   25384:	cmp	r0, r1
   25388:	beq	25418 <ftello64@plt+0x12894>
   2538c:	mov	r2, r6
   25390:	mov	r3, r0
   25394:	cmp	r3, #64	; 0x40
   25398:	ldrb	r3, [r2, #1]!
   2539c:	addeq	r1, r1, #1
   253a0:	cmp	r3, #0
   253a4:	bne	25394 <ftello64@plt+0x12810>
   253a8:	cmp	r1, #1
   253ac:	bne	25418 <ftello64@plt+0x12894>
   253b0:	cmp	r0, #64	; 0x40
   253b4:	beq	25418 <ftello64@plt+0x12894>
   253b8:	add	r2, r6, r5
   253bc:	ldrb	r3, [r2, #-1]
   253c0:	cmp	r3, #64	; 0x40
   253c4:	cmpne	r3, #46	; 0x2e
   253c8:	beq	25418 <ftello64@plt+0x12894>
   253cc:	cmp	r0, #32
   253d0:	bls	25418 <ftello64@plt+0x12894>
   253d4:	mov	r2, r6
   253d8:	b	253e4 <ftello64@plt+0x12860>
   253dc:	cmp	r3, #32
   253e0:	bls	25418 <ftello64@plt+0x12894>
   253e4:	ldrb	r3, [r2, #1]!
   253e8:	cmp	r3, #0
   253ec:	bne	253dc <ftello64@plt+0x12858>
   253f0:	mov	r1, #64	; 0x40
   253f4:	mov	r0, r6
   253f8:	bl	127f4 <strchr@plt>
   253fc:	cmp	r0, #0
   25400:	beq	25468 <ftello64@plt+0x128e4>
   25404:	add	r0, r0, #1
   25408:	ldr	r1, [pc, #100]	; 25474 <ftello64@plt+0x128f0>
   2540c:	bl	1235c <strstr@plt>
   25410:	cmp	r0, #0
   25414:	beq	25468 <ftello64@plt+0x128e4>
   25418:	mov	r0, r6
   2541c:	bl	12530 <gcry_free@plt>
   25420:	bl	12848 <__errno_location@plt>
   25424:	mov	r3, #22
   25428:	str	r3, [r0]
   2542c:	mov	r0, #0
   25430:	pop	{r4, r5, r6, pc}
   25434:	mov	r0, r4
   25438:	bl	252fc <ftello64@plt+0x12778>
   2543c:	cmp	r0, #0
   25440:	bne	25458 <ftello64@plt+0x128d4>
   25444:	bl	12848 <__errno_location@plt>
   25448:	mov	r3, #22
   2544c:	str	r3, [r0]
   25450:	mov	r0, #0
   25454:	pop	{r4, r5, r6, pc}
   25458:	mov	r0, r4
   2545c:	bl	12b60 <gcry_strdup@plt>
   25460:	subs	r6, r0, #0
   25464:	beq	25450 <ftello64@plt+0x128cc>
   25468:	mov	r0, r6
   2546c:	pop	{r4, r5, r6, lr}
   25470:	b	1be50 <ftello64@plt+0x92cc>
   25474:	muleq	r2, r8, lr
   25478:	cmp	r0, #0
   2547c:	bxeq	lr
   25480:	ldrb	r0, [r0]
   25484:	adds	r0, r0, #0
   25488:	movne	r0, #1
   2548c:	bx	lr
   25490:	push	{r4, r5, r6, r7, r8, lr}
   25494:	ldrb	r8, [r0]
   25498:	cmp	r8, #0
   2549c:	beq	254e4 <ftello64@plt+0x12960>
   254a0:	ldr	r7, [pc, #144]	; 25538 <ftello64@plt+0x129b4>
   254a4:	mov	r6, r0
   254a8:	mov	r5, r0
   254ac:	mov	r4, r8
   254b0:	cmp	r4, #46	; 0x2e
   254b4:	beq	254f0 <ftello64@plt+0x1296c>
   254b8:	mov	r1, r4
   254bc:	mov	r0, r7
   254c0:	bl	127f4 <strchr@plt>
   254c4:	cmp	r0, #0
   254c8:	popeq	{r4, r5, r6, r7, r8, pc}
   254cc:	cmp	r4, #45	; 0x2d
   254d0:	beq	2550c <ftello64@plt+0x12988>
   254d4:	ldrb	r4, [r5, #1]
   254d8:	cmp	r4, #0
   254dc:	add	r5, r5, #1
   254e0:	bne	254b0 <ftello64@plt+0x1292c>
   254e4:	adds	r0, r8, #0
   254e8:	movne	r0, #1
   254ec:	pop	{r4, r5, r6, r7, r8, pc}
   254f0:	cmp	r6, r5
   254f4:	beq	25504 <ftello64@plt+0x12980>
   254f8:	ldrb	r4, [r5, #1]
   254fc:	cmp	r4, #46	; 0x2e
   25500:	bne	254d8 <ftello64@plt+0x12954>
   25504:	mov	r0, #0
   25508:	pop	{r4, r5, r6, r7, r8, pc}
   2550c:	cmp	r6, r5
   25510:	beq	25504 <ftello64@plt+0x12980>
   25514:	ldrb	r3, [r5, #-1]
   25518:	cmp	r3, #46	; 0x2e
   2551c:	beq	25504 <ftello64@plt+0x12980>
   25520:	ldrb	r4, [r5, #1]
   25524:	cmp	r4, #0
   25528:	cmpne	r4, #46	; 0x2e
   2552c:	beq	25504 <ftello64@plt+0x12980>
   25530:	add	r5, r5, #1
   25534:	b	254b0 <ftello64@plt+0x1292c>
   25538:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   2553c:	push	{r0, r1, r2, r3}
   25540:	push	{r4, lr}
   25544:	sub	sp, sp, #16
   25548:	ldr	r4, [pc, #100]	; 255b4 <ftello64@plt+0x12a30>
   2554c:	add	r3, sp, #28
   25550:	mov	r2, r3
   25554:	ldr	ip, [r4]
   25558:	ldr	r1, [sp, #24]
   2555c:	add	r0, sp, #8
   25560:	str	ip, [sp, #12]
   25564:	str	r3, [sp, #4]
   25568:	bl	128a8 <gpgrt_vasprintf@plt>
   2556c:	cmp	r0, #0
   25570:	blt	25598 <ftello64@plt+0x12a14>
   25574:	ldr	r2, [sp, #12]
   25578:	ldr	r3, [r4]
   2557c:	ldr	r0, [sp, #8]
   25580:	cmp	r2, r3
   25584:	bne	255b0 <ftello64@plt+0x12a2c>
   25588:	add	sp, sp, #16
   2558c:	pop	{r4, lr}
   25590:	add	sp, sp, #16
   25594:	bx	lr
   25598:	bl	12848 <__errno_location@plt>
   2559c:	ldr	r0, [r0]
   255a0:	bl	1271c <strerror@plt>
   255a4:	mov	r1, r0
   255a8:	ldr	r0, [pc, #8]	; 255b8 <ftello64@plt+0x12a34>
   255ac:	bl	1fff4 <ftello64@plt+0xd470>
   255b0:	bl	12590 <__stack_chk_fail@plt>
   255b4:	andeq	lr, r3, r0, lsl fp
   255b8:	muleq	r2, ip, lr
   255bc:	push	{r0, r1, r2, r3}
   255c0:	push	{r4, lr}
   255c4:	sub	sp, sp, #16
   255c8:	ldr	r4, [pc, #76]	; 2561c <ftello64@plt+0x12a98>
   255cc:	add	r3, sp, #28
   255d0:	mov	r2, r3
   255d4:	ldr	ip, [r4]
   255d8:	ldr	r1, [sp, #24]
   255dc:	add	r0, sp, #8
   255e0:	str	r3, [sp, #4]
   255e4:	str	ip, [sp, #12]
   255e8:	bl	128a8 <gpgrt_vasprintf@plt>
   255ec:	ldr	r2, [sp, #12]
   255f0:	ldr	r3, [r4]
   255f4:	cmp	r0, #0
   255f8:	movlt	r0, #0
   255fc:	ldrge	r0, [sp, #8]
   25600:	cmp	r2, r3
   25604:	bne	25618 <ftello64@plt+0x12a94>
   25608:	add	sp, sp, #16
   2560c:	pop	{r4, lr}
   25610:	add	sp, sp, #16
   25614:	bx	lr
   25618:	bl	12590 <__stack_chk_fail@plt>
   2561c:	andeq	lr, r3, r0, lsl fp
   25620:	push	{r4, r5, r6, lr}
   25624:	sub	sp, sp, #16
   25628:	ldr	r5, [pc, #244]	; 25724 <ftello64@plt+0x12ba0>
   2562c:	ldr	r3, [r0]
   25630:	mov	r4, r0
   25634:	ldr	r2, [r5]
   25638:	cmp	r3, #3
   2563c:	str	r2, [sp, #12]
   25640:	beq	256cc <ftello64@plt+0x12b48>
   25644:	cmp	r3, #2
   25648:	bne	2571c <ftello64@plt+0x12b98>
   2564c:	ldr	r6, [r0, #60]	; 0x3c
   25650:	cmp	r6, #0
   25654:	beq	25714 <ftello64@plt+0x12b90>
   25658:	ldr	r2, [r0, #44]	; 0x2c
   2565c:	add	r3, sp, #8
   25660:	str	r3, [sp]
   25664:	str	r2, [sp, #8]
   25668:	ldr	r3, [r0, #48]	; 0x30
   2566c:	ldr	r2, [r0, #76]	; 0x4c
   25670:	mov	r1, #4
   25674:	ldr	r0, [r0, #64]	; 0x40
   25678:	blx	r6
   2567c:	subs	r3, r0, #0
   25680:	strne	r3, [r4, #56]	; 0x38
   25684:	beq	256ac <ftello64@plt+0x12b28>
   25688:	mov	r2, #0
   2568c:	str	r2, [r4, #44]	; 0x2c
   25690:	ldr	r1, [sp, #12]
   25694:	ldr	r2, [r5]
   25698:	mov	r0, r3
   2569c:	cmp	r1, r2
   256a0:	bne	25710 <ftello64@plt+0x12b8c>
   256a4:	add	sp, sp, #16
   256a8:	pop	{r4, r5, r6, pc}
   256ac:	ldr	r1, [r4, #44]	; 0x2c
   256b0:	ldr	r2, [sp, #8]
   256b4:	cmp	r1, r2
   256b8:	beq	25688 <ftello64@plt+0x12b04>
   256bc:	ldr	r0, [pc, #100]	; 25728 <ftello64@plt+0x12ba4>
   256c0:	bl	1ff0c <ftello64@plt+0xd388>
   256c4:	mov	r3, #63	; 0x3f
   256c8:	b	25688 <ftello64@plt+0x12b04>
   256cc:	ldr	r3, [pc, #88]	; 2572c <ftello64@plt+0x12ba8>
   256d0:	ldr	r1, [r0, #36]	; 0x24
   256d4:	ldr	r3, [r3]
   256d8:	add	r6, r1, #8192	; 0x2000
   256dc:	cmp	r3, #0
   256e0:	bne	25700 <ftello64@plt+0x12b7c>
   256e4:	mov	r1, r6
   256e8:	ldr	r0, [r4, #48]	; 0x30
   256ec:	bl	126e0 <gcry_xrealloc@plt>
   256f0:	str	r6, [r4, #36]	; 0x24
   256f4:	mov	r3, #0
   256f8:	str	r0, [r4, #48]	; 0x30
   256fc:	b	25690 <ftello64@plt+0x12b0c>
   25700:	mov	r2, r6
   25704:	ldr	r0, [pc, #36]	; 25730 <ftello64@plt+0x12bac>
   25708:	bl	200bc <ftello64@plt+0xd538>
   2570c:	b	256e4 <ftello64@plt+0x12b60>
   25710:	bl	12590 <__stack_chk_fail@plt>
   25714:	ldr	r0, [pc, #24]	; 25734 <ftello64@plt+0x12bb0>
   25718:	bl	20078 <ftello64@plt+0xd4f4>
   2571c:	ldr	r0, [pc, #20]	; 25738 <ftello64@plt+0x12bb4>
   25720:	bl	20078 <ftello64@plt+0xd4f4>
   25724:	andeq	lr, r3, r0, lsl fp
   25728:	andeq	sp, r2, r8, lsr r0
   2572c:			; <UNDEFINED> instruction: 0x0003f3b4
   25730:	ldrdeq	ip, [r2], -r8
   25734:	andeq	sp, r2, ip, lsl r0
   25738:	andeq	sp, r2, r0
   2573c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25740:	cmp	r1, #3
   25744:	ldr	r8, [sp, #32]
   25748:	mov	r6, r0
   2574c:	mov	r9, r3
   25750:	ldr	r5, [r0]
   25754:	ldr	r4, [r8]
   25758:	beq	25810 <ftello64@plt+0x12c8c>
   2575c:	cmp	r1, #4
   25760:	beq	25788 <ftello64@plt+0x12c04>
   25764:	cmp	r1, #1
   25768:	beq	258dc <ftello64@plt+0x12d58>
   2576c:	cmp	r1, #5
   25770:	beq	25928 <ftello64@plt+0x12da4>
   25774:	cmp	r1, #2
   25778:	movne	r7, #0
   2577c:	beq	2587c <ftello64@plt+0x12cf8>
   25780:	mov	r0, r7
   25784:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25788:	cmp	r4, #0
   2578c:	moveq	r7, r4
   25790:	beq	25804 <ftello64@plt+0x12c80>
   25794:	mov	sl, r3
   25798:	mov	r2, r4
   2579c:	mov	r1, sl
   257a0:	mov	r0, r5
   257a4:	bl	128d8 <write@plt>
   257a8:	cmn	r0, #1
   257ac:	beq	257cc <ftello64@plt+0x12c48>
   257b0:	cmp	r0, #0
   257b4:	ble	25798 <ftello64@plt+0x12c14>
   257b8:	subs	r4, r4, r0
   257bc:	add	sl, sl, r0
   257c0:	bne	25798 <ftello64@plt+0x12c14>
   257c4:	mov	r7, r4
   257c8:	b	25800 <ftello64@plt+0x12c7c>
   257cc:	bl	12848 <__errno_location@plt>
   257d0:	ldr	r3, [r0]
   257d4:	cmp	r3, #4
   257d8:	beq	25798 <ftello64@plt+0x12c14>
   257dc:	bl	1280c <gpg_err_code_from_syserror@plt>
   257e0:	uxth	r7, r0
   257e4:	bl	12848 <__errno_location@plt>
   257e8:	ldr	r0, [r0]
   257ec:	bl	1271c <strerror@plt>
   257f0:	add	r1, r6, #20
   257f4:	mov	r2, r0
   257f8:	ldr	r0, [pc, #552]	; 25a28 <ftello64@plt+0x12ea4>
   257fc:	bl	1ff70 <ftello64@plt+0xd3ec>
   25800:	sub	r4, sl, r9
   25804:	str	r4, [r8]
   25808:	mov	r0, r7
   2580c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25810:	cmp	r4, #0
   25814:	beq	25a14 <ftello64@plt+0x12e90>
   25818:	ldr	r7, [r0, #12]
   2581c:	cmp	r7, #0
   25820:	movne	r3, #0
   25824:	strne	r3, [r8]
   25828:	mvnne	r7, #0
   2582c:	beq	25848 <ftello64@plt+0x12cc4>
   25830:	b	25780 <ftello64@plt+0x12bfc>
   25834:	bl	12848 <__errno_location@plt>
   25838:	ldr	r3, [r0]
   2583c:	mov	sl, r0
   25840:	cmp	r3, #4
   25844:	bne	258f4 <ftello64@plt+0x12d70>
   25848:	mov	r2, r4
   2584c:	mov	r1, r9
   25850:	mov	r0, r5
   25854:	bl	12440 <read@plt>
   25858:	cmn	r0, #1
   2585c:	beq	25834 <ftello64@plt+0x12cb0>
   25860:	cmp	r0, #0
   25864:	mvneq	r7, #0
   25868:	moveq	r3, #1
   2586c:	streq	r3, [r6, #12]
   25870:	str	r0, [r8]
   25874:	mov	r0, r7
   25878:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2587c:	cmp	r5, #1
   25880:	bls	258cc <ftello64@plt+0x12d48>
   25884:	ldr	r7, [pc, #416]	; 25a2c <ftello64@plt+0x12ea8>
   25888:	ldr	r3, [r7]
   2588c:	cmp	r3, #0
   25890:	bne	259b0 <ftello64@plt+0x12e2c>
   25894:	ldr	r3, [r6, #4]
   25898:	cmp	r3, #0
   2589c:	bne	258cc <ftello64@plt+0x12d48>
   258a0:	ldr	r3, [r6, #8]
   258a4:	cmp	r3, #0
   258a8:	beq	25940 <ftello64@plt+0x12dbc>
   258ac:	mov	r0, r5
   258b0:	bl	12b48 <close@plt>
   258b4:	ldr	r3, [r7]
   258b8:	cmp	r3, #0
   258bc:	beq	258cc <ftello64@plt+0x12d48>
   258c0:	mov	r1, r5
   258c4:	ldr	r0, [pc, #356]	; 25a30 <ftello64@plt+0x12eac>
   258c8:	bl	200bc <ftello64@plt+0xd538>
   258cc:	mov	r0, r6
   258d0:	bl	12530 <gcry_free@plt>
   258d4:	mov	r7, #0
   258d8:	b	25780 <ftello64@plt+0x12bfc>
   258dc:	mov	r7, #0
   258e0:	str	r7, [r0, #12]
   258e4:	str	r7, [r0, #4]
   258e8:	str	r7, [r0, #8]
   258ec:	mov	r0, r7
   258f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   258f4:	cmp	r3, #32
   258f8:	moveq	r0, #0
   258fc:	beq	25870 <ftello64@plt+0x12cec>
   25900:	bl	1280c <gpg_err_code_from_syserror@plt>
   25904:	uxth	r7, r0
   25908:	ldr	r0, [sl]
   2590c:	bl	1271c <strerror@plt>
   25910:	add	r1, r6, #20
   25914:	mov	r2, r0
   25918:	ldr	r0, [pc, #276]	; 25a34 <ftello64@plt+0x12eb0>
   2591c:	bl	1ff70 <ftello64@plt+0xd3ec>
   25920:	mov	r0, #0
   25924:	b	25870 <ftello64@plt+0x12cec>
   25928:	mov	r2, r4
   2592c:	mov	r0, r3
   25930:	ldr	r1, [pc, #256]	; 25a38 <ftello64@plt+0x12eb4>
   25934:	bl	1b8a0 <ftello64@plt+0x8d1c>
   25938:	mov	r7, #0
   2593c:	b	25780 <ftello64@plt+0x12bfc>
   25940:	ldrb	r3, [r6, #20]
   25944:	cmp	r3, #0
   25948:	beq	258ac <ftello64@plt+0x12d28>
   2594c:	ldr	r9, [pc, #232]	; 25a3c <ftello64@plt+0x12eb8>
   25950:	add	r8, r6, #20
   25954:	ldr	r4, [r9]
   25958:	cmp	r4, #0
   2595c:	bne	25970 <ftello64@plt+0x12dec>
   25960:	b	259c4 <ftello64@plt+0x12e40>
   25964:	ldr	r4, [r4]
   25968:	cmp	r4, #0
   2596c:	beq	259c4 <ftello64@plt+0x12e40>
   25970:	ldr	r3, [r4, #4]
   25974:	cmn	r3, #1
   25978:	bne	25964 <ftello64@plt+0x12de0>
   2597c:	mov	r1, r8
   25980:	add	r0, r4, #8
   25984:	bl	123ec <strcmp@plt>
   25988:	cmp	r0, #0
   2598c:	bne	25964 <ftello64@plt+0x12de0>
   25990:	ldr	r3, [r7]
   25994:	str	r5, [r4, #4]
   25998:	cmp	r3, #0
   2599c:	beq	258cc <ftello64@plt+0x12d48>
   259a0:	mov	r1, r8
   259a4:	ldr	r0, [pc, #148]	; 25a40 <ftello64@plt+0x12ebc>
   259a8:	bl	200bc <ftello64@plt+0xd538>
   259ac:	b	258cc <ftello64@plt+0x12d48>
   259b0:	add	r1, r0, #20
   259b4:	mov	r2, r5
   259b8:	ldr	r0, [pc, #132]	; 25a44 <ftello64@plt+0x12ec0>
   259bc:	bl	200bc <ftello64@plt+0xd538>
   259c0:	b	25894 <ftello64@plt+0x12d10>
   259c4:	ldr	r3, [r7]
   259c8:	cmp	r3, #0
   259cc:	bne	25a04 <ftello64@plt+0x12e80>
   259d0:	mov	r0, r8
   259d4:	bl	127dc <strlen@plt>
   259d8:	add	r1, r0, #12
   259dc:	mov	r0, #1
   259e0:	bl	12ab8 <gcry_xcalloc@plt>
   259e4:	mov	r1, r8
   259e8:	mov	r4, r0
   259ec:	add	r0, r0, #8
   259f0:	bl	12674 <strcpy@plt>
   259f4:	ldr	r3, [r9]
   259f8:	str	r4, [r9]
   259fc:	stm	r4, {r3, r5}
   25a00:	b	258cc <ftello64@plt+0x12d48>
   25a04:	mov	r1, r8
   25a08:	ldr	r0, [pc, #56]	; 25a48 <ftello64@plt+0x12ec4>
   25a0c:	bl	200bc <ftello64@plt+0xd538>
   25a10:	b	259d0 <ftello64@plt+0x12e4c>
   25a14:	ldr	r3, [pc, #48]	; 25a4c <ftello64@plt+0x12ec8>
   25a18:	ldr	r2, [pc, #48]	; 25a50 <ftello64@plt+0x12ecc>
   25a1c:	ldr	r1, [pc, #48]	; 25a54 <ftello64@plt+0x12ed0>
   25a20:	ldr	r0, [pc, #48]	; 25a58 <ftello64@plt+0x12ed4>
   25a24:	bl	12b78 <__assert_fail@plt>
   25a28:	andeq	sp, r2, ip, lsl r1
   25a2c:			; <UNDEFINED> instruction: 0x0003f3b4
   25a30:	strheq	sp, [r2], -r0
   25a34:	andeq	sp, r2, r4, ror r0
   25a38:	andeq	sp, r2, r8, lsl #1
   25a3c:	strdeq	pc, [r3], -ip
   25a40:	andeq	sp, r2, ip, asr #1
   25a44:	muleq	r2, r8, r0
   25a48:	strdeq	sp, [r2], -r4
   25a4c:			; <UNDEFINED> instruction: 0x0002cebc
   25a50:	andeq	r0, r0, r6, asr #3
   25a54:	andeq	sp, r2, ip, asr r0
   25a58:	strdeq	sp, [r2], -r4
   25a5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25a60:	sub	sp, sp, #20
   25a64:	ldr	r6, [pc, #512]	; 25c6c <ftello64@plt+0x130e8>
   25a68:	ldr	r8, [sp, #56]	; 0x38
   25a6c:	mov	fp, #0
   25a70:	ldr	r2, [r6]
   25a74:	cmp	r1, #3
   25a78:	str	r2, [sp, #12]
   25a7c:	mov	r7, r0
   25a80:	mov	sl, r3
   25a84:	ldr	r9, [r0]
   25a88:	ldr	r2, [r8]
   25a8c:	str	fp, [sp, #4]
   25a90:	beq	25b58 <ftello64@plt+0x12fd4>
   25a94:	cmp	r1, #4
   25a98:	beq	25ad8 <ftello64@plt+0x12f54>
   25a9c:	cmp	r1, #1
   25aa0:	streq	fp, [r0, #12]
   25aa4:	streq	fp, [r0, #8]
   25aa8:	beq	25abc <ftello64@plt+0x12f38>
   25aac:	cmp	r1, #5
   25ab0:	beq	25bd8 <ftello64@plt+0x13054>
   25ab4:	cmp	r1, #2
   25ab8:	beq	25be8 <ftello64@plt+0x13064>
   25abc:	ldr	r2, [sp, #12]
   25ac0:	ldr	r3, [r6]
   25ac4:	mov	r0, fp
   25ac8:	cmp	r2, r3
   25acc:	bne	25c54 <ftello64@plt+0x130d0>
   25ad0:	add	sp, sp, #20
   25ad4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25ad8:	cmp	r2, #0
   25adc:	moveq	fp, r2
   25ae0:	beq	25b50 <ftello64@plt+0x12fcc>
   25ae4:	mov	r4, fp
   25ae8:	mov	r5, r3
   25aec:	str	r2, [sp, #4]
   25af0:	b	25b0c <ftello64@plt+0x12f88>
   25af4:	ldrd	r2, [sp, #4]
   25af8:	sub	r2, r2, r3
   25afc:	cmp	r2, #0
   25b00:	add	r5, r5, r3
   25b04:	str	r2, [sp, #4]
   25b08:	beq	25b4c <ftello64@plt+0x12fc8>
   25b0c:	add	r3, sp, #8
   25b10:	mov	r1, r5
   25b14:	mov	r0, r9
   25b18:	str	r4, [sp, #8]
   25b1c:	bl	123a4 <gpgrt_write@plt>
   25b20:	subs	fp, r0, #0
   25b24:	beq	25af4 <ftello64@plt+0x12f70>
   25b28:	bl	1280c <gpg_err_code_from_syserror@plt>
   25b2c:	uxth	fp, r0
   25b30:	bl	12848 <__errno_location@plt>
   25b34:	ldr	r0, [r0]
   25b38:	bl	1271c <strerror@plt>
   25b3c:	add	r1, r7, #20
   25b40:	mov	r2, r0
   25b44:	ldr	r0, [pc, #292]	; 25c70 <ftello64@plt+0x130ec>
   25b48:	bl	1ff70 <ftello64@plt+0xd3ec>
   25b4c:	sub	r2, r5, sl
   25b50:	str	r2, [r8]
   25b54:	b	25abc <ftello64@plt+0x12f38>
   25b58:	cmp	r2, fp
   25b5c:	beq	25c58 <ftello64@plt+0x130d4>
   25b60:	ldr	r3, [r0, #12]
   25b64:	cmp	r3, #0
   25b68:	strne	fp, [r8]
   25b6c:	mvnne	fp, #0
   25b70:	bne	25abc <ftello64@plt+0x12f38>
   25b74:	mov	r1, sl
   25b78:	mov	r0, r9
   25b7c:	add	r3, sp, #4
   25b80:	bl	1250c <gpgrt_read@plt>
   25b84:	cmn	r0, #1
   25b88:	mov	fp, r0
   25b8c:	beq	25bac <ftello64@plt+0x13028>
   25b90:	ldr	r3, [sp, #4]
   25b94:	cmp	r3, #0
   25b98:	mvneq	fp, #0
   25b9c:	moveq	r2, #1
   25ba0:	streq	r2, [r7, #12]
   25ba4:	str	r3, [r8]
   25ba8:	b	25abc <ftello64@plt+0x12f38>
   25bac:	bl	1280c <gpg_err_code_from_syserror@plt>
   25bb0:	uxth	fp, r0
   25bb4:	bl	12848 <__errno_location@plt>
   25bb8:	ldr	r0, [r0]
   25bbc:	bl	1271c <strerror@plt>
   25bc0:	add	r1, r7, #20
   25bc4:	mov	r2, r0
   25bc8:	ldr	r0, [pc, #164]	; 25c74 <ftello64@plt+0x130f0>
   25bcc:	bl	1ff70 <ftello64@plt+0xd3ec>
   25bd0:	ldr	r3, [sp, #4]
   25bd4:	b	25ba4 <ftello64@plt+0x13020>
   25bd8:	mov	r0, r3
   25bdc:	ldr	r1, [pc, #148]	; 25c78 <ftello64@plt+0x130f4>
   25be0:	bl	1b8a0 <ftello64@plt+0x8d1c>
   25be4:	b	25abc <ftello64@plt+0x12f38>
   25be8:	mov	r0, fp
   25bec:	bl	12794 <_gpgrt_get_std_stream@plt>
   25bf0:	cmp	r9, r0
   25bf4:	beq	25c24 <ftello64@plt+0x130a0>
   25bf8:	mov	r0, #1
   25bfc:	bl	12794 <_gpgrt_get_std_stream@plt>
   25c00:	cmp	r9, r0
   25c04:	beq	25c24 <ftello64@plt+0x130a0>
   25c08:	ldr	r3, [pc, #108]	; 25c7c <ftello64@plt+0x130f8>
   25c0c:	ldr	r3, [r3]
   25c10:	cmp	r3, #0
   25c14:	bne	25c40 <ftello64@plt+0x130bc>
   25c18:	ldr	r3, [r7, #4]
   25c1c:	cmp	r3, #0
   25c20:	beq	25c34 <ftello64@plt+0x130b0>
   25c24:	mov	r0, r7
   25c28:	bl	12530 <gcry_free@plt>
   25c2c:	mov	fp, #0
   25c30:	b	25abc <ftello64@plt+0x12f38>
   25c34:	mov	r0, r9
   25c38:	bl	126a4 <gpgrt_fclose@plt>
   25c3c:	b	25c24 <ftello64@plt+0x130a0>
   25c40:	mov	r2, r9
   25c44:	add	r1, r7, #20
   25c48:	ldr	r0, [pc, #48]	; 25c80 <ftello64@plt+0x130fc>
   25c4c:	bl	200bc <ftello64@plt+0xd538>
   25c50:	b	25c18 <ftello64@plt+0x13094>
   25c54:	bl	12590 <__stack_chk_fail@plt>
   25c58:	ldr	r3, [pc, #36]	; 25c84 <ftello64@plt+0x13100>
   25c5c:	ldr	r2, [pc, #36]	; 25c88 <ftello64@plt+0x13104>
   25c60:	ldr	r1, [pc, #36]	; 25c8c <ftello64@plt+0x13108>
   25c64:	ldr	r0, [pc, #36]	; 25c90 <ftello64@plt+0x1310c>
   25c68:	bl	12b78 <__assert_fail@plt>
   25c6c:	andeq	lr, r3, r0, lsl fp
   25c70:	andeq	sp, r2, ip, lsl r1
   25c74:	andeq	sp, r2, r4, ror r0
   25c78:	andeq	sp, r2, r4, lsr r1
   25c7c:			; <UNDEFINED> instruction: 0x0003f3b4
   25c80:	andeq	sp, r2, r4, asr #2
   25c84:	andeq	ip, r2, r8, asr #29
   25c88:	andeq	r0, r0, r2, ror #4
   25c8c:	andeq	sp, r2, ip, asr r0
   25c90:	strdeq	sp, [r2], -r4
   25c94:	push	{r4, r5, r6, lr}
   25c98:	sub	sp, sp, #16
   25c9c:	ldr	r5, [pc, #108]	; 25d10 <ftello64@plt+0x1318c>
   25ca0:	mov	r3, #32
   25ca4:	cmp	r0, #0
   25ca8:	ldr	r2, [r5]
   25cac:	mov	r4, r1
   25cb0:	str	r2, [sp, #12]
   25cb4:	str	r3, [sp, #8]
   25cb8:	beq	25d00 <ftello64@plt+0x1317c>
   25cbc:	ldr	r6, [r0, #60]	; 0x3c
   25cc0:	cmp	r6, #0
   25cc4:	beq	25d00 <ftello64@plt+0x1317c>
   25cc8:	add	r3, sp, #8
   25ccc:	str	r3, [sp]
   25cd0:	mov	r2, #0
   25cd4:	mov	r3, r1
   25cd8:	ldr	r0, [r0, #64]	; 0x40
   25cdc:	mov	r1, #5
   25ce0:	blx	r6
   25ce4:	ldr	r2, [sp, #12]
   25ce8:	ldr	r3, [r5]
   25cec:	mov	r0, r4
   25cf0:	cmp	r2, r3
   25cf4:	bne	25d0c <ftello64@plt+0x13188>
   25cf8:	add	sp, sp, #16
   25cfc:	pop	{r4, r5, r6, pc}
   25d00:	mov	r3, #63	; 0x3f
   25d04:	strh	r3, [r4]
   25d08:	b	25ce4 <ftello64@plt+0x13160>
   25d0c:	bl	12590 <__stack_chk_fail@plt>
   25d10:	andeq	lr, r3, r0, lsl fp
   25d14:	push	{r4, r5, r6, r7, r8, lr}
   25d18:	sub	sp, sp, #56	; 0x38
   25d1c:	ldr	r8, [pc, #120]	; 25d9c <ftello64@plt+0x13218>
   25d20:	subs	r4, r0, #0
   25d24:	ldr	r3, [r8]
   25d28:	str	r3, [sp, #52]	; 0x34
   25d2c:	beq	25d80 <ftello64@plt+0x131fc>
   25d30:	ldr	r7, [pc, #104]	; 25da0 <ftello64@plt+0x1321c>
   25d34:	add	r1, sp, #20
   25d38:	mov	r0, r4
   25d3c:	ldr	r5, [r4, #80]	; 0x50
   25d40:	ldr	r6, [r4, #84]	; 0x54
   25d44:	bl	25c94 <ftello64@plt+0x13110>
   25d48:	ldr	r3, [r4, #44]	; 0x2c
   25d4c:	mov	r2, r6
   25d50:	str	r3, [sp, #8]
   25d54:	ldr	r3, [r4, #40]	; 0x28
   25d58:	mov	r1, r5
   25d5c:	str	r3, [sp, #4]
   25d60:	ldr	r3, [r4, #52]	; 0x34
   25d64:	str	r3, [sp]
   25d68:	mov	r3, r0
   25d6c:	mov	r0, r7
   25d70:	bl	200bc <ftello64@plt+0xd538>
   25d74:	ldr	r4, [r4, #76]	; 0x4c
   25d78:	cmp	r4, #0
   25d7c:	bne	25d34 <ftello64@plt+0x131b0>
   25d80:	ldr	r2, [sp, #52]	; 0x34
   25d84:	ldr	r3, [r8]
   25d88:	cmp	r2, r3
   25d8c:	bne	25d98 <ftello64@plt+0x13214>
   25d90:	add	sp, sp, #56	; 0x38
   25d94:	pop	{r4, r5, r6, r7, r8, pc}
   25d98:	bl	12590 <__stack_chk_fail@plt>
   25d9c:	andeq	lr, r3, r0, lsl fp
   25da0:	andeq	sp, r2, r8, asr r1
   25da4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25da8:	mov	r4, r0
   25dac:	ldr	r7, [pc, #1204]	; 26268 <ftello64@plt+0x136e4>
   25db0:	ldr	r6, [pc, #1204]	; 2626c <ftello64@plt+0x136e8>
   25db4:	sub	sp, sp, #24
   25db8:	ldr	r0, [r7]
   25dbc:	ldr	r3, [r6]
   25dc0:	cmp	r0, #0
   25dc4:	mov	r9, r1
   25dc8:	mov	r8, r2
   25dcc:	str	r3, [sp, #20]
   25dd0:	bne	25f14 <ftello64@plt+0x13390>
   25dd4:	ldr	r5, [r4]
   25dd8:	cmp	r5, #1
   25ddc:	beq	260dc <ftello64@plt+0x13558>
   25de0:	cmp	r5, #0
   25de4:	bne	26204 <ftello64@plt+0x13680>
   25de8:	ldr	r1, [r4, #40]	; 0x28
   25dec:	ldr	r2, [r4, #44]	; 0x2c
   25df0:	cmp	r1, r2
   25df4:	bhi	2621c <ftello64@plt+0x13698>
   25df8:	ldr	r0, [r4, #48]	; 0x30
   25dfc:	sub	r2, r2, r1
   25e00:	str	r2, [r4, #44]	; 0x2c
   25e04:	add	r1, r0, r1
   25e08:	bl	1247c <memmove@plt>
   25e0c:	ldr	r2, [r4, #44]	; 0x2c
   25e10:	str	r5, [r4, #40]	; 0x28
   25e14:	cmp	r2, r8
   25e18:	mov	r1, r2
   25e1c:	bcs	25e9c <ftello64@plt+0x13318>
   25e20:	ldr	r3, [r4, #52]	; 0x34
   25e24:	cmp	r3, #0
   25e28:	beq	25e9c <ftello64@plt+0x13318>
   25e2c:	ldr	r3, [r7]
   25e30:	cmp	r3, #0
   25e34:	bne	260e4 <ftello64@plt+0x13560>
   25e38:	cmp	r9, #0
   25e3c:	beq	260dc <ftello64@plt+0x13558>
   25e40:	ldr	r5, [r4, #76]	; 0x4c
   25e44:	cmp	r5, #0
   25e48:	beq	26140 <ftello64@plt+0x135bc>
   25e4c:	ldr	r3, [r7]
   25e50:	cmp	r3, #0
   25e54:	bne	26170 <ftello64@plt+0x135ec>
   25e58:	ldr	r0, [r4, #48]	; 0x30
   25e5c:	bl	12530 <gcry_free@plt>
   25e60:	ldr	r0, [r4, #72]	; 0x48
   25e64:	bl	12530 <gcry_free@plt>
   25e68:	mov	r2, #88	; 0x58
   25e6c:	mov	r1, r5
   25e70:	mov	r0, r4
   25e74:	bl	124e8 <memcpy@plt>
   25e78:	mov	r0, r5
   25e7c:	bl	12530 <gcry_free@plt>
   25e80:	ldr	r3, [r7]
   25e84:	cmp	r3, #0
   25e88:	beq	260dc <ftello64@plt+0x13558>
   25e8c:	mov	r0, r4
   25e90:	bl	25d14 <ftello64@plt+0x13190>
   25e94:	mvn	r0, #0
   25e98:	b	25eec <ftello64@plt+0x13368>
   25e9c:	cmp	r2, #0
   25ea0:	bne	25f04 <ftello64@plt+0x13380>
   25ea4:	ldr	r0, [r4, #56]	; 0x38
   25ea8:	cmp	r0, #0
   25eac:	bne	261d0 <ftello64@plt+0x1364c>
   25eb0:	ldr	r8, [r4, #60]	; 0x3c
   25eb4:	cmp	r8, #0
   25eb8:	beq	260dc <ftello64@plt+0x13558>
   25ebc:	ldr	r3, [r4, #52]	; 0x34
   25ec0:	cmp	r3, #0
   25ec4:	bne	25ed4 <ftello64@plt+0x13350>
   25ec8:	ldr	r3, [r4, #56]	; 0x38
   25ecc:	cmp	r3, #0
   25ed0:	beq	25f48 <ftello64@plt+0x133c4>
   25ed4:	cmp	r5, r1
   25ed8:	bcs	260dc <ftello64@plt+0x13558>
   25edc:	ldr	r3, [r4, #48]	; 0x30
   25ee0:	add	r2, r5, #1
   25ee4:	str	r2, [r4, #40]	; 0x28
   25ee8:	ldrb	r0, [r3, r5]
   25eec:	ldr	r2, [sp, #20]
   25ef0:	ldr	r3, [r6]
   25ef4:	cmp	r2, r3
   25ef8:	bne	26218 <ftello64@plt+0x13694>
   25efc:	add	sp, sp, #24
   25f00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25f04:	ldr	r8, [r4, #60]	; 0x3c
   25f08:	cmp	r8, #0
   25f0c:	beq	25ed4 <ftello64@plt+0x13350>
   25f10:	b	25ebc <ftello64@plt+0x13338>
   25f14:	ldr	r0, [r4, #40]	; 0x28
   25f18:	ldr	r3, [r4, #36]	; 0x24
   25f1c:	ldr	r2, [r4, #44]	; 0x2c
   25f20:	add	r1, r3, r0
   25f24:	sub	r1, r1, r2
   25f28:	sub	r2, r2, r0
   25f2c:	str	r1, [sp, #4]
   25f30:	str	r2, [sp]
   25f34:	ldr	r0, [pc, #820]	; 26270 <ftello64@plt+0x136ec>
   25f38:	ldr	r2, [r4, #84]	; 0x54
   25f3c:	ldr	r1, [r4, #80]	; 0x50
   25f40:	bl	200bc <ftello64@plt+0xd538>
   25f44:	b	25dd4 <ftello64@plt+0x13250>
   25f48:	ldr	r3, [r4, #36]	; 0x24
   25f4c:	ldr	r0, [r7]
   25f50:	sub	r3, r3, r2
   25f54:	cmp	r0, #0
   25f58:	str	r3, [sp, #12]
   25f5c:	bne	260f8 <ftello64@plt+0x13574>
   25f60:	cmp	r3, #0
   25f64:	beq	26168 <ftello64@plt+0x135e4>
   25f68:	ldr	r3, [r4, #48]	; 0x30
   25f6c:	add	r2, sp, #12
   25f70:	add	r3, r3, r1
   25f74:	str	r2, [sp]
   25f78:	mov	r1, #3
   25f7c:	ldr	r2, [r4, #76]	; 0x4c
   25f80:	ldr	r0, [r4, #64]	; 0x40
   25f84:	blx	r8
   25f88:	ldr	r1, [r4, #44]	; 0x2c
   25f8c:	ldr	r3, [sp, #12]
   25f90:	ldr	r2, [r7]
   25f94:	add	r1, r1, r3
   25f98:	cmp	r2, #0
   25f9c:	str	r1, [r4, #44]	; 0x2c
   25fa0:	mov	r5, r0
   25fa4:	beq	26014 <ftello64@plt+0x13490>
   25fa8:	cmp	r0, #0
   25fac:	ldr	r8, [r4, #80]	; 0x50
   25fb0:	ldr	sl, [r4, #84]	; 0x54
   25fb4:	beq	26244 <ftello64@plt+0x136c0>
   25fb8:	cmn	r0, #1
   25fbc:	beq	26184 <ftello64@plt+0x13600>
   25fc0:	bl	129f8 <gpg_strerror@plt>
   25fc4:	ldr	r3, [sp, #12]
   25fc8:	mov	r1, r8
   25fcc:	str	r3, [sp, #4]
   25fd0:	mov	r2, sl
   25fd4:	mov	r3, r5
   25fd8:	str	r0, [sp]
   25fdc:	ldr	r0, [pc, #656]	; 26274 <ftello64@plt+0x136f0>
   25fe0:	bl	200bc <ftello64@plt+0xd538>
   25fe4:	ldr	r1, [r4, #44]	; 0x2c
   25fe8:	cmp	r1, #0
   25fec:	str	r5, [r4, #56]	; 0x38
   25ff0:	beq	260dc <ftello64@plt+0x13558>
   25ff4:	ldr	r5, [r4, #40]	; 0x28
   25ff8:	cmp	r5, r1
   25ffc:	bls	25ed4 <ftello64@plt+0x13350>
   26000:	ldr	r3, [pc, #624]	; 26278 <ftello64@plt+0x136f4>
   26004:	ldr	r2, [pc, #624]	; 2627c <ftello64@plt+0x136f8>
   26008:	ldr	r1, [pc, #624]	; 26280 <ftello64@plt+0x136fc>
   2600c:	ldr	r0, [pc, #624]	; 26284 <ftello64@plt+0x13700>
   26010:	bl	12b78 <__assert_fail@plt>
   26014:	cmn	r0, #1
   26018:	bne	2614c <ftello64@plt+0x135c8>
   2601c:	mov	r3, #0
   26020:	add	r2, sp, #16
   26024:	str	r2, [sp]
   26028:	str	r3, [sp, #16]
   2602c:	ldr	r5, [r4, #60]	; 0x3c
   26030:	ldr	r2, [r4, #76]	; 0x4c
   26034:	mov	r1, #2
   26038:	ldr	r0, [r4, #64]	; 0x40
   2603c:	blx	r5
   26040:	cmp	r0, #0
   26044:	bne	261a8 <ftello64@plt+0x13624>
   26048:	ldr	r0, [r4, #64]	; 0x40
   2604c:	cmp	r0, #0
   26050:	beq	26060 <ftello64@plt+0x134dc>
   26054:	ldr	r3, [r4, #68]	; 0x44
   26058:	cmp	r3, #0
   2605c:	bne	261c8 <ftello64@plt+0x13644>
   26060:	mov	r3, #0
   26064:	mov	r2, #1
   26068:	cmp	r9, #0
   2606c:	str	r3, [r4, #64]	; 0x40
   26070:	str	r3, [r4, #60]	; 0x3c
   26074:	str	r2, [r4, #52]	; 0x34
   26078:	ldr	r1, [r4, #44]	; 0x2c
   2607c:	beq	26158 <ftello64@plt+0x135d4>
   26080:	cmp	r1, r3
   26084:	bne	25ff4 <ftello64@plt+0x13470>
   26088:	ldr	r5, [r4, #76]	; 0x4c
   2608c:	cmp	r5, r3
   26090:	beq	260dc <ftello64@plt+0x13558>
   26094:	ldr	r3, [r7]
   26098:	cmp	r3, #0
   2609c:	bne	26230 <ftello64@plt+0x136ac>
   260a0:	ldr	r0, [r4, #48]	; 0x30
   260a4:	bl	12530 <gcry_free@plt>
   260a8:	ldr	r0, [r4, #72]	; 0x48
   260ac:	bl	12530 <gcry_free@plt>
   260b0:	mov	r2, #88	; 0x58
   260b4:	mov	r1, r5
   260b8:	mov	r0, r4
   260bc:	bl	124e8 <memcpy@plt>
   260c0:	mov	r0, r5
   260c4:	bl	12530 <gcry_free@plt>
   260c8:	ldr	r3, [r7]
   260cc:	cmp	r3, #0
   260d0:	beq	260dc <ftello64@plt+0x13558>
   260d4:	mov	r0, r4
   260d8:	bl	25d14 <ftello64@plt+0x13190>
   260dc:	mvn	r0, #0
   260e0:	b	25eec <ftello64@plt+0x13368>
   260e4:	ldr	r2, [r4, #84]	; 0x54
   260e8:	ldr	r1, [r4, #80]	; 0x50
   260ec:	ldr	r0, [pc, #404]	; 26288 <ftello64@plt+0x13704>
   260f0:	bl	200bc <ftello64@plt+0xd538>
   260f4:	b	25e38 <ftello64@plt+0x132b4>
   260f8:	ldr	r2, [r4, #84]	; 0x54
   260fc:	ldr	r1, [r4, #80]	; 0x50
   26100:	ldr	r0, [pc, #388]	; 2628c <ftello64@plt+0x13708>
   26104:	bl	200bc <ftello64@plt+0xd538>
   26108:	ldr	r3, [sp, #12]
   2610c:	cmp	r3, #0
   26110:	bne	261bc <ftello64@plt+0x13638>
   26114:	ldr	r2, [r7]
   26118:	cmp	r2, #0
   2611c:	beq	26164 <ftello64@plt+0x135e0>
   26120:	ldr	r2, [pc, #360]	; 26290 <ftello64@plt+0x1370c>
   26124:	ldr	r0, [pc, #328]	; 26274 <ftello64@plt+0x136f0>
   26128:	strd	r2, [sp]
   2612c:	ldr	r2, [r4, #84]	; 0x54
   26130:	ldr	r1, [r4, #80]	; 0x50
   26134:	bl	200bc <ftello64@plt+0xd538>
   26138:	ldr	r1, [r4, #44]	; 0x2c
   2613c:	b	25ff4 <ftello64@plt+0x13470>
   26140:	str	r5, [r4, #52]	; 0x34
   26144:	mvn	r0, #0
   26148:	b	25eec <ftello64@plt+0x13368>
   2614c:	cmp	r0, #0
   26150:	bne	25fe8 <ftello64@plt+0x13464>
   26154:	b	25ff4 <ftello64@plt+0x13470>
   26158:	cmp	r1, #0
   2615c:	bne	25ff4 <ftello64@plt+0x13470>
   26160:	b	260dc <ftello64@plt+0x13558>
   26164:	ldr	r2, [r4, #44]	; 0x2c
   26168:	mov	r1, r2
   2616c:	b	25ff4 <ftello64@plt+0x13470>
   26170:	ldr	r2, [r4, #84]	; 0x54
   26174:	ldr	r1, [r4, #80]	; 0x50
   26178:	ldr	r0, [pc, #276]	; 26294 <ftello64@plt+0x13710>
   2617c:	bl	200bc <ftello64@plt+0xd538>
   26180:	b	25e58 <ftello64@plt+0x132d4>
   26184:	ldr	r0, [pc, #268]	; 26298 <ftello64@plt+0x13714>
   26188:	str	r3, [sp, #4]
   2618c:	str	r0, [sp]
   26190:	mov	r3, r5
   26194:	mov	r2, sl
   26198:	mov	r1, r8
   2619c:	ldr	r0, [pc, #208]	; 26274 <ftello64@plt+0x136f0>
   261a0:	bl	200bc <ftello64@plt+0xd538>
   261a4:	b	2601c <ftello64@plt+0x13498>
   261a8:	bl	129f8 <gpg_strerror@plt>
   261ac:	mov	r1, r0
   261b0:	ldr	r0, [pc, #228]	; 2629c <ftello64@plt+0x13718>
   261b4:	bl	1ff70 <ftello64@plt+0xd3ec>
   261b8:	b	26048 <ftello64@plt+0x134c4>
   261bc:	ldr	r8, [r4, #60]	; 0x3c
   261c0:	ldr	r1, [r4, #44]	; 0x2c
   261c4:	b	25f68 <ftello64@plt+0x133e4>
   261c8:	bl	12530 <gcry_free@plt>
   261cc:	b	26060 <ftello64@plt+0x134dc>
   261d0:	ldr	r3, [r7]
   261d4:	cmp	r3, #0
   261d8:	beq	260dc <ftello64@plt+0x13558>
   261dc:	ldr	r5, [r4, #80]	; 0x50
   261e0:	ldr	r4, [r4, #84]	; 0x54
   261e4:	bl	129f8 <gpg_strerror@plt>
   261e8:	mov	r2, r4
   261ec:	mov	r1, r5
   261f0:	mov	r3, r0
   261f4:	ldr	r0, [pc, #164]	; 262a0 <ftello64@plt+0x1371c>
   261f8:	bl	200bc <ftello64@plt+0xd538>
   261fc:	mvn	r0, #0
   26200:	b	25eec <ftello64@plt+0x13368>
   26204:	ldr	r3, [pc, #108]	; 26278 <ftello64@plt+0x136f4>
   26208:	ldr	r2, [pc, #148]	; 262a4 <ftello64@plt+0x13720>
   2620c:	ldr	r1, [pc, #108]	; 26280 <ftello64@plt+0x136fc>
   26210:	ldr	r0, [pc, #144]	; 262a8 <ftello64@plt+0x13724>
   26214:	bl	12b78 <__assert_fail@plt>
   26218:	bl	12590 <__stack_chk_fail@plt>
   2621c:	ldr	r3, [pc, #84]	; 26278 <ftello64@plt+0x136f4>
   26220:	ldr	r2, [pc, #132]	; 262ac <ftello64@plt+0x13728>
   26224:	ldr	r1, [pc, #84]	; 26280 <ftello64@plt+0x136fc>
   26228:	ldr	r0, [pc, #84]	; 26284 <ftello64@plt+0x13700>
   2622c:	bl	12b78 <__assert_fail@plt>
   26230:	ldr	r2, [r4, #84]	; 0x54
   26234:	ldr	r1, [r4, #80]	; 0x50
   26238:	ldr	r0, [pc, #112]	; 262b0 <ftello64@plt+0x1372c>
   2623c:	bl	200bc <ftello64@plt+0xd538>
   26240:	b	260a0 <ftello64@plt+0x1351c>
   26244:	ldr	r0, [pc, #68]	; 26290 <ftello64@plt+0x1370c>
   26248:	str	r3, [sp, #4]
   2624c:	str	r0, [sp]
   26250:	mov	r3, r5
   26254:	mov	r2, sl
   26258:	mov	r1, r8
   2625c:	ldr	r0, [pc, #16]	; 26274 <ftello64@plt+0x136f0>
   26260:	bl	200bc <ftello64@plt+0xd538>
   26264:	b	26138 <ftello64@plt+0x135b4>
   26268:			; <UNDEFINED> instruction: 0x0003f3b4
   2626c:	andeq	lr, r3, r0, lsl fp
   26270:	muleq	r2, r0, r1
   26274:	ldrdeq	sp, [r2], -r0
   26278:	ldrdeq	ip, [r2], -r8
   2627c:	andeq	r0, r0, r4, ror r7
   26280:	andeq	sp, r2, ip, asr r0
   26284:	strdeq	sp, [r2], -ip
   26288:	andeq	sp, r2, r4, lsl r2
   2628c:	andeq	sp, r2, r0, lsr #5
   26290:	andeq	sp, r2, r0, lsl r3
   26294:	andeq	sp, r2, r0, asr #4
   26298:	andeq	sp, r2, ip, ror #6
   2629c:	andeq	sp, r2, r4, lsl r3
   262a0:	andeq	sp, r2, r4, ror r2
   262a4:	andeq	r0, r0, pc, ror #13
   262a8:	andeq	sp, r2, r4, ror #3
   262ac:	strdeq	r0, [r0], -r4
   262b0:	andeq	sp, r2, r0, lsr r3
   262b4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   262b8:	subs	r7, r0, #0
   262bc:	beq	2637c <ftello64@plt+0x137f8>
   262c0:	ldr	r8, [pc, #200]	; 26390 <ftello64@plt+0x1380c>
   262c4:	ldr	r3, [r8]
   262c8:	cmp	r3, #0
   262cc:	bne	26354 <ftello64@plt+0x137d0>
   262d0:	ldr	r3, [pc, #188]	; 26394 <ftello64@plt+0x13810>
   262d4:	ldr	r4, [r3]
   262d8:	cmp	r4, #0
   262dc:	beq	26370 <ftello64@plt+0x137ec>
   262e0:	ldr	sl, [pc, #176]	; 26398 <ftello64@plt+0x13814>
   262e4:	mov	fp, #0
   262e8:	mvn	r9, #0
   262ec:	ldr	r5, [r4, #4]
   262f0:	cmn	r5, #1
   262f4:	beq	2632c <ftello64@plt+0x137a8>
   262f8:	add	r6, r4, #8
   262fc:	mov	r0, r6
   26300:	mov	r1, r7
   26304:	bl	123ec <strcmp@plt>
   26308:	cmp	r0, #0
   2630c:	bne	2632c <ftello64@plt+0x137a8>
   26310:	ldr	r3, [r8]
   26314:	cmp	r3, #0
   26318:	bne	26340 <ftello64@plt+0x137bc>
   2631c:	mov	r0, r5
   26320:	bl	12b48 <close@plt>
   26324:	str	r9, [r4, #4]
   26328:	mov	fp, r0
   2632c:	ldr	r4, [r4]
   26330:	cmp	r4, #0
   26334:	bne	262ec <ftello64@plt+0x13768>
   26338:	mov	r0, fp
   2633c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26340:	mov	r1, r6
   26344:	mov	r0, sl
   26348:	bl	200bc <ftello64@plt+0xd538>
   2634c:	ldr	r5, [r4, #4]
   26350:	b	2631c <ftello64@plt+0x13798>
   26354:	mov	r1, r7
   26358:	ldr	r0, [pc, #60]	; 2639c <ftello64@plt+0x13818>
   2635c:	bl	200bc <ftello64@plt+0xd538>
   26360:	ldr	r3, [pc, #44]	; 26394 <ftello64@plt+0x13810>
   26364:	ldr	r4, [r3]
   26368:	cmp	r4, #0
   2636c:	bne	262e0 <ftello64@plt+0x1375c>
   26370:	mov	fp, r4
   26374:	mov	r0, fp
   26378:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2637c:	ldr	r3, [pc, #28]	; 263a0 <ftello64@plt+0x1381c>
   26380:	mov	r2, #204	; 0xcc
   26384:	ldr	r1, [pc, #24]	; 263a4 <ftello64@plt+0x13820>
   26388:	ldr	r0, [pc, #24]	; 263a8 <ftello64@plt+0x13824>
   2638c:	bl	12b78 <__assert_fail@plt>
   26390:			; <UNDEFINED> instruction: 0x0003f3b4
   26394:	strdeq	pc, [r3], -ip
   26398:	muleq	r2, r4, r3
   2639c:	andeq	sp, r2, r8, ror r3
   263a0:	andeq	ip, r2, ip, ror #29
   263a4:	andeq	sp, r2, ip, asr r0
   263a8:	andeq	sp, r2, r0, ror r3
   263ac:	ldr	r3, [pc, #140]	; 26440 <ftello64@plt+0x138bc>
   263b0:	push	{r4, r5, r6, lr}
   263b4:	cmp	r2, #0
   263b8:	mov	r6, r1
   263bc:	mov	r5, r0
   263c0:	mov	r0, r1
   263c4:	mov	r1, #43	; 0x2b
   263c8:	movne	r4, #384	; 0x180
   263cc:	moveq	r4, r3
   263d0:	bl	127f4 <strchr@plt>
   263d4:	cmp	r0, #0
   263d8:	beq	26400 <ftello64@plt+0x1387c>
   263dc:	mov	r0, r5
   263e0:	bl	262b4 <ftello64@plt+0x13730>
   263e4:	cmp	r0, #0
   263e8:	moveq	r1, #2
   263ec:	bne	26438 <ftello64@plt+0x138b4>
   263f0:	mov	r2, r4
   263f4:	mov	r0, r5
   263f8:	pop	{r4, r5, r6, lr}
   263fc:	b	126bc <open64@plt>
   26400:	mov	r1, #119	; 0x77
   26404:	mov	r0, r6
   26408:	bl	127f4 <strchr@plt>
   2640c:	subs	r1, r0, #0
   26410:	beq	263f0 <ftello64@plt+0x1386c>
   26414:	mov	r0, r5
   26418:	bl	262b4 <ftello64@plt+0x13730>
   2641c:	cmp	r0, #0
   26420:	bne	26438 <ftello64@plt+0x138b4>
   26424:	mov	r2, r4
   26428:	mov	r0, r5
   2642c:	ldr	r1, [pc, #16]	; 26444 <ftello64@plt+0x138c0>
   26430:	pop	{r4, r5, r6, lr}
   26434:	b	126bc <open64@plt>
   26438:	mvn	r0, #0
   2643c:	pop	{r4, r5, r6, pc}
   26440:			; <UNDEFINED> instruction: 0x000001b6
   26444:	andeq	r0, r0, r1, asr #4
   26448:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2644c:	sub	sp, sp, #52	; 0x34
   26450:	ldr	r9, [pc, #564]	; 2668c <ftello64@plt+0x13b08>
   26454:	cmp	r1, #2
   26458:	mov	r5, r0
   2645c:	ldr	ip, [r9]
   26460:	mov	r4, r2
   26464:	mov	r6, r3
   26468:	str	ip, [sp, #44]	; 0x2c
   2646c:	beq	265bc <ftello64@plt+0x13a38>
   26470:	cmp	r1, #3
   26474:	beq	26554 <ftello64@plt+0x139d0>
   26478:	cmp	r1, #4
   2647c:	bne	2659c <ftello64@plt+0x13a18>
   26480:	ldr	sl, [pc, #520]	; 26690 <ftello64@plt+0x13b0c>
   26484:	orrs	r3, r0, r2
   26488:	moveq	r3, #1
   2648c:	ldr	r2, [sl]
   26490:	movne	r3, #0
   26494:	cmp	r6, #0
   26498:	movne	r4, r3
   2649c:	moveq	r4, #0
   264a0:	cmp	r2, #0
   264a4:	beq	26600 <ftello64@plt+0x13a7c>
   264a8:	cmp	r6, #0
   264ac:	beq	26658 <ftello64@plt+0x13ad4>
   264b0:	mov	r1, r6
   264b4:	ldr	r0, [pc, #472]	; 26694 <ftello64@plt+0x13b10>
   264b8:	bl	200bc <ftello64@plt+0xd538>
   264bc:	cmp	r4, #0
   264c0:	beq	2659c <ftello64@plt+0x13a18>
   264c4:	ldr	r3, [sl]
   264c8:	cmp	r3, #0
   264cc:	beq	264dc <ftello64@plt+0x13958>
   264d0:	mov	r1, r6
   264d4:	ldr	r0, [pc, #444]	; 26698 <ftello64@plt+0x13b14>
   264d8:	bl	200bc <ftello64@plt+0xd538>
   264dc:	ldr	r3, [pc, #440]	; 2669c <ftello64@plt+0x13b18>
   264e0:	ldr	r4, [r3]
   264e4:	cmp	r4, #0
   264e8:	beq	26678 <ftello64@plt+0x13af4>
   264ec:	ldr	fp, [pc, #428]	; 266a0 <ftello64@plt+0x13b1c>
   264f0:	mov	r8, #0
   264f4:	b	26510 <ftello64@plt+0x1398c>
   264f8:	mov	r0, r5
   264fc:	bl	123bc <fsync@plt>
   26500:	mov	r8, r0
   26504:	ldr	r4, [r4]
   26508:	cmp	r4, #0
   2650c:	beq	265a0 <ftello64@plt+0x13a1c>
   26510:	ldr	r5, [r4, #4]
   26514:	cmn	r5, #1
   26518:	beq	26504 <ftello64@plt+0x13980>
   2651c:	add	r7, r4, #8
   26520:	mov	r0, r7
   26524:	mov	r1, r6
   26528:	bl	123ec <strcmp@plt>
   2652c:	cmp	r0, #0
   26530:	bne	26504 <ftello64@plt+0x13980>
   26534:	ldr	r3, [sl]
   26538:	cmp	r3, #0
   2653c:	beq	264f8 <ftello64@plt+0x13974>
   26540:	mov	r1, r7
   26544:	mov	r0, fp
   26548:	bl	200bc <ftello64@plt+0xd538>
   2654c:	ldr	r5, [r4, #4]
   26550:	b	264f8 <ftello64@plt+0x13974>
   26554:	ldr	r3, [pc, #308]	; 26690 <ftello64@plt+0x13b0c>
   26558:	ldr	r3, [r3]
   2655c:	cmp	r3, #0
   26560:	bne	26624 <ftello64@plt+0x13aa0>
   26564:	cmp	r5, #0
   26568:	beq	2659c <ftello64@plt+0x13a18>
   2656c:	ldr	r2, [r5, #76]	; 0x4c
   26570:	cmp	r2, #0
   26574:	bne	26580 <ftello64@plt+0x139fc>
   26578:	b	26680 <ftello64@plt+0x13afc>
   2657c:	mov	r2, r3
   26580:	ldr	r3, [r2, #76]	; 0x4c
   26584:	cmp	r3, #0
   26588:	bne	2657c <ftello64@plt+0x139f8>
   2658c:	ldr	r3, [pc, #272]	; 266a4 <ftello64@plt+0x13b20>
   26590:	ldr	r1, [r2, #60]	; 0x3c
   26594:	cmp	r1, r3
   26598:	beq	26668 <ftello64@plt+0x13ae4>
   2659c:	mvn	r8, #0
   265a0:	ldr	r2, [sp, #44]	; 0x2c
   265a4:	ldr	r3, [r9]
   265a8:	mov	r0, r8
   265ac:	cmp	r2, r3
   265b0:	bne	26688 <ftello64@plt+0x13b04>
   265b4:	add	sp, sp, #52	; 0x34
   265b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   265bc:	ldr	r3, [pc, #204]	; 26690 <ftello64@plt+0x13b0c>
   265c0:	ldr	r3, [r3]
   265c4:	cmp	r3, #0
   265c8:	bne	2660c <ftello64@plt+0x13a88>
   265cc:	orrs	r3, r5, r4
   265d0:	moveq	r3, #1
   265d4:	movne	r3, #0
   265d8:	cmp	r6, #0
   265dc:	moveq	r3, #0
   265e0:	cmp	r3, #0
   265e4:	beq	2659c <ftello64@plt+0x13a18>
   265e8:	mov	r0, r6
   265ec:	bl	262b4 <ftello64@plt+0x13730>
   265f0:	adds	r0, r0, #0
   265f4:	movne	r0, #1
   265f8:	rsb	r8, r0, #0
   265fc:	b	265a0 <ftello64@plt+0x13a1c>
   26600:	cmp	r4, #0
   26604:	bne	264dc <ftello64@plt+0x13958>
   26608:	b	2659c <ftello64@plt+0x13a18>
   2660c:	cmp	r6, #0
   26610:	ldr	r1, [pc, #144]	; 266a8 <ftello64@plt+0x13b24>
   26614:	ldr	r0, [pc, #144]	; 266ac <ftello64@plt+0x13b28>
   26618:	movne	r1, r6
   2661c:	bl	200bc <ftello64@plt+0xd538>
   26620:	b	265cc <ftello64@plt+0x13a48>
   26624:	cmp	r0, #0
   26628:	mvneq	r6, #0
   2662c:	add	r1, sp, #12
   26630:	ldrdne	r6, [r0, #80]	; 0x50
   26634:	moveq	r7, r6
   26638:	bl	25c94 <ftello64@plt+0x13110>
   2663c:	str	r4, [sp]
   26640:	mov	r2, r7
   26644:	mov	r1, r6
   26648:	mov	r3, r0
   2664c:	ldr	r0, [pc, #92]	; 266b0 <ftello64@plt+0x13b2c>
   26650:	bl	200bc <ftello64@plt+0xd538>
   26654:	b	26564 <ftello64@plt+0x139e0>
   26658:	ldr	r1, [pc, #84]	; 266b4 <ftello64@plt+0x13b30>
   2665c:	ldr	r0, [pc, #48]	; 26694 <ftello64@plt+0x13b10>
   26660:	bl	200bc <ftello64@plt+0xd538>
   26664:	b	2659c <ftello64@plt+0x13a18>
   26668:	ldr	r3, [r2, #64]	; 0x40
   2666c:	mov	r8, #0
   26670:	str	r4, [r3, #8]
   26674:	b	265a0 <ftello64@plt+0x13a1c>
   26678:	mov	r8, r4
   2667c:	b	265a0 <ftello64@plt+0x13a1c>
   26680:	mov	r2, r5
   26684:	b	2658c <ftello64@plt+0x13a08>
   26688:	bl	12590 <__stack_chk_fail@plt>
   2668c:	andeq	lr, r3, r0, lsl fp
   26690:			; <UNDEFINED> instruction: 0x0003f3b4
   26694:	andeq	sp, r2, r0, lsl #8
   26698:	andeq	sp, r2, r0, lsr #8
   2669c:	strdeq	pc, [r3], -ip
   266a0:	andeq	sp, r2, ip, lsr r4
   266a4:	andeq	r5, r2, ip, lsr r7
   266a8:			; <UNDEFINED> instruction: 0x0002d3b0
   266ac:			; <UNDEFINED> instruction: 0x0002d3b4
   266b0:	ldrdeq	sp, [r2], -r8
   266b4:	andeq	sp, r2, r8, asr r4
   266b8:	cmp	r0, #0
   266bc:	bxeq	lr
   266c0:	ldr	r2, [r0, #76]	; 0x4c
   266c4:	cmp	r2, #0
   266c8:	bne	266d4 <ftello64@plt+0x13b50>
   266cc:	b	266f8 <ftello64@plt+0x13b74>
   266d0:	mov	r2, r3
   266d4:	ldr	r3, [r2, #76]	; 0x4c
   266d8:	cmp	r3, #0
   266dc:	bne	266d0 <ftello64@plt+0x13b4c>
   266e0:	ldr	r3, [pc, #48]	; 26718 <ftello64@plt+0x13b94>
   266e4:	ldr	r1, [r2, #60]	; 0x3c
   266e8:	cmp	r1, r3
   266ec:	beq	26700 <ftello64@plt+0x13b7c>
   266f0:	mov	r0, #0
   266f4:	bx	lr
   266f8:	mov	r2, r0
   266fc:	b	266e0 <ftello64@plt+0x13b5c>
   26700:	ldr	r0, [r2, #64]	; 0x40
   26704:	ldr	r3, [r0, #16]
   26708:	cmp	r3, #0
   2670c:	bne	266f0 <ftello64@plt+0x13b6c>
   26710:	add	r0, r0, #20
   26714:	bx	lr
   26718:	andeq	r5, r2, ip, lsr r7
   2671c:	ldr	r3, [pc, #32]	; 26744 <ftello64@plt+0x13bc0>
   26720:	ldr	r3, [r3]
   26724:	cmp	r3, #0
   26728:	beq	2673c <ftello64@plt+0x13bb8>
   2672c:	push	{r4, lr}
   26730:	bl	25d14 <ftello64@plt+0x13190>
   26734:	mov	r0, #0
   26738:	pop	{r4, pc}
   2673c:	mov	r0, #0
   26740:	bx	lr
   26744:			; <UNDEFINED> instruction: 0x0003f3b4
   26748:	cmp	r0, #3
   2674c:	push	{r4, r5, r6, lr}
   26750:	bhi	267b0 <ftello64@plt+0x13c2c>
   26754:	cmp	r1, #0
   26758:	mov	r5, r1
   2675c:	beq	267c4 <ftello64@plt+0x13c40>
   26760:	mov	r6, r0
   26764:	mov	r1, #88	; 0x58
   26768:	mov	r0, #1
   2676c:	bl	12ab8 <gcry_xcalloc@plt>
   26770:	mov	r4, r0
   26774:	mov	r0, r5
   26778:	str	r6, [r4]
   2677c:	bl	12350 <gcry_xmalloc@plt>
   26780:	ldr	r1, [pc, #68]	; 267cc <ftello64@plt+0x13c48>
   26784:	mov	r2, #0
   26788:	str	r5, [r4, #36]	; 0x24
   2678c:	ldr	r3, [r1, #4]
   26790:	str	r2, [r4, #84]	; 0x54
   26794:	add	r3, r3, #1
   26798:	str	r3, [r1, #4]
   2679c:	str	r3, [r4, #80]	; 0x50
   267a0:	str	r2, [r4, #72]	; 0x48
   267a4:	str	r0, [r4, #48]	; 0x30
   267a8:	mov	r0, r4
   267ac:	pop	{r4, r5, r6, pc}
   267b0:	ldr	r3, [pc, #24]	; 267d0 <ftello64@plt+0x13c4c>
   267b4:	mov	r2, #1104	; 0x450
   267b8:	ldr	r1, [pc, #20]	; 267d4 <ftello64@plt+0x13c50>
   267bc:	ldr	r0, [pc, #20]	; 267d8 <ftello64@plt+0x13c54>
   267c0:	bl	12b78 <__assert_fail@plt>
   267c4:	ldr	r0, [pc, #16]	; 267dc <ftello64@plt+0x13c58>
   267c8:	bl	20078 <ftello64@plt+0xd4f4>
   267cc:	strdeq	pc, [r3], -ip
   267d0:	andeq	ip, r2, r0, lsl #30
   267d4:	andeq	sp, r2, ip, asr r0
   267d8:	andeq	sp, r2, r0, ror #8
   267dc:	andeq	sp, r2, r4, asr #9
   267e0:	mov	r3, r1
   267e4:	push	{r4, r5, r6, r7, r8, lr}
   267e8:	mov	r1, #119	; 0x77
   267ec:	sub	sp, sp, #8
   267f0:	mov	r6, r0
   267f4:	mov	r0, r3
   267f8:	mov	r7, r2
   267fc:	bl	127f4 <strchr@plt>
   26800:	mov	r1, #8192	; 0x2000
   26804:	cmp	r0, #0
   26808:	movne	r0, #2
   2680c:	moveq	r0, #0
   26810:	bl	26748 <ftello64@plt+0x13bc4>
   26814:	mov	r5, r0
   26818:	mov	r0, #44	; 0x2c
   2681c:	bl	12350 <gcry_xmalloc@plt>
   26820:	mov	ip, #1
   26824:	mov	r1, ip
   26828:	ldr	r3, [pc, #144]	; 268c0 <ftello64@plt+0x13d3c>
   2682c:	mvn	r2, #0
   26830:	str	r6, [sp]
   26834:	mov	r4, r0
   26838:	add	r8, r0, #20
   2683c:	mov	r0, r8
   26840:	str	r6, [r4]
   26844:	str	r7, [r4, #4]
   26848:	str	ip, [r4, #16]
   2684c:	bl	12860 <__sprintf_chk@plt>
   26850:	ldr	r1, [pc, #108]	; 268c4 <ftello64@plt+0x13d40>
   26854:	mov	r3, #0
   26858:	ldr	r2, [pc, #104]	; 268c8 <ftello64@plt+0x13d44>
   2685c:	ldr	r1, [r1]
   26860:	str	r4, [r5, #64]	; 0x40
   26864:	cmp	r1, r3
   26868:	str	r2, [r5, #60]	; 0x3c
   2686c:	str	r3, [r4, #12]
   26870:	str	r3, [r4, #4]
   26874:	str	r3, [r4, #8]
   26878:	beq	268a0 <ftello64@plt+0x13d1c>
   2687c:	ldr	r0, [pc, #72]	; 268cc <ftello64@plt+0x13d48>
   26880:	cmp	r7, #0
   26884:	ldr	r1, [r5, #80]	; 0x50
   26888:	ldr	r2, [r5, #84]	; 0x54
   2688c:	ldr	r3, [pc, #60]	; 268d0 <ftello64@plt+0x13d4c>
   26890:	str	r8, [sp]
   26894:	movne	r3, r0
   26898:	ldr	r0, [pc, #52]	; 268d4 <ftello64@plt+0x13d50>
   2689c:	bl	200bc <ftello64@plt+0xd538>
   268a0:	mov	r3, #0
   268a4:	mov	r2, #1
   268a8:	mov	r1, #3
   268ac:	mov	r0, r5
   268b0:	bl	26448 <ftello64@plt+0x138c4>
   268b4:	mov	r0, r5
   268b8:	add	sp, sp, #8
   268bc:	pop	{r4, r5, r6, r7, r8, pc}
   268c0:	strdeq	sp, [r2], -r0
   268c4:			; <UNDEFINED> instruction: 0x0003f3b4
   268c8:	andeq	r5, r2, ip, lsr r7
   268cc:	andeq	sp, r2, ip, ror #9
   268d0:	andeq	fp, r2, ip, ror #21
   268d4:	strdeq	sp, [r2], -r8
   268d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   268dc:	subs	r7, r1, #0
   268e0:	ldr	r8, [pc, #684]	; 26b94 <ftello64@plt+0x14010>
   268e4:	sub	sp, sp, #48	; 0x30
   268e8:	mov	r4, r0
   268ec:	ldr	r1, [r8]
   268f0:	mov	r9, r2
   268f4:	mov	r6, r3
   268f8:	str	r1, [sp, #44]	; 0x2c
   268fc:	beq	26a44 <ftello64@plt+0x13ec0>
   26900:	cmp	r0, #0
   26904:	beq	269a4 <ftello64@plt+0x13e20>
   26908:	ldrb	r3, [r0]
   2690c:	cmp	r3, #45	; 0x2d
   26910:	beq	26998 <ftello64@plt+0x13e14>
   26914:	mov	r2, #1
   26918:	mov	r1, #0
   2691c:	mov	r0, r4
   26920:	bl	21750 <ftello64@plt+0xebcc>
   26924:	cmn	r0, #1
   26928:	bne	26af8 <ftello64@plt+0x13f74>
   2692c:	cmp	r9, #0
   26930:	bne	26a54 <ftello64@plt+0x13ed0>
   26934:	ldr	r3, [pc, #604]	; 26b98 <ftello64@plt+0x14014>
   26938:	ldr	r5, [r3]
   2693c:	cmp	r5, #0
   26940:	beq	26970 <ftello64@plt+0x13dec>
   26944:	ldr	r7, [r5, #4]
   26948:	cmn	r7, #1
   2694c:	beq	26964 <ftello64@plt+0x13de0>
   26950:	mov	r1, r4
   26954:	add	r0, r5, #8
   26958:	bl	123ec <strcmp@plt>
   2695c:	cmp	r0, #0
   26960:	beq	26b0c <ftello64@plt+0x13f88>
   26964:	ldr	r5, [r5]
   26968:	cmp	r5, #0
   2696c:	bne	26944 <ftello64@plt+0x13dc0>
   26970:	ldr	sl, [pc, #548]	; 26b9c <ftello64@plt+0x14018>
   26974:	ldr	r3, [sl]
   26978:	cmp	r3, #0
   2697c:	bne	26b70 <ftello64@plt+0x13fec>
   26980:	mov	r1, r6
   26984:	mov	r2, #0
   26988:	mov	r0, r4
   2698c:	bl	263ac <ftello64@plt+0x13828>
   26990:	mov	r7, r0
   26994:	b	26a68 <ftello64@plt+0x13ee4>
   26998:	ldrb	r3, [r0, #1]
   2699c:	cmp	r3, #0
   269a0:	bne	26914 <ftello64@plt+0x13d90>
   269a4:	ldr	r3, [pc, #500]	; 26ba0 <ftello64@plt+0x1401c>
   269a8:	cmp	r9, #0
   269ac:	mov	r1, #8192	; 0x2000
   269b0:	mov	r0, r9
   269b4:	moveq	r7, #0
   269b8:	ldr	r4, [pc, #484]	; 26ba4 <ftello64@plt+0x14020>
   269bc:	movne	r4, r3
   269c0:	bl	26748 <ftello64@plt+0x13bc4>
   269c4:	ldr	sl, [pc, #464]	; 26b9c <ftello64@plt+0x14018>
   269c8:	mov	r6, r0
   269cc:	mov	r0, r4
   269d0:	bl	127dc <strlen@plt>
   269d4:	mov	r9, r0
   269d8:	add	r0, r0, #24
   269dc:	bl	12350 <gcry_xmalloc@plt>
   269e0:	mov	r3, #1
   269e4:	add	r2, r9, r3
   269e8:	mov	r1, r4
   269ec:	str	r7, [r0]
   269f0:	str	r3, [r0, #16]
   269f4:	mov	r5, r0
   269f8:	add	r0, r0, #20
   269fc:	bl	124e8 <memcpy@plt>
   26a00:	ldr	r3, [sl]
   26a04:	ldr	r2, [pc, #412]	; 26ba8 <ftello64@plt+0x14024>
   26a08:	cmp	r3, #0
   26a0c:	mov	r3, #0
   26a10:	str	r5, [r6, #64]	; 0x40
   26a14:	str	r2, [r6, #60]	; 0x3c
   26a18:	str	r3, [r5, #12]
   26a1c:	str	r3, [r5, #4]
   26a20:	str	r3, [r5, #8]
   26a24:	bne	26ac0 <ftello64@plt+0x13f3c>
   26a28:	ldr	r2, [sp, #44]	; 0x2c
   26a2c:	ldr	r3, [r8]
   26a30:	mov	r0, r6
   26a34:	cmp	r2, r3
   26a38:	bne	26b90 <ftello64@plt+0x1400c>
   26a3c:	add	sp, sp, #48	; 0x30
   26a40:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26a44:	cmp	r0, #0
   26a48:	bne	2692c <ftello64@plt+0x13da8>
   26a4c:	mov	r6, #0
   26a50:	b	26a28 <ftello64@plt+0x13ea4>
   26a54:	mov	r1, r6
   26a58:	ldr	r2, [sp, #80]	; 0x50
   26a5c:	mov	r0, r4
   26a60:	bl	263ac <ftello64@plt+0x13828>
   26a64:	mov	r7, r0
   26a68:	cmn	r7, #1
   26a6c:	beq	26a4c <ftello64@plt+0x13ec8>
   26a70:	ldr	sl, [pc, #292]	; 26b9c <ftello64@plt+0x14018>
   26a74:	mov	r1, #8192	; 0x2000
   26a78:	mov	r0, r9
   26a7c:	bl	26748 <ftello64@plt+0x13bc4>
   26a80:	mov	r6, r0
   26a84:	mov	r0, r4
   26a88:	bl	127dc <strlen@plt>
   26a8c:	add	r0, r0, #24
   26a90:	bl	12350 <gcry_xmalloc@plt>
   26a94:	mov	r3, #0
   26a98:	mov	r1, r4
   26a9c:	str	r3, [r0, #16]
   26aa0:	str	r7, [r0]
   26aa4:	mov	r5, r0
   26aa8:	add	r0, r0, #20
   26aac:	bl	12674 <strcpy@plt>
   26ab0:	mov	r0, r4
   26ab4:	bl	12908 <gcry_xstrdup@plt>
   26ab8:	str	r0, [r6, #72]	; 0x48
   26abc:	b	26a00 <ftello64@plt+0x13e7c>
   26ac0:	add	r1, sp, #12
   26ac4:	mov	r0, r6
   26ac8:	ldr	r7, [r6, #80]	; 0x50
   26acc:	ldr	r9, [r6, #84]	; 0x54
   26ad0:	bl	25c94 <ftello64@plt+0x13110>
   26ad4:	ldr	r3, [r5]
   26ad8:	mov	r2, r9
   26adc:	str	r3, [sp, #4]
   26ae0:	mov	r1, r7
   26ae4:	mov	r3, r4
   26ae8:	str	r0, [sp]
   26aec:	ldr	r0, [pc, #184]	; 26bac <ftello64@plt+0x14028>
   26af0:	bl	200bc <ftello64@plt+0xd538>
   26af4:	b	26a28 <ftello64@plt+0x13ea4>
   26af8:	mov	r1, r6
   26afc:	mov	r2, #0
   26b00:	bl	267e0 <ftello64@plt+0x13c5c>
   26b04:	mov	r6, r0
   26b08:	b	26a28 <ftello64@plt+0x13ea4>
   26b0c:	ldr	sl, [pc, #136]	; 26b9c <ftello64@plt+0x14018>
   26b10:	mvn	r3, #0
   26b14:	str	r3, [r5, #4]
   26b18:	ldr	r3, [sl]
   26b1c:	cmp	r3, #0
   26b20:	bne	26b80 <ftello64@plt+0x13ffc>
   26b24:	mov	r6, #0
   26b28:	mov	r2, #0
   26b2c:	mov	r3, #0
   26b30:	str	r6, [sp]
   26b34:	mov	r0, r7
   26b38:	bl	1265c <lseek64@plt>
   26b3c:	mvn	r3, #0
   26b40:	mvn	r2, #0
   26b44:	cmp	r1, r3
   26b48:	cmpeq	r0, r2
   26b4c:	bne	26a74 <ftello64@plt+0x13ef0>
   26b50:	bl	12848 <__errno_location@plt>
   26b54:	ldr	r0, [r0]
   26b58:	bl	1271c <strerror@plt>
   26b5c:	mov	r1, r7
   26b60:	mov	r2, r0
   26b64:	ldr	r0, [pc, #68]	; 26bb0 <ftello64@plt+0x1402c>
   26b68:	bl	1ff70 <ftello64@plt+0xd3ec>
   26b6c:	b	26a28 <ftello64@plt+0x13ea4>
   26b70:	mov	r1, r4
   26b74:	ldr	r0, [pc, #56]	; 26bb4 <ftello64@plt+0x14030>
   26b78:	bl	200bc <ftello64@plt+0xd538>
   26b7c:	b	26980 <ftello64@plt+0x13dfc>
   26b80:	mov	r1, r4
   26b84:	ldr	r0, [pc, #44]	; 26bb8 <ftello64@plt+0x14034>
   26b88:	bl	200bc <ftello64@plt+0xd538>
   26b8c:	b	26b24 <ftello64@plt+0x13fa0>
   26b90:	bl	12590 <__stack_chk_fail@plt>
   26b94:	andeq	lr, r3, r0, lsl fp
   26b98:	strdeq	pc, [r3], -ip
   26b9c:			; <UNDEFINED> instruction: 0x0003f3b4
   26ba0:	andeq	sp, r2, ip, lsl r5
   26ba4:	andeq	sp, r2, r4, lsl r5
   26ba8:	andeq	r5, r2, ip, lsr r7
   26bac:	andeq	sp, r2, r4, lsl #11
   26bb0:	andeq	sp, r2, ip, asr #10
   26bb4:	andeq	sp, r2, r4, ror #10
   26bb8:	andeq	sp, r2, r8, lsr #10
   26bbc:	ldr	r3, [pc, #324]	; 26d08 <ftello64@plt+0x14184>
   26bc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26bc4:	sub	sp, sp, #52	; 0x34
   26bc8:	ldr	r3, [r3]
   26bcc:	mov	r6, #0
   26bd0:	subs	r4, r0, #0
   26bd4:	str	r6, [sp, #8]
   26bd8:	str	r3, [sp, #44]	; 0x2c
   26bdc:	beq	26ce0 <ftello64@plt+0x1415c>
   26be0:	ldr	r8, [pc, #292]	; 26d0c <ftello64@plt+0x14188>
   26be4:	ldr	sl, [pc, #292]	; 26d10 <ftello64@plt+0x1418c>
   26be8:	ldr	r9, [pc, #292]	; 26d14 <ftello64@plt+0x14190>
   26bec:	b	26c74 <ftello64@plt+0x140f0>
   26bf0:	ldr	r7, [r4, #60]	; 0x3c
   26bf4:	cmp	r7, #0
   26bf8:	beq	26c3c <ftello64@plt+0x140b8>
   26bfc:	add	r3, sp, #8
   26c00:	ldr	r2, [r4, #76]	; 0x4c
   26c04:	ldr	r0, [r4, #64]	; 0x40
   26c08:	mov	r1, #2
   26c0c:	str	r3, [sp]
   26c10:	mov	r3, #0
   26c14:	blx	r7
   26c18:	subs	r7, r0, #0
   26c1c:	beq	26c3c <ftello64@plt+0x140b8>
   26c20:	mov	r0, r6
   26c24:	bl	129f8 <gpg_strerror@plt>
   26c28:	mov	r1, r0
   26c2c:	mov	r0, r9
   26c30:	bl	1ff70 <ftello64@plt+0xd3ec>
   26c34:	cmp	r6, #0
   26c38:	moveq	r6, r7
   26c3c:	ldr	r0, [r4, #72]	; 0x48
   26c40:	bl	12530 <gcry_free@plt>
   26c44:	ldr	r0, [r4, #48]	; 0x30
   26c48:	cmp	r0, #0
   26c4c:	beq	26c64 <ftello64@plt+0x140e0>
   26c50:	ldr	r2, [r4, #36]	; 0x24
   26c54:	mov	r1, #0
   26c58:	bl	12884 <memset@plt>
   26c5c:	ldr	r0, [r4, #48]	; 0x30
   26c60:	bl	12530 <gcry_free@plt>
   26c64:	mov	r0, r4
   26c68:	bl	12530 <gcry_free@plt>
   26c6c:	subs	r4, r5, #0
   26c70:	beq	26ce4 <ftello64@plt+0x14160>
   26c74:	ldr	r3, [r4]
   26c78:	ldr	r5, [r4, #76]	; 0x4c
   26c7c:	cmp	r3, #2
   26c80:	beq	26cbc <ftello64@plt+0x14138>
   26c84:	ldr	r3, [r8]
   26c88:	cmp	r3, #0
   26c8c:	beq	26bf0 <ftello64@plt+0x1406c>
   26c90:	add	r1, sp, #12
   26c94:	mov	r0, r4
   26c98:	ldr	r7, [r4, #80]	; 0x50
   26c9c:	ldr	fp, [r4, #84]	; 0x54
   26ca0:	bl	25c94 <ftello64@plt+0x13110>
   26ca4:	mov	r2, fp
   26ca8:	mov	r1, r7
   26cac:	mov	r3, r0
   26cb0:	mov	r0, sl
   26cb4:	bl	200bc <ftello64@plt+0xd538>
   26cb8:	b	26bf0 <ftello64@plt+0x1406c>
   26cbc:	mov	r0, r4
   26cc0:	bl	25620 <ftello64@plt+0x12a9c>
   26cc4:	subs	r6, r0, #0
   26cc8:	beq	26c84 <ftello64@plt+0x14100>
   26ccc:	bl	129f8 <gpg_strerror@plt>
   26cd0:	mov	r1, r0
   26cd4:	ldr	r0, [pc, #60]	; 26d18 <ftello64@plt+0x14194>
   26cd8:	bl	1ff70 <ftello64@plt+0xd3ec>
   26cdc:	b	26c84 <ftello64@plt+0x14100>
   26ce0:	mov	r6, r4
   26ce4:	ldr	r3, [pc, #28]	; 26d08 <ftello64@plt+0x14184>
   26ce8:	ldr	r2, [sp, #44]	; 0x2c
   26cec:	mov	r0, r6
   26cf0:	ldr	r3, [r3]
   26cf4:	cmp	r2, r3
   26cf8:	bne	26d04 <ftello64@plt+0x14180>
   26cfc:	add	sp, sp, #52	; 0x34
   26d00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26d04:	bl	12590 <__stack_chk_fail@plt>
   26d08:	andeq	lr, r3, r0, lsl fp
   26d0c:			; <UNDEFINED> instruction: 0x0003f3b4
   26d10:	ldrdeq	sp, [r2], -r0
   26d14:	andeq	sp, r2, ip, ror #11
   26d18:	andeq	sp, r2, ip, lsr #11
   26d1c:	push	{r4, r5, r6, r7, r8, lr}
   26d20:	sub	sp, sp, #16
   26d24:	ldr	r8, [pc, #172]	; 26dd8 <ftello64@plt+0x14254>
   26d28:	subs	r7, r0, #0
   26d2c:	ldr	r3, [r8]
   26d30:	str	r3, [sp, #12]
   26d34:	beq	26d80 <ftello64@plt+0x141fc>
   26d38:	ldr	r3, [r7]
   26d3c:	cmp	r3, #2
   26d40:	beq	26da0 <ftello64@plt+0x1421c>
   26d44:	mov	r4, r7
   26d48:	add	r6, sp, #8
   26d4c:	ldr	r5, [r4, #60]	; 0x3c
   26d50:	ldr	r2, [r4, #76]	; 0x4c
   26d54:	cmp	r5, #0
   26d58:	moveq	r4, r2
   26d5c:	beq	26d78 <ftello64@plt+0x141f4>
   26d60:	ldr	r0, [r4, #64]	; 0x40
   26d64:	mov	r3, #0
   26d68:	str	r6, [sp]
   26d6c:	mov	r1, #6
   26d70:	blx	r5
   26d74:	ldr	r4, [r4, #76]	; 0x4c
   26d78:	cmp	r4, #0
   26d7c:	bne	26d4c <ftello64@plt+0x141c8>
   26d80:	mov	r0, r7
   26d84:	bl	26bbc <ftello64@plt+0x14038>
   26d88:	ldr	r2, [sp, #12]
   26d8c:	ldr	r3, [r8]
   26d90:	cmp	r2, r3
   26d94:	bne	26dd4 <ftello64@plt+0x14250>
   26d98:	add	sp, sp, #16
   26d9c:	pop	{r4, r5, r6, r7, r8, pc}
   26da0:	ldr	r3, [r7, #72]	; 0x48
   26da4:	cmp	r3, #0
   26da8:	beq	26dc4 <ftello64@plt+0x14240>
   26dac:	ldrb	r2, [r3]
   26db0:	cmp	r2, #0
   26db4:	beq	26d44 <ftello64@plt+0x141c0>
   26db8:	mov	r0, r3
   26dbc:	bl	12a34 <remove@plt>
   26dc0:	b	26d44 <ftello64@plt+0x141c0>
   26dc4:	bl	266b8 <ftello64@plt+0x13b34>
   26dc8:	subs	r3, r0, #0
   26dcc:	beq	26d44 <ftello64@plt+0x141c0>
   26dd0:	b	26dac <ftello64@plt+0x14228>
   26dd4:	bl	12590 <__stack_chk_fail@plt>
   26dd8:	andeq	lr, r3, r0, lsl fp
   26ddc:	mov	r1, #8192	; 0x2000
   26de0:	mov	r0, #3
   26de4:	b	26748 <ftello64@plt+0x13bc4>
   26de8:	push	{r4, r5, r6, lr}
   26dec:	mov	r4, r0
   26df0:	mov	r0, #1
   26df4:	mov	r6, r1
   26df8:	bl	26748 <ftello64@plt+0x13bc4>
   26dfc:	ldr	r3, [r0, #36]	; 0x24
   26e00:	cmp	r3, r6
   26e04:	bne	26e40 <ftello64@plt+0x142bc>
   26e08:	cmp	r6, #0
   26e0c:	addne	r5, r4, r6
   26e10:	subne	r5, r5, #1
   26e14:	subne	r3, r4, #1
   26e18:	rsbne	lr, r4, #1
   26e1c:	beq	26e38 <ftello64@plt+0x142b4>
   26e20:	add	r2, lr, r3
   26e24:	ldrb	ip, [r3, #1]!
   26e28:	ldr	r1, [r0, #48]	; 0x30
   26e2c:	cmp	r3, r5
   26e30:	strb	ip, [r1, r2]
   26e34:	bne	26e20 <ftello64@plt+0x1429c>
   26e38:	str	r6, [r0, #44]	; 0x2c
   26e3c:	pop	{r4, r5, r6, pc}
   26e40:	ldr	r3, [pc, #12]	; 26e54 <ftello64@plt+0x142d0>
   26e44:	ldr	r2, [pc, #12]	; 26e58 <ftello64@plt+0x142d4>
   26e48:	ldr	r1, [pc, #12]	; 26e5c <ftello64@plt+0x142d8>
   26e4c:	ldr	r0, [pc, #12]	; 26e60 <ftello64@plt+0x142dc>
   26e50:	bl	12b78 <__assert_fail@plt>
   26e54:	andeq	ip, r2, ip, lsl #30
   26e58:	andeq	r0, r0, sl, asr #9
   26e5c:	andeq	sp, r2, ip, asr r0
   26e60:	andeq	sp, r2, r0, lsl r6
   26e64:	cmp	r0, #0
   26e68:	beq	26ea0 <ftello64@plt+0x1431c>
   26e6c:	ldrb	r3, [r0]
   26e70:	cmp	r3, #45	; 0x2d
   26e74:	bne	26e84 <ftello64@plt+0x14300>
   26e78:	ldrb	r3, [r0, #1]
   26e7c:	cmp	r3, #0
   26e80:	beq	26ea0 <ftello64@plt+0x1431c>
   26e84:	push	{r4, lr}
   26e88:	mov	r2, #1
   26e8c:	mov	r1, #0
   26e90:	bl	21750 <ftello64@plt+0xebcc>
   26e94:	adds	r0, r0, #1
   26e98:	movne	r0, #1
   26e9c:	pop	{r4, pc}
   26ea0:	mov	r0, #1
   26ea4:	bx	lr
   26ea8:	push	{lr}		; (str lr, [sp, #-4]!)
   26eac:	sub	sp, sp, #12
   26eb0:	mov	r2, #0
   26eb4:	str	r2, [sp]
   26eb8:	ldr	r3, [pc, #12]	; 26ecc <ftello64@plt+0x14348>
   26ebc:	mov	r1, #1
   26ec0:	bl	268d8 <ftello64@plt+0x13d54>
   26ec4:	add	sp, sp, #12
   26ec8:	pop	{pc}		; (ldr pc, [sp], #4)
   26ecc:	andeq	sl, r2, r4, ror #23
   26ed0:	push	{lr}		; (str lr, [sp, #-4]!)
   26ed4:	sub	sp, sp, #12
   26ed8:	ldr	r3, [pc, #20]	; 26ef4 <ftello64@plt+0x14370>
   26edc:	str	r1, [sp]
   26ee0:	mov	r2, #2
   26ee4:	mov	r1, #1
   26ee8:	bl	268d8 <ftello64@plt+0x13d54>
   26eec:	add	sp, sp, #12
   26ef0:	pop	{pc}		; (ldr pc, [sp], #4)
   26ef4:	andeq	fp, r2, r0, lsr #3
   26ef8:	push	{lr}		; (str lr, [sp, #-4]!)
   26efc:	sub	sp, sp, #12
   26f00:	mov	r1, #0
   26f04:	str	r1, [sp]
   26f08:	ldr	r3, [pc, #12]	; 26f1c <ftello64@plt+0x14398>
   26f0c:	mov	r2, #2
   26f10:	bl	268d8 <ftello64@plt+0x13d54>
   26f14:	add	sp, sp, #12
   26f18:	pop	{pc}		; (ldr pc, [sp], #4)
   26f1c:	ldrdeq	fp, [r2], -r4
   26f20:	mov	r2, #0
   26f24:	b	267e0 <ftello64@plt+0x13c5c>
   26f28:	mov	r2, #1
   26f2c:	b	267e0 <ftello64@plt+0x13c5c>
   26f30:	mov	r3, r1
   26f34:	push	{r4, r5, r6, r7, r8, lr}
   26f38:	mov	r1, #119	; 0x77
   26f3c:	sub	sp, sp, #8
   26f40:	mov	r6, r0
   26f44:	mov	r0, r3
   26f48:	mov	r7, r2
   26f4c:	bl	127f4 <strchr@plt>
   26f50:	mov	r1, #8192	; 0x2000
   26f54:	cmp	r0, #0
   26f58:	movne	r0, #2
   26f5c:	moveq	r0, #0
   26f60:	bl	26748 <ftello64@plt+0x13bc4>
   26f64:	mov	r5, r0
   26f68:	mov	r0, #54	; 0x36
   26f6c:	bl	1238c <gcry_malloc@plt>
   26f70:	mov	ip, #1
   26f74:	mov	r1, ip
   26f78:	ldr	r3, [pc, #120]	; 26ff8 <ftello64@plt+0x14474>
   26f7c:	mvn	r2, #0
   26f80:	str	r6, [sp]
   26f84:	mov	r4, r0
   26f88:	add	r8, r0, #20
   26f8c:	mov	r0, r8
   26f90:	str	r6, [r4]
   26f94:	str	r7, [r4, #4]
   26f98:	str	ip, [r4, #16]
   26f9c:	bl	12860 <__sprintf_chk@plt>
   26fa0:	ldr	r1, [pc, #84]	; 26ffc <ftello64@plt+0x14478>
   26fa4:	mov	r3, #0
   26fa8:	ldr	r2, [pc, #80]	; 27000 <ftello64@plt+0x1447c>
   26fac:	ldr	r1, [r1]
   26fb0:	str	r4, [r5, #64]	; 0x40
   26fb4:	cmp	r1, r3
   26fb8:	str	r2, [r5, #60]	; 0x3c
   26fbc:	str	r3, [r4, #12]
   26fc0:	str	r3, [r4, #8]
   26fc4:	beq	26fec <ftello64@plt+0x14468>
   26fc8:	ldr	r0, [pc, #52]	; 27004 <ftello64@plt+0x14480>
   26fcc:	cmp	r7, #0
   26fd0:	ldr	r1, [r5, #80]	; 0x50
   26fd4:	ldr	r2, [r5, #84]	; 0x54
   26fd8:	ldr	r3, [pc, #40]	; 27008 <ftello64@plt+0x14484>
   26fdc:	str	r8, [sp]
   26fe0:	movne	r3, r0
   26fe4:	ldr	r0, [pc, #32]	; 2700c <ftello64@plt+0x14488>
   26fe8:	bl	200bc <ftello64@plt+0xd538>
   26fec:	mov	r0, r5
   26ff0:	add	sp, sp, #8
   26ff4:	pop	{r4, r5, r6, r7, r8, pc}
   26ff8:	andeq	sp, r2, r4, lsr #12
   26ffc:			; <UNDEFINED> instruction: 0x0003f3b4
   27000:	andeq	r5, r2, ip, asr sl
   27004:	andeq	sp, r2, ip, ror #9
   27008:	andeq	fp, r2, ip, ror #21
   2700c:	andeq	sp, r2, ip, lsr #12
   27010:	b	26f20 <ftello64@plt+0x1439c>
   27014:	push	{r4, r5, r6, r7, r8, lr}
   27018:	sub	sp, sp, #48	; 0x30
   2701c:	ldr	r4, [pc, #212]	; 270f8 <ftello64@plt+0x14574>
   27020:	cmp	r1, #1
   27024:	ldr	ip, [r4]
   27028:	str	ip, [sp, #44]	; 0x2c
   2702c:	beq	2704c <ftello64@plt+0x144c8>
   27030:	bl	26448 <ftello64@plt+0x138c4>
   27034:	ldr	r2, [sp, #44]	; 0x2c
   27038:	ldr	r3, [r4]
   2703c:	cmp	r2, r3
   27040:	bne	270f4 <ftello64@plt+0x14570>
   27044:	add	sp, sp, #48	; 0x30
   27048:	pop	{r4, r5, r6, r7, r8, pc}
   2704c:	ldr	r3, [pc, #168]	; 270fc <ftello64@plt+0x14578>
   27050:	mov	r5, r0
   27054:	mov	r6, r2
   27058:	ldr	r3, [r3]
   2705c:	cmp	r3, #0
   27060:	bne	270a4 <ftello64@plt+0x14520>
   27064:	cmp	r5, #0
   27068:	beq	2709c <ftello64@plt+0x14518>
   2706c:	ldr	r2, [r5, #76]	; 0x4c
   27070:	cmp	r2, #0
   27074:	bne	27080 <ftello64@plt+0x144fc>
   27078:	b	270dc <ftello64@plt+0x14558>
   2707c:	mov	r2, r3
   27080:	ldr	r3, [r2, #76]	; 0x4c
   27084:	cmp	r3, #0
   27088:	bne	2707c <ftello64@plt+0x144f8>
   2708c:	ldr	r3, [pc, #108]	; 27100 <ftello64@plt+0x1457c>
   27090:	ldr	r1, [r2, #60]	; 0x3c
   27094:	cmp	r1, r3
   27098:	beq	270e4 <ftello64@plt+0x14560>
   2709c:	mvn	r0, #0
   270a0:	b	27034 <ftello64@plt+0x144b0>
   270a4:	cmp	r0, #0
   270a8:	mvneq	r7, #0
   270ac:	add	r1, sp, #12
   270b0:	ldrne	r7, [r0, #80]	; 0x50
   270b4:	ldrne	r8, [r0, #84]	; 0x54
   270b8:	moveq	r8, r7
   270bc:	bl	25c94 <ftello64@plt+0x13110>
   270c0:	str	r6, [sp]
   270c4:	mov	r2, r8
   270c8:	mov	r1, r7
   270cc:	mov	r3, r0
   270d0:	ldr	r0, [pc, #44]	; 27104 <ftello64@plt+0x14580>
   270d4:	bl	200bc <ftello64@plt+0xd538>
   270d8:	b	27064 <ftello64@plt+0x144e0>
   270dc:	mov	r2, r5
   270e0:	b	2708c <ftello64@plt+0x14508>
   270e4:	ldr	r3, [r2, #64]	; 0x40
   270e8:	mov	r0, #0
   270ec:	str	r6, [r3, #4]
   270f0:	b	27034 <ftello64@plt+0x144b0>
   270f4:	bl	12590 <__stack_chk_fail@plt>
   270f8:	andeq	lr, r3, r0, lsl fp
   270fc:			; <UNDEFINED> instruction: 0x0003f3b4
   27100:	andeq	r5, r2, ip, lsr r7
   27104:	andeq	sp, r2, r8, asr #12
   27108:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2710c:	sub	sp, sp, #48	; 0x30
   27110:	ldr	r7, [pc, #492]	; 27304 <ftello64@plt+0x14780>
   27114:	ldr	lr, [r0]
   27118:	mov	ip, #0
   2711c:	cmp	lr, #2
   27120:	ldr	lr, [r7]
   27124:	mov	r4, r0
   27128:	mov	r6, r1
   2712c:	mov	r9, r2
   27130:	mov	r8, r3
   27134:	str	lr, [sp, #44]	; 0x2c
   27138:	str	ip, [sp, #8]
   2713c:	beq	272c4 <ftello64@plt+0x14740>
   27140:	ldr	r3, [r4, #84]	; 0x54
   27144:	cmp	r3, #63	; 0x3f
   27148:	bgt	272dc <ftello64@plt+0x14758>
   2714c:	mov	r0, #88	; 0x58
   27150:	bl	12350 <gcry_xmalloc@plt>
   27154:	mov	r2, #88	; 0x58
   27158:	mov	r1, r4
   2715c:	mov	r5, r0
   27160:	bl	124e8 <memcpy@plt>
   27164:	ldr	r0, [r4, #72]	; 0x48
   27168:	cmp	r0, #0
   2716c:	beq	27174 <ftello64@plt+0x145f0>
   27170:	bl	12908 <gcry_xstrdup@plt>
   27174:	ldr	r2, [r4]
   27178:	mov	r3, #0
   2717c:	cmp	r2, #3
   27180:	str	r0, [r5, #72]	; 0x48
   27184:	str	r3, [r4, #60]	; 0x3c
   27188:	str	r3, [r4, #64]	; 0x40
   2718c:	str	r3, [r4, #68]	; 0x44
   27190:	str	r3, [r4, #52]	; 0x34
   27194:	beq	27270 <ftello64@plt+0x146ec>
   27198:	cmp	r2, #1
   2719c:	moveq	r2, #8192	; 0x2000
   271a0:	ldrne	r0, [r4, #36]	; 0x24
   271a4:	moveq	r0, r2
   271a8:	streq	r3, [r4]
   271ac:	streq	r2, [r4, #36]	; 0x24
   271b0:	bl	12350 <gcry_xmalloc@plt>
   271b4:	ldr	sl, [pc, #332]	; 27308 <ftello64@plt+0x14784>
   271b8:	ldr	r3, [r5, #24]
   271bc:	ldr	r1, [r5, #16]
   271c0:	ldr	r2, [r5, #20]
   271c4:	adds	r1, r3, r1
   271c8:	ldr	r3, [r5, #28]
   271cc:	str	r5, [r4, #76]	; 0x4c
   271d0:	ldr	ip, [sl]
   271d4:	ldr	r5, [r5, #84]	; 0x54
   271d8:	adc	r3, r3, r2
   271dc:	str	r9, [r4, #64]	; 0x40
   271e0:	str	r8, [r4, #68]	; 0x44
   271e4:	mov	r9, #0
   271e8:	mov	r8, #0
   271ec:	add	r5, r5, #1
   271f0:	str	r3, [r4, #28]
   271f4:	cmp	ip, #0
   271f8:	mov	r3, #0
   271fc:	str	r6, [r4, #60]	; 0x3c
   27200:	str	r1, [r4, #24]
   27204:	str	r5, [r4, #84]	; 0x54
   27208:	strd	r8, [r4, #16]
   2720c:	strd	r8, [r4, #8]
   27210:	str	r3, [r4, #44]	; 0x2c
   27214:	str	r3, [r4, #40]	; 0x28
   27218:	str	r3, [r4, #32]
   2721c:	str	r0, [r4, #48]	; 0x30
   27220:	bne	27284 <ftello64@plt+0x14700>
   27224:	cmp	r6, #0
   27228:	moveq	r5, r6
   2722c:	beq	27254 <ftello64@plt+0x146d0>
   27230:	add	r3, sp, #8
   27234:	str	r3, [sp]
   27238:	mov	r1, #1
   2723c:	mov	r3, #0
   27240:	ldr	r2, [r4, #76]	; 0x4c
   27244:	ldr	r0, [r4, #64]	; 0x40
   27248:	blx	r6
   2724c:	subs	r5, r0, #0
   27250:	bne	272ec <ftello64@plt+0x14768>
   27254:	ldr	r2, [sp, #44]	; 0x2c
   27258:	ldr	r3, [r7]
   2725c:	mov	r0, r5
   27260:	cmp	r2, r3
   27264:	bne	27300 <ftello64@plt+0x1477c>
   27268:	add	sp, sp, #48	; 0x30
   2726c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27270:	mov	r3, #2
   27274:	mov	r0, #8192	; 0x2000
   27278:	str	r3, [r4]
   2727c:	str	r0, [r4, #36]	; 0x24
   27280:	b	271b0 <ftello64@plt+0x1462c>
   27284:	add	r1, sp, #12
   27288:	mov	r0, r4
   2728c:	ldr	r6, [r4, #80]	; 0x50
   27290:	bl	25c94 <ftello64@plt+0x13110>
   27294:	mov	r2, r5
   27298:	mov	r1, r6
   2729c:	mov	r3, r0
   272a0:	ldr	r0, [pc, #100]	; 2730c <ftello64@plt+0x14788>
   272a4:	bl	200bc <ftello64@plt+0xd538>
   272a8:	ldr	r3, [sl]
   272ac:	cmp	r3, #0
   272b0:	beq	272bc <ftello64@plt+0x14738>
   272b4:	mov	r0, r4
   272b8:	bl	25d14 <ftello64@plt+0x13190>
   272bc:	ldr	r6, [r4, #60]	; 0x3c
   272c0:	b	27224 <ftello64@plt+0x146a0>
   272c4:	bl	25620 <ftello64@plt+0x12a9c>
   272c8:	subs	r5, r0, #0
   272cc:	bne	27254 <ftello64@plt+0x146d0>
   272d0:	ldr	r3, [r4, #84]	; 0x54
   272d4:	cmp	r3, #63	; 0x3f
   272d8:	ble	2714c <ftello64@plt+0x145c8>
   272dc:	ldr	r0, [pc, #44]	; 27310 <ftello64@plt+0x1478c>
   272e0:	bl	1ff70 <ftello64@plt+0xd3ec>
   272e4:	mov	r5, #89	; 0x59
   272e8:	b	27254 <ftello64@plt+0x146d0>
   272ec:	bl	129f8 <gpg_strerror@plt>
   272f0:	mov	r1, r0
   272f4:	ldr	r0, [pc, #24]	; 27314 <ftello64@plt+0x14790>
   272f8:	bl	1ff70 <ftello64@plt+0xd3ec>
   272fc:	b	27254 <ftello64@plt+0x146d0>
   27300:	bl	12590 <__stack_chk_fail@plt>
   27304:	andeq	lr, r3, r0, lsl fp
   27308:			; <UNDEFINED> instruction: 0x0003f3b4
   2730c:	andeq	sp, r2, r0, lsr #13
   27310:	andeq	sp, r2, r0, ror r6
   27314:			; <UNDEFINED> instruction: 0x0002d6b8
   27318:	mov	r3, #0
   2731c:	b	27108 <ftello64@plt+0x14584>
   27320:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   27324:	mov	r6, r1
   27328:	ldr	sl, [pc, #596]	; 27584 <ftello64@plt+0x14a00>
   2732c:	ldr	r9, [pc, #596]	; 27588 <ftello64@plt+0x14a04>
   27330:	sub	sp, sp, #48	; 0x30
   27334:	ldr	r3, [sl]
   27338:	ldr	r1, [r9]
   2733c:	cmp	r3, #0
   27340:	mov	r3, #0
   27344:	mov	r8, r2
   27348:	str	r1, [sp, #44]	; 0x2c
   2734c:	str	r3, [sp, #8]
   27350:	mov	r7, r0
   27354:	bne	27484 <ftello64@plt+0x14900>
   27358:	ldr	r2, [r7]
   2735c:	bic	r3, r2, #2
   27360:	cmp	r3, #1
   27364:	bne	27394 <ftello64@plt+0x14810>
   27368:	ldr	r3, [r7, #76]	; 0x4c
   2736c:	cmp	r3, #0
   27370:	bne	27550 <ftello64@plt+0x149cc>
   27374:	mov	r5, #0
   27378:	ldr	r2, [sp, #44]	; 0x2c
   2737c:	ldr	r3, [r9]
   27380:	mov	r0, r5
   27384:	cmp	r2, r3
   27388:	bne	27564 <ftello64@plt+0x149e0>
   2738c:	add	sp, sp, #48	; 0x30
   27390:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27394:	ldr	r5, [r7, #60]	; 0x3c
   27398:	cmp	r5, #0
   2739c:	movne	r4, r7
   273a0:	bne	27400 <ftello64@plt+0x1487c>
   273a4:	ldr	r4, [r7, #76]	; 0x4c
   273a8:	cmp	r4, #0
   273ac:	beq	27568 <ftello64@plt+0x149e4>
   273b0:	ldr	r0, [r7, #48]	; 0x30
   273b4:	bl	12530 <gcry_free@plt>
   273b8:	ldr	r0, [r7, #72]	; 0x48
   273bc:	bl	12530 <gcry_free@plt>
   273c0:	mov	r0, r7
   273c4:	mov	r2, #88	; 0x58
   273c8:	mov	r1, r4
   273cc:	bl	124e8 <memcpy@plt>
   273d0:	mov	r0, r4
   273d4:	bl	12530 <gcry_free@plt>
   273d8:	b	27378 <ftello64@plt+0x147f4>
   273dc:	cmp	r8, #0
   273e0:	beq	2741c <ftello64@plt+0x14898>
   273e4:	ldr	r3, [r4, #64]	; 0x40
   273e8:	cmp	r3, r8
   273ec:	beq	2741c <ftello64@plt+0x14898>
   273f0:	ldr	r4, [r4, #76]	; 0x4c
   273f4:	cmp	r4, #0
   273f8:	beq	27414 <ftello64@plt+0x14890>
   273fc:	ldr	r5, [r4, #60]	; 0x3c
   27400:	cmp	r6, r5
   27404:	beq	273dc <ftello64@plt+0x14858>
   27408:	ldr	r4, [r4, #76]	; 0x4c
   2740c:	cmp	r4, #0
   27410:	bne	273fc <ftello64@plt+0x14878>
   27414:	ldr	r0, [pc, #368]	; 2758c <ftello64@plt+0x14a08>
   27418:	bl	20078 <ftello64@plt+0xd4f4>
   2741c:	cmp	r2, #2
   27420:	beq	27514 <ftello64@plt+0x14990>
   27424:	cmp	r5, #0
   27428:	ldr	r0, [r4, #64]	; 0x40
   2742c:	beq	27454 <ftello64@plt+0x148d0>
   27430:	add	r3, sp, #8
   27434:	ldr	r2, [r4, #76]	; 0x4c
   27438:	mov	r1, #2
   2743c:	str	r3, [sp]
   27440:	mov	r3, #0
   27444:	blx	r5
   27448:	subs	r5, r0, #0
   2744c:	bne	2753c <ftello64@plt+0x149b8>
   27450:	ldr	r0, [r4, #64]	; 0x40
   27454:	cmp	r0, #0
   27458:	beq	27468 <ftello64@plt+0x148e4>
   2745c:	ldr	r3, [r4, #68]	; 0x44
   27460:	cmp	r3, #0
   27464:	bne	274b0 <ftello64@plt+0x1492c>
   27468:	cmp	r7, r4
   2746c:	ldr	r4, [r4, #76]	; 0x4c
   27470:	beq	274c0 <ftello64@plt+0x1493c>
   27474:	cmp	r4, #0
   27478:	beq	274a8 <ftello64@plt+0x14924>
   2747c:	ldr	r0, [pc, #268]	; 27590 <ftello64@plt+0x14a0c>
   27480:	bl	20078 <ftello64@plt+0xd4f4>
   27484:	add	r1, sp, #12
   27488:	ldrd	r4, [r0, #80]	; 0x50
   2748c:	bl	25c94 <ftello64@plt+0x13110>
   27490:	mov	r2, r5
   27494:	mov	r1, r4
   27498:	mov	r3, r0
   2749c:	ldr	r0, [pc, #240]	; 27594 <ftello64@plt+0x14a10>
   274a0:	bl	200bc <ftello64@plt+0xd538>
   274a4:	b	27358 <ftello64@plt+0x147d4>
   274a8:	ldr	r0, [pc, #232]	; 27598 <ftello64@plt+0x14a14>
   274ac:	bl	20078 <ftello64@plt+0xd4f4>
   274b0:	bl	12530 <gcry_free@plt>
   274b4:	mov	r3, #0
   274b8:	str	r3, [r4, #64]	; 0x40
   274bc:	b	27468 <ftello64@plt+0x148e4>
   274c0:	cmp	r4, #0
   274c4:	beq	2757c <ftello64@plt+0x149f8>
   274c8:	ldr	r0, [r7, #48]	; 0x30
   274cc:	bl	12530 <gcry_free@plt>
   274d0:	ldr	r0, [r7, #72]	; 0x48
   274d4:	bl	12530 <gcry_free@plt>
   274d8:	mov	r2, #88	; 0x58
   274dc:	mov	r1, r4
   274e0:	mov	r0, r7
   274e4:	bl	124e8 <memcpy@plt>
   274e8:	mov	r0, r4
   274ec:	bl	12530 <gcry_free@plt>
   274f0:	ldr	r3, [sl]
   274f4:	cmp	r3, #0
   274f8:	beq	27374 <ftello64@plt+0x147f0>
   274fc:	ldr	r2, [r7, #84]	; 0x54
   27500:	ldr	r1, [r7, #80]	; 0x50
   27504:	ldr	r0, [pc, #144]	; 2759c <ftello64@plt+0x14a18>
   27508:	bl	200bc <ftello64@plt+0xd538>
   2750c:	mov	r5, #0
   27510:	b	27378 <ftello64@plt+0x147f4>
   27514:	mov	r0, r4
   27518:	bl	25620 <ftello64@plt+0x12a9c>
   2751c:	subs	r5, r0, #0
   27520:	ldreq	r5, [r4, #60]	; 0x3c
   27524:	beq	27424 <ftello64@plt+0x148a0>
   27528:	bl	129f8 <gpg_strerror@plt>
   2752c:	mov	r1, r0
   27530:	ldr	r0, [pc, #104]	; 275a0 <ftello64@plt+0x14a1c>
   27534:	bl	1ff70 <ftello64@plt+0xd3ec>
   27538:	b	27378 <ftello64@plt+0x147f4>
   2753c:	bl	129f8 <gpg_strerror@plt>
   27540:	mov	r1, r0
   27544:	ldr	r0, [pc, #88]	; 275a4 <ftello64@plt+0x14a20>
   27548:	bl	1ff70 <ftello64@plt+0xd3ec>
   2754c:	b	27378 <ftello64@plt+0x147f4>
   27550:	ldr	r3, [pc, #80]	; 275a8 <ftello64@plt+0x14a24>
   27554:	ldr	r2, [pc, #80]	; 275ac <ftello64@plt+0x14a28>
   27558:	ldr	r1, [pc, #80]	; 275b0 <ftello64@plt+0x14a2c>
   2755c:	ldr	r0, [pc, #80]	; 275b4 <ftello64@plt+0x14a30>
   27560:	bl	12b78 <__assert_fail@plt>
   27564:	bl	12590 <__stack_chk_fail@plt>
   27568:	ldr	r3, [pc, #56]	; 275a8 <ftello64@plt+0x14a24>
   2756c:	mov	r2, #1680	; 0x690
   27570:	ldr	r1, [pc, #56]	; 275b0 <ftello64@plt+0x14a2c>
   27574:	ldr	r0, [pc, #60]	; 275b8 <ftello64@plt+0x14a34>
   27578:	bl	12b78 <__assert_fail@plt>
   2757c:	ldr	r0, [pc, #56]	; 275bc <ftello64@plt+0x14a38>
   27580:	bl	20078 <ftello64@plt+0xd4f4>
   27584:			; <UNDEFINED> instruction: 0x0003f3b4
   27588:	andeq	lr, r3, r0, lsl fp
   2758c:	ldrdeq	sp, [r2], -r8
   27590:	andeq	sp, r2, r4, lsr #15
   27594:	ldrdeq	sp, [r2], -r4
   27598:	andeq	sp, r2, r8, ror r7
   2759c:	andeq	sp, r2, ip, asr r7
   275a0:	strdeq	sp, [r2], -ip
   275a4:	andeq	sp, r2, r4, lsl r3
   275a8:	andeq	ip, r2, r4, lsr #30
   275ac:	andeq	r0, r0, sl, lsl #13
   275b0:	andeq	sp, r2, ip, asr r0
   275b4:	andeq	sp, r2, ip, ror #13
   275b8:	strdeq	sp, [r2], -r8
   275bc:	andeq	sp, r2, ip, lsr #14
   275c0:	ldr	r3, [r0]
   275c4:	push	{r4, r6, r7, lr}
   275c8:	sub	r3, r3, #2
   275cc:	cmp	r3, #1
   275d0:	bls	27694 <ftello64@plt+0x14b10>
   275d4:	ldr	r3, [r0, #40]	; 0x28
   275d8:	ldr	r2, [r0, #44]	; 0x2c
   275dc:	mov	r4, r0
   275e0:	cmp	r3, r2
   275e4:	bhi	27680 <ftello64@plt+0x14afc>
   275e8:	ldrd	r6, [r0, #8]
   275ec:	orrs	r1, r6, r7
   275f0:	bne	27630 <ftello64@plt+0x14aac>
   275f4:	cmp	r3, r2
   275f8:	bcs	27648 <ftello64@plt+0x14ac4>
   275fc:	ldr	r0, [r4, #48]	; 0x30
   27600:	add	r1, r3, #1
   27604:	str	r1, [r4, #40]	; 0x28
   27608:	ldrb	r0, [r0, r3]
   2760c:	cmp	r2, r1
   27610:	bcc	2766c <ftello64@plt+0x14ae8>
   27614:	ldr	r3, [r4, #16]
   27618:	ldr	r2, [r4, #20]
   2761c:	adds	r3, r3, #1
   27620:	adc	r2, r2, #0
   27624:	str	r3, [r4, #16]
   27628:	str	r2, [r4, #20]
   2762c:	pop	{r4, r6, r7, pc}
   27630:	ldrd	r0, [r0, #16]
   27634:	cmp	r0, r6
   27638:	sbcs	r1, r1, r7
   2763c:	blt	275f4 <ftello64@plt+0x14a70>
   27640:	mvn	r0, #0
   27644:	pop	{r4, r6, r7, pc}
   27648:	mov	r2, #1
   2764c:	mov	r1, r2
   27650:	mov	r0, r4
   27654:	bl	25da4 <ftello64@plt+0x13220>
   27658:	cmn	r0, #1
   2765c:	beq	27640 <ftello64@plt+0x14abc>
   27660:	ldr	r1, [r4, #40]	; 0x28
   27664:	ldr	r2, [r4, #44]	; 0x2c
   27668:	b	2760c <ftello64@plt+0x14a88>
   2766c:	ldr	r3, [pc, #40]	; 2769c <ftello64@plt+0x14b18>
   27670:	ldr	r2, [pc, #40]	; 276a0 <ftello64@plt+0x14b1c>
   27674:	ldr	r1, [pc, #40]	; 276a4 <ftello64@plt+0x14b20>
   27678:	ldr	r0, [pc, #40]	; 276a8 <ftello64@plt+0x14b24>
   2767c:	bl	12b78 <__assert_fail@plt>
   27680:	ldr	r3, [pc, #20]	; 2769c <ftello64@plt+0x14b18>
   27684:	ldr	r2, [pc, #32]	; 276ac <ftello64@plt+0x14b28>
   27688:	ldr	r1, [pc, #20]	; 276a4 <ftello64@plt+0x14b20>
   2768c:	ldr	r0, [pc, #20]	; 276a8 <ftello64@plt+0x14b24>
   27690:	bl	12b78 <__assert_fail@plt>
   27694:	ldr	r0, [pc, #20]	; 276b0 <ftello64@plt+0x14b2c>
   27698:	bl	20078 <ftello64@plt+0xd4f4>
   2769c:	andeq	ip, r2, r8, lsr pc
   276a0:			; <UNDEFINED> instruction: 0x000007b9
   276a4:	andeq	sp, r2, ip, asr r0
   276a8:	strdeq	sp, [r2], -ip
   276ac:	andeq	r0, r0, sp, lsr #15
   276b0:	andeq	sp, r2, r8, lsl #16
   276b4:	ldr	r3, [r0]
   276b8:	push	{r4, r5, r6, r7, r8, lr}
   276bc:	sub	r3, r3, #2
   276c0:	cmp	r3, #1
   276c4:	bls	277fc <ftello64@plt+0x14c78>
   276c8:	mov	r6, r2
   276cc:	ldrd	r2, [r0, #8]
   276d0:	mov	r7, r0
   276d4:	mov	r5, r1
   276d8:	orrs	r3, r2, r3
   276dc:	beq	27724 <ftello64@plt+0x14ba0>
   276e0:	cmp	r6, #0
   276e4:	beq	277f4 <ftello64@plt+0x14c70>
   276e8:	mov	r4, #0
   276ec:	b	27704 <ftello64@plt+0x14b80>
   276f0:	cmp	r5, #0
   276f4:	add	r4, r4, #1
   276f8:	strbne	r0, [r5], #1
   276fc:	cmp	r4, r6
   27700:	beq	27740 <ftello64@plt+0x14bbc>
   27704:	mov	r0, r7
   27708:	bl	275c0 <ftello64@plt+0x14a3c>
   2770c:	cmn	r0, #1
   27710:	bne	276f0 <ftello64@plt+0x14b6c>
   27714:	cmp	r4, #0
   27718:	bne	27740 <ftello64@plt+0x14bbc>
   2771c:	mvn	r4, #0
   27720:	b	27740 <ftello64@plt+0x14bbc>
   27724:	mov	r4, #0
   27728:	cmp	r6, r4
   2772c:	bhi	27748 <ftello64@plt+0x14bc4>
   27730:	ldrd	r2, [r7, #16]
   27734:	adds	r0, r2, r4
   27738:	adc	r1, r3, r4, asr #31
   2773c:	strd	r0, [r7, #16]
   27740:	mov	r0, r4
   27744:	pop	{r4, r5, r6, r7, r8, pc}
   27748:	ldr	r1, [r7, #40]	; 0x28
   2774c:	ldr	r8, [r7, #44]	; 0x2c
   27750:	cmp	r1, r8
   27754:	bcs	277a8 <ftello64@plt+0x14c24>
   27758:	sub	r3, r8, r1
   2775c:	sub	r8, r6, r4
   27760:	cmp	r8, r3
   27764:	movcs	r8, r3
   27768:	cmp	r5, #0
   2776c:	add	r4, r8, r4
   27770:	addeq	r8, r8, r1
   27774:	streq	r8, [r7, #40]	; 0x28
   27778:	beq	277a0 <ftello64@plt+0x14c1c>
   2777c:	ldr	r3, [r7, #48]	; 0x30
   27780:	mov	r2, r8
   27784:	add	r1, r3, r1
   27788:	mov	r0, r5
   2778c:	bl	124e8 <memcpy@plt>
   27790:	ldr	r3, [r7, #40]	; 0x28
   27794:	add	r5, r5, r8
   27798:	add	r8, r3, r8
   2779c:	str	r8, [r7, #40]	; 0x28
   277a0:	cmp	r4, r6
   277a4:	bcs	27730 <ftello64@plt+0x14bac>
   277a8:	mov	r2, #1
   277ac:	mov	r1, r2
   277b0:	mov	r0, r7
   277b4:	bl	25da4 <ftello64@plt+0x13220>
   277b8:	cmn	r0, #1
   277bc:	beq	277d8 <ftello64@plt+0x14c54>
   277c0:	cmp	r5, #0
   277c4:	add	r4, r4, #1
   277c8:	strbne	r0, [r5], #1
   277cc:	cmp	r6, r4
   277d0:	bhi	27728 <ftello64@plt+0x14ba4>
   277d4:	b	27730 <ftello64@plt+0x14bac>
   277d8:	ldrd	r2, [r7, #16]
   277dc:	adds	r0, r2, r4
   277e0:	adc	r1, r3, r4, asr #31
   277e4:	cmp	r4, #0
   277e8:	strd	r0, [r7, #16]
   277ec:	bne	27740 <ftello64@plt+0x14bbc>
   277f0:	b	2771c <ftello64@plt+0x14b98>
   277f4:	mov	r4, r6
   277f8:	b	27740 <ftello64@plt+0x14bbc>
   277fc:	ldr	r0, [pc]	; 27804 <ftello64@plt+0x14c80>
   27800:	bl	20078 <ftello64@plt+0xd4f4>
   27804:	andeq	sp, r2, r8, lsr r8
   27808:	push	{r4, r5, r6, r7, r8, lr}
   2780c:	subs	r5, r2, #0
   27810:	beq	278e0 <ftello64@plt+0x14d5c>
   27814:	ldr	r3, [r0]
   27818:	mov	r4, r0
   2781c:	cmp	r3, #1
   27820:	bhi	278f4 <ftello64@plt+0x14d70>
   27824:	ldr	r2, [r0, #36]	; 0x24
   27828:	mov	r6, r1
   2782c:	ldr	r3, [r0, #44]	; 0x2c
   27830:	ldr	r1, [r0, #40]	; 0x28
   27834:	cmp	r5, r2
   27838:	movcs	r5, r2
   2783c:	sub	r3, r3, r1
   27840:	cmp	r3, r5
   27844:	bcs	27890 <ftello64@plt+0x14d0c>
   27848:	mov	r7, #0
   2784c:	b	2786c <ftello64@plt+0x14ce8>
   27850:	ldr	r3, [r4, #40]	; 0x28
   27854:	cmp	r3, #1
   27858:	bne	278cc <ftello64@plt+0x14d48>
   2785c:	ldr	r3, [r4, #44]	; 0x2c
   27860:	str	r7, [r4, #40]	; 0x28
   27864:	cmp	r3, r5
   27868:	bcs	278bc <ftello64@plt+0x14d38>
   2786c:	mov	r2, r5
   27870:	mov	r1, #0
   27874:	mov	r0, r4
   27878:	bl	25da4 <ftello64@plt+0x13220>
   2787c:	cmn	r0, #1
   27880:	bne	27850 <ftello64@plt+0x14ccc>
   27884:	ldr	r1, [r4, #40]	; 0x28
   27888:	ldr	r3, [r4, #44]	; 0x2c
   2788c:	sub	r3, r3, r1
   27890:	cmp	r3, r5
   27894:	movcc	r5, r3
   27898:	cmp	r5, #0
   2789c:	beq	278c4 <ftello64@plt+0x14d40>
   278a0:	ldr	r3, [r4, #48]	; 0x30
   278a4:	mov	r0, r6
   278a8:	add	r1, r3, r1
   278ac:	mov	r2, r5
   278b0:	bl	124e8 <memcpy@plt>
   278b4:	mov	r0, r5
   278b8:	pop	{r4, r5, r6, r7, r8, pc}
   278bc:	mov	r1, #0
   278c0:	b	27890 <ftello64@plt+0x14d0c>
   278c4:	mvn	r5, #0
   278c8:	b	278b4 <ftello64@plt+0x14d30>
   278cc:	ldr	r3, [pc, #52]	; 27908 <ftello64@plt+0x14d84>
   278d0:	ldr	r2, [pc, #52]	; 2790c <ftello64@plt+0x14d88>
   278d4:	ldr	r1, [pc, #52]	; 27910 <ftello64@plt+0x14d8c>
   278d8:	ldr	r0, [pc, #52]	; 27914 <ftello64@plt+0x14d90>
   278dc:	bl	12b78 <__assert_fail@plt>
   278e0:	ldr	r3, [pc, #32]	; 27908 <ftello64@plt+0x14d84>
   278e4:	ldr	r2, [pc, #44]	; 27918 <ftello64@plt+0x14d94>
   278e8:	ldr	r1, [pc, #32]	; 27910 <ftello64@plt+0x14d8c>
   278ec:	ldr	r0, [pc, #40]	; 2791c <ftello64@plt+0x14d98>
   278f0:	bl	12b78 <__assert_fail@plt>
   278f4:	ldr	r3, [pc, #12]	; 27908 <ftello64@plt+0x14d84>
   278f8:	ldr	r2, [pc, #32]	; 27920 <ftello64@plt+0x14d9c>
   278fc:	ldr	r1, [pc, #12]	; 27910 <ftello64@plt+0x14d8c>
   27900:	ldr	r0, [pc, #28]	; 27924 <ftello64@plt+0x14da0>
   27904:	bl	12b78 <__assert_fail@plt>
   27908:	andeq	ip, r2, r8, asr #30
   2790c:	andeq	r0, r0, r2, lsr #16
   27910:	andeq	sp, r2, ip, asr r0
   27914:	andeq	sp, r2, r4, lsr #17
   27918:	andeq	r0, r0, r1, lsl r8
   2791c:	andeq	sp, r2, r4, ror #16
   27920:	andeq	r0, r0, r2, lsl r8
   27924:	andeq	sp, r2, r0, ror r8
   27928:	ldr	r3, [r0]
   2792c:	push	{r4, r5, r6, lr}
   27930:	cmp	r3, #1
   27934:	bls	2799c <ftello64@plt+0x14e18>
   27938:	ldr	r3, [r0, #44]	; 0x2c
   2793c:	ldr	r2, [r0, #36]	; 0x24
   27940:	mov	r4, r0
   27944:	cmp	r3, r2
   27948:	mov	r5, r1
   2794c:	beq	27970 <ftello64@plt+0x14dec>
   27950:	cmp	r2, r3
   27954:	bls	27988 <ftello64@plt+0x14e04>
   27958:	ldr	r2, [r4, #48]	; 0x30
   2795c:	add	r1, r3, #1
   27960:	str	r1, [r4, #44]	; 0x2c
   27964:	mov	r0, #0
   27968:	strb	r5, [r2, r3]
   2796c:	pop	{r4, r5, r6, pc}
   27970:	bl	25620 <ftello64@plt+0x12a9c>
   27974:	cmp	r0, #0
   27978:	popne	{r4, r5, r6, pc}
   2797c:	ldr	r3, [r4, #44]	; 0x2c
   27980:	ldr	r2, [r4, #36]	; 0x24
   27984:	b	27950 <ftello64@plt+0x14dcc>
   27988:	ldr	r3, [pc, #20]	; 279a4 <ftello64@plt+0x14e20>
   2798c:	ldr	r2, [pc, #20]	; 279a8 <ftello64@plt+0x14e24>
   27990:	ldr	r1, [pc, #20]	; 279ac <ftello64@plt+0x14e28>
   27994:	ldr	r0, [pc, #20]	; 279b0 <ftello64@plt+0x14e2c>
   27998:	bl	12b78 <__assert_fail@plt>
   2799c:	ldr	r0, [pc, #16]	; 279b4 <ftello64@plt+0x14e30>
   279a0:	bl	20078 <ftello64@plt+0xd4f4>
   279a4:	andeq	ip, r2, r4, asr pc
   279a8:	andeq	r0, r0, r5, asr #16
   279ac:	andeq	sp, r2, ip, asr r0
   279b0:	andeq	sp, r2, r4, ror #17
   279b4:			; <UNDEFINED> instruction: 0x0002d8b4
   279b8:	ldr	r3, [r0]
   279bc:	push	{r4, r5, r6, r7, r8, lr}
   279c0:	cmp	r3, #1
   279c4:	bls	27a54 <ftello64@plt+0x14ed0>
   279c8:	cmp	r2, #0
   279cc:	mov	r5, r0
   279d0:	mov	r7, r1
   279d4:	mov	r6, r2
   279d8:	beq	27a20 <ftello64@plt+0x14e9c>
   279dc:	ldr	r3, [r5, #44]	; 0x2c
   279e0:	ldr	r4, [r5, #36]	; 0x24
   279e4:	cmp	r3, r4
   279e8:	bcs	27a28 <ftello64@plt+0x14ea4>
   279ec:	sub	r4, r4, r3
   279f0:	cmp	r4, r6
   279f4:	ldr	r0, [r5, #48]	; 0x30
   279f8:	movcs	r4, r6
   279fc:	add	r0, r0, r3
   27a00:	mov	r2, r4
   27a04:	mov	r1, r7
   27a08:	bl	124e8 <memcpy@plt>
   27a0c:	ldr	r3, [r5, #44]	; 0x2c
   27a10:	subs	r6, r6, r4
   27a14:	add	r3, r3, r4
   27a18:	str	r3, [r5, #44]	; 0x2c
   27a1c:	bne	27a3c <ftello64@plt+0x14eb8>
   27a20:	mov	r0, #0
   27a24:	pop	{r4, r5, r6, r7, r8, pc}
   27a28:	mov	r0, r5
   27a2c:	bl	25620 <ftello64@plt+0x12a9c>
   27a30:	cmp	r0, #0
   27a34:	beq	279dc <ftello64@plt+0x14e58>
   27a38:	pop	{r4, r5, r6, r7, r8, pc}
   27a3c:	mov	r0, r5
   27a40:	bl	25620 <ftello64@plt+0x12a9c>
   27a44:	cmp	r0, #0
   27a48:	popne	{r4, r5, r6, r7, r8, pc}
   27a4c:	add	r7, r7, r4
   27a50:	b	279dc <ftello64@plt+0x14e58>
   27a54:	ldr	r0, [pc]	; 27a5c <ftello64@plt+0x14ed8>
   27a58:	bl	20078 <ftello64@plt+0xd4f4>
   27a5c:	strdeq	sp, [r2], -ip
   27a60:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27a64:	mov	r6, r3
   27a68:	ldr	r3, [sp, #40]	; 0x28
   27a6c:	cmp	r1, #3
   27a70:	mov	r5, r0
   27a74:	mov	r7, r2
   27a78:	ldr	fp, [r3]
   27a7c:	beq	27c2c <ftello64@plt+0x150a8>
   27a80:	cmp	r1, #4
   27a84:	beq	27ad8 <ftello64@plt+0x14f54>
   27a88:	cmp	r1, #1
   27a8c:	beq	2808c <ftello64@plt+0x15508>
   27a90:	cmp	r1, #5
   27a94:	beq	280dc <ftello64@plt+0x15558>
   27a98:	cmp	r1, #2
   27a9c:	movne	r9, #0
   27aa0:	bne	27b88 <ftello64@plt+0x15004>
   27aa4:	ldr	r3, [r0]
   27aa8:	cmp	r3, #2
   27aac:	beq	28134 <ftello64@plt+0x155b0>
   27ab0:	ldr	r9, [r0, #4]
   27ab4:	cmp	r9, #0
   27ab8:	bne	280f4 <ftello64@plt+0x15570>
   27abc:	ldr	r3, [pc, #2184]	; 2834c <ftello64@plt+0x157c8>
   27ac0:	ldr	r3, [r3]
   27ac4:	cmp	r3, #0
   27ac8:	bne	28124 <ftello64@plt+0x155a0>
   27acc:	mov	r0, r5
   27ad0:	bl	12530 <gcry_free@plt>
   27ad4:	b	27b88 <ftello64@plt+0x15004>
   27ad8:	ldr	r2, [r0, #12]
   27adc:	cmp	r2, #0
   27ae0:	beq	282a0 <ftello64@plt+0x1571c>
   27ae4:	ldr	r2, [r0, #20]
   27ae8:	cmp	r2, #512	; 0x200
   27aec:	add	r4, r2, fp
   27af0:	bhi	282b0 <ftello64@plt+0x1572c>
   27af4:	ldr	r8, [pc, #2132]	; 28350 <ftello64@plt+0x157cc>
   27af8:	cmp	r4, r8
   27afc:	ldrhi	sl, [pc, #2128]	; 28354 <ftello64@plt+0x157d0>
   27b00:	bls	27d7c <ftello64@plt+0x151f8>
   27b04:	cmp	r4, sl
   27b08:	bls	27d3c <ftello64@plt+0x151b8>
   27b0c:	mov	r3, #1024	; 0x400
   27b10:	mov	r1, #10
   27b14:	b	27b1c <ftello64@plt+0x14f98>
   27b18:	mov	r1, r2
   27b1c:	lsl	r3, r3, #1
   27b20:	cmp	r4, r3
   27b24:	add	r2, r1, #1
   27b28:	bcs	27b18 <ftello64@plt+0x14f94>
   27b2c:	cmp	r1, #31
   27b30:	lsr	fp, r3, #1
   27b34:	bgt	28310 <ftello64@plt+0x1578c>
   27b38:	orr	r1, r1, #224	; 0xe0
   27b3c:	mov	r0, r7
   27b40:	bl	27928 <ftello64@plt+0x14da4>
   27b44:	ldr	r2, [r5, #20]
   27b48:	cmp	r2, #0
   27b4c:	beq	27b90 <ftello64@plt+0x1500c>
   27b50:	cmp	r2, #512	; 0x200
   27b54:	bne	28324 <ftello64@plt+0x157a0>
   27b58:	ldr	r1, [r5, #16]
   27b5c:	mov	r0, r7
   27b60:	bl	279b8 <ftello64@plt+0x14e34>
   27b64:	subs	r9, r0, #0
   27b68:	bne	27c20 <ftello64@plt+0x1509c>
   27b6c:	sub	r4, r4, #512	; 0x200
   27b70:	mov	r3, #0
   27b74:	cmp	r4, fp
   27b78:	str	r3, [r5, #20]
   27b7c:	bhi	27b9c <ftello64@plt+0x15018>
   27b80:	cmp	r4, r3
   27b84:	bne	27d48 <ftello64@plt+0x151c4>
   27b88:	mov	r0, r9
   27b8c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27b90:	cmp	r4, fp
   27b94:	mov	r9, r2
   27b98:	bls	27d48 <ftello64@plt+0x151c4>
   27b9c:	mov	r2, fp
   27ba0:	mov	r1, r6
   27ba4:	mov	r0, r7
   27ba8:	bl	279b8 <ftello64@plt+0x14e34>
   27bac:	cmp	r0, #0
   27bb0:	bne	27d64 <ftello64@plt+0x151e0>
   27bb4:	sub	r4, r4, fp
   27bb8:	clz	r3, r9
   27bbc:	lsr	r3, r3, #5
   27bc0:	cmp	r4, r8
   27bc4:	movls	r2, #0
   27bc8:	andhi	r2, r3, #1
   27bcc:	cmp	r2, #0
   27bd0:	add	r6, r6, fp
   27bd4:	bne	27b04 <ftello64@plt+0x14f80>
   27bd8:	cmp	r4, #0
   27bdc:	moveq	r3, #0
   27be0:	cmp	r3, #0
   27be4:	beq	27b88 <ftello64@plt+0x15004>
   27be8:	ldr	r3, [r5, #20]
   27bec:	cmp	r3, #0
   27bf0:	bne	282fc <ftello64@plt+0x15778>
   27bf4:	cmp	r4, r8
   27bf8:	bhi	282e8 <ftello64@plt+0x15764>
   27bfc:	ldr	r0, [r5, #16]
   27c00:	cmp	r0, #0
   27c04:	beq	28104 <ftello64@plt+0x15580>
   27c08:	mov	r1, r6
   27c0c:	mov	r2, r4
   27c10:	bl	124e8 <memcpy@plt>
   27c14:	mov	r9, #0
   27c18:	str	r4, [r5, #20]
   27c1c:	b	27b88 <ftello64@plt+0x15004>
   27c20:	bl	1280c <gpg_err_code_from_syserror@plt>
   27c24:	uxth	r9, r0
   27c28:	b	27b6c <ftello64@plt+0x14fe8>
   27c2c:	cmp	fp, #0
   27c30:	beq	28338 <ftello64@plt+0x157b4>
   27c34:	ldr	r9, [r0, #28]
   27c38:	cmp	r9, #0
   27c3c:	bne	27d70 <ftello64@plt+0x151ec>
   27c40:	mov	r8, r9
   27c44:	mov	sl, #2
   27c48:	ldr	r2, [r5, #4]
   27c4c:	cmp	r2, #0
   27c50:	bne	27cd8 <ftello64@plt+0x15154>
   27c54:	ldr	r3, [r5, #12]
   27c58:	cmp	r3, #2
   27c5c:	beq	27eb4 <ftello64@plt+0x15330>
   27c60:	cmp	r3, #0
   27c64:	beq	28290 <ftello64@plt+0x1570c>
   27c68:	ldr	r0, [r5, #24]
   27c6c:	cmp	r0, #0
   27c70:	strne	r2, [r5, #24]
   27c74:	bne	27cbc <ftello64@plt+0x15138>
   27c78:	ldr	r3, [r7, #32]
   27c7c:	cmp	r3, #0
   27c80:	bne	27e4c <ftello64@plt+0x152c8>
   27c84:	ldr	r1, [r7, #40]	; 0x28
   27c88:	ldr	r3, [r7, #44]	; 0x2c
   27c8c:	cmp	r1, r3
   27c90:	bcs	27e4c <ftello64@plt+0x152c8>
   27c94:	ldr	r3, [r7, #16]
   27c98:	ldr	r2, [r7, #20]
   27c9c:	ldr	r0, [r7, #48]	; 0x30
   27ca0:	adds	r3, r3, #1
   27ca4:	str	r3, [r7, #16]
   27ca8:	adc	r2, r2, #0
   27cac:	add	r3, r1, #1
   27cb0:	str	r2, [r7, #20]
   27cb4:	str	r3, [r7, #40]	; 0x28
   27cb8:	ldrb	r0, [r0, r1]
   27cbc:	cmp	r0, #191	; 0xbf
   27cc0:	bgt	27de0 <ftello64@plt+0x1525c>
   27cc4:	cmp	r0, #0
   27cc8:	str	r0, [r5, #4]
   27ccc:	mov	r2, r0
   27cd0:	str	sl, [r5, #12]
   27cd4:	beq	27eb4 <ftello64@plt+0x15330>
   27cd8:	cmp	r2, #0
   27cdc:	beq	27dd4 <ftello64@plt+0x15250>
   27ce0:	cmp	r2, fp
   27ce4:	movcc	r4, r2
   27ce8:	movcs	r4, fp
   27cec:	mov	r2, r4
   27cf0:	mov	r1, r6
   27cf4:	mov	r0, r7
   27cf8:	bl	276b4 <ftello64@plt+0x14b30>
   27cfc:	cmp	r4, r0
   27d00:	ble	27db0 <ftello64@plt+0x1522c>
   27d04:	cmn	r0, #1
   27d08:	ldr	r3, [r5, #4]
   27d0c:	addne	fp, fp, r0
   27d10:	moveq	r0, #0
   27d14:	add	r3, r0, r3
   27d18:	mov	r2, fp
   27d1c:	mov	r1, r5
   27d20:	ldr	r0, [pc, #1584]	; 28358 <ftello64@plt+0x157d4>
   27d24:	bl	1ff70 <ftello64@plt+0xd3ec>
   27d28:	mov	r9, #89	; 0x59
   27d2c:	ldr	r3, [sp, #40]	; 0x28
   27d30:	mov	r0, r9
   27d34:	str	r8, [r3]
   27d38:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27d3c:	mov	r1, #233	; 0xe9
   27d40:	mov	fp, #512	; 0x200
   27d44:	b	27b3c <ftello64@plt+0x14fb8>
   27d48:	mov	r2, r4
   27d4c:	mov	r1, r6
   27d50:	mov	r0, r7
   27d54:	bl	279b8 <ftello64@plt+0x14e34>
   27d58:	mov	fp, r4
   27d5c:	cmp	r0, #0
   27d60:	beq	27b88 <ftello64@plt+0x15004>
   27d64:	bl	1280c <gpg_err_code_from_syserror@plt>
   27d68:	uxth	r9, r0
   27d6c:	b	27bb4 <ftello64@plt+0x15030>
   27d70:	mov	r8, #0
   27d74:	mvn	r9, #0
   27d78:	b	27d2c <ftello64@plt+0x151a8>
   27d7c:	ldr	r0, [r0, #16]
   27d80:	cmp	r0, #0
   27d84:	beq	281b8 <ftello64@plt+0x15634>
   27d88:	mov	r1, r6
   27d8c:	add	r0, r0, r2
   27d90:	mov	r2, fp
   27d94:	bl	124e8 <memcpy@plt>
   27d98:	ldr	r2, [r5, #20]
   27d9c:	mov	r9, #0
   27da0:	add	r3, r2, fp
   27da4:	str	r3, [r5, #20]
   27da8:	mov	r0, r9
   27dac:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27db0:	ldr	r2, [r5, #4]
   27db4:	subs	fp, fp, r0
   27db8:	sub	r2, r2, r0
   27dbc:	add	r6, r6, r0
   27dc0:	add	r8, r8, r0
   27dc4:	str	r2, [r5, #4]
   27dc8:	beq	27d2c <ftello64@plt+0x151a8>
   27dcc:	cmp	r2, #0
   27dd0:	bne	27ce0 <ftello64@plt+0x1515c>
   27dd4:	cmp	fp, #0
   27dd8:	bne	27c48 <ftello64@plt+0x150c4>
   27ddc:	b	27d2c <ftello64@plt+0x151a8>
   27de0:	cmp	r0, #223	; 0xdf
   27de4:	bgt	27e6c <ftello64@plt+0x152e8>
   27de8:	ldr	r2, [r7, #32]
   27dec:	sub	r3, r0, #192	; 0xc0
   27df0:	cmp	r2, #0
   27df4:	lsl	r3, r3, #8
   27df8:	str	r3, [r5, #4]
   27dfc:	bne	27e88 <ftello64@plt+0x15304>
   27e00:	ldr	r0, [r7, #40]	; 0x28
   27e04:	ldr	r2, [r7, #44]	; 0x2c
   27e08:	cmp	r0, r2
   27e0c:	bcs	27e88 <ftello64@plt+0x15304>
   27e10:	ldr	r2, [r7, #16]
   27e14:	ldr	r1, [r7, #20]
   27e18:	ldr	ip, [r7, #48]	; 0x30
   27e1c:	adds	r2, r2, #1
   27e20:	str	r2, [r7, #16]
   27e24:	adc	r1, r1, #0
   27e28:	add	r2, r0, #1
   27e2c:	str	r1, [r7, #20]
   27e30:	str	r2, [r7, #40]	; 0x28
   27e34:	ldrb	r2, [ip, r0]
   27e38:	add	r3, r3, #192	; 0xc0
   27e3c:	str	sl, [r5, #12]
   27e40:	add	r2, r2, r3
   27e44:	str	r2, [r5, #4]
   27e48:	b	27cd8 <ftello64@plt+0x15154>
   27e4c:	mov	r0, r7
   27e50:	bl	275c0 <ftello64@plt+0x14a3c>
   27e54:	cmn	r0, #1
   27e58:	bne	27cbc <ftello64@plt+0x15138>
   27e5c:	ldr	r0, [pc, #1272]	; 2835c <ftello64@plt+0x157d8>
   27e60:	bl	1ff70 <ftello64@plt+0xd3ec>
   27e64:	mov	r9, #89	; 0x59
   27e68:	b	27d2c <ftello64@plt+0x151a8>
   27e6c:	cmp	r0, #255	; 0xff
   27e70:	beq	27ecc <ftello64@plt+0x15348>
   27e74:	and	r2, r0, #31
   27e78:	mov	r3, #1
   27e7c:	lsl	r2, r3, r2
   27e80:	str	r2, [r5, #4]
   27e84:	b	27cd8 <ftello64@plt+0x15154>
   27e88:	mov	r0, r7
   27e8c:	bl	275c0 <ftello64@plt+0x14a3c>
   27e90:	cmn	r0, #1
   27e94:	beq	281a8 <ftello64@plt+0x15624>
   27e98:	ldr	r2, [r5, #4]
   27e9c:	str	sl, [r5, #12]
   27ea0:	add	r2, r2, #192	; 0xc0
   27ea4:	add	r2, r2, r0
   27ea8:	cmp	r2, #0
   27eac:	str	r2, [r5, #4]
   27eb0:	bne	27cd8 <ftello64@plt+0x15154>
   27eb4:	clz	r9, r8
   27eb8:	mov	r3, #1
   27ebc:	lsr	r9, r9, #5
   27ec0:	rsb	r9, r9, #0
   27ec4:	str	r3, [r5, #28]
   27ec8:	b	27d2c <ftello64@plt+0x151a8>
   27ecc:	ldr	r3, [r7, #32]
   27ed0:	cmp	r3, #0
   27ed4:	bne	27fd8 <ftello64@plt+0x15454>
   27ed8:	ldrd	r2, [r7, #40]	; 0x28
   27edc:	cmp	r2, r3
   27ee0:	bcs	27fd8 <ftello64@plt+0x15454>
   27ee4:	ldr	r1, [r7, #16]
   27ee8:	ldr	r0, [r7, #20]
   27eec:	ldr	ip, [r7, #48]	; 0x30
   27ef0:	adds	r1, r1, #1
   27ef4:	str	r1, [r7, #16]
   27ef8:	adc	r0, r0, #0
   27efc:	add	r1, r2, #1
   27f00:	str	r1, [r7, #40]	; 0x28
   27f04:	str	r0, [r7, #20]
   27f08:	ldrb	r2, [ip, r2]
   27f0c:	ldr	r1, [r7, #40]	; 0x28
   27f10:	cmp	r1, r3
   27f14:	lsl	r2, r2, #24
   27f18:	str	r2, [r5, #4]
   27f1c:	bcs	28004 <ftello64@plt+0x15480>
   27f20:	ldr	r0, [r7, #16]
   27f24:	ldr	ip, [r7, #20]
   27f28:	ldr	lr, [r7, #48]	; 0x30
   27f2c:	adds	r0, r0, #1
   27f30:	str	r0, [r7, #16]
   27f34:	adc	ip, ip, #0
   27f38:	add	r0, r1, #1
   27f3c:	str	r0, [r7, #40]	; 0x28
   27f40:	str	ip, [r7, #20]
   27f44:	ldrb	r1, [lr, r1]
   27f48:	orr	r2, r2, r1, lsl #16
   27f4c:	ldr	r1, [r7, #40]	; 0x28
   27f50:	str	r2, [r5, #4]
   27f54:	cmp	r1, r3
   27f58:	bcs	2803c <ftello64@plt+0x154b8>
   27f5c:	ldr	r0, [r7, #16]
   27f60:	ldr	ip, [r7, #20]
   27f64:	ldr	lr, [r7, #48]	; 0x30
   27f68:	adds	r0, r0, #1
   27f6c:	str	r0, [r7, #16]
   27f70:	adc	ip, ip, #0
   27f74:	add	r0, r1, #1
   27f78:	str	r0, [r7, #40]	; 0x28
   27f7c:	str	ip, [r7, #20]
   27f80:	ldrb	r1, [lr, r1]
   27f84:	orr	r2, r2, r1, lsl #8
   27f88:	ldr	r1, [r7, #40]	; 0x28
   27f8c:	str	r2, [r5, #4]
   27f90:	cmp	r1, r3
   27f94:	bcs	28074 <ftello64@plt+0x154f0>
   27f98:	ldr	r3, [r7, #16]
   27f9c:	ldr	r0, [r7, #20]
   27fa0:	ldr	ip, [r7, #48]	; 0x30
   27fa4:	adds	r3, r3, #1
   27fa8:	adc	r0, r0, #0
   27fac:	str	r3, [r7, #16]
   27fb0:	add	r3, r1, #1
   27fb4:	str	r0, [r7, #20]
   27fb8:	str	r3, [r7, #40]	; 0x28
   27fbc:	ldrb	r0, [ip, r1]
   27fc0:	orr	r2, r0, r2
   27fc4:	cmp	r2, #0
   27fc8:	str	r2, [r5, #4]
   27fcc:	str	sl, [r5, #12]
   27fd0:	bne	27cd8 <ftello64@plt+0x15154>
   27fd4:	b	27eb4 <ftello64@plt+0x15330>
   27fd8:	mov	r0, r7
   27fdc:	bl	275c0 <ftello64@plt+0x14a3c>
   27fe0:	ldr	r3, [r7, #32]
   27fe4:	cmp	r3, #0
   27fe8:	lsl	r2, r0, #24
   27fec:	str	r2, [r5, #4]
   27ff0:	bne	28004 <ftello64@plt+0x15480>
   27ff4:	ldr	r3, [r7, #44]	; 0x2c
   27ff8:	ldr	r1, [r7, #40]	; 0x28
   27ffc:	cmp	r1, r3
   28000:	bcc	27f20 <ftello64@plt+0x1539c>
   28004:	mov	r0, r7
   28008:	bl	275c0 <ftello64@plt+0x14a3c>
   2800c:	ldr	r2, [r7, #32]
   28010:	ldr	r3, [r5, #4]
   28014:	cmp	r2, #0
   28018:	lsl	r2, r0, #16
   2801c:	and	r2, r2, #16711680	; 0xff0000
   28020:	orr	r2, r2, r3
   28024:	str	r2, [r5, #4]
   28028:	bne	2803c <ftello64@plt+0x154b8>
   2802c:	ldr	r3, [r7, #44]	; 0x2c
   28030:	ldr	r1, [r7, #40]	; 0x28
   28034:	cmp	r1, r3
   28038:	bcc	27f5c <ftello64@plt+0x153d8>
   2803c:	mov	r0, r7
   28040:	bl	275c0 <ftello64@plt+0x14a3c>
   28044:	ldr	r2, [r7, #32]
   28048:	ldr	r3, [r5, #4]
   2804c:	cmp	r2, #0
   28050:	lsl	r2, r0, #8
   28054:	uxth	r2, r2
   28058:	orr	r2, r2, r3
   2805c:	str	r2, [r5, #4]
   28060:	bne	28074 <ftello64@plt+0x154f0>
   28064:	ldr	r3, [r7, #44]	; 0x2c
   28068:	ldr	r1, [r7, #40]	; 0x28
   2806c:	cmp	r1, r3
   28070:	bcc	27f98 <ftello64@plt+0x15414>
   28074:	mov	r0, r7
   28078:	bl	275c0 <ftello64@plt+0x14a3c>
   2807c:	cmn	r0, #1
   28080:	beq	28280 <ftello64@plt+0x156fc>
   28084:	ldr	r2, [r5, #4]
   28088:	b	27fc0 <ftello64@plt+0x1543c>
   2808c:	ldr	r3, [pc, #696]	; 2834c <ftello64@plt+0x157c8>
   28090:	ldr	r3, [r3]
   28094:	cmp	r3, #0
   28098:	bne	28114 <ftello64@plt+0x15590>
   2809c:	ldr	r3, [r5, #12]
   280a0:	cmp	r3, #0
   280a4:	movne	r3, #0
   280a8:	strne	r3, [r5, #8]
   280ac:	bne	280c4 <ftello64@plt+0x15540>
   280b0:	ldr	r3, [r5]
   280b4:	cmp	r3, #0
   280b8:	streq	r3, [r5, #4]
   280bc:	ldrne	r3, [r5, #4]
   280c0:	str	r3, [r5, #8]
   280c4:	mov	r9, #0
   280c8:	str	r9, [r5, #28]
   280cc:	str	r9, [r5, #16]
   280d0:	str	r9, [r5, #20]
   280d4:	mov	r0, r9
   280d8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   280dc:	mov	r2, fp
   280e0:	mov	r0, r6
   280e4:	ldr	r1, [pc, #628]	; 28360 <ftello64@plt+0x157dc>
   280e8:	bl	1b8a0 <ftello64@plt+0x8d1c>
   280ec:	mov	r9, #0
   280f0:	b	27b88 <ftello64@plt+0x15004>
   280f4:	ldr	r0, [pc, #616]	; 28364 <ftello64@plt+0x157e0>
   280f8:	bl	1ff70 <ftello64@plt+0xd3ec>
   280fc:	mov	r9, #0
   28100:	b	27abc <ftello64@plt+0x14f38>
   28104:	mov	r0, #512	; 0x200
   28108:	bl	12350 <gcry_xmalloc@plt>
   2810c:	str	r0, [r5, #16]
   28110:	b	27c08 <ftello64@plt+0x15084>
   28114:	mov	r1, r0
   28118:	ldr	r0, [pc, #584]	; 28368 <ftello64@plt+0x157e4>
   2811c:	bl	200bc <ftello64@plt+0xd538>
   28120:	b	2809c <ftello64@plt+0x15518>
   28124:	mov	r1, r5
   28128:	ldr	r0, [pc, #572]	; 2836c <ftello64@plt+0x157e8>
   2812c:	bl	200bc <ftello64@plt+0xd538>
   28130:	b	27acc <ftello64@plt+0x14f48>
   28134:	ldr	r3, [r0, #12]
   28138:	cmp	r3, #0
   2813c:	beq	282d8 <ftello64@plt+0x15754>
   28140:	ldr	r4, [r0, #20]
   28144:	cmp	r4, #191	; 0xbf
   28148:	bls	2826c <ftello64@plt+0x156e8>
   2814c:	cmp	r4, #8384	; 0x20c0
   28150:	bcs	281cc <ftello64@plt+0x15648>
   28154:	sub	r6, r4, #192	; 0xc0
   28158:	mov	r0, r2
   2815c:	lsr	r1, r6, #8
   28160:	add	r1, r1, #192	; 0xc0
   28164:	bl	27928 <ftello64@plt+0x14da4>
   28168:	cmp	r0, #0
   2816c:	beq	282c4 <ftello64@plt+0x15740>
   28170:	bl	12848 <__errno_location@plt>
   28174:	ldr	r0, [r0]
   28178:	bl	1271c <strerror@plt>
   2817c:	mov	r1, r0
   28180:	ldr	r0, [pc, #488]	; 28370 <ftello64@plt+0x157ec>
   28184:	bl	1ff70 <ftello64@plt+0xd3ec>
   28188:	bl	1280c <gpg_err_code_from_syserror@plt>
   2818c:	uxth	r9, r0
   28190:	ldr	r0, [r5, #16]
   28194:	bl	12530 <gcry_free@plt>
   28198:	mov	r3, #0
   2819c:	str	r3, [r5, #16]
   281a0:	str	r3, [r5, #20]
   281a4:	b	27abc <ftello64@plt+0x14f38>
   281a8:	ldr	r0, [pc, #452]	; 28374 <ftello64@plt+0x157f0>
   281ac:	bl	1ff70 <ftello64@plt+0xd3ec>
   281b0:	mov	r9, #89	; 0x59
   281b4:	b	27d2c <ftello64@plt+0x151a8>
   281b8:	mov	r0, #512	; 0x200
   281bc:	bl	12350 <gcry_xmalloc@plt>
   281c0:	ldr	r2, [r5, #20]
   281c4:	str	r0, [r5, #16]
   281c8:	b	27d88 <ftello64@plt+0x15204>
   281cc:	mov	r1, #255	; 0xff
   281d0:	mov	r0, r2
   281d4:	bl	27928 <ftello64@plt+0x14da4>
   281d8:	cmp	r0, #0
   281dc:	bne	28170 <ftello64@plt+0x155ec>
   281e0:	lsr	r1, r4, #24
   281e4:	mov	r0, r7
   281e8:	bl	27928 <ftello64@plt+0x14da4>
   281ec:	cmp	r0, #0
   281f0:	bne	28170 <ftello64@plt+0x155ec>
   281f4:	lsr	r1, r4, #16
   281f8:	mov	r0, r7
   281fc:	uxtb	r1, r1
   28200:	bl	27928 <ftello64@plt+0x14da4>
   28204:	cmp	r0, #0
   28208:	bne	28170 <ftello64@plt+0x155ec>
   2820c:	lsr	r1, r4, #8
   28210:	mov	r0, r7
   28214:	uxtb	r1, r1
   28218:	bl	27928 <ftello64@plt+0x14da4>
   2821c:	cmp	r0, #0
   28220:	bne	28170 <ftello64@plt+0x155ec>
   28224:	uxtb	r1, r4
   28228:	mov	r0, r7
   2822c:	bl	27928 <ftello64@plt+0x14da4>
   28230:	mov	r9, r0
   28234:	adds	r3, r4, #0
   28238:	movne	r3, #1
   2823c:	cmp	r9, #0
   28240:	movne	r3, #0
   28244:	cmp	r3, #0
   28248:	beq	28260 <ftello64@plt+0x156dc>
   2824c:	mov	r2, r4
   28250:	mov	r0, r7
   28254:	ldr	r1, [r5, #16]
   28258:	bl	279b8 <ftello64@plt+0x14e34>
   2825c:	mov	r9, r0
   28260:	cmp	r9, #0
   28264:	beq	28190 <ftello64@plt+0x1560c>
   28268:	b	28170 <ftello64@plt+0x155ec>
   2826c:	mov	r1, r4
   28270:	mov	r0, r2
   28274:	bl	27928 <ftello64@plt+0x14da4>
   28278:	mov	r9, r0
   2827c:	b	28234 <ftello64@plt+0x156b0>
   28280:	ldr	r0, [pc, #240]	; 28378 <ftello64@plt+0x157f4>
   28284:	bl	1ff70 <ftello64@plt+0xd3ec>
   28288:	mov	r9, #89	; 0x59
   2828c:	b	27d2c <ftello64@plt+0x151a8>
   28290:	ldr	r2, [pc, #228]	; 2837c <ftello64@plt+0x157f8>
   28294:	ldr	r1, [pc, #228]	; 28380 <ftello64@plt+0x157fc>
   28298:	ldr	r0, [pc, #228]	; 28384 <ftello64@plt+0x15800>
   2829c:	bl	202d0 <ftello64@plt+0xd74c>
   282a0:	ldr	r2, [pc, #212]	; 2837c <ftello64@plt+0x157f8>
   282a4:	ldr	r1, [pc, #220]	; 28388 <ftello64@plt+0x15804>
   282a8:	ldr	r0, [pc, #212]	; 28384 <ftello64@plt+0x15800>
   282ac:	bl	202d0 <ftello64@plt+0xd74c>
   282b0:	ldr	r3, [pc, #212]	; 2838c <ftello64@plt+0x15808>
   282b4:	ldr	r2, [pc, #212]	; 28390 <ftello64@plt+0x1580c>
   282b8:	ldr	r1, [pc, #196]	; 28384 <ftello64@plt+0x15800>
   282bc:	ldr	r0, [pc, #208]	; 28394 <ftello64@plt+0x15810>
   282c0:	bl	12b78 <__assert_fail@plt>
   282c4:	uxtb	r1, r6
   282c8:	mov	r0, r7
   282cc:	bl	27928 <ftello64@plt+0x14da4>
   282d0:	mov	r9, r0
   282d4:	b	28234 <ftello64@plt+0x156b0>
   282d8:	ldr	r2, [pc, #156]	; 2837c <ftello64@plt+0x157f8>
   282dc:	ldr	r1, [pc, #180]	; 28398 <ftello64@plt+0x15814>
   282e0:	ldr	r0, [pc, #156]	; 28384 <ftello64@plt+0x15800>
   282e4:	bl	202d0 <ftello64@plt+0xd74c>
   282e8:	ldr	r3, [pc, #156]	; 2838c <ftello64@plt+0x15808>
   282ec:	ldr	r2, [pc, #168]	; 2839c <ftello64@plt+0x15818>
   282f0:	ldr	r1, [pc, #140]	; 28384 <ftello64@plt+0x15800>
   282f4:	ldr	r0, [pc, #164]	; 283a0 <ftello64@plt+0x1581c>
   282f8:	bl	12b78 <__assert_fail@plt>
   282fc:	ldr	r3, [pc, #136]	; 2838c <ftello64@plt+0x15808>
   28300:	mov	r2, #964	; 0x3c4
   28304:	ldr	r1, [pc, #120]	; 28384 <ftello64@plt+0x15800>
   28308:	ldr	r0, [pc, #148]	; 283a4 <ftello64@plt+0x15820>
   2830c:	bl	12b78 <__assert_fail@plt>
   28310:	ldr	r3, [pc, #116]	; 2838c <ftello64@plt+0x15808>
   28314:	ldr	r2, [pc, #140]	; 283a8 <ftello64@plt+0x15824>
   28318:	ldr	r1, [pc, #100]	; 28384 <ftello64@plt+0x15800>
   2831c:	ldr	r0, [pc, #136]	; 283ac <ftello64@plt+0x15828>
   28320:	bl	12b78 <__assert_fail@plt>
   28324:	ldr	r3, [pc, #96]	; 2838c <ftello64@plt+0x15808>
   28328:	ldr	r2, [pc, #128]	; 283b0 <ftello64@plt+0x1582c>
   2832c:	ldr	r1, [pc, #80]	; 28384 <ftello64@plt+0x15800>
   28330:	ldr	r0, [pc, #124]	; 283b4 <ftello64@plt+0x15830>
   28334:	bl	12b78 <__assert_fail@plt>
   28338:	ldr	r3, [pc, #76]	; 2838c <ftello64@plt+0x15808>
   2833c:	mov	r2, #796	; 0x31c
   28340:	ldr	r1, [pc, #60]	; 28384 <ftello64@plt+0x15800>
   28344:	ldr	r0, [pc, #108]	; 283b8 <ftello64@plt+0x15834>
   28348:	bl	12b78 <__assert_fail@plt>
   2834c:			; <UNDEFINED> instruction: 0x0003f3b4
   28350:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   28354:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   28358:	andeq	sp, r2, r0, lsr #19
   2835c:	andeq	sp, r2, r8, lsr #18
   28360:	andeq	sp, r2, r4, ror #20
   28364:	andeq	sp, r2, r4, ror sl
   28368:	andeq	sp, r2, ip, asr #20
   2836c:	muleq	r2, r4, sl
   28370:	andeq	sp, r2, ip, lsr #21
   28374:	andeq	sp, r2, r0, asr r9
   28378:	andeq	sp, r2, r8, ror r9
   2837c:	andeq	ip, r2, r4, ror pc
   28380:	andeq	r0, r0, r5, ror r3
   28384:	andeq	sp, r2, ip, asr r0
   28388:	andeq	r0, r0, lr, asr #7
   2838c:	andeq	ip, r2, r4, ror #30
   28390:	muleq	r0, r6, r3
   28394:	ldrdeq	sp, [r2], -r4
   28398:	andeq	r0, r0, r2, lsl r4
   2839c:	andeq	r0, r0, r5, asr #7
   283a0:	andeq	sp, r2, ip, lsr #20
   283a4:	andeq	sp, r2, r0, lsr #20
   283a8:	andeq	r0, r0, lr, lsr #7
   283ac:	strdeq	sp, [r2], -r8
   283b0:			; <UNDEFINED> instruction: 0x000003b3
   283b4:	andeq	sp, r2, r4, lsl #20
   283b8:	strdeq	sp, [r2], -r4
   283bc:	ldr	r3, [r0]
   283c0:	push	{r4, r5, r6, lr}
   283c4:	cmp	r3, #1
   283c8:	bls	283f0 <ftello64@plt+0x1586c>
   283cc:	mov	r4, r0
   283d0:	mov	r0, r1
   283d4:	mov	r5, r1
   283d8:	bl	127dc <strlen@plt>
   283dc:	mov	r1, r5
   283e0:	mov	r2, r0
   283e4:	mov	r0, r4
   283e8:	pop	{r4, r5, r6, lr}
   283ec:	b	279b8 <ftello64@plt+0x14e34>
   283f0:	ldr	r0, [pc]	; 283f8 <ftello64@plt+0x15874>
   283f4:	bl	20078 <ftello64@plt+0xd4f4>
   283f8:	andeq	sp, r2, ip, asr #21
   283fc:	push	{r4, r5, r6, r7, r8, lr}
   28400:	sub	sp, sp, #40	; 0x28
   28404:	ldr	r6, [pc, #152]	; 284a4 <ftello64@plt+0x15920>
   28408:	mov	r4, r0
   2840c:	mov	r8, r1
   28410:	ldr	r3, [r6]
   28414:	mov	r7, r2
   28418:	str	r3, [sp, #36]	; 0x24
   2841c:	b	28424 <ftello64@plt+0x158a0>
   28420:	mov	r4, r3
   28424:	mov	r0, r4
   28428:	bl	25620 <ftello64@plt+0x12a9c>
   2842c:	cmp	r0, #0
   28430:	bne	28478 <ftello64@plt+0x158f4>
   28434:	ldr	r3, [r4, #76]	; 0x4c
   28438:	cmp	r3, #0
   2843c:	bne	28420 <ftello64@plt+0x1589c>
   28440:	ldr	r5, [r4, #44]	; 0x2c
   28444:	mov	r0, r8
   28448:	cmp	r5, r7
   2844c:	movcs	r5, r7
   28450:	mov	r2, r5
   28454:	ldr	r1, [r4, #48]	; 0x30
   28458:	bl	124e8 <memcpy@plt>
   2845c:	ldr	r2, [sp, #36]	; 0x24
   28460:	ldr	r3, [r6]
   28464:	mov	r0, r5
   28468:	cmp	r2, r3
   2846c:	bne	284a0 <ftello64@plt+0x1591c>
   28470:	add	sp, sp, #40	; 0x28
   28474:	pop	{r4, r5, r6, r7, r8, pc}
   28478:	add	r1, sp, #4
   2847c:	mov	r0, r4
   28480:	ldr	r5, [r4, #80]	; 0x50
   28484:	ldr	r6, [r4, #84]	; 0x54
   28488:	bl	25c94 <ftello64@plt+0x13110>
   2848c:	mov	r2, r6
   28490:	mov	r1, r5
   28494:	mov	r3, r0
   28498:	ldr	r0, [pc, #8]	; 284a8 <ftello64@plt+0x15924>
   2849c:	bl	20078 <ftello64@plt+0xd4f4>
   284a0:	bl	12590 <__stack_chk_fail@plt>
   284a4:	andeq	lr, r3, r0, lsl fp
   284a8:	strdeq	sp, [r2], -ip
   284ac:	ldr	r3, [r1]
   284b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   284b4:	cmp	r3, #1
   284b8:	bhi	28570 <ftello64@plt+0x159ec>
   284bc:	ldr	r3, [r0]
   284c0:	mov	r8, r0
   284c4:	cmp	r3, #2
   284c8:	bne	2855c <ftello64@plt+0x159d8>
   284cc:	ldr	r5, [r0, #56]	; 0x38
   284d0:	cmp	r5, #0
   284d4:	mvnne	r7, #0
   284d8:	bne	28544 <ftello64@plt+0x159c0>
   284dc:	mov	r0, #32768	; 0x8000
   284e0:	mov	r9, r1
   284e4:	bl	12350 <gcry_xmalloc@plt>
   284e8:	mov	r7, r5
   284ec:	mov	r6, r0
   284f0:	b	28518 <ftello64@plt+0x15994>
   284f4:	cmp	r5, r0
   284f8:	mov	r2, r0
   284fc:	mov	r1, r6
   28500:	mov	r0, r8
   28504:	movcc	r5, r4
   28508:	bl	279b8 <ftello64@plt+0x14e34>
   2850c:	cmp	r0, #0
   28510:	bne	28534 <ftello64@plt+0x159b0>
   28514:	add	r7, r7, r4
   28518:	mov	r2, #32768	; 0x8000
   2851c:	mov	r1, r6
   28520:	mov	r0, r9
   28524:	bl	276b4 <ftello64@plt+0x14b30>
   28528:	cmn	r0, #1
   2852c:	mov	r4, r0
   28530:	bne	284f4 <ftello64@plt+0x15970>
   28534:	cmp	r5, #0
   28538:	bne	2854c <ftello64@plt+0x159c8>
   2853c:	mov	r0, r6
   28540:	bl	12530 <gcry_free@plt>
   28544:	mov	r0, r7
   28548:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2854c:	mov	r1, r5
   28550:	mov	r0, r6
   28554:	bl	211b8 <ftello64@plt+0xe634>
   28558:	b	2853c <ftello64@plt+0x159b8>
   2855c:	ldr	r3, [pc, #32]	; 28584 <ftello64@plt+0x15a00>
   28560:	ldr	r2, [pc, #32]	; 28588 <ftello64@plt+0x15a04>
   28564:	ldr	r1, [pc, #32]	; 2858c <ftello64@plt+0x15a08>
   28568:	ldr	r0, [pc, #32]	; 28590 <ftello64@plt+0x15a0c>
   2856c:	bl	12b78 <__assert_fail@plt>
   28570:	ldr	r3, [pc, #12]	; 28584 <ftello64@plt+0x15a00>
   28574:	ldr	r2, [pc, #24]	; 28594 <ftello64@plt+0x15a10>
   28578:	ldr	r1, [pc, #12]	; 2858c <ftello64@plt+0x15a08>
   2857c:	ldr	r0, [pc, #20]	; 28598 <ftello64@plt+0x15a14>
   28580:	bl	12b78 <__assert_fail@plt>
   28584:	andeq	ip, r2, r4, lsl #31
   28588:	andeq	r0, r0, pc, lsr #17
   2858c:	andeq	sp, r2, ip, asr r0
   28590:	andeq	sp, r2, r4, lsl #23
   28594:	andeq	r0, r0, lr, lsr #17
   28598:	andeq	sp, r2, r4, asr #22
   2859c:	ldr	r3, [r0]
   285a0:	push	{r4, lr}
   285a4:	cmp	r3, #1
   285a8:	bls	285dc <ftello64@plt+0x15a58>
   285ac:	ldr	r3, [r0, #76]	; 0x4c
   285b0:	mov	r4, r0
   285b4:	cmp	r3, #0
   285b8:	popeq	{r4, pc}
   285bc:	mov	r2, #0
   285c0:	ldr	r1, [r4, #60]	; 0x3c
   285c4:	mov	r0, r4
   285c8:	bl	27320 <ftello64@plt+0x1479c>
   285cc:	ldr	r3, [r4, #76]	; 0x4c
   285d0:	cmp	r3, #0
   285d4:	bne	285bc <ftello64@plt+0x15a38>
   285d8:	pop	{r4, pc}
   285dc:	ldr	r0, [pc]	; 285e4 <ftello64@plt+0x15a60>
   285e0:	bl	20078 <ftello64@plt+0xd4f4>
   285e4:	andeq	sp, r2, r4, asr #23
   285e8:	ldr	r3, [r1]
   285ec:	push	{r4, r5, r6, lr}
   285f0:	sub	r3, r3, #2
   285f4:	cmp	r3, #1
   285f8:	bhi	28630 <ftello64@plt+0x15aac>
   285fc:	ldr	r3, [r0]
   28600:	mov	r5, r0
   28604:	sub	r3, r3, #2
   28608:	cmp	r3, #1
   2860c:	bhi	28644 <ftello64@plt+0x15ac0>
   28610:	mov	r4, r1
   28614:	mov	r0, r1
   28618:	bl	2859c <ftello64@plt+0x15a18>
   2861c:	mov	r0, r5
   28620:	ldr	r2, [r4, #44]	; 0x2c
   28624:	ldr	r1, [r4, #48]	; 0x30
   28628:	pop	{r4, r5, r6, lr}
   2862c:	b	279b8 <ftello64@plt+0x14e34>
   28630:	ldr	r3, [pc, #32]	; 28658 <ftello64@plt+0x15ad4>
   28634:	mov	r2, #2176	; 0x880
   28638:	ldr	r1, [pc, #28]	; 2865c <ftello64@plt+0x15ad8>
   2863c:	ldr	r0, [pc, #28]	; 28660 <ftello64@plt+0x15adc>
   28640:	bl	12b78 <__assert_fail@plt>
   28644:	ldr	r3, [pc, #12]	; 28658 <ftello64@plt+0x15ad4>
   28648:	ldr	r2, [pc, #20]	; 28664 <ftello64@plt+0x15ae0>
   2864c:	ldr	r1, [pc, #8]	; 2865c <ftello64@plt+0x15ad8>
   28650:	ldr	r0, [pc, #16]	; 28668 <ftello64@plt+0x15ae4>
   28654:	bl	12b78 <__assert_fail@plt>
   28658:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   2865c:	andeq	sp, r2, ip, asr r0
   28660:	strdeq	sp, [r2], -r4
   28664:	andeq	r0, r0, r1, lsl #17
   28668:	andeq	sp, r2, r4, lsr ip
   2866c:	push	{r4, r5, lr}
   28670:	orrs	ip, r2, r3
   28674:	ldr	r1, [r0, #24]
   28678:	ldr	lr, [r0, #16]
   2867c:	ldr	ip, [r0, #28]
   28680:	ldr	r5, [r0, #20]
   28684:	strd	r2, [r0, #8]
   28688:	movne	r4, #1
   2868c:	moveq	r4, #0
   28690:	mov	r2, #0
   28694:	adds	r1, r1, lr
   28698:	mov	r3, #0
   2869c:	adc	ip, ip, r5
   286a0:	str	r4, [r0, #32]
   286a4:	str	r1, [r0, #24]
   286a8:	str	ip, [r0, #28]
   286ac:	strd	r2, [r0, #16]
   286b0:	pop	{r4, r5, pc}
   286b4:	push	{r4, lr}
   286b8:	sub	sp, sp, #112	; 0x70
   286bc:	ldr	r4, [pc, #156]	; 28760 <ftello64@plt+0x15bdc>
   286c0:	cmp	r1, #0
   286c4:	ldr	r3, [r4]
   286c8:	str	r3, [sp, #108]	; 0x6c
   286cc:	movne	r3, #0
   286d0:	strne	r3, [r1]
   286d4:	b	286dc <ftello64@plt+0x15b58>
   286d8:	mov	r0, r3
   286dc:	ldr	r3, [r0, #76]	; 0x4c
   286e0:	cmp	r3, #0
   286e4:	bne	286d8 <ftello64@plt+0x15b54>
   286e8:	ldr	r2, [r0, #60]	; 0x3c
   286ec:	ldr	r3, [pc, #112]	; 28764 <ftello64@plt+0x15be0>
   286f0:	cmp	r2, r3
   286f4:	movne	r0, #0
   286f8:	movne	r1, #0
   286fc:	beq	28718 <ftello64@plt+0x15b94>
   28700:	ldr	r2, [sp, #108]	; 0x6c
   28704:	ldr	r3, [r4]
   28708:	cmp	r2, r3
   2870c:	bne	2875c <ftello64@plt+0x15bd8>
   28710:	add	sp, sp, #112	; 0x70
   28714:	pop	{r4, pc}
   28718:	ldr	r3, [r0, #64]	; 0x40
   2871c:	mov	r2, sp
   28720:	mov	r0, #3
   28724:	ldr	r1, [r3]
   28728:	bl	12620 <__fxstat64@plt>
   2872c:	cmp	r0, #0
   28730:	ldrdeq	r0, [sp, #48]	; 0x30
   28734:	beq	28700 <ftello64@plt+0x15b7c>
   28738:	bl	12848 <__errno_location@plt>
   2873c:	ldr	r0, [r0]
   28740:	bl	1271c <strerror@plt>
   28744:	mov	r1, r0
   28748:	ldr	r0, [pc, #24]	; 28768 <ftello64@plt+0x15be4>
   2874c:	bl	1ff70 <ftello64@plt+0xd3ec>
   28750:	mov	r0, #0
   28754:	mov	r1, #0
   28758:	b	28700 <ftello64@plt+0x15b7c>
   2875c:	bl	12590 <__stack_chk_fail@plt>
   28760:	andeq	lr, r3, r0, lsl fp
   28764:	andeq	r5, r2, ip, lsr r7
   28768:	andeq	sp, r2, r0, ror ip
   2876c:	b	28774 <ftello64@plt+0x15bf0>
   28770:	mov	r0, r3
   28774:	ldr	r3, [r0, #76]	; 0x4c
   28778:	cmp	r3, #0
   2877c:	bne	28770 <ftello64@plt+0x15bec>
   28780:	ldr	r3, [pc, #20]	; 2879c <ftello64@plt+0x15c18>
   28784:	ldr	r2, [r0, #60]	; 0x3c
   28788:	cmp	r2, r3
   2878c:	ldreq	r3, [r0, #64]	; 0x40
   28790:	ldreq	r0, [r3]
   28794:	mvnne	r0, #0
   28798:	bx	lr
   2879c:	andeq	r5, r2, ip, lsr r7
   287a0:	ldr	r3, [r0, #24]
   287a4:	ldr	r2, [r0, #16]
   287a8:	ldr	ip, [r0, #28]
   287ac:	ldr	r1, [r0, #20]
   287b0:	adds	r0, r3, r2
   287b4:	adc	r1, ip, r1
   287b8:	bx	lr
   287bc:	push	{r4, r5, r6, r7, lr}
   287c0:	mov	r7, r3
   287c4:	ldr	r3, [r0]
   287c8:	sub	sp, sp, #12
   287cc:	bics	r3, r3, #2
   287d0:	mov	r4, r0
   287d4:	mov	r6, r2
   287d8:	beq	2884c <ftello64@plt+0x15cc8>
   287dc:	ldr	r3, [r4, #76]	; 0x4c
   287e0:	mov	r0, #0
   287e4:	mov	r1, #0
   287e8:	cmp	r3, #0
   287ec:	mov	r3, #0
   287f0:	strd	r6, [r4, #24]
   287f4:	strd	r0, [r4, #16]
   287f8:	strd	r0, [r4, #8]
   287fc:	str	r3, [r4, #40]	; 0x28
   28800:	str	r3, [r4, #32]
   28804:	str	r3, [r4, #56]	; 0x38
   28808:	beq	2883c <ftello64@plt+0x15cb8>
   2880c:	ldr	r0, [pc, #172]	; 288c0 <ftello64@plt+0x15d3c>
   28810:	bl	200bc <ftello64@plt+0xd538>
   28814:	ldr	r3, [r4, #76]	; 0x4c
   28818:	cmp	r3, #0
   2881c:	beq	2883c <ftello64@plt+0x15cb8>
   28820:	mov	r2, #0
   28824:	ldr	r1, [r4, #60]	; 0x3c
   28828:	mov	r0, r4
   2882c:	bl	27320 <ftello64@plt+0x1479c>
   28830:	ldr	r3, [r4, #76]	; 0x4c
   28834:	cmp	r3, #0
   28838:	bne	28820 <ftello64@plt+0x15c9c>
   2883c:	mov	r0, #0
   28840:	add	sp, sp, #12
   28844:	pop	{r4, r5, r6, r7, pc}
   28848:	mov	r4, r5
   2884c:	ldr	r5, [r4, #76]	; 0x4c
   28850:	cmp	r5, #0
   28854:	bne	28848 <ftello64@plt+0x15cc4>
   28858:	ldr	r3, [pc, #100]	; 288c4 <ftello64@plt+0x15d40>
   2885c:	ldr	r2, [r4, #60]	; 0x3c
   28860:	cmp	r2, r3
   28864:	bne	288b8 <ftello64@plt+0x15d34>
   28868:	ldr	r1, [r4, #64]	; 0x40
   2886c:	mov	r2, r6
   28870:	mov	r3, r7
   28874:	ldr	r0, [r1]
   28878:	str	r5, [sp]
   2887c:	bl	1265c <lseek64@plt>
   28880:	mvn	r3, #0
   28884:	mvn	r2, #0
   28888:	cmp	r1, r3
   2888c:	cmpeq	r0, r2
   28890:	strne	r5, [r4, #44]	; 0x2c
   28894:	bne	287dc <ftello64@plt+0x15c58>
   28898:	bl	12848 <__errno_location@plt>
   2889c:	ldr	r0, [r0]
   288a0:	bl	1271c <strerror@plt>
   288a4:	mov	r1, r0
   288a8:	ldr	r0, [pc, #24]	; 288c8 <ftello64@plt+0x15d44>
   288ac:	bl	1ff70 <ftello64@plt+0xd3ec>
   288b0:	mvn	r0, #0
   288b4:	b	28840 <ftello64@plt+0x15cbc>
   288b8:	mvn	r0, #0
   288bc:	b	28840 <ftello64@plt+0x15cbc>
   288c0:	muleq	r2, r8, ip
   288c4:	andeq	r5, r2, ip, lsr r7
   288c8:	andeq	sp, r2, r4, lsl #25
   288cc:	ldr	r3, [r0, #72]	; 0x48
   288d0:	cmp	r3, #0
   288d4:	beq	288e0 <ftello64@plt+0x15d5c>
   288d8:	mov	r0, r3
   288dc:	bx	lr
   288e0:	b	266b8 <ftello64@plt+0x13b34>
   288e4:	cmp	r0, #0
   288e8:	bxeq	lr
   288ec:	ldr	r2, [r0, #76]	; 0x4c
   288f0:	cmp	r2, #0
   288f4:	bne	28900 <ftello64@plt+0x15d7c>
   288f8:	b	28924 <ftello64@plt+0x15da0>
   288fc:	mov	r2, r3
   28900:	ldr	r3, [r2, #76]	; 0x4c
   28904:	cmp	r3, #0
   28908:	bne	288fc <ftello64@plt+0x15d78>
   2890c:	ldr	r3, [pc, #36]	; 28938 <ftello64@plt+0x15db4>
   28910:	ldr	r1, [r2, #60]	; 0x3c
   28914:	cmp	r1, r3
   28918:	beq	2892c <ftello64@plt+0x15da8>
   2891c:	mov	r0, #0
   28920:	bx	lr
   28924:	mov	r2, r0
   28928:	b	2890c <ftello64@plt+0x15d88>
   2892c:	ldr	r0, [r2, #64]	; 0x40
   28930:	add	r0, r0, #20
   28934:	bx	lr
   28938:	andeq	r5, r2, ip, lsr r7
   2893c:	cmp	r0, #0
   28940:	beq	28974 <ftello64@plt+0x15df0>
   28944:	ldr	r2, [r0, #76]	; 0x4c
   28948:	cmp	r2, #0
   2894c:	bne	28958 <ftello64@plt+0x15dd4>
   28950:	b	28990 <ftello64@plt+0x15e0c>
   28954:	mov	r2, r3
   28958:	ldr	r3, [r2, #76]	; 0x4c
   2895c:	cmp	r3, #0
   28960:	bne	28954 <ftello64@plt+0x15dd0>
   28964:	ldr	r3, [pc, #44]	; 28998 <ftello64@plt+0x15e14>
   28968:	ldr	r1, [r2, #60]	; 0x3c
   2896c:	cmp	r1, r3
   28970:	beq	2897c <ftello64@plt+0x15df8>
   28974:	ldr	r0, [pc, #32]	; 2899c <ftello64@plt+0x15e18>
   28978:	bx	lr
   2897c:	ldr	r0, [r2, #64]	; 0x40
   28980:	ldr	r3, [pc, #20]	; 2899c <ftello64@plt+0x15e18>
   28984:	adds	r0, r0, #20
   28988:	moveq	r0, r3
   2898c:	bx	lr
   28990:	mov	r2, r0
   28994:	b	28964 <ftello64@plt+0x15de0>
   28998:	andeq	r5, r2, ip, lsr r7
   2899c:	ldrdeq	sp, [r2], -r0
   289a0:	push	{r4, r5, r6, lr}
   289a4:	subs	r5, r1, #0
   289a8:	mov	r4, r0
   289ac:	bne	289e8 <ftello64@plt+0x15e64>
   289b0:	ldr	r3, [r0]
   289b4:	cmp	r3, #0
   289b8:	beq	289dc <ftello64@plt+0x15e58>
   289bc:	ldr	r3, [pc, #124]	; 28a40 <ftello64@plt+0x15ebc>
   289c0:	ldr	r1, [r4, #60]	; 0x3c
   289c4:	cmp	r1, r3
   289c8:	bne	28a2c <ftello64@plt+0x15ea8>
   289cc:	mov	r0, r4
   289d0:	mov	r2, #0
   289d4:	pop	{r4, r5, r6, lr}
   289d8:	b	27320 <ftello64@plt+0x1479c>
   289dc:	ldr	r0, [pc, #96]	; 28a44 <ftello64@plt+0x15ec0>
   289e0:	bl	200bc <ftello64@plt+0xd538>
   289e4:	b	289bc <ftello64@plt+0x15e38>
   289e8:	mov	r1, #32
   289ec:	mov	r0, #1
   289f0:	bl	12ab8 <gcry_xcalloc@plt>
   289f4:	ldr	r3, [r4]
   289f8:	mov	lr, #0
   289fc:	mov	r1, #1
   28a00:	mov	ip, r0
   28a04:	mov	r2, ip
   28a08:	mov	r0, r4
   28a0c:	str	r5, [ip, #24]
   28a10:	str	r3, [ip]
   28a14:	str	r1, [ip, #12]
   28a18:	mov	r3, lr
   28a1c:	str	lr, [ip, #4]
   28a20:	ldr	r1, [pc, #24]	; 28a40 <ftello64@plt+0x15ebc>
   28a24:	pop	{r4, r5, r6, lr}
   28a28:	b	27108 <ftello64@plt+0x14584>
   28a2c:	ldr	r3, [pc, #20]	; 28a48 <ftello64@plt+0x15ec4>
   28a30:	mov	r2, #2528	; 0x9e0
   28a34:	ldr	r1, [pc, #16]	; 28a4c <ftello64@plt+0x15ec8>
   28a38:	ldr	r0, [pc, #16]	; 28a50 <ftello64@plt+0x15ecc>
   28a3c:	bl	202f8 <ftello64@plt+0xd774>
   28a40:	andeq	r7, r2, r0, ror #20
   28a44:	ldrdeq	sp, [r2], -r4
   28a48:	andeq	ip, r2, r4, lsr #31
   28a4c:	andeq	sp, r2, ip, asr r0
   28a50:	andeq	sp, r2, r8, lsl sp
   28a54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28a58:	sub	sp, sp, #12
   28a5c:	ldr	r8, [r2]
   28a60:	ldr	sl, [r1]
   28a64:	clz	ip, sl
   28a68:	lsr	ip, ip, #5
   28a6c:	mov	r9, r2
   28a70:	str	r3, [sp, #4]
   28a74:	mov	r2, r3
   28a78:	cmp	r8, #1
   28a7c:	movls	r3, ip
   28a80:	orrhi	r3, ip, #1
   28a84:	cmp	r3, #0
   28a88:	str	r1, [sp]
   28a8c:	mov	r4, r0
   28a90:	ldr	r7, [r2]
   28a94:	bne	28acc <ftello64@plt+0x15f48>
   28a98:	cmp	r7, #1
   28a9c:	bls	28c64 <ftello64@plt+0x160e0>
   28aa0:	cmp	r7, #256	; 0x100
   28aa4:	movcc	r8, r7
   28aa8:	movcs	r8, #256	; 0x100
   28aac:	mov	r0, sl
   28ab0:	mov	r1, r8
   28ab4:	bl	126e0 <gcry_xrealloc@plt>
   28ab8:	ldr	r3, [sp]
   28abc:	mov	sl, r0
   28ac0:	str	r0, [r3]
   28ac4:	str	r8, [r9]
   28ac8:	b	28adc <ftello64@plt+0x15f58>
   28acc:	cmp	r8, #1
   28ad0:	orrls	ip, ip, #1
   28ad4:	cmp	ip, #0
   28ad8:	bne	28aa0 <ftello64@plt+0x15f1c>
   28adc:	mov	fp, sl
   28ae0:	mov	r6, #0
   28ae4:	b	28b38 <ftello64@plt+0x15fb4>
   28ae8:	ldr	ip, [r4, #16]
   28aec:	ldr	lr, [r4, #20]
   28af0:	ldr	r5, [r4, #48]	; 0x30
   28af4:	adds	ip, ip, #1
   28af8:	str	ip, [r4, #16]
   28afc:	adc	lr, lr, #0
   28b00:	add	ip, r0, #1
   28b04:	str	lr, [r4, #20]
   28b08:	str	ip, [r4, #40]	; 0x28
   28b0c:	ldrb	ip, [r5, r0]
   28b10:	mov	r0, ip
   28b14:	mov	r5, fp
   28b18:	cmp	r0, #10
   28b1c:	add	r6, r6, #1
   28b20:	strb	ip, [r5], #1
   28b24:	beq	28c34 <ftello64@plt+0x160b0>
   28b28:	sub	r0, r8, #1
   28b2c:	cmp	r0, r6
   28b30:	beq	28b6c <ftello64@plt+0x15fe8>
   28b34:	mov	fp, r5
   28b38:	ldr	r0, [r4, #32]
   28b3c:	cmp	r0, #0
   28b40:	bne	28b54 <ftello64@plt+0x15fd0>
   28b44:	ldr	r0, [r4, #40]	; 0x28
   28b48:	ldr	ip, [r4, #44]	; 0x2c
   28b4c:	cmp	r0, ip
   28b50:	bcc	28ae8 <ftello64@plt+0x15f64>
   28b54:	mov	r0, r4
   28b58:	bl	275c0 <ftello64@plt+0x14a3c>
   28b5c:	cmn	r0, #1
   28b60:	beq	28c48 <ftello64@plt+0x160c4>
   28b64:	uxtb	ip, r0
   28b68:	b	28b14 <ftello64@plt+0x15f90>
   28b6c:	cmp	r8, r7
   28b70:	beq	28bd0 <ftello64@plt+0x1604c>
   28b74:	ldr	r3, [pc, #252]	; 28c78 <ftello64@plt+0x160f4>
   28b78:	mov	r0, sl
   28b7c:	cmp	r8, r3
   28b80:	movls	r3, #256	; 0x100
   28b84:	movhi	r3, #1024	; 0x400
   28b88:	add	r2, r8, r3
   28b8c:	cmp	r7, r2
   28b90:	movcc	r8, r7
   28b94:	movcs	r8, r2
   28b98:	mov	r1, r8
   28b9c:	bl	126e0 <gcry_xrealloc@plt>
   28ba0:	ldr	r3, [sp]
   28ba4:	mov	sl, r0
   28ba8:	str	r0, [r3]
   28bac:	add	r5, r0, r6
   28bb0:	str	r8, [r9]
   28bb4:	b	28b34 <ftello64@plt+0x15fb0>
   28bb8:	mov	r0, r4
   28bbc:	bl	275c0 <ftello64@plt+0x14a3c>
   28bc0:	cmn	r0, #1
   28bc4:	beq	28c18 <ftello64@plt+0x16094>
   28bc8:	cmp	r0, #10
   28bcc:	beq	28c18 <ftello64@plt+0x16094>
   28bd0:	ldr	r2, [r4, #32]
   28bd4:	cmp	r2, #0
   28bd8:	bne	28bb8 <ftello64@plt+0x16034>
   28bdc:	ldr	r2, [r4, #40]	; 0x28
   28be0:	ldr	r0, [r4, #44]	; 0x2c
   28be4:	cmp	r2, r0
   28be8:	bcs	28bb8 <ftello64@plt+0x16034>
   28bec:	ldr	r0, [r4, #16]
   28bf0:	ldr	ip, [r4, #20]
   28bf4:	ldr	lr, [r4, #48]	; 0x30
   28bf8:	adds	r0, r0, #1
   28bfc:	str	r0, [r4, #16]
   28c00:	adc	ip, ip, #0
   28c04:	add	r0, r2, #1
   28c08:	str	ip, [r4, #20]
   28c0c:	str	r0, [r4, #40]	; 0x28
   28c10:	ldrb	r0, [lr, r2]
   28c14:	b	28bc8 <ftello64@plt+0x16044>
   28c18:	cmp	sl, r5
   28c1c:	bcs	28c50 <ftello64@plt+0x160cc>
   28c20:	ldr	r3, [sp, #4]
   28c24:	mov	r1, #10
   28c28:	mov	r2, #0
   28c2c:	strb	r1, [fp]
   28c30:	str	r2, [r3]
   28c34:	mov	r3, #0
   28c38:	mov	r0, r6
   28c3c:	strb	r3, [r5]
   28c40:	add	sp, sp, #12
   28c44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28c48:	mov	r5, fp
   28c4c:	b	28c34 <ftello64@plt+0x160b0>
   28c50:	ldr	r3, [pc, #36]	; 28c7c <ftello64@plt+0x160f8>
   28c54:	ldr	r2, [pc, #36]	; 28c80 <ftello64@plt+0x160fc>
   28c58:	ldr	r1, [pc, #36]	; 28c84 <ftello64@plt+0x16100>
   28c5c:	ldr	r0, [pc, #36]	; 28c88 <ftello64@plt+0x16104>
   28c60:	bl	12b78 <__assert_fail@plt>
   28c64:	ldr	r3, [pc, #16]	; 28c7c <ftello64@plt+0x160f8>
   28c68:	mov	r2, #2560	; 0xa00
   28c6c:	ldr	r1, [pc, #16]	; 28c84 <ftello64@plt+0x16100>
   28c70:	ldr	r0, [pc, #20]	; 28c8c <ftello64@plt+0x16108>
   28c74:	bl	12b78 <__assert_fail@plt>
   28c78:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   28c7c:	andeq	ip, r2, r8, asr #31
   28c80:	andeq	r0, r0, r1, lsr #20
   28c84:	andeq	sp, r2, ip, asr r0
   28c88:	andeq	sp, r2, ip, asr sp
   28c8c:	andeq	sp, r2, r4, lsr sp
   28c90:	cmp	r2, #0
   28c94:	push	{r4, r5, r6, r7, r8, lr}
   28c98:	mov	r4, r0
   28c9c:	bne	28d74 <ftello64@plt+0x161f0>
   28ca0:	cmp	r1, #0
   28ca4:	mov	r5, r1
   28ca8:	popeq	{r4, r5, r6, r7, r8, pc}
   28cac:	ldr	r3, [r4, #32]
   28cb0:	mov	r0, r4
   28cb4:	cmp	r3, #0
   28cb8:	beq	28d14 <ftello64@plt+0x16190>
   28cbc:	bl	275c0 <ftello64@plt+0x14a3c>
   28cc0:	sub	r5, r5, #1
   28cc4:	cmn	r0, #1
   28cc8:	popeq	{r4, r5, r6, r7, r8, pc}
   28ccc:	cmp	r5, #0
   28cd0:	bne	28d04 <ftello64@plt+0x16180>
   28cd4:	pop	{r4, r5, r6, r7, r8, pc}
   28cd8:	ldrd	r2, [r4, #16]
   28cdc:	cmp	ip, r5
   28ce0:	movcs	ip, r5
   28ce4:	adds	r6, r2, ip
   28ce8:	sub	r5, r5, ip
   28cec:	adc	r7, r3, #0
   28cf0:	cmp	r5, #0
   28cf4:	add	r1, r1, ip
   28cf8:	str	r1, [r4, #40]	; 0x28
   28cfc:	strd	r6, [r4, #16]
   28d00:	popeq	{r4, r5, r6, r7, r8, pc}
   28d04:	ldr	r3, [r4, #32]
   28d08:	mov	r0, r4
   28d0c:	cmp	r3, #0
   28d10:	bne	28cbc <ftello64@plt+0x16138>
   28d14:	ldr	r1, [r4, #40]	; 0x28
   28d18:	ldr	r3, [r4, #44]	; 0x2c
   28d1c:	cmp	r1, r3
   28d20:	sub	ip, r3, r1
   28d24:	bcc	28cd8 <ftello64@plt+0x16154>
   28d28:	b	28cbc <ftello64@plt+0x16138>
   28d2c:	ldr	r2, [r4, #44]	; 0x2c
   28d30:	ldr	r3, [r4, #40]	; 0x28
   28d34:	cmp	r3, r2
   28d38:	sub	ip, r2, r3
   28d3c:	bcs	28d64 <ftello64@plt+0x161e0>
   28d40:	ldrd	r0, [r4, #16]
   28d44:	str	r2, [r4, #40]	; 0x28
   28d48:	ldr	r3, [r4, #40]	; 0x28
   28d4c:	adds	r6, r0, ip
   28d50:	adc	r7, r1, #0
   28d54:	cmp	r3, r2
   28d58:	strd	r6, [r4, #16]
   28d5c:	sub	ip, r2, r3
   28d60:	bcc	28d40 <ftello64@plt+0x161bc>
   28d64:	mov	r0, r4
   28d68:	bl	275c0 <ftello64@plt+0x14a3c>
   28d6c:	cmn	r0, #1
   28d70:	popeq	{r4, r5, r6, r7, r8, pc}
   28d74:	ldr	r3, [r4, #32]
   28d78:	cmp	r3, #0
   28d7c:	bne	28d64 <ftello64@plt+0x161e0>
   28d80:	b	28d2c <ftello64@plt+0x161a8>
   28d84:	ldr	r3, [pc, #8]	; 28d94 <ftello64@plt+0x16210>
   28d88:	mov	r2, #1
   28d8c:	str	r2, [r3]
   28d90:	bx	lr
   28d94:	andeq	pc, r3, r4, lsl #6
   28d98:	push	{r4, r5, r6, lr}
   28d9c:	sub	sp, sp, #288	; 0x120
   28da0:	ldr	r4, [pc, #108]	; 28e14 <ftello64@plt+0x16290>
   28da4:	cmp	r2, #0
   28da8:	mov	r6, r1
   28dac:	ldr	r3, [r4]
   28db0:	mov	r5, r0
   28db4:	str	r3, [sp, #284]	; 0x11c
   28db8:	beq	28dd4 <ftello64@plt+0x16250>
   28dbc:	add	r2, sp, #4
   28dc0:	mov	r1, #0
   28dc4:	bl	1262c <sigaction@plt>
   28dc8:	ldr	r3, [sp, #4]
   28dcc:	cmp	r3, #1
   28dd0:	beq	28df8 <ftello64@plt+0x16274>
   28dd4:	add	r0, sp, #148	; 0x94
   28dd8:	str	r6, [sp, #144]	; 0x90
   28ddc:	bl	12998 <sigemptyset@plt>
   28de0:	mov	r3, #0
   28de4:	mov	r0, r5
   28de8:	add	r1, sp, #144	; 0x90
   28dec:	mov	r2, r3
   28df0:	str	r3, [sp, #276]	; 0x114
   28df4:	bl	1262c <sigaction@plt>
   28df8:	ldr	r2, [sp, #284]	; 0x11c
   28dfc:	ldr	r3, [r4]
   28e00:	cmp	r2, r3
   28e04:	bne	28e10 <ftello64@plt+0x1628c>
   28e08:	add	sp, sp, #288	; 0x120
   28e0c:	pop	{r4, r5, r6, pc}
   28e10:	bl	12590 <__stack_chk_fail@plt>
   28e14:	andeq	lr, r3, r0, lsl fp
   28e18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28e1c:	mov	r7, r0
   28e20:	ldr	r4, [pc, #392]	; 28fb0 <ftello64@plt+0x1642c>
   28e24:	sub	sp, sp, #12
   28e28:	ldr	r3, [r4, #4]
   28e2c:	cmp	r3, #0
   28e30:	bne	28f90 <ftello64@plt+0x1640c>
   28e34:	ldr	r3, [r4, #8]
   28e38:	mov	r2, #1
   28e3c:	cmp	r3, #0
   28e40:	str	r2, [r4, #4]
   28e44:	beq	28e4c <ftello64@plt+0x162c8>
   28e48:	blx	r3
   28e4c:	mov	r2, #1
   28e50:	ldr	r1, [pc, #348]	; 28fb4 <ftello64@plt+0x16430>
   28e54:	mov	r0, #2
   28e58:	bl	128d8 <write@plt>
   28e5c:	mov	r0, #0
   28e60:	bl	1fd1c <ftello64@plt+0xd198>
   28e64:	subs	r4, r0, #0
   28e68:	beq	28e80 <ftello64@plt+0x162fc>
   28e6c:	bl	127dc <strlen@plt>
   28e70:	mov	r1, r4
   28e74:	mov	r2, r0
   28e78:	mov	r0, #2
   28e7c:	bl	128d8 <write@plt>
   28e80:	mov	r2, #9
   28e84:	ldr	r1, [pc, #300]	; 28fb8 <ftello64@plt+0x16434>
   28e88:	mov	r0, #2
   28e8c:	bl	128d8 <write@plt>
   28e90:	cmp	r7, #64	; 0x40
   28e94:	bhi	28f2c <ftello64@plt+0x163a8>
   28e98:	ldr	r3, [pc, #284]	; 28fbc <ftello64@plt+0x16438>
   28e9c:	ldr	r1, [r3, r7, lsl #2]
   28ea0:	cmp	r1, #0
   28ea4:	bne	28f98 <ftello64@plt+0x16414>
   28ea8:	ldr	r4, [pc, #272]	; 28fc0 <ftello64@plt+0x1643c>
   28eac:	ldr	r9, [pc, #272]	; 28fc4 <ftello64@plt+0x16440>
   28eb0:	ldr	r8, [pc, #272]	; 28fc8 <ftello64@plt+0x16444>
   28eb4:	mov	r5, r1
   28eb8:	mov	sl, r7
   28ebc:	mov	r6, #5
   28ec0:	cmp	r4, sl
   28ec4:	and	r3, r5, #1
   28ec8:	mov	r1, r4
   28ecc:	mov	r0, sl
   28ed0:	ble	28f6c <ftello64@plt+0x163e8>
   28ed4:	cmp	r4, #1
   28ed8:	orreq	r3, r3, #1
   28edc:	cmp	r3, #0
   28ee0:	moveq	r5, r3
   28ee4:	beq	28f14 <ftello64@plt+0x16390>
   28ee8:	bl	2a670 <ftello64@plt+0x17aec>
   28eec:	mov	r2, #1
   28ef0:	mov	r1, r9
   28ef4:	cmp	r0, #0
   28ef8:	mov	r0, #2
   28efc:	bne	28f14 <ftello64@plt+0x16390>
   28f00:	bl	128d8 <write@plt>
   28f04:	mov	r0, sl
   28f08:	mov	r1, r4
   28f0c:	bl	2a890 <ftello64@plt+0x17d0c>
   28f10:	mov	sl, r1
   28f14:	smull	r2, r3, r8, r4
   28f18:	subs	r6, r6, #1
   28f1c:	asr	r4, r4, #31
   28f20:	rsb	r4, r4, r3, asr #2
   28f24:	bne	28ec0 <ftello64@plt+0x1633c>
   28f28:	b	28f3c <ftello64@plt+0x163b8>
   28f2c:	ldr	r1, [pc, #152]	; 28fcc <ftello64@plt+0x16448>
   28f30:	mov	r2, #1
   28f34:	mov	r0, #2
   28f38:	bl	128d8 <write@plt>
   28f3c:	mov	r2, #20
   28f40:	ldr	r1, [pc, #136]	; 28fd0 <ftello64@plt+0x1644c>
   28f44:	mov	r0, #2
   28f48:	bl	128d8 <write@plt>
   28f4c:	mov	r2, #0
   28f50:	mov	r0, r7
   28f54:	mov	r1, r2
   28f58:	bl	28d98 <ftello64@plt+0x16214>
   28f5c:	mov	r0, r7
   28f60:	add	sp, sp, #12
   28f64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28f68:	b	12368 <raise@plt>
   28f6c:	bl	2a670 <ftello64@plt+0x17aec>
   28f70:	mov	r2, #1
   28f74:	mov	fp, r0
   28f78:	add	r1, r9, r0
   28f7c:	mov	r0, #2
   28f80:	bl	128d8 <write@plt>
   28f84:	cmp	fp, #0
   28f88:	movne	r5, #1
   28f8c:	b	28f04 <ftello64@plt+0x16380>
   28f90:	bl	12368 <raise@plt>
   28f94:	b	28e34 <ftello64@plt+0x162b0>
   28f98:	mov	r0, r1
   28f9c:	str	r1, [sp, #4]
   28fa0:	bl	127dc <strlen@plt>
   28fa4:	ldr	r1, [sp, #4]
   28fa8:	mov	r2, r0
   28fac:	b	28f34 <ftello64@plt+0x163b0>
   28fb0:	andeq	pc, r3, r4, lsl #6
   28fb4:	andeq	sp, r2, r8, ror #9
   28fb8:	andeq	sp, r2, ip, ror sp
   28fbc:	andeq	lr, r3, r4, lsl fp
   28fc0:	andeq	r2, r0, r0, lsl r7
   28fc4:	andeq	sp, r2, r8, lsl #27
   28fc8:	strbtvs	r6, [r6], -r7, ror #12
   28fcc:			; <UNDEFINED> instruction: 0x0002d3b0
   28fd0:	muleq	r2, r4, sp
   28fd4:	push	{r4, lr}
   28fd8:	subs	r4, r0, #0
   28fdc:	bne	29060 <ftello64@plt+0x164dc>
   28fe0:	ldr	ip, [pc, #140]	; 29074 <ftello64@plt+0x164f0>
   28fe4:	mov	r3, r1
   28fe8:	mov	r2, #1
   28fec:	ldr	r1, [pc, #132]	; 29078 <ftello64@plt+0x164f4>
   28ff0:	mov	r0, #2
   28ff4:	str	r3, [ip, #8]
   28ff8:	bl	28d98 <ftello64@plt+0x16214>
   28ffc:	mov	r2, #1
   29000:	mov	r0, r2
   29004:	ldr	r1, [pc, #108]	; 29078 <ftello64@plt+0x164f4>
   29008:	bl	28d98 <ftello64@plt+0x16214>
   2900c:	mov	r2, #1
   29010:	ldr	r1, [pc, #96]	; 29078 <ftello64@plt+0x164f4>
   29014:	mov	r0, #15
   29018:	bl	28d98 <ftello64@plt+0x16214>
   2901c:	mov	r2, #1
   29020:	ldr	r1, [pc, #80]	; 29078 <ftello64@plt+0x164f4>
   29024:	mov	r0, #3
   29028:	bl	28d98 <ftello64@plt+0x16214>
   2902c:	mov	r2, #1
   29030:	ldr	r1, [pc, #64]	; 29078 <ftello64@plt+0x164f4>
   29034:	mov	r0, #11
   29038:	bl	28d98 <ftello64@plt+0x16214>
   2903c:	mov	r2, r4
   29040:	ldr	r1, [pc, #52]	; 2907c <ftello64@plt+0x164f8>
   29044:	mov	r0, #10
   29048:	bl	28d98 <ftello64@plt+0x16214>
   2904c:	mov	r2, r4
   29050:	mov	r1, #1
   29054:	mov	r0, #13
   29058:	pop	{r4, lr}
   2905c:	b	28d98 <ftello64@plt+0x16214>
   29060:	ldr	r3, [pc, #24]	; 29080 <ftello64@plt+0x164fc>
   29064:	mov	r2, #169	; 0xa9
   29068:	ldr	r1, [pc, #20]	; 29084 <ftello64@plt+0x16500>
   2906c:	ldr	r0, [pc, #20]	; 29088 <ftello64@plt+0x16504>
   29070:	bl	12b78 <__assert_fail@plt>
   29074:	andeq	pc, r3, r4, lsl #6
   29078:	andeq	r8, r2, r8, lsl lr
   2907c:	andeq	r8, r2, r4, lsl #27
   29080:	andeq	sp, r2, r8, ror #26
   29084:	andeq	sp, r2, ip, lsr #27
   29088:	andeq	sp, r2, r4, asr #27
   2908c:	push	{r4, r5, r6, lr}
   29090:	sub	sp, sp, #136	; 0x88
   29094:	ldr	r4, [pc, #88]	; 290f4 <ftello64@plt+0x16570>
   29098:	ldr	r5, [pc, #88]	; 290f8 <ftello64@plt+0x16574>
   2909c:	ldr	r6, [r4, #12]
   290a0:	ldr	r3, [r5]
   290a4:	cmp	r6, #0
   290a8:	str	r3, [sp, #132]	; 0x84
   290ac:	bne	290e8 <ftello64@plt+0x16564>
   290b0:	add	r0, sp, #4
   290b4:	bl	12824 <sigfillset@plt>
   290b8:	add	r1, sp, #4
   290bc:	add	r2, r4, #16
   290c0:	mov	r0, r6
   290c4:	bl	12470 <sigprocmask@plt>
   290c8:	ldr	r1, [sp, #132]	; 0x84
   290cc:	ldr	r2, [r5]
   290d0:	mov	r3, #1
   290d4:	cmp	r1, r2
   290d8:	str	r3, [r4, #12]
   290dc:	bne	290f0 <ftello64@plt+0x1656c>
   290e0:	add	sp, sp, #136	; 0x88
   290e4:	pop	{r4, r5, r6, pc}
   290e8:	ldr	r0, [pc, #12]	; 290fc <ftello64@plt+0x16578>
   290ec:	bl	20078 <ftello64@plt+0xd4f4>
   290f0:	bl	12590 <__stack_chk_fail@plt>
   290f4:	andeq	pc, r3, r4, lsl #6
   290f8:	andeq	lr, r3, r0, lsl fp
   290fc:	andeq	sp, r2, ip, asr #27
   29100:	push	{r4, lr}
   29104:	ldr	r4, [pc, #44]	; 29138 <ftello64@plt+0x165b4>
   29108:	ldr	r3, [r4, #12]
   2910c:	cmp	r3, #0
   29110:	beq	29130 <ftello64@plt+0x165ac>
   29114:	mov	r2, #0
   29118:	add	r1, r4, #16
   2911c:	mov	r0, #2
   29120:	bl	12470 <sigprocmask@plt>
   29124:	mov	r3, #0
   29128:	str	r3, [r4, #12]
   2912c:	pop	{r4, pc}
   29130:	ldr	r0, [pc, #4]	; 2913c <ftello64@plt+0x165b8>
   29134:	bl	20078 <ftello64@plt+0xd4f4>
   29138:	andeq	pc, r3, r4, lsl #6
   2913c:	andeq	sp, r2, ip, ror #27
   29140:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29144:	sub	sp, sp, #12
   29148:	ldr	r9, [pc, #228]	; 29234 <ftello64@plt+0x166b0>
   2914c:	str	r1, [sp]
   29150:	mov	r1, #64	; 0x40
   29154:	str	r2, [sp, #4]
   29158:	bl	127f4 <strchr@plt>
   2915c:	ldr	r8, [pc, #212]	; 29238 <ftello64@plt+0x166b4>
   29160:	mov	r4, r0
   29164:	cmp	r4, #0
   29168:	beq	291b0 <ftello64@plt+0x1662c>
   2916c:	add	r5, r4, #1
   29170:	mov	r0, r5
   29174:	mov	r1, #64	; 0x40
   29178:	bl	127f4 <strchr@plt>
   2917c:	ldrb	r3, [r4, #1]
   29180:	sub	r3, r3, #65	; 0x41
   29184:	cmp	r3, #25
   29188:	mov	r7, r0
   2918c:	bhi	291a4 <ftello64@plt+0x16620>
   29190:	cmp	r0, #0
   29194:	bne	291c0 <ftello64@plt+0x1663c>
   29198:	mov	r0, r7
   2919c:	add	sp, sp, #12
   291a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   291a4:	mov	r4, r7
   291a8:	cmp	r4, #0
   291ac:	bne	2916c <ftello64@plt+0x165e8>
   291b0:	mov	r7, r4
   291b4:	mov	r0, r7
   291b8:	add	sp, sp, #12
   291bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   291c0:	sub	r6, r0, r5
   291c4:	mov	fp, r9
   291c8:	mov	r0, #5
   291cc:	mov	sl, #0
   291d0:	b	291ec <ftello64@plt+0x16668>
   291d4:	add	sl, sl, #1
   291d8:	cmp	sl, #10
   291dc:	beq	291a4 <ftello64@plt+0x16620>
   291e0:	ldr	fp, [r8, sl, lsl #3]
   291e4:	mov	r0, fp
   291e8:	bl	127dc <strlen@plt>
   291ec:	cmp	r6, r0
   291f0:	bne	291d4 <ftello64@plt+0x16650>
   291f4:	mov	r0, fp
   291f8:	mov	r2, r6
   291fc:	mov	r1, r5
   29200:	bl	1253c <memcmp@plt>
   29204:	cmp	r0, #0
   29208:	bne	291d4 <ftello64@plt+0x16650>
   2920c:	ldr	r3, [sp]
   29210:	ldr	r2, [pc, #32]	; 29238 <ftello64@plt+0x166b4>
   29214:	str	r4, [r3]
   29218:	add	r3, r2, sl, lsl #3
   2921c:	ldr	r2, [sp, #4]
   29220:	str	r7, [r2]
   29224:	ldr	r7, [r3, #4]
   29228:	mov	r0, r7
   2922c:	add	sp, sp, #12
   29230:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29234:	andeq	sp, r2, r8, asr lr
   29238:	andeq	sp, r2, r8, lsl #28
   2923c:	cmp	r0, #0
   29240:	bxeq	lr
   29244:	b	29140 <ftello64@plt+0x165bc>
   29248:	push	{r4, r5, r6, r7, r8, lr}
   2924c:	sub	sp, sp, #32
   29250:	ldr	r8, [pc, #336]	; 293a8 <ftello64@plt+0x16824>
   29254:	ldr	r7, [pc, #336]	; 293ac <ftello64@plt+0x16828>
   29258:	mov	r5, r0
   2925c:	ldr	r3, [r8]
   29260:	ldr	r2, [r7]
   29264:	cmp	r3, #0
   29268:	str	r2, [sp, #28]
   2926c:	bne	29280 <ftello64@plt+0x166fc>
   29270:	b	292b4 <ftello64@plt+0x16730>
   29274:	ldr	r3, [r3]
   29278:	cmp	r3, #0
   2927c:	beq	292b4 <ftello64@plt+0x16730>
   29280:	ldr	r2, [r3, #4]
   29284:	cmp	r5, r2
   29288:	bne	29274 <ftello64@plt+0x166f0>
   2928c:	ldr	r4, [r3, #8]
   29290:	cmp	r4, #0
   29294:	beq	292bc <ftello64@plt+0x16738>
   29298:	ldr	r2, [sp, #28]
   2929c:	ldr	r3, [r7]
   292a0:	mov	r0, r4
   292a4:	cmp	r2, r3
   292a8:	bne	2938c <ftello64@plt+0x16808>
   292ac:	add	sp, sp, #32
   292b0:	pop	{r4, r5, r6, r7, r8, pc}
   292b4:	cmp	r5, #0
   292b8:	beq	29384 <ftello64@plt+0x16800>
   292bc:	add	r2, sp, #8
   292c0:	add	r1, sp, #4
   292c4:	mov	r0, r5
   292c8:	bl	29140 <ftello64@plt+0x165bc>
   292cc:	subs	r6, r0, #0
   292d0:	beq	29384 <ftello64@plt+0x16800>
   292d4:	mov	r0, r5
   292d8:	bl	127dc <strlen@plt>
   292dc:	mov	r4, r5
   292e0:	add	r1, r0, #100	; 0x64
   292e4:	add	r0, sp, #12
   292e8:	bl	2a110 <ftello64@plt+0x1758c>
   292ec:	b	29308 <ftello64@plt+0x16784>
   292f0:	add	r2, sp, #8
   292f4:	add	r1, sp, #4
   292f8:	mov	r0, r4
   292fc:	bl	29140 <ftello64@plt+0x165bc>
   29300:	subs	r6, r0, #0
   29304:	beq	29334 <ftello64@plt+0x167b0>
   29308:	ldr	r2, [sp, #4]
   2930c:	mov	r1, r4
   29310:	sub	r2, r2, r4
   29314:	add	r0, sp, #12
   29318:	bl	2a1c0 <ftello64@plt+0x1763c>
   2931c:	mov	r1, r6
   29320:	add	r0, sp, #12
   29324:	bl	2a288 <ftello64@plt+0x17704>
   29328:	ldr	r4, [sp, #8]
   2932c:	adds	r4, r4, #1
   29330:	bne	292f0 <ftello64@plt+0x1676c>
   29334:	mov	r1, r4
   29338:	add	r0, sp, #12
   2933c:	bl	2a288 <ftello64@plt+0x17704>
   29340:	mov	r2, #1
   29344:	ldr	r1, [pc, #100]	; 293b0 <ftello64@plt+0x1682c>
   29348:	add	r0, sp, #12
   2934c:	bl	2a1c0 <ftello64@plt+0x1763c>
   29350:	add	r0, sp, #12
   29354:	mov	r1, #0
   29358:	bl	2a388 <ftello64@plt+0x17804>
   2935c:	subs	r4, r0, #0
   29360:	beq	29390 <ftello64@plt+0x1680c>
   29364:	mov	r0, #12
   29368:	bl	12350 <gcry_xmalloc@plt>
   2936c:	ldr	r3, [r8]
   29370:	str	r5, [r0, #4]
   29374:	str	r4, [r0, #8]
   29378:	str	r3, [r0]
   2937c:	str	r0, [r8]
   29380:	b	29298 <ftello64@plt+0x16714>
   29384:	mov	r4, r5
   29388:	b	29298 <ftello64@plt+0x16714>
   2938c:	bl	12590 <__stack_chk_fail@plt>
   29390:	bl	12848 <__errno_location@plt>
   29394:	ldr	r0, [r0]
   29398:	bl	1271c <strerror@plt>
   2939c:	mov	r1, r0
   293a0:	ldr	r0, [pc, #12]	; 293b4 <ftello64@plt+0x16830>
   293a4:	bl	1fff4 <ftello64@plt+0xd470>
   293a8:	muleq	r3, r4, r3
   293ac:	andeq	lr, r3, r0, lsl fp
   293b0:	andeq	fp, r2, ip, ror #21
   293b4:	andeq	sp, r2, r0, ror #28
   293b8:	push	{r4, r5, r6, r7, r8, lr}
   293bc:	mov	r7, r0
   293c0:	mov	r8, r1
   293c4:	mov	r6, r2
   293c8:	bl	12848 <__errno_location@plt>
   293cc:	ldr	r3, [r0]
   293d0:	cmp	r3, #22
   293d4:	beq	29440 <ftello64@plt+0x168bc>
   293d8:	ldr	r4, [pc, #200]	; 294a8 <ftello64@plt+0x16924>
   293dc:	mov	r5, r0
   293e0:	ldr	r0, [r4, #8]
   293e4:	cmp	r0, #0
   293e8:	beq	29418 <ftello64@plt+0x16894>
   293ec:	mov	r3, #1
   293f0:	str	r3, [r4, #8]
   293f4:	cmp	r6, #0
   293f8:	popeq	{r4, r5, r6, r7, r8, pc}
   293fc:	ldr	r2, [pc, #168]	; 294ac <ftello64@plt+0x16928>
   29400:	ldr	r1, [pc, #168]	; 294b0 <ftello64@plt+0x1692c>
   29404:	mov	r3, #0
   29408:	str	r1, [r2]
   2940c:	str	r3, [r4, #12]
   29410:	str	r3, [r4, #16]
   29414:	pop	{r4, r5, r6, r7, r8, pc}
   29418:	mov	r2, #5
   2941c:	ldr	r1, [pc, #144]	; 294b4 <ftello64@plt+0x16930>
   29420:	bl	12584 <dcgettext@plt>
   29424:	mov	r7, r0
   29428:	ldr	r0, [r5]
   2942c:	bl	1271c <strerror@plt>
   29430:	mov	r1, r0
   29434:	mov	r0, r7
   29438:	bl	1ff0c <ftello64@plt+0xd388>
   2943c:	b	293ec <ftello64@plt+0x16868>
   29440:	cmp	r7, #0
   29444:	ldr	r4, [pc, #92]	; 294a8 <ftello64@plt+0x16924>
   29448:	beq	29460 <ftello64@plt+0x168dc>
   2944c:	ldr	r1, [pc, #92]	; 294b0 <ftello64@plt+0x1692c>
   29450:	mov	r0, r7
   29454:	bl	123ec <strcmp@plt>
   29458:	cmp	r0, #0
   2945c:	beq	29498 <ftello64@plt+0x16914>
   29460:	mov	r3, #1
   29464:	ldr	r0, [r4, #4]
   29468:	str	r3, [r4, #4]
   2946c:	cmp	r0, #0
   29470:	bne	293f4 <ftello64@plt+0x16870>
   29474:	mov	r2, #5
   29478:	ldr	r1, [pc, #56]	; 294b8 <ftello64@plt+0x16934>
   2947c:	bl	12584 <dcgettext@plt>
   29480:	mov	r2, r7
   29484:	mov	r1, r8
   29488:	bl	1ff0c <ftello64@plt+0xd388>
   2948c:	cmp	r6, #0
   29490:	popeq	{r4, r5, r6, r7, r8, pc}
   29494:	b	293fc <ftello64@plt+0x16878>
   29498:	mov	r3, #1
   2949c:	ldr	r0, [r4]
   294a0:	str	r3, [r4]
   294a4:	b	2946c <ftello64@plt+0x168e8>
   294a8:	muleq	r3, r8, r3
   294ac:	andeq	pc, r3, ip, lsr #2
   294b0:	andeq	fp, r2, r0, lsl #21
   294b4:	andeq	sp, r2, r4, ror #30
   294b8:	andeq	sp, r2, r8, lsr pc
   294bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   294c0:	sub	sp, sp, #76	; 0x4c
   294c4:	mov	r7, #0
   294c8:	str	r3, [sp, #36]	; 0x24
   294cc:	ldr	r3, [pc, #1932]	; 29c60 <ftello64@plt+0x170dc>
   294d0:	str	r1, [sp, #28]
   294d4:	add	r1, r0, r1
   294d8:	ldr	r3, [r3]
   294dc:	str	r0, [sp, #32]
   294e0:	str	r3, [sp, #68]	; 0x44
   294e4:	ldr	r3, [sp, #28]
   294e8:	ldr	sl, [pc, #1908]	; 29c64 <ftello64@plt+0x170e0>
   294ec:	cmp	r3, #0
   294f0:	str	r2, [sp, #24]
   294f4:	sub	fp, r1, #1
   294f8:	str	r7, [sp, #16]
   294fc:	str	r7, [sp, #20]
   29500:	beq	2960c <ftello64@plt+0x16a88>
   29504:	ldr	r3, [sp, #32]
   29508:	mov	r9, #0
   2950c:	mov	r5, r9
   29510:	mov	r8, r9
   29514:	sub	r6, r3, #1
   29518:	ldr	r4, [sp, #20]
   2951c:	b	2957c <ftello64@plt+0x169f8>
   29520:	tst	r3, #128	; 0x80
   29524:	bne	296a4 <ftello64@plt+0x16b20>
   29528:	ldr	r1, [sp, #24]
   2952c:	cmn	r1, #1
   29530:	beq	29564 <ftello64@plt+0x169e0>
   29534:	cmp	r3, #127	; 0x7f
   29538:	cmpne	r3, #31
   2953c:	bls	2973c <ftello64@plt+0x16bb8>
   29540:	cmp	r3, r1
   29544:	beq	2973c <ftello64@plt+0x16bb8>
   29548:	cmp	r1, #0
   2954c:	sub	r2, r3, #92	; 0x5c
   29550:	clz	r2, r2
   29554:	lsr	r2, r2, #5
   29558:	moveq	r2, #0
   2955c:	cmp	r2, #0
   29560:	bne	2984c <ftello64@plt+0x16cc8>
   29564:	add	r9, r9, #1
   29568:	mov	r7, #0
   2956c:	cmp	r4, #0
   29570:	strbne	r3, [r4], #1
   29574:	cmp	fp, r6
   29578:	beq	295e8 <ftello64@plt+0x16a64>
   2957c:	cmp	r7, #0
   29580:	ldrb	r3, [r6, #1]!
   29584:	beq	295a8 <ftello64@plt+0x16a24>
   29588:	add	r1, r3, #64	; 0x40
   2958c:	lsr	r2, r3, #7
   29590:	uxtb	r1, r1
   29594:	cmp	r1, #61	; 0x3d
   29598:	movls	r2, #0
   2959c:	andhi	r2, r2, #1
   295a0:	cmp	r2, #0
   295a4:	bne	29710 <ftello64@plt+0x16b8c>
   295a8:	cmp	r8, #0
   295ac:	beq	29520 <ftello64@plt+0x1699c>
   295b0:	eor	r2, r3, #128	; 0x80
   295b4:	cmp	r2, #63	; 0x3f
   295b8:	add	r2, r5, #1
   295bc:	str	r2, [sp, #12]
   295c0:	bls	29654 <ftello64@plt+0x16ad0>
   295c4:	cmp	r4, #0
   295c8:	bne	2989c <ftello64@plt+0x16d18>
   295cc:	ldr	r3, [sp, #12]
   295d0:	mov	r5, #0
   295d4:	cmp	fp, r6
   295d8:	add	r9, r9, r3, lsl #2
   295dc:	mov	r8, r5
   295e0:	mov	r7, #1
   295e4:	bne	2957c <ftello64@plt+0x169f8>
   295e8:	ldr	r3, [sp, #20]
   295ec:	cmp	r3, #0
   295f0:	bne	29620 <ftello64@plt+0x16a9c>
   295f4:	add	r0, r9, #1
   295f8:	bl	12350 <gcry_xmalloc@plt>
   295fc:	ldr	r3, [sp, #28]
   29600:	cmp	r3, #0
   29604:	str	r0, [sp, #20]
   29608:	bne	29504 <ftello64@plt+0x16980>
   2960c:	ldr	r3, [sp, #20]
   29610:	ldr	r4, [sp, #20]
   29614:	cmp	r3, #0
   29618:	ldr	r9, [sp, #28]
   2961c:	beq	295f4 <ftello64@plt+0x16a70>
   29620:	ldr	r3, [sp, #36]	; 0x24
   29624:	cmp	r3, #0
   29628:	bne	29ab8 <ftello64@plt+0x16f34>
   2962c:	ldr	r3, [sp, #36]	; 0x24
   29630:	strb	r3, [r4]
   29634:	ldr	r3, [pc, #1572]	; 29c60 <ftello64@plt+0x170dc>
   29638:	ldr	r2, [sp, #68]	; 0x44
   2963c:	ldr	r0, [sp, #20]
   29640:	ldr	r3, [r3]
   29644:	cmp	r2, r3
   29648:	bne	29c4c <ftello64@plt+0x170c8>
   2964c:	add	sp, sp, #76	; 0x4c
   29650:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29654:	add	r2, sp, #72	; 0x48
   29658:	add	r2, r2, r5
   2965c:	and	r1, r3, #63	; 0x3f
   29660:	strb	r3, [r2, #-12]
   29664:	ldr	r3, [sp, #16]
   29668:	subs	r8, r8, #1
   2966c:	orr	r3, r1, r3, lsl #6
   29670:	str	r3, [sp, #16]
   29674:	bne	29890 <ftello64@plt+0x16d0c>
   29678:	ldr	r3, [pc, #1512]	; 29c68 <ftello64@plt+0x170e4>
   2967c:	ldr	r7, [r3, #12]
   29680:	cmp	r7, #0
   29684:	beq	29914 <ftello64@plt+0x16d90>
   29688:	cmp	r4, #0
   2968c:	bne	299f4 <ftello64@plt+0x16e70>
   29690:	ldr	r3, [sp, #12]
   29694:	mov	r7, #0
   29698:	add	r9, r9, r3
   2969c:	mov	r5, r7
   296a0:	b	29574 <ftello64@plt+0x169f0>
   296a4:	and	r2, r3, #224	; 0xe0
   296a8:	cmp	r2, #192	; 0xc0
   296ac:	beq	298f8 <ftello64@plt+0x16d74>
   296b0:	and	r2, r3, #240	; 0xf0
   296b4:	cmp	r2, #224	; 0xe0
   296b8:	beq	2993c <ftello64@plt+0x16db8>
   296bc:	and	r2, r3, #248	; 0xf8
   296c0:	cmp	r2, #240	; 0xf0
   296c4:	beq	299d8 <ftello64@plt+0x16e54>
   296c8:	and	r2, r3, #252	; 0xfc
   296cc:	cmp	r2, #248	; 0xf8
   296d0:	beq	29a1c <ftello64@plt+0x16e98>
   296d4:	and	r2, r3, #254	; 0xfe
   296d8:	cmp	r2, #252	; 0xfc
   296dc:	beq	29a84 <ftello64@plt+0x16f00>
   296e0:	cmp	r4, #0
   296e4:	beq	29704 <ftello64@plt+0x16b80>
   296e8:	str	r3, [sp]
   296ec:	mov	r0, r4
   296f0:	mov	r3, sl
   296f4:	mvn	r2, #0
   296f8:	mov	r1, #1
   296fc:	bl	12860 <__sprintf_chk@plt>
   29700:	add	r4, r4, #4
   29704:	add	r9, r9, #4
   29708:	mov	r7, #1
   2970c:	b	29574 <ftello64@plt+0x169f0>
   29710:	cmp	r4, #0
   29714:	beq	29734 <ftello64@plt+0x16bb0>
   29718:	str	r3, [sp]
   2971c:	mov	r0, r4
   29720:	mov	r3, sl
   29724:	mvn	r2, #0
   29728:	mov	r1, #1
   2972c:	bl	12860 <__sprintf_chk@plt>
   29730:	add	r4, r4, #4
   29734:	add	r9, r9, #4
   29738:	b	29574 <ftello64@plt+0x169f0>
   2973c:	cmp	r4, #0
   29740:	beq	29958 <ftello64@plt+0x16dd4>
   29744:	mov	r7, r4
   29748:	mov	r2, #92	; 0x5c
   2974c:	strb	r2, [r7], #1
   29750:	cmp	r3, #13
   29754:	ldrls	pc, [pc, r3, lsl #2]
   29758:	b	29860 <ftello64@plt+0x16cdc>
   2975c:	andeq	r9, r2, ip, ror #15
   29760:	andeq	r9, r2, r0, ror #16
   29764:	andeq	r9, r2, r0, ror #16
   29768:	andeq	r9, r2, r0, ror #16
   2976c:	andeq	r9, r2, r0, ror #16
   29770:	andeq	r9, r2, r0, ror #16
   29774:	andeq	r9, r2, r0, ror #16
   29778:	andeq	r9, r2, r0, ror #16
   2977c:			; <UNDEFINED> instruction: 0x000297b4
   29780:	andeq	r9, r2, r0, ror #16
   29784:	andeq	r9, r2, ip, asr #15
   29788:	muleq	r2, r8, r7
   2978c:	andeq	r9, r2, ip, lsr #16
   29790:	andeq	r9, r2, ip, lsl #16
   29794:	mov	r7, #0
   29798:	subs	r4, r7, #0
   2979c:	add	r9, r9, #2
   297a0:	movne	r3, #118	; 0x76
   297a4:	strbne	r3, [r4], #1
   297a8:	movne	r7, #0
   297ac:	b	29574 <ftello64@plt+0x169f0>
   297b0:	mov	r7, #0
   297b4:	subs	r4, r7, #0
   297b8:	add	r9, r9, #2
   297bc:	movne	r3, #98	; 0x62
   297c0:	strbne	r3, [r4], #1
   297c4:	movne	r7, #0
   297c8:	b	29574 <ftello64@plt+0x169f0>
   297cc:	cmp	r7, #0
   297d0:	add	r9, r9, #2
   297d4:	beq	29bbc <ftello64@plt+0x17038>
   297d8:	mov	r3, #110	; 0x6e
   297dc:	strb	r3, [r4, #1]
   297e0:	mov	r7, #0
   297e4:	add	r4, r4, #2
   297e8:	b	29574 <ftello64@plt+0x169f0>
   297ec:	cmp	r7, #0
   297f0:	add	r9, r9, #2
   297f4:	beq	29bbc <ftello64@plt+0x17038>
   297f8:	mov	r3, #48	; 0x30
   297fc:	strb	r3, [r4, #1]
   29800:	mov	r7, #0
   29804:	add	r4, r4, #2
   29808:	b	29574 <ftello64@plt+0x169f0>
   2980c:	cmp	r7, #0
   29810:	add	r9, r9, #2
   29814:	beq	29bbc <ftello64@plt+0x17038>
   29818:	mov	r3, #114	; 0x72
   2981c:	strb	r3, [r4, #1]
   29820:	mov	r7, #0
   29824:	add	r4, r4, #2
   29828:	b	29574 <ftello64@plt+0x169f0>
   2982c:	cmp	r7, #0
   29830:	add	r9, r9, #2
   29834:	beq	29bbc <ftello64@plt+0x17038>
   29838:	mov	r3, #102	; 0x66
   2983c:	strb	r3, [r4, #1]
   29840:	mov	r7, #0
   29844:	add	r4, r4, #2
   29848:	b	29574 <ftello64@plt+0x169f0>
   2984c:	cmp	r4, #0
   29850:	movne	r7, r4
   29854:	movne	r3, #92	; 0x5c
   29858:	strbne	r3, [r7], #1
   2985c:	beq	29aa8 <ftello64@plt+0x16f24>
   29860:	cmp	r7, #0
   29864:	add	r9, r9, #4
   29868:	beq	29ab0 <ftello64@plt+0x16f2c>
   2986c:	str	r3, [sp]
   29870:	mov	r0, r7
   29874:	ldr	r3, [pc, #1008]	; 29c6c <ftello64@plt+0x170e8>
   29878:	mvn	r2, #0
   2987c:	mov	r1, #1
   29880:	add	r4, r7, #3
   29884:	bl	12860 <__sprintf_chk@plt>
   29888:	mov	r7, #0
   2988c:	b	29574 <ftello64@plt+0x169f0>
   29890:	ldr	r5, [sp, #12]
   29894:	mov	r7, #0
   29898:	b	29574 <ftello64@plt+0x169f0>
   2989c:	cmp	r5, #0
   298a0:	beq	29aa0 <ftello64@plt+0x16f1c>
   298a4:	add	r5, r4, r5, lsl #2
   298a8:	add	r7, sp, #60	; 0x3c
   298ac:	ldrb	r1, [r7], #1
   298b0:	mov	r0, r4
   298b4:	mov	r3, sl
   298b8:	str	r1, [sp]
   298bc:	mvn	r2, #0
   298c0:	mov	r1, #1
   298c4:	add	r4, r4, #4
   298c8:	bl	12860 <__sprintf_chk@plt>
   298cc:	cmp	r5, r4
   298d0:	bne	298ac <ftello64@plt+0x16d28>
   298d4:	ldrb	r3, [r6]
   298d8:	str	r3, [sp]
   298dc:	mvn	r2, #0
   298e0:	mov	r3, sl
   298e4:	mov	r1, #1
   298e8:	mov	r0, r5
   298ec:	bl	12860 <__sprintf_chk@plt>
   298f0:	add	r4, r5, #4
   298f4:	b	295cc <ftello64@plt+0x16a48>
   298f8:	mov	r5, #1
   298fc:	strb	r3, [sp, #60]	; 0x3c
   29900:	and	r3, r3, #31
   29904:	mov	r7, r8
   29908:	str	r3, [sp, #16]
   2990c:	mov	r8, r5
   29910:	b	29574 <ftello64@plt+0x169f0>
   29914:	ldr	r3, [sp, #36]	; 0x24
   29918:	cmp	r3, #0
   2991c:	beq	299a8 <ftello64@plt+0x16e24>
   29920:	cmp	r4, #0
   29924:	bne	29a5c <ftello64@plt+0x16ed8>
   29928:	ldr	r3, [sp, #12]
   2992c:	mov	r5, #0
   29930:	add	r9, r9, r3
   29934:	mov	r8, r5
   29938:	b	29574 <ftello64@plt+0x169f0>
   2993c:	strb	r3, [sp, #60]	; 0x3c
   29940:	and	r3, r3, #15
   29944:	mov	r7, r8
   29948:	str	r3, [sp, #16]
   2994c:	mov	r5, #1
   29950:	mov	r8, #2
   29954:	b	29574 <ftello64@plt+0x169f0>
   29958:	cmp	r3, #13
   2995c:	ldrls	pc, [pc, r3, lsl #2]
   29960:	b	29aa8 <ftello64@plt+0x16f24>
   29964:	muleq	r2, ip, r9
   29968:	andeq	r9, r2, r8, lsr #21
   2996c:	andeq	r9, r2, r8, lsr #21
   29970:	andeq	r9, r2, r8, lsr #21
   29974:	andeq	r9, r2, r8, lsr #21
   29978:	andeq	r9, r2, r8, lsr #21
   2997c:	andeq	r9, r2, r8, lsr #21
   29980:	andeq	r9, r2, r8, lsr #21
   29984:			; <UNDEFINED> instruction: 0x000297b0
   29988:	andeq	r9, r2, r8, lsr #21
   2998c:	muleq	r2, ip, r9
   29990:	muleq	r2, r4, r7
   29994:	muleq	r2, ip, r9
   29998:	muleq	r2, ip, r9
   2999c:	add	r9, r9, #2
   299a0:	mov	r7, #0
   299a4:	b	29574 <ftello64@plt+0x169f0>
   299a8:	ldr	r2, [sp, #16]
   299ac:	sub	r3, r2, #128	; 0x80
   299b0:	cmp	r3, #127	; 0x7f
   299b4:	bhi	29a38 <ftello64@plt+0x16eb4>
   299b8:	cmp	r4, #0
   299bc:	ldr	r5, [sp, #12]
   299c0:	add	r9, r9, #1
   299c4:	beq	29bb0 <ftello64@plt+0x1702c>
   299c8:	ldr	r8, [sp, #36]	; 0x24
   299cc:	strb	r2, [r4], #1
   299d0:	mov	r7, r8
   299d4:	b	29574 <ftello64@plt+0x169f0>
   299d8:	strb	r3, [sp, #60]	; 0x3c
   299dc:	and	r3, r3, #7
   299e0:	mov	r7, r8
   299e4:	str	r3, [sp, #16]
   299e8:	mov	r5, #1
   299ec:	mov	r8, #3
   299f0:	b	29574 <ftello64@plt+0x169f0>
   299f4:	add	r5, r4, r5
   299f8:	add	r2, sp, #60	; 0x3c
   299fc:	sub	r3, r4, #1
   29a00:	ldrb	r1, [r2], #1
   29a04:	strb	r1, [r3, #1]!
   29a08:	cmp	r3, r5
   29a0c:	bne	29a00 <ftello64@plt+0x16e7c>
   29a10:	ldr	r3, [sp, #12]
   29a14:	add	r4, r4, r3
   29a18:	b	29690 <ftello64@plt+0x16b0c>
   29a1c:	strb	r3, [sp, #60]	; 0x3c
   29a20:	and	r3, r3, #3
   29a24:	mov	r7, r8
   29a28:	str	r3, [sp, #16]
   29a2c:	mov	r5, #1
   29a30:	mov	r8, #4
   29a34:	b	29574 <ftello64@plt+0x169f0>
   29a38:	ldr	r3, [sp, #12]
   29a3c:	cmp	r4, #0
   29a40:	lsl	r8, r3, #2
   29a44:	bne	29b7c <ftello64@plt+0x16ff8>
   29a48:	mov	r7, #0
   29a4c:	add	r9, r9, r8
   29a50:	mov	r5, r7
   29a54:	mov	r8, r7
   29a58:	b	29574 <ftello64@plt+0x169f0>
   29a5c:	add	r5, r4, r5
   29a60:	add	r2, sp, #60	; 0x3c
   29a64:	sub	r3, r4, #1
   29a68:	ldrb	r1, [r2], #1
   29a6c:	strb	r1, [r3, #1]!
   29a70:	cmp	r5, r3
   29a74:	bne	29a68 <ftello64@plt+0x16ee4>
   29a78:	ldr	r3, [sp, #12]
   29a7c:	add	r4, r4, r3
   29a80:	b	29928 <ftello64@plt+0x16da4>
   29a84:	strb	r3, [sp, #60]	; 0x3c
   29a88:	and	r3, r3, #1
   29a8c:	mov	r7, r8
   29a90:	str	r3, [sp, #16]
   29a94:	mov	r5, #1
   29a98:	mov	r8, #5
   29a9c:	b	29574 <ftello64@plt+0x169f0>
   29aa0:	mov	r5, r4
   29aa4:	b	298d8 <ftello64@plt+0x16d54>
   29aa8:	mov	r7, #0
   29aac:	add	r9, r9, #4
   29ab0:	mov	r4, r7
   29ab4:	b	29574 <ftello64@plt+0x169f0>
   29ab8:	ldr	r7, [pc, #432]	; 29c70 <ftello64@plt+0x170ec>
   29abc:	mov	r6, #0
   29ac0:	strb	r6, [r4]
   29ac4:	ldr	r0, [r7]
   29ac8:	ldr	r1, [pc, #420]	; 29c74 <ftello64@plt+0x170f0>
   29acc:	bl	12704 <iconv_open@plt>
   29ad0:	cmn	r0, #1
   29ad4:	mov	r5, r0
   29ad8:	beq	29c14 <ftello64@plt+0x17090>
   29adc:	ldr	r3, [sp, #20]
   29ae0:	sub	r4, r4, r3
   29ae4:	add	r0, r4, #1
   29ae8:	tst	r0, #-268435456	; 0xf0000000
   29aec:	lsl	r0, r0, #4
   29af0:	str	r4, [sp, #52]	; 0x34
   29af4:	str	r0, [sp, #56]	; 0x38
   29af8:	str	r3, [sp, #44]	; 0x2c
   29afc:	bne	29c50 <ftello64@plt+0x170cc>
   29b00:	bl	12350 <gcry_xmalloc@plt>
   29b04:	add	r3, sp, #56	; 0x38
   29b08:	str	r3, [sp]
   29b0c:	add	r2, sp, #52	; 0x34
   29b10:	add	r3, sp, #48	; 0x30
   29b14:	add	r1, sp, #44	; 0x2c
   29b18:	mov	r4, r0
   29b1c:	mov	r0, r5
   29b20:	str	r4, [sp, #48]	; 0x30
   29b24:	bl	123d4 <iconv@plt>
   29b28:	cmn	r0, #1
   29b2c:	bne	29bc4 <ftello64@plt+0x17040>
   29b30:	ldr	r6, [pc, #304]	; 29c68 <ftello64@plt+0x170e4>
   29b34:	ldr	r0, [r6, #20]
   29b38:	cmp	r0, #0
   29b3c:	beq	29bdc <ftello64@plt+0x17058>
   29b40:	mov	r3, #1
   29b44:	ldr	r0, [sp, #20]
   29b48:	str	r3, [r6, #20]
   29b4c:	bl	12530 <gcry_free@plt>
   29b50:	mov	r0, r4
   29b54:	bl	12530 <gcry_free@plt>
   29b58:	ldr	r2, [sp, #24]
   29b5c:	ldr	r1, [sp, #28]
   29b60:	ldr	r0, [sp, #32]
   29b64:	mov	r3, #0
   29b68:	bl	294bc <ftello64@plt+0x16938>
   29b6c:	str	r0, [sp, #20]
   29b70:	mov	r0, r5
   29b74:	bl	123c8 <iconv_close@plt>
   29b78:	b	29634 <ftello64@plt+0x16ab0>
   29b7c:	add	r7, r4, r8
   29b80:	add	r5, sp, #60	; 0x3c
   29b84:	ldrb	r1, [r5], #1
   29b88:	mov	r0, r4
   29b8c:	mov	r3, sl
   29b90:	str	r1, [sp]
   29b94:	mvn	r2, #0
   29b98:	mov	r1, #1
   29b9c:	add	r4, r4, #4
   29ba0:	bl	12860 <__sprintf_chk@plt>
   29ba4:	cmp	r4, r7
   29ba8:	bne	29b84 <ftello64@plt+0x17000>
   29bac:	b	29a48 <ftello64@plt+0x16ec4>
   29bb0:	mov	r7, r4
   29bb4:	mov	r8, r4
   29bb8:	b	29574 <ftello64@plt+0x169f0>
   29bbc:	mov	r4, r7
   29bc0:	b	29574 <ftello64@plt+0x169f0>
   29bc4:	ldr	r3, [sp, #48]	; 0x30
   29bc8:	ldr	r0, [sp, #20]
   29bcc:	str	r4, [sp, #20]
   29bd0:	strb	r6, [r3]
   29bd4:	bl	12530 <gcry_free@plt>
   29bd8:	b	29b70 <ftello64@plt+0x16fec>
   29bdc:	mov	r2, #5
   29be0:	ldr	r1, [pc, #144]	; 29c78 <ftello64@plt+0x170f4>
   29be4:	bl	12584 <dcgettext@plt>
   29be8:	mov	r8, r0
   29bec:	bl	12848 <__errno_location@plt>
   29bf0:	ldr	r7, [r7]
   29bf4:	ldr	r0, [r0]
   29bf8:	bl	1271c <strerror@plt>
   29bfc:	mov	r2, r7
   29c00:	ldr	r1, [pc, #108]	; 29c74 <ftello64@plt+0x170f0>
   29c04:	mov	r3, r0
   29c08:	mov	r0, r8
   29c0c:	bl	1ff0c <ftello64@plt+0xd388>
   29c10:	b	29b40 <ftello64@plt+0x16fbc>
   29c14:	mov	r2, #1
   29c18:	ldr	r1, [pc, #84]	; 29c74 <ftello64@plt+0x170f0>
   29c1c:	ldr	r0, [r7]
   29c20:	bl	293b8 <ftello64@plt+0x16834>
   29c24:	ldr	r0, [sp, #20]
   29c28:	bl	12530 <gcry_free@plt>
   29c2c:	ldr	r3, [pc, #52]	; 29c68 <ftello64@plt+0x170e4>
   29c30:	ldr	r2, [sp, #24]
   29c34:	ldr	r1, [sp, #28]
   29c38:	ldr	r0, [sp, #32]
   29c3c:	ldr	r3, [r3, #16]
   29c40:	bl	294bc <ftello64@plt+0x16938>
   29c44:	str	r0, [sp, #20]
   29c48:	b	29634 <ftello64@plt+0x16ab0>
   29c4c:	bl	12590 <__stack_chk_fail@plt>
   29c50:	ldr	r2, [pc, #36]	; 29c7c <ftello64@plt+0x170f8>
   29c54:	ldr	r1, [pc, #36]	; 29c80 <ftello64@plt+0x170fc>
   29c58:	ldr	r0, [pc, #36]	; 29c84 <ftello64@plt+0x17100>
   29c5c:	bl	202d0 <ftello64@plt+0xd74c>
   29c60:	andeq	lr, r3, r0, lsl fp
   29c64:	andeq	sp, r2, ip, ror pc
   29c68:	muleq	r3, r8, r3
   29c6c:	andeq	fp, r2, r8, lsr #4
   29c70:	andeq	pc, r3, ip, lsr #2
   29c74:	andeq	fp, r2, r0, lsl #21
   29c78:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   29c7c:	andeq	sp, r2, r4, lsr #30
   29c80:	andeq	r0, r0, r3, lsl #5
   29c84:	andeq	sp, r2, r4, lsl #31
   29c88:	push	{r4, r5, r6, lr}
   29c8c:	subs	r5, r0, #0
   29c90:	beq	29d94 <ftello64@plt+0x17210>
   29c94:	mov	r0, r5
   29c98:	bl	127dc <strlen@plt>
   29c9c:	cmp	r0, #3
   29ca0:	bhi	29cd4 <ftello64@plt+0x17150>
   29ca4:	ldrb	r3, [r5]
   29ca8:	mov	r4, r5
   29cac:	cmp	r3, #0
   29cb0:	bne	29d0c <ftello64@plt+0x17188>
   29cb4:	ldr	r3, [pc, #392]	; 29e44 <ftello64@plt+0x172c0>
   29cb8:	ldr	r2, [pc, #392]	; 29e48 <ftello64@plt+0x172c4>
   29cbc:	ldr	r1, [pc, #392]	; 29e4c <ftello64@plt+0x172c8>
   29cc0:	mov	r0, #0
   29cc4:	str	r1, [r2]
   29cc8:	str	r0, [r3, #12]
   29ccc:	str	r0, [r3, #16]
   29cd0:	pop	{r4, r5, r6, pc}
   29cd4:	mov	r2, #3
   29cd8:	ldr	r1, [pc, #368]	; 29e50 <ftello64@plt+0x172cc>
   29cdc:	mov	r0, r5
   29ce0:	bl	1bfd8 <ftello64@plt+0x9454>
   29ce4:	cmp	r0, #0
   29ce8:	bne	29ca4 <ftello64@plt+0x17120>
   29cec:	ldrb	r3, [r5, #3]
   29cf0:	cmp	r3, #95	; 0x5f
   29cf4:	cmpne	r3, #45	; 0x2d
   29cf8:	addne	r4, r5, #3
   29cfc:	ldrbeq	r3, [r5, #4]
   29d00:	addeq	r4, r5, #4
   29d04:	cmp	r3, #0
   29d08:	beq	29cb4 <ftello64@plt+0x17130>
   29d0c:	ldr	r1, [pc, #320]	; 29e54 <ftello64@plt+0x172d0>
   29d10:	mov	r0, r4
   29d14:	bl	1be98 <ftello64@plt+0x9314>
   29d18:	cmp	r0, #0
   29d1c:	beq	29cb4 <ftello64@plt+0x17130>
   29d20:	ldr	r1, [pc, #304]	; 29e58 <ftello64@plt+0x172d4>
   29d24:	mov	r0, r4
   29d28:	bl	1be98 <ftello64@plt+0x9314>
   29d2c:	cmp	r0, #0
   29d30:	beq	29cb4 <ftello64@plt+0x17130>
   29d34:	ldr	r1, [pc, #288]	; 29e5c <ftello64@plt+0x172d8>
   29d38:	mov	r0, r4
   29d3c:	bl	1be98 <ftello64@plt+0x9314>
   29d40:	cmp	r0, #0
   29d44:	beq	29cb4 <ftello64@plt+0x17130>
   29d48:	ldr	r1, [pc, #272]	; 29e60 <ftello64@plt+0x172dc>
   29d4c:	mov	r0, r4
   29d50:	bl	1be98 <ftello64@plt+0x9314>
   29d54:	cmp	r0, #0
   29d58:	beq	29cb4 <ftello64@plt+0x17130>
   29d5c:	ldr	r1, [pc, #256]	; 29e64 <ftello64@plt+0x172e0>
   29d60:	mov	r0, r4
   29d64:	bl	1be98 <ftello64@plt+0x9314>
   29d68:	ldr	r6, [pc, #248]	; 29e68 <ftello64@plt+0x172e4>
   29d6c:	cmp	r0, #0
   29d70:	bne	29da4 <ftello64@plt+0x17220>
   29d74:	ldr	r3, [pc, #200]	; 29e44 <ftello64@plt+0x172c0>
   29d78:	ldr	r1, [pc, #200]	; 29e48 <ftello64@plt+0x172c4>
   29d7c:	mov	r2, #1
   29d80:	mov	r0, #0
   29d84:	str	r6, [r1]
   29d88:	str	r2, [r3, #12]
   29d8c:	str	r0, [r3, #16]
   29d90:	pop	{r4, r5, r6, pc}
   29d94:	mov	r0, #14
   29d98:	bl	129bc <nl_langinfo@plt>
   29d9c:	mov	r5, r0
   29da0:	b	29c94 <ftello64@plt+0x17110>
   29da4:	mov	r0, r4
   29da8:	mov	r1, r6
   29dac:	bl	1be98 <ftello64@plt+0x9314>
   29db0:	cmp	r0, #0
   29db4:	beq	29d74 <ftello64@plt+0x171f0>
   29db8:	mov	r1, r6
   29dbc:	mov	r0, r5
   29dc0:	bl	12704 <iconv_open@plt>
   29dc4:	cmn	r0, #1
   29dc8:	mov	r4, r0
   29dcc:	beq	29e14 <ftello64@plt+0x17290>
   29dd0:	bl	123c8 <iconv_close@plt>
   29dd4:	mov	r1, r5
   29dd8:	mov	r0, r6
   29ddc:	bl	12704 <iconv_open@plt>
   29de0:	cmn	r0, #1
   29de4:	mov	r4, r0
   29de8:	beq	29e2c <ftello64@plt+0x172a8>
   29dec:	bl	123c8 <iconv_close@plt>
   29df0:	ldr	r3, [pc, #76]	; 29e44 <ftello64@plt+0x172c0>
   29df4:	ldr	ip, [pc, #76]	; 29e48 <ftello64@plt+0x172c4>
   29df8:	mov	r2, #0
   29dfc:	mov	r1, #1
   29e00:	mov	r0, r2
   29e04:	str	r5, [ip]
   29e08:	str	r1, [r3, #16]
   29e0c:	str	r2, [r3, #12]
   29e10:	pop	{r4, r5, r6, pc}
   29e14:	mov	r0, r5
   29e18:	mov	r1, r6
   29e1c:	mov	r2, #0
   29e20:	bl	293b8 <ftello64@plt+0x16834>
   29e24:	mov	r0, r4
   29e28:	pop	{r4, r5, r6, pc}
   29e2c:	mov	r0, r6
   29e30:	mov	r1, r5
   29e34:	mov	r2, #0
   29e38:	bl	293b8 <ftello64@plt+0x16834>
   29e3c:	mov	r0, r4
   29e40:	pop	{r4, r5, r6, pc}
   29e44:	muleq	r3, r8, r3
   29e48:	andeq	pc, r3, ip, lsr #2
   29e4c:	andeq	sp, r2, ip, asr #31
   29e50:	andeq	sp, r2, r8, asr #31
   29e54:	ldrdeq	sp, [r2], -r0
   29e58:	ldrdeq	sp, [r2], -r8
   29e5c:	ldrdeq	sp, [r2], -ip
   29e60:	andeq	sp, r2, r4, ror #31
   29e64:	strdeq	sp, [r2], -r4
   29e68:	andeq	fp, r2, r0, lsl #21
   29e6c:	ldr	r3, [pc, #4]	; 29e78 <ftello64@plt+0x172f4>
   29e70:	ldr	r0, [r3]
   29e74:	bx	lr
   29e78:	andeq	pc, r3, ip, lsr #2
   29e7c:	ldr	r3, [pc, #4]	; 29e88 <ftello64@plt+0x17304>
   29e80:	ldr	r0, [r3, #12]
   29e84:	bx	lr
   29e88:	muleq	r3, r8, r3
   29e8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   29e90:	sub	sp, sp, #32
   29e94:	ldr	r8, [pc, #520]	; 2a0a4 <ftello64@plt+0x17520>
   29e98:	ldr	r5, [pc, #520]	; 2a0a8 <ftello64@plt+0x17524>
   29e9c:	ldr	r7, [r8, #12]
   29ea0:	ldr	r3, [r5]
   29ea4:	cmp	r7, #0
   29ea8:	str	r3, [sp, #28]
   29eac:	bne	2a010 <ftello64@plt+0x1748c>
   29eb0:	mov	r4, r0
   29eb4:	ldr	r0, [r8, #16]
   29eb8:	cmp	r0, #0
   29ebc:	bne	29f64 <ftello64@plt+0x173e0>
   29ec0:	ldrb	r3, [r4]
   29ec4:	cmp	r3, #0
   29ec8:	beq	2a098 <ftello64@plt+0x17514>
   29ecc:	mov	r2, r4
   29ed0:	tst	r3, #128	; 0x80
   29ed4:	ldrb	r3, [r2, #1]!
   29ed8:	addeq	r0, r0, #1
   29edc:	addne	r0, r0, #2
   29ee0:	cmp	r3, #0
   29ee4:	bne	29ed0 <ftello64@plt+0x1734c>
   29ee8:	add	r0, r0, #1
   29eec:	bl	12350 <gcry_xmalloc@plt>
   29ef0:	ldrb	r3, [r4]
   29ef4:	cmp	r3, #0
   29ef8:	mov	r6, r0
   29efc:	mov	r2, r0
   29f00:	beq	29f40 <ftello64@plt+0x173bc>
   29f04:	mvn	lr, #63	; 0x3f
   29f08:	mvn	ip, #127	; 0x7f
   29f0c:	sxtb	r1, r3
   29f10:	cmp	r1, #0
   29f14:	movlt	r0, r2
   29f18:	orrlt	r3, lr, r3, lsr #6
   29f1c:	strblt	r3, [r0], #2
   29f20:	strbge	r3, [r2], #1
   29f24:	ldrb	r3, [r4, #1]!
   29f28:	andlt	r1, r1, #63	; 0x3f
   29f2c:	orrlt	r1, ip, r1
   29f30:	strblt	r1, [r2, #1]
   29f34:	movlt	r2, r0
   29f38:	cmp	r3, #0
   29f3c:	bne	29f0c <ftello64@plt+0x17388>
   29f40:	mov	r3, #0
   29f44:	strb	r3, [r2]
   29f48:	ldr	r2, [sp, #28]
   29f4c:	ldr	r3, [r5]
   29f50:	mov	r0, r6
   29f54:	cmp	r2, r3
   29f58:	bne	2a0a0 <ftello64@plt+0x1751c>
   29f5c:	add	sp, sp, #32
   29f60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29f64:	ldr	sl, [pc, #320]	; 2a0ac <ftello64@plt+0x17528>
   29f68:	ldr	r0, [pc, #320]	; 2a0b0 <ftello64@plt+0x1752c>
   29f6c:	ldr	r1, [sl]
   29f70:	bl	12704 <iconv_open@plt>
   29f74:	cmn	r0, #1
   29f78:	mov	r9, r0
   29f7c:	beq	2a078 <ftello64@plt+0x174f4>
   29f80:	ldrb	r3, [r4]
   29f84:	cmp	r3, #0
   29f88:	moveq	r7, r3
   29f8c:	moveq	r0, #1
   29f90:	beq	29fb4 <ftello64@plt+0x17430>
   29f94:	mov	r2, r4
   29f98:	tst	r3, #128	; 0x80
   29f9c:	ldrb	r3, [r2, #1]!
   29fa0:	addeq	r7, r7, #1
   29fa4:	addne	r7, r7, #6
   29fa8:	cmp	r3, #0
   29fac:	bne	29f98 <ftello64@plt+0x17414>
   29fb0:	add	r0, r7, #1
   29fb4:	bl	12350 <gcry_xmalloc@plt>
   29fb8:	str	r4, [sp, #12]
   29fbc:	mov	r6, r0
   29fc0:	mov	r0, r4
   29fc4:	bl	127dc <strlen@plt>
   29fc8:	add	r3, sp, #24
   29fcc:	str	r3, [sp]
   29fd0:	add	r2, sp, #20
   29fd4:	add	r3, sp, #16
   29fd8:	add	r1, sp, #12
   29fdc:	str	r6, [sp, #16]
   29fe0:	str	r7, [sp, #24]
   29fe4:	str	r0, [sp, #20]
   29fe8:	mov	r0, r9
   29fec:	bl	123d4 <iconv@plt>
   29ff0:	cmn	r0, #1
   29ff4:	beq	2a01c <ftello64@plt+0x17498>
   29ff8:	ldr	r3, [sp, #16]
   29ffc:	mov	r2, #0
   2a000:	strb	r2, [r3]
   2a004:	mov	r0, r9
   2a008:	bl	123c8 <iconv_close@plt>
   2a00c:	b	29f48 <ftello64@plt+0x173c4>
   2a010:	bl	12908 <gcry_xstrdup@plt>
   2a014:	mov	r6, r0
   2a018:	b	29f48 <ftello64@plt+0x173c4>
   2a01c:	ldr	r0, [r8, #24]
   2a020:	cmp	r0, #0
   2a024:	beq	2a040 <ftello64@plt+0x174bc>
   2a028:	mov	r3, #1
   2a02c:	mov	r1, r4
   2a030:	mov	r0, r6
   2a034:	str	r3, [r8, #24]
   2a038:	bl	12674 <strcpy@plt>
   2a03c:	b	2a004 <ftello64@plt+0x17480>
   2a040:	mov	r2, #5
   2a044:	ldr	r1, [pc, #104]	; 2a0b4 <ftello64@plt+0x17530>
   2a048:	bl	12584 <dcgettext@plt>
   2a04c:	mov	r7, r0
   2a050:	bl	12848 <__errno_location@plt>
   2a054:	ldr	sl, [sl]
   2a058:	ldr	r0, [r0]
   2a05c:	bl	1271c <strerror@plt>
   2a060:	mov	r1, sl
   2a064:	ldr	r2, [pc, #68]	; 2a0b0 <ftello64@plt+0x1752c>
   2a068:	mov	r3, r0
   2a06c:	mov	r0, r7
   2a070:	bl	1ff0c <ftello64@plt+0xd388>
   2a074:	b	2a028 <ftello64@plt+0x174a4>
   2a078:	ldr	r1, [sl]
   2a07c:	mov	r2, #1
   2a080:	ldr	r0, [pc, #40]	; 2a0b0 <ftello64@plt+0x1752c>
   2a084:	bl	293b8 <ftello64@plt+0x16834>
   2a088:	mov	r0, r4
   2a08c:	bl	29e8c <ftello64@plt+0x17308>
   2a090:	mov	r6, r0
   2a094:	b	29f48 <ftello64@plt+0x173c4>
   2a098:	mov	r0, #1
   2a09c:	b	29eec <ftello64@plt+0x17368>
   2a0a0:	bl	12590 <__stack_chk_fail@plt>
   2a0a4:	muleq	r3, r8, r3
   2a0a8:	andeq	lr, r3, r0, lsl fp
   2a0ac:	andeq	pc, r3, ip, lsr #2
   2a0b0:	andeq	fp, r2, r0, lsl #21
   2a0b4:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2a0b8:	ldr	r3, [pc, #4]	; 2a0c4 <ftello64@plt+0x17540>
   2a0bc:	ldr	r3, [r3, #16]
   2a0c0:	b	294bc <ftello64@plt+0x16938>
   2a0c4:	muleq	r3, r8, r3
   2a0c8:	b	12704 <iconv_open@plt>
   2a0cc:	b	123d4 <iconv@plt>
   2a0d0:	b	123c8 <iconv_close@plt>
   2a0d4:	push	{r4, lr}
   2a0d8:	mov	r4, r0
   2a0dc:	ldr	r0, [r0, #8]
   2a0e0:	cmp	r0, #0
   2a0e4:	beq	2a100 <ftello64@plt+0x1757c>
   2a0e8:	ldr	r1, [r4]
   2a0ec:	bl	211b8 <ftello64@plt+0xe634>
   2a0f0:	ldr	r0, [r4, #8]
   2a0f4:	bl	12530 <gcry_free@plt>
   2a0f8:	mov	r3, #0
   2a0fc:	str	r3, [r4, #8]
   2a100:	ldr	r0, [r4, #12]
   2a104:	bl	129d4 <gpg_err_set_errno@plt>
   2a108:	mov	r0, #0
   2a10c:	pop	{r4, pc}
   2a110:	push	{r4, lr}
   2a114:	mov	r4, r0
   2a118:	mov	r3, #0
   2a11c:	str	r1, [r0, #4]
   2a120:	mov	r0, r1
   2a124:	str	r3, [r4]
   2a128:	str	r3, [r4, #12]
   2a12c:	bl	1238c <gcry_malloc@plt>
   2a130:	cmp	r0, #0
   2a134:	str	r0, [r4, #8]
   2a138:	popne	{r4, pc}
   2a13c:	bl	12848 <__errno_location@plt>
   2a140:	ldr	r3, [r0]
   2a144:	str	r3, [r4, #12]
   2a148:	pop	{r4, pc}
   2a14c:	push	{r4, lr}
   2a150:	mov	r4, r0
   2a154:	mov	r3, #0
   2a158:	str	r1, [r0, #4]
   2a15c:	mov	r0, r1
   2a160:	str	r3, [r4]
   2a164:	str	r3, [r4, #12]
   2a168:	bl	126d4 <gcry_malloc_secure@plt>
   2a16c:	cmp	r0, #0
   2a170:	str	r0, [r4, #8]
   2a174:	popne	{r4, pc}
   2a178:	bl	12848 <__errno_location@plt>
   2a17c:	ldr	r3, [r0]
   2a180:	str	r3, [r4, #12]
   2a184:	pop	{r4, pc}
   2a188:	ldr	r3, [r0, #12]
   2a18c:	cmp	r3, #0
   2a190:	bxne	lr
   2a194:	ldr	r2, [r0]
   2a198:	cmp	r2, r1
   2a19c:	bhi	2a1a8 <ftello64@plt+0x17624>
   2a1a0:	str	r3, [r0]
   2a1a4:	bx	lr
   2a1a8:	ldr	r3, [r0, #8]
   2a1ac:	sub	r2, r2, r1
   2a1b0:	str	r2, [r0]
   2a1b4:	add	r1, r3, r1
   2a1b8:	mov	r0, r3
   2a1bc:	b	1247c <memmove@plt>
   2a1c0:	ldr	ip, [r0, #12]
   2a1c4:	clz	r3, r2
   2a1c8:	cmp	ip, #0
   2a1cc:	lsr	r3, r3, #5
   2a1d0:	movne	r3, #1
   2a1d4:	cmp	r3, #0
   2a1d8:	bxne	lr
   2a1dc:	ldr	r3, [r0]
   2a1e0:	push	{r4, r5, r6, lr}
   2a1e4:	mov	r6, r1
   2a1e8:	ldr	r1, [r0, #4]
   2a1ec:	mov	r5, r2
   2a1f0:	add	r2, r3, r2
   2a1f4:	cmp	r2, r1
   2a1f8:	mov	r4, r0
   2a1fc:	ldr	r0, [r0, #8]
   2a200:	bcc	2a224 <ftello64@plt+0x176a0>
   2a204:	add	r3, r5, #1024	; 0x400
   2a208:	add	r1, r3, r1
   2a20c:	str	r1, [r4, #4]
   2a210:	bl	1292c <gcry_realloc@plt>
   2a214:	cmp	r0, #0
   2a218:	beq	2a244 <ftello64@plt+0x176c0>
   2a21c:	ldr	r3, [r4]
   2a220:	str	r0, [r4, #8]
   2a224:	mov	r2, r5
   2a228:	mov	r1, r6
   2a22c:	add	r0, r0, r3
   2a230:	bl	124e8 <memcpy@plt>
   2a234:	ldr	r2, [r4]
   2a238:	add	r5, r2, r5
   2a23c:	str	r5, [r4]
   2a240:	pop	{r4, r5, r6, pc}
   2a244:	bl	12848 <__errno_location@plt>
   2a248:	ldr	r1, [r4]
   2a24c:	ldr	r3, [r0]
   2a250:	ldr	r0, [r4, #8]
   2a254:	cmp	r3, #0
   2a258:	moveq	r3, #12
   2a25c:	str	r3, [r4, #12]
   2a260:	pop	{r4, r5, r6, lr}
   2a264:	b	211b8 <ftello64@plt+0xe634>
   2a268:	cmp	r1, #0
   2a26c:	beq	2a280 <ftello64@plt+0x176fc>
   2a270:	push	{r4, lr}
   2a274:	bl	2a1c0 <ftello64@plt+0x1763c>
   2a278:	mov	r0, #0
   2a27c:	pop	{r4, pc}
   2a280:	mov	r0, #0
   2a284:	bx	lr
   2a288:	push	{r4, r5, r6, lr}
   2a28c:	mov	r5, r0
   2a290:	mov	r0, r1
   2a294:	mov	r4, r1
   2a298:	bl	127dc <strlen@plt>
   2a29c:	mov	r1, r4
   2a2a0:	mov	r2, r0
   2a2a4:	mov	r0, r5
   2a2a8:	pop	{r4, r5, r6, lr}
   2a2ac:	b	2a1c0 <ftello64@plt+0x1763c>
   2a2b0:	push	{r1, r2, r3}
   2a2b4:	push	{r4, r5, r6, lr}
   2a2b8:	mov	r5, r0
   2a2bc:	ldr	r4, [pc, #136]	; 2a34c <ftello64@plt+0x177c8>
   2a2c0:	sub	sp, sp, #20
   2a2c4:	add	r3, sp, #40	; 0x28
   2a2c8:	ldr	r0, [r4]
   2a2cc:	mov	r2, r3
   2a2d0:	str	r0, [sp, #12]
   2a2d4:	ldr	r1, [sp, #36]	; 0x24
   2a2d8:	add	r0, sp, #8
   2a2dc:	str	r3, [sp, #4]
   2a2e0:	bl	128a8 <gpgrt_vasprintf@plt>
   2a2e4:	cmp	r0, #0
   2a2e8:	blt	2a330 <ftello64@plt+0x177ac>
   2a2ec:	ldr	r6, [sp, #8]
   2a2f0:	mov	r0, r6
   2a2f4:	bl	127dc <strlen@plt>
   2a2f8:	mov	r1, r6
   2a2fc:	mov	r2, r0
   2a300:	mov	r0, r5
   2a304:	bl	2a1c0 <ftello64@plt+0x1763c>
   2a308:	ldr	r0, [sp, #8]
   2a30c:	bl	12530 <gcry_free@plt>
   2a310:	ldr	r2, [sp, #12]
   2a314:	ldr	r3, [r4]
   2a318:	cmp	r2, r3
   2a31c:	bne	2a348 <ftello64@plt+0x177c4>
   2a320:	add	sp, sp, #20
   2a324:	pop	{r4, r5, r6, lr}
   2a328:	add	sp, sp, #12
   2a32c:	bx	lr
   2a330:	bl	12848 <__errno_location@plt>
   2a334:	ldr	r3, [r0]
   2a338:	cmp	r3, #0
   2a33c:	moveq	r3, #12
   2a340:	str	r3, [r5, #12]
   2a344:	b	2a310 <ftello64@plt+0x1778c>
   2a348:	bl	12590 <__stack_chk_fail@plt>
   2a34c:	andeq	lr, r3, r0, lsl fp
   2a350:	ldr	r2, [r0, #12]
   2a354:	mov	r3, r0
   2a358:	cmp	r2, #0
   2a35c:	bne	2a384 <ftello64@plt+0x17800>
   2a360:	cmp	r1, #0
   2a364:	ldr	r0, [r0, #8]
   2a368:	ldrne	r2, [r3]
   2a36c:	strne	r2, [r1]
   2a370:	mov	r1, #0
   2a374:	mov	r2, #12
   2a378:	str	r1, [r3, #8]
   2a37c:	str	r2, [r3, #12]
   2a380:	bx	lr
   2a384:	b	2a0d4 <ftello64@plt+0x17550>
   2a388:	push	{r4, r5, r6, lr}
   2a38c:	sub	sp, sp, #8
   2a390:	ldr	r6, [pc, #148]	; 2a42c <ftello64@plt+0x178a8>
   2a394:	subs	r5, r1, #0
   2a398:	ldr	r3, [r6]
   2a39c:	str	r3, [sp, #4]
   2a3a0:	beq	2a40c <ftello64@plt+0x17888>
   2a3a4:	ldr	r3, [r0, #12]
   2a3a8:	cmp	r3, #0
   2a3ac:	bne	2a41c <ftello64@plt+0x17898>
   2a3b0:	ldr	r1, [r0]
   2a3b4:	mov	r2, #12
   2a3b8:	ldr	r4, [r0, #8]
   2a3bc:	str	r1, [r5]
   2a3c0:	str	r3, [r0, #8]
   2a3c4:	str	r2, [r0, #12]
   2a3c8:	cmp	r4, #0
   2a3cc:	beq	2a3dc <ftello64@plt+0x17858>
   2a3d0:	ldr	r1, [r5]
   2a3d4:	cmp	r1, #0
   2a3d8:	bne	2a3f8 <ftello64@plt+0x17874>
   2a3dc:	ldr	r2, [sp, #4]
   2a3e0:	ldr	r3, [r6]
   2a3e4:	mov	r0, r4
   2a3e8:	cmp	r2, r3
   2a3ec:	bne	2a428 <ftello64@plt+0x178a4>
   2a3f0:	add	sp, sp, #8
   2a3f4:	pop	{r4, r5, r6, pc}
   2a3f8:	mov	r0, r4
   2a3fc:	bl	1292c <gcry_realloc@plt>
   2a400:	cmp	r0, #0
   2a404:	movne	r4, r0
   2a408:	b	2a3dc <ftello64@plt+0x17858>
   2a40c:	ldr	r3, [r0, #12]
   2a410:	mov	r5, sp
   2a414:	cmp	r3, #0
   2a418:	beq	2a3b0 <ftello64@plt+0x1782c>
   2a41c:	bl	2a0d4 <ftello64@plt+0x17550>
   2a420:	mov	r4, r0
   2a424:	b	2a3c8 <ftello64@plt+0x17844>
   2a428:	bl	12590 <__stack_chk_fail@plt>
   2a42c:	andeq	lr, r3, r0, lsl fp
   2a430:	mov	r3, r0
   2a434:	ldr	r0, [r0, #12]
   2a438:	cmp	r0, #0
   2a43c:	bne	2a454 <ftello64@plt+0x178d0>
   2a440:	cmp	r1, #0
   2a444:	ldr	r0, [r3, #8]
   2a448:	ldrne	r3, [r3]
   2a44c:	strne	r3, [r1]
   2a450:	bx	lr
   2a454:	push	{r4, lr}
   2a458:	bl	129d4 <gpg_err_set_errno@plt>
   2a45c:	mov	r0, #0
   2a460:	pop	{r4, pc}
   2a464:	subs	r2, r1, #1
   2a468:	bxeq	lr
   2a46c:	bcc	2a644 <ftello64@plt+0x17ac0>
   2a470:	cmp	r0, r1
   2a474:	bls	2a628 <ftello64@plt+0x17aa4>
   2a478:	tst	r1, r2
   2a47c:	beq	2a634 <ftello64@plt+0x17ab0>
   2a480:	clz	r3, r0
   2a484:	clz	r2, r1
   2a488:	sub	r3, r2, r3
   2a48c:	rsbs	r3, r3, #31
   2a490:	addne	r3, r3, r3, lsl #1
   2a494:	mov	r2, #0
   2a498:	addne	pc, pc, r3, lsl #2
   2a49c:	nop			; (mov r0, r0)
   2a4a0:	cmp	r0, r1, lsl #31
   2a4a4:	adc	r2, r2, r2
   2a4a8:	subcs	r0, r0, r1, lsl #31
   2a4ac:	cmp	r0, r1, lsl #30
   2a4b0:	adc	r2, r2, r2
   2a4b4:	subcs	r0, r0, r1, lsl #30
   2a4b8:	cmp	r0, r1, lsl #29
   2a4bc:	adc	r2, r2, r2
   2a4c0:	subcs	r0, r0, r1, lsl #29
   2a4c4:	cmp	r0, r1, lsl #28
   2a4c8:	adc	r2, r2, r2
   2a4cc:	subcs	r0, r0, r1, lsl #28
   2a4d0:	cmp	r0, r1, lsl #27
   2a4d4:	adc	r2, r2, r2
   2a4d8:	subcs	r0, r0, r1, lsl #27
   2a4dc:	cmp	r0, r1, lsl #26
   2a4e0:	adc	r2, r2, r2
   2a4e4:	subcs	r0, r0, r1, lsl #26
   2a4e8:	cmp	r0, r1, lsl #25
   2a4ec:	adc	r2, r2, r2
   2a4f0:	subcs	r0, r0, r1, lsl #25
   2a4f4:	cmp	r0, r1, lsl #24
   2a4f8:	adc	r2, r2, r2
   2a4fc:	subcs	r0, r0, r1, lsl #24
   2a500:	cmp	r0, r1, lsl #23
   2a504:	adc	r2, r2, r2
   2a508:	subcs	r0, r0, r1, lsl #23
   2a50c:	cmp	r0, r1, lsl #22
   2a510:	adc	r2, r2, r2
   2a514:	subcs	r0, r0, r1, lsl #22
   2a518:	cmp	r0, r1, lsl #21
   2a51c:	adc	r2, r2, r2
   2a520:	subcs	r0, r0, r1, lsl #21
   2a524:	cmp	r0, r1, lsl #20
   2a528:	adc	r2, r2, r2
   2a52c:	subcs	r0, r0, r1, lsl #20
   2a530:	cmp	r0, r1, lsl #19
   2a534:	adc	r2, r2, r2
   2a538:	subcs	r0, r0, r1, lsl #19
   2a53c:	cmp	r0, r1, lsl #18
   2a540:	adc	r2, r2, r2
   2a544:	subcs	r0, r0, r1, lsl #18
   2a548:	cmp	r0, r1, lsl #17
   2a54c:	adc	r2, r2, r2
   2a550:	subcs	r0, r0, r1, lsl #17
   2a554:	cmp	r0, r1, lsl #16
   2a558:	adc	r2, r2, r2
   2a55c:	subcs	r0, r0, r1, lsl #16
   2a560:	cmp	r0, r1, lsl #15
   2a564:	adc	r2, r2, r2
   2a568:	subcs	r0, r0, r1, lsl #15
   2a56c:	cmp	r0, r1, lsl #14
   2a570:	adc	r2, r2, r2
   2a574:	subcs	r0, r0, r1, lsl #14
   2a578:	cmp	r0, r1, lsl #13
   2a57c:	adc	r2, r2, r2
   2a580:	subcs	r0, r0, r1, lsl #13
   2a584:	cmp	r0, r1, lsl #12
   2a588:	adc	r2, r2, r2
   2a58c:	subcs	r0, r0, r1, lsl #12
   2a590:	cmp	r0, r1, lsl #11
   2a594:	adc	r2, r2, r2
   2a598:	subcs	r0, r0, r1, lsl #11
   2a59c:	cmp	r0, r1, lsl #10
   2a5a0:	adc	r2, r2, r2
   2a5a4:	subcs	r0, r0, r1, lsl #10
   2a5a8:	cmp	r0, r1, lsl #9
   2a5ac:	adc	r2, r2, r2
   2a5b0:	subcs	r0, r0, r1, lsl #9
   2a5b4:	cmp	r0, r1, lsl #8
   2a5b8:	adc	r2, r2, r2
   2a5bc:	subcs	r0, r0, r1, lsl #8
   2a5c0:	cmp	r0, r1, lsl #7
   2a5c4:	adc	r2, r2, r2
   2a5c8:	subcs	r0, r0, r1, lsl #7
   2a5cc:	cmp	r0, r1, lsl #6
   2a5d0:	adc	r2, r2, r2
   2a5d4:	subcs	r0, r0, r1, lsl #6
   2a5d8:	cmp	r0, r1, lsl #5
   2a5dc:	adc	r2, r2, r2
   2a5e0:	subcs	r0, r0, r1, lsl #5
   2a5e4:	cmp	r0, r1, lsl #4
   2a5e8:	adc	r2, r2, r2
   2a5ec:	subcs	r0, r0, r1, lsl #4
   2a5f0:	cmp	r0, r1, lsl #3
   2a5f4:	adc	r2, r2, r2
   2a5f8:	subcs	r0, r0, r1, lsl #3
   2a5fc:	cmp	r0, r1, lsl #2
   2a600:	adc	r2, r2, r2
   2a604:	subcs	r0, r0, r1, lsl #2
   2a608:	cmp	r0, r1, lsl #1
   2a60c:	adc	r2, r2, r2
   2a610:	subcs	r0, r0, r1, lsl #1
   2a614:	cmp	r0, r1
   2a618:	adc	r2, r2, r2
   2a61c:	subcs	r0, r0, r1
   2a620:	mov	r0, r2
   2a624:	bx	lr
   2a628:	moveq	r0, #1
   2a62c:	movne	r0, #0
   2a630:	bx	lr
   2a634:	clz	r2, r1
   2a638:	rsb	r2, r2, #31
   2a63c:	lsr	r0, r0, r2
   2a640:	bx	lr
   2a644:	cmp	r0, #0
   2a648:	mvnne	r0, #0
   2a64c:	b	2a9c0 <ftello64@plt+0x17e3c>
   2a650:	cmp	r1, #0
   2a654:	beq	2a644 <ftello64@plt+0x17ac0>
   2a658:	push	{r0, r1, lr}
   2a65c:	bl	2a464 <ftello64@plt+0x178e0>
   2a660:	pop	{r1, r2, lr}
   2a664:	mul	r3, r2, r0
   2a668:	sub	r1, r1, r3
   2a66c:	bx	lr
   2a670:	cmp	r1, #0
   2a674:	beq	2a880 <ftello64@plt+0x17cfc>
   2a678:	eor	ip, r0, r1
   2a67c:	rsbmi	r1, r1, #0
   2a680:	subs	r2, r1, #1
   2a684:	beq	2a84c <ftello64@plt+0x17cc8>
   2a688:	movs	r3, r0
   2a68c:	rsbmi	r3, r0, #0
   2a690:	cmp	r3, r1
   2a694:	bls	2a858 <ftello64@plt+0x17cd4>
   2a698:	tst	r1, r2
   2a69c:	beq	2a868 <ftello64@plt+0x17ce4>
   2a6a0:	clz	r2, r3
   2a6a4:	clz	r0, r1
   2a6a8:	sub	r2, r0, r2
   2a6ac:	rsbs	r2, r2, #31
   2a6b0:	addne	r2, r2, r2, lsl #1
   2a6b4:	mov	r0, #0
   2a6b8:	addne	pc, pc, r2, lsl #2
   2a6bc:	nop			; (mov r0, r0)
   2a6c0:	cmp	r3, r1, lsl #31
   2a6c4:	adc	r0, r0, r0
   2a6c8:	subcs	r3, r3, r1, lsl #31
   2a6cc:	cmp	r3, r1, lsl #30
   2a6d0:	adc	r0, r0, r0
   2a6d4:	subcs	r3, r3, r1, lsl #30
   2a6d8:	cmp	r3, r1, lsl #29
   2a6dc:	adc	r0, r0, r0
   2a6e0:	subcs	r3, r3, r1, lsl #29
   2a6e4:	cmp	r3, r1, lsl #28
   2a6e8:	adc	r0, r0, r0
   2a6ec:	subcs	r3, r3, r1, lsl #28
   2a6f0:	cmp	r3, r1, lsl #27
   2a6f4:	adc	r0, r0, r0
   2a6f8:	subcs	r3, r3, r1, lsl #27
   2a6fc:	cmp	r3, r1, lsl #26
   2a700:	adc	r0, r0, r0
   2a704:	subcs	r3, r3, r1, lsl #26
   2a708:	cmp	r3, r1, lsl #25
   2a70c:	adc	r0, r0, r0
   2a710:	subcs	r3, r3, r1, lsl #25
   2a714:	cmp	r3, r1, lsl #24
   2a718:	adc	r0, r0, r0
   2a71c:	subcs	r3, r3, r1, lsl #24
   2a720:	cmp	r3, r1, lsl #23
   2a724:	adc	r0, r0, r0
   2a728:	subcs	r3, r3, r1, lsl #23
   2a72c:	cmp	r3, r1, lsl #22
   2a730:	adc	r0, r0, r0
   2a734:	subcs	r3, r3, r1, lsl #22
   2a738:	cmp	r3, r1, lsl #21
   2a73c:	adc	r0, r0, r0
   2a740:	subcs	r3, r3, r1, lsl #21
   2a744:	cmp	r3, r1, lsl #20
   2a748:	adc	r0, r0, r0
   2a74c:	subcs	r3, r3, r1, lsl #20
   2a750:	cmp	r3, r1, lsl #19
   2a754:	adc	r0, r0, r0
   2a758:	subcs	r3, r3, r1, lsl #19
   2a75c:	cmp	r3, r1, lsl #18
   2a760:	adc	r0, r0, r0
   2a764:	subcs	r3, r3, r1, lsl #18
   2a768:	cmp	r3, r1, lsl #17
   2a76c:	adc	r0, r0, r0
   2a770:	subcs	r3, r3, r1, lsl #17
   2a774:	cmp	r3, r1, lsl #16
   2a778:	adc	r0, r0, r0
   2a77c:	subcs	r3, r3, r1, lsl #16
   2a780:	cmp	r3, r1, lsl #15
   2a784:	adc	r0, r0, r0
   2a788:	subcs	r3, r3, r1, lsl #15
   2a78c:	cmp	r3, r1, lsl #14
   2a790:	adc	r0, r0, r0
   2a794:	subcs	r3, r3, r1, lsl #14
   2a798:	cmp	r3, r1, lsl #13
   2a79c:	adc	r0, r0, r0
   2a7a0:	subcs	r3, r3, r1, lsl #13
   2a7a4:	cmp	r3, r1, lsl #12
   2a7a8:	adc	r0, r0, r0
   2a7ac:	subcs	r3, r3, r1, lsl #12
   2a7b0:	cmp	r3, r1, lsl #11
   2a7b4:	adc	r0, r0, r0
   2a7b8:	subcs	r3, r3, r1, lsl #11
   2a7bc:	cmp	r3, r1, lsl #10
   2a7c0:	adc	r0, r0, r0
   2a7c4:	subcs	r3, r3, r1, lsl #10
   2a7c8:	cmp	r3, r1, lsl #9
   2a7cc:	adc	r0, r0, r0
   2a7d0:	subcs	r3, r3, r1, lsl #9
   2a7d4:	cmp	r3, r1, lsl #8
   2a7d8:	adc	r0, r0, r0
   2a7dc:	subcs	r3, r3, r1, lsl #8
   2a7e0:	cmp	r3, r1, lsl #7
   2a7e4:	adc	r0, r0, r0
   2a7e8:	subcs	r3, r3, r1, lsl #7
   2a7ec:	cmp	r3, r1, lsl #6
   2a7f0:	adc	r0, r0, r0
   2a7f4:	subcs	r3, r3, r1, lsl #6
   2a7f8:	cmp	r3, r1, lsl #5
   2a7fc:	adc	r0, r0, r0
   2a800:	subcs	r3, r3, r1, lsl #5
   2a804:	cmp	r3, r1, lsl #4
   2a808:	adc	r0, r0, r0
   2a80c:	subcs	r3, r3, r1, lsl #4
   2a810:	cmp	r3, r1, lsl #3
   2a814:	adc	r0, r0, r0
   2a818:	subcs	r3, r3, r1, lsl #3
   2a81c:	cmp	r3, r1, lsl #2
   2a820:	adc	r0, r0, r0
   2a824:	subcs	r3, r3, r1, lsl #2
   2a828:	cmp	r3, r1, lsl #1
   2a82c:	adc	r0, r0, r0
   2a830:	subcs	r3, r3, r1, lsl #1
   2a834:	cmp	r3, r1
   2a838:	adc	r0, r0, r0
   2a83c:	subcs	r3, r3, r1
   2a840:	cmp	ip, #0
   2a844:	rsbmi	r0, r0, #0
   2a848:	bx	lr
   2a84c:	teq	ip, r0
   2a850:	rsbmi	r0, r0, #0
   2a854:	bx	lr
   2a858:	movcc	r0, #0
   2a85c:	asreq	r0, ip, #31
   2a860:	orreq	r0, r0, #1
   2a864:	bx	lr
   2a868:	clz	r2, r1
   2a86c:	rsb	r2, r2, #31
   2a870:	cmp	ip, #0
   2a874:	lsr	r0, r3, r2
   2a878:	rsbmi	r0, r0, #0
   2a87c:	bx	lr
   2a880:	cmp	r0, #0
   2a884:	mvngt	r0, #-2147483648	; 0x80000000
   2a888:	movlt	r0, #-2147483648	; 0x80000000
   2a88c:	b	2a9c0 <ftello64@plt+0x17e3c>
   2a890:	cmp	r1, #0
   2a894:	beq	2a880 <ftello64@plt+0x17cfc>
   2a898:	push	{r0, r1, lr}
   2a89c:	bl	2a678 <ftello64@plt+0x17af4>
   2a8a0:	pop	{r1, r2, lr}
   2a8a4:	mul	r3, r2, r0
   2a8a8:	sub	r1, r1, r3
   2a8ac:	bx	lr
   2a8b0:	cmp	r3, #0
   2a8b4:	cmpeq	r2, #0
   2a8b8:	bne	2a8dc <ftello64@plt+0x17d58>
   2a8bc:	cmp	r1, #0
   2a8c0:	movlt	r1, #-2147483648	; 0x80000000
   2a8c4:	movlt	r0, #0
   2a8c8:	blt	2a8d8 <ftello64@plt+0x17d54>
   2a8cc:	cmpeq	r0, #0
   2a8d0:	mvnne	r1, #-2147483648	; 0x80000000
   2a8d4:	mvnne	r0, #0
   2a8d8:	b	2a9c0 <ftello64@plt+0x17e3c>
   2a8dc:	sub	sp, sp, #8
   2a8e0:	push	{sp, lr}
   2a8e4:	cmp	r1, #0
   2a8e8:	blt	2a908 <ftello64@plt+0x17d84>
   2a8ec:	cmp	r3, #0
   2a8f0:	blt	2a93c <ftello64@plt+0x17db8>
   2a8f4:	bl	2a9d0 <ftello64@plt+0x17e4c>
   2a8f8:	ldr	lr, [sp, #4]
   2a8fc:	add	sp, sp, #8
   2a900:	pop	{r2, r3}
   2a904:	bx	lr
   2a908:	rsbs	r0, r0, #0
   2a90c:	sbc	r1, r1, r1, lsl #1
   2a910:	cmp	r3, #0
   2a914:	blt	2a960 <ftello64@plt+0x17ddc>
   2a918:	bl	2a9d0 <ftello64@plt+0x17e4c>
   2a91c:	ldr	lr, [sp, #4]
   2a920:	add	sp, sp, #8
   2a924:	pop	{r2, r3}
   2a928:	rsbs	r0, r0, #0
   2a92c:	sbc	r1, r1, r1, lsl #1
   2a930:	rsbs	r2, r2, #0
   2a934:	sbc	r3, r3, r3, lsl #1
   2a938:	bx	lr
   2a93c:	rsbs	r2, r2, #0
   2a940:	sbc	r3, r3, r3, lsl #1
   2a944:	bl	2a9d0 <ftello64@plt+0x17e4c>
   2a948:	ldr	lr, [sp, #4]
   2a94c:	add	sp, sp, #8
   2a950:	pop	{r2, r3}
   2a954:	rsbs	r0, r0, #0
   2a958:	sbc	r1, r1, r1, lsl #1
   2a95c:	bx	lr
   2a960:	rsbs	r2, r2, #0
   2a964:	sbc	r3, r3, r3, lsl #1
   2a968:	bl	2a9d0 <ftello64@plt+0x17e4c>
   2a96c:	ldr	lr, [sp, #4]
   2a970:	add	sp, sp, #8
   2a974:	pop	{r2, r3}
   2a978:	rsbs	r2, r2, #0
   2a97c:	sbc	r3, r3, r3, lsl #1
   2a980:	bx	lr
   2a984:	cmp	r3, #0
   2a988:	cmpeq	r2, #0
   2a98c:	bne	2a9a4 <ftello64@plt+0x17e20>
   2a990:	cmp	r1, #0
   2a994:	cmpeq	r0, #0
   2a998:	mvnne	r1, #0
   2a99c:	mvnne	r0, #0
   2a9a0:	b	2a9c0 <ftello64@plt+0x17e3c>
   2a9a4:	sub	sp, sp, #8
   2a9a8:	push	{sp, lr}
   2a9ac:	bl	2a9d0 <ftello64@plt+0x17e4c>
   2a9b0:	ldr	lr, [sp, #4]
   2a9b4:	add	sp, sp, #8
   2a9b8:	pop	{r2, r3}
   2a9bc:	bx	lr
   2a9c0:	push	{r1, lr}
   2a9c4:	mov	r0, #8
   2a9c8:	bl	12368 <raise@plt>
   2a9cc:	pop	{r1, pc}
   2a9d0:	cmp	r1, r3
   2a9d4:	cmpeq	r0, r2
   2a9d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a9dc:	mov	r4, r0
   2a9e0:	movcc	r0, #0
   2a9e4:	mov	r5, r1
   2a9e8:	ldr	lr, [sp, #36]	; 0x24
   2a9ec:	movcc	r1, r0
   2a9f0:	bcc	2aaec <ftello64@plt+0x17f68>
   2a9f4:	cmp	r3, #0
   2a9f8:	clzeq	ip, r2
   2a9fc:	clzne	ip, r3
   2aa00:	addeq	ip, ip, #32
   2aa04:	cmp	r5, #0
   2aa08:	clzeq	r1, r4
   2aa0c:	addeq	r1, r1, #32
   2aa10:	clzne	r1, r5
   2aa14:	sub	ip, ip, r1
   2aa18:	sub	sl, ip, #32
   2aa1c:	lsl	r9, r3, ip
   2aa20:	rsb	fp, ip, #32
   2aa24:	orr	r9, r9, r2, lsl sl
   2aa28:	orr	r9, r9, r2, lsr fp
   2aa2c:	lsl	r8, r2, ip
   2aa30:	cmp	r5, r9
   2aa34:	cmpeq	r4, r8
   2aa38:	movcc	r0, #0
   2aa3c:	movcc	r1, r0
   2aa40:	bcc	2aa5c <ftello64@plt+0x17ed8>
   2aa44:	mov	r0, #1
   2aa48:	subs	r4, r4, r8
   2aa4c:	lsl	r1, r0, sl
   2aa50:	orr	r1, r1, r0, lsr fp
   2aa54:	lsl	r0, r0, ip
   2aa58:	sbc	r5, r5, r9
   2aa5c:	cmp	ip, #0
   2aa60:	beq	2aaec <ftello64@plt+0x17f68>
   2aa64:	lsr	r6, r8, #1
   2aa68:	orr	r6, r6, r9, lsl #31
   2aa6c:	lsr	r7, r9, #1
   2aa70:	mov	r2, ip
   2aa74:	b	2aa98 <ftello64@plt+0x17f14>
   2aa78:	subs	r3, r4, r6
   2aa7c:	sbc	r8, r5, r7
   2aa80:	adds	r3, r3, r3
   2aa84:	adc	r8, r8, r8
   2aa88:	adds	r4, r3, #1
   2aa8c:	adc	r5, r8, #0
   2aa90:	subs	r2, r2, #1
   2aa94:	beq	2aab4 <ftello64@plt+0x17f30>
   2aa98:	cmp	r5, r7
   2aa9c:	cmpeq	r4, r6
   2aaa0:	bcs	2aa78 <ftello64@plt+0x17ef4>
   2aaa4:	adds	r4, r4, r4
   2aaa8:	adc	r5, r5, r5
   2aaac:	subs	r2, r2, #1
   2aab0:	bne	2aa98 <ftello64@plt+0x17f14>
   2aab4:	lsr	r3, r4, ip
   2aab8:	orr	r3, r3, r5, lsl fp
   2aabc:	lsr	r2, r5, ip
   2aac0:	orr	r3, r3, r5, lsr sl
   2aac4:	adds	r0, r0, r4
   2aac8:	mov	r4, r3
   2aacc:	lsl	r3, r2, ip
   2aad0:	orr	r3, r3, r4, lsl sl
   2aad4:	lsl	ip, r4, ip
   2aad8:	orr	r3, r3, r4, lsr fp
   2aadc:	adc	r1, r1, r5
   2aae0:	subs	r0, r0, ip
   2aae4:	mov	r5, r2
   2aae8:	sbc	r1, r1, r3
   2aaec:	cmp	lr, #0
   2aaf0:	strdne	r4, [lr]
   2aaf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aaf8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2aafc:	mov	r7, r0
   2ab00:	ldr	r6, [pc, #72]	; 2ab50 <ftello64@plt+0x17fcc>
   2ab04:	ldr	r5, [pc, #72]	; 2ab54 <ftello64@plt+0x17fd0>
   2ab08:	add	r6, pc, r6
   2ab0c:	add	r5, pc, r5
   2ab10:	sub	r6, r6, r5
   2ab14:	mov	r8, r1
   2ab18:	mov	r9, r2
   2ab1c:	bl	12330 <gcry_xmalloc@plt-0x20>
   2ab20:	asrs	r6, r6, #2
   2ab24:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ab28:	mov	r4, #0
   2ab2c:	add	r4, r4, #1
   2ab30:	ldr	r3, [r5], #4
   2ab34:	mov	r2, r9
   2ab38:	mov	r1, r8
   2ab3c:	mov	r0, r7
   2ab40:	blx	r3
   2ab44:	cmp	r6, r4
   2ab48:	bne	2ab2c <ftello64@plt+0x17fa8>
   2ab4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ab50:	strdeq	r3, [r1], -ip
   2ab54:	strdeq	r3, [r1], -r4
   2ab58:	bx	lr
   2ab5c:	ldr	r3, [pc, #12]	; 2ab70 <ftello64@plt+0x17fec>
   2ab60:	mov	r1, #0
   2ab64:	add	r3, pc, r3
   2ab68:	ldr	r2, [r3]
   2ab6c:	b	1286c <__cxa_atexit@plt>
   2ab70:	muleq	r1, r8, r4

Disassembly of section .fini:

0002ab74 <.fini>:
   2ab74:	push	{r3, lr}
   2ab78:	pop	{r3, pc}
