// Seed: 3651646127
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = (1);
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire  id_2;
  uwire id_4 = -1;
  id_5(
      .id_0(-1),
      .id_1(1'b0),
      .id_2('b0),
      .id_3(id_4),
      .id_4(1),
      .id_5(id_4),
      .id_6(id_3),
      .id_7(1),
      .id_8(1),
      .id_9(id_1),
      .id_10(id_3),
      .id_11(-1),
      .id_12(id_4 / -1),
      .id_13(-1'b0),
      .id_14(1),
      .id_15(-1)
  );
  assign id_1 = -1'h0;
  wire id_6;
  logic [7:0] id_7, id_8, id_9, id_10, id_11;
  assign id_7 = id_9;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_1,
      id_6
  );
  assign modCall_1.id_3 = 0;
  wire id_12, id_13;
  wire id_14;
  assign id_10[-1] = id_12;
  integer id_15;
  wire id_16;
endmodule
