module top_module (
    input clk,
    input reset,
    output [3:0] q);
    always @(posedge clk) begin
        if (reset ==1) begin
        q= 4'b0001;
        end
        else begin 
        q= q+1;
            if (q > 4'b1010) begin
            q= 4'b0001;
            end 
        end
    end
endmodule
