INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 2/BCD_AdderUnit/BCD_AdderUnit.srcs/sources_1/new/bcd_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 2/BCD_AdderUnit/BCD_AdderUnit.srcs/sources_1/new/tb_bcdadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bcdadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 2/BCD_AdderUnit/BCD_AdderUnit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
