
---------- Begin Simulation Statistics ----------
final_tick                                10354420000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    373                       # Simulator instruction rate (inst/s)
host_mem_usage                                7939860                       # Number of bytes of host memory used
host_op_rate                                      382                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18855.54                       # Real time elapsed on the host
host_tick_rate                                 241141                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7026543                       # Number of instructions simulated
sim_ops                                       7206167                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004547                       # Number of seconds simulated
sim_ticks                                  4546840000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.668001                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   23295                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                32964                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                411                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2489                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             29099                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3718                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4246                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              528                       # Number of indirect misses.
system.cpu.branchPred.lookups                   55715                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9474                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          811                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      296201                       # Number of instructions committed
system.cpu.committedOps                        327433                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.617797                       # CPI: cycles per instruction
system.cpu.discardedOps                          7212                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             176548                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74809                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            33043                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          666541                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.276411                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      393                       # number of quiesce instructions executed
system.cpu.numCycles                          1071595                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       393                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  197105     60.20%     60.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                    904      0.28%     60.47% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::MemRead                  78796     24.06%     84.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 50628     15.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   327433                       # Class of committed instruction
system.cpu.quiesceCycles                      6203349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          405054                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           993                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              173449                       # Transaction distribution
system.membus.trans_dist::ReadResp             173910                       # Transaction distribution
system.membus.trans_dist::WriteReq              85496                       # Transaction distribution
system.membus.trans_dist::WriteResp             85496                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          231                       # Transaction distribution
system.membus.trans_dist::CleanEvict              144                       # Transaction distribution
system.membus.trans_dist::ReadExReq               149                       # Transaction distribution
system.membus.trans_dist::ReadExResp              149                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            164                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           297                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       509952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       509952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 519485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8646                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        55118                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16384078                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            259685                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007075                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  259672     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              259685                       # Request fanout histogram
system.membus.reqLayer6.occupancy           656053500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8002750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              324765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1544000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6912160                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1049595785                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy             820750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       349295                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       349295                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1026270                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5478                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8646                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16327110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1775906750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             39.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          1118241                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          691                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.17                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1434232123                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    840815000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         18.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       173056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       173056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       509952                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       509952                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       309529                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       309529    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       309529                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    708417375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    947200000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21495808                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11075584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20512768                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4227072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       346112                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2705408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3574554636                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1153082141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4727636776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2075547853                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2435886022                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4511433875                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5650102489                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3588968163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9239070651                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10496                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10496                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          164                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          181                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2308416                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       239287                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2547703                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2308416                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2308416                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2308416                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       239287                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2547703                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11075584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          27456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11103040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5257664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       173056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              173485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          231                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82151                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2435886022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6038479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2441924501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3251489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1153082141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1156333630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3251489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3588968163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6038479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3598258131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    254727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000260797000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           81                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           81                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              310778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87728                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      173485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82151                       # Number of write requests accepted
system.mem_ctrls.readBursts                    173485                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82151                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    253                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5139                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5580174610                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  866160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10127514610                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32212.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58462.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       122                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   161579                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76474                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                173485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82151                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  153050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    244                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.927426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.283711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.638787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          333      1.92%      1.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          482      2.78%      4.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          247      1.42%      6.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          250      1.44%      7.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          335      1.93%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          247      1.42%     10.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          273      1.57%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          273      1.57%     14.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14894     85.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17334                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           81                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2138.950617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1224.146314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             8      9.88%      9.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      9.88%     19.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           49     60.49%     80.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      9.88%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      1.23%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      8.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            81                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           81                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1014.283951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    976.733296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    112.128412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      1.23%      1.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      6.17%      7.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           75     92.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            81                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11086848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5258048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11103040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5257664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2438.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1156.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2441.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1156.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4546942500                       # Total gap between requests
system.mem_ctrls.avgGap                      17786.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11059648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        27200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2432381170.219317436218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5982176.632562395185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3547078.850366408471                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1152871004.917701005936                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       173056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          231                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10110693020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16821590                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4816988250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  82404026500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58424.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39211.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20852762.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1005908.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         8554015.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5969829.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           315065700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       114177690.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43518692.700000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     83861689.987500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     27381984.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       598529603.437501                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        131.636390                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1399046710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    246120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2901763290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 786                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9865770.674300                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2267761.572616                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          393    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5681625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11973375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6477172125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3877247875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       107231                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           107231                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       107231                       # number of overall hits
system.cpu.icache.overall_hits::total          107231                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          164                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            164                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          164                       # number of overall misses
system.cpu.icache.overall_misses::total           164                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7118125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7118125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7118125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7118125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       107395                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       107395                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       107395                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       107395                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001527                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001527                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001527                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001527                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43403.201220                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43403.201220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43403.201220                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43403.201220                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          164                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          164                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          164                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          164                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6859625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6859625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6859625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6859625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001527                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001527                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001527                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001527                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41826.981707                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41826.981707                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41826.981707                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41826.981707                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       107231                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          107231                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          164                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           164                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7118125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7118125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       107395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       107395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001527                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001527                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43403.201220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43403.201220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          164                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          164                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6859625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6859625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001527                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001527                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41826.981707                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41826.981707                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           292.218124                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               98865                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                24                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4119.375000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   292.218124                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.570739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.570739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            214954                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           214954                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       125350                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           125350                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       125350                       # number of overall hits
system.cpu.dcache.overall_hits::total          125350                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          583                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            583                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          583                       # number of overall misses
system.cpu.dcache.overall_misses::total           583                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41791750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41791750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41791750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41791750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       125933                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       125933                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       125933                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       125933                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004629                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004629                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004629                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004629                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71683.962264                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71683.962264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71683.962264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71683.962264                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          231                       # number of writebacks
system.cpu.dcache.writebacks::total               231                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3969                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3969                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31536125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31536125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31536125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31536125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8546875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8546875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003542                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003542                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003542                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003542                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70708.800448                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70708.800448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70708.800448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70708.800448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2153.407659                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2153.407659                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    351                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        78767                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           78767                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21537500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21537500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72516.835017                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72516.835017                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          393                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          393                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21095250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21095250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8546875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8546875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71027.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71027.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21747.773537                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21747.773537                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20254250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20254250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70819.055944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70819.055944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3576                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3576                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10440875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10440875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70072.986577                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70072.986577                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           382.699483                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6808                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               351                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.396011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   382.699483                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.747460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.747460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            504178                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           504178                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10354420000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10354893750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    373                       # Simulator instruction rate (inst/s)
host_mem_usage                                7939860                       # Number of bytes of host memory used
host_op_rate                                      382                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18855.73                       # Real time elapsed on the host
host_tick_rate                                 241164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7026741                       # Number of instructions simulated
sim_ops                                       7206411                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004547                       # Number of seconds simulated
sim_ticks                                  4547313750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.538364                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   23296                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                33026                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                412                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2500                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             29112                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3718                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4246                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              528                       # Number of indirect misses.
system.cpu.branchPred.lookups                   55796                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9493                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          811                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      296399                       # Number of instructions committed
system.cpu.committedOps                        327677                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.617937                       # CPI: cycles per instruction
system.cpu.discardedOps                          7247                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             176763                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74900                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            33059                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          666944                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.276401                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      393                       # number of quiesce instructions executed
system.cpu.numCycles                          1072353                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       393                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  197246     60.20%     60.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                    904      0.28%     60.47% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.47% # Class of committed instruction
system.cpu.op_class_0::MemRead                  78857     24.07%     84.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 50669     15.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   327677                       # Class of committed instruction
system.cpu.quiesceCycles                      6203349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          405409                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1005                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              173449                       # Transaction distribution
system.membus.trans_dist::ReadResp             173916                       # Transaction distribution
system.membus.trans_dist::WriteReq              85496                       # Transaction distribution
system.membus.trans_dist::WriteResp             85496                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          233                       # Transaction distribution
system.membus.trans_dist::CleanEvict              146                       # Transaction distribution
system.membus.trans_dist::ReadExReq               150                       # Transaction distribution
system.membus.trans_dist::ReadExResp              150                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            167                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           300                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       509952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       509952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 519503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8646                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        55502                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16384654                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            259693                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007075                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  259680     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              259693                       # Request fanout histogram
system.membus.reqLayer6.occupancy           656069875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8002750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              333468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1544000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6934410                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1049595785                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy             835750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       349295                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       349295                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1026270                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5478                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8646                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16327110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1775906750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             39.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          1118241                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          691                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.17                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1434232123                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         31.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    840815000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         18.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       173056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       173056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       509952                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       509952                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       309529                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       309529    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       309529                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    708417375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    947200000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         20.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21495808                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11075584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20512768                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4227072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       346112                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2705408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3574182230                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1152962010                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4727144240                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2075331617                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2435632246                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4510963863                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5649513848                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3588594255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9238108103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10688                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10688                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          167                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          185                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2350399                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       253336                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2603735                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2350399                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2350399                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2350399                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       253336                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2603735                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11075584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          27648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11103232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5257792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       173056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              173488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          233                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82153                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2435632246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6080073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2441712319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3279299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1152962010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1156241308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3279299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3588594255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6080073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3597953627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    254727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000260797000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           81                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           81                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              310786                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87728                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      173488                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82153                       # Number of write requests accepted
system.mem_ctrls.readBursts                    173488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    253                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5139                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5580210610                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  866175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10127629360                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32211.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58461.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       122                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   161581                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76474                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                173488                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  153050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    244                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.880415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.187149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.715958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          333      1.92%      1.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          483      2.79%      4.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          247      1.42%      6.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          250      1.44%      7.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          335      1.93%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          247      1.42%     10.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          273      1.57%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          273      1.57%     14.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14894     85.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17335                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           81                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2138.950617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1224.146314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             8      9.88%      9.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      9.88%     19.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           49     60.49%     80.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      9.88%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      1.23%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      8.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            81                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           81                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1014.283951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    976.733296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    112.128412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      1.23%      1.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      6.17%      7.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           75     92.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            81                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11087040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5258048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11103232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5257792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2438.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1156.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2441.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1156.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4547408750                       # Total gap between requests
system.mem_ctrls.avgGap                      17788.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11059648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        27392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2432127758.943397998810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6023776.124970483594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3546709.307225611992                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1152750896.064737081528                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       173056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          233                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10110693020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16936340                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4816988250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  82404026500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58424.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39204.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20673769.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1005908.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         8554509.225000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5970174.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        315071156.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       114177690.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43518692.700000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     83874495.450000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     27381984.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       598548702.975001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        131.626876                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1399046710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    246120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2902237040                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 786                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9865770.674300                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2267761.572616                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          393    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5681625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11973375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6477645875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3877247875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       107310                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           107310                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       107310                       # number of overall hits
system.cpu.icache.overall_hits::total          107310                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          167                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            167                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          167                       # number of overall misses
system.cpu.icache.overall_misses::total           167                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7252500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7252500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7252500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7252500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       107477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       107477                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       107477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       107477                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001554                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001554                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001554                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001554                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43428.143713                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43428.143713                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43428.143713                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43428.143713                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          167                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          167                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          167                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          167                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6989250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6989250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6989250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6989250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001554                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001554                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001554                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001554                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41851.796407                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41851.796407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41851.796407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41851.796407                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       107310                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          107310                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          167                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           167                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7252500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7252500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       107477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       107477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43428.143713                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43428.143713                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6989250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6989250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001554                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001554                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41851.796407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41851.796407                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           292.219062                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2201952                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               326                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6754.453988                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   292.219062                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.570740                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.570740                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.589844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            215121                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           215121                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       125457                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           125457                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       125457                       # number of overall hits
system.cpu.dcache.overall_hits::total          125457                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          587                       # number of overall misses
system.cpu.dcache.overall_misses::total           587                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     42053625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     42053625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     42053625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     42053625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       126044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       126044                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       126044                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       126044                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004657                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004657                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004657                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004657                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71641.609881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71641.609881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71641.609881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71641.609881                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.dcache.writebacks::total               233                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3969                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3969                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31791875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31791875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31791875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31791875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8546875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8546875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003570                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003570                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003570                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003570                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70648.611111                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70648.611111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70648.611111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70648.611111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2153.407659                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2153.407659                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    355                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        78834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           78834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21701250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21701250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72337.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72337.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          300                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          300                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          393                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          393                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21254375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21254375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8546875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8546875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003791                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003791                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70847.916667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70847.916667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21747.773537                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21747.773537                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46623                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46623                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20352375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20352375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46910                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46910                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70914.198606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70914.198606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          150                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3576                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3576                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10537500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10537500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        70250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        70250                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           382.702744                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              258923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               769                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            336.700910                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   382.702744                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.747466                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.747466                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            504626                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           504626                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10354893750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
