Error (10161): Verilog HDL error at soc_system_top.sv(296): object "soc_system_audio_0_external_interface_DACDAT" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system_top.sv Line: 296
Error (10161): Verilog HDL error at soc_system_top.sv(300): object "soc_system_audio_0_external_interface_XCK" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system_top.sv Line: 300
Error (10161): Verilog HDL error at soc_system_top.sv(302): object "soc_system_audio_0_external_interface_SCLK" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system_top.sv Line: 302



Error (12152): Can't elaborate user hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0" File: /homes/user/stud/spring25/as7525/Music/lab9/soc_system/synthesis/soc_system.v Line: 329

Error (10200): Verilog HDL Conditional Statement error at vga_ball.sv(175): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct File: /homes/user/stud/spring25/as7525/Music/lab10/soc_system/synthesis/submodules/vga_ball.sv Line: 175
Error (10200): Verilog HDL Conditional Statement error at vga_ball.sv(181): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct File: /homes/user/stud/spring25/as7525/Music/lab10/soc_system/synthesis/submodules/vga_ball.sv Line: 181

Error (10170): Verilog HDL syntax error at vga_ball.sv(13) near text: "input";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 13
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(79): truncated literal to match 8 bits File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 79
Error (10149): Verilog HDL Declaration error at vga_ball.sv(83): identifier "audio_start" is already declared in the present scope File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 83
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(169): truncated literal to match 32 bits File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 169
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(171): truncated literal to match 32 bits File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 171
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(263): truncated literal to match 8 bits File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 263
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(266): truncated literal to match 8 bits File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 266
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(267): truncated literal to match 8 bits File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 267
Error (10170): Verilog HDL syntax error at vga_ball.sv(520) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 520
Error (10170): Verilog HDL syntax error at vga_ball.sv(524) near text: "<=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 524
Error (10170): Verilog HDL syntax error at vga_ball.sv(535) near text: "<=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 535
Error (10170): Verilog HDL syntax error at vga_ball.sv(538) near text: "<=";  expecting ".", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 538
Error (10170): Verilog HDL syntax error at vga_ball.sv(547) near text: "end"; "end" without "begin" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 547
Error (10112): Ignored design unit "vga_ball" at vga_ball.sv(1) due to previous errors File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 1
Error (10112): Ignored design unit "vga_counters" at vga_ball.sv(553) due to previous errors File: /homes/user/stud/spring25/as7525/Music/lab8/soc_system/synthesis/submodules/vga_ball.sv Line: 553






software
_flag.c usbkeyboard.c -lusb-1.0
/tmp/ccSqOzBB.o: In function `play_tone':
dino_souped_up_jump_flag.c:(.text+0x74): undefined reference to `sin'
collect2: error: ld returned 1 exit status
