// Seed: 976214824
module module_0 ();
  wire id_1, id_2, id_3, id_4, id_5;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd10,
    parameter id_2 = 32'd18
) (
    _id_1[1 : {id_2}],
    _id_2
);
  input wire _id_2;
  output logic [7:0] _id_1;
  bit [id_2 : 1] id_3[id_1 : id_2];
  wire id_4;
  module_0 modCall_1 ();
  always if (1 - ((-1)) && -1) if (1) if (-1) id_3 <= ~id_2;
  always_latch disable id_5;
  assign id_4 = "" ^ id_2;
  logic id_6;
  ;
endmodule
