{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 18:03:39 2015 " "Info: Processing started: Tue Dec 01 18:03:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock memory MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register InsSetOp:ISO\|Register:A_reg\|Output\[7\] 142.15 MHz 7.035 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 142.15 MHz between source memory \"MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"InsSetOp:ISO\|Register:A_reg\|Output\[7\]\" (period= 7.035 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.719 ns + Longest memory register " "Info: + Longest memory to register delay is 6.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y9; Fanout = 8; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4 2 MEM M4K_X17_Y9 3 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y9; Fanout = 3; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.322 ns) 4.499 ns InsSetOp:ISO\|AddSub:AS\|Add0~5 3 COMB LCCOMB_X15_Y9_N26 2 " "Info: 3: + IC(0.803 ns) + CELL(0.322 ns) = 4.499 ns; Loc. = LCCOMB_X15_Y9_N26; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 InsSetOp:ISO|AddSub:AS|Add0~5 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.495 ns) 5.531 ns InsSetOp:ISO\|AddSub:AS\|Add0~21 4 COMB LCCOMB_X16_Y9_N22 2 " "Info: 4: + IC(0.537 ns) + CELL(0.495 ns) = 5.531 ns; Loc. = LCCOMB_X16_Y9_N22; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.611 ns InsSetOp:ISO\|AddSub:AS\|Add0~23 5 COMB LCCOMB_X16_Y9_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.611 ns; Loc. = LCCOMB_X16_Y9_N24; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.691 ns InsSetOp:ISO\|AddSub:AS\|Add0~25 6 COMB LCCOMB_X16_Y9_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.691 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~25 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.149 ns InsSetOp:ISO\|AddSub:AS\|Add0~26 7 COMB LCCOMB_X16_Y9_N28 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.149 ns; Loc. = LCCOMB_X16_Y9_N28; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { InsSetOp:ISO|AddSub:AS|Add0~25 InsSetOp:ISO|AddSub:AS|Add0~26 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 6.623 ns InsSetOp:ISO\|AddSub:AS\|Add0~28 8 COMB LCCOMB_X16_Y9_N0 1 " "Info: 8: + IC(0.296 ns) + CELL(0.178 ns) = 6.623 ns; Loc. = LCCOMB_X16_Y9_N0; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { InsSetOp:ISO|AddSub:AS|Add0~26 InsSetOp:ISO|AddSub:AS|Add0~28 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.719 ns InsSetOp:ISO\|Register:A_reg\|Output\[7\] 9 REG LCFF_X16_Y9_N1 5 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.719 ns; Loc. = LCFF_X16_Y9_N1; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { InsSetOp:ISO|AddSub:AS|Add0~28 InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.083 ns ( 75.65 % ) " "Info: Total cell delay = 5.083 ns ( 75.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.636 ns ( 24.35 % ) " "Info: Total interconnect delay = 1.636 ns ( 24.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.719 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~25 InsSetOp:ISO|AddSub:AS|Add0~26 InsSetOp:ISO|AddSub:AS|Add0~28 InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.719 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} InsSetOp:ISO|AddSub:AS|Add0~5 {} InsSetOp:ISO|AddSub:AS|Add0~21 {} InsSetOp:ISO|AddSub:AS|Add0~23 {} InsSetOp:ISO|AddSub:AS|Add0~25 {} InsSetOp:ISO|AddSub:AS|Add0~26 {} InsSetOp:ISO|AddSub:AS|Add0~28 {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.803ns 0.537ns 0.000ns 0.000ns 0.000ns 0.296ns 0.000ns } { 0.000ns 3.374ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.120 ns - Smallest " "Info: - Smallest clock skew is -0.120 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.844 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns InsSetOp:ISO\|Register:A_reg\|Output\[7\] 3 REG LCFF_X16_Y9_N1 5 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X16_Y9_N1; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.964 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.783 ns) 2.964 ns MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y9 8 " "Info: 3: + IC(0.917 ns) + CELL(0.783 ns) = 2.964 ns; Loc. = M4K_X17_Y9; Fanout = 8; MEM Node = 'MemoryRam:RAM\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.03 % ) " "Info: Total cell delay = 1.809 ns ( 61.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 38.97 % ) " "Info: Total interconnect delay = 1.155 ns ( 38.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.719 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~25 InsSetOp:ISO|AddSub:AS|Add0~26 InsSetOp:ISO|AddSub:AS|Add0~28 InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.719 ns" { MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} InsSetOp:ISO|AddSub:AS|Add0~5 {} InsSetOp:ISO|AddSub:AS|Add0~21 {} InsSetOp:ISO|AddSub:AS|Add0~23 {} InsSetOp:ISO|AddSub:AS|Add0~25 {} InsSetOp:ISO|AddSub:AS|Add0~26 {} InsSetOp:ISO|AddSub:AS|Add0~28 {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.803ns 0.537ns 0.000ns 0.000ns 0.000ns 0.296ns 0.000ns } { 0.000ns 3.374ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { Clock Clock~clkctrl MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { Clock {} Clock~combout {} Clock~clkctrl {} MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "InsSetOp:ISO\|Register:A_reg\|Output\[7\] Sub Clock 7.165 ns register " "Info: tsu for register \"InsSetOp:ISO\|Register:A_reg\|Output\[7\]\" (data pin = \"Sub\", clock pin = \"Clock\") is 7.165 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.047 ns + Longest pin register " "Info: + Longest pin to register delay is 10.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns Sub 1 PIN PIN_F11 9 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_F11; Fanout = 9; PIN Node = 'Sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.473 ns) + CELL(0.521 ns) 7.827 ns InsSetOp:ISO\|AddSub:AS\|Add0~5 2 COMB LCCOMB_X15_Y9_N26 2 " "Info: 2: + IC(6.473 ns) + CELL(0.521 ns) = 7.827 ns; Loc. = LCCOMB_X15_Y9_N26; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { Sub InsSetOp:ISO|AddSub:AS|Add0~5 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.495 ns) 8.859 ns InsSetOp:ISO\|AddSub:AS\|Add0~21 3 COMB LCCOMB_X16_Y9_N22 2 " "Info: 3: + IC(0.537 ns) + CELL(0.495 ns) = 8.859 ns; Loc. = LCCOMB_X16_Y9_N22; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.939 ns InsSetOp:ISO\|AddSub:AS\|Add0~23 4 COMB LCCOMB_X16_Y9_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.939 ns; Loc. = LCCOMB_X16_Y9_N24; Fanout = 2; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.019 ns InsSetOp:ISO\|AddSub:AS\|Add0~25 5 COMB LCCOMB_X16_Y9_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 9.019 ns; Loc. = LCCOMB_X16_Y9_N26; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~25 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.477 ns InsSetOp:ISO\|AddSub:AS\|Add0~26 6 COMB LCCOMB_X16_Y9_N28 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 9.477 ns; Loc. = LCCOMB_X16_Y9_N28; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { InsSetOp:ISO|AddSub:AS|Add0~25 InsSetOp:ISO|AddSub:AS|Add0~26 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 9.951 ns InsSetOp:ISO\|AddSub:AS\|Add0~28 7 COMB LCCOMB_X16_Y9_N0 1 " "Info: 7: + IC(0.296 ns) + CELL(0.178 ns) = 9.951 ns; Loc. = LCCOMB_X16_Y9_N0; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { InsSetOp:ISO|AddSub:AS|Add0~26 InsSetOp:ISO|AddSub:AS|Add0~28 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.047 ns InsSetOp:ISO\|Register:A_reg\|Output\[7\] 8 REG LCFF_X16_Y9_N1 5 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 10.047 ns; Loc. = LCFF_X16_Y9_N1; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { InsSetOp:ISO|AddSub:AS|Add0~28 InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.741 ns ( 27.28 % ) " "Info: Total cell delay = 2.741 ns ( 27.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.306 ns ( 72.72 % ) " "Info: Total interconnect delay = 7.306 ns ( 72.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.047 ns" { Sub InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~25 InsSetOp:ISO|AddSub:AS|Add0~26 InsSetOp:ISO|AddSub:AS|Add0~28 InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.047 ns" { Sub {} Sub~combout {} InsSetOp:ISO|AddSub:AS|Add0~5 {} InsSetOp:ISO|AddSub:AS|Add0~21 {} InsSetOp:ISO|AddSub:AS|Add0~23 {} InsSetOp:ISO|AddSub:AS|Add0~25 {} InsSetOp:ISO|AddSub:AS|Add0~26 {} InsSetOp:ISO|AddSub:AS|Add0~28 {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 6.473ns 0.537ns 0.000ns 0.000ns 0.000ns 0.296ns 0.000ns } { 0.000ns 0.833ns 0.521ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.844 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns InsSetOp:ISO\|Register:A_reg\|Output\[7\] 3 REG LCFF_X16_Y9_N1 5 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X16_Y9_N1; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.047 ns" { Sub InsSetOp:ISO|AddSub:AS|Add0~5 InsSetOp:ISO|AddSub:AS|Add0~21 InsSetOp:ISO|AddSub:AS|Add0~23 InsSetOp:ISO|AddSub:AS|Add0~25 InsSetOp:ISO|AddSub:AS|Add0~26 InsSetOp:ISO|AddSub:AS|Add0~28 InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.047 ns" { Sub {} Sub~combout {} InsSetOp:ISO|AddSub:AS|Add0~5 {} InsSetOp:ISO|AddSub:AS|Add0~21 {} InsSetOp:ISO|AddSub:AS|Add0~23 {} InsSetOp:ISO|AddSub:AS|Add0~25 {} InsSetOp:ISO|AddSub:AS|Add0~26 {} InsSetOp:ISO|AddSub:AS|Add0~28 {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 6.473ns 0.537ns 0.000ns 0.000ns 0.000ns 0.296ns 0.000ns } { 0.000ns 0.833ns 0.521ns 0.495ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[7] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Aeq0 InsSetOp:ISO\|Register:A_reg\|Output\[4\] 10.866 ns register " "Info: tco from clock \"Clock\" to destination pin \"Aeq0\" through register \"InsSetOp:ISO\|Register:A_reg\|Output\[4\]\" is 10.866 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.843 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns InsSetOp:ISO\|Register:A_reg\|Output\[4\] 3 REG LCFF_X15_Y9_N1 5 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X15_Y9_N1; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[4] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.746 ns + Longest register pin " "Info: + Longest register to pin delay is 7.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InsSetOp:ISO\|Register:A_reg\|Output\[4\] 1 REG LCFF_X15_Y9_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y9_N1; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InsSetOp:ISO|Register:A_reg|Output[4] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.545 ns) 1.770 ns InsSetOp:ISO\|Aeq0~0 2 COMB LCCOMB_X13_Y9_N0 1 " "Info: 2: + IC(1.225 ns) + CELL(0.545 ns) = 1.770 ns; Loc. = LCCOMB_X13_Y9_N0; Fanout = 1; COMB Node = 'InsSetOp:ISO\|Aeq0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { InsSetOp:ISO|Register:A_reg|Output[4] InsSetOp:ISO|Aeq0~0 } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsSetOp.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.521 ns) 2.585 ns InsSetOp:ISO\|Aeq0~2 3 COMB LCCOMB_X13_Y9_N4 1 " "Info: 3: + IC(0.294 ns) + CELL(0.521 ns) = 2.585 ns; Loc. = LCCOMB_X13_Y9_N4; Fanout = 1; COMB Node = 'InsSetOp:ISO\|Aeq0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { InsSetOp:ISO|Aeq0~0 InsSetOp:ISO|Aeq0~2 } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/InsSetOp.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(2.986 ns) 7.746 ns Aeq0 4 PIN PIN_D9 0 " "Info: 4: + IC(2.175 ns) + CELL(2.986 ns) = 7.746 ns; Loc. = PIN_D9; Fanout = 0; PIN Node = 'Aeq0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.161 ns" { InsSetOp:ISO|Aeq0~2 Aeq0 } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.052 ns ( 52.31 % ) " "Info: Total cell delay = 4.052 ns ( 52.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.694 ns ( 47.69 % ) " "Info: Total interconnect delay = 3.694 ns ( 47.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.746 ns" { InsSetOp:ISO|Register:A_reg|Output[4] InsSetOp:ISO|Aeq0~0 InsSetOp:ISO|Aeq0~2 Aeq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.746 ns" { InsSetOp:ISO|Register:A_reg|Output[4] {} InsSetOp:ISO|Aeq0~0 {} InsSetOp:ISO|Aeq0~2 {} Aeq0 {} } { 0.000ns 1.225ns 0.294ns 2.175ns } { 0.000ns 0.545ns 0.521ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.746 ns" { InsSetOp:ISO|Register:A_reg|Output[4] InsSetOp:ISO|Aeq0~0 InsSetOp:ISO|Aeq0~2 Aeq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.746 ns" { InsSetOp:ISO|Register:A_reg|Output[4] {} InsSetOp:ISO|Aeq0~0 {} InsSetOp:ISO|Aeq0~2 {} Aeq0 {} } { 0.000ns 1.225ns 0.294ns 2.175ns } { 0.000ns 0.545ns 0.521ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "InsSetOp:ISO\|Register:A_reg\|Output\[3\] Asel\[0\] Clock -3.779 ns register " "Info: th for register \"InsSetOp:ISO\|Register:A_reg\|Output\[3\]\" (data pin = \"Asel\[0\]\", clock pin = \"Clock\") is -3.779 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.843 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns InsSetOp:ISO\|Register:A_reg\|Output\[3\] 3 REG LCFF_X15_Y9_N19 5 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X15_Y9_N19; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[3] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.908 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Asel\[0\] 1 PIN PIN_R8 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R8; Fanout = 16; PIN Node = 'Asel\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Asel[0] } "NODE_NAME" } } { "Datapath.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.626 ns) + CELL(0.322 ns) 6.812 ns InsSetOp:ISO\|AddSub:AS\|Add0~36 2 COMB LCCOMB_X15_Y9_N18 1 " "Info: 2: + IC(5.626 ns) + CELL(0.322 ns) = 6.812 ns; Loc. = LCCOMB_X15_Y9_N18; Fanout = 1; COMB Node = 'InsSetOp:ISO\|AddSub:AS\|Add0~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.948 ns" { Asel[0] InsSetOp:ISO|AddSub:AS|Add0~36 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.908 ns InsSetOp:ISO\|Register:A_reg\|Output\[3\] 3 REG LCFF_X15_Y9_N19 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.908 ns; Loc. = LCFF_X15_Y9_N19; Fanout = 5; REG Node = 'InsSetOp:ISO\|Register:A_reg\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { InsSetOp:ISO|AddSub:AS|Add0~36 InsSetOp:ISO|Register:A_reg|Output[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 18.56 % ) " "Info: Total cell delay = 1.282 ns ( 18.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.626 ns ( 81.44 % ) " "Info: Total interconnect delay = 5.626 ns ( 81.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { Asel[0] InsSetOp:ISO|AddSub:AS|Add0~36 InsSetOp:ISO|Register:A_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.908 ns" { Asel[0] {} Asel[0]~combout {} InsSetOp:ISO|AddSub:AS|Add0~36 {} InsSetOp:ISO|Register:A_reg|Output[3] {} } { 0.000ns 0.000ns 5.626ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl InsSetOp:ISO|Register:A_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} InsSetOp:ISO|Register:A_reg|Output[3] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { Asel[0] InsSetOp:ISO|AddSub:AS|Add0~36 InsSetOp:ISO|Register:A_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.908 ns" { Asel[0] {} Asel[0]~combout {} InsSetOp:ISO|AddSub:AS|Add0~36 {} InsSetOp:ISO|Register:A_reg|Output[3] {} } { 0.000ns 0.000ns 5.626ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 18:03:39 2015 " "Info: Processing ended: Tue Dec 01 18:03:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
