TimeQuest Timing Analyzer report for procesador
Sun Jun 16 19:16:02 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|CAPclk'
 13. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'
 14. Slow 1200mV 85C Model Setup: 'GPIO1_D[10]'
 15. Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'
 16. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 17. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'
 18. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'
 19. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 20. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'
 21. Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 22. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'
 23. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'
 24. Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'
 26. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'
 28. Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 29. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'
 30. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'
 31. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'
 32. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'
 33. Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'
 34. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 35. Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|CAPclk'
 36. Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 85C Model Hold: 'GPIO1_D[10]'
 38. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 39. Slow 1200mV 85C Model Recovery: 'CAPdiez:CAP10|CAPclk'
 40. Slow 1200mV 85C Model Removal: 'CAPdiez:CAP10|CAPclk'
 41. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[10]'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 48. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 49. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 50. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 51. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 52. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 53. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 54. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 55. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Propagation Delay
 61. Minimum Propagation Delay
 62. Slow 1200mV 85C Model Metastability Report
 63. Slow 1200mV 0C Model Fmax Summary
 64. Slow 1200mV 0C Model Setup Summary
 65. Slow 1200mV 0C Model Hold Summary
 66. Slow 1200mV 0C Model Recovery Summary
 67. Slow 1200mV 0C Model Removal Summary
 68. Slow 1200mV 0C Model Minimum Pulse Width Summary
 69. Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'
 70. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
 71. Slow 1200mV 0C Model Setup: 'GPIO1_D[10]'
 72. Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'
 73. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 74. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
 75. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
 76. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 77. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
 78. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
 79. Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 80. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
 81. Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 82. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 83. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
 84. Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 85. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
 86. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
 87. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
 88. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
 89. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
 90. Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'
 91. Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'
 92. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 93. Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 94. Slow 1200mV 0C Model Hold: 'GPIO1_D[10]'
 95. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 96. Slow 1200mV 0C Model Recovery: 'CAPdiez:CAP10|CAPclk'
 97. Slow 1200mV 0C Model Removal: 'CAPdiez:CAP10|CAPclk'
 98. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[10]'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
104. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
105. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
106. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
107. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
108. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
109. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
110. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
111. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
112. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
113. Setup Times
114. Hold Times
115. Clock to Output Times
116. Minimum Clock to Output Times
117. Propagation Delay
118. Minimum Propagation Delay
119. Slow 1200mV 0C Model Metastability Report
120. Fast 1200mV 0C Model Setup Summary
121. Fast 1200mV 0C Model Hold Summary
122. Fast 1200mV 0C Model Recovery Summary
123. Fast 1200mV 0C Model Removal Summary
124. Fast 1200mV 0C Model Minimum Pulse Width Summary
125. Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'
126. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
127. Fast 1200mV 0C Model Setup: 'GPIO1_D[10]'
128. Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'
129. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
130. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
131. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
132. Fast 1200mV 0C Model Setup: 'CLOCK_50'
133. Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
134. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
135. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
136. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
137. Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
138. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
139. Fast 1200mV 0C Model Hold: 'CLOCK_50'
140. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
141. Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
142. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
143. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
144. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
145. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
146. Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'
147. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
148. Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'
149. Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
150. Fast 1200mV 0C Model Hold: 'GPIO1_D[10]'
151. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
152. Fast 1200mV 0C Model Recovery: 'CAPdiez:CAP10|CAPclk'
153. Fast 1200mV 0C Model Removal: 'CAPdiez:CAP10|CAPclk'
154. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
155. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
156. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[10]'
157. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
158. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
159. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
160. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
161. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
162. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
163. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
164. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
165. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
166. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
167. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
168. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
169. Setup Times
170. Hold Times
171. Clock to Output Times
172. Minimum Clock to Output Times
173. Propagation Delay
174. Minimum Propagation Delay
175. Fast 1200mV 0C Model Metastability Report
176. Multicorner Timing Analysis Summary
177. Setup Times
178. Hold Times
179. Clock to Output Times
180. Minimum Clock to Output Times
181. Propagation Delay
182. Minimum Propagation Delay
183. Board Trace Model Assignments
184. Input Transition Times
185. Slow Corner Signal Integrity Metrics
186. Fast Corner Signal Integrity Metrics
187. Setup Transfers
188. Hold Transfers
189. Recovery Transfers
190. Removal Transfers
191. Report TCCS
192. Report RSKM
193. Unconstrained Paths
194. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; procesador                                         ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPdiez:CAP10|CAPclk                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdiez:CAP10|CAPclk }                                ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] }                     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.864 ; 50.34 MHz  ; 0.000 ; 9.932  ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_25M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; div800k:DIV800|Qaux[0]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[0] }                              ;
; div800k:DIV800|Qaux[1]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[1] }                              ;
; div800k:DIV800|Qaux[2]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[2] }                              ;
; div800k:DIV800|Qaux[3]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[3] }                              ;
; div800k:DIV800|Qaux[4]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[4] }                              ;
; div800k:DIV800|Qaux[5]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[5] }                              ;
; GPIO1_D[8]                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[8] }                                          ;
; GPIO1_D[10]                                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[10] }                                         ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 60.58 MHz  ; 60.58 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 160.26 MHz ; 160.26 MHz      ; CAPdiez:CAP10|CAPclk                                ;                                                               ;
; 200.16 MHz ; 200.16 MHz      ; div800k:DIV800|Qaux[5]                              ;                                                               ;
; 251.26 MHz ; 250.0 MHz       ; GPIO1_D[8]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 457.88 MHz ; 457.88 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -3.895 ; -394.844      ;
; div800k:DIV800|Qaux[5]                              ; -1.998 ; -5.113        ;
; GPIO1_D[10]                                         ; -1.635 ; -13.014       ;
; GPIO1_D[8]                                          ; -1.490 ; -7.390        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.184 ; -23.582       ;
; div800k:DIV800|Qaux[4]                              ; 0.034  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.056  ; 0.000         ;
; CLOCK_50                                            ; 0.070  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.193  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.200  ; 0.000         ;
; div800k:DIV800|Qaux[1]                              ; 0.210  ; 0.000         ;
; div800k:DIV800|Qaux[0]                              ; 0.227  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1.679  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                              ; -0.230 ; -0.411        ;
; CLOCK_50                                            ; -0.165 ; -0.165        ;
; div800k:DIV800|Qaux[0]                              ; -0.036 ; -0.036        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -0.014 ; -0.014        ;
; div800k:DIV800|Qaux[2]                              ; 0.006  ; 0.000         ;
; div800k:DIV800|Qaux[1]                              ; 0.018  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.036  ; 0.000         ;
; div800k:DIV800|Qaux[4]                              ; 0.057  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.358  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                     ; 0.375  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.377  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.395  ; 0.000         ;
; GPIO1_D[10]                                         ; 1.603  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.634 ; -28.698       ;
; CAPdiez:CAP10|CAPclk            ; -0.294 ; -5.430        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk            ; -0.001 ; -0.006        ;
; SCCBdrive:SCCBdriver|clk400data ; 0.681  ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; GPIO1_D[8]                                          ; -3.000 ; -21.000       ;
; GPIO1_D[10]                                         ; -3.000 ; -3.000        ;
; CAPdiez:CAP10|CAPclk                                ; -2.174 ; -265.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                              ; -1.000 ; -8.000        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[0]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                              ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.472  ; 0.000         ;
; CLOCK_50                                            ; 4.725  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.624  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                    ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                     ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.895 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.338      ;
; -3.895 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.338      ;
; -3.895 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.338      ;
; -3.895 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.338      ;
; -3.895 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.338      ;
; -3.895 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.338      ;
; -3.772 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.215      ;
; -3.772 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.215      ;
; -3.772 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.215      ;
; -3.772 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.215      ;
; -3.772 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.215      ;
; -3.772 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.215      ;
; -3.649 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.043     ; 2.091      ;
; -3.649 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.043     ; 2.091      ;
; -3.649 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.043     ; 2.091      ;
; -3.649 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.043     ; 2.091      ;
; -3.649 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.043     ; 2.091      ;
; -3.649 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.043     ; 2.091      ;
; -3.637 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.730     ; 2.425      ;
; -3.589 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.032      ;
; -3.589 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.032      ;
; -3.589 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.032      ;
; -3.589 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.032      ;
; -3.589 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.032      ;
; -3.589 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.042     ; 2.032      ;
; -3.519 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.732     ; 2.305      ;
; -3.511 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.723     ; 2.306      ;
; -3.508 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.738     ; 2.288      ;
; -3.506 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.728     ; 2.296      ;
; -3.500 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.719     ; 2.299      ;
; -3.496 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.711     ; 2.303      ;
; -3.489 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.729     ; 2.278      ;
; -3.449 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.730     ; 2.237      ;
; -3.395 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.713     ; 2.200      ;
; -3.386 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.719     ; 2.185      ;
; -3.379 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.710     ; 2.187      ;
; -3.359 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.734     ; 2.143      ;
; -3.347 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.287      ;
; -3.345 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.285      ;
; -3.345 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.285      ;
; -3.345 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.285      ;
; -3.345 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.285      ;
; -3.345 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.285      ;
; -3.345 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.285      ;
; -3.345 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.285      ;
; -3.345 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.285      ;
; -3.345 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.285      ;
; -3.345 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.285      ;
; -3.345 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.285      ;
; -3.345 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.285      ;
; -3.342 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.282      ;
; -3.340 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.280      ;
; -3.340 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.280      ;
; -3.340 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.280      ;
; -3.340 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.280      ;
; -3.340 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.280      ;
; -3.340 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.280      ;
; -3.340 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.280      ;
; -3.340 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.280      ;
; -3.340 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.280      ;
; -3.340 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.280      ;
; -3.340 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.280      ;
; -3.340 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.280      ;
; -3.333 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.719     ; 2.132      ;
; -3.327 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.720     ; 2.125      ;
; -3.322 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.718     ; 2.122      ;
; -3.322 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.734     ; 2.106      ;
; -3.314 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.729     ; 2.103      ;
; -3.313 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.709     ; 2.122      ;
; -3.305 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.736     ; 2.087      ;
; -3.277 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.722     ; 2.073      ;
; -3.262 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.726     ; 2.054      ;
; -3.258 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.735     ; 2.041      ;
; -3.258 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.198      ;
; -3.257 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.721     ; 2.054      ;
; -3.256 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.196      ;
; -3.256 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.196      ;
; -3.256 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.196      ;
; -3.256 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.196      ;
; -3.256 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.196      ;
; -3.256 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.196      ;
; -3.256 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.196      ;
; -3.256 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.196      ;
; -3.256 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.196      ;
; -3.256 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.196      ;
; -3.256 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.196      ;
; -3.256 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.196      ;
; -3.243 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.724     ; 2.037      ;
; -3.189 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.732     ; 1.975      ;
; -3.132 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.072      ;
; -3.130 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.070      ;
; -3.130 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.070      ;
; -3.130 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.070      ;
; -3.130 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.070      ;
; -3.130 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.070      ;
; -3.130 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.070      ;
; -3.130 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.070      ;
; -3.130 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.070      ;
; -3.130 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.070      ;
; -3.130 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.055     ; 4.070      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.998 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.342     ; 1.151      ;
; -1.881 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.342     ; 1.034      ;
; -1.805 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.342     ; 0.958      ;
; -1.643 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.002      ; 2.140      ;
; -1.489 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.406     ; 1.078      ;
; -0.540 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.474      ;
; -0.467 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.125     ; 0.837      ;
; -0.465 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.125     ; 0.835      ;
; -0.386 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.320      ;
; -0.163 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.097      ;
; -0.055 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 0.989      ;
; 0.186  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.174      ; 1.483      ;
; 0.260  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.196      ; 2.640      ;
; 0.275  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 0.659      ;
; 0.297  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 0.637      ;
; 0.297  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.039     ; 0.659      ;
; 0.298  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.038     ; 0.659      ;
; 0.321  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.259      ; 2.632      ;
; 0.329  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.174      ; 1.340      ;
; 0.330  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.174      ; 1.339      ;
; 0.360  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.946      ; 1.081      ;
; 0.754  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.259      ; 2.699      ;
; 0.851  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.196      ; 2.549      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[10]'                                                                                                     ;
+--------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                 ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+
; -1.635 ; GeoLoc:Geo_Loc|v_max_match[2] ; GeoLoc:Geo_Loc|Y_loc[2] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.797     ; 0.548      ;
; -1.635 ; GeoLoc:Geo_Loc|v_max_match[4] ; GeoLoc:Geo_Loc|Y_loc[4] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.798     ; 0.548      ;
; -1.630 ; GeoLoc:Geo_Loc|v_max_match[3] ; GeoLoc:Geo_Loc|Y_loc[3] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.797     ; 0.548      ;
; -1.628 ; GeoLoc:Geo_Loc|v_max_match[1] ; GeoLoc:Geo_Loc|Y_loc[1] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.794     ; 0.548      ;
; -1.626 ; GeoLoc:Geo_Loc|v_max_match[0] ; GeoLoc:Geo_Loc|Y_loc[0] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.787     ; 0.548      ;
; -1.622 ; GeoLoc:Geo_Loc|v_max_match[7] ; GeoLoc:Geo_Loc|Y_loc[7] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.788     ; 0.548      ;
; -1.620 ; GeoLoc:Geo_Loc|v_max_match[6] ; GeoLoc:Geo_Loc|Y_loc[6] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.787     ; 0.548      ;
; -1.618 ; GeoLoc:Geo_Loc|v_max_match[5] ; GeoLoc:Geo_Loc|Y_loc[5] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.786     ; 0.548      ;
+--------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.490 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.050      ; 2.035      ;
; -1.468 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 2.012      ;
; -1.467 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 2.011      ;
; -1.457 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 2.001      ;
; -1.442 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.063     ; 2.374      ;
; -1.441 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.063     ; 2.373      ;
; -1.289 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.833      ;
; -1.288 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.832      ;
; -1.280 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 2.213      ;
; -1.272 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.063     ; 2.204      ;
; -1.251 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.050      ; 1.796      ;
; -1.229 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.773      ;
; -1.228 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.772      ;
; -1.218 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.762      ;
; -1.215 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 2.149      ;
; -1.193 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 2.126      ;
; -1.192 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 2.125      ;
; -1.182 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 2.115      ;
; -1.173 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.050      ; 1.718      ;
; -1.151 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.695      ;
; -1.150 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.694      ;
; -1.140 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.684      ;
; -1.121 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.050      ; 1.666      ;
; -1.100 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.050      ; 1.645      ;
; -1.099 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.643      ;
; -1.098 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.642      ;
; -1.088 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.632      ;
; -1.078 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.622      ;
; -1.077 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.621      ;
; -1.067 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.611      ;
; -1.061 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.605      ;
; -1.055 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.599      ;
; -1.054 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.598      ;
; -1.052 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.986      ;
; -1.034 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.578      ;
; -1.030 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.963      ;
; -1.029 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.962      ;
; -1.019 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.952      ;
; -0.893 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.050      ; 1.438      ;
; -0.885 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.429      ;
; -0.849 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.393      ;
; -0.831 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.050      ; 1.376      ;
; -0.829 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.762      ;
; -0.814 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.358      ;
; -0.812 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.356      ;
; -0.797 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.341      ;
; -0.757 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.301      ;
; -0.754 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.298      ;
; -0.724 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.268      ;
; -0.704 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.637      ;
; -0.703 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.247      ;
; -0.688 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.621      ;
; -0.686 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.619      ;
; -0.683 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.616      ;
; -0.633 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.566      ;
; -0.558 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.102      ;
; -0.522 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.455      ;
; -0.474 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 1.018      ;
; -0.442 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 0.986      ;
; -0.405 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 0.949      ;
; -0.336 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.049      ; 0.880      ;
; 0.245  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.689      ;
; 0.245  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.689      ;
; 0.274  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 0.659      ;
; 0.275  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.659      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.184 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.351     ; 0.828      ;
; -1.043 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.351     ; 0.687      ;
; -0.938 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.871      ;
; -0.869 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.803      ;
; -0.868 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.802      ;
; -0.868 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.802      ;
; -0.867 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.801      ;
; -0.859 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.793      ;
; -0.846 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.780      ;
; -0.844 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.778      ;
; -0.843 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.777      ;
; -0.843 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.777      ;
; -0.791 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.725      ;
; -0.791 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.725      ;
; -0.787 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.721      ;
; -0.786 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.720      ;
; -0.783 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.716      ;
; -0.711 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.645      ;
; -0.706 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.640      ;
; -0.627 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.560      ;
; -0.623 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.556      ;
; -0.623 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.556      ;
; -0.432 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.183     ; 1.244      ;
; -0.425 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.183     ; 1.237      ;
; -0.414 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.183     ; 1.226      ;
; -0.413 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.346      ;
; -0.413 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 1.226      ;
; -0.393 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.328      ;
; -0.373 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.183     ; 1.185      ;
; -0.365 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.183     ; 1.177      ;
; -0.346 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.280      ;
; -0.345 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.279      ;
; -0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.276      ;
; -0.328 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.262      ;
; -0.306 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 1.119      ;
; -0.303 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 1.116      ;
; -0.301 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 1.114      ;
; -0.300 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 1.113      ;
; -0.297 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 1.110      ;
; -0.294 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 1.107      ;
; -0.280 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.213      ;
; -0.280 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.213      ;
; -0.279 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.212      ;
; -0.277 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.210      ;
; -0.276 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.209      ;
; -0.275 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.208      ;
; -0.275 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.208      ;
; -0.274 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.207      ;
; -0.272 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.205      ;
; -0.265 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 1.078      ;
; -0.262 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 1.075      ;
; -0.256 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.189      ;
; -0.256 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.189      ;
; -0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.187      ;
; -0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.186      ;
; -0.251 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.184      ;
; -0.251 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.184      ;
; -0.251 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.184      ;
; -0.249 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.182      ;
; -0.249 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.182      ;
; -0.246 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.179      ;
; -0.230 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.164      ;
; -0.134 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 0.947      ;
; -0.133 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 0.946      ;
; -0.132 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 0.945      ;
; -0.130 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 0.943      ;
; -0.128 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 0.941      ;
; -0.126 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 0.939      ;
; -0.125 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 0.938      ;
; -0.125 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.182     ; 0.938      ;
; -0.074 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.183     ; 0.886      ;
; -0.073 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.183     ; 0.885      ;
; -0.071 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.183     ; 0.883      ;
; -0.070 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.183     ; 0.882      ;
; -0.066 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.183     ; 0.878      ;
; -0.059 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 0.994      ;
; -0.058 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.992      ;
; -0.057 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.991      ;
; -0.057 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.991      ;
; -0.056 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.990      ;
; -0.056 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.990      ;
; -0.056 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.990      ;
; -0.056 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.990      ;
; -0.054 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.988      ;
; -0.054 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.988      ;
; -0.053 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.987      ;
; -0.052 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.986      ;
; -0.051 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.985      ;
; -0.051 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.985      ;
; -0.051 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.985      ;
; -0.050 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.984      ;
; -0.048 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.982      ;
; -0.048 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.982      ;
; -0.046 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.980      ;
; -0.037 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.971      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.962      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.962      ;
; -0.027 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.961      ;
; -0.026 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.960      ;
; -0.024 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.958      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.034 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.911      ; 1.581      ;
; 0.600 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.911      ; 1.515      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.056 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.885      ; 1.543      ;
; 0.566 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.885      ; 1.533      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                 ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.070 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 2.738      ; 3.362      ;
; 0.580 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 2.738      ; 3.352      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.193 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.734      ; 1.255      ;
; 0.730 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.734      ; 1.218      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                        ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.200 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.144      ; 1.648      ;
; 0.727 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.144      ; 1.621      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.210 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.745      ; 1.249      ;
; 0.748 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.745      ; 1.211      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.227 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 1.112      ; 1.599      ;
; 0.773 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 1.112      ; 1.553      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.679 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.591     ; 5.647      ;
; 1.716 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.596     ; 5.605      ;
; 1.824 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.591     ; 5.502      ;
; 1.861 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.596     ; 5.460      ;
; 1.889 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.925     ; 5.103      ;
; 1.910 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 5.073      ;
; 1.956 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.923     ; 5.038      ;
; 1.973 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.931     ; 5.013      ;
; 1.976 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.931     ; 5.010      ;
; 2.011 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.601     ; 5.305      ;
; 2.034 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.923     ; 4.960      ;
; 2.037 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.923     ; 4.957      ;
; 2.041 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 4.942      ;
; 2.053 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 4.930      ;
; 2.061 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 5.263      ;
; 2.088 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.598     ; 5.231      ;
; 2.109 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.591     ; 5.217      ;
; 2.120 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.601     ; 5.196      ;
; 2.129 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.929     ; 4.859      ;
; 2.129 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.929     ; 4.859      ;
; 2.132 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.602     ; 5.183      ;
; 2.134 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.591     ; 5.192      ;
; 2.137 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.925     ; 4.855      ;
; 2.139 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 4.844      ;
; 2.139 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 4.844      ;
; 2.154 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.927     ; 4.836      ;
; 2.170 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 5.154      ;
; 2.171 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.596     ; 5.150      ;
; 2.190 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.936     ; 4.791      ;
; 2.190 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.936     ; 4.791      ;
; 2.199 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.925     ; 4.793      ;
; 2.203 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 5.124      ;
; 2.220 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 4.763      ;
; 2.233 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.598     ; 5.086      ;
; 2.236 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.576     ; 5.105      ;
; 2.241 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.602     ; 5.074      ;
; 2.245 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.602     ; 5.070      ;
; 2.254 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.591     ; 5.072      ;
; 2.257 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 5.075      ;
; 2.269 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.923     ; 4.725      ;
; 2.282 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.931     ; 4.704      ;
; 2.294 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.596     ; 5.027      ;
; 2.306 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.574     ; 5.037      ;
; 2.309 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.598     ; 5.010      ;
; 2.310 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.598     ; 5.009      ;
; 2.313 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.929     ; 4.675      ;
; 2.316 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.929     ; 4.672      ;
; 2.325 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.600     ; 4.992      ;
; 2.326 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.600     ; 4.991      ;
; 2.343 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.923     ; 4.651      ;
; 2.348 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 4.979      ;
; 2.351 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 4.632      ;
; 2.363 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 4.620      ;
; 2.388 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 4.944      ;
; 2.390 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.602     ; 4.925      ;
; 2.400 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 4.932      ;
; 2.403 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.596     ; 4.918      ;
; 2.425 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.936     ; 4.556      ;
; 2.429 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.601     ; 4.887      ;
; 2.438 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.929     ; 4.550      ;
; 2.448 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 4.535      ;
; 2.450 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.925     ; 4.542      ;
; 2.452 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.927     ; 4.538      ;
; 2.452 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.927     ; 4.538      ;
; 2.460 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 4.867      ;
; 2.467 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.927     ; 4.523      ;
; 2.479 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 4.845      ;
; 2.487 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.576     ; 4.854      ;
; 2.499 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.936     ; 4.482      ;
; 2.504 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.578     ; 4.835      ;
; 2.543 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.598     ; 4.776      ;
; 2.550 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 4.774      ;
; 2.550 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.602     ; 4.765      ;
; 2.564 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.591     ; 4.762      ;
; 2.605 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 4.722      ;
; 2.610 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.935     ; 4.372      ;
; 2.613 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.935     ; 4.369      ;
; 2.619 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.598     ; 4.700      ;
; 2.622 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.929     ; 4.366      ;
; 2.635 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.600     ; 4.682      ;
; 2.658 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 4.669      ;
; 2.695 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 4.629      ;
; 2.700 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.602     ; 4.615      ;
; 2.712 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.596     ; 4.609      ;
; 2.738 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.936     ; 4.243      ;
; 2.753 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.602     ; 4.562      ;
; 2.754 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.602     ; 4.561      ;
; 2.761 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.927     ; 4.229      ;
; 2.775 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.587     ; 4.555      ;
; 2.825 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.600     ; 4.492      ;
; 2.826 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.600     ; 4.491      ;
; 2.915 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 4.412      ;
; 2.919 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.935     ; 4.063      ;
; 3.005 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 4.319      ;
; 3.063 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.602     ; 4.252      ;
; 3.135 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.600     ; 4.182      ;
; 3.735 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.691     ; 3.491      ;
; 3.744 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.691     ; 3.482      ;
; 4.011 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.691     ; 3.215      ;
; 4.014 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.691     ; 3.212      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.230 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.305      ; 2.441      ;
; -0.181 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.371      ; 2.566      ;
; 0.172  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.342      ; 1.191      ;
; 0.205  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.342      ; 1.224      ;
; 0.208  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.099      ; 0.984      ;
; 0.231  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.342      ; 1.250      ;
; 0.263  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.371      ; 2.510      ;
; 0.348  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.305      ; 2.519      ;
; 0.359  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.577      ;
; 0.381  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.039      ; 0.577      ;
; 0.385  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.038      ; 0.580      ;
; 0.618  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.836      ;
; 0.766  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.984      ;
; 0.990  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 1.208      ;
; 1.063  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.001      ; 0.741      ;
; 1.063  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.001      ; 0.741      ;
; 1.116  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 1.334      ;
; 1.997  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.234     ; 0.920      ;
; 2.221  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.127      ; 2.025      ;
; 2.292  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.174     ; 0.795      ;
; 2.422  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.174     ; 0.925      ;
; 2.540  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.174     ; 1.043      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                   ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.165 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.838      ; 3.049      ;
; 0.378  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.838      ; 3.092      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.036 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 1.177      ; 1.497      ;
; 0.510  ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 1.177      ; 1.543      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; -0.014 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.210      ; 1.562      ;
; 0.513  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.210      ; 1.589      ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.006 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.940      ; 1.302      ;
; 0.551 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.940      ; 1.347      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.018 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.794      ; 1.168      ;
; 0.555 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.794      ; 1.205      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.036 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.782      ; 1.174      ;
; 0.574 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.782      ; 1.212      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.057 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.967      ; 1.390      ;
; 0.625 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.967      ; 1.458      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.580      ;
; 0.376 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.594      ;
; 0.925 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 0.778      ;
; 0.934 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 0.787      ;
; 0.940 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 0.793      ;
; 0.949 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 0.802      ;
; 1.033 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.252      ;
; 1.109 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.328      ;
; 1.116 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.335      ;
; 1.169 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.022      ;
; 1.170 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.389      ;
; 1.170 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.389      ;
; 1.178 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.397      ;
; 1.229 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.082      ;
; 1.266 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.485      ;
; 1.283 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.136      ;
; 1.289 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.142      ;
; 1.289 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.142      ;
; 1.291 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.144      ;
; 1.295 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.148      ;
; 1.306 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.159      ;
; 1.320 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.177      ; 1.174      ;
; 1.371 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.224      ;
; 1.379 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.232      ;
; 1.433 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.286      ;
; 1.442 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.295      ;
; 1.466 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.177      ; 1.320      ;
; 1.483 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.336      ;
; 1.491 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.344      ;
; 1.491 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.710      ;
; 1.494 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.713      ;
; 1.494 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.713      ;
; 1.531 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.384      ;
; 1.531 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.384      ;
; 1.546 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.399      ;
; 1.547 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.063      ; 1.767      ;
; 1.548 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.401      ;
; 1.549 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.402      ;
; 1.549 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.402      ;
; 1.551 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.404      ;
; 1.554 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.407      ;
; 1.554 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.407      ;
; 1.602 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.177      ; 1.456      ;
; 1.607 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.177      ; 1.461      ;
; 1.620 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.839      ;
; 1.623 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.842      ;
; 1.623 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.842      ;
; 1.668 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.177      ; 1.522      ;
; 1.673 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.526      ;
; 1.676 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.529      ;
; 1.676 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.529      ;
; 1.676 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.063      ; 1.896      ;
; 1.729 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.177      ; 1.583      ;
; 1.751 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.604      ;
; 1.751 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.604      ;
; 1.751 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.969      ;
; 1.756 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.609      ;
; 1.759 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.612      ;
; 1.759 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.176      ; 1.612      ;
; 1.795 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 2.014      ;
; 1.812 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.177      ; 1.666      ;
; 1.840 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 2.058      ;
; 1.840 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 2.058      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.594      ;
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.481 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.699      ;
; 0.481 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.699      ;
; 0.482 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.700      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.770      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.772      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.774      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.774      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.774      ;
; 0.557 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.775      ;
; 0.557 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.775      ;
; 0.557 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.775      ;
; 0.557 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.775      ;
; 0.557 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.775      ;
; 0.558 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.776      ;
; 0.580 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.789      ;
; 0.581 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.790      ;
; 0.584 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.793      ;
; 0.587 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.796      ;
; 0.587 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 0.796      ;
; 0.616 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.834      ;
; 0.617 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.835      ;
; 0.618 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.836      ;
; 0.618 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.828      ;
; 0.620 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.838      ;
; 0.621 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.831      ;
; 0.623 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.833      ;
; 0.623 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.833      ;
; 0.625 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.835      ;
; 0.625 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.835      ;
; 0.627 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.837      ;
; 0.628 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.838      ;
; 0.634 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.852      ;
; 0.638 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.856      ;
; 0.640 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.858      ;
; 0.644 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.862      ;
; 0.644 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.862      ;
; 0.645 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.863      ;
; 0.646 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.864      ;
; 0.646 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.864      ;
; 0.647 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.865      ;
; 0.647 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.865      ;
; 0.651 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.869      ;
; 0.652 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.870      ;
; 0.688 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.907      ;
; 0.746 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.956      ;
; 0.748 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.958      ;
; 0.749 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.959      ;
; 0.752 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.962      ;
; 0.753 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.963      ;
; 0.755 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.965      ;
; 0.756 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.966      ;
; 0.758 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.033      ; 0.968      ;
; 0.796 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.014      ;
; 0.815 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 1.024      ;
; 0.820 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 1.029      ;
; 0.847 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.064      ;
; 0.857 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.074      ;
; 0.858 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.075      ;
; 0.858 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.075      ;
; 0.859 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.076      ;
; 0.860 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.077      ;
; 0.860 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.077      ;
; 0.862 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.079      ;
; 0.862 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.079      ;
; 0.864 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.081      ;
; 0.865 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 1.074      ;
; 0.869 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 1.078      ;
; 0.871 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.032      ; 1.080      ;
; 0.875 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.093      ;
; 0.875 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.092      ;
; 0.878 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.095      ;
; 0.879 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.096      ;
; 0.881 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.098      ;
; 0.881 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.060      ; 1.098      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                            ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.377 ; CAPdiez:CAP10|v_count[9]        ; CAPdiez:CAP10|v_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.596      ;
; 0.391 ; GeoLoc:Geo_Loc|h_match_count[5] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.610      ;
; 0.538 ; CAPdiez:CAP10|RAM_adr[10]       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.665      ; 0.910      ;
; 0.542 ; CAPdiez:CAP10|RAM_adr[7]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.665      ; 0.914      ;
; 0.546 ; CAPdiez:CAP10|RAM_adr[5]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.665      ; 0.918      ;
; 0.551 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.665      ; 0.923      ;
; 0.552 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.665      ; 0.924      ;
; 0.559 ; CAPdiez:CAP10|RAM_adr[3]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.665      ; 0.931      ;
; 0.560 ; CAPdiez:CAP10|RAM_adr[0]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.665      ; 0.932      ;
; 0.567 ; CAPdiez:CAP10|RAM_adr[1]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.665      ; 0.939      ;
; 0.568 ; CAPdiez:CAP10|RAM_adr[1]        ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; CAPdiez:CAP10|RAM_adr[9]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.665      ; 0.941      ;
; 0.570 ; GeoLoc:Geo_Loc|h_match_count[3] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; GeoLoc:Geo_Loc|h_match_count[1] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; CAPdiez:CAP10|RAM_adr[2]        ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 0.791      ;
; 0.572 ; CAPdiez:CAP10|RAM_adr[12]       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; CAPdiez:CAP10|RAM_adr[4]        ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 0.792      ;
; 0.573 ; GeoLoc:Geo_Loc|h_match_count[2] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; CAPdiez:CAP10|RAM_adr[10]       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 0.793      ;
; 0.574 ; GeoLoc:Geo_Loc|h_match_count[4] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.793      ;
; 0.576 ; CAPdiez:CAP10|h_count[7]        ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.795      ;
; 0.577 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; CAPdiez:CAP10|h_count[5]        ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.796      ;
; 0.579 ; CAPdiez:CAP10|v_count[3]        ; CAPdiez:CAP10|v_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.798      ;
; 0.582 ; CAPdiez:CAP10|v_count[4]        ; CAPdiez:CAP10|v_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.801      ;
; 0.582 ; CAPdiez:CAP10|v_count[2]        ; CAPdiez:CAP10|v_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.801      ;
; 0.586 ; CAPdiez:CAP10|RAM_adr[3]        ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 0.806      ;
; 0.587 ; CAPdiez:CAP10|RAM_adr[11]       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 0.807      ;
; 0.587 ; CAPdiez:CAP10|RAM_adr[5]        ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 0.807      ;
; 0.588 ; CAPdiez:CAP10|RAM_adr[6]        ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 0.808      ;
; 0.589 ; CAPdiez:CAP10|RAM_adr[11]       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.665      ; 0.961      ;
; 0.589 ; CAPdiez:CAP10|RAM_adr[9]        ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 0.809      ;
; 0.590 ; CAPdiez:CAP10|RAM_adr[7]        ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 0.810      ;
; 0.590 ; CAPdiez:CAP10|RAM_adr[0]        ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 0.810      ;
; 0.590 ; CAPdiez:CAP10|h_count[4]        ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.809      ;
; 0.592 ; GeoLoc:Geo_Loc|h_match_count[0] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.811      ;
; 0.596 ; CAPdiez:CAP10|v_count[0]        ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.815      ;
; 0.597 ; CAPdiez:CAP10|h_count[9]        ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.816      ;
; 0.678 ; GeoLoc:Geo_Loc|h_match_count[2] ; GeoLoc:Geo_Loc|max_match[2]                                                                                  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.897      ;
; 0.712 ; CAPdiez:CAP10|h_count[3]        ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.931      ;
; 0.721 ; CAPdiez:CAP10|h_count[1]        ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.940      ;
; 0.723 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.942      ;
; 0.723 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.942      ;
; 0.723 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.942      ;
; 0.745 ; CAPdiez:CAP10|RAM_adr[11]       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.655      ; 1.107      ;
; 0.745 ; CAPdiez:CAP10|h_count[0]        ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.964      ;
; 0.770 ; CAPdiez:CAP10|RAM_adr[5]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.655      ; 1.132      ;
; 0.770 ; CAPdiez:CAP10|RAM_adr[9]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.655      ; 1.132      ;
; 0.774 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.655      ; 1.136      ;
; 0.791 ; CAPdiez:CAP10|RAM_adr[9]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.661      ; 1.159      ;
; 0.796 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.661      ; 1.164      ;
; 0.805 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.175      ;
; 0.812 ; CAPdiez:CAP10|RAM_adr[5]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.187      ;
; 0.814 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.189      ;
; 0.819 ; GeoLoc:Geo_Loc|h_match_count[0] ; GeoLoc:Geo_Loc|max_match[0]                                                                                  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.038      ;
; 0.820 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.661      ; 1.188      ;
; 0.823 ; CAPdiez:CAP10|RAM_adr[7]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.198      ;
; 0.825 ; CAPdiez:CAP10|RAM_adr[4]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.200      ;
; 0.827 ; CAPdiez:CAP10|RAM_adr[5]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.200      ;
; 0.828 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.198      ;
; 0.830 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.661      ; 1.198      ;
; 0.832 ; CAPdiez:CAP10|RAM_adr[1]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.207      ;
; 0.832 ; CAPdiez:CAP10|RAM_adr[5]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.207      ;
; 0.833 ; CAPdiez:CAP10|RAM_adr[1]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.208      ;
; 0.834 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.207      ;
; 0.834 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.209      ;
; 0.834 ; CAPdiez:CAP10|RAM_adr[4]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.661      ; 1.202      ;
; 0.835 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.209      ;
; 0.835 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.209      ;
; 0.835 ; CAPdiez:CAP10|RAM_adr[4]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.208      ;
; 0.835 ; CAPdiez:CAP10|RAM_adr[4]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.210      ;
; 0.837 ; CAPdiez:CAP10|RAM_adr[10]       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.210      ;
; 0.838 ; CAPdiez:CAP10|RAM_adr[12]       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.208      ;
; 0.838 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.213      ;
; 0.838 ; CAPdiez:CAP10|RAM_adr[4]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.658      ; 1.203      ;
; 0.840 ; CAPdiez:CAP10|RAM_adr[10]       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.210      ;
; 0.842 ; CAPdiez:CAP10|RAM_adr[0]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.217      ;
; 0.842 ; CAPdiez:CAP10|RAM_adr[1]        ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.063      ; 1.062      ;
; 0.843 ; GeoLoc:Geo_Loc|h_match_count[1] ; GeoLoc:Geo_Loc|max_match[1]                                                                                  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; CAPdiez:CAP10|RAM_adr[3]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.213      ;
; 0.843 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.661      ; 1.211      ;
; 0.844 ; GeoLoc:Geo_Loc|h_match_count[1] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; CAPdiez:CAP10|RAM_adr[4]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.218      ;
; 0.845 ; GeoLoc:Geo_Loc|h_match_count[3] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.658      ; 1.210      ;
; 0.846 ; CAPdiez:CAP10|RAM_adr[3]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.220      ;
; 0.848 ; CAPdiez:CAP10|RAM_adr[1]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.222      ;
; 0.848 ; CAPdiez:CAP10|RAM_adr[3]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.661      ; 1.216      ;
; 0.851 ; CAPdiez:CAP10|RAM_adr[0]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.225      ;
; 0.851 ; CAPdiez:CAP10|RAM_adr[3]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.226      ;
; 0.851 ; CAPdiez:CAP10|RAM_adr[3]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.226      ;
; 0.852 ; CAPdiez:CAP10|v_count[8]        ; CAPdiez:CAP10|v_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.071      ;
; 0.852 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.071      ;
; 0.853 ; CAPdiez:CAP10|v_count[3]        ; CAPdiez:CAP10|v_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.072      ;
; 0.854 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.227      ;
; 0.855 ; CAPdiez:CAP10|RAM_adr[0]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.225      ;
; 0.855 ; CAPdiez:CAP10|RAM_adr[10]       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.230      ;
; 0.856 ; CAPdiez:CAP10|RAM_adr[5]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.230      ;
; 0.856 ; CAPdiez:CAP10|RAM_adr[9]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.229      ;
; 0.856 ; CAPdiez:CAP10|RAM_adr[10]       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.231      ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.395 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.613      ;
; 0.397 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.615      ;
; 0.404 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.622      ;
; 0.543 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.785      ;
; 0.567 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.809      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.789      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.791      ;
; 0.574 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.791      ;
; 0.575 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.576 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.793      ;
; 0.576 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.793      ;
; 0.579 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.583 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.589 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.806      ;
; 0.589 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.593 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.811      ;
; 0.602 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.820      ;
; 0.603 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.821      ;
; 0.644 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.862      ;
; 0.653 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.894      ;
; 0.673 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.891      ;
; 0.673 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.891      ;
; 0.673 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.892      ;
; 0.675 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.893      ;
; 0.725 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.967      ;
; 0.774 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.015      ;
; 0.788 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|h_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.006      ;
; 0.800 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.041      ;
; 0.809 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.027      ;
; 0.811 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.029      ;
; 0.817 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[1]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.033      ;
; 0.818 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.036      ;
; 0.819 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.035      ;
; 0.837 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.078      ;
; 0.839 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.057      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.848 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.065      ;
; 0.848 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.065      ;
; 0.848 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.065      ;
; 0.854 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.072      ;
; 0.855 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.073      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|h_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.080      ;
; 0.863 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.080      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[10]'                                                                                                     ;
+-------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                 ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+
; 1.603 ; GeoLoc:Geo_Loc|v_max_match[5] ; GeoLoc:Geo_Loc|Y_loc[5] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.621     ; 0.512      ;
; 1.604 ; GeoLoc:Geo_Loc|v_max_match[0] ; GeoLoc:Geo_Loc|Y_loc[0] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.622     ; 0.512      ;
; 1.604 ; GeoLoc:Geo_Loc|v_max_match[6] ; GeoLoc:Geo_Loc|Y_loc[6] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.622     ; 0.512      ;
; 1.605 ; GeoLoc:Geo_Loc|v_max_match[7] ; GeoLoc:Geo_Loc|Y_loc[7] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.623     ; 0.512      ;
; 1.611 ; GeoLoc:Geo_Loc|v_max_match[1] ; GeoLoc:Geo_Loc|Y_loc[1] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.629     ; 0.512      ;
; 1.614 ; GeoLoc:Geo_Loc|v_max_match[2] ; GeoLoc:Geo_Loc|Y_loc[2] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.632     ; 0.512      ;
; 1.615 ; GeoLoc:Geo_Loc|v_max_match[3] ; GeoLoc:Geo_Loc|Y_loc[3] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.633     ; 0.512      ;
; 1.616 ; GeoLoc:Geo_Loc|v_max_match[4] ; GeoLoc:Geo_Loc|Y_loc[4] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.634     ; 0.512      ;
+-------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.634 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.660     ; 1.469      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.574 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.654      ;
; -0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.647      ;
; -0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.647      ;
; -0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.647      ;
; -0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.647      ;
; -0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.647      ;
; -0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.647      ;
; -0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.647      ;
; -0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.647      ;
; -0.568 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.647      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.551 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.584      ; 1.630      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.469      ;
; -0.182 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.585      ; 1.262      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CAPdiez:CAP10|CAPclk'                                                                                ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                         ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[0]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[1]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[2]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[3]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[4]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[5]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[3]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[4]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[5]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[6]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[7]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[2]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[1]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.294 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[0]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.218      ;
; -0.219 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[0] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.143      ;
; -0.219 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[1] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.143      ;
; -0.219 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[2] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.143      ;
; -0.219 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[3] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.143      ;
; -0.219 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[4] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.143      ;
; -0.219 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[5] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.439      ; 3.143      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[0]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[1]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[2]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[3]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[4]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[5]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[3]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[4]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[5]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[6]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[7]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[2]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[1]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.523  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[0]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.901      ;
; 0.580  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[0] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.844      ;
; 0.580  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[1] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.844      ;
; 0.580  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[2] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.844      ;
; 0.580  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[3] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.844      ;
; 0.580  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[4] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.844      ;
; 0.580  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[5] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.439      ; 2.844      ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CAPdiez:CAP10|CAPclk'                                                                                 ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                         ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+
; -0.001 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[0] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.744      ;
; -0.001 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[1] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.744      ;
; -0.001 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[2] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.744      ;
; -0.001 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[3] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.744      ;
; -0.001 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[4] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.744      ;
; -0.001 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[5] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.744      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[0]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[1]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[2]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[3]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[4]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[5]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[3]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[4]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[5]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[6]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[7]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[2]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[1]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.053  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[0]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.558      ; 2.798      ;
; 0.786  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[0] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.031      ;
; 0.786  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[1] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.031      ;
; 0.786  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[2] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.031      ;
; 0.786  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[3] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.031      ;
; 0.786  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[4] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.031      ;
; 0.786  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[5] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.031      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[0]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[1]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[2]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[3]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[4]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[5]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[3]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[4]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[5]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[6]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[7]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[2]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[1]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
; 0.858  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[0]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.558      ; 3.103      ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.681 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.127      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 0.877 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.323      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.050 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.495      ;
; 1.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.499      ;
; 1.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.499      ;
; 1.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.499      ;
; 1.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.499      ;
; 1.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.499      ;
; 1.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.499      ;
; 1.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.499      ;
; 1.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.499      ;
; 1.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.768      ; 1.499      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 1.057 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.769      ; 1.503      ;
; 2.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.527     ; 1.323      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.141  ; 0.357        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.141  ; 0.357        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.141  ; 0.357        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.141  ; 0.357        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.141  ; 0.357        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; 0.141  ; 0.357        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.337  ; 0.337        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[4]|clk             ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[5]|clk             ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[0]|clk              ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[1]|clk              ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[2]|clk              ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[3]|clk              ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.455  ; 0.639        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.455  ; 0.639        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.455  ; 0.639        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.455  ; 0.639        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.455  ; 0.639        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; 0.455  ; 0.639        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[4]|clk             ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[5]|clk             ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[0]|clk              ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[1]|clk              ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[2]|clk              ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[3]|clk              ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.626  ; 0.626        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.626  ; 0.626        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[10]'                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]             ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[1]|datad  ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[0]|datad  ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[3]|datad  ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[5]|datad  ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[6]|datad  ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[7]|datad  ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[2]|datad  ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[4]|datad  ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]~input|o     ;
; 0.346  ; 0.346        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[1] ;
; 0.349  ; 0.349        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[0] ;
; 0.350  ; 0.350        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[3] ;
; 0.350  ; 0.350        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[5] ;
; 0.350  ; 0.350        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[6] ;
; 0.350  ; 0.350        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[7] ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[2] ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]~input|i     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]~input|i     ;
; 0.648  ; 0.648        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[4] ;
; 0.649  ; 0.649        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[2] ;
; 0.649  ; 0.649        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[3] ;
; 0.649  ; 0.649        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[6] ;
; 0.650  ; 0.650        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[5] ;
; 0.650  ; 0.650        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[7] ;
; 0.651  ; 0.651        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[0] ;
; 0.654  ; 0.654        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[1] ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]~input|o     ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[4]|datad  ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[2]|datad  ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[3]|datad  ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[6]|datad  ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[5]|datad  ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[7]|datad  ;
; 0.671  ; 0.671        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[0]|datad  ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[1]|datad  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                      ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.195  ; 0.411        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                               ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.312  ; 0.496        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.725 ; 4.909        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.875 ; 5.091        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.885 ; 4.885        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.113 ; 5.113        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.624 ; 9.854        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.624 ; 9.854        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.624 ; 9.854        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.625 ; 9.855        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.625 ; 9.855        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.625 ; 9.855        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.625 ; 9.855        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.625 ; 9.855        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.625 ; 9.855        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.625 ; 9.855        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.625 ; 9.855        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.625 ; 9.855        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.625 ; 9.855        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.625 ; 9.855        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.626 ; 9.856        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.627 ; 9.857        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.627 ; 9.857        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.627 ; 9.857        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.627 ; 9.857        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[0]                                                                                 ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 4.965  ; 5.535  ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 4.965  ; 5.535  ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 6.940  ; 7.514  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 6.940  ; 7.514  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 3.915  ; 4.357  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.066  ; 0.466  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; -0.339 ; 0.071  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; -0.251 ; 0.170  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; -0.364 ; 0.052  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; -0.421 ; -0.008 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; -0.344 ; 0.065  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; -0.379 ; 0.039  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.066  ; 0.466  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.001  ; 0.403  ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -4.673 ; -5.224 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -4.673 ; -5.224 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -3.201 ; -3.620 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -4.571 ; -5.121 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -3.201 ; -3.620 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.868  ; 0.464  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; 0.801  ; 0.409  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; 0.704  ; 0.293  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; 0.813  ; 0.406  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; 0.868  ; 0.464  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.806  ; 0.415  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.828  ; 0.419  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.400  ; 0.009  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.463  ; 0.070  ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-------------+---------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+--------+--------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 2.153  ;        ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 2.153  ;        ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;        ; 2.102  ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;        ; 2.102  ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 5.589  ; 5.665  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.874  ; 4.972  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.379  ; 5.410  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 5.099  ; 5.191  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 5.589  ; 5.665  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 5.649  ; 5.672  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 5.494  ; 5.639  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.649  ; 5.672  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 5.478  ; 5.555  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 5.358  ; 5.413  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.222  ; 5.246  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 5.598  ; 5.678  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 4.947  ; 5.010  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 5.271  ; 5.392  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.598  ; 5.678  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 5.308  ; 5.420  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 4.461  ; 4.567  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0_D[*]   ; GPIO1_D[10]                     ; 11.657 ; 11.751 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[0]  ; GPIO1_D[10]                     ; 11.429 ; 11.529 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[2]  ; GPIO1_D[10]                     ; 11.017 ; 10.892 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[3]  ; GPIO1_D[10]                     ; 11.657 ; 11.751 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[4]  ; GPIO1_D[10]                     ; 10.016 ; 10.084 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[5]  ; GPIO1_D[10]                     ; 10.832 ; 10.929 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[6]  ; GPIO1_D[10]                     ; 7.845  ; 7.906  ; Fall       ; GPIO1_D[10]                                         ;
; HEX1_D[*]   ; GPIO1_D[10]                     ; 23.089 ; 23.075 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[0]  ; GPIO1_D[10]                     ; 23.071 ; 23.018 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[1]  ; GPIO1_D[10]                     ; 23.089 ; 23.075 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[2]  ; GPIO1_D[10]                     ; 23.032 ; 22.946 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[3]  ; GPIO1_D[10]                     ; 23.016 ; 22.996 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[4]  ; GPIO1_D[10]                     ; 23.039 ; 23.035 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[5]  ; GPIO1_D[10]                     ; 22.944 ; 22.914 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[6]  ; GPIO1_D[10]                     ; 22.702 ; 22.790 ; Fall       ; GPIO1_D[10]                                         ;
; HEX2_D[*]   ; GPIO1_D[10]                     ; 19.744 ; 19.725 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[0]  ; GPIO1_D[10]                     ; 19.439 ; 19.305 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[1]  ; GPIO1_D[10]                     ; 19.444 ; 19.476 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[2]  ; GPIO1_D[10]                     ; 19.535 ; 19.401 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[3]  ; GPIO1_D[10]                     ; 19.427 ; 19.313 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[4]  ; GPIO1_D[10]                     ; 19.278 ; 19.331 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[5]  ; GPIO1_D[10]                     ; 19.661 ; 19.528 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[6]  ; GPIO1_D[10]                     ; 19.744 ; 19.725 ; Fall       ; GPIO1_D[10]                                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;        ; 3.645  ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;        ; 3.645  ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 3.774  ;        ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 3.774  ;        ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.635  ; 5.629  ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.635  ; 5.629  ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.488  ; 5.381  ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.488  ; 5.381  ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 5.818  ; 5.840  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 5.818  ; 5.840  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 7.438  ; 7.536  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 7.438  ; 7.536  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.782 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.782 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.731 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.731 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 4.389 ; 4.484 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.389 ; 4.484 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 4.875 ; 4.904 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 4.606 ; 4.694 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 5.075 ; 5.148 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 4.855 ; 4.906 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 4.985 ; 5.125 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.134 ; 5.155 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 4.969 ; 5.043 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 4.855 ; 4.906 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 4.724 ; 4.746 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 4.460 ; 4.520 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 4.460 ; 4.520 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 4.771 ; 4.886 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.084 ; 5.161 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 4.807 ; 4.914 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 3.993 ; 4.094 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0_D[*]   ; GPIO1_D[10]                     ; 7.199 ; 7.195 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[0]  ; GPIO1_D[10]                     ; 8.115 ; 8.125 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[2]  ; GPIO1_D[10]                     ; 7.641 ; 7.566 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[3]  ; GPIO1_D[10]                     ; 8.334 ; 8.338 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[4]  ; GPIO1_D[10]                     ; 8.020 ; 8.031 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[5]  ; GPIO1_D[10]                     ; 7.580 ; 7.510 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[6]  ; GPIO1_D[10]                     ; 7.199 ; 7.195 ; Fall       ; GPIO1_D[10]                                         ;
; HEX1_D[*]   ; GPIO1_D[10]                     ; 9.208 ; 9.304 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[0]  ; GPIO1_D[10]                     ; 9.553 ; 9.508 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[1]  ; GPIO1_D[10]                     ; 9.568 ; 9.490 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[2]  ; GPIO1_D[10]                     ; 9.557 ; 9.438 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[3]  ; GPIO1_D[10]                     ; 9.505 ; 9.475 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[4]  ; GPIO1_D[10]                     ; 9.488 ; 9.502 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[5]  ; GPIO1_D[10]                     ; 9.439 ; 9.428 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[6]  ; GPIO1_D[10]                     ; 9.208 ; 9.304 ; Fall       ; GPIO1_D[10]                                         ;
; HEX2_D[*]   ; GPIO1_D[10]                     ; 6.905 ; 6.850 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[0]  ; GPIO1_D[10]                     ; 6.914 ; 6.850 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[1]  ; GPIO1_D[10]                     ; 7.163 ; 7.120 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[2]  ; GPIO1_D[10]                     ; 7.227 ; 7.126 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[3]  ; GPIO1_D[10]                     ; 6.905 ; 6.863 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[4]  ; GPIO1_D[10]                     ; 6.978 ; 7.005 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[5]  ; GPIO1_D[10]                     ; 7.163 ; 7.169 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[6]  ; GPIO1_D[10]                     ; 7.216 ; 7.322 ; Fall       ; GPIO1_D[10]                                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.580 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.580 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 3.707 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 3.707 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.484 ; 5.477 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.484 ; 5.477 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.343 ; 5.240 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.343 ; 5.240 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 5.644 ; 5.652 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 5.644 ; 5.652 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 7.220 ; 7.314 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 7.220 ; 7.314 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.633 ;    ;    ; 7.047 ;
; SW[3]      ; GPIO0_D[4]  ; 7.122 ;    ;    ; 7.623 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.474 ;    ;    ; 6.875 ;
; SW[3]      ; GPIO0_D[4]  ; 6.944 ;    ;    ; 7.428 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 67.42 MHz  ; 67.42 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 177.75 MHz ; 177.75 MHz      ; CAPdiez:CAP10|CAPclk                                ;                                                               ;
; 222.02 MHz ; 222.02 MHz      ; div800k:DIV800|Qaux[5]                              ;                                                               ;
; 285.55 MHz ; 250.0 MHz       ; GPIO1_D[8]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 513.35 MHz ; 500.0 MHz       ; SCCBdrive:SCCBdriver|clk400data                     ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -3.546 ; -347.656      ;
; div800k:DIV800|Qaux[5]                              ; -1.752 ; -4.291        ;
; GPIO1_D[10]                                         ; -1.337 ; -10.627       ;
; GPIO1_D[8]                                          ; -1.251 ; -6.052        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.948 ; -15.783       ;
; div800k:DIV800|Qaux[4]                              ; 0.096  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.121  ; 0.000         ;
; CLOCK_50                                            ; 0.170  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.226  ; 0.000         ;
; div800k:DIV800|Qaux[1]                              ; 0.243  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.248  ; 0.000         ;
; div800k:DIV800|Qaux[0]                              ; 0.268  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 2.516  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -0.213 ; -0.213        ;
; div800k:DIV800|Qaux[5]                              ; -0.158 ; -0.283        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -0.037 ; -0.037        ;
; div800k:DIV800|Qaux[0]                              ; -0.037 ; -0.037        ;
; div800k:DIV800|Qaux[2]                              ; -0.021 ; -0.021        ;
; div800k:DIV800|Qaux[1]                              ; 0.006  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.022  ; 0.000         ;
; div800k:DIV800|Qaux[4]                              ; 0.023  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.312  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.337  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                     ; 0.340  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.352  ; 0.000         ;
; GPIO1_D[10]                                         ; 1.404  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.412 ; -23.943       ;
; CAPdiez:CAP10|CAPclk            ; -0.259 ; -4.802        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; CAPdiez:CAP10|CAPclk            ; 0.059 ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data ; 0.689 ; 0.000         ;
+---------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; GPIO1_D[8]                                          ; -3.000 ; -21.000       ;
; GPIO1_D[10]                                         ; -3.000 ; -3.000        ;
; CAPdiez:CAP10|CAPclk                                ; -2.174 ; -265.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                              ; -1.000 ; -8.000        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[0]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                              ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.483  ; 0.000         ;
; CLOCK_50                                            ; 4.670  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.651  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                     ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                     ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.546 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 2.111      ;
; -3.546 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 2.111      ;
; -3.546 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 2.111      ;
; -3.546 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 2.111      ;
; -3.546 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 2.111      ;
; -3.546 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 2.111      ;
; -3.435 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 2.000      ;
; -3.435 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 2.000      ;
; -3.435 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 2.000      ;
; -3.435 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 2.000      ;
; -3.435 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 2.000      ;
; -3.435 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 2.000      ;
; -3.319 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 1.884      ;
; -3.319 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 1.884      ;
; -3.319 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 1.884      ;
; -3.319 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 1.884      ;
; -3.319 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 1.884      ;
; -3.319 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 1.884      ;
; -3.315 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.649     ; 2.176      ;
; -3.261 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 1.826      ;
; -3.261 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 1.826      ;
; -3.261 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 1.826      ;
; -3.261 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 1.826      ;
; -3.261 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 1.826      ;
; -3.261 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.920     ; 1.826      ;
; -3.213 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.656     ; 2.067      ;
; -3.212 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.648     ; 2.074      ;
; -3.205 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.651     ; 2.064      ;
; -3.203 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.643     ; 2.070      ;
; -3.198 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.639     ; 2.069      ;
; -3.196 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.633     ; 2.073      ;
; -3.185 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.648     ; 2.047      ;
; -3.159 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.650     ; 2.019      ;
; -3.093 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.634     ; 1.969      ;
; -3.092 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.639     ; 1.963      ;
; -3.078 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.630     ; 1.958      ;
; -3.077 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.653     ; 1.934      ;
; -3.041 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.647     ; 1.904      ;
; -3.037 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.640     ; 1.907      ;
; -3.035 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.653     ; 1.892      ;
; -3.034 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.638     ; 1.906      ;
; -3.029 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.653     ; 1.886      ;
; -3.025 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.640     ; 1.895      ;
; -3.011 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.629     ; 1.892      ;
; -2.996 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.645     ; 1.861      ;
; -2.970 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.642     ; 1.838      ;
; -2.970 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.641     ; 1.839      ;
; -2.970 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.653     ; 1.827      ;
; -2.952 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.644     ; 1.818      ;
; -2.926 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.651     ; 1.785      ;
; -2.908 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.856      ;
; -2.908 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.856      ;
; -2.908 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.856      ;
; -2.908 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.856      ;
; -2.908 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.856      ;
; -2.908 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.856      ;
; -2.908 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.856      ;
; -2.908 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.856      ;
; -2.908 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.856      ;
; -2.908 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.856      ;
; -2.908 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.856      ;
; -2.908 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.856      ;
; -2.905 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.853      ;
; -2.902 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.850      ;
; -2.902 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.850      ;
; -2.902 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.850      ;
; -2.902 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.850      ;
; -2.902 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.850      ;
; -2.902 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.850      ;
; -2.902 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.850      ;
; -2.902 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.850      ;
; -2.902 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.850      ;
; -2.902 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.850      ;
; -2.902 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.850      ;
; -2.902 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.850      ;
; -2.899 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.847      ;
; -2.834 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.782      ;
; -2.834 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.782      ;
; -2.834 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.782      ;
; -2.834 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.782      ;
; -2.834 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.782      ;
; -2.834 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.782      ;
; -2.834 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.782      ;
; -2.834 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.782      ;
; -2.834 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.782      ;
; -2.834 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.782      ;
; -2.834 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.782      ;
; -2.834 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.782      ;
; -2.831 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.779      ;
; -2.790 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.645     ; 1.655      ;
; -2.740 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.641     ; 1.609      ;
; -2.717 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.665      ;
; -2.717 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.665      ;
; -2.717 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.665      ;
; -2.717 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.665      ;
; -2.717 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.665      ;
; -2.717 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.665      ;
; -2.717 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.665      ;
; -2.717 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.665      ;
; -2.717 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.047     ; 3.665      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.752 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.202     ; 1.045      ;
; -1.642 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.202     ; 0.935      ;
; -1.561 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.202     ; 0.854      ;
; -1.457 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.005     ; 1.947      ;
; -1.210 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.251     ; 0.954      ;
; -0.379 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.320      ;
; -0.353 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.103     ; 0.745      ;
; -0.350 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.103     ; 0.742      ;
; -0.238 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.179      ;
; -0.029 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.970      ;
; 0.058  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.883      ;
; 0.220  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.052      ; 1.327      ;
; 0.278  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.963      ; 2.370      ;
; 0.299  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.012      ; 2.388      ;
; 0.354  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.052      ; 1.193      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.583      ;
; 0.360  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.052      ; 1.187      ;
; 0.378  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.034     ; 0.583      ;
; 0.378  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.034     ; 0.583      ;
; 0.379  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.562      ;
; 0.421  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.893      ; 0.967      ;
; 0.737  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.012      ; 2.450      ;
; 0.812  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.963      ; 2.336      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[10]'                                                                                                      ;
+--------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                 ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+
; -1.337 ; GeoLoc:Geo_Loc|v_max_match[4] ; GeoLoc:Geo_Loc|Y_loc[4] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.638     ; 0.491      ;
; -1.336 ; GeoLoc:Geo_Loc|v_max_match[2] ; GeoLoc:Geo_Loc|Y_loc[2] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.637     ; 0.491      ;
; -1.332 ; GeoLoc:Geo_Loc|v_max_match[3] ; GeoLoc:Geo_Loc|Y_loc[3] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.637     ; 0.491      ;
; -1.330 ; GeoLoc:Geo_Loc|v_max_match[1] ; GeoLoc:Geo_Loc|Y_loc[1] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.634     ; 0.491      ;
; -1.328 ; GeoLoc:Geo_Loc|v_max_match[0] ; GeoLoc:Geo_Loc|Y_loc[0] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.627     ; 0.491      ;
; -1.324 ; GeoLoc:Geo_Loc|v_max_match[7] ; GeoLoc:Geo_Loc|Y_loc[7] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.628     ; 0.491      ;
; -1.321 ; GeoLoc:Geo_Loc|v_max_match[6] ; GeoLoc:Geo_Loc|Y_loc[6] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.626     ; 0.491      ;
; -1.319 ; GeoLoc:Geo_Loc|v_max_match[5] ; GeoLoc:Geo_Loc|Y_loc[5] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.625     ; 0.491      ;
+--------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                         ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.251 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.088      ; 1.834      ;
; -1.217 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.799      ;
; -1.216 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.798      ;
; -1.199 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.781      ;
; -1.182 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 2.122      ;
; -1.181 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 2.121      ;
; -1.046 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.628      ;
; -1.045 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.627      ;
; -1.039 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.980      ;
; -1.029 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.969      ;
; -1.020 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.088      ; 1.603      ;
; -1.005 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.587      ;
; -1.004 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.586      ;
; -0.987 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.569      ;
; -0.978 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.919      ;
; -0.963 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.903      ;
; -0.962 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.902      ;
; -0.949 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.088      ; 1.532      ;
; -0.945 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.885      ;
; -0.934 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.516      ;
; -0.933 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.515      ;
; -0.916 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.498      ;
; -0.901 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.088      ; 1.484      ;
; -0.886 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.468      ;
; -0.885 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.467      ;
; -0.883 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.088      ; 1.466      ;
; -0.868 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.450      ;
; -0.868 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.450      ;
; -0.867 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.449      ;
; -0.850 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.432      ;
; -0.846 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.428      ;
; -0.843 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.425      ;
; -0.842 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.424      ;
; -0.836 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.418      ;
; -0.829 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.770      ;
; -0.814 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.754      ;
; -0.813 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.753      ;
; -0.796 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.736      ;
; -0.713 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.088      ; 1.296      ;
; -0.690 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.272      ;
; -0.648 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.230      ;
; -0.634 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.088      ; 1.217      ;
; -0.620 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.202      ;
; -0.620 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.560      ;
; -0.618 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.200      ;
; -0.605 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.187      ;
; -0.575 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.157      ;
; -0.570 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.152      ;
; -0.541 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.123      ;
; -0.524 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 1.106      ;
; -0.513 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.453      ;
; -0.500 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.440      ;
; -0.498 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.438      ;
; -0.496 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.436      ;
; -0.455 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.395      ;
; -0.415 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 0.997      ;
; -0.359 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.299      ;
; -0.323 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 0.905      ;
; -0.303 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 0.885      ;
; -0.264 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 0.846      ;
; -0.204 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.087      ; 0.786      ;
; 0.329  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.611      ;
; 0.329  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.611      ;
; 0.357  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.583      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.948 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.195     ; 0.748      ;
; -0.809 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.195     ; 0.609      ;
; -0.724 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.664      ;
; -0.668 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.608      ;
; -0.653 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.593      ;
; -0.652 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.592      ;
; -0.651 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.591      ;
; -0.650 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.590      ;
; -0.632 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.572      ;
; -0.631 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.571      ;
; -0.630 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.570      ;
; -0.629 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.569      ;
; -0.597 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.537      ;
; -0.597 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.537      ;
; -0.593 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.533      ;
; -0.592 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.532      ;
; -0.587 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.527      ;
; -0.518 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.458      ;
; -0.514 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.454      ;
; -0.450 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.390      ;
; -0.446 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.386      ;
; -0.445 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.385      ;
; -0.268 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 1.104      ;
; -0.266 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 1.102      ;
; -0.261 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 1.097      ;
; -0.251 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 1.087      ;
; -0.250 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.190      ;
; -0.227 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.168      ;
; -0.213 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 1.049      ;
; -0.207 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 1.043      ;
; -0.200 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.140      ;
; -0.200 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.140      ;
; -0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.136      ;
; -0.176 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.117      ;
; -0.153 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.989      ;
; -0.151 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.987      ;
; -0.150 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.986      ;
; -0.148 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.984      ;
; -0.146 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.086      ;
; -0.146 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.086      ;
; -0.145 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.981      ;
; -0.142 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.082      ;
; -0.142 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.978      ;
; -0.141 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.081      ;
; -0.136 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.076      ;
; -0.134 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.074      ;
; -0.133 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.073      ;
; -0.132 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.072      ;
; -0.131 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.071      ;
; -0.125 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.961      ;
; -0.121 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.957      ;
; -0.119 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.059      ;
; -0.117 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.057      ;
; -0.117 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.057      ;
; -0.117 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.057      ;
; -0.116 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.056      ;
; -0.116 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.056      ;
; -0.115 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.055      ;
; -0.114 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.054      ;
; -0.111 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.051      ;
; -0.108 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.048      ;
; -0.100 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.040      ;
; -0.008 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.844      ;
; -0.004 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.840      ;
; -0.002 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.838      ;
; 0.002  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.834      ;
; 0.002  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.834      ;
; 0.002  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.834      ;
; 0.009  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.827      ;
; 0.009  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.827      ;
; 0.040  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.796      ;
; 0.046  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.790      ;
; 0.050  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.786      ;
; 0.050  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.786      ;
; 0.052  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.159     ; 0.784      ;
; 0.057  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.883      ;
; 0.057  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.883      ;
; 0.058  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.882      ;
; 0.058  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.882      ;
; 0.059  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.881      ;
; 0.059  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.881      ;
; 0.060  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.880      ;
; 0.061  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.879      ;
; 0.061  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.879      ;
; 0.061  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.880      ;
; 0.062  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.878      ;
; 0.062  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.878      ;
; 0.062  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.878      ;
; 0.063  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.877      ;
; 0.063  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.877      ;
; 0.063  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.877      ;
; 0.064  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.876      ;
; 0.064  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.877      ;
; 0.064  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.876      ;
; 0.074  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.867      ;
; 0.087  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.853      ;
; 0.088  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.852      ;
; 0.089  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.852      ;
; 0.090  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.851      ;
; 0.091  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.849      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.096 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.839      ; 1.428      ;
; 0.669 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.839      ; 1.355      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.121 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.812      ; 1.386      ;
; 0.640 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.812      ; 1.367      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.170 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 2.527      ; 3.032      ;
; 0.688 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 2.527      ; 3.014      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.226 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.666      ; 1.135      ;
; 0.765 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.666      ; 1.096      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.243 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.676      ; 1.128      ;
; 0.781 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.676      ; 1.090      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.248 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.052      ; 1.489      ;
; 0.774 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.052      ; 1.463      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.268 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 1.016      ; 1.443      ;
; 0.799 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 1.016      ; 1.412      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 2.516 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.311     ; 5.090      ;
; 2.571 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.315     ; 5.031      ;
; 2.654 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.311     ; 4.952      ;
; 2.709 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.315     ; 4.893      ;
; 2.732 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.610     ; 4.575      ;
; 2.767 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 4.533      ;
; 2.794 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.609     ; 4.514      ;
; 2.812 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.615     ; 4.490      ;
; 2.815 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.615     ; 4.487      ;
; 2.838 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.321     ; 4.758      ;
; 2.854 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.608     ; 4.455      ;
; 2.857 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.608     ; 4.452      ;
; 2.869 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.620     ; 4.428      ;
; 2.880 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.317     ; 4.720      ;
; 2.880 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.311     ; 4.726      ;
; 2.887 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.619     ; 4.411      ;
; 2.891 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.713      ;
; 2.930 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.311     ; 4.676      ;
; 2.931 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.321     ; 4.665      ;
; 2.940 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.323     ; 4.654      ;
; 2.943 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.612     ; 4.362      ;
; 2.949 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 4.351      ;
; 2.950 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 4.350      ;
; 2.954 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.610     ; 4.353      ;
; 2.969 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.613     ; 4.335      ;
; 2.969 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.613     ; 4.335      ;
; 2.984 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.620      ;
; 2.985 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.315     ; 4.617      ;
; 2.997 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.621     ; 4.299      ;
; 2.997 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.621     ; 4.299      ;
; 3.007 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.610     ; 4.300      ;
; 3.012 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.311     ; 4.594      ;
; 3.014 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.593      ;
; 3.018 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.317     ; 4.582      ;
; 3.029 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.323     ; 4.565      ;
; 3.033 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.323     ; 4.561      ;
; 3.042 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 4.258      ;
; 3.046 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.293     ; 4.578      ;
; 3.073 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.609     ; 4.235      ;
; 3.078 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.317     ; 4.522      ;
; 3.079 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.317     ; 4.521      ;
; 3.081 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.300     ; 4.536      ;
; 3.083 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.315     ; 4.519      ;
; 3.087 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.615     ; 4.215      ;
; 3.097 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.613     ; 4.207      ;
; 3.100 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.613     ; 4.204      ;
; 3.112 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.292     ; 4.513      ;
; 3.129 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.608     ; 4.180      ;
; 3.144 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.620     ; 4.153      ;
; 3.146 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.452      ;
; 3.147 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.451      ;
; 3.152 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.455      ;
; 3.153 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.323     ; 4.441      ;
; 3.162 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.619     ; 4.136      ;
; 3.183 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.303     ; 4.431      ;
; 3.185 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.315     ; 4.417      ;
; 3.189 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.622     ; 4.106      ;
; 3.201 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.302     ; 4.414      ;
; 3.206 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.321     ; 4.390      ;
; 3.220 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.387      ;
; 3.222 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.612     ; 4.083      ;
; 3.227 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.612     ; 4.078      ;
; 3.228 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.612     ; 4.077      ;
; 3.228 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.617     ; 4.072      ;
; 3.235 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.610     ; 4.072      ;
; 3.244 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.613     ; 4.060      ;
; 3.259 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.345      ;
; 3.261 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.295     ; 4.361      ;
; 3.272 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.621     ; 4.024      ;
; 3.272 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.293     ; 4.352      ;
; 3.291 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.311     ; 4.315      ;
; 3.294 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.317     ; 4.306      ;
; 3.306 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.298      ;
; 3.308 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.323     ; 4.286      ;
; 3.357 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.317     ; 4.243      ;
; 3.358 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.249      ;
; 3.364 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.620     ; 3.933      ;
; 3.367 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.620     ; 3.930      ;
; 3.372 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.613     ; 3.932      ;
; 3.422 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.176      ;
; 3.428 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.179      ;
; 3.432 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.323     ; 4.162      ;
; 3.444 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.160      ;
; 3.460 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.315     ; 4.142      ;
; 3.470 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.622     ; 3.825      ;
; 3.482 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 4.113      ;
; 3.483 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 4.112      ;
; 3.504 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.612     ; 3.801      ;
; 3.507 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.305     ; 4.105      ;
; 3.546 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.052      ;
; 3.547 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.051      ;
; 3.634 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 3.973      ;
; 3.639 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.620     ; 3.658      ;
; 3.720 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 3.884      ;
; 3.758 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 3.837      ;
; 3.825 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 3.773      ;
; 4.399 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.403     ; 3.115      ;
; 4.414 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.403     ; 3.100      ;
; 4.646 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.403     ; 2.868      ;
; 4.648 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.403     ; 2.866      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.213 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.616      ; 2.747      ;
; 0.327  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.616      ; 2.787      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.158 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.061      ; 2.237      ;
; -0.125 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.112      ; 2.331      ;
; 0.200  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.030      ; 0.894      ;
; 0.222  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.202      ; 1.088      ;
; 0.252  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.202      ; 1.118      ;
; 0.264  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.202      ; 1.130      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.325  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.112      ; 2.281      ;
; 0.333  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.034      ; 0.511      ;
; 0.341  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.034      ; 0.519      ;
; 0.368  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.061      ; 2.263      ;
; 0.556  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.754      ;
; 0.700  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.898      ;
; 0.902  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 1.100      ;
; 1.008  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.007      ; 0.679      ;
; 1.009  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.007      ; 0.680      ;
; 1.017  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 1.215      ;
; 1.791  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.099     ; 0.836      ;
; 2.080  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.105      ; 1.849      ;
; 2.105  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.052     ; 0.717      ;
; 2.218  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.052     ; 0.830      ;
; 2.322  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.052     ; 0.934      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                           ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; -0.037 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.111      ; 1.408      ;
; 0.490  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.111      ; 1.435      ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.037 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 1.074      ; 1.361      ;
; 0.494  ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 1.074      ; 1.392      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.021 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.862      ; 1.165      ;
; 0.521  ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.862      ; 1.207      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.006 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.720      ; 1.050      ;
; 0.545 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.720      ; 1.089      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.022 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.710      ; 1.056      ;
; 0.560 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.710      ; 1.094      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.023 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.890      ; 1.247      ;
; 0.592 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.890      ; 1.316      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.519      ;
; 0.340 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.539      ;
; 0.843 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 0.704      ;
; 0.849 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 0.710      ;
; 0.856 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 0.717      ;
; 0.864 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 0.725      ;
; 0.939 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.138      ;
; 1.006 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.205      ;
; 1.010 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.209      ;
; 1.046 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 0.907      ;
; 1.056 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.255      ;
; 1.057 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.256      ;
; 1.069 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.268      ;
; 1.114 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 0.975      ;
; 1.149 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.348      ;
; 1.154 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.015      ;
; 1.182 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.043      ;
; 1.182 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.043      ;
; 1.188 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.049      ;
; 1.188 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.049      ;
; 1.201 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.062      ;
; 1.208 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.069      ;
; 1.232 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.093      ;
; 1.241 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.102      ;
; 1.308 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.169      ;
; 1.309 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.170      ;
; 1.323 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.184      ;
; 1.346 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.207      ;
; 1.347 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.208      ;
; 1.353 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.552      ;
; 1.353 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.552      ;
; 1.356 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.555      ;
; 1.384 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.245      ;
; 1.384 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.245      ;
; 1.404 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.603      ;
; 1.405 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.266      ;
; 1.405 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.266      ;
; 1.408 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.269      ;
; 1.409 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.270      ;
; 1.409 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.270      ;
; 1.412 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.273      ;
; 1.419 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.280      ;
; 1.456 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.317      ;
; 1.460 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.321      ;
; 1.463 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.662      ;
; 1.463 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.662      ;
; 1.466 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.665      ;
; 1.514 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.713      ;
; 1.518 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.379      ;
; 1.525 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.386      ;
; 1.525 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.386      ;
; 1.528 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.389      ;
; 1.576 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.437      ;
; 1.593 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.454      ;
; 1.593 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.454      ;
; 1.596 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.457      ;
; 1.599 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.797      ;
; 1.602 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.463      ;
; 1.602 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.463      ;
; 1.632 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.830      ;
; 1.640 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.197      ; 1.501      ;
; 1.675 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.873      ;
; 1.675 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.873      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                             ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.337 ; CAPdiez:CAP10|v_count[9]        ; CAPdiez:CAP10|v_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.535      ;
; 0.348 ; GeoLoc:Geo_Loc|h_match_count[5] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.547      ;
; 0.512 ; GeoLoc:Geo_Loc|h_match_count[3] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; GeoLoc:Geo_Loc|h_match_count[1] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; CAPdiez:CAP10|RAM_adr[1]        ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.711      ;
; 0.515 ; CAPdiez:CAP10|RAM_adr[2]        ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; GeoLoc:Geo_Loc|h_match_count[2] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; CAPdiez:CAP10|RAM_adr[12]       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; GeoLoc:Geo_Loc|h_match_count[4] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; CAPdiez:CAP10|RAM_adr[10]       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; CAPdiez:CAP10|RAM_adr[4]        ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; CAPdiez:CAP10|h_count[7]        ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; CAPdiez:CAP10|h_count[5]        ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.717      ;
; 0.522 ; CAPdiez:CAP10|v_count[3]        ; CAPdiez:CAP10|v_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; CAPdiez:CAP10|v_count[4]        ; CAPdiez:CAP10|v_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.721      ;
; 0.524 ; CAPdiez:CAP10|v_count[2]        ; CAPdiez:CAP10|v_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.722      ;
; 0.528 ; CAPdiez:CAP10|RAM_adr[3]        ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.726      ;
; 0.529 ; CAPdiez:CAP10|RAM_adr[11]       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.727      ;
; 0.529 ; CAPdiez:CAP10|RAM_adr[5]        ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.727      ;
; 0.529 ; CAPdiez:CAP10|h_count[4]        ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; GeoLoc:Geo_Loc|h_match_count[0] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.729      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[6]        ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[0]        ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.728      ;
; 0.532 ; CAPdiez:CAP10|RAM_adr[9]        ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.730      ;
; 0.532 ; CAPdiez:CAP10|RAM_adr[7]        ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.730      ;
; 0.533 ; CAPdiez:CAP10|RAM_adr[10]       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.619      ; 0.841      ;
; 0.535 ; CAPdiez:CAP10|RAM_adr[7]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.619      ; 0.843      ;
; 0.535 ; CAPdiez:CAP10|h_count[9]        ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.734      ;
; 0.536 ; CAPdiez:CAP10|v_count[0]        ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.734      ;
; 0.541 ; CAPdiez:CAP10|RAM_adr[5]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.619      ; 0.849      ;
; 0.542 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.619      ; 0.850      ;
; 0.546 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.619      ; 0.854      ;
; 0.554 ; CAPdiez:CAP10|RAM_adr[3]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.619      ; 0.862      ;
; 0.555 ; CAPdiez:CAP10|RAM_adr[0]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.619      ; 0.863      ;
; 0.558 ; CAPdiez:CAP10|RAM_adr[1]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.619      ; 0.866      ;
; 0.564 ; CAPdiez:CAP10|RAM_adr[9]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.619      ; 0.872      ;
; 0.577 ; CAPdiez:CAP10|RAM_adr[11]       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.619      ; 0.885      ;
; 0.616 ; GeoLoc:Geo_Loc|h_match_count[2] ; GeoLoc:Geo_Loc|max_match[2]                                                                                  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.815      ;
; 0.652 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.850      ;
; 0.652 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.850      ;
; 0.653 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.851      ;
; 0.653 ; CAPdiez:CAP10|h_count[3]        ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.852      ;
; 0.657 ; CAPdiez:CAP10|h_count[1]        ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.856      ;
; 0.679 ; CAPdiez:CAP10|h_count[0]        ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.878      ;
; 0.731 ; CAPdiez:CAP10|RAM_adr[11]       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.610      ; 1.030      ;
; 0.750 ; CAPdiez:CAP10|RAM_adr[9]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.610      ; 1.049      ;
; 0.755 ; GeoLoc:Geo_Loc|h_match_count[0] ; GeoLoc:Geo_Loc|max_match[0]                                                                                  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; GeoLoc:Geo_Loc|h_match_count[3] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; CAPdiez:CAP10|v_count[8]        ; CAPdiez:CAP10|v_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.955      ;
; 0.758 ; GeoLoc:Geo_Loc|h_match_count[1] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; CAPdiez:CAP10|RAM_adr[5]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.610      ; 1.057      ;
; 0.758 ; CAPdiez:CAP10|RAM_adr[1]        ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.956      ;
; 0.760 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.610      ; 1.059      ;
; 0.763 ; GeoLoc:Geo_Loc|h_match_count[0] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; CAPdiez:CAP10|RAM_adr[0]        ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.961      ;
; 0.764 ; CAPdiez:CAP10|RAM_adr[2]        ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; GeoLoc:Geo_Loc|h_match_count[2] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; GeoLoc:Geo_Loc|h_match_count[4] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; CAPdiez:CAP10|RAM_adr[10]       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; CAPdiez:CAP10|RAM_adr[4]        ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.964      ;
; 0.767 ; CAPdiez:CAP10|v_count[3]        ; CAPdiez:CAP10|v_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.965      ;
; 0.768 ; CAPdiez:CAP10|RAM_adr[9]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.616      ; 1.073      ;
; 0.770 ; GeoLoc:Geo_Loc|h_match_count[0] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; CAPdiez:CAP10|v_count[0]        ; CAPdiez:CAP10|v_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.968      ;
; 0.770 ; CAPdiez:CAP10|RAM_adr[0]        ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.968      ;
; 0.771 ; CAPdiez:CAP10|RAM_adr[2]        ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.969      ;
; 0.772 ; GeoLoc:Geo_Loc|h_match_count[2] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                              ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.616      ; 1.077      ;
; 0.772 ; CAPdiez:CAP10|RAM_adr[3]        ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; CAPdiez:CAP10|RAM_adr[11]       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; CAPdiez:CAP10|RAM_adr[5]        ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; CAPdiez:CAP10|v_count[2]        ; CAPdiez:CAP10|v_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; CAPdiez:CAP10|RAM_adr[10]       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; CAPdiez:CAP10|RAM_adr[4]        ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.971      ;
; 0.774 ; GeoLoc:Geo_Loc|h_match_count[1] ; GeoLoc:Geo_Loc|max_match[1]                                                                                  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.973      ;
; 0.774 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.617      ; 1.080      ;
; 0.774 ; CAPdiez:CAP10|h_count[8]        ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.973      ;
; 0.777 ; CAPdiez:CAP10|RAM_adr[9]        ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.975      ;
; 0.777 ; CAPdiez:CAP10|v_count[0]        ; CAPdiez:CAP10|v_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.975      ;
; 0.778 ; CAPdiez:CAP10|h_count[4]        ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.977      ;
; 0.779 ; CAPdiez:CAP10|RAM_adr[6]        ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.977      ;
; 0.780 ; CAPdiez:CAP10|v_count[2]        ; CAPdiez:CAP10|v_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.978      ;
; 0.782 ; CAPdiez:CAP10|RAM_adr[5]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.622      ; 1.093      ;
; 0.786 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.622      ; 1.097      ;
; 0.789 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.616      ; 1.094      ;
; 0.792 ; CAPdiez:CAP10|RAM_adr[7]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.622      ; 1.103      ;
; 0.794 ; CAPdiez:CAP10|RAM_adr[5]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.620      ; 1.103      ;
; 0.794 ; CAPdiez:CAP10|h_count[8]        ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.055      ; 0.993      ;
; 0.797 ; CAPdiez:CAP10|RAM_adr[4]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.622      ; 1.108      ;
; 0.798 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.616      ; 1.103      ;
; 0.799 ; CAPdiez:CAP10|RAM_adr[6]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.617      ; 1.105      ;
; 0.799 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.620      ; 1.108      ;
; 0.800 ; CAPdiez:CAP10|RAM_adr[5]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.622      ; 1.111      ;
; 0.801 ; CAPdiez:CAP10|RAM_adr[1]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.622      ; 1.112      ;
; 0.801 ; CAPdiez:CAP10|RAM_adr[1]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.622      ; 1.112      ;
; 0.802 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.622      ; 1.113      ;
; 0.804 ; CAPdiez:CAP10|RAM_adr[2]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.621      ; 1.114      ;
; 0.804 ; CAPdiez:CAP10|RAM_adr[4]        ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.620      ; 1.113      ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.431 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.630      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.630      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.633      ;
; 0.435 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.633      ;
; 0.494 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.502 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.520 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.718      ;
; 0.526 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.724      ;
; 0.529 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.727      ;
; 0.532 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.730      ;
; 0.533 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.731      ;
; 0.557 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.756      ;
; 0.559 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.758      ;
; 0.563 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.762      ;
; 0.563 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.762      ;
; 0.565 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.764      ;
; 0.566 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.765      ;
; 0.567 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.765      ;
; 0.567 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.766      ;
; 0.568 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.766      ;
; 0.568 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.767      ;
; 0.572 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.771      ;
; 0.572 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.771      ;
; 0.579 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.778      ;
; 0.581 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.779      ;
; 0.581 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.780      ;
; 0.585 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.784      ;
; 0.585 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.784      ;
; 0.586 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.785      ;
; 0.586 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.785      ;
; 0.587 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.786      ;
; 0.588 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.787      ;
; 0.588 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.787      ;
; 0.589 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.788      ;
; 0.595 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.793      ;
; 0.636 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.835      ;
; 0.663 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.862      ;
; 0.667 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.866      ;
; 0.669 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.868      ;
; 0.671 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.870      ;
; 0.674 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.873      ;
; 0.676 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.875      ;
; 0.678 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.877      ;
; 0.678 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.877      ;
; 0.721 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.919      ;
; 0.726 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.925      ;
; 0.726 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.924      ;
; 0.765 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.963      ;
; 0.769 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.967      ;
; 0.774 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.972      ;
; 0.777 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.975      ;
; 0.778 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.976      ;
; 0.778 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.976      ;
; 0.779 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.977      ;
; 0.780 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.978      ;
; 0.781 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.979      ;
; 0.781 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.979      ;
; 0.782 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.980      ;
; 0.782 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.980      ;
; 0.792 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.990      ;
; 0.795 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.993      ;
; 0.800 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.998      ;
; 0.800 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.998      ;
; 0.802 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.001      ;
; 0.802 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.000      ;
; 0.803 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.002      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.352 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.550      ;
; 0.358 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.367 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.565      ;
; 0.500 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.719      ;
; 0.510 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.520 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.739      ;
; 0.520 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.718      ;
; 0.523 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.721      ;
; 0.527 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.725      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.534 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.732      ;
; 0.540 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.738      ;
; 0.541 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.739      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.790      ;
; 0.594 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.813      ;
; 0.613 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.812      ;
; 0.619 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.817      ;
; 0.621 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.819      ;
; 0.621 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.819      ;
; 0.660 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.879      ;
; 0.708 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.927      ;
; 0.714 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|h_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.912      ;
; 0.729 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.948      ;
; 0.747 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.944      ;
; 0.748 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.945      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[1]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.954      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.956      ;
; 0.758 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.956      ;
; 0.759 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.956      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.764 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.963      ;
; 0.765 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.963      ;
; 0.766 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.768 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.966      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.988      ;
; 0.769 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.967      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.771 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.969      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.772 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[10]'                                                                                                      ;
+-------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                 ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+
; 1.404 ; GeoLoc:Geo_Loc|v_max_match[5] ; GeoLoc:Geo_Loc|Y_loc[5] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.480     ; 0.454      ;
; 1.405 ; GeoLoc:Geo_Loc|v_max_match[6] ; GeoLoc:Geo_Loc|Y_loc[6] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.481     ; 0.454      ;
; 1.406 ; GeoLoc:Geo_Loc|v_max_match[0] ; GeoLoc:Geo_Loc|Y_loc[0] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.482     ; 0.454      ;
; 1.406 ; GeoLoc:Geo_Loc|v_max_match[7] ; GeoLoc:Geo_Loc|Y_loc[7] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.482     ; 0.454      ;
; 1.412 ; GeoLoc:Geo_Loc|v_max_match[1] ; GeoLoc:Geo_Loc|Y_loc[1] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.488     ; 0.454      ;
; 1.416 ; GeoLoc:Geo_Loc|v_max_match[2] ; GeoLoc:Geo_Loc|Y_loc[2] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.492     ; 0.454      ;
; 1.416 ; GeoLoc:Geo_Loc|v_max_match[3] ; GeoLoc:Geo_Loc|Y_loc[3] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.492     ; 0.454      ;
; 1.417 ; GeoLoc:Geo_Loc|v_max_match[4] ; GeoLoc:Geo_Loc|Y_loc[4] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.493     ; 0.454      ;
+-------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.412 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.603     ; 1.304      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.474      ;
; -0.475 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.466      ;
; -0.475 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.466      ;
; -0.475 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.466      ;
; -0.475 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.466      ;
; -0.475 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.466      ;
; -0.475 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.466      ;
; -0.475 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.466      ;
; -0.475 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.466      ;
; -0.475 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.466      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.464 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.455      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.313 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.304      ;
; -0.133 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.496      ; 1.124      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CAPdiez:CAP10|CAPclk'                                                                                 ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                         ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[0]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[1]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[2]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[3]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[4]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[5]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[3]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[4]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[5]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[6]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[7]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[2]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[1]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.259 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[0]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.938      ;
; -0.196 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[0] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.875      ;
; -0.196 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[1] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.875      ;
; -0.196 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[2] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.875      ;
; -0.196 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[3] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.875      ;
; -0.196 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[4] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.875      ;
; -0.196 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[5] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 2.194      ; 2.875      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[0]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[1]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[2]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[3]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[4]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[5]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[3]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[4]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[5]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[6]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[7]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[2]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[1]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.512  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[0]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.667      ;
; 0.555  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[0] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.624      ;
; 0.555  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[1] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.624      ;
; 0.555  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[2] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.624      ;
; 0.555  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[3] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.624      ;
; 0.555  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[4] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.624      ;
; 0.555  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[5] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 2.194      ; 2.624      ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CAPdiez:CAP10|CAPclk'                                                                                 ;
+-------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                         ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+
; 0.059 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[0] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.534      ;
; 0.059 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[1] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.534      ;
; 0.059 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[2] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.534      ;
; 0.059 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[3] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.534      ;
; 0.059 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[4] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.534      ;
; 0.059 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[5] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.534      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[0]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[1]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[2]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[3]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[4]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[5]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[3]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[4]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[5]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[6]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[7]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[2]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[1]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.101 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[0]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 2.301      ; 2.576      ;
; 0.802 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[0] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.777      ;
; 0.802 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[1] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.777      ;
; 0.802 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[2] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.777      ;
; 0.802 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[3] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.777      ;
; 0.802 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[4] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.777      ;
; 0.802 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[5] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.777      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[0]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[1]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[2]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[3]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[4]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[5]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[3]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[4]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[5]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[6]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[7]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[2]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[1]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
; 0.862 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[0]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 2.301      ; 2.837      ;
+-------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.689 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.017      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 0.879 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.207      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.035 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.362      ;
; 1.046 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.373      ;
; 1.046 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.373      ;
; 1.046 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.373      ;
; 1.046 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.373      ;
; 1.046 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.373      ;
; 1.046 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.373      ;
; 1.046 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.373      ;
; 1.046 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.373      ;
; 1.046 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.663      ; 1.373      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 1.051 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.664      ; 1.379      ;
; 2.025 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.482     ; 1.207      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; 0.160  ; 0.344        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; 0.160  ; 0.344        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; 0.160  ; 0.344        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; 0.160  ; 0.344        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; 0.160  ; 0.344        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.160  ; 0.344        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.160  ; 0.344        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.160  ; 0.344        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.160  ; 0.344        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 0.353  ; 0.353        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[4]|clk             ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[5]|clk             ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[0]|clk              ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[1]|clk              ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[2]|clk              ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[3]|clk              ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.439  ; 0.655        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; 0.439  ; 0.655        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; 0.439  ; 0.655        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; 0.439  ; 0.655        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; 0.439  ; 0.655        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.439  ; 0.655        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.439  ; 0.655        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.439  ; 0.655        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.439  ; 0.655        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.480  ; 0.664        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.481  ; 0.665        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.481  ; 0.665        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.481  ; 0.665        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.481  ; 0.665        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; 0.481  ; 0.665        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.636  ; 0.636        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.640  ; 0.640        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[4]|clk             ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[5]|clk             ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[0]|clk              ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[1]|clk              ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[2]|clk              ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[3]|clk              ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.646  ; 0.646        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.648  ; 0.648        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[10]'                                                        ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]             ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]~input|o     ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[1]|datad  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[5]|datad  ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[0]|datad  ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[6]|datad  ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[7]|datad  ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[3]|datad  ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[2]|datad  ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[4]|datad  ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[1] ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[5] ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[0] ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[6] ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[7] ;
; 0.374  ; 0.374        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[3] ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[2] ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]~input|i     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]~input|i     ;
; 0.622  ; 0.622        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[2] ;
; 0.622  ; 0.622        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[4] ;
; 0.623  ; 0.623        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[3] ;
; 0.625  ; 0.625        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[0] ;
; 0.625  ; 0.625        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[5] ;
; 0.625  ; 0.625        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[6] ;
; 0.625  ; 0.625        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[7] ;
; 0.628  ; 0.628        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[1] ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[2]|datad  ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[4]|datad  ;
; 0.647  ; 0.647        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[3]|datad  ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[0]|datad  ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[5]|datad  ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[6]|datad  ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[7]|datad  ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[1]|datad  ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]~input|o     ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.308  ; 0.492        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.349  ; 0.533        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.350  ; 0.534        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.670 ; 4.854        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.830 ; 4.830        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.930 ; 5.146        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.170 ; 5.170        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.651 ; 9.881        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.652 ; 9.882        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.653 ; 9.883        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.656 ; 9.886        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[0]                                                                                 ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 4.488  ; 4.922  ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 4.488  ; 4.922  ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 6.164  ; 6.642  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 6.164  ; 6.642  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 3.400  ; 3.748  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; -0.016 ; 0.308  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; -0.380 ; -0.050 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; -0.302 ; 0.044  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; -0.413 ; -0.056 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; -0.462 ; -0.111 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; -0.386 ; -0.053 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; -0.426 ; -0.068 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; -0.016 ; 0.308  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; -0.071 ; 0.248  ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -4.227 ; -4.647 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -4.227 ; -4.647 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -2.768 ; -3.101 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -4.034 ; -4.482 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -2.768 ; -3.101 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.854  ; 0.512  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; 0.786  ; 0.469  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; 0.700  ; 0.363  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; 0.807  ; 0.459  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; 0.854  ; 0.512  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.792  ; 0.472  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.820  ; 0.471  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.426  ; 0.109  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.479  ; 0.167  ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-------------+---------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+--------+--------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 2.262  ;        ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 2.262  ;        ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;        ; 2.191  ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;        ; 2.191  ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 5.395  ; 5.386  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.743  ; 4.757  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.224  ; 5.158  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 4.934  ; 4.994  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 5.395  ; 5.386  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 5.467  ; 5.421  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 5.319  ; 5.359  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.467  ; 5.421  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 5.291  ; 5.308  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 5.174  ; 5.163  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.068  ; 5.024  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 5.401  ; 5.398  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 4.826  ; 4.799  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 5.107  ; 5.135  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.401  ; 5.398  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 5.134  ; 5.171  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 4.361  ; 4.423  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0_D[*]   ; GPIO1_D[10]                     ; 10.817 ; 10.816 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[0]  ; GPIO1_D[10]                     ; 10.604 ; 10.629 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[2]  ; GPIO1_D[10]                     ; 10.250 ; 10.059 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[3]  ; GPIO1_D[10]                     ; 10.817 ; 10.816 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[4]  ; GPIO1_D[10]                     ; 9.258  ; 9.383  ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[5]  ; GPIO1_D[10]                     ; 10.047 ; 10.103 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[6]  ; GPIO1_D[10]                     ; 7.356  ; 7.405  ; Fall       ; GPIO1_D[10]                                         ;
; HEX1_D[*]   ; GPIO1_D[10]                     ; 20.979 ; 20.914 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[0]  ; GPIO1_D[10]                     ; 20.952 ; 20.892 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[1]  ; GPIO1_D[10]                     ; 20.979 ; 20.914 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[2]  ; GPIO1_D[10]                     ; 20.909 ; 20.829 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[3]  ; GPIO1_D[10]                     ; 20.911 ; 20.844 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[4]  ; GPIO1_D[10]                     ; 20.937 ; 20.880 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[5]  ; GPIO1_D[10]                     ; 20.846 ; 20.781 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[6]  ; GPIO1_D[10]                     ; 20.616 ; 20.688 ; Fall       ; GPIO1_D[10]                                         ;
; HEX2_D[*]   ; GPIO1_D[10]                     ; 18.066 ; 18.088 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[0]  ; GPIO1_D[10]                     ; 17.806 ; 17.691 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[1]  ; GPIO1_D[10]                     ; 17.842 ; 17.800 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[2]  ; GPIO1_D[10]                     ; 17.900 ; 17.773 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[3]  ; GPIO1_D[10]                     ; 17.786 ; 17.669 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[4]  ; GPIO1_D[10]                     ; 17.678 ; 17.678 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[5]  ; GPIO1_D[10]                     ; 18.018 ; 17.880 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[6]  ; GPIO1_D[10]                     ; 18.066 ; 18.088 ; Fall       ; GPIO1_D[10]                                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;        ; 3.480  ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;        ; 3.480  ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 3.621  ;        ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 3.621  ;        ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.300  ; 5.249  ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.300  ; 5.249  ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.192  ; 5.083  ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.192  ; 5.083  ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 5.504  ; 5.465  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 5.504  ; 5.465  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 6.989  ; 6.971  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 6.989  ; 6.971  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.933 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.933 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.863 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.863 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 4.313 ; 4.326 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.313 ; 4.326 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 4.775 ; 4.711 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 4.497 ; 4.554 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 4.939 ; 4.930 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 4.727 ; 4.716 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 4.866 ; 4.905 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.008 ; 4.963 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 4.839 ; 4.855 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 4.727 ; 4.716 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 4.625 ; 4.583 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 4.393 ; 4.366 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 4.393 ; 4.366 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 4.661 ; 4.687 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 4.945 ; 4.942 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 4.689 ; 4.724 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 3.945 ; 4.005 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0_D[*]   ; GPIO1_D[10]                     ; 6.795 ; 6.796 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[0]  ; GPIO1_D[10]                     ; 7.634 ; 7.616 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[2]  ; GPIO1_D[10]                     ; 7.257 ; 7.077 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[3]  ; GPIO1_D[10]                     ; 7.838 ; 7.795 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[4]  ; GPIO1_D[10]                     ; 7.540 ; 7.533 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[5]  ; GPIO1_D[10]                     ; 7.187 ; 7.021 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[6]  ; GPIO1_D[10]                     ; 6.795 ; 6.796 ; Fall       ; GPIO1_D[10]                                         ;
; HEX1_D[*]   ; GPIO1_D[10]                     ; 8.627 ; 8.670 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[0]  ; GPIO1_D[10]                     ; 8.918 ; 8.852 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[1]  ; GPIO1_D[10]                     ; 8.918 ; 8.864 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[2]  ; GPIO1_D[10]                     ; 8.881 ; 8.826 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[3]  ; GPIO1_D[10]                     ; 8.870 ; 8.802 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[4]  ; GPIO1_D[10]                     ; 8.894 ; 8.803 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[5]  ; GPIO1_D[10]                     ; 8.843 ; 8.740 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[6]  ; GPIO1_D[10]                     ; 8.627 ; 8.670 ; Fall       ; GPIO1_D[10]                                         ;
; HEX2_D[*]   ; GPIO1_D[10]                     ; 6.566 ; 6.499 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[0]  ; GPIO1_D[10]                     ; 6.581 ; 6.514 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[1]  ; GPIO1_D[10]                     ; 6.814 ; 6.728 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[2]  ; GPIO1_D[10]                     ; 6.873 ; 6.754 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[3]  ; GPIO1_D[10]                     ; 6.566 ; 6.499 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[4]  ; GPIO1_D[10]                     ; 6.637 ; 6.631 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[5]  ; GPIO1_D[10]                     ; 6.817 ; 6.783 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[6]  ; GPIO1_D[10]                     ; 6.837 ; 6.954 ; Fall       ; GPIO1_D[10]                                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.422 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.422 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 3.559 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 3.559 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.164 ; 5.114 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.164 ; 5.114 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.060 ; 4.952 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.060 ; 4.952 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 5.343 ; 5.297 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 5.343 ; 5.297 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 6.790 ; 6.772 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 6.790 ; 6.772 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.177 ;    ;    ; 6.476 ;
; SW[3]      ; GPIO0_D[4]  ; 6.627 ;    ;    ; 6.994 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.040 ;    ;    ; 6.329 ;
; SW[3]      ; GPIO0_D[4]  ; 6.473 ;    ;    ; 6.827 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -2.272 ; -203.875      ;
; div800k:DIV800|Qaux[5]                              ; -0.917 ; -1.799        ;
; GPIO1_D[10]                                         ; -0.419 ; -3.296        ;
; GPIO1_D[8]                                          ; -0.381 ; -1.522        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.261 ; -1.420        ;
; div800k:DIV800|Qaux[4]                              ; 0.249  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.255  ; 0.000         ;
; CLOCK_50                                            ; 0.309  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.332  ; 0.000         ;
; div800k:DIV800|Qaux[0]                              ; 0.351  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.353  ; 0.000         ;
; div800k:DIV800|Qaux[1]                              ; 0.366  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 5.399  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                              ; -0.213 ; -0.395        ;
; CLOCK_50                                            ; -0.173 ; -0.173        ;
; div800k:DIV800|Qaux[0]                              ; -0.025 ; -0.025        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -0.017 ; -0.017        ;
; div800k:DIV800|Qaux[1]                              ; -0.011 ; -0.011        ;
; div800k:DIV800|Qaux[3]                              ; 0.001  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.005  ; 0.000         ;
; div800k:DIV800|Qaux[4]                              ; 0.021  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.187  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                     ; 0.195  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.196  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.208  ; 0.000         ;
; GPIO1_D[10]                                         ; 0.805  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.699 ; -3.212        ;
; CAPdiez:CAP10|CAPclk            ; -0.271 ; -5.108        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                     ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk            ; -0.061 ; -0.478        ;
; SCCBdrive:SCCBdriver|clk400data ; 0.519  ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; GPIO1_D[8]                                          ; -3.000 ; -21.784       ;
; GPIO1_D[10]                                         ; -3.000 ; -3.000        ;
; CAPdiez:CAP10|CAPclk                                ; -1.000 ; -153.000      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                              ; -1.000 ; -8.000        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[0]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                              ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.472  ; 0.000         ;
; CLOCK_50                                            ; 4.543  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.641  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                     ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                     ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.272 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.285      ;
; -2.272 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.285      ;
; -2.272 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.285      ;
; -2.272 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.285      ;
; -2.272 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.285      ;
; -2.272 ; CAPdiez:CAP10|QaddReg[3] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.285      ;
; -2.270 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.294     ; 1.475      ;
; -2.213 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.226      ;
; -2.213 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.226      ;
; -2.213 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.226      ;
; -2.213 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.226      ;
; -2.213 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.226      ;
; -2.213 ; CAPdiez:CAP10|QaddReg[4] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.226      ;
; -2.212 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.301     ; 1.410      ;
; -2.209 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.292     ; 1.416      ;
; -2.208 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.296     ; 1.411      ;
; -2.181 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.290     ; 1.390      ;
; -2.171 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.286     ; 1.384      ;
; -2.170 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.294     ; 1.375      ;
; -2.168 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.282     ; 1.385      ;
; -2.166 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.294     ; 1.371      ;
; -2.131 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.465     ; 1.143      ;
; -2.131 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.465     ; 1.143      ;
; -2.131 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.465     ; 1.143      ;
; -2.131 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.465     ; 1.143      ;
; -2.131 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.465     ; 1.143      ;
; -2.131 ; CAPdiez:CAP10|QaddReg[2] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.465     ; 1.143      ;
; -2.121 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.298     ; 1.322      ;
; -2.115 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[0]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.128      ;
; -2.115 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[1]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.128      ;
; -2.115 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[2]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.128      ;
; -2.115 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[3]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.128      ;
; -2.115 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[4]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.128      ;
; -2.115 ; CAPdiez:CAP10|QaddReg[5] ; GeoLoc:Geo_Loc|h_match_count[5]                                                                             ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.464     ; 1.128      ;
; -2.113 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.287     ; 1.325      ;
; -2.110 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.284     ; 1.325      ;
; -2.102 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.281     ; 1.320      ;
; -2.091 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.295     ; 1.295      ;
; -2.089 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.300     ; 1.288      ;
; -2.089 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.298     ; 1.290      ;
; -2.075 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.286     ; 1.288      ;
; -2.071 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.287     ; 1.283      ;
; -2.055 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.293     ; 1.261      ;
; -2.052 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.287     ; 1.264      ;
; -2.047 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.280     ; 1.266      ;
; -2.040 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.299     ; 1.240      ;
; -2.038 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.289     ; 1.248      ;
; -2.031 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.292     ; 1.238      ;
; -2.031 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.288     ; 1.242      ;
; -1.999 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.296     ; 1.202      ;
; -1.919 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.293     ; 1.125      ;
; -1.878 ; CAPdiez:CAP10|QaddReg[4] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.288     ; 1.089      ;
; -1.858 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.289     ; 1.068      ;
; -1.856 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.293     ; 1.062      ;
; -1.855 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.292     ; 1.062      ;
; -1.624 ; CAPdiez:CAP10|QaddReg[5] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.281     ; 0.842      ;
; -1.519 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.474      ;
; -1.516 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.471      ;
; -1.516 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.471      ;
; -1.516 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.471      ;
; -1.516 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.471      ;
; -1.516 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.471      ;
; -1.516 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.471      ;
; -1.516 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.471      ;
; -1.516 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.471      ;
; -1.516 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.471      ;
; -1.516 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.471      ;
; -1.516 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.471      ;
; -1.516 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.471      ;
; -1.515 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.470      ;
; -1.512 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.467      ;
; -1.512 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.467      ;
; -1.512 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.467      ;
; -1.512 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.467      ;
; -1.512 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.467      ;
; -1.512 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.467      ;
; -1.512 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.467      ;
; -1.512 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.467      ;
; -1.512 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.467      ;
; -1.512 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.467      ;
; -1.512 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.467      ;
; -1.512 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.467      ;
; -1.466 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.421      ;
; -1.463 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.418      ;
; -1.463 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.418      ;
; -1.463 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.418      ;
; -1.463 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.418      ;
; -1.463 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.418      ;
; -1.463 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.418      ;
; -1.463 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.418      ;
; -1.463 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.418      ;
; -1.463 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.418      ;
; -1.463 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.418      ;
; -1.463 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.418      ;
; -1.463 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.418      ;
; -1.399 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.354      ;
; -1.396 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.351      ;
; -1.396 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.351      ;
; -1.396 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.351      ;
; -1.396 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.032     ; 2.351      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.917 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.788     ; 0.616      ;
; -0.852 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.788     ; 0.551      ;
; -0.826 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.788     ; 0.525      ;
; -0.705 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.040      ; 1.232      ;
; -0.477 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.866     ; 0.598      ;
; -0.090 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.113     ; 0.464      ;
; -0.087 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.113     ; 0.461      ;
; 0.153  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.035     ; 0.799      ;
; 0.239  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.035     ; 0.713      ;
; 0.292  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.277      ; 1.587      ;
; 0.342  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.035     ; 0.610      ;
; 0.374  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.689      ; 0.802      ;
; 0.386  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.505      ; 0.606      ;
; 0.405  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.035     ; 0.547      ;
; 0.420  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.689      ; 0.756      ;
; 0.428  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.689      ; 0.748      ;
; 0.459  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.352      ; 1.485      ;
; 0.593  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.035     ; 0.359      ;
; 0.602  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.035     ; 0.350      ;
; 0.604  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.024     ; 0.359      ;
; 0.606  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.022     ; 0.359      ;
; 0.948  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.352      ; 1.496      ;
; 0.964  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.277      ; 1.415      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[10]'                                                                                                      ;
+--------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                 ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+
; -0.419 ; GeoLoc:Geo_Loc|v_max_match[4] ; GeoLoc:Geo_Loc|Y_loc[4] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.168     ; 0.300      ;
; -0.418 ; GeoLoc:Geo_Loc|v_max_match[2] ; GeoLoc:Geo_Loc|Y_loc[2] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.167     ; 0.300      ;
; -0.417 ; GeoLoc:Geo_Loc|v_max_match[3] ; GeoLoc:Geo_Loc|Y_loc[3] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.167     ; 0.300      ;
; -0.415 ; GeoLoc:Geo_Loc|v_max_match[1] ; GeoLoc:Geo_Loc|Y_loc[1] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.164     ; 0.300      ;
; -0.408 ; GeoLoc:Geo_Loc|v_max_match[0] ; GeoLoc:Geo_Loc|Y_loc[0] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.157     ; 0.300      ;
; -0.408 ; GeoLoc:Geo_Loc|v_max_match[7] ; GeoLoc:Geo_Loc|Y_loc[7] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.158     ; 0.300      ;
; -0.406 ; GeoLoc:Geo_Loc|v_max_match[6] ; GeoLoc:Geo_Loc|Y_loc[6] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.156     ; 0.300      ;
; -0.405 ; GeoLoc:Geo_Loc|v_max_match[5] ; GeoLoc:Geo_Loc|Y_loc[5] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; 0.500        ; -0.155     ; 0.300      ;
+--------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                         ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.381 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.331      ;
; -0.379 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.329      ;
; -0.358 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.296      ; 1.141      ;
; -0.330 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 1.112      ;
; -0.328 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 1.110      ;
; -0.323 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 1.105      ;
; -0.306 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.257      ;
; -0.280 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.230      ;
; -0.249 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 1.031      ;
; -0.247 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 1.029      ;
; -0.246 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.198      ;
; -0.222 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.296      ; 1.005      ;
; -0.218 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.169      ;
; -0.216 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.167      ;
; -0.211 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.162      ;
; -0.194 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.976      ;
; -0.192 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.974      ;
; -0.187 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.969      ;
; -0.178 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.296      ; 0.961      ;
; -0.155 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.107      ;
; -0.154 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.296      ; 0.937      ;
; -0.150 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.932      ;
; -0.148 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.930      ;
; -0.143 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.925      ;
; -0.140 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.296      ; 0.923      ;
; -0.127 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.078      ;
; -0.126 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.908      ;
; -0.125 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.076      ;
; -0.124 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.906      ;
; -0.120 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.071      ;
; -0.119 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.901      ;
; -0.115 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.897      ;
; -0.112 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.894      ;
; -0.110 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.892      ;
; -0.105 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.887      ;
; -0.103 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.885      ;
; -0.101 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.883      ;
; -0.081 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.863      ;
; -0.029 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.980      ;
; -0.028 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.296      ; 0.811      ;
; -0.002 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.784      ;
; 0.005  ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.296      ; 0.778      ;
; 0.005  ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.777      ;
; 0.019  ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.763      ;
; 0.022  ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.760      ;
; 0.031  ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.751      ;
; 0.047  ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.904      ;
; 0.051  ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.900      ;
; 0.053  ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.729      ;
; 0.053  ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.898      ;
; 0.058  ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.893      ;
; 0.066  ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.716      ;
; 0.081  ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.701      ;
; 0.089  ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.862      ;
; 0.092  ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.690      ;
; 0.144  ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.807      ;
; 0.168  ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.614      ;
; 0.225  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.557      ;
; 0.239  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.543      ;
; 0.260  ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.522      ;
; 0.299  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.295      ; 0.483      ;
; 0.577  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.374      ;
; 0.577  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.374      ;
; 0.591  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 0.359      ;
; 0.592  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.359      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.261 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.805     ; 0.443      ;
; -0.191 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.805     ; 0.373      ;
; -0.136 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.088      ;
; -0.098 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.050      ;
; -0.098 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.050      ;
; -0.097 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.049      ;
; -0.096 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.048      ;
; -0.088 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.040      ;
; -0.085 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.037      ;
; -0.083 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.035      ;
; -0.082 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.034      ;
; -0.066 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.018      ;
; -0.046 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.998      ;
; -0.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.997      ;
; -0.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.997      ;
; -0.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.997      ;
; -0.041 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.993      ;
; -0.006 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.958      ;
; -0.002 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.954      ;
; 0.053  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.899      ;
; 0.056  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.896      ;
; 0.057  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.895      ;
; 0.176  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.695      ;
; 0.182  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.689      ;
; 0.187  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.684      ;
; 0.192  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.760      ;
; 0.196  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.675      ;
; 0.206  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.746      ;
; 0.208  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.663      ;
; 0.214  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.657      ;
; 0.232  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.720      ;
; 0.236  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.716      ;
; 0.238  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.714      ;
; 0.238  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.633      ;
; 0.241  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.711      ;
; 0.242  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.629      ;
; 0.242  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.629      ;
; 0.247  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.704      ;
; 0.247  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.624      ;
; 0.247  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.624      ;
; 0.249  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.702      ;
; 0.250  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.701      ;
; 0.250  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.701      ;
; 0.251  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.700      ;
; 0.251  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.620      ;
; 0.252  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.699      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.697      ;
; 0.255  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.696      ;
; 0.256  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.695      ;
; 0.268  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.684      ;
; 0.268  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.603      ;
; 0.272  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.680      ;
; 0.272  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.680      ;
; 0.272  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.680      ;
; 0.273  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.679      ;
; 0.273  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.679      ;
; 0.274  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.678      ;
; 0.274  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.678      ;
; 0.274  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.678      ;
; 0.275  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.596      ;
; 0.292  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.659      ;
; 0.304  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.648      ;
; 0.342  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.529      ;
; 0.343  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.528      ;
; 0.346  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.525      ;
; 0.348  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.523      ;
; 0.349  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.522      ;
; 0.349  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.522      ;
; 0.352  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.519      ;
; 0.355  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.516      ;
; 0.377  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.494      ;
; 0.381  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.490      ;
; 0.383  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.488      ;
; 0.384  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.487      ;
; 0.387  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.116     ; 0.484      ;
; 0.394  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.558      ;
; 0.404  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.548      ;
; 0.405  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.547      ;
; 0.406  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.546      ;
; 0.407  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.545      ;
; 0.408  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.544      ;
; 0.408  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.544      ;
; 0.408  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.544      ;
; 0.408  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.544      ;
; 0.408  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.544      ;
; 0.408  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.544      ;
; 0.409  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.543      ;
; 0.409  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.543      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.542      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.542      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.541      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.541      ;
; 0.412  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.540      ;
; 0.412  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.540      ;
; 0.417  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.534      ;
; 0.423  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.529      ;
; 0.423  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.529      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.527      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.527      ;
; 0.426  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.526      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.249 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.496      ; 0.849      ;
; 0.780 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.496      ; 0.818      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.255 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.485      ; 0.842      ;
; 0.759 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.485      ; 0.838      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.309 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.620      ; 1.903      ;
; 0.826 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.620      ; 1.886      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.332 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.625      ; 0.895      ;
; 0.851 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.625      ; 0.876      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.351 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.600      ; 0.861      ;
; 0.883 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.600      ; 0.829      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.353 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.409      ; 0.668      ;
; 0.872 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.409      ; 0.649      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.366 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.414      ; 0.660      ;
; 0.884 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.414      ; 0.642      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 5.399 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.522     ; 2.988      ;
; 5.441 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.524     ; 2.944      ;
; 5.465 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.522     ; 2.922      ;
; 5.507 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.524     ; 2.878      ;
; 5.529 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.705     ; 2.675      ;
; 5.557 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.700     ; 2.652      ;
; 5.568 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.695     ; 2.646      ;
; 5.589 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.521     ; 2.799      ;
; 5.597 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.614      ;
; 5.600 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.611      ;
; 5.602 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.778      ;
; 5.611 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.703     ; 2.595      ;
; 5.614 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.526     ; 2.769      ;
; 5.614 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.703     ; 2.592      ;
; 5.617 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.707     ; 2.585      ;
; 5.628 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.523     ; 2.758      ;
; 5.636 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.522     ; 2.751      ;
; 5.636 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.706     ; 2.567      ;
; 5.657 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.521     ; 2.731      ;
; 5.662 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.530     ; 2.717      ;
; 5.663 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.701     ; 2.545      ;
; 5.664 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.701     ; 2.544      ;
; 5.670 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.710      ;
; 5.672 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.539      ;
; 5.678 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.524     ; 2.707      ;
; 5.679 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.526     ; 2.704      ;
; 5.691 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.705     ; 2.513      ;
; 5.692 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.705     ; 2.512      ;
; 5.693 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.523     ; 2.693      ;
; 5.693 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.701     ; 2.515      ;
; 5.695 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.522     ; 2.692      ;
; 5.698 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.705     ; 2.506      ;
; 5.714 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.516     ; 2.679      ;
; 5.725 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.524     ; 2.660      ;
; 5.726 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.700     ; 2.483      ;
; 5.729 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.707     ; 2.473      ;
; 5.730 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.530     ; 2.649      ;
; 5.730 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.707     ; 2.472      ;
; 5.741 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.531     ; 2.637      ;
; 5.741 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.695     ; 2.473      ;
; 5.742 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.511     ; 2.656      ;
; 5.752 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.528     ; 2.629      ;
; 5.753 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.528     ; 2.628      ;
; 5.757 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.506     ; 2.646      ;
; 5.761 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.522     ; 2.626      ;
; 5.763 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.526     ; 2.620      ;
; 5.764 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.526     ; 2.619      ;
; 5.768 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.443      ;
; 5.782 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.703     ; 2.424      ;
; 5.786 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.707     ; 2.416      ;
; 5.793 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.524     ; 2.592      ;
; 5.795 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.701     ; 2.413      ;
; 5.798 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.701     ; 2.410      ;
; 5.802 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.518     ; 2.589      ;
; 5.805 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.706     ; 2.398      ;
; 5.806 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.531     ; 2.572      ;
; 5.821 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.517     ; 2.571      ;
; 5.827 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.521     ; 2.561      ;
; 5.834 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.701     ; 2.374      ;
; 5.836 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.375      ;
; 5.837 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.374      ;
; 5.840 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.529     ; 2.540      ;
; 5.845 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.366      ;
; 5.846 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.707     ; 2.356      ;
; 5.851 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.526     ; 2.532      ;
; 5.861 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.509     ; 2.539      ;
; 5.862 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.705     ; 2.342      ;
; 5.864 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.518     ; 2.527      ;
; 5.865 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.523     ; 2.521      ;
; 5.866 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.701     ; 2.342      ;
; 5.882 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.512     ; 2.515      ;
; 5.900 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.530     ; 2.479      ;
; 5.900 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.707     ; 2.302      ;
; 5.910 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.521     ; 2.478      ;
; 5.923 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.528     ; 2.458      ;
; 5.930 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.518     ; 2.461      ;
; 5.932 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.522     ; 2.455      ;
; 5.934 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.526     ; 2.449      ;
; 5.963 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.524     ; 2.422      ;
; 5.966 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.701     ; 2.242      ;
; 5.975 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.521     ; 2.413      ;
; 5.978 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.531     ; 2.400      ;
; 5.978 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.707     ; 2.224      ;
; 5.981 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.707     ; 2.221      ;
; 6.002 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.530     ; 2.377      ;
; 6.003 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.530     ; 2.376      ;
; 6.007 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.698     ; 2.204      ;
; 6.019 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.707     ; 2.183      ;
; 6.035 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.518     ; 2.356      ;
; 6.076 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.528     ; 2.305      ;
; 6.077 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.528     ; 2.304      ;
; 6.101 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.518     ; 2.290      ;
; 6.147 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.521     ; 2.241      ;
; 6.149 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.707     ; 2.053      ;
; 6.173 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.530     ; 2.206      ;
; 6.247 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.528     ; 2.134      ;
; 6.322 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.569     ; 2.018      ;
; 6.335 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.569     ; 2.005      ;
; 6.480 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.569     ; 1.860      ;
; 6.482 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.569     ; 1.858      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.213 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.421      ; 1.417      ;
; -0.182 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.341      ; 1.358      ;
; 0.188  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.035      ; 0.307      ;
; 0.199  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.024      ; 0.307      ;
; 0.208  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.022      ; 0.314      ;
; 0.239  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.788      ; 0.631      ;
; 0.257  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.788      ; 0.649      ;
; 0.275  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.788      ; 0.667      ;
; 0.287  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.421      ; 1.417      ;
; 0.330  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.592      ; 0.526      ;
; 0.334  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.035      ; 0.453      ;
; 0.407  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.035      ; 0.526      ;
; 0.476  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.341      ; 1.516      ;
; 0.513  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.035      ; 0.632      ;
; 0.584  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.035      ; 0.703      ;
; 0.823  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.038     ; 0.389      ;
; 0.825  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.038     ; 0.391      ;
; 1.168  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -0.762     ; 0.490      ;
; 1.352  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.115      ; 1.071      ;
; 1.513  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.689     ; 0.428      ;
; 1.591  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.689     ; 0.506      ;
; 1.656  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.689     ; 0.571      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.173 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.680      ; 1.716      ;
; 0.361  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.680      ; 1.750      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.025 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.636      ; 0.800      ;
; 0.507  ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.636      ; 0.832      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                           ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; -0.017 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.662      ; 0.844      ;
; 0.501  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.662      ; 0.862      ;
+--------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.011 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.442      ; 0.620      ;
; 0.506  ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.442      ; 0.637      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.001 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.437      ; 0.627      ;
; 0.518 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.437      ; 0.644      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.005 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.516      ; 0.710      ;
; 0.527 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.516      ; 0.732      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.021 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.527      ; 0.747      ;
; 0.553 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.527      ; 0.779      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.315      ;
; 0.437 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.410      ;
; 0.452 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.425      ;
; 0.455 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.428      ;
; 0.459 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.432      ;
; 0.551 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.671      ;
; 0.567 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.540      ;
; 0.591 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.711      ;
; 0.599 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.719      ;
; 0.605 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.578      ;
; 0.624 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.744      ;
; 0.625 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.745      ;
; 0.629 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.602      ;
; 0.629 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.749      ;
; 0.630 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.603      ;
; 0.631 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.604      ;
; 0.635 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.608      ;
; 0.636 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.609      ;
; 0.639 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.612      ;
; 0.645 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.370      ; 0.619      ;
; 0.672 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.645      ;
; 0.677 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.797      ;
; 0.683 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.656      ;
; 0.710 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.683      ;
; 0.714 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.687      ;
; 0.735 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.708      ;
; 0.737 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.370      ; 0.711      ;
; 0.760 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.733      ;
; 0.766 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.739      ;
; 0.767 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.740      ;
; 0.768 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.741      ;
; 0.771 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.744      ;
; 0.773 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.746      ;
; 0.775 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.748      ;
; 0.777 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.750      ;
; 0.777 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.750      ;
; 0.779 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.752      ;
; 0.785 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.905      ;
; 0.789 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.909      ;
; 0.791 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.911      ;
; 0.798 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.370      ; 0.772      ;
; 0.800 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.370      ; 0.774      ;
; 0.812 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.933      ;
; 0.830 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.803      ;
; 0.834 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.807      ;
; 0.836 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.809      ;
; 0.842 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.370      ; 0.816      ;
; 0.857 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.370      ; 0.831      ;
; 0.863 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.983      ;
; 0.867 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.987      ;
; 0.869 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.989      ;
; 0.877 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.850      ;
; 0.879 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.852      ;
; 0.879 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.852      ;
; 0.883 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.856      ;
; 0.885 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.369      ; 0.858      ;
; 0.890 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 1.011      ;
; 0.906 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.370      ; 0.880      ;
; 0.925 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 1.044      ;
; 0.948 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 1.068      ;
; 0.977 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 1.096      ;
; 0.979 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 1.098      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.315      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.372      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.375      ;
; 0.257 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.376      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.418      ;
; 0.301 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.415      ;
; 0.302 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.416      ;
; 0.305 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.419      ;
; 0.307 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.421      ;
; 0.307 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.421      ;
; 0.321 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.440      ;
; 0.322 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.441      ;
; 0.322 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.441      ;
; 0.323 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.442      ;
; 0.324 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.438      ;
; 0.324 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.438      ;
; 0.328 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.447      ;
; 0.328 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.442      ;
; 0.329 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.443      ;
; 0.329 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.443      ;
; 0.330 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.444      ;
; 0.333 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.447      ;
; 0.334 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.454      ;
; 0.334 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.448      ;
; 0.343 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.462      ;
; 0.344 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.463      ;
; 0.344 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.463      ;
; 0.344 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.463      ;
; 0.344 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.463      ;
; 0.345 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.464      ;
; 0.346 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.465      ;
; 0.347 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.466      ;
; 0.347 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.466      ;
; 0.348 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.467      ;
; 0.356 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.476      ;
; 0.400 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.514      ;
; 0.402 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.516      ;
; 0.402 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.516      ;
; 0.402 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.516      ;
; 0.407 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.521      ;
; 0.407 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.521      ;
; 0.407 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.521      ;
; 0.410 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.524      ;
; 0.424 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.543      ;
; 0.424 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.538      ;
; 0.428 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.542      ;
; 0.448 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.567      ;
; 0.453 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.567      ;
; 0.458 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.572      ;
; 0.458 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.010      ; 0.572      ;
; 0.460 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.580      ;
; 0.462 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.582      ;
; 0.463 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.582      ;
; 0.464 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.583      ;
; 0.471 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.590      ;
; 0.473 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.592      ;
; 0.474 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.593      ;
; 0.474 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.593      ;
; 0.474 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.593      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                ;
+-------+---------------------------------+---------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.196 ; CAPdiez:CAP10|v_count[9]        ; CAPdiez:CAP10|v_count[9]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.317      ;
; 0.205 ; GeoLoc:Geo_Loc|h_match_count[5] ; GeoLoc:Geo_Loc|h_match_count[5] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.325      ;
; 0.304 ; CAPdiez:CAP10|RAM_adr[1]        ; CAPdiez:CAP10|RAM_adr[1]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; GeoLoc:Geo_Loc|h_match_count[3] ; GeoLoc:Geo_Loc|h_match_count[3] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CAPdiez:CAP10|RAM_adr[2]        ; CAPdiez:CAP10|RAM_adr[2]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; GeoLoc:Geo_Loc|h_match_count[1] ; GeoLoc:Geo_Loc|h_match_count[1] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; CAPdiez:CAP10|RAM_adr[12]       ; CAPdiez:CAP10|RAM_adr[12]       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; CAPdiez:CAP10|RAM_adr[10]       ; CAPdiez:CAP10|RAM_adr[10]       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; CAPdiez:CAP10|RAM_adr[4]        ; CAPdiez:CAP10|RAM_adr[4]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; GeoLoc:Geo_Loc|h_match_count[2] ; GeoLoc:Geo_Loc|h_match_count[2] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; CAPdiez:CAP10|h_count[7]        ; CAPdiez:CAP10|h_count[7]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.429      ;
; 0.308 ; GeoLoc:Geo_Loc|h_match_count[4] ; GeoLoc:Geo_Loc|h_match_count[4] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; CAPdiez:CAP10|h_count[5]        ; CAPdiez:CAP10|h_count[5]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; CAPdiez:CAP10|v_count[3]        ; CAPdiez:CAP10|v_count[3]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; CAPdiez:CAP10|v_count[4]        ; CAPdiez:CAP10|v_count[4]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; CAPdiez:CAP10|v_count[2]        ; CAPdiez:CAP10|v_count[2]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; CAPdiez:CAP10|h_count[4]        ; CAPdiez:CAP10|h_count[4]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; CAPdiez:CAP10|RAM_adr[11]       ; CAPdiez:CAP10|RAM_adr[11]       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; CAPdiez:CAP10|RAM_adr[5]        ; CAPdiez:CAP10|RAM_adr[5]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; CAPdiez:CAP10|RAM_adr[3]        ; CAPdiez:CAP10|RAM_adr[3]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; CAPdiez:CAP10|RAM_adr[0]        ; CAPdiez:CAP10|RAM_adr[0]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; CAPdiez:CAP10|RAM_adr[9]        ; CAPdiez:CAP10|RAM_adr[9]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; CAPdiez:CAP10|RAM_adr[7]        ; CAPdiez:CAP10|RAM_adr[7]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; CAPdiez:CAP10|RAM_adr[6]        ; CAPdiez:CAP10|RAM_adr[6]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; GeoLoc:Geo_Loc|h_match_count[0] ; GeoLoc:Geo_Loc|h_match_count[0] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; CAPdiez:CAP10|h_count[9]        ; CAPdiez:CAP10|h_count[9]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.440      ;
; 0.319 ; CAPdiez:CAP10|v_count[0]        ; CAPdiez:CAP10|v_count[0]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.440      ;
; 0.350 ; GeoLoc:Geo_Loc|h_match_count[2] ; GeoLoc:Geo_Loc|max_match[2]     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.470      ;
; 0.374 ; CAPdiez:CAP10|h_count[3]        ; CAPdiez:CAP10|h_count[3]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.496      ;
; 0.379 ; CAPdiez:CAP10|h_count[1]        ; CAPdiez:CAP10|h_count[1]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.501      ;
; 0.385 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[5]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.506      ;
; 0.385 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[6]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.506      ;
; 0.385 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[8]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.506      ;
; 0.393 ; CAPdiez:CAP10|h_count[0]        ; CAPdiez:CAP10|h_count[0]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.515      ;
; 0.420 ; GeoLoc:Geo_Loc|h_match_count[0] ; GeoLoc:Geo_Loc|max_match[0]     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.540      ;
; 0.435 ; GeoLoc:Geo_Loc|h_match_count[1] ; GeoLoc:Geo_Loc|max_match[1]     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.555      ;
; 0.451 ; GeoLoc:Geo_Loc|h_match_count[3] ; GeoLoc:Geo_Loc|max_match[3]     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.571      ;
; 0.453 ; CAPdiez:CAP10|RAM_adr[1]        ; CAPdiez:CAP10|RAM_adr[2]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; GeoLoc:Geo_Loc|h_match_count[3] ; GeoLoc:Geo_Loc|h_match_count[4] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; GeoLoc:Geo_Loc|h_match_count[1] ; GeoLoc:Geo_Loc|h_match_count[2] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[2]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; CAPdiez:CAP10|v_count[3]        ; CAPdiez:CAP10|v_count[4]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.579      ;
; 0.461 ; CAPdiez:CAP10|v_count[8]        ; CAPdiez:CAP10|v_count[9]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; CAPdiez:CAP10|RAM_adr[0]        ; CAPdiez:CAP10|RAM_adr[1]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; CAPdiez:CAP10|RAM_adr[2]        ; CAPdiez:CAP10|RAM_adr[3]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; GeoLoc:Geo_Loc|h_match_count[0] ; GeoLoc:Geo_Loc|h_match_count[1] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[11]       ; CAPdiez:CAP10|RAM_adr[12]       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[3]        ; CAPdiez:CAP10|RAM_adr[4]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[10]       ; CAPdiez:CAP10|RAM_adr[11]       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[4]        ; CAPdiez:CAP10|RAM_adr[5]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[5]        ; CAPdiez:CAP10|RAM_adr[6]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; GeoLoc:Geo_Loc|h_match_count[2] ; GeoLoc:Geo_Loc|h_match_count[3] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; CAPdiez:CAP10|RAM_adr[9]        ; CAPdiez:CAP10|RAM_adr[10]       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; CAPdiez:CAP10|RAM_adr[0]        ; CAPdiez:CAP10|RAM_adr[2]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; GeoLoc:Geo_Loc|h_match_count[4] ; GeoLoc:Geo_Loc|h_match_count[5] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; CAPdiez:CAP10|RAM_adr[2]        ; CAPdiez:CAP10|RAM_adr[4]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; GeoLoc:Geo_Loc|h_match_count[0] ; GeoLoc:Geo_Loc|h_match_count[2] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; CAPdiez:CAP10|RAM_adr[12]       ; CAPdiez:CAP10|RAM_adr[14]       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.257      ; 0.808      ;
; 0.467 ; CAPdiez:CAP10|RAM_adr[10]       ; CAPdiez:CAP10|RAM_adr[12]       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; CAPdiez:CAP10|RAM_adr[4]        ; CAPdiez:CAP10|RAM_adr[6]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; GeoLoc:Geo_Loc|h_match_count[2] ; GeoLoc:Geo_Loc|h_match_count[4] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; CAPdiez:CAP10|v_count[0]        ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; CAPdiez:CAP10|h_count[8]        ; CAPdiez:CAP10|h_count[8]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; CAPdiez:CAP10|v_count[2]        ; CAPdiez:CAP10|v_count[3]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.590      ;
; 0.471 ; CAPdiez:CAP10|v_count[0]        ; CAPdiez:CAP10|v_count[2]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; CAPdiez:CAP10|h_count[4]        ; CAPdiez:CAP10|h_count[5]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.594      ;
; 0.472 ; CAPdiez:CAP10|h_count[8]        ; CAPdiez:CAP10|h_count[9]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.594      ;
; 0.472 ; CAPdiez:CAP10|v_count[2]        ; CAPdiez:CAP10|v_count[4]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.593      ;
; 0.474 ; CAPdiez:CAP10|RAM_adr[6]        ; CAPdiez:CAP10|RAM_adr[7]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.595      ;
; 0.477 ; CAPdiez:CAP10|RAM_adr[12]       ; CAPdiez:CAP10|RAM_adr[13]       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.257      ; 0.818      ;
; 0.483 ; CAPdiez:CAP10|h_count[2]        ; CAPdiez:CAP10|h_count[2]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.605      ;
; 0.487 ; CAPdiez:CAP10|v_count[0]        ; CAPdiez:CAP10|v_count[5]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.608      ;
; 0.487 ; CAPdiez:CAP10|v_count[0]        ; CAPdiez:CAP10|v_count[6]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.608      ;
; 0.487 ; CAPdiez:CAP10|v_count[0]        ; CAPdiez:CAP10|v_count[8]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.608      ;
; 0.491 ; CAPdiez:CAP10|RAM_adr[11]       ; CAPdiez:CAP10|RAM_adr[8]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.257      ; 0.832      ;
; 0.494 ; CAPdiez:CAP10|RAM_adr[11]       ; CAPdiez:CAP10|RAM_adr[14]       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.257      ; 0.835      ;
; 0.494 ; CAPdiez:CAP10|RAM_adr[11]       ; CAPdiez:CAP10|RAM_adr[13]       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.257      ; 0.835      ;
; 0.516 ; GeoLoc:Geo_Loc|h_match_count[4] ; GeoLoc:Geo_Loc|max_match[4]     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; CAPdiez:CAP10|v_count[8]        ; CAPdiez:CAP10|v_count[8]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; CAPdiez:CAP10|RAM_adr[1]        ; CAPdiez:CAP10|RAM_adr[3]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; GeoLoc:Geo_Loc|h_match_count[3] ; GeoLoc:Geo_Loc|h_match_count[5] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; GeoLoc:Geo_Loc|h_match_count[1] ; GeoLoc:Geo_Loc|h_match_count[3] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; CAPdiez:CAP10|RAM_adr[1]        ; CAPdiez:CAP10|RAM_adr[4]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; CAPdiez:CAP10|h_count[7]        ; CAPdiez:CAP10|h_count[9]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.641      ;
; 0.520 ; CAPdiez:CAP10|h_count[5]        ; CAPdiez:CAP10|h_count[7]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.642      ;
; 0.520 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[3]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; GeoLoc:Geo_Loc|h_match_count[1] ; GeoLoc:Geo_Loc|h_match_count[4] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; CAPdiez:CAP10|h_count[3]        ; CAPdiez:CAP10|h_count[4]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.645      ;
; 0.523 ; CAPdiez:CAP10|v_count[1]        ; CAPdiez:CAP10|v_count[4]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.644      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[3]        ; CAPdiez:CAP10|RAM_adr[5]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[5]        ; CAPdiez:CAP10|RAM_adr[7]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; CAPdiez:CAP10|RAM_adr[7]        ; CAPdiez:CAP10|RAM_adr[9]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; CAPdiez:CAP10|RAM_adr[9]        ; CAPdiez:CAP10|RAM_adr[11]       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; CAPdiez:CAP10|h_count[1]        ; CAPdiez:CAP10|h_count[2]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; CAPdiez:CAP10|RAM_adr[0]        ; CAPdiez:CAP10|RAM_adr[3]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; CAPdiez:CAP10|RAM_adr[2]        ; CAPdiez:CAP10|RAM_adr[5]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; GeoLoc:Geo_Loc|h_match_count[0] ; GeoLoc:Geo_Loc|h_match_count[3] ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[3]        ; CAPdiez:CAP10|RAM_adr[6]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[4]        ; CAPdiez:CAP10|RAM_adr[7]        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.651      ;
+-------+---------------------------------+---------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.208 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.327      ;
; 0.210 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.214 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.333      ;
; 0.285 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.419      ;
; 0.296 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.430      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.311 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.315 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.318 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.324 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.327 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.446      ;
; 0.338 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.457      ;
; 0.347 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.481      ;
; 0.350 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.469      ;
; 0.350 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.469      ;
; 0.354 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.473      ;
; 0.358 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.478      ;
; 0.387 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.521      ;
; 0.411 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.545      ;
; 0.415 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|h_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.534      ;
; 0.427 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.561      ;
; 0.430 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[1]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.547      ;
; 0.431 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.549      ;
; 0.432 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.549      ;
; 0.432 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.550      ;
; 0.434 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.440 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.574      ;
; 0.449 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.458 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|h_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.460 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.594      ;
; 0.462 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[10]'                                                                                                      ;
+-------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                 ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+
; 0.805 ; GeoLoc:Geo_Loc|v_max_match[5] ; GeoLoc:Geo_Loc|Y_loc[5] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.059     ; 0.276      ;
; 0.806 ; GeoLoc:Geo_Loc|v_max_match[6] ; GeoLoc:Geo_Loc|Y_loc[6] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.060     ; 0.276      ;
; 0.807 ; GeoLoc:Geo_Loc|v_max_match[0] ; GeoLoc:Geo_Loc|Y_loc[0] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.061     ; 0.276      ;
; 0.808 ; GeoLoc:Geo_Loc|v_max_match[7] ; GeoLoc:Geo_Loc|Y_loc[7] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.062     ; 0.276      ;
; 0.814 ; GeoLoc:Geo_Loc|v_max_match[1] ; GeoLoc:Geo_Loc|Y_loc[1] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.068     ; 0.276      ;
; 0.817 ; GeoLoc:Geo_Loc|v_max_match[2] ; GeoLoc:Geo_Loc|Y_loc[2] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.071     ; 0.276      ;
; 0.818 ; GeoLoc:Geo_Loc|v_max_match[4] ; GeoLoc:Geo_Loc|Y_loc[4] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.072     ; 0.276      ;
; 0.818 ; GeoLoc:Geo_Loc|v_max_match[3] ; GeoLoc:Geo_Loc|Y_loc[3] ; CAPdiez:CAP10|CAPclk ; GPIO1_D[10] ; -0.500       ; -0.072     ; 0.276      ;
+-------+-------------------------------+-------------------------+----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.699 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.353     ; 0.833      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.953      ;
; -0.067 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.389      ; 0.943      ;
; -0.067 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.389      ; 0.943      ;
; -0.067 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.389      ; 0.943      ;
; -0.067 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.389      ; 0.943      ;
; -0.067 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.389      ; 0.943      ;
; -0.067 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.389      ; 0.943      ;
; -0.067 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.389      ; 0.943      ;
; -0.067 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.389      ; 0.943      ;
; -0.067 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.389      ; 0.943      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; -0.055 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.932      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.044  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.833      ;
; 0.166  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.390      ; 0.711      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CAPdiez:CAP10|CAPclk'                                                                                 ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                         ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[0]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[1]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[2]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[3]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[4]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[5]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[3]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[4]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[5]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[6]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[7]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[2]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[1]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.271 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[0]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.143      ;
; -0.219 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[0] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.091      ;
; -0.219 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[1] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.091      ;
; -0.219 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[2] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.091      ;
; -0.219 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[3] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.091      ;
; -0.219 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[4] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.091      ;
; -0.219 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[5] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.500        ; 1.395      ; 2.091      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[0]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[1]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[2]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[3]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[4]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[5]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[3]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[4]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[5]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[6]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[7]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[2]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[1]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.743  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[0]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.629      ;
; 0.798  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[0] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.574      ;
; 0.798  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[1] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.574      ;
; 0.798  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[2] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.574      ;
; 0.798  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[3] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.574      ;
; 0.798  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[4] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.574      ;
; 0.798  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[5] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 1.000        ; 1.395      ; 1.574      ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CAPdiez:CAP10|CAPclk'                                                                                  ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                         ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+
; -0.061 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[0] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.517      ;
; -0.061 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[1] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.517      ;
; -0.061 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[2] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.517      ;
; -0.061 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[3] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.517      ;
; -0.061 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[4] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.517      ;
; -0.061 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[5] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.517      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[0]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[1]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[2]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[3]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[4]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[5]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[3]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[4]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[5]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[6]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[7]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[2]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[1]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; -0.008 ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[0]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; 0.000        ; 1.464      ; 1.570      ;
; 0.946  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[0] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.024      ;
; 0.946  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[1] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.024      ;
; 0.946  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[2] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.024      ;
; 0.946  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[3] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.024      ;
; 0.946  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[4] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.024      ;
; 0.946  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|h_match_count[5] ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.024      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[0]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[1]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[2]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[3]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[4]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|max_match[5]     ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[3]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[4]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[5]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[6]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[7]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[2]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[1]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
; 0.996  ; GPIO1_D[10] ; GeoLoc:Geo_Loc|v_max_match[0]   ; GPIO1_D[10]  ; CAPdiez:CAP10|CAPclk ; -0.500       ; 1.464      ; 2.074      ;
+--------+-------------+---------------------------------+--------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.519 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.619      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.615 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.715      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.705 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.805      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.811      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.811      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.811      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.811      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.811      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.811      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.811      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.811      ;
; 0.711 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.811      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 0.715 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.496      ; 0.815      ;
; 1.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.278     ; 0.715      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; -0.068 ; 0.148        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -0.067 ; 0.149        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -0.067 ; 0.149        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -0.067 ; 0.149        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -0.067 ; 0.149        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; -0.067 ; 0.149        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -0.024 ; 0.160        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; -0.024 ; 0.160        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; -0.024 ; 0.160        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; -0.024 ; 0.160        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; -0.024 ; 0.160        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -0.024 ; 0.160        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -0.024 ; 0.160        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -0.024 ; 0.160        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -0.024 ; 0.160        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.082  ; 0.082        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.146  ; 0.146        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.146  ; 0.146        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 0.154  ; 0.154        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[4]|clk             ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[5]|clk             ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[0]|clk              ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[1]|clk              ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[2]|clk              ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[3]|clk              ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.623  ; 0.839        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; 0.623  ; 0.839        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; 0.623  ; 0.839        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; 0.623  ; 0.839        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; 0.623  ; 0.839        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.623  ; 0.839        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.623  ; 0.839        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.623  ; 0.839        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.623  ; 0.839        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.665  ; 0.849        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.665  ; 0.849        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.665  ; 0.849        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.665  ; 0.849        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.665  ; 0.849        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; 0.665  ; 0.849        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[4]|clk             ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[5]|clk             ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[0]|clk              ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[1]|clk              ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[2]|clk              ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[3]|clk              ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.845  ; 0.845        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.853  ; 0.853        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.853  ; 0.853        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[10]'                                                        ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]             ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[5]|datad  ;
; 0.067  ; 0.067        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[0]|datad  ;
; 0.067  ; 0.067        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[6]|datad  ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[1]|datad  ;
; 0.068  ; 0.068        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[7]|datad  ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[2]|datad  ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[3]|datad  ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[4]|datad  ;
; 0.071  ; 0.071        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[5] ;
; 0.072  ; 0.072        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[0] ;
; 0.072  ; 0.072        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[6] ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[1] ;
; 0.073  ; 0.073        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[7] ;
; 0.074  ; 0.074        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[2] ;
; 0.074  ; 0.074        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[3] ;
; 0.074  ; 0.074        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[4] ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]~input|o     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]~input|i     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]~input|i     ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; GPIO1_D[10]~input|o     ;
; 0.925  ; 0.925        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[2] ;
; 0.925  ; 0.925        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[3] ;
; 0.925  ; 0.925        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[4] ;
; 0.926  ; 0.926        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[1] ;
; 0.926  ; 0.926        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[7] ;
; 0.927  ; 0.927        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[0] ;
; 0.927  ; 0.927        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[6] ;
; 0.928  ; 0.928        ; 0.000          ; Low Pulse Width  ; GPIO1_D[10] ; Fall       ; GeoLoc:Geo_Loc|Y_loc[5] ;
; 0.929  ; 0.929        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[2]|datad  ;
; 0.929  ; 0.929        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[3]|datad  ;
; 0.929  ; 0.929        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[4]|datad  ;
; 0.930  ; 0.930        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[1]|datad  ;
; 0.930  ; 0.930        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[7]|datad  ;
; 0.931  ; 0.931        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[0]|datad  ;
; 0.931  ; 0.931        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[6]|datad  ;
; 0.932  ; 0.932        ; 0.000          ; High Pulse Width ; GPIO1_D[10] ; Rise       ; Geo_Loc|Y_loc[5]|datad  ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|enawRAMclk                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|h_match_count[0]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|h_match_count[1]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|h_match_count[2]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|h_match_count[3]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|h_match_count[4]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|h_match_count[5]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|max_match[0]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|max_match[1]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|max_match[2]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|max_match[3]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|max_match[4]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|max_match[5]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|v_max_match[0]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|v_max_match[1]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|v_max_match[2]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|v_max_match[3]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|v_max_match[4]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|v_max_match[5]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|v_max_match[6]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; GeoLoc:Geo_Loc|v_max_match[7]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.215  ; 0.431        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.215  ; 0.431        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.371  ; 0.555        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.632  ; 0.632        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.349  ; 0.565        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.543 ; 4.727        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.630 ; 4.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.721 ; 4.721        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.055 ; 5.271        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.275 ; 5.275        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.370 ; 5.370        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.641 ; 9.871        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.702 ; 9.886        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 9.702 ; 9.886        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 9.702 ; 9.886        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[2]                                                                                 ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[3]                                                                                 ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 2.837  ; 3.570 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 2.837  ; 3.570 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 4.039  ; 4.650 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 4.039  ; 4.650 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 2.230  ; 2.857 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; -0.006 ; 0.595 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; -0.207 ; 0.373 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; -0.170 ; 0.399 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; -0.238 ; 0.332 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; -0.262 ; 0.295 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; -0.221 ; 0.363 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; -0.250 ; 0.321 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; -0.006 ; 0.595 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; -0.043 ; 0.549 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -2.666 ; -3.385 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -2.666 ; -3.385 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -1.812 ; -2.424 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -2.645 ; -3.353 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -1.812 ; -2.424 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.514  ; -0.035 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; 0.465  ; -0.099 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; 0.426  ; -0.135 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; 0.491  ; -0.071 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; 0.514  ; -0.035 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.480  ; -0.090 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.503  ; -0.061 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.269  ; -0.323 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.304  ; -0.279 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-------------+---------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+--------+--------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.323  ;        ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.323  ;        ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;        ; 1.344  ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;        ; 1.344  ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 3.377  ; 3.501  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 2.968  ; 3.096  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 3.213  ; 3.351  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 3.100  ; 3.221  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 3.377  ; 3.501  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 3.393  ; 3.539  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 3.312  ; 3.503  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 3.393  ; 3.539  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 3.312  ; 3.425  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 3.201  ; 3.322  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 3.149  ; 3.262  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 3.382  ; 3.510  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 2.979  ; 3.106  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 3.179  ; 3.309  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 3.382  ; 3.510  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 3.242  ; 3.347  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 2.758  ; 2.853  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0_D[*]   ; GPIO1_D[10]                     ; 7.018  ; 7.168  ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[0]  ; GPIO1_D[10]                     ; 6.879  ; 7.018  ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[2]  ; GPIO1_D[10]                     ; 6.603  ; 6.711  ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[3]  ; GPIO1_D[10]                     ; 7.018  ; 7.168  ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[4]  ; GPIO1_D[10]                     ; 6.161  ; 6.105  ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[5]  ; GPIO1_D[10]                     ; 6.549  ; 6.629  ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[6]  ; GPIO1_D[10]                     ; 4.934  ; 4.952  ; Fall       ; GPIO1_D[10]                                         ;
; HEX1_D[*]   ; GPIO1_D[10]                     ; 13.453 ; 13.476 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[0]  ; GPIO1_D[10]                     ; 13.422 ; 13.476 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[1]  ; GPIO1_D[10]                     ; 13.453 ; 13.475 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[2]  ; GPIO1_D[10]                     ; 13.363 ; 13.430 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[3]  ; GPIO1_D[10]                     ; 13.409 ; 13.450 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[4]  ; GPIO1_D[10]                     ; 13.421 ; 13.442 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[5]  ; GPIO1_D[10]                     ; 13.353 ; 13.363 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[6]  ; GPIO1_D[10]                     ; 13.287 ; 13.242 ; Fall       ; GPIO1_D[10]                                         ;
; HEX2_D[*]   ; GPIO1_D[10]                     ; 11.756 ; 11.593 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[0]  ; GPIO1_D[10]                     ; 11.511 ; 11.431 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[1]  ; GPIO1_D[10]                     ; 11.421 ; 11.580 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[2]  ; GPIO1_D[10]                     ; 11.551 ; 11.459 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[3]  ; GPIO1_D[10]                     ; 11.503 ; 11.415 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[4]  ; GPIO1_D[10]                     ; 11.331 ; 11.494 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[5]  ; GPIO1_D[10]                     ; 11.644 ; 11.558 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[6]  ; GPIO1_D[10]                     ; 11.756 ; 11.593 ; Fall       ; GPIO1_D[10]                                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;        ; 2.221  ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;        ; 2.221  ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 2.253  ;        ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 2.253  ;        ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.327  ; 3.389  ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.327  ; 3.389  ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.194  ; 3.168  ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.194  ; 3.168  ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 3.365  ; 3.457  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 3.365  ; 3.457  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 4.426  ; 4.631  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 4.426  ; 4.631  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.099 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.099 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.119 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.119 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 2.678 ; 2.801 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 2.678 ; 2.801 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 2.913 ; 3.046 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 2.805 ; 2.921 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 3.071 ; 3.190 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 2.902 ; 3.018 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 3.009 ; 3.192 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 3.087 ; 3.225 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 3.009 ; 3.116 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 2.902 ; 3.018 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 2.852 ; 2.960 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 2.689 ; 2.810 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 2.689 ; 2.810 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 2.880 ; 3.005 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 3.076 ; 3.198 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 2.943 ; 3.043 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 2.477 ; 2.567 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0_D[*]   ; GPIO1_D[10]                     ; 4.577 ; 4.553 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[0]  ; GPIO1_D[10]                     ; 5.071 ; 5.121 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[2]  ; GPIO1_D[10]                     ; 4.728 ; 4.893 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[3]  ; GPIO1_D[10]                     ; 5.206 ; 5.265 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[4]  ; GPIO1_D[10]                     ; 4.985 ; 5.058 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[5]  ; GPIO1_D[10]                     ; 4.683 ; 4.825 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[6]  ; GPIO1_D[10]                     ; 4.577 ; 4.553 ; Fall       ; GPIO1_D[10]                                         ;
; HEX1_D[*]   ; GPIO1_D[10]                     ; 5.741 ; 5.759 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[0]  ; GPIO1_D[10]                     ; 5.871 ; 5.922 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[1]  ; GPIO1_D[10]                     ; 5.892 ; 5.907 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[2]  ; GPIO1_D[10]                     ; 5.912 ; 5.876 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[3]  ; GPIO1_D[10]                     ; 5.859 ; 5.898 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[4]  ; GPIO1_D[10]                     ; 5.842 ; 5.964 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[5]  ; GPIO1_D[10]                     ; 5.803 ; 5.909 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[6]  ; GPIO1_D[10]                     ; 5.741 ; 5.759 ; Fall       ; GPIO1_D[10]                                         ;
; HEX2_D[*]   ; GPIO1_D[10]                     ; 4.376 ; 4.396 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[0]  ; GPIO1_D[10]                     ; 4.376 ; 4.400 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[1]  ; GPIO1_D[10]                     ; 4.537 ; 4.563 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[2]  ; GPIO1_D[10]                     ; 4.715 ; 4.579 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[3]  ; GPIO1_D[10]                     ; 4.380 ; 4.396 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[4]  ; GPIO1_D[10]                     ; 4.434 ; 4.650 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[5]  ; GPIO1_D[10]                     ; 4.533 ; 4.761 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[6]  ; GPIO1_D[10]                     ; 4.628 ; 4.761 ; Fall       ; GPIO1_D[10]                                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.186 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.186 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 2.215 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 2.215 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.240 ; 3.300 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.240 ; 3.300 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.113 ; 3.088 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.113 ; 3.088 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 3.269 ; 3.350 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 3.269 ; 3.350 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 4.302 ; 4.498 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 4.302 ; 4.498 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 3.914 ;    ;    ; 4.551 ;
; SW[3]      ; GPIO0_D[4]  ; 4.212 ;    ;    ; 4.913 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 3.820 ;    ;    ; 4.449 ;
; SW[3]      ; GPIO0_D[4]  ; 4.107 ;    ;    ; 4.797 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -3.895   ; -0.230 ; -1.634   ; -0.061  ; -3.000              ;
;  CAPdiez:CAP10|CAPclk                                ; -3.895   ; 0.196  ; -0.294   ; -0.061  ; -2.174              ;
;  CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.200    ; -0.037 ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1.679    ; 0.208  ; N/A      ; N/A     ; 9.624               ;
;  CLOCK_50                                            ; 0.070    ; -0.213 ; N/A      ; N/A     ; 4.543               ;
;  GPIO1_D[10]                                         ; -1.635   ; 0.805  ; N/A      ; N/A     ; -3.000              ;
;  GPIO1_D[8]                                          ; -1.490   ; 0.187  ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.472               ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -1.184   ; 0.195  ; -1.634   ; 0.519   ; -1.000              ;
;  div800k:DIV800|Qaux[0]                              ; 0.227    ; -0.037 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]                              ; 0.210    ; -0.011 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]                              ; 0.056    ; -0.021 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]                              ; 0.193    ; 0.001  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]                              ; 0.034    ; 0.021  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]                              ; -1.998   ; -0.230 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                      ; -443.943 ; -0.626 ; -34.128  ; -0.478  ; -358.704            ;
;  CAPdiez:CAP10|CAPclk                                ; -394.844 ; 0.000  ; -5.430   ; -0.478  ; -265.704            ;
;  CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.000    ; -0.037 ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; 0.000    ; -0.213 ; N/A      ; N/A     ; 0.000               ;
;  GPIO1_D[10]                                         ; -13.014  ; 0.000  ; N/A      ; N/A     ; -3.000              ;
;  GPIO1_D[8]                                          ; -7.390   ; 0.000  ; N/A      ; N/A     ; -21.784             ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -23.582  ; 0.000  ; -28.698  ; 0.000   ; -55.000             ;
;  div800k:DIV800|Qaux[0]                              ; 0.000    ; -0.037 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]                              ; 0.000    ; -0.011 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]                              ; 0.000    ; -0.021 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]                              ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]                              ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]                              ; -5.113   ; -0.411 ; N/A      ; N/A     ; -8.000              ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 4.965  ; 5.535 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 4.965  ; 5.535 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 6.940  ; 7.514 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 6.940  ; 7.514 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 3.915  ; 4.357 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.066  ; 0.595 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; -0.207 ; 0.373 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; -0.170 ; 0.399 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; -0.238 ; 0.332 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; -0.262 ; 0.295 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; -0.221 ; 0.363 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; -0.250 ; 0.321 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.066  ; 0.595 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.001  ; 0.549 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -2.666 ; -3.385 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -2.666 ; -3.385 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -1.812 ; -2.424 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -2.645 ; -3.353 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -1.812 ; -2.424 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.868  ; 0.512  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; 0.801  ; 0.469  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; 0.704  ; 0.363  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; 0.813  ; 0.459  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; 0.868  ; 0.512  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.806  ; 0.472  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.828  ; 0.471  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.426  ; 0.109  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.479  ; 0.167  ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-------------+---------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+--------+--------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 2.262  ;        ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 2.262  ;        ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;        ; 2.191  ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;        ; 2.191  ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 5.589  ; 5.665  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.874  ; 4.972  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.379  ; 5.410  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 5.099  ; 5.191  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 5.589  ; 5.665  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 5.649  ; 5.672  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 5.494  ; 5.639  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.649  ; 5.672  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 5.478  ; 5.555  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 5.358  ; 5.413  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.222  ; 5.246  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 5.598  ; 5.678  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 4.947  ; 5.010  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 5.271  ; 5.392  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.598  ; 5.678  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 5.308  ; 5.420  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 4.461  ; 4.567  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0_D[*]   ; GPIO1_D[10]                     ; 11.657 ; 11.751 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[0]  ; GPIO1_D[10]                     ; 11.429 ; 11.529 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[2]  ; GPIO1_D[10]                     ; 11.017 ; 10.892 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[3]  ; GPIO1_D[10]                     ; 11.657 ; 11.751 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[4]  ; GPIO1_D[10]                     ; 10.016 ; 10.084 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[5]  ; GPIO1_D[10]                     ; 10.832 ; 10.929 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[6]  ; GPIO1_D[10]                     ; 7.845  ; 7.906  ; Fall       ; GPIO1_D[10]                                         ;
; HEX1_D[*]   ; GPIO1_D[10]                     ; 23.089 ; 23.075 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[0]  ; GPIO1_D[10]                     ; 23.071 ; 23.018 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[1]  ; GPIO1_D[10]                     ; 23.089 ; 23.075 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[2]  ; GPIO1_D[10]                     ; 23.032 ; 22.946 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[3]  ; GPIO1_D[10]                     ; 23.016 ; 22.996 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[4]  ; GPIO1_D[10]                     ; 23.039 ; 23.035 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[5]  ; GPIO1_D[10]                     ; 22.944 ; 22.914 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[6]  ; GPIO1_D[10]                     ; 22.702 ; 22.790 ; Fall       ; GPIO1_D[10]                                         ;
; HEX2_D[*]   ; GPIO1_D[10]                     ; 19.744 ; 19.725 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[0]  ; GPIO1_D[10]                     ; 19.439 ; 19.305 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[1]  ; GPIO1_D[10]                     ; 19.444 ; 19.476 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[2]  ; GPIO1_D[10]                     ; 19.535 ; 19.401 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[3]  ; GPIO1_D[10]                     ; 19.427 ; 19.313 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[4]  ; GPIO1_D[10]                     ; 19.278 ; 19.331 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[5]  ; GPIO1_D[10]                     ; 19.661 ; 19.528 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[6]  ; GPIO1_D[10]                     ; 19.744 ; 19.725 ; Fall       ; GPIO1_D[10]                                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;        ; 3.645  ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;        ; 3.645  ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 3.774  ;        ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 3.774  ;        ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.635  ; 5.629  ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.635  ; 5.629  ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.488  ; 5.381  ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.488  ; 5.381  ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 5.818  ; 5.840  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 5.818  ; 5.840  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 7.438  ; 7.536  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 7.438  ; 7.536  ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.099 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.099 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.119 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.119 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 2.678 ; 2.801 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 2.678 ; 2.801 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 2.913 ; 3.046 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 2.805 ; 2.921 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 3.071 ; 3.190 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 2.902 ; 3.018 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 3.009 ; 3.192 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 3.087 ; 3.225 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 3.009 ; 3.116 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 2.902 ; 3.018 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 2.852 ; 2.960 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 2.689 ; 2.810 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 2.689 ; 2.810 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 2.880 ; 3.005 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 3.076 ; 3.198 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 2.943 ; 3.043 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 2.477 ; 2.567 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0_D[*]   ; GPIO1_D[10]                     ; 4.577 ; 4.553 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[0]  ; GPIO1_D[10]                     ; 5.071 ; 5.121 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[2]  ; GPIO1_D[10]                     ; 4.728 ; 4.893 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[3]  ; GPIO1_D[10]                     ; 5.206 ; 5.265 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[4]  ; GPIO1_D[10]                     ; 4.985 ; 5.058 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[5]  ; GPIO1_D[10]                     ; 4.683 ; 4.825 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX0_D[6]  ; GPIO1_D[10]                     ; 4.577 ; 4.553 ; Fall       ; GPIO1_D[10]                                         ;
; HEX1_D[*]   ; GPIO1_D[10]                     ; 5.741 ; 5.759 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[0]  ; GPIO1_D[10]                     ; 5.871 ; 5.922 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[1]  ; GPIO1_D[10]                     ; 5.892 ; 5.907 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[2]  ; GPIO1_D[10]                     ; 5.912 ; 5.876 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[3]  ; GPIO1_D[10]                     ; 5.859 ; 5.898 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[4]  ; GPIO1_D[10]                     ; 5.842 ; 5.964 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[5]  ; GPIO1_D[10]                     ; 5.803 ; 5.909 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX1_D[6]  ; GPIO1_D[10]                     ; 5.741 ; 5.759 ; Fall       ; GPIO1_D[10]                                         ;
; HEX2_D[*]   ; GPIO1_D[10]                     ; 4.376 ; 4.396 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[0]  ; GPIO1_D[10]                     ; 4.376 ; 4.400 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[1]  ; GPIO1_D[10]                     ; 4.537 ; 4.563 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[2]  ; GPIO1_D[10]                     ; 4.715 ; 4.579 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[3]  ; GPIO1_D[10]                     ; 4.380 ; 4.396 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[4]  ; GPIO1_D[10]                     ; 4.434 ; 4.650 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[5]  ; GPIO1_D[10]                     ; 4.533 ; 4.761 ; Fall       ; GPIO1_D[10]                                         ;
;  HEX2_D[6]  ; GPIO1_D[10]                     ; 4.628 ; 4.761 ; Fall       ; GPIO1_D[10]                                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.186 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.186 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 2.215 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 2.215 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.240 ; 3.300 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.240 ; 3.300 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.113 ; 3.088 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.113 ; 3.088 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 3.269 ; 3.350 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 3.269 ; 3.350 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 4.302 ; 4.498 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 4.302 ; 4.498 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.633 ;    ;    ; 7.047 ;
; SW[3]      ; GPIO0_D[4]  ; 7.122 ;    ;    ; 7.623 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 3.820 ;    ;    ; 4.449 ;
; SW[3]      ; GPIO0_D[4]  ; 4.107 ;    ;    ; 4.797 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|CAPclk                                ; 195      ; 1176     ; 0        ; 775      ;
; GPIO1_D[8]                                          ; CAPdiez:CAP10|CAPclk                                ; 0        ; 56       ; 0        ; 0        ;
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1781     ; 180      ; 515      ; 0        ;
; div800k:DIV800|Qaux[0]                              ; CLOCK_50                                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                              ; div800k:DIV800|Qaux[0]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                              ; div800k:DIV800|Qaux[1]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                              ; div800k:DIV800|Qaux[2]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                              ; div800k:DIV800|Qaux[3]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; div800k:DIV800|Qaux[4]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; div800k:DIV800|Qaux[5]                              ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; div800k:DIV800|Qaux[5]                              ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; div800k:DIV800|Qaux[5]                              ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[8]                                          ; GPIO1_D[8]                                          ; 4        ; 0        ; 56       ; 20       ;
; CAPdiez:CAP10|CAPclk                                ; GPIO1_D[10]                                         ; 0        ; 0        ; 8        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; SCCBdrive:SCCBdriver|clk400data                     ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|CAPclk                                ; 195      ; 1176     ; 0        ; 775      ;
; GPIO1_D[8]                                          ; CAPdiez:CAP10|CAPclk                                ; 0        ; 56       ; 0        ; 0        ;
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1781     ; 180      ; 515      ; 0        ;
; div800k:DIV800|Qaux[0]                              ; CLOCK_50                                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                              ; div800k:DIV800|Qaux[0]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                              ; div800k:DIV800|Qaux[1]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                              ; div800k:DIV800|Qaux[2]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                              ; div800k:DIV800|Qaux[3]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; div800k:DIV800|Qaux[4]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; div800k:DIV800|Qaux[5]                              ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; div800k:DIV800|Qaux[5]                              ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; div800k:DIV800|Qaux[5]                              ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[8]                                          ; GPIO1_D[8]                                          ; 4        ; 0        ; 56       ; 20       ;
; CAPdiez:CAP10|CAPclk                                ; GPIO1_D[10]                                         ; 0        ; 0        ; 8        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; SCCBdrive:SCCBdriver|clk400data                     ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; GPIO1_D[10]                     ; CAPdiez:CAP10|CAPclk            ; 20       ; 20       ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; GPIO1_D[10]                     ; CAPdiez:CAP10|CAPclk            ; 20       ; 20       ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 168   ; 168  ;
; Unconstrained Output Ports      ; 40    ; 40   ;
; Unconstrained Output Port Paths ; 162   ; 162  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Jun 16 19:15:58 2024
Info: Command: quartus_sta procesador -c procesador
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'procesador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_25M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK_25M|altpll_component|auto_generated|pll1|clk[0]} {CLK_25M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GPIO1_D[10] GPIO1_D[10]
    Info (332105): create_clock -period 1.000 -name CAPdiez:CAP10|CAPclk CAPdiez:CAP10|CAPclk
    Info (332105): create_clock -period 1.000 -name CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name GPIO1_D[8] GPIO1_D[8]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[5] div800k:DIV800|Qaux[5]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[4] div800k:DIV800|Qaux[4]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[3] div800k:DIV800|Qaux[3]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[2] div800k:DIV800|Qaux[2]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[1] div800k:DIV800|Qaux[1]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[0] div800k:DIV800|Qaux[0]
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.895
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.895            -394.844 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.998              -5.113 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.635             -13.014 GPIO1_D[10] 
    Info (332119):    -1.490              -7.390 GPIO1_D[8] 
    Info (332119):    -1.184             -23.582 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.034               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.056               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.070               0.000 CLOCK_50 
    Info (332119):     0.193               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.200               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.210               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.227               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     1.679               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.230              -0.411 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.165              -0.165 CLOCK_50 
    Info (332119):    -0.036              -0.036 div800k:DIV800|Qaux[0] 
    Info (332119):    -0.014              -0.014 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.006               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.018               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.036               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.057               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.358               0.000 GPIO1_D[8] 
    Info (332119):     0.375               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.377               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.395               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.603               0.000 GPIO1_D[10] 
Info (332146): Worst-case recovery slack is -1.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.634             -28.698 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.294              -5.430 CAPdiez:CAP10|CAPclk 
Info (332146): Worst-case removal slack is -0.001
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.001              -0.006 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.681               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.000 GPIO1_D[8] 
    Info (332119):    -3.000              -3.000 GPIO1_D[10] 
    Info (332119):    -2.174            -265.704 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.472               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.725               0.000 CLOCK_50 
    Info (332119):     9.624               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.546
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.546            -347.656 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.752              -4.291 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.337             -10.627 GPIO1_D[10] 
    Info (332119):    -1.251              -6.052 GPIO1_D[8] 
    Info (332119):    -0.948             -15.783 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.096               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.121               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.170               0.000 CLOCK_50 
    Info (332119):     0.226               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.243               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.248               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.268               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     2.516               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.213              -0.213 CLOCK_50 
    Info (332119):    -0.158              -0.283 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.037              -0.037 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -0.037              -0.037 div800k:DIV800|Qaux[0] 
    Info (332119):    -0.021              -0.021 div800k:DIV800|Qaux[2] 
    Info (332119):     0.006               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.022               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.023               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.312               0.000 GPIO1_D[8] 
    Info (332119):     0.337               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.340               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.352               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.404               0.000 GPIO1_D[10] 
Info (332146): Worst-case recovery slack is -1.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.412             -23.943 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.259              -4.802 CAPdiez:CAP10|CAPclk 
Info (332146): Worst-case removal slack is 0.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.059               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.689               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.000 GPIO1_D[8] 
    Info (332119):    -3.000              -3.000 GPIO1_D[10] 
    Info (332119):    -2.174            -265.704 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.483               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.670               0.000 CLOCK_50 
    Info (332119):     9.651               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.272
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.272            -203.875 CAPdiez:CAP10|CAPclk 
    Info (332119):    -0.917              -1.799 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.419              -3.296 GPIO1_D[10] 
    Info (332119):    -0.381              -1.522 GPIO1_D[8] 
    Info (332119):    -0.261              -1.420 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.249               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.255               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.309               0.000 CLOCK_50 
    Info (332119):     0.332               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.351               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.353               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.366               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     5.399               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.213              -0.395 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.173              -0.173 CLOCK_50 
    Info (332119):    -0.025              -0.025 div800k:DIV800|Qaux[0] 
    Info (332119):    -0.017              -0.017 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -0.011              -0.011 div800k:DIV800|Qaux[1] 
    Info (332119):     0.001               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.005               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.021               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.187               0.000 GPIO1_D[8] 
    Info (332119):     0.195               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.196               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.208               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.805               0.000 GPIO1_D[10] 
Info (332146): Worst-case recovery slack is -0.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.699              -3.212 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.271              -5.108 CAPdiez:CAP10|CAPclk 
Info (332146): Worst-case removal slack is -0.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.061              -0.478 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.519               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.784 GPIO1_D[8] 
    Info (332119):    -3.000              -3.000 GPIO1_D[10] 
    Info (332119):    -1.000            -153.000 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.472               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.543               0.000 CLOCK_50 
    Info (332119):     9.641               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4631 megabytes
    Info: Processing ended: Sun Jun 16 19:16:02 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


