// Seed: 1731747141
module module_0 (
    input wire id_0,
    output tri id_1,
    input tri id_2,
    output wand id_3,
    output supply1 id_4,
    input wand id_5
);
  logic id_7;
  wire  id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd29,
    parameter id_8 = 32'd71
) (
    output uwire id_0,
    output logic id_1,
    input supply0 _id_2,
    output wor id_3,
    input uwire id_4,
    output tri0 id_5,
    output tri0 id_6,
    output wand id_7
    , id_24,
    input wor _id_8,
    input supply1 id_9,
    output tri0 id_10,
    output uwire id_11,
    output tri0 id_12,
    input tri0 id_13,
    input wor id_14,
    input tri1 id_15,
    input wor id_16,
    input tri1 id_17,
    input supply0 id_18,
    input supply0 id_19[-1 : id_8],
    input wor id_20,
    output tri1 id_21,
    output wor id_22
);
  assign id_5 = id_4;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_20,
      id_3,
      id_0,
      id_19
  );
  wire id_25;
  ;
  parameter id_26 = 1;
  wire [id_2 : -1] id_27;
  always id_1 <= 1;
  assign id_22 = -1'b0;
  wire id_28;
endmodule
