
---------- Begin Simulation Statistics ----------
final_tick                               661753083000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 298537                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669832                       # Number of bytes of host memory used
host_op_rate                                   298548                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   334.97                       # Real time elapsed on the host
host_tick_rate                             1975575147                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003793                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.661753                       # Number of seconds simulated
sim_ticks                                661753083000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003793                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.617531                       # CPI: cycles per instruction
system.cpu.discardedOps                         20963                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       530877394                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.151114                       # IPC: instructions per cycle
system.cpu.numCycles                        661753083                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995768     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892130     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115786     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003793                       # Class of committed instruction
system.cpu.tickCycles                       130875689                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5917530                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11868905                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5836                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5957105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1077                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11917334                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1077                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606047                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604224                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               846                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602211                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601475                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.877784                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     540                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             343                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                173                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              170                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     36886368                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36886368                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36886399                       # number of overall hits
system.cpu.dcache.overall_hits::total        36886399                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11908696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11908696                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11908731                       # number of overall misses
system.cpu.dcache.overall_misses::total      11908731                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1139871357000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1139871357000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1139871357000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1139871357000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795130                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795130                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.244055                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.244055                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.244056                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.244056                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 95717.562779                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95717.562779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 95717.281463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95717.281463                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5950819                       # number of writebacks
system.cpu.dcache.writebacks::total           5950819                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5949822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5949822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5949822                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5949822                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5958874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5958874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5958909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5958909                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 590099107000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 590099107000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 590102529000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 590102529000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.122120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.122121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122121                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 99028.626381                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99028.626381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 99028.618997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99028.618997                       # average overall mshr miss latency
system.cpu.dcache.replacements                5956863                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35693582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35693582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    370349000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    370349000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41250.723992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41250.723992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    351611000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    351611000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39211.664994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39211.664994                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1192780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1192780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     11899716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     11899716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1139500900000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1139500900000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092496                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092496                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.908896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.908896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95758.663484                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95758.663484                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5949811                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5949811                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5949905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5949905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 589747392000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 589747392000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.454452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.454452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99118.791308                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99118.791308                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           66                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           66                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.530303                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.530303                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3422000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3422000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.530303                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.530303                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97771.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97771.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            2                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            2                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       108000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       108000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            8                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            8                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.250000                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.250000                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data        54000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total        54000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            2                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            2                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       104000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       104000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data        52000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        52000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       304000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       304000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 101333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 101333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.214286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 99333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 99333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.247996                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            42845335                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5958911                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.190128                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            319000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2047.247996                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          54754069                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         54754069                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49653580                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37077402                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13160682                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     16812953                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16812953                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16812953                       # number of overall hits
system.cpu.icache.overall_hits::total        16812953                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1319                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1319                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1319                       # number of overall misses
system.cpu.icache.overall_misses::total          1319                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    125063000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125063000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    125063000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125063000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16814272                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16814272                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16814272                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16814272                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94816.527672                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94816.527672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94816.527672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94816.527672                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1319                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1319                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1319                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    122425000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122425000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    122425000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122425000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92816.527672                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92816.527672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92816.527672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92816.527672                       # average overall mshr miss latency
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16812953                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16812953                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1319                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1319                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    125063000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125063000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16814272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16814272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94816.527672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94816.527672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    122425000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122425000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92816.527672                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92816.527672                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1078.873796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16814272                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1319                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12747.742229                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1078.873796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.263397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.263397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1079                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1079                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.263428                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16815591                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16815591                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 661753083000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003793                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8753                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8853                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 100                       # number of overall hits
system.l2.overall_hits::.cpu.data                8753                       # number of overall hits
system.l2.overall_hits::total                    8853                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1219                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5950157                       # number of demand (read+write) misses
system.l2.demand_misses::total                5951376                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1219                       # number of overall misses
system.l2.overall_misses::.cpu.data           5950157                       # number of overall misses
system.l2.overall_misses::total               5951376                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    116337000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 571923046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     572039383000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    116337000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 571923046000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    572039383000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5958910                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5960229                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5958910                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5960229                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.924185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998531                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998515                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.924185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998531                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998515                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95436.423298                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96118.984087                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96118.844281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95436.423298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96118.984087                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96118.844281                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5917177                       # number of writebacks
system.l2.writebacks::total                   5917177                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5950156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5951374                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5950156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5951374                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     91895000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 452919906000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 453011801000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     91895000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 452919906000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 453011801000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.923427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.923427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998514                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75447.454844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76118.996880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76118.859443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75447.454844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76118.996880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76118.859443                       # average overall mshr miss latency
system.l2.replacements                        5918607                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5950819                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5950819                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5950819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5950819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          233                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              233                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          233                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          233                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5949903                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5949903                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 571897636000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  571897636000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5949905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5949905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     1.000000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         1.000000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96118.816727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96118.816727                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5949903                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5949903                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 452899596000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 452899596000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     1.000000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     1.000000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76118.820088                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76118.820088                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    116337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.924185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.924185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95436.423298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95436.423298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     91895000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91895000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.923427                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.923427                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75447.454844                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75447.454844                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     25410000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25410000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.028207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.028207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100039.370079                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100039.370079                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20310000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20310000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.028096                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028096                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80276.679842                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80276.679842                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32678.254597                       # Cycle average of tags in use
system.l2.tags.total_refs                    11911493                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5951375                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.001469                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.010183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.222500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32672.021915                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997261                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          811                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23772                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29774371                       # Number of tag accesses
system.l2.tags.data_accesses                 29774371                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1480043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5950155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003555019250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17895619                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1389380                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5951373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5917177                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5951373                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5917177                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               4437134                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4               5951373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4              5917177                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5951102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        92456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.369527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.008199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.255755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        92455    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92456                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.124901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            92094     99.61%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              362      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92456                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95221968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94674832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    143.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    143.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  661753034000                       # Total gap between requests
system.mem_ctrls.avgGap                      55756.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        19488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95202480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     23680320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 29449.050560751220                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 143864052.084816664457                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 35784223.161677360535                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1218                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5950155                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5917177                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     29422750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 147873746500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 16173970681000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24156.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24852.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2733393.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        19488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95202480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95221968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        19488                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        19488                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94674832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94674832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1218                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5950155                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5951373                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5917177                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5917177                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        29449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    143864052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        143893501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        29449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        29449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    143066703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       143066703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    143066703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        29449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    143864052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       286960204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5951373                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1480020                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       372080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       371832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       371901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       371738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       372075                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       372262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       372232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       372282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       372401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       371741                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       371775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       371776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       371873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       371761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       371780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       371864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92419                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             36314925500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           29756865000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       147903169250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6101.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24851.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             5499487                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1380320                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.41                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       551585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   862.258111                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   755.718334                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   291.845097                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        19576      3.55%      3.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        25007      4.53%      8.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16321      2.96%     11.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        27170      4.93%     15.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        20261      3.67%     19.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        15574      2.82%     22.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        23122      4.19%     26.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        24234      4.39%     31.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       380320     68.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       551585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             380887872                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94721280                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              575.574005                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              143.136893                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.61                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1972503540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1048410495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    21251510280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3865890240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 52237638960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 149791902270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 127972634880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  358140490665                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.199580                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 328631898000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  22097140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 311024045000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1965820500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1044854580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    21241292940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3859814160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 52237638960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 149108016840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 128548538400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  358005976380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.996311                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 330163524250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  22097140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 309492418750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1471                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5917177                       # Transaction distribution
system.membus.trans_dist::CleanEvict              353                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5949902                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5949902                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1471                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     17820278                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               17820278                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189896800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189896800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5951375                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5951375    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5951375                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         17786082000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13491354750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10324                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11867996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          240                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5949905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5949904                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1319                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9005                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2878                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17874686                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              17877564                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        24944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190555648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190580592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5918607                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94674832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11878838                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000582                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11871923     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6915      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11878838                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 661753083000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        17868393000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2638999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11917820999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
