vendor_name = ModelSim
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/urna.v
source_file = 1, ../URNA-LCD-master/modulo digitos/digitos.v
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/digitos.v
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/Waveform.vwf
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/Waveform1.vwf
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/LCD_Controller.v
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/LCD_Reset_Delay.v
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/Waveform2.vwf
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/urna.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/lpm_divide_vcm.tdf
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/sign_div_unsign_9kh.tdf
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/alt_u_div_kve.tdf
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/add_sub_lkc.tdf
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/add_sub_mkc.tdf
source_file = 1, C:/Users/cliente/Desktop/urna_Eletronica-master/urna_Eletronica-master/Urna_Eletronica/db/lpm_divide_25m.tdf
design_name = urna
instance = comp, \r0|Cont[18] , r0|Cont[18], urna, 1
instance = comp, \r0|Cont[5] , r0|Cont[5], urna, 1
instance = comp, \r0|Cont[7] , r0|Cont[7], urna, 1
instance = comp, \r0|Cont[15] , r0|Cont[15], urna, 1
instance = comp, \u1|mDLY[3] , u1|mDLY[3], urna, 1
instance = comp, \u1|mDLY[12] , u1|mDLY[12], urna, 1
instance = comp, \u1|mDLY[15] , u1|mDLY[15], urna, 1
instance = comp, \u1|mDLY[17] , u1|mDLY[17], urna, 1
instance = comp, \u1|u0|Add0~0 , u1|u0|Add0~0, urna, 1
instance = comp, \u1|u0|Add0~2 , u1|u0|Add0~2, urna, 1
instance = comp, \u1|u0|Add0~4 , u1|u0|Add0~4, urna, 1
instance = comp, \u1|u0|Add0~6 , u1|u0|Add0~6, urna, 1
instance = comp, \r0|Cont[5]~27 , r0|Cont[5]~27, urna, 1
instance = comp, \r0|Cont[7]~31 , r0|Cont[7]~31, urna, 1
instance = comp, \r0|Cont[15]~47 , r0|Cont[15]~47, urna, 1
instance = comp, \r0|Cont[18]~53 , r0|Cont[18]~53, urna, 1
instance = comp, \u1|mDLY[3]~25 , u1|mDLY[3]~25, urna, 1
instance = comp, \u1|mDLY[12]~43 , u1|mDLY[12]~43, urna, 1
instance = comp, \u1|mDLY[15]~49 , u1|mDLY[15]~49, urna, 1
instance = comp, \u1|mDLY[16]~51 , u1|mDLY[16]~51, urna, 1
instance = comp, \u1|mDLY[17]~53 , u1|mDLY[17]~53, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2, urna, 1
instance = comp, \Add1~0 , Add1~0, urna, 1
instance = comp, \Add2~2 , Add2~2, urna, 1
instance = comp, \Add3~0 , Add3~0, urna, 1
instance = comp, \r0|Cont[0] , r0|Cont[0], urna, 1
instance = comp, \r0|Equal0~2 , r0|Equal0~2, urna, 1
instance = comp, \u1|Mux39~39 , u1|Mux39~39, urna, 1
instance = comp, \u1|mLCD_ST~18 , u1|mLCD_ST~18, urna, 1
instance = comp, \u1|u0|Cont[3] , u1|u0|Cont[3], urna, 1
instance = comp, \u1|u0|Cont[2] , u1|u0|Cont[2], urna, 1
instance = comp, \r0|Cont[0]~57 , r0|Cont[0]~57, urna, 1
instance = comp, \u1|u0|Selector5~1 , u1|u0|Selector5~1, urna, 1
instance = comp, \u1|u0|Selector6~0 , u1|u0|Selector6~0, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[18]~17 , Mod3|auto_generated|divider|divider|StageOut[18]~17, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[17]~19 , Mod3|auto_generated|divider|divider|StageOut[17]~19, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[16]~20 , Mod3|auto_generated|divider|divider|StageOut[16]~20, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[15]~23 , Mod3|auto_generated|divider|divider|StageOut[15]~23, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[22]~24 , Mod3|auto_generated|divider|divider|StageOut[22]~24, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[20]~28 , Mod3|auto_generated|divider|divider|StageOut[20]~28, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[18]~16 , Div3|auto_generated|divider|divider|StageOut[18]~16, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[17]~18 , Div3|auto_generated|divider|divider|StageOut[17]~18, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[16]~20 , Div3|auto_generated|divider|divider|StageOut[16]~20, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[15]~23 , Div3|auto_generated|divider|divider|StageOut[15]~23, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[23]~24 , Div3|auto_generated|divider|divider|StageOut[23]~24, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[22]~25 , Div3|auto_generated|divider|divider|StageOut[22]~25, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[21]~26 , Div3|auto_generated|divider|divider|StageOut[21]~26, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[20]~29 , Div3|auto_generated|divider|divider|StageOut[20]~29, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[18]~17 , Div5|auto_generated|divider|divider|StageOut[18]~17, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[17]~19 , Div5|auto_generated|divider|divider|StageOut[17]~19, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[16]~20 , Div5|auto_generated|divider|divider|StageOut[16]~20, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[15]~22 , Div5|auto_generated|divider|divider|StageOut[15]~22, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[22]~25 , Div5|auto_generated|divider|divider|StageOut[22]~25, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[21]~27 , Div5|auto_generated|divider|divider|StageOut[21]~27, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[20]~28 , Div5|auto_generated|divider|divider|StageOut[20]~28, urna, 1
instance = comp, \u1|Mux53~47 , u1|Mux53~47, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[18]~16 , Mod5|auto_generated|divider|divider|StageOut[18]~16, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[17]~19 , Mod5|auto_generated|divider|divider|StageOut[17]~19, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[16]~20 , Mod5|auto_generated|divider|divider|StageOut[16]~20, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[15]~22 , Mod5|auto_generated|divider|divider|StageOut[15]~22, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[20]~24 , Mod5|auto_generated|divider|divider|StageOut[20]~24, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[21]~29 , Mod5|auto_generated|divider|divider|StageOut[21]~29, urna, 1
instance = comp, \u1|Mux53~49 , u1|Mux53~49, urna, 1
instance = comp, \u1|Mux53~50 , u1|Mux53~50, urna, 1
instance = comp, \u1|Mux53~51 , u1|Mux53~51, urna, 1
instance = comp, \u1|Mux53~54 , u1|Mux53~54, urna, 1
instance = comp, \u1|Mux53~57 , u1|Mux53~57, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[18]~17 , Div0|auto_generated|divider|divider|StageOut[18]~17, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[17]~18 , Div0|auto_generated|divider|divider|StageOut[17]~18, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[16]~21 , Div0|auto_generated|divider|divider|StageOut[16]~21, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[15]~22 , Div0|auto_generated|divider|divider|StageOut[15]~22, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[23]~24 , Div0|auto_generated|divider|divider|StageOut[23]~24, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[22]~25 , Div0|auto_generated|divider|divider|StageOut[22]~25, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[21]~27 , Div0|auto_generated|divider|divider|StageOut[21]~27, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[20]~29 , Div0|auto_generated|divider|divider|StageOut[20]~29, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[18]~16 , Mod0|auto_generated|divider|divider|StageOut[18]~16, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[17]~19 , Mod0|auto_generated|divider|divider|StageOut[17]~19, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[16]~20 , Mod0|auto_generated|divider|divider|StageOut[16]~20, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[15]~23 , Mod0|auto_generated|divider|divider|StageOut[15]~23, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[20]~25 , Mod0|auto_generated|divider|divider|StageOut[20]~25, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[23]~26 , Mod0|auto_generated|divider|divider|StageOut[23]~26, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[22]~27 , Mod0|auto_generated|divider|divider|StageOut[22]~27, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[21]~28 , Mod0|auto_generated|divider|divider|StageOut[21]~28, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[18]~17 , Mod1|auto_generated|divider|divider|StageOut[18]~17, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[17]~19 , Mod1|auto_generated|divider|divider|StageOut[17]~19, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[16]~21 , Mod1|auto_generated|divider|divider|StageOut[16]~21, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[15]~22 , Mod1|auto_generated|divider|divider|StageOut[15]~22, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[20]~24 , Mod1|auto_generated|divider|divider|StageOut[20]~24, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[23]~26 , Mod1|auto_generated|divider|divider|StageOut[23]~26, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[18]~17 , Div1|auto_generated|divider|divider|StageOut[18]~17, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[17]~18 , Div1|auto_generated|divider|divider|StageOut[17]~18, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[16]~20 , Div1|auto_generated|divider|divider|StageOut[16]~20, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[15]~23 , Div1|auto_generated|divider|divider|StageOut[15]~23, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[23]~24 , Div1|auto_generated|divider|divider|StageOut[23]~24, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[21]~26 , Div1|auto_generated|divider|divider|StageOut[21]~26, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[20]~28 , Div1|auto_generated|divider|divider|StageOut[20]~28, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[18]~17 , Mod2|auto_generated|divider|divider|StageOut[18]~17, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[17]~19 , Mod2|auto_generated|divider|divider|StageOut[17]~19, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[16]~20 , Mod2|auto_generated|divider|divider|StageOut[16]~20, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[15]~22 , Mod2|auto_generated|divider|divider|StageOut[15]~22, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[20]~25 , Mod2|auto_generated|divider|divider|StageOut[20]~25, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[23]~26 , Mod2|auto_generated|divider|divider|StageOut[23]~26, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[22]~27 , Mod2|auto_generated|divider|divider|StageOut[22]~27, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[21]~28 , Mod2|auto_generated|divider|divider|StageOut[21]~28, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[17]~8 , Div2|auto_generated|divider|divider|StageOut[17]~8, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[16]~11 , Div2|auto_generated|divider|divider|StageOut[16]~11, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[15]~13 , Div2|auto_generated|divider|divider|StageOut[15]~13, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[18]~14 , Div2|auto_generated|divider|divider|StageOut[18]~14, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[22]~17 , Div2|auto_generated|divider|divider|StageOut[22]~17, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[20]~20 , Div2|auto_generated|divider|divider|StageOut[20]~20, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[18]~17 , Mod4|auto_generated|divider|divider|StageOut[18]~17, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[17]~19 , Mod4|auto_generated|divider|divider|StageOut[17]~19, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[16]~21 , Mod4|auto_generated|divider|divider|StageOut[16]~21, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[15]~23 , Mod4|auto_generated|divider|divider|StageOut[15]~23, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[20]~25 , Mod4|auto_generated|divider|divider|StageOut[20]~25, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[23]~26 , Mod4|auto_generated|divider|divider|StageOut[23]~26, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[21]~29 , Mod4|auto_generated|divider|divider|StageOut[21]~29, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[18]~16 , Div4|auto_generated|divider|divider|StageOut[18]~16, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[17]~18 , Div4|auto_generated|divider|divider|StageOut[17]~18, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[16]~21 , Div4|auto_generated|divider|divider|StageOut[16]~21, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[15]~22 , Div4|auto_generated|divider|divider|StageOut[15]~22, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[22]~25 , Div4|auto_generated|divider|divider|StageOut[22]~25, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[21]~26 , Div4|auto_generated|divider|divider|StageOut[21]~26, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[20]~28 , Div4|auto_generated|divider|divider|StageOut[20]~28, urna, 1
instance = comp, \u1|Mux53~71 , u1|Mux53~71, urna, 1
instance = comp, \u1|Mux39~60 , u1|Mux39~60, urna, 1
instance = comp, \u1|Mux39~61 , u1|Mux39~61, urna, 1
instance = comp, \u1|Mux39~62 , u1|Mux39~62, urna, 1
instance = comp, \u1|Selector19~10 , u1|Selector19~10, urna, 1
instance = comp, \u1|Selector19~11 , u1|Selector19~11, urna, 1
instance = comp, \u1|Selector19~12 , u1|Selector19~12, urna, 1
instance = comp, \u1|Mux39~63 , u1|Mux39~63, urna, 1
instance = comp, \u1|Selector19~13 , u1|Selector19~13, urna, 1
instance = comp, \u1|Mux39~65 , u1|Mux39~65, urna, 1
instance = comp, \u1|Mux39~67 , u1|Mux39~67, urna, 1
instance = comp, \u1|Mux39~70 , u1|Mux39~70, urna, 1
instance = comp, \u1|Mux37~0 , u1|Mux37~0, urna, 1
instance = comp, \u1|Mux37~1 , u1|Mux37~1, urna, 1
instance = comp, \u1|Mux53~76 , u1|Mux53~76, urna, 1
instance = comp, \u1|Mux53~77 , u1|Mux53~77, urna, 1
instance = comp, \u1|Mux39~72 , u1|Mux39~72, urna, 1
instance = comp, \u1|Mux53~78 , u1|Mux53~78, urna, 1
instance = comp, \u1|Mux12~5 , u1|Mux12~5, urna, 1
instance = comp, \u1|Mux4~0 , u1|Mux4~0, urna, 1
instance = comp, \u1|Mux53~87 , u1|Mux53~87, urna, 1
instance = comp, \u1|Mux53~88 , u1|Mux53~88, urna, 1
instance = comp, \u1|Mux39~83 , u1|Mux39~83, urna, 1
instance = comp, \u1|Mux53~91 , u1|Mux53~91, urna, 1
instance = comp, \u1|Mux53~101 , u1|Mux53~101, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[28]~33 , Mod4|auto_generated|divider|divider|StageOut[28]~33, urna, 1
instance = comp, \u1|Mux53~124 , u1|Mux53~124, urna, 1
instance = comp, \u1|Mux53~126 , u1|Mux53~126, urna, 1
instance = comp, \u1|Mux53~127 , u1|Mux53~127, urna, 1
instance = comp, \u1|Mux53~128 , u1|Mux53~128, urna, 1
instance = comp, \u1|Mux53~130 , u1|Mux53~130, urna, 1
instance = comp, \u1|Mux53~131 , u1|Mux53~131, urna, 1
instance = comp, \u1|Mux53~132 , u1|Mux53~132, urna, 1
instance = comp, \u1|Mux60~12 , u1|Mux60~12, urna, 1
instance = comp, \u1|Mux53~134 , u1|Mux53~134, urna, 1
instance = comp, \u1|Mux60~20 , u1|Mux60~20, urna, 1
instance = comp, \u1|Mux53~140 , u1|Mux53~140, urna, 1
instance = comp, \u1|Mux53~143 , u1|Mux53~143, urna, 1
instance = comp, \u1|Mux39~96 , u1|Mux39~96, urna, 1
instance = comp, \u1|Mux53~144 , u1|Mux53~144, urna, 1
instance = comp, \u1|Mux39~100 , u1|Mux39~100, urna, 1
instance = comp, \u1|Mux49~1 , u1|Mux49~1, urna, 1
instance = comp, \cv1[0]~1 , cv1[0]~1, urna, 1
instance = comp, \u1|Mux12~6 , u1|Mux12~6, urna, 1
instance = comp, \u1|Mux41~4 , u1|Mux41~4, urna, 1
instance = comp, \u1|Mux32~16 , u1|Mux32~16, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[23]~34 , Mod3|auto_generated|divider|divider|StageOut[23]~34, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[23]~30 , Div5|auto_generated|divider|divider|StageOut[23]~30, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[23]~33 , Mod5|auto_generated|divider|divider|StageOut[23]~33, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[22]~34 , Mod5|auto_generated|divider|divider|StageOut[22]~34, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[22]~34 , Mod1|auto_generated|divider|divider|StageOut[22]~34, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[22]~31 , Div1|auto_generated|divider|divider|StageOut[22]~31, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[23]~30 , Div4|auto_generated|divider|divider|StageOut[23]~30, urna, 1
instance = comp, \u1|Mux53~174 , u1|Mux53~174, urna, 1
instance = comp, \reset~I , reset, urna, 1
instance = comp, \key1~I , key1, urna, 1
instance = comp, \key2~I , key2, urna, 1
instance = comp, \clock~I , clock, urna, 1
instance = comp, \clock~clkctrl , clock~clkctrl, urna, 1
instance = comp, \u1|mDLY[0]~18 , u1|mDLY[0]~18, urna, 1
instance = comp, \r0|Cont[1]~19 , r0|Cont[1]~19, urna, 1
instance = comp, \key0~I , key0, urna, 1
instance = comp, \key0~clkctrl , key0~clkctrl, urna, 1
instance = comp, \r0|Cont[1] , r0|Cont[1], urna, 1
instance = comp, \r0|Cont[2]~21 , r0|Cont[2]~21, urna, 1
instance = comp, \r0|Cont[3]~23 , r0|Cont[3]~23, urna, 1
instance = comp, \r0|Cont[4]~25 , r0|Cont[4]~25, urna, 1
instance = comp, \r0|Cont[4] , r0|Cont[4], urna, 1
instance = comp, \r0|Cont[6]~29 , r0|Cont[6]~29, urna, 1
instance = comp, \r0|Cont[6] , r0|Cont[6], urna, 1
instance = comp, \r0|Cont[8]~33 , r0|Cont[8]~33, urna, 1
instance = comp, \r0|Cont[8] , r0|Cont[8], urna, 1
instance = comp, \r0|Cont[9]~35 , r0|Cont[9]~35, urna, 1
instance = comp, \r0|Cont[9] , r0|Cont[9], urna, 1
instance = comp, \r0|Cont[10]~37 , r0|Cont[10]~37, urna, 1
instance = comp, \r0|Cont[10] , r0|Cont[10], urna, 1
instance = comp, \r0|Cont[11]~39 , r0|Cont[11]~39, urna, 1
instance = comp, \r0|Cont[11] , r0|Cont[11], urna, 1
instance = comp, \r0|Cont[12]~41 , r0|Cont[12]~41, urna, 1
instance = comp, \r0|Cont[12] , r0|Cont[12], urna, 1
instance = comp, \r0|Cont[13]~43 , r0|Cont[13]~43, urna, 1
instance = comp, \r0|Cont[14]~45 , r0|Cont[14]~45, urna, 1
instance = comp, \r0|Cont[14] , r0|Cont[14], urna, 1
instance = comp, \r0|Cont[16]~49 , r0|Cont[16]~49, urna, 1
instance = comp, \r0|Cont[17]~51 , r0|Cont[17]~51, urna, 1
instance = comp, \r0|Cont[17] , r0|Cont[17], urna, 1
instance = comp, \r0|Cont[19]~55 , r0|Cont[19]~55, urna, 1
instance = comp, \r0|Cont[19] , r0|Cont[19], urna, 1
instance = comp, \r0|Cont[16] , r0|Cont[16], urna, 1
instance = comp, \r0|Equal0~0 , r0|Equal0~0, urna, 1
instance = comp, \r0|Cont[13] , r0|Cont[13], urna, 1
instance = comp, \r0|Equal0~4 , r0|Equal0~4, urna, 1
instance = comp, \r0|Cont[2] , r0|Cont[2], urna, 1
instance = comp, \r0|Cont[3] , r0|Cont[3], urna, 1
instance = comp, \r0|Equal0~1 , r0|Equal0~1, urna, 1
instance = comp, \r0|Equal0~3 , r0|Equal0~3, urna, 1
instance = comp, \r0|Equal0~5 , r0|Equal0~5, urna, 1
instance = comp, \r0|Equal0~6 , r0|Equal0~6, urna, 1
instance = comp, \r0|Equal0~6_wirecell , r0|Equal0~6_wirecell, urna, 1
instance = comp, \r0|oRESET , r0|oRESET, urna, 1
instance = comp, \u1|LUT_INDEX[1]~3 , u1|LUT_INDEX[1]~3, urna, 1
instance = comp, \u1|LUT_INDEX[1] , u1|LUT_INDEX[1], urna, 1
instance = comp, \u1|LUT_INDEX[3]~5 , u1|LUT_INDEX[3]~5, urna, 1
instance = comp, \u1|LUT_INDEX[3] , u1|LUT_INDEX[3], urna, 1
instance = comp, \u1|LessThan0~0 , u1|LessThan0~0, urna, 1
instance = comp, \u1|LUT_INDEX[2]~4 , u1|LUT_INDEX[2]~4, urna, 1
instance = comp, \u1|LUT_INDEX[5]~6 , u1|LUT_INDEX[5]~6, urna, 1
instance = comp, \u1|LUT_INDEX[5] , u1|LUT_INDEX[5], urna, 1
instance = comp, \u1|LessThan0~2 , u1|LessThan0~2, urna, 1
instance = comp, \u1|mLCD_ST~19 , u1|mLCD_ST~19, urna, 1
instance = comp, \u1|mLCD_ST.000001~0 , u1|mLCD_ST.000001~0, urna, 1
instance = comp, \u1|mLCD_ST.000001 , u1|mLCD_ST.000001, urna, 1
instance = comp, \u1|Selector0~0 , u1|Selector0~0, urna, 1
instance = comp, \u1|Selector0~1 , u1|Selector0~1, urna, 1
instance = comp, \u1|mLCD_Start , u1|mLCD_Start, urna, 1
instance = comp, \u1|u0|preStart~feeder , u1|u0|preStart~feeder, urna, 1
instance = comp, \u1|u0|preStart , u1|u0|preStart, urna, 1
instance = comp, \u1|u0|oDone~0 , u1|u0|oDone~0, urna, 1
instance = comp, \u1|u0|ST.00~0 , u1|u0|ST.00~0, urna, 1
instance = comp, \u1|u0|mStart~0 , u1|u0|mStart~0, urna, 1
instance = comp, \u1|u0|mStart , u1|u0|mStart, urna, 1
instance = comp, \u1|u0|ST.00 , u1|u0|ST.00, urna, 1
instance = comp, \u1|u0|ST.01~0 , u1|u0|ST.01~0, urna, 1
instance = comp, \u1|u0|ST.01 , u1|u0|ST.01, urna, 1
instance = comp, \u1|u0|Selector2~0 , u1|u0|Selector2~0, urna, 1
instance = comp, \u1|u0|ST.10 , u1|u0|ST.10, urna, 1
instance = comp, \u1|u0|Selector4~0 , u1|u0|Selector4~0, urna, 1
instance = comp, \u1|u0|Selector2~1 , u1|u0|Selector2~1, urna, 1
instance = comp, \u1|u0|Selector5~0 , u1|u0|Selector5~0, urna, 1
instance = comp, \u1|u0|Selector7~0 , u1|u0|Selector7~0, urna, 1
instance = comp, \u1|u0|Cont[1] , u1|u0|Cont[1], urna, 1
instance = comp, \u1|u0|Selector8~0 , u1|u0|Selector8~0, urna, 1
instance = comp, \u1|u0|Cont[0] , u1|u0|Cont[0], urna, 1
instance = comp, \u1|u0|Add0~8 , u1|u0|Add0~8, urna, 1
instance = comp, \u1|u0|Selector4~1 , u1|u0|Selector4~1, urna, 1
instance = comp, \u1|u0|Cont[4] , u1|u0|Cont[4], urna, 1
instance = comp, \u1|u0|ST~14 , u1|u0|ST~14, urna, 1
instance = comp, \u1|u0|ST.11 , u1|u0|ST.11, urna, 1
instance = comp, \u1|u0|oDone~1 , u1|u0|oDone~1, urna, 1
instance = comp, \u1|u0|oDone , u1|u0|oDone, urna, 1
instance = comp, \u1|Selector3~0 , u1|Selector3~0, urna, 1
instance = comp, \u1|mLCD_ST.000010 , u1|mLCD_ST.000010, urna, 1
instance = comp, \u1|mDLY[17]~22 , u1|mDLY[17]~22, urna, 1
instance = comp, \u1|mDLY[0] , u1|mDLY[0], urna, 1
instance = comp, \u1|mDLY[1]~20 , u1|mDLY[1]~20, urna, 1
instance = comp, \u1|mDLY[2]~23 , u1|mDLY[2]~23, urna, 1
instance = comp, \u1|mDLY[2] , u1|mDLY[2], urna, 1
instance = comp, \u1|mDLY[4]~27 , u1|mDLY[4]~27, urna, 1
instance = comp, \u1|mDLY[4] , u1|mDLY[4], urna, 1
instance = comp, \u1|mDLY[5]~29 , u1|mDLY[5]~29, urna, 1
instance = comp, \u1|mDLY[6]~31 , u1|mDLY[6]~31, urna, 1
instance = comp, \u1|mDLY[6] , u1|mDLY[6], urna, 1
instance = comp, \u1|mDLY[7]~33 , u1|mDLY[7]~33, urna, 1
instance = comp, \u1|mDLY[7] , u1|mDLY[7], urna, 1
instance = comp, \u1|mDLY[8]~35 , u1|mDLY[8]~35, urna, 1
instance = comp, \u1|mDLY[8] , u1|mDLY[8], urna, 1
instance = comp, \u1|mDLY[9]~37 , u1|mDLY[9]~37, urna, 1
instance = comp, \u1|mDLY[9] , u1|mDLY[9], urna, 1
instance = comp, \u1|mDLY[10]~39 , u1|mDLY[10]~39, urna, 1
instance = comp, \u1|mDLY[10] , u1|mDLY[10], urna, 1
instance = comp, \u1|mDLY[11]~41 , u1|mDLY[11]~41, urna, 1
instance = comp, \u1|mDLY[11] , u1|mDLY[11], urna, 1
instance = comp, \u1|mDLY[13]~45 , u1|mDLY[13]~45, urna, 1
instance = comp, \u1|mDLY[13] , u1|mDLY[13], urna, 1
instance = comp, \u1|mDLY[14]~47 , u1|mDLY[14]~47, urna, 1
instance = comp, \u1|mDLY[16] , u1|mDLY[16], urna, 1
instance = comp, \u1|mDLY[14] , u1|mDLY[14], urna, 1
instance = comp, \u1|LessThan1~4 , u1|LessThan1~4, urna, 1
instance = comp, \u1|mDLY[1] , u1|mDLY[1], urna, 1
instance = comp, \u1|LessThan1~0 , u1|LessThan1~0, urna, 1
instance = comp, \u1|mDLY[5] , u1|mDLY[5], urna, 1
instance = comp, \u1|LessThan1~1 , u1|LessThan1~1, urna, 1
instance = comp, \u1|LessThan1~2 , u1|LessThan1~2, urna, 1
instance = comp, \u1|LessThan1~3 , u1|LessThan1~3, urna, 1
instance = comp, \u1|LessThan1~5 , u1|LessThan1~5, urna, 1
instance = comp, \u1|Selector4~0 , u1|Selector4~0, urna, 1
instance = comp, \u1|mLCD_ST.000011 , u1|mLCD_ST.000011, urna, 1
instance = comp, \u1|LUT_INDEX[2]~2 , u1|LUT_INDEX[2]~2, urna, 1
instance = comp, \u1|LUT_INDEX[2] , u1|LUT_INDEX[2], urna, 1
instance = comp, \u1|LUT_INDEX[4]~8 , u1|LUT_INDEX[4]~8, urna, 1
instance = comp, \u1|LUT_INDEX[4] , u1|LUT_INDEX[4], urna, 1
instance = comp, \a1|d2~1 , a1|d2~1, urna, 1
instance = comp, \a1|d2[1] , a1|d2[1], urna, 1
instance = comp, \a1|d2~0 , a1|d2~0, urna, 1
instance = comp, \a1|d2[0] , a1|d2[0], urna, 1
instance = comp, \a1|d2~2 , a1|d2~2, urna, 1
instance = comp, \a1|d2[2] , a1|d2[2], urna, 1
instance = comp, \u1|WideOr12~0 , u1|WideOr12~0, urna, 1
instance = comp, \u1|Mux53~34 , u1|Mux53~34, urna, 1
instance = comp, \u1|LUT_INDEX[0]~7 , u1|LUT_INDEX[0]~7, urna, 1
instance = comp, \u1|LUT_INDEX[0] , u1|LUT_INDEX[0], urna, 1
instance = comp, \u1|Mux53~44 , u1|Mux53~44, urna, 1
instance = comp, \u1|Mux53~45 , u1|Mux53~45, urna, 1
instance = comp, \estado_atual.esperaMsg~feeder , estado_atual.esperaMsg~feeder, urna, 1
instance = comp, \reset~clk_delay_ctrl , reset~clk_delay_ctrl, urna, 1
instance = comp, \reset~clkctrl , reset~clkctrl, urna, 1
instance = comp, \estado_atual.esperaMsg , estado_atual.esperaMsg, urna, 1
instance = comp, \estado_atual.00001~0 , estado_atual.00001~0, urna, 1
instance = comp, \estado_atual.00001 , estado_atual.00001, urna, 1
instance = comp, \estado_atual.00010 , estado_atual.00010, urna, 1
instance = comp, \estado_atual.00011 , estado_atual.00011, urna, 1
instance = comp, \WideOr11~0 , WideOr11~0, urna, 1
instance = comp, \estado_atual.00100~0 , estado_atual.00100~0, urna, 1
instance = comp, \estado_atual.00100 , estado_atual.00100, urna, 1
instance = comp, \u1|Selector11~3 , u1|Selector11~3, urna, 1
instance = comp, \u1|Selector11~5 , u1|Selector11~5, urna, 1
instance = comp, \u1|Mux39~35 , u1|Mux39~35, urna, 1
instance = comp, \u1|Selector11~4 , u1|Selector11~4, urna, 1
instance = comp, \u1|Mux53~158 , u1|Mux53~158, urna, 1
instance = comp, \u1|Mux48~1 , u1|Mux48~1, urna, 1
instance = comp, \a1|d2~3 , a1|d2~3, urna, 1
instance = comp, \a1|d2[3] , a1|d2[3], urna, 1
instance = comp, \always2~2 , always2~2, urna, 1
instance = comp, \a1|d1~1 , a1|d1~1, urna, 1
instance = comp, \a1|d1[1] , a1|d1[1], urna, 1
instance = comp, \a1|d1~3 , a1|d1~3, urna, 1
instance = comp, \a1|d1[3] , a1|d1[3], urna, 1
instance = comp, \a1|d1~2 , a1|d1~2, urna, 1
instance = comp, \a1|d1[2] , a1|d1[2], urna, 1
instance = comp, \a1|d1~0 , a1|d1~0, urna, 1
instance = comp, \a1|d1[0] , a1|d1[0], urna, 1
instance = comp, \Equal0~0 , Equal0~0, urna, 1
instance = comp, \always2~0 , always2~0, urna, 1
instance = comp, \always2~3 , always2~3, urna, 1
instance = comp, \u1|Mux53~68 , u1|Mux53~68, urna, 1
instance = comp, \nulo[3]~0 , nulo[3]~0, urna, 1
instance = comp, \nulo[3]~1 , nulo[3]~1, urna, 1
instance = comp, \nulo[0]~2 , nulo[0]~2, urna, 1
instance = comp, \Add5~0 , Add5~0, urna, 1
instance = comp, \nulo[3]~1clkctrl , nulo[3]~1clkctrl, urna, 1
instance = comp, \nulo[1] , nulo[1], urna, 1
instance = comp, \Add5~2 , Add5~2, urna, 1
instance = comp, \nulo[2] , nulo[2], urna, 1
instance = comp, \Add5~4 , Add5~4, urna, 1
instance = comp, \nulo[3] , nulo[3], urna, 1
instance = comp, \Add5~6 , Add5~6, urna, 1
instance = comp, \nulo[4] , nulo[4], urna, 1
instance = comp, \Add5~8 , Add5~8, urna, 1
instance = comp, \nulo[5] , nulo[5], urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[17]~18 , Mod5|auto_generated|divider|divider|StageOut[17]~18, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[16]~21 , Mod5|auto_generated|divider|divider|StageOut[16]~21, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[15]~23 , Mod5|auto_generated|divider|divider|StageOut[15]~23, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[18]~17 , Mod5|auto_generated|divider|divider|StageOut[18]~17, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[23]~26 , Mod5|auto_generated|divider|divider|StageOut[23]~26, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[22]~27 , Mod5|auto_generated|divider|divider|StageOut[22]~27, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[21]~28 , Mod5|auto_generated|divider|divider|StageOut[21]~28, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[20]~25 , Mod5|auto_generated|divider|divider|StageOut[20]~25, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[26]~30 , Mod5|auto_generated|divider|divider|StageOut[26]~30, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[28]~32 , Mod5|auto_generated|divider|divider|StageOut[28]~32, urna, 1
instance = comp, \u1|WideOr54~0 , u1|WideOr54~0, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[18]~16 , Div5|auto_generated|divider|divider|StageOut[18]~16, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[17]~18 , Div5|auto_generated|divider|divider|StageOut[17]~18, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[16]~21 , Div5|auto_generated|divider|divider|StageOut[16]~21, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[15]~23 , Div5|auto_generated|divider|divider|StageOut[15]~23, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[23]~24 , Div5|auto_generated|divider|divider|StageOut[23]~24, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[22]~31 , Div5|auto_generated|divider|divider|StageOut[22]~31, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[21]~26 , Div5|auto_generated|divider|divider|StageOut[21]~26, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|StageOut[20]~29 , Div5|auto_generated|divider|divider|StageOut[20]~29, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 , Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3 , Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 , Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7, urna, 1
instance = comp, \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8, urna, 1
instance = comp, \u1|Mux39~45 , u1|Mux39~45, urna, 1
instance = comp, \u1|Mux53~46 , u1|Mux53~46, urna, 1
instance = comp, \u1|Mux53~48 , u1|Mux53~48, urna, 1
instance = comp, \u1|Mux64~2 , u1|Mux64~2, urna, 1
instance = comp, \u1|Mux64~3 , u1|Mux64~3, urna, 1
instance = comp, \u1|Mux53~42 , u1|Mux53~42, urna, 1
instance = comp, \u1|Mux53~43 , u1|Mux53~43, urna, 1
instance = comp, \u1|Mux53~29 , u1|Mux53~29, urna, 1
instance = comp, \u1|Mux39~44 , u1|Mux39~44, urna, 1
instance = comp, \u1|WideOr10~0 , u1|WideOr10~0, urna, 1
instance = comp, \u1|Mux53~35 , u1|Mux53~35, urna, 1
instance = comp, \u1|Mux53~36 , u1|Mux53~36, urna, 1
instance = comp, \u1|Mux53~37 , u1|Mux53~37, urna, 1
instance = comp, \always2~1 , always2~1, urna, 1
instance = comp, \cv4[0]~0 , cv4[0]~0, urna, 1
instance = comp, \cv4[0]~0clkctrl , cv4[0]~0clkctrl, urna, 1
instance = comp, \cv2[0]~0 , cv2[0]~0, urna, 1
instance = comp, \cv2[0]~2 , cv2[0]~2, urna, 1
instance = comp, \cv4[0] , cv4[0], urna, 1
instance = comp, \cv2[0]~1 , cv2[0]~1, urna, 1
instance = comp, \cv2[0]~1clkctrl , cv2[0]~1clkctrl, urna, 1
instance = comp, \Add2~0 , Add2~0, urna, 1
instance = comp, \cv2[1] , cv2[1], urna, 1
instance = comp, \Add2~4 , Add2~4, urna, 1
instance = comp, \cv2[3] , cv2[3], urna, 1
instance = comp, \Add2~6 , Add2~6, urna, 1
instance = comp, \cv2[4] , cv2[4], urna, 1
instance = comp, \cv2[2] , cv2[2], urna, 1
instance = comp, \Add4~1 , Add4~1, urna, 1
instance = comp, \cv4[4] , cv4[4], urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[18]~17 , Div3|auto_generated|divider|divider|StageOut[18]~17, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[17]~19 , Div3|auto_generated|divider|divider|StageOut[17]~19, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[16]~21 , Div3|auto_generated|divider|divider|StageOut[16]~21, urna, 1
instance = comp, \cv4[2] , cv4[2], urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[15]~22 , Div3|auto_generated|divider|divider|StageOut[15]~22, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[23]~30 , Div3|auto_generated|divider|divider|StageOut[23]~30, urna, 1
instance = comp, \Add4~2 , Add4~2, urna, 1
instance = comp, \cv4[3] , cv4[3], urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[22]~31 , Div3|auto_generated|divider|divider|StageOut[22]~31, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[21]~27 , Div3|auto_generated|divider|divider|StageOut[21]~27, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|StageOut[20]~28 , Div3|auto_generated|divider|divider|StageOut[20]~28, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 , Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3 , Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 , Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7, urna, 1
instance = comp, \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8, urna, 1
instance = comp, \u1|Mux53~38 , u1|Mux53~38, urna, 1
instance = comp, \u1|Mux53~39 , u1|Mux53~39, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0, urna, 1
instance = comp, \Add2~8 , Add2~8, urna, 1
instance = comp, \cv2[5] , cv2[5], urna, 1
instance = comp, \Add4~0 , Add4~0, urna, 1
instance = comp, \cv4[5] , cv4[5], urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[18]~16 , Mod3|auto_generated|divider|divider|StageOut[18]~16, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[17]~18 , Mod3|auto_generated|divider|divider|StageOut[17]~18, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[16]~21 , Mod3|auto_generated|divider|divider|StageOut[16]~21, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[15]~22 , Mod3|auto_generated|divider|divider|StageOut[15]~22, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[22]~33 , Mod3|auto_generated|divider|divider|StageOut[22]~33, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[21]~26 , Mod3|auto_generated|divider|divider|StageOut[21]~26, urna, 1
instance = comp, \cv4[1] , cv4[1], urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[20]~27 , Mod3|auto_generated|divider|divider|StageOut[20]~27, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[23]~29 , Mod3|auto_generated|divider|divider|StageOut[23]~29, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[28]~30 , Mod3|auto_generated|divider|divider|StageOut[28]~30, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[26]~31 , Mod3|auto_generated|divider|divider|StageOut[26]~31, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[21]~25 , Mod3|auto_generated|divider|divider|StageOut[21]~25, urna, 1
instance = comp, \Mod3|auto_generated|divider|divider|StageOut[27]~32 , Mod3|auto_generated|divider|divider|StageOut[27]~32, urna, 1
instance = comp, \u1|Mux53~40 , u1|Mux53~40, urna, 1
instance = comp, \u1|Mux53~41 , u1|Mux53~41, urna, 1
instance = comp, \u1|Mux64~0 , u1|Mux64~0, urna, 1
instance = comp, \u1|Mux64~1 , u1|Mux64~1, urna, 1
instance = comp, \u1|Mux64~4 , u1|Mux64~4, urna, 1
instance = comp, \u1|LUT_DATA[0]~0 , u1|LUT_DATA[0]~0, urna, 1
instance = comp, \u1|Mux64~18 , u1|Mux64~18, urna, 1
instance = comp, \u1|Mux64~17 , u1|Mux64~17, urna, 1
instance = comp, \u1|Mux64~20 , u1|Mux64~20, urna, 1
instance = comp, \u1|Mux64~19 , u1|Mux64~19, urna, 1
instance = comp, \u1|Mux64~21 , u1|Mux64~21, urna, 1
instance = comp, \u1|Mux39~49 , u1|Mux39~49, urna, 1
instance = comp, \u1|Mux53~52 , u1|Mux53~52, urna, 1
instance = comp, \u1|Mux64~5 , u1|Mux64~5, urna, 1
instance = comp, \u1|Mux64~6 , u1|Mux64~6, urna, 1
instance = comp, \u1|Mux64~7 , u1|Mux64~7, urna, 1
instance = comp, \u1|Mux64~8 , u1|Mux64~8, urna, 1
instance = comp, \u1|Mux39~53 , u1|Mux39~53, urna, 1
instance = comp, \u1|Mux53~61 , u1|Mux53~61, urna, 1
instance = comp, \u1|Mux53~160 , u1|Mux53~160, urna, 1
instance = comp, \u1|Mux39~50 , u1|Mux39~50, urna, 1
instance = comp, \u1|Mux53~53 , u1|Mux53~53, urna, 1
instance = comp, \cv1[0]~0 , cv1[0]~0, urna, 1
instance = comp, \cv1[0]~0clkctrl , cv1[0]~0clkctrl, urna, 1
instance = comp, \cv1[1] , cv1[1], urna, 1
instance = comp, \Add1~2 , Add1~2, urna, 1
instance = comp, \cv1[2] , cv1[2], urna, 1
instance = comp, \Add1~4 , Add1~4, urna, 1
instance = comp, \cv1[3] , cv1[3], urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, urna, 1
instance = comp, \Add1~6 , Add1~6, urna, 1
instance = comp, \cv1[4] , cv1[4], urna, 1
instance = comp, \Add1~8 , Add1~8, urna, 1
instance = comp, \cv1[5] , cv1[5], urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[18]~16 , Div0|auto_generated|divider|divider|StageOut[18]~16, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[17]~19 , Div0|auto_generated|divider|divider|StageOut[17]~19, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[16]~20 , Div0|auto_generated|divider|divider|StageOut[16]~20, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[15]~23 , Div0|auto_generated|divider|divider|StageOut[15]~23, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[23]~30 , Div0|auto_generated|divider|divider|StageOut[23]~30, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[22]~31 , Div0|auto_generated|divider|divider|StageOut[22]~31, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[21]~26 , Div0|auto_generated|divider|divider|StageOut[21]~26, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[20]~28 , Div0|auto_generated|divider|divider|StageOut[20]~28, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 , Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 , Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 , Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, urna, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, urna, 1
instance = comp, \u1|Mux53~159 , u1|Mux53~159, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[18]~17 , Mod0|auto_generated|divider|divider|StageOut[18]~17, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[17]~18 , Mod0|auto_generated|divider|divider|StageOut[17]~18, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[16]~21 , Mod0|auto_generated|divider|divider|StageOut[16]~21, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[15]~22 , Mod0|auto_generated|divider|divider|StageOut[15]~22, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[22]~34 , Mod0|auto_generated|divider|divider|StageOut[22]~34, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[21]~29 , Mod0|auto_generated|divider|divider|StageOut[21]~29, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[20]~24 , Mod0|auto_generated|divider|divider|StageOut[20]~24, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[23]~33 , Mod0|auto_generated|divider|divider|StageOut[23]~33, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[28]~31 , Mod0|auto_generated|divider|divider|StageOut[28]~31, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[27]~32 , Mod0|auto_generated|divider|divider|StageOut[27]~32, urna, 1
instance = comp, \u1|Mux53~58 , u1|Mux53~58, urna, 1
instance = comp, \u1|Mux53~59 , u1|Mux53~59, urna, 1
instance = comp, \u1|Mux53~60 , u1|Mux53~60, urna, 1
instance = comp, \u1|Mux64~12 , u1|Mux64~12, urna, 1
instance = comp, \u1|Selector11~2 , u1|Selector11~2, urna, 1
instance = comp, \u1|Mux39~52 , u1|Mux39~52, urna, 1
instance = comp, \u1|Mux53~32 , u1|Mux53~32, urna, 1
instance = comp, \u1|Mux53~55 , u1|Mux53~55, urna, 1
instance = comp, \u1|Mux53~56 , u1|Mux53~56, urna, 1
instance = comp, \u1|Mux64~9 , u1|Mux64~9, urna, 1
instance = comp, \u1|Mux64~23 , u1|Mux64~23, urna, 1
instance = comp, \u1|Mux64~24 , u1|Mux64~24, urna, 1
instance = comp, \u1|Mux64~10 , u1|Mux64~10, urna, 1
instance = comp, \u1|Mux64~11 , u1|Mux64~11, urna, 1
instance = comp, \u1|Mux39~54 , u1|Mux39~54, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[17]~19 , Div4|auto_generated|divider|divider|StageOut[17]~19, urna, 1
instance = comp, \estado_atual.00011~clkctrl , estado_atual.00011~clkctrl, urna, 1
instance = comp, \total[0]~0 , total[0]~0, urna, 1
instance = comp, \Add0~0 , Add0~0, urna, 1
instance = comp, \Add0~2 , Add0~2, urna, 1
instance = comp, \total[2] , total[2], urna, 1
instance = comp, \Add0~4 , Add0~4, urna, 1
instance = comp, \total[3] , total[3], urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[16]~20 , Div4|auto_generated|divider|divider|StageOut[16]~20, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[15]~23 , Div4|auto_generated|divider|divider|StageOut[15]~23, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[18]~17 , Div4|auto_generated|divider|divider|StageOut[18]~17, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[23]~24 , Div4|auto_generated|divider|divider|StageOut[23]~24, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[22]~31 , Div4|auto_generated|divider|divider|StageOut[22]~31, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[21]~27 , Div4|auto_generated|divider|divider|StageOut[21]~27, urna, 1
instance = comp, \total[1] , total[1], urna, 1
instance = comp, \Div4|auto_generated|divider|divider|StageOut[20]~29 , Div4|auto_generated|divider|divider|StageOut[20]~29, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1 , Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3 , Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5 , Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7, urna, 1
instance = comp, \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8, urna, 1
instance = comp, \Add0~6 , Add0~6, urna, 1
instance = comp, \total[4] , total[4], urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2, urna, 1
instance = comp, \Add0~8 , Add0~8, urna, 1
instance = comp, \total[5] , total[5], urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[23]~34 , Mod4|auto_generated|divider|divider|StageOut[23]~34, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[18]~16 , Mod4|auto_generated|divider|divider|StageOut[18]~16, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[17]~18 , Mod4|auto_generated|divider|divider|StageOut[17]~18, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[16]~20 , Mod4|auto_generated|divider|divider|StageOut[16]~20, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[15]~22 , Mod4|auto_generated|divider|divider|StageOut[15]~22, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[22]~35 , Mod4|auto_generated|divider|divider|StageOut[22]~35, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[21]~28 , Mod4|auto_generated|divider|divider|StageOut[21]~28, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[20]~24 , Mod4|auto_generated|divider|divider|StageOut[20]~24, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[26]~30 , Mod4|auto_generated|divider|divider|StageOut[26]~30, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[27]~31 , Mod4|auto_generated|divider|divider|StageOut[27]~31, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[22]~27 , Mod4|auto_generated|divider|divider|StageOut[22]~27, urna, 1
instance = comp, \Mod4|auto_generated|divider|divider|StageOut[28]~32 , Mod4|auto_generated|divider|divider|StageOut[28]~32, urna, 1
instance = comp, \u1|WideOr50~0 , u1|WideOr50~0, urna, 1
instance = comp, \u1|Mux39~55 , u1|Mux39~55, urna, 1
instance = comp, \u1|Mux53~66 , u1|Mux53~66, urna, 1
instance = comp, \u1|Mux53~67 , u1|Mux53~67, urna, 1
instance = comp, \u1|Mux64~15 , u1|Mux64~15, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[18]~16 , Div1|auto_generated|divider|divider|StageOut[18]~16, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[17]~19 , Div1|auto_generated|divider|divider|StageOut[17]~19, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[16]~21 , Div1|auto_generated|divider|divider|StageOut[16]~21, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[15]~22 , Div1|auto_generated|divider|divider|StageOut[15]~22, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[23]~30 , Div1|auto_generated|divider|divider|StageOut[23]~30, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[22]~25 , Div1|auto_generated|divider|divider|StageOut[22]~25, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[21]~27 , Div1|auto_generated|divider|divider|StageOut[21]~27, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[20]~29 , Div1|auto_generated|divider|divider|StageOut[20]~29, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 , Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 , Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 , Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7, urna, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, urna, 1
instance = comp, \u1|Mux53~64 , u1|Mux53~64, urna, 1
instance = comp, \cv3[0]~1 , cv3[0]~1, urna, 1
instance = comp, \cv3[0]~1clkctrl , cv3[0]~1clkctrl, urna, 1
instance = comp, \cv3[1] , cv3[1], urna, 1
instance = comp, \Add3~2 , Add3~2, urna, 1
instance = comp, \Add3~4 , Add3~4, urna, 1
instance = comp, \cv3[3] , cv3[3], urna, 1
instance = comp, \Add3~6 , Add3~6, urna, 1
instance = comp, \cv3[4] , cv3[4], urna, 1
instance = comp, \Add3~8 , Add3~8, urna, 1
instance = comp, \cv3[5] , cv3[5], urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[18]~15 , Div2|auto_generated|divider|divider|StageOut[18]~15, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[17]~9 , Div2|auto_generated|divider|divider|StageOut[17]~9, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[16]~10 , Div2|auto_generated|divider|divider|StageOut[16]~10, urna, 1
instance = comp, \cv3[2] , cv3[2], urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[15]~12 , Div2|auto_generated|divider|divider|StageOut[15]~12, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[23]~16 , Div2|auto_generated|divider|divider|StageOut[23]~16, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[22]~21 , Div2|auto_generated|divider|divider|StageOut[22]~21, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[21]~18 , Div2|auto_generated|divider|divider|StageOut[21]~18, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[20]~19 , Div2|auto_generated|divider|divider|StageOut[20]~19, urna, 1
instance = comp, \cv3[0]~0 , cv3[0]~0, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|op_4~1 , Div2|auto_generated|divider|divider|op_4~1, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~1 , Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~1, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~3 , Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~3, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~5 , Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~5, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~7 , Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~7, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~9 , Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~9, urna, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~10, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[18]~16 , Mod2|auto_generated|divider|divider|StageOut[18]~16, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[17]~18 , Mod2|auto_generated|divider|divider|StageOut[17]~18, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[16]~21 , Mod2|auto_generated|divider|divider|StageOut[16]~21, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[15]~23 , Mod2|auto_generated|divider|divider|StageOut[15]~23, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[20]~24 , Mod2|auto_generated|divider|divider|StageOut[20]~24, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[23]~33 , Mod2|auto_generated|divider|divider|StageOut[23]~33, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[22]~34 , Mod2|auto_generated|divider|divider|StageOut[22]~34, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[21]~29 , Mod2|auto_generated|divider|divider|StageOut[21]~29, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[26]~30 , Mod2|auto_generated|divider|divider|StageOut[26]~30, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[28]~32 , Mod2|auto_generated|divider|divider|StageOut[28]~32, urna, 1
instance = comp, \u1|WideOr42~0 , u1|WideOr42~0, urna, 1
instance = comp, \u1|Mux53~65 , u1|Mux53~65, urna, 1
instance = comp, \u1|Mux64~13 , u1|Mux64~13, urna, 1
instance = comp, \u1|Mux53~62 , u1|Mux53~62, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[18]~16 , Mod1|auto_generated|divider|divider|StageOut[18]~16, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[17]~18 , Mod1|auto_generated|divider|divider|StageOut[17]~18, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[16]~20 , Mod1|auto_generated|divider|divider|StageOut[16]~20, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[15]~23 , Mod1|auto_generated|divider|divider|StageOut[15]~23, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[23]~33 , Mod1|auto_generated|divider|divider|StageOut[23]~33, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[22]~27 , Mod1|auto_generated|divider|divider|StageOut[22]~27, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[21]~28 , Mod1|auto_generated|divider|divider|StageOut[21]~28, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[20]~25 , Mod1|auto_generated|divider|divider|StageOut[20]~25, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[26]~30 , Mod1|auto_generated|divider|divider|StageOut[26]~30, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[28]~32 , Mod1|auto_generated|divider|divider|StageOut[28]~32, urna, 1
instance = comp, \u1|Mux53~63 , u1|Mux53~63, urna, 1
instance = comp, \u1|Mux64~14 , u1|Mux64~14, urna, 1
instance = comp, \u1|Mux64~16 , u1|Mux64~16, urna, 1
instance = comp, \u1|Mux64~22 , u1|Mux64~22, urna, 1
instance = comp, \u1|LUT_DATA[0] , u1|LUT_DATA[0], urna, 1
instance = comp, \u1|mLCD_DATA[0]~feeder , u1|mLCD_DATA[0]~feeder, urna, 1
instance = comp, \u1|mLCD_ST.000000~0 , u1|mLCD_ST.000000~0, urna, 1
instance = comp, \u1|mLCD_ST.000000 , u1|mLCD_ST.000000, urna, 1
instance = comp, \u1|mLCD_RS~0 , u1|mLCD_RS~0, urna, 1
instance = comp, \u1|mLCD_DATA[0] , u1|mLCD_DATA[0], urna, 1
instance = comp, \u1|Mux39~48 , u1|Mux39~48, urna, 1
instance = comp, \u1|Mux39~57 , u1|Mux39~57, urna, 1
instance = comp, \u1|Selector10~0 , u1|Selector10~0, urna, 1
instance = comp, \u1|Selector10~1 , u1|Selector10~1, urna, 1
instance = comp, \u1|Mux39~58 , u1|Mux39~58, urna, 1
instance = comp, \u1|Selector19~0 , u1|Selector19~0, urna, 1
instance = comp, \u1|Selector19~1 , u1|Selector19~1, urna, 1
instance = comp, \u1|LessThan0~1 , u1|LessThan0~1, urna, 1
instance = comp, \u1|Mux13~0 , u1|Mux13~0, urna, 1
instance = comp, \u1|Mux13~1 , u1|Mux13~1, urna, 1
instance = comp, \u1|Mux5~6 , u1|Mux5~6, urna, 1
instance = comp, \u1|Mux5~4 , u1|Mux5~4, urna, 1
instance = comp, \u1|Selector19~4 , u1|Selector19~4, urna, 1
instance = comp, \u1|Selector19~5 , u1|Selector19~5, urna, 1
instance = comp, \u1|Selector19~6 , u1|Selector19~6, urna, 1
instance = comp, \u1|Selector19~7 , u1|Selector19~7, urna, 1
instance = comp, \u1|Mux5~5 , u1|Mux5~5, urna, 1
instance = comp, \u1|Mux53~69 , u1|Mux53~69, urna, 1
instance = comp, \u1|Mux53~161 , u1|Mux53~161, urna, 1
instance = comp, \u1|Mux53~162 , u1|Mux53~162, urna, 1
instance = comp, \u1|Mux53~70 , u1|Mux53~70, urna, 1
instance = comp, \u1|Mux53~72 , u1|Mux53~72, urna, 1
instance = comp, \u1|Mux21~0 , u1|Mux21~0, urna, 1
instance = comp, \u1|Mux21~1 , u1|Mux21~1, urna, 1
instance = comp, \u1|Mux39~59 , u1|Mux39~59, urna, 1
instance = comp, \u1|Selector19~2 , u1|Selector19~2, urna, 1
instance = comp, \u1|Selector19~3 , u1|Selector19~3, urna, 1
instance = comp, \u1|Mux29~0 , u1|Mux29~0, urna, 1
instance = comp, \u1|Mux39~56 , u1|Mux39~56, urna, 1
instance = comp, \u1|Mux29~1 , u1|Mux29~1, urna, 1
instance = comp, \u1|Mux29~2 , u1|Mux29~2, urna, 1
instance = comp, \u1|Mux63~0 , u1|Mux63~0, urna, 1
instance = comp, \u1|Mux63~1 , u1|Mux63~1, urna, 1
instance = comp, \u1|Mux53~74 , u1|Mux53~74, urna, 1
instance = comp, \u1|Mux39~69 , u1|Mux39~69, urna, 1
instance = comp, \u1|Mux37~2 , u1|Mux37~2, urna, 1
instance = comp, \u1|Selector19~8 , u1|Selector19~8, urna, 1
instance = comp, \u1|Selector19~9 , u1|Selector19~9, urna, 1
instance = comp, \u1|Mux37~3 , u1|Mux37~3, urna, 1
instance = comp, \u1|Mux54~9 , u1|Mux54~9, urna, 1
instance = comp, \u1|Mux54~11 , u1|Mux54~11, urna, 1
instance = comp, \u1|Mux39~68 , u1|Mux39~68, urna, 1
instance = comp, \u1|Selector19~17 , u1|Selector19~17, urna, 1
instance = comp, \u1|Mux48~2 , u1|Mux48~2, urna, 1
instance = comp, \u1|Mux39~71 , u1|Mux39~71, urna, 1
instance = comp, \u1|Selector19~18 , u1|Selector19~18, urna, 1
instance = comp, \u1|Mux40~0 , u1|Mux40~0, urna, 1
instance = comp, \u1|Mux54~8 , u1|Mux54~8, urna, 1
instance = comp, \u1|Mux54~10 , u1|Mux54~10, urna, 1
instance = comp, \u1|Mux48~0 , u1|Mux48~0, urna, 1
instance = comp, \u1|Mux45~0 , u1|Mux45~0, urna, 1
instance = comp, \u1|Mux45~1 , u1|Mux45~1, urna, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[26]~30 , Mod0|auto_generated|divider|divider|StageOut[26]~30, urna, 1
instance = comp, \u1|Selector19~14 , u1|Selector19~14, urna, 1
instance = comp, \u1|Selector19~15 , u1|Selector19~15, urna, 1
instance = comp, \u1|Mux39~66 , u1|Mux39~66, urna, 1
instance = comp, \u1|Mux39~64 , u1|Mux39~64, urna, 1
instance = comp, \u1|Selector19~16 , u1|Selector19~16, urna, 1
instance = comp, \u1|Mux45~2 , u1|Mux45~2, urna, 1
instance = comp, \u1|Mux63~2 , u1|Mux63~2, urna, 1
instance = comp, \u1|Mux63~3 , u1|Mux63~3, urna, 1
instance = comp, \u1|Mux63~4 , u1|Mux63~4, urna, 1
instance = comp, \u1|LUT_DATA[1] , u1|LUT_DATA[1], urna, 1
instance = comp, \u1|mLCD_DATA[1]~feeder , u1|mLCD_DATA[1]~feeder, urna, 1
instance = comp, \u1|mLCD_DATA[1] , u1|mLCD_DATA[1], urna, 1
instance = comp, \u1|Mux39~47 , u1|Mux39~47, urna, 1
instance = comp, \u1|Selector9~0 , u1|Selector9~0, urna, 1
instance = comp, \u1|Mux20~4 , u1|Mux20~4, urna, 1
instance = comp, \u1|Mux53~81 , u1|Mux53~81, urna, 1
instance = comp, \u1|Mux53~175 , u1|Mux53~175, urna, 1
instance = comp, \u1|Mux53~82 , u1|Mux53~82, urna, 1
instance = comp, \u1|Mux53~83 , u1|Mux53~83, urna, 1
instance = comp, \u1|Mux28~0 , u1|Mux28~0, urna, 1
instance = comp, \u1|Mux28~1 , u1|Mux28~1, urna, 1
instance = comp, \u1|Mux20~5 , u1|Mux20~5, urna, 1
instance = comp, \u1|Mux20~8 , u1|Mux20~8, urna, 1
instance = comp, \u1|Mux39~73 , u1|Mux39~73, urna, 1
instance = comp, \u1|Mux39~74 , u1|Mux39~74, urna, 1
instance = comp, \u1|Mux39~75 , u1|Mux39~75, urna, 1
instance = comp, \u1|Mux53~79 , u1|Mux53~79, urna, 1
instance = comp, \u1|Mux53~80 , u1|Mux53~80, urna, 1
instance = comp, \u1|Mux20~6 , u1|Mux20~6, urna, 1
instance = comp, \u1|Mux62~0 , u1|Mux62~0, urna, 1
instance = comp, \u1|Mux12~4 , u1|Mux12~4, urna, 1
instance = comp, \u1|Mux39~76 , u1|Mux39~76, urna, 1
instance = comp, \u1|Mux39~78 , u1|Mux39~78, urna, 1
instance = comp, \u1|Mux39~77 , u1|Mux39~77, urna, 1
instance = comp, \u1|Mux53~75 , u1|Mux53~75, urna, 1
instance = comp, \u1|Mux53~84 , u1|Mux53~84, urna, 1
instance = comp, \u1|Mux53~85 , u1|Mux53~85, urna, 1
instance = comp, \u1|Mux4~1 , u1|Mux4~1, urna, 1
instance = comp, \u1|Mux62~1 , u1|Mux62~1, urna, 1
instance = comp, \u1|Selector18~0 , u1|Selector18~0, urna, 1
instance = comp, \u1|Mux20~7 , u1|Mux20~7, urna, 1
instance = comp, \u1|Mux39~86 , u1|Mux39~86, urna, 1
instance = comp, \u1|Mux53~102 , u1|Mux53~102, urna, 1
instance = comp, \u1|Mux53~103 , u1|Mux53~103, urna, 1
instance = comp, \u1|Mux36~0 , u1|Mux36~0, urna, 1
instance = comp, \u1|Mux39~80 , u1|Mux39~80, urna, 1
instance = comp, \u1|Mux39~79 , u1|Mux39~79, urna, 1
instance = comp, \u1|Mux53~86 , u1|Mux53~86, urna, 1
instance = comp, \u1|Selector18~1 , u1|Selector18~1, urna, 1
instance = comp, \u1|Selector18~2 , u1|Selector18~2, urna, 1
instance = comp, \u1|Mux53~94 , u1|Mux53~94, urna, 1
instance = comp, \u1|Mux53~33 , u1|Mux53~33, urna, 1
instance = comp, \u1|Mux53~95 , u1|Mux53~95, urna, 1
instance = comp, \u1|Mux53~96 , u1|Mux53~96, urna, 1
instance = comp, \u1|Mux39~51 , u1|Mux39~51, urna, 1
instance = comp, \u1|Mux53~97 , u1|Mux53~97, urna, 1
instance = comp, \u1|Mux53~98 , u1|Mux53~98, urna, 1
instance = comp, \u1|Mux53~99 , u1|Mux53~99, urna, 1
instance = comp, \Mod5|auto_generated|divider|divider|StageOut[27]~31 , Mod5|auto_generated|divider|divider|StageOut[27]~31, urna, 1
instance = comp, \u1|Mux53~92 , u1|Mux53~92, urna, 1
instance = comp, \u1|Mux53~93 , u1|Mux53~93, urna, 1
instance = comp, \u1|Mux53~100 , u1|Mux53~100, urna, 1
instance = comp, \u1|Mux44~0 , u1|Mux44~0, urna, 1
instance = comp, \u1|Mux44~1 , u1|Mux44~1, urna, 1
instance = comp, \u1|Mux44~2 , u1|Mux44~2, urna, 1
instance = comp, \u1|Mux53~89 , u1|Mux53~89, urna, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[27]~31 , Mod2|auto_generated|divider|divider|StageOut[27]~31, urna, 1
instance = comp, \u1|Mux39~84 , u1|Mux39~84, urna, 1
instance = comp, \u1|Mux39~81 , u1|Mux39~81, urna, 1
instance = comp, \u1|Mux39~82 , u1|Mux39~82, urna, 1
instance = comp, \u1|Mux53~90 , u1|Mux53~90, urna, 1
instance = comp, \u1|Mux44~3 , u1|Mux44~3, urna, 1
instance = comp, \u1|Mux62~2 , u1|Mux62~2, urna, 1
instance = comp, \u1|Mux62~3 , u1|Mux62~3, urna, 1
instance = comp, \u1|Mux62~4 , u1|Mux62~4, urna, 1
instance = comp, \u1|LUT_DATA[2] , u1|LUT_DATA[2], urna, 1
instance = comp, \u1|mLCD_DATA[2]~feeder , u1|mLCD_DATA[2]~feeder, urna, 1
instance = comp, \u1|mLCD_DATA[2] , u1|mLCD_DATA[2], urna, 1
instance = comp, \u1|Mux39~88 , u1|Mux39~88, urna, 1
instance = comp, \u1|Mux39~89 , u1|Mux39~89, urna, 1
instance = comp, \u1|Selector19~20 , u1|Selector19~20, urna, 1
instance = comp, \u1|Selector19~21 , u1|Selector19~21, urna, 1
instance = comp, \u1|Selector8~0 , u1|Selector8~0, urna, 1
instance = comp, \u1|Mux3~0 , u1|Mux3~0, urna, 1
instance = comp, \u1|Mux3~1 , u1|Mux3~1, urna, 1
instance = comp, \u1|Mux53~104 , u1|Mux53~104, urna, 1
instance = comp, \u1|Mux53~105 , u1|Mux53~105, urna, 1
instance = comp, \u1|Mux53~106 , u1|Mux53~106, urna, 1
instance = comp, \u1|Mux53~172 , u1|Mux53~172, urna, 1
instance = comp, \u1|Mux53~173 , u1|Mux53~173, urna, 1
instance = comp, \u1|Mux11~0 , u1|Mux11~0, urna, 1
instance = comp, \u1|Mux11~1 , u1|Mux11~1, urna, 1
instance = comp, \u1|Mux53~112 , u1|Mux53~112, urna, 1
instance = comp, \u1|Mux53~163 , u1|Mux53~163, urna, 1
instance = comp, \u1|Mux53~113 , u1|Mux53~113, urna, 1
instance = comp, \u1|Mux53~114 , u1|Mux53~114, urna, 1
instance = comp, \u1|Mux53~170 , u1|Mux53~170, urna, 1
instance = comp, \u1|Mux53~171 , u1|Mux53~171, urna, 1
instance = comp, \u1|Mux27~0 , u1|Mux27~0, urna, 1
instance = comp, \u1|Mux27~1 , u1|Mux27~1, urna, 1
instance = comp, \u1|Mux53~107 , u1|Mux53~107, urna, 1
instance = comp, \u1|Mux53~108 , u1|Mux53~108, urna, 1
instance = comp, \u1|Mux53~109 , u1|Mux53~109, urna, 1
instance = comp, \u1|Mux53~110 , u1|Mux53~110, urna, 1
instance = comp, \u1|Mux53~111 , u1|Mux53~111, urna, 1
instance = comp, \u1|Mux19~0 , u1|Mux19~0, urna, 1
instance = comp, \u1|Mux19~1 , u1|Mux19~1, urna, 1
instance = comp, \u1|Mux61~0 , u1|Mux61~0, urna, 1
instance = comp, \u1|Mux61~1 , u1|Mux61~1, urna, 1
instance = comp, \u1|Mux53~117 , u1|Mux53~117, urna, 1
instance = comp, \u1|Mux53~118 , u1|Mux53~118, urna, 1
instance = comp, \u1|Mux53~119 , u1|Mux53~119, urna, 1
instance = comp, \u1|Mux52~0 , u1|Mux52~0, urna, 1
instance = comp, \u1|Mux53~120 , u1|Mux53~120, urna, 1
instance = comp, \u1|Mux53~121 , u1|Mux53~121, urna, 1
instance = comp, \u1|Mux53~122 , u1|Mux53~122, urna, 1
instance = comp, \u1|Mux52~1 , u1|Mux52~1, urna, 1
instance = comp, \u1|Mux52~2 , u1|Mux52~2, urna, 1
instance = comp, \u1|Mux53~116 , u1|Mux53~116, urna, 1
instance = comp, \u1|Mux53~73 , u1|Mux53~73, urna, 1
instance = comp, \u1|Selector17~0 , u1|Selector17~0, urna, 1
instance = comp, \u1|Mux39~46 , u1|Mux39~46, urna, 1
instance = comp, \u1|Mux53~115 , u1|Mux53~115, urna, 1
instance = comp, \u1|Selector17~1 , u1|Selector17~1, urna, 1
instance = comp, \u1|Mux61~2 , u1|Mux61~2, urna, 1
instance = comp, \u1|Mux35~0 , u1|Mux35~0, urna, 1
instance = comp, \u1|Selector19~26 , u1|Selector19~26, urna, 1
instance = comp, \u1|Mux39~92 , u1|Mux39~92, urna, 1
instance = comp, \u1|Selector19~24 , u1|Selector19~24, urna, 1
instance = comp, \u1|Selector19~25 , u1|Selector19~25, urna, 1
instance = comp, \u1|Selector19~27 , u1|Selector19~27, urna, 1
instance = comp, \u1|Mux35~1 , u1|Mux35~1, urna, 1
instance = comp, \u1|Mux39~91 , u1|Mux39~91, urna, 1
instance = comp, \u1|Mux39~111 , u1|Mux39~111, urna, 1
instance = comp, \u1|Mux39~115 , u1|Mux39~115, urna, 1
instance = comp, \u1|Selector19~22 , u1|Selector19~22, urna, 1
instance = comp, \u1|Mux39~90 , u1|Mux39~90, urna, 1
instance = comp, \u1|Selector19~23 , u1|Selector19~23, urna, 1
instance = comp, \u1|Mux43~0 , u1|Mux43~0, urna, 1
instance = comp, \u1|Mux43~1 , u1|Mux43~1, urna, 1
instance = comp, \u1|Mux43~2 , u1|Mux43~2, urna, 1
instance = comp, \u1|Mux61~3 , u1|Mux61~3, urna, 1
instance = comp, \u1|Mux61~4 , u1|Mux61~4, urna, 1
instance = comp, \u1|LUT_DATA[3] , u1|LUT_DATA[3], urna, 1
instance = comp, \u1|mLCD_DATA[3]~feeder , u1|mLCD_DATA[3]~feeder, urna, 1
instance = comp, \u1|mLCD_DATA[3] , u1|mLCD_DATA[3], urna, 1
instance = comp, \u1|Selector7~0 , u1|Selector7~0, urna, 1
instance = comp, \u1|Mux53~123 , u1|Mux53~123, urna, 1
instance = comp, \u1|Mux53~125 , u1|Mux53~125, urna, 1
instance = comp, \u1|Mux60~0 , u1|Mux60~0, urna, 1
instance = comp, \u1|Mux60~1 , u1|Mux60~1, urna, 1
instance = comp, \u1|Mux39~85 , u1|Mux39~85, urna, 1
instance = comp, \u1|Mux53~129 , u1|Mux53~129, urna, 1
instance = comp, \u1|Mux60~2 , u1|Mux60~2, urna, 1
instance = comp, \u1|Mux60~3 , u1|Mux60~3, urna, 1
instance = comp, \u1|Mux60~4 , u1|Mux60~4, urna, 1
instance = comp, \u1|Mux60~5 , u1|Mux60~5, urna, 1
instance = comp, \u1|Mux60~6 , u1|Mux60~6, urna, 1
instance = comp, \u1|LUT_DATA[4]~1 , u1|LUT_DATA[4]~1, urna, 1
instance = comp, \u1|Mux60~22 , u1|Mux60~22, urna, 1
instance = comp, \u1|Mux60~23 , u1|Mux60~23, urna, 1
instance = comp, \u1|Mux39~87 , u1|Mux39~87, urna, 1
instance = comp, \u1|Mux60~21 , u1|Mux60~21, urna, 1
instance = comp, \u1|Mux60~24 , u1|Mux60~24, urna, 1
instance = comp, \u1|Mux53~133 , u1|Mux53~133, urna, 1
instance = comp, \u1|Mux60~7 , u1|Mux60~7, urna, 1
instance = comp, \u1|Mux60~8 , u1|Mux60~8, urna, 1
instance = comp, \u1|Mux60~9 , u1|Mux60~9, urna, 1
instance = comp, \u1|Mux60~10 , u1|Mux60~10, urna, 1
instance = comp, \u1|Mux53~139 , u1|Mux53~139, urna, 1
instance = comp, \u1|Mux53~136 , u1|Mux53~136, urna, 1
instance = comp, \u1|Mux53~137 , u1|Mux53~137, urna, 1
instance = comp, \u1|Mux53~138 , u1|Mux53~138, urna, 1
instance = comp, \u1|Mux60~17 , u1|Mux60~17, urna, 1
instance = comp, \u1|Mux53~135 , u1|Mux53~135, urna, 1
instance = comp, \u1|Mux60~18 , u1|Mux60~18, urna, 1
instance = comp, \u1|Mux60~11 , u1|Mux60~11, urna, 1
instance = comp, \u1|Mux60~13 , u1|Mux60~13, urna, 1
instance = comp, \u1|Mux60~15 , u1|Mux60~15, urna, 1
instance = comp, \u1|Mux60~14 , u1|Mux60~14, urna, 1
instance = comp, \u1|Mux60~16 , u1|Mux60~16, urna, 1
instance = comp, \u1|Mux60~19 , u1|Mux60~19, urna, 1
instance = comp, \u1|Mux60~25 , u1|Mux60~25, urna, 1
instance = comp, \u1|LUT_DATA[4] , u1|LUT_DATA[4], urna, 1
instance = comp, \u1|mLCD_DATA[4]~feeder , u1|mLCD_DATA[4]~feeder, urna, 1
instance = comp, \u1|mLCD_DATA[4] , u1|mLCD_DATA[4], urna, 1
instance = comp, \u1|Mux50~8 , u1|Mux50~8, urna, 1
instance = comp, \u1|Mux53~166 , u1|Mux53~166, urna, 1
instance = comp, \u1|Mux53~167 , u1|Mux53~167, urna, 1
instance = comp, \u1|Selector6~0 , u1|Selector6~0, urna, 1
instance = comp, \u1|Mux53~141 , u1|Mux53~141, urna, 1
instance = comp, \u1|Mux53~145 , u1|Mux53~145, urna, 1
instance = comp, \u1|Mux25~0 , u1|Mux25~0, urna, 1
instance = comp, \u1|Mux25~1 , u1|Mux25~1, urna, 1
instance = comp, \u1|WideOr9~0 , u1|WideOr9~0, urna, 1
instance = comp, \u1|Mux52~3 , u1|Mux52~3, urna, 1
instance = comp, \u1|Mux16~3 , u1|Mux16~3, urna, 1
instance = comp, \u1|Mux53~164 , u1|Mux53~164, urna, 1
instance = comp, \u1|Mux53~165 , u1|Mux53~165, urna, 1
instance = comp, \u1|Mux53~142 , u1|Mux53~142, urna, 1
instance = comp, \u1|Mux17~0 , u1|Mux17~0, urna, 1
instance = comp, \u1|Mux17~1 , u1|Mux17~1, urna, 1
instance = comp, \u1|Mux59~0 , u1|Mux59~0, urna, 1
instance = comp, \u1|Mux9~3 , u1|Mux9~3, urna, 1
instance = comp, \u1|Mux39~95 , u1|Mux39~95, urna, 1
instance = comp, \u1|Mux39~93 , u1|Mux39~93, urna, 1
instance = comp, \u1|Mux39~94 , u1|Mux39~94, urna, 1
instance = comp, \u1|Mux50~6 , u1|Mux50~6, urna, 1
instance = comp, \u1|Mux50~7 , u1|Mux50~7, urna, 1
instance = comp, \u1|Mux9~2 , u1|Mux9~2, urna, 1
instance = comp, \u1|Mux53~146 , u1|Mux53~146, urna, 1
instance = comp, \u1|Mux53~147 , u1|Mux53~147, urna, 1
instance = comp, \u1|Mux1~0 , u1|Mux1~0, urna, 1
instance = comp, \u1|Mux1~1 , u1|Mux1~1, urna, 1
instance = comp, \u1|Mux59~1 , u1|Mux59~1, urna, 1
instance = comp, \u1|Mux39~102 , u1|Mux39~102, urna, 1
instance = comp, \u1|Mux39~103 , u1|Mux39~103, urna, 1
instance = comp, \u1|Mux50~30 , u1|Mux50~30, urna, 1
instance = comp, \u1|Mux50~31 , u1|Mux50~31, urna, 1
instance = comp, \u1|Mux53~28 , u1|Mux53~28, urna, 1
instance = comp, \u1|Selector15~0 , u1|Selector15~0, urna, 1
instance = comp, \u1|Mux33~0 , u1|Mux33~0, urna, 1
instance = comp, \u1|Selector19~19 , u1|Selector19~19, urna, 1
instance = comp, \u1|Mux40~1 , u1|Mux40~1, urna, 1
instance = comp, \u1|Mux41~2 , u1|Mux41~2, urna, 1
instance = comp, \u1|Mux50~33 , u1|Mux50~33, urna, 1
instance = comp, \u1|Mux39~112 , u1|Mux39~112, urna, 1
instance = comp, \u1|Mux50~10 , u1|Mux50~10, urna, 1
instance = comp, \u1|Mux50~11 , u1|Mux50~11, urna, 1
instance = comp, \u1|Mux39~98 , u1|Mux39~98, urna, 1
instance = comp, \u1|Mux50~12 , u1|Mux50~12, urna, 1
instance = comp, \u1|Mux50~13 , u1|Mux50~13, urna, 1
instance = comp, \u1|Mux39~99 , u1|Mux39~99, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[21]~29 , Mod1|auto_generated|divider|divider|StageOut[21]~29, urna, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[27]~31 , Mod1|auto_generated|divider|divider|StageOut[27]~31, urna, 1
instance = comp, \u1|Mux50~9 , u1|Mux50~9, urna, 1
instance = comp, \u1|Mux39~97 , u1|Mux39~97, urna, 1
instance = comp, \u1|Mux50~14 , u1|Mux50~14, urna, 1
instance = comp, \u1|Mux41~3 , u1|Mux41~3, urna, 1
instance = comp, \u1|Mux39~101 , u1|Mux39~101, urna, 1
instance = comp, \u1|Mux50~15 , u1|Mux50~15, urna, 1
instance = comp, \u1|Mux50~16 , u1|Mux50~16, urna, 1
instance = comp, \u1|Selector15~1 , u1|Selector15~1, urna, 1
instance = comp, \u1|Mux50~24 , u1|Mux50~24, urna, 1
instance = comp, \u1|Mux50~25 , u1|Mux50~25, urna, 1
instance = comp, \u1|Mux50~26 , u1|Mux50~26, urna, 1
instance = comp, \u1|Mux50~27 , u1|Mux50~27, urna, 1
instance = comp, \u1|Mux50~28 , u1|Mux50~28, urna, 1
instance = comp, \u1|Mux50~21 , u1|Mux50~21, urna, 1
instance = comp, \u1|Mux50~22 , u1|Mux50~22, urna, 1
instance = comp, \u1|Mux50~32 , u1|Mux50~32, urna, 1
instance = comp, \u1|Mux50~19 , u1|Mux50~19, urna, 1
instance = comp, \u1|Mux50~20 , u1|Mux50~20, urna, 1
instance = comp, \u1|Mux50~23 , u1|Mux50~23, urna, 1
instance = comp, \u1|Mux50~29 , u1|Mux50~29, urna, 1
instance = comp, \u1|Mux59~2 , u1|Mux59~2, urna, 1
instance = comp, \u1|Mux59~3 , u1|Mux59~3, urna, 1
instance = comp, \u1|Mux59~4 , u1|Mux59~4, urna, 1
instance = comp, \u1|LUT_DATA[5] , u1|LUT_DATA[5], urna, 1
instance = comp, \u1|mLCD_DATA[5] , u1|mLCD_DATA[5], urna, 1
instance = comp, \u1|WideOr1~0 , u1|WideOr1~0, urna, 1
instance = comp, \u1|LUT_DATA~3 , u1|LUT_DATA~3, urna, 1
instance = comp, \u1|Mux53~148 , u1|Mux53~148, urna, 1
instance = comp, \u1|Mux53~149 , u1|Mux53~149, urna, 1
instance = comp, \u1|Mux53~168 , u1|Mux53~168, urna, 1
instance = comp, \u1|Mux53~150 , u1|Mux53~150, urna, 1
instance = comp, \u1|Mux8~0 , u1|Mux8~0, urna, 1
instance = comp, \u1|Mux8~1 , u1|Mux8~1, urna, 1
instance = comp, \u1|Mux39~40 , u1|Mux39~40, urna, 1
instance = comp, \u1|Mux39~114 , u1|Mux39~114, urna, 1
instance = comp, \u1|Mux32~5 , u1|Mux32~5, urna, 1
instance = comp, \u1|Mux32~6 , u1|Mux32~6, urna, 1
instance = comp, \u1|Mux0~0 , u1|Mux0~0, urna, 1
instance = comp, \u1|Mux16~6 , u1|Mux16~6, urna, 1
instance = comp, \u1|Mux39~104 , u1|Mux39~104, urna, 1
instance = comp, \u1|Mux32~2 , u1|Mux32~2, urna, 1
instance = comp, \u1|Mux32~3 , u1|Mux32~3, urna, 1
instance = comp, \u1|Mux32~4 , u1|Mux32~4, urna, 1
instance = comp, \u1|Mux16~2 , u1|Mux16~2, urna, 1
instance = comp, \u1|Mux16~4 , u1|Mux16~4, urna, 1
instance = comp, \u1|Mux16~5 , u1|Mux16~5, urna, 1
instance = comp, \u1|Mux53~169 , u1|Mux53~169, urna, 1
instance = comp, \u1|Mux53~151 , u1|Mux53~151, urna, 1
instance = comp, \u1|Mux53~152 , u1|Mux53~152, urna, 1
instance = comp, \u1|Mux39~105 , u1|Mux39~105, urna, 1
instance = comp, \u1|Mux53~153 , u1|Mux53~153, urna, 1
instance = comp, \u1|Mux39~113 , u1|Mux39~113, urna, 1
instance = comp, \u1|Mux53~154 , u1|Mux53~154, urna, 1
instance = comp, \u1|Mux24~0 , u1|Mux24~0, urna, 1
instance = comp, \u1|Mux24~1 , u1|Mux24~1, urna, 1
instance = comp, \u1|Mux58~0 , u1|Mux58~0, urna, 1
instance = comp, \u1|Mux58~1 , u1|Mux58~1, urna, 1
instance = comp, \u1|Mux32~13 , u1|Mux32~13, urna, 1
instance = comp, \u1|Mux32~14 , u1|Mux32~14, urna, 1
instance = comp, \u1|Mux32~15 , u1|Mux32~15, urna, 1
instance = comp, \u1|Mux53~155 , u1|Mux53~155, urna, 1
instance = comp, \u1|Mux53~156 , u1|Mux53~156, urna, 1
instance = comp, \u1|Mux50~17 , u1|Mux50~17, urna, 1
instance = comp, \u1|Mux50~18 , u1|Mux50~18, urna, 1
instance = comp, \u1|Mux49~2 , u1|Mux49~2, urna, 1
instance = comp, \u1|Mux39~107 , u1|Mux39~107, urna, 1
instance = comp, \u1|Mux49~0 , u1|Mux49~0, urna, 1
instance = comp, \u1|Mux49~3 , u1|Mux49~3, urna, 1
instance = comp, \u1|Mux49~4 , u1|Mux49~4, urna, 1
instance = comp, \u1|Selector14~0 , u1|Selector14~0, urna, 1
instance = comp, \u1|Mux32~11 , u1|Mux32~11, urna, 1
instance = comp, \u1|Mux32~12 , u1|Mux32~12, urna, 1
instance = comp, \u1|Selector14~1 , u1|Selector14~1, urna, 1
instance = comp, \u1|Mux58~2 , u1|Mux58~2, urna, 1
instance = comp, \u1|Mux40~2 , u1|Mux40~2, urna, 1
instance = comp, \u1|Mux40~3 , u1|Mux40~3, urna, 1
instance = comp, \u1|Mux39~108 , u1|Mux39~108, urna, 1
instance = comp, \u1|Mux39~109 , u1|Mux39~109, urna, 1
instance = comp, \u1|Mux32~7 , u1|Mux32~7, urna, 1
instance = comp, \u1|Mux32~8 , u1|Mux32~8, urna, 1
instance = comp, \u1|Mux32~9 , u1|Mux32~9, urna, 1
instance = comp, \u1|Mux39~106 , u1|Mux39~106, urna, 1
instance = comp, \u1|Mux32~10 , u1|Mux32~10, urna, 1
instance = comp, \u1|Mux40~4 , u1|Mux40~4, urna, 1
instance = comp, \u1|Mux58~3 , u1|Mux58~3, urna, 1
instance = comp, \u1|Mux58~4 , u1|Mux58~4, urna, 1
instance = comp, \u1|LUT_DATA[6] , u1|LUT_DATA[6], urna, 1
instance = comp, \u1|mLCD_DATA[6] , u1|mLCD_DATA[6], urna, 1
instance = comp, \u1|Mux48~3 , u1|Mux48~3, urna, 1
instance = comp, \u1|Selector5~0 , u1|Selector5~0, urna, 1
instance = comp, \u1|Mux48~4 , u1|Mux48~4, urna, 1
instance = comp, \u1|LUT_DATA[7] , u1|LUT_DATA[7], urna, 1
instance = comp, \u1|mLCD_DATA[7] , u1|mLCD_DATA[7], urna, 1
instance = comp, \HEX0~0 , HEX0~0, urna, 1
instance = comp, \WideOr8~0 , WideOr8~0, urna, 1
instance = comp, \WideOr7~0 , WideOr7~0, urna, 1
instance = comp, \u1|u0|Selector3~0 , u1|u0|Selector3~0, urna, 1
instance = comp, \u1|u0|LCD_EN , u1|u0|LCD_EN, urna, 1
instance = comp, \u1|LUT_DATA~2 , u1|LUT_DATA~2, urna, 1
instance = comp, \u1|Mux56~0 , u1|Mux56~0, urna, 1
instance = comp, \u1|Mux39~36 , u1|Mux39~36, urna, 1
instance = comp, \u1|Mux56~1 , u1|Mux56~1, urna, 1
instance = comp, \u1|Mux39~34 , u1|Mux39~34, urna, 1
instance = comp, \u1|Mux39~37 , u1|Mux39~37, urna, 1
instance = comp, \u1|Mux56~2 , u1|Mux56~2, urna, 1
instance = comp, \u1|Mux56~3 , u1|Mux56~3, urna, 1
instance = comp, \u1|Mux15~0 , u1|Mux15~0, urna, 1
instance = comp, \u1|Mux15~1 , u1|Mux15~1, urna, 1
instance = comp, \u1|Mux53~30 , u1|Mux53~30, urna, 1
instance = comp, \u1|Mux53~31 , u1|Mux53~31, urna, 1
instance = comp, \u1|Mux23~0 , u1|Mux23~0, urna, 1
instance = comp, \u1|Mux53~157 , u1|Mux53~157, urna, 1
instance = comp, \u1|Mux23~1 , u1|Mux23~1, urna, 1
instance = comp, \u1|Mux39~38 , u1|Mux39~38, urna, 1
instance = comp, \u1|Mux47~2 , u1|Mux47~2, urna, 1
instance = comp, \u1|Mux39~110 , u1|Mux39~110, urna, 1
instance = comp, \u1|Mux47~4 , u1|Mux47~4, urna, 1
instance = comp, \u1|Mux47~3 , u1|Mux47~3, urna, 1
instance = comp, \u1|Mux56~4 , u1|Mux56~4, urna, 1
instance = comp, \u1|Mux39~41 , u1|Mux39~41, urna, 1
instance = comp, \u1|Mux39~42 , u1|Mux39~42, urna, 1
instance = comp, \u1|Mux39~43 , u1|Mux39~43, urna, 1
instance = comp, \u1|Mux56~5 , u1|Mux56~5, urna, 1
instance = comp, \u1|Mux56~6 , u1|Mux56~6, urna, 1
instance = comp, \u1|LUT_DATA[8] , u1|LUT_DATA[8], urna, 1
instance = comp, \u1|mLCD_RS , u1|mLCD_RS, urna, 1
instance = comp, \LCD_DATA[0]~I , LCD_DATA[0], urna, 1
instance = comp, \LCD_DATA[1]~I , LCD_DATA[1], urna, 1
instance = comp, \LCD_DATA[2]~I , LCD_DATA[2], urna, 1
instance = comp, \LCD_DATA[3]~I , LCD_DATA[3], urna, 1
instance = comp, \LCD_DATA[4]~I , LCD_DATA[4], urna, 1
instance = comp, \LCD_DATA[5]~I , LCD_DATA[5], urna, 1
instance = comp, \LCD_DATA[6]~I , LCD_DATA[6], urna, 1
instance = comp, \LCD_DATA[7]~I , LCD_DATA[7], urna, 1
instance = comp, \HEX0[0]~I , HEX0[0], urna, 1
instance = comp, \HEX0[1]~I , HEX0[1], urna, 1
instance = comp, \HEX0[2]~I , HEX0[2], urna, 1
instance = comp, \HEX0[3]~I , HEX0[3], urna, 1
instance = comp, \HEX0[4]~I , HEX0[4], urna, 1
instance = comp, \HEX0[5]~I , HEX0[5], urna, 1
instance = comp, \HEX0[6]~I , HEX0[6], urna, 1
instance = comp, \teste[0]~I , teste[0], urna, 1
instance = comp, \teste[1]~I , teste[1], urna, 1
instance = comp, \teste[2]~I , teste[2], urna, 1
instance = comp, \confirma~I , confirma, urna, 1
instance = comp, \finalizar~I , finalizar, urna, 1
instance = comp, \apuracao~I , apuracao, urna, 1
instance = comp, \corrigir~I , corrigir, urna, 1
instance = comp, \valor1[0]~I , valor1[0], urna, 1
instance = comp, \valor1[1]~I , valor1[1], urna, 1
instance = comp, \valor1[2]~I , valor1[2], urna, 1
instance = comp, \valor1[3]~I , valor1[3], urna, 1
instance = comp, \valor2[0]~I , valor2[0], urna, 1
instance = comp, \valor2[1]~I , valor2[1], urna, 1
instance = comp, \valor2[2]~I , valor2[2], urna, 1
instance = comp, \valor2[3]~I , valor2[3], urna, 1
instance = comp, \LCD_ON~I , LCD_ON, urna, 1
instance = comp, \LCD_BLON~I , LCD_BLON, urna, 1
instance = comp, \LCD_RW~I , LCD_RW, urna, 1
instance = comp, \LCD_EN~I , LCD_EN, urna, 1
instance = comp, \LCD_RS~I , LCD_RS, urna, 1
