<!DOCTYPE html>

<html class="client-nojs" dir="ltr" lang="en">
<head>
<meta charset="utf-8"/>
<title>Reduced instruction set computing - Wikipedia</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Reduced_instruction_set_computing","wgTitle":"Reduced instruction set computing","wgCurRevisionId":760569840,"wgRevisionId":760569840,"wgArticleId":26201,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Pages using ISBN magic links","Use dmy dates from August 2016","Wikipedia articles that are too technical from October 2016","All articles that are too technical","Articles needing expert attention from October 2016","All articles needing expert attention","Articles with attributed pull quotes","Articles needing additional references from March 2012","All articles needing additional references","All articles with unsourced statements","Articles with unsourced statements from May 2013","Articles with unsourced statements from June 2011","Articles lacking in-text citations from May 2010","All articles lacking in-text citations","Wikipedia articles with LCCN identifiers","Wikipedia articles with GND identifiers","Wikipedia articles with BNF identifiers","Classes of computers","Instruction set architectures"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Reduced_instruction_set_computing","wgRelevantArticleId":26201,"wgRequestId":"WIgWugpAIDkAAD0278gAAADT","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgFlaggedRevsParams":{"tags":{}},"wgStableRevisionId":null,"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":false,"publish":false},"wgBetaFeaturesFeatures":[],"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","usePageImages":true,"usePageDescriptions":true},"wgPreferredVariant":"en","wgMFDisplayWikibaseDescriptions":{"search":true,"nearby":true,"watchlist":true,"tagline":true},"wgRelatedArticles":null,"wgRelatedArticlesUseCirrusSearch":true,"wgRelatedArticlesOnlyUseCirrusSearch":false,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgCentralNoticeCookiesToDelete":[],"wgCentralNoticeCategoriesUsingLegacy":["Fundraising","fundraising"],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgWikibaseItemId":"Q189376","wgCentralAuthMobileDomain":false,"wgVisualEditorToolbarScrollOffset":0,"wgEditSubmitButtonLabelPublish":false});mw.loader.state({"ext.globalCssJs.user.styles":"ready","ext.globalCssJs.site.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.cite.styles":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready","ext.globalCssJs.user":"ready","ext.globalCssJs.site":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1dqfd7l",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["ext.cite.a11y","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.legacy.wikibits","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.watchlist-notice","ext.gadget.DRN-wizard","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.gadget.featured-articles-links","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging.subscriber","ext.wikimediaEvents","ext.navigationTiming","ext.uls.eventlogger","ext.uls.init","ext.uls.interface","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp","skins.vector.js"]);});</script>
<link href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector" rel="stylesheet"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta content="" name="ResourceLoaderDynamicStyles"/>
<link href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector" rel="stylesheet"/>
<meta content="MediaWiki 1.29.0-wmf.8" name="generator"/>
<meta content="origin-when-cross-origin" name="referrer"/>
<link href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Reduced_instruction_set_computing" rel="alternate"/>
<link href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit" rel="alternate" title="Edit this page" type="application/x-wiki"/>
<link href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit" rel="edit" title="Edit this page"/>
<link href="/static/apple-touch/wikipedia.png" rel="apple-touch-icon"/>
<link href="/static/favicon/wikipedia.ico" rel="shortcut icon"/>
<link href="/w/opensearch_desc.php" rel="search" title="Wikipedia (en)" type="application/opensearchdescription+xml"/>
<link href="//en.wikipedia.org/w/api.php?action=rsd" rel="EditURI" type="application/rsd+xml"/>
<link href="//creativecommons.org/licenses/by-sa/3.0/" rel="copyright"/>
<link href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computing" rel="canonical"/>
<link href="//login.wikimedia.org" rel="dns-prefetch"/>
<link href="//meta.wikimedia.org" rel="dns-prefetch"/>
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Reduced_instruction_set_computing rootpage-Reduced_instruction_set_computing skin-vector action-view"> <div class="noprint" id="mw-page-base"></div>
<div class="noprint" id="mw-head-base"></div>
<div class="mw-body" id="content" role="main">
<a id="top"></a>
<div id="siteNotice"><!-- CentralNotice --></div>
<div class="mw-indicators">
</div>
<h1 class="firstHeading" id="firstHeading" lang="en">Reduced instruction set computing</h1>
<div class="mw-body-content" id="bodyContent">
<div id="siteSub">From Wikipedia, the free encyclopedia</div>
<div id="contentSub"></div>
<div class="mw-jump" id="jump-to-nav">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
</div>
<div class="mw-content-ltr" dir="ltr" id="mw-content-text" lang="en"><script>function mfTempOpenSection(id){var block=document.getElementById("mf-section-"+id);block.className+=" open-block";block.previousSibling.className+=" open-block";}</script><div class="hatnote" role="note">"RISC" redirects here. For other uses, see <a class="mw-disambig" href="/wiki/RISC_(disambiguation)" title="RISC (disambiguation)">RISC (disambiguation)</a>.</div>
<table class="plainlinks metadata ambox ambox-style ambox-technical" role="presentation">
<tr>
<td class="mbox-image">
<div style="width:52px"><img alt="" data-file-height="48" data-file-width="48" height="40" src="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/40px-Edit-clear.svg.png" srcset="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/60px-Edit-clear.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/80px-Edit-clear.svg.png 2x" width="40"/></div>
</td>
<td class="mbox-text"><span class="mbox-text-span">This article <b>may be too <a class="extiw" href="https://en.wiktionary.org/wiki/technical#Adjective" title="wikt:technical">technical</a> for most readers to understand</b>. <span class="hide-when-compact">Please help <a class="external text" href="//en.wikipedia.org/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit">improve</a> this article to <a href="/wiki/Wikipedia:Make_technical_articles_understandable" title="Wikipedia:Make technical articles understandable">make it understandable to non-experts</a>, without removing the technical details. The <a href="/wiki/Talk:Reduced_instruction_set_computing" title="Talk:Reduced instruction set computing">talk page</a> may contain suggestions.</span> <small><i>(October 2016)</i></small> <small class="hide-when-compact"><i>(<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></span></td>
</tr>
</table>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a class="image" href="/wiki/File:KL_Sun_UltraSparc.jpg"><img alt="" class="thumbimage" data-file-height="1212" data-file-width="1200" height="222" src="//upload.wikimedia.org/wikipedia/commons/thumb/9/95/KL_Sun_UltraSparc.jpg/220px-KL_Sun_UltraSparc.jpg" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/95/KL_Sun_UltraSparc.jpg/330px-KL_Sun_UltraSparc.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/95/KL_Sun_UltraSparc.jpg/440px-KL_Sun_UltraSparc.jpg 2x" width="220"/></a>
<div class="thumbcaption">
<div class="magnify"><a class="internal" href="/wiki/File:KL_Sun_UltraSparc.jpg" title="Enlarge"></a></div>
A <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun</a> <a href="/wiki/UltraSPARC" title="UltraSPARC">UltraSPARC</a>, a RISC microprocessor</div>
</div>
</div>
<p><b>Reduced instruction set computing</b>, or <b>RISC</b> (pronounced 'risk', /ɹɪsk/), is a <a class="mw-redirect" href="/wiki/CPU_design" title="CPU design">CPU design</a> strategy based on the insight that a simplified <a href="/wiki/Instruction_set" title="Instruction set">instruction set</a> provides higher performance when combined with a <a href="/wiki/Microarchitecture" title="Microarchitecture">microprocessor architecture</a> capable of executing those instructions using fewer <a href="/wiki/Cycles_per_instruction" title="Cycles per instruction">microprocessor cycles per instruction</a>.<sup class="reference" id="cite_ref-1"><a href="#cite_note-1">[1]</a></sup> A computer based on this strategy is a <i>reduced <a href="/wiki/Instruction_set" title="Instruction set">instruction set</a> computer</i>, also called <i>RISC</i>. The opposing architecture is called <a href="/wiki/Complex_instruction_set_computing" title="Complex instruction set computing">complex instruction set computing</a> (CISC).</p>
<p>Various suggestions have been made regarding a precise definition of RISC, but the general concept is that of a system that uses a small, highly optimized set of instructions, rather than a more versatile set of instructions often found in other types of <a href="/wiki/Computer_architecture" title="Computer architecture">architectures</a>. Another common trait is that RISC systems use the <a href="/wiki/Load/store_architecture" title="Load/store architecture">load/store architecture</a>,<sup class="reference" id="cite_ref-Flynn54_2-0"><a href="#cite_note-Flynn54-2">[2]</a></sup> where memory is normally accessed only through specific instructions, rather than accessed as part of other instructions like <code>add</code>.</p>
<p>Although a number of systems from the 1960s and 70s have been identified as being forerunners of RISC, the modern version of the design dates to the 1980s. In particular, two projects at <a href="/wiki/Stanford_University" title="Stanford University">Stanford University</a> and <a href="/wiki/University_of_California,_Berkeley" title="University of California, Berkeley">University of California, Berkeley</a> are most associated with the popularization of this concept. Stanford's design would go on to be commercialized as the successful <a class="mw-redirect" href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS architecture</a>, while Berkeley's <a href="/wiki/Berkeley_RISC" title="Berkeley RISC">RISC</a> gave its name to the entire concept, commercialized as the <a href="/wiki/SPARC" title="SPARC">SPARC</a>. Another success from this era were <a href="/wiki/IBM" title="IBM">IBM</a>'s efforts that eventually led to the <a href="/wiki/Power_Architecture" title="Power Architecture">Power Architecture</a>. As these projects matured, a wide variety of similar designs flourished in the late 1980s and especially the early 1990s, representing a major force in the <a class="mw-redirect" href="/wiki/Unix_workstation" title="Unix workstation">Unix workstation</a> market as well as <a class="mw-redirect" href="/wiki/Embedded_processor" title="Embedded processor">embedded processors</a> in <a class="mw-redirect" href="/wiki/Laser_printer" title="Laser printer">laser printers</a>, <a href="/wiki/Router_(computing)" title="Router (computing)">routers</a> and similar products.</p>
<p>RISC families include <a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a>, <a href="/wiki/AMD_Am29000" title="AMD Am29000">AMD Am29000</a>, <a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a>, <a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a>, <a href="/wiki/Atmel_AVR" title="Atmel AVR">Atmel AVR</a>, <a href="/wiki/Blackfin" title="Blackfin">Blackfin</a>, <a href="/wiki/Intel_i860" title="Intel i860">Intel i860</a> and <a href="/wiki/Intel_i960" title="Intel i960">i960</a>, <a class="mw-redirect" href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a>, <a href="/wiki/Motorola_88000" title="Motorola 88000">Motorola 88000</a>, <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, <a href="/wiki/Power_Architecture" title="Power Architecture">Power</a> (including <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>), <a href="/wiki/RISC-V" title="RISC-V">RISC-V</a>, <a href="/wiki/SuperH" title="SuperH">SuperH</a>, and <a href="/wiki/SPARC" title="SPARC">SPARC</a>. In the 21st century, the use of <a href="/wiki/ARM_architecture" title="ARM architecture">ARM architecture</a> processors in <a class="mw-redirect" href="/wiki/Smart_phone" title="Smart phone">smart phones</a> and <a href="/wiki/Tablet_computer" title="Tablet computer">tablet computers</a> such as the <a href="/wiki/IPad" title="IPad">iPad</a> and <a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a> devices provided a wide user base for RISC-based systems. RISC processors are also used in <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> such as the <a href="/wiki/K_computer" title="K computer">K computer</a>, the fastest on the <a href="/wiki/TOP500" title="TOP500">TOP500</a> list in 2011, second at the 2012 list, and fourth at the 2013 list,<sup class="reference" id="cite_ref-nyt20611_3-0"><a href="#cite_note-nyt20611-3">[3]</a></sup><sup class="reference" id="cite_ref-fujnr_4-0"><a href="#cite_note-fujnr-4">[4]</a></sup> and <a href="/wiki/IBM_Sequoia" title="IBM Sequoia">Sequoia</a>, the fastest in 2012 and third in the 2013 list.</p>
<p></p>
<div class="toc" id="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History_and_development"><span class="tocnumber">1</span> <span class="toctext">History and development</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Characteristics_and_design_philosophy"><span class="tocnumber">2</span> <span class="toctext">Characteristics and design philosophy</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Instruction_set_philosophy"><span class="tocnumber">2.1</span> <span class="toctext">Instruction set philosophy</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Instruction_format"><span class="tocnumber">2.2</span> <span class="toctext">Instruction format</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Hardware_utilization"><span class="tocnumber">2.3</span> <span class="toctext">Hardware utilization</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="#Comparison_to_other_architectures"><span class="tocnumber">3</span> <span class="toctext">Comparison to other architectures</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Use_of_RISC_architectures"><span class="tocnumber">4</span> <span class="toctext">Use of RISC architectures</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#Low_end_and_mobile_systems"><span class="tocnumber">4.1</span> <span class="toctext">Low end and mobile systems</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#High_end_RISC_and_supercomputing"><span class="tocnumber">4.2</span> <span class="toctext">High end RISC and supercomputing</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="#See_also"><span class="tocnumber">5</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-11"><a href="#References"><span class="tocnumber">6</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-12"><a href="#External_links"><span class="tocnumber">7</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="History_and_development">History and development</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit&amp;section=1" title="Edit section: History and development">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>A number of systems, going back to the 1960s, have been credited as the first RISC architecture, partly based on their use of <a href="/wiki/Load/store_architecture" title="Load/store architecture">load/store</a> approach.<sup class="reference" id="cite_ref-Fisher55_5-0"><a href="#cite_note-Fisher55-5">[5]</a></sup> The term RISC was coined by <a class="mw-redirect" href="/wiki/David_Patterson_(scientist)" title="David Patterson (scientist)">David Patterson</a> of the <a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a> project, although somewhat similar concepts had appeared before.<sup class="reference" id="cite_ref-coinrisk_6-0"><a href="#cite_note-coinrisk-6">[6]</a></sup></p>
<p>The <a href="/wiki/CDC_6600" title="CDC 6600">CDC 6600</a> designed by <a href="/wiki/Seymour_Cray" title="Seymour Cray">Seymour Cray</a> in 1964 used a <a href="/wiki/Load/store_architecture" title="Load/store architecture">load/store architecture</a> with only two <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> (<a class="mw-redirect" href="/wiki/Register%2Bregister" title="Register+register">register+register</a>, and <a class="mw-redirect" href="/wiki/Register%2Bimmediate_constant" title="Register+immediate constant">register+immediate constant</a>) and 74 opcodes, with the basic clock cycle being 10 times faster than the memory access time.<sup class="reference" id="cite_ref-7"><a href="#cite_note-7">[7]</a></sup> Partly due to the optimized <a href="/wiki/Load/store_architecture" title="Load/store architecture">load/store architecture</a> of the CDC 6600 <a href="/wiki/Jack_Dongarra" title="Jack Dongarra">Jack Dongarra</a> states that it can be considered as a forerunner of modern RISC systems, although a number of other technical barriers needed to be overcome for the development of a modern RISC system.<sup class="reference" id="cite_ref-8"><a href="#cite_note-8">[8]</a></sup></p>
<div class="thumb tleft">
<div class="thumbinner" style="width:162px;"><a class="image" href="/wiki/File:IBM_PowerPC601_PPC601FD-080-2_top.jpg"><img alt="" class="thumbimage" data-file-height="678" data-file-width="678" height="160" src="//upload.wikimedia.org/wikipedia/commons/thumb/7/7d/IBM_PowerPC601_PPC601FD-080-2_top.jpg/160px-IBM_PowerPC601_PPC601FD-080-2_top.jpg" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/7/7d/IBM_PowerPC601_PPC601FD-080-2_top.jpg/240px-IBM_PowerPC601_PPC601FD-080-2_top.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/7/7d/IBM_PowerPC601_PPC601FD-080-2_top.jpg/320px-IBM_PowerPC601_PPC601FD-080-2_top.jpg 2x" width="160"/></a>
<div class="thumbcaption">
<div class="magnify"><a class="internal" href="/wiki/File:IBM_PowerPC601_PPC601FD-080-2_top.jpg" title="Enlarge"></a></div>
An IBM <a class="mw-redirect" href="/wiki/PowerPC_601" title="PowerPC 601">PowerPC 601</a> RISC microprocessor</div>
</div>
</div>
<p><a href="/wiki/Michael_J._Flynn" title="Michael J. Flynn">Michael J. Flynn</a> views the first RISC system as the <a href="/wiki/IBM_801" title="IBM 801">IBM 801</a> design which began in 1975 by <a href="/wiki/John_Cocke" title="John Cocke">John Cocke</a>, and completed in 1980.<sup class="reference" id="cite_ref-Flynn54_2-1"><a href="#cite_note-Flynn54-2">[2]</a></sup> The 801 was eventually produced in a single-chip form as the <a href="/wiki/ROMP" title="ROMP">ROMP</a> in 1981, which stood for 'Research OPD [Office Products Division] Micro Processor'.<sup class="reference" id="cite_ref-9"><a href="#cite_note-9">[9]</a></sup> As the name implies, this CPU was designed for "mini" tasks, and was also used in the <a class="mw-redirect" href="/wiki/IBM_RT-PC" title="IBM RT-PC">IBM RT-PC</a> in 1986, which turned out to be a commercial failure.<sup class="reference" id="cite_ref-Gov239_10-0"><a href="#cite_note-Gov239-10">[10]</a></sup> But the 801 inspired several research projects, including new ones at IBM that would eventually lead to the <a href="/wiki/IBM_POWER_Instruction_Set_Architecture" title="IBM POWER Instruction Set Architecture">IBM POWER instruction set architecture</a>.<sup class="reference" id="cite_ref-Jari40_11-0"><a href="#cite_note-Jari40-11">[11]</a></sup><sup class="reference" id="cite_ref-12"><a href="#cite_note-12">[12]</a></sup></p>
<p>The most public RISC designs, however, were the results of university research programs run with funding from the <a href="/wiki/DARPA" title="DARPA">DARPA</a> <a href="/wiki/VLSI_Project" title="VLSI Project">VLSI Program</a>. The VLSI Program, practically unknown today, led to a huge number of advances in chip design, fabrication, and even computer graphics. The <a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a> project started in 1980 under the direction of <a class="mw-redirect" href="/wiki/David_A._Patterson_(scientist)" title="David A. Patterson (scientist)">David Patterson</a> and <a class="mw-redirect" href="/wiki/Carlo_H._Sequin" title="Carlo H. Sequin">Carlo H. Sequin</a>.<sup class="reference" id="cite_ref-coinrisk_6-1"><a href="#cite_note-coinrisk-6">[6]</a></sup> <sup class="reference" id="cite_ref-PattersonDitzel_13-0"><a href="#cite_note-PattersonDitzel-13">[13]</a></sup><sup class="reference" id="cite_ref-PattersonSequin_14-0"><a href="#cite_note-PattersonSequin-14">[14]</a></sup></p>
<p>Berkeley RISC was based on gaining performance through the use of <a class="mw-redirect" href="/wiki/Pipelining" title="Pipelining">pipelining</a> and an aggressive use of a technique known as <a href="/wiki/Register_window" title="Register window">register windowing</a>.<sup class="reference" id="cite_ref-PattersonDitzel_13-1"><a href="#cite_note-PattersonDitzel-13">[13]</a></sup><sup class="reference" id="cite_ref-PattersonSequin_14-1"><a href="#cite_note-PattersonSequin-14">[14]</a></sup> In a traditional CPU, one has a small number of registers, and a program can use any register at any time. In a CPU with register windows, there are a huge number of registers, e.g. 128, but programs can only use a small number of them, e.g. eight, at any one time. A program that limits itself to eight registers per procedure can make very fast <a class="mw-redirect" href="/wiki/Procedure_call" title="Procedure call">procedure calls</a>: The call simply moves the window "down" by eight, to the set of eight registers used by that procedure, and the return moves the window back.<sup class="reference" id="cite_ref-Sequin1_15-0"><a href="#cite_note-Sequin1-15">[15]</a></sup> The Berkeley RISC project delivered the RISC-I processor in 1982. Consisting of only 44,420 transistors (compared with averages of about 100,000 in newer <a href="/wiki/Complex_instruction_set_computing" title="Complex instruction set computing">CISC</a> designs of the era) RISC-I had only 32 instructions, and yet completely outperformed any other single-chip design. They followed this up with the 40,760 transistor, 39 instruction RISC-II in 1983, which ran over three times as fast as RISC-I.<sup class="reference" id="cite_ref-PattersonSequin_14-2"><a href="#cite_note-PattersonSequin-14">[14]</a></sup></p>
<p>The <a class="mw-redirect" href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS architecture</a> grew out of a graduate course by <a href="/wiki/John_L._Hennessy" title="John L. Hennessy">John L. Hennessy</a> at <a href="/wiki/Stanford_University" title="Stanford University">Stanford University</a> in 1981, resulted in a functioning system in 1983, and could run simple programs by 1984.<sup class="reference" id="cite_ref-mipsx_16-0"><a href="#cite_note-mipsx-16">[16]</a></sup> The MIPS approach emphasized an aggressive clock cycle and the use of the pipeline, making sure it could be run as "full" as possible.<sup class="reference" id="cite_ref-mipsx_16-1"><a href="#cite_note-mipsx-16">[16]</a></sup> The MIPS system was followed by the MIPS-X and in 1984 Hennessy and his colleagues formed <a class="mw-redirect" href="/wiki/MIPS_Computer_Systems" title="MIPS Computer Systems">MIPS Computer Systems</a>.<sup class="reference" id="cite_ref-mipsx_16-2"><a href="#cite_note-mipsx-16">[16]</a></sup><sup class="reference" id="cite_ref-Jari52_17-0"><a href="#cite_note-Jari52-17">[17]</a></sup> The commercial venture resulted in the <a href="/wiki/R2000_(microprocessor)" title="R2000 (microprocessor)">R2000 microprocessor</a> in 1985, and was followed by the <a href="/wiki/R3000" title="R3000">R3000</a> in 1988.<sup class="reference" id="cite_ref-Jari52_17-1"><a href="#cite_note-Jari52-17">[17]</a></sup></p>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a class="image" href="/wiki/File:Yunsup_Lee_holding_RISC_V_prototype_chip.jpg"><img alt="" class="thumbimage" data-file-height="3187" data-file-width="4776" height="147" src="//upload.wikimedia.org/wikipedia/commons/thumb/7/7a/Yunsup_Lee_holding_RISC_V_prototype_chip.jpg/220px-Yunsup_Lee_holding_RISC_V_prototype_chip.jpg" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/7/7a/Yunsup_Lee_holding_RISC_V_prototype_chip.jpg/330px-Yunsup_Lee_holding_RISC_V_prototype_chip.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/7/7a/Yunsup_Lee_holding_RISC_V_prototype_chip.jpg/440px-Yunsup_Lee_holding_RISC_V_prototype_chip.jpg 2x" width="220"/></a>
<div class="thumbcaption">
<div class="magnify"><a class="internal" href="/wiki/File:Yunsup_Lee_holding_RISC_V_prototype_chip.jpg" title="Enlarge"></a></div>
Co-designer Yunsup Lee holding RISC-V prototype chip in 2013.</div>
</div>
</div>
<table class="cquote" role="presentation" style="margin:auto; border-collapse: collapse; border: none; background-color: transparent; width: auto;">
<tr>
<td style="width: 20px; vertical-align: top; border: none; color: #B2B7F2; font-size: 40px; font-family: 'Times New Roman', Times, serif; font-weight: bold; line-height: .6em; text-align: left; padding: 10px 10px;">“</td>
<td style="vertical-align: top; border: none; padding: 4px 10px;">It's not clear what RISC is. RISC is a term like <a href="/wiki/Artificial_intelligence" title="Artificial intelligence">artificial intelligence</a>. It's a jargon word that tends to get used for everything.</td>
<td style="width: 20px; vertical-align: bottom; border: none; color: #B2B7F2; font-size: 40px; font-family: 'Times New Roman', Times, serif; font-weight: bold; line-height: .6em; text-align: right; padding: 10px 10px;">”</td>
</tr>
<tr>
<td class="cquotecite" colspan="3" style="border: none; padding-right: 4%; font-size: smaller; text-align: right;"><cite>— <a href="/wiki/Joseph_Henry_Condon" title="Joseph Henry Condon">Joseph Henry Condon</a>, <a href="/wiki/Bell_Labs" title="Bell Labs">Bell Labs</a><sup class="reference" id="cite_ref-18"><a href="#cite_note-18">[18]</a></sup></cite></td>
</tr>
</table>
<p>In the early 1980s, significant uncertainties surrounded the RISC concept, and it was uncertain if it could have a commercial future, but by the mid-1980s the concepts had matured enough to be seen as commercially viable.<sup class="reference" id="cite_ref-Gov239_10-1"><a href="#cite_note-Gov239-10">[10]</a></sup><sup class="reference" id="cite_ref-mipsx_16-3"><a href="#cite_note-mipsx-16">[16]</a></sup> In 1986 <a class="mw-redirect" href="/wiki/Hewlett_Packard" title="Hewlett Packard">Hewlett Packard</a> started using an early implementation of their <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a> in some of their computers.<sup class="reference" id="cite_ref-Gov239_10-2"><a href="#cite_note-Gov239-10">[10]</a></sup> In the meantime, the <a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a> effort had become so well known that it eventually became the name for the entire concept and in 1987 <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a> began shipping systems with the <a href="/wiki/SPARC" title="SPARC">SPARC</a> processor, directly based on the Berkeley RISC-II system.<sup class="reference" id="cite_ref-Gov239_10-3"><a href="#cite_note-Gov239-10">[10]</a></sup><sup class="reference" id="cite_ref-19"><a href="#cite_note-19">[19]</a></sup></p>
<p>The US government Committee on Innovations in Computing and Communications credits the acceptance of the viability of the RISC concept to the success of the SPARC system.<sup class="reference" id="cite_ref-Gov239_10-4"><a href="#cite_note-Gov239-10">[10]</a></sup> The success of SPARC renewed interest within IBM, which released new RISC systems by 1990 and by 1995 RISC processors were the foundation of a $15 billion server industry.<sup class="reference" id="cite_ref-Gov239_10-5"><a href="#cite_note-Gov239-10">[10]</a></sup></p>
<p>Since 2010 a new <a class="mw-redirect" href="/wiki/Open_source" title="Open source">open source</a> <a href="/wiki/Instruction_set" title="Instruction set">instruction set architecture (ISA)</a>, <a href="/wiki/RISC-V" title="RISC-V">RISC-V</a>, has been under development at the University of California, Berkeley, for research purposes and as a free alternative to proprietary ISAs. As of 2014, version 2 of the <a href="/wiki/User_space" title="User space">user space</a> ISA is fixed.<sup class="reference" id="cite_ref-20"><a href="#cite_note-20">[20]</a></sup> The ISA is designed to be extensible from a barebones core sufficient for a small embedded processor to supercomputer and cloud computing use with standard and chip designer defined extensions and coprocessors. It has been tested in silicon design with the ROCKET <a href="/wiki/System_on_a_chip" title="System on a chip">SoC</a> which is also available as an open source processor generator in the CHISEL language.</p>
<h2><span class="mw-headline" id="Characteristics_and_design_philosophy">Characteristics and design philosophy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit&amp;section=2" title="Edit section: Characteristics and design philosophy">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation">
<tr>
<td class="mbox-image">
<div style="width:52px"><a class="image" href="/wiki/File:Question_book-new.svg"><img alt="" data-file-height="399" data-file-width="512" height="39" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" width="50"/></a></div>
</td>
<td class="mbox-text"><span class="mbox-text-span">This section <b>needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>. <span class="hide-when-compact">Please help <a class="external text" href="//en.wikipedia.org/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit">improve this article</a> by <a href="/wiki/Help:Introduction_to_referencing_with_Wiki_Markup/1" title="Help:Introduction to referencing with Wiki Markup/1">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.</span> <small><i>(March 2012)</i></small> <small class="hide-when-compact"><i>(<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></span></td>
</tr>
</table>
<div class="hatnote" role="note">For more details on this topic, see <a class="mw-redirect" href="/wiki/CPU_design" title="CPU design">CPU design</a>.</div>
<h3><span class="mw-headline" id="Instruction_set_philosophy">Instruction set philosophy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit&amp;section=3" title="Edit section: Instruction set philosophy">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A common misunderstanding of the phrase "reduced instruction set computer" is the mistaken idea that instructions are simply eliminated, resulting in a smaller set of instructions.<sup class="reference" id="cite_ref-esponda_21-0"><a href="#cite_note-esponda-21">[21]</a></sup> In fact, over the years, RISC instruction sets have grown in size, and today many of them have a larger set of instructions than many CISC CPUs.<sup class="reference" id="cite_ref-22"><a href="#cite_note-22">[22]</a></sup><sup class="reference" id="cite_ref-23"><a href="#cite_note-23">[23]</a></sup> Some RISC processors such as the <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> have instruction sets as large as the CISC <a href="/wiki/IBM" title="IBM">IBM</a> <a class="mw-redirect" href="/wiki/System/370" title="System/370">System/370</a>, for example; conversely, the DEC <a href="/wiki/PDP-8" title="PDP-8">PDP-8</a>—clearly a CISC CPU because many of its instructions involve multiple memory accesses—has only 8 basic instructions and a few extended instructions.</p>
<p>The term "reduced" in that phrase was intended to describe the fact that the amount of work any single instruction accomplishes is reduced—at most a single data memory cycle—compared to the "complex instructions" of CISC CPUs that may require dozens of data memory cycles in order to execute a single instruction.<sup class="reference" id="cite_ref-24"><a href="#cite_note-24">[24]</a></sup> In particular, RISC processors typically have separate instructions for I/O and data processing.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (May 2013)">citation needed</span></a></i>]</sup></p>
<p>The term <a href="/wiki/Load/store_architecture" title="Load/store architecture">load/store architecture</a> is sometimes preferred.</p>
<h3><span class="mw-headline" id="Instruction_format">Instruction format</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit&amp;section=4" title="Edit section: Instruction format">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Most RISC architectures have fixed-length instructions (commonly 32 bits) and a simple encoding, which simplifies fetch, decode, and issue logic considerably. One drawback of 32-bit instructions is reduced code density, which is more adverse a characteristic in embedded computing than it is in the workstation and server markets RISC architectures were originally designed to serve. To address this problem, several architectures, such as <a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a>, <a href="/wiki/Power_Architecture" title="Power Architecture">Power ISA</a>, <a href="/wiki/MIPS_instruction_set" title="MIPS instruction set">MIPS</a>, <a href="/wiki/RISC-V" title="RISC-V">RISC-V</a>, and the <a href="/wiki/Adapteva" title="Adapteva">Adapteva Epiphany</a>, have an optional short feature-reduced instruction format or instruction compression feature. The <a href="/wiki/SuperH#SH5" title="SuperH">SH5</a> also follows this pattern, albeit having evolved in the opposite direction, having added longer media instructions to an original 16-bit encoding.</p>
<h3><span class="mw-headline" id="Hardware_utilization">Hardware utilization</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit&amp;section=5" title="Edit section: Hardware utilization">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>For any given level of general performance, a RISC chip will typically have far fewer <a href="/wiki/Transistor" title="Transistor">transistors</a> dedicated to the core logic which originally allowed designers to increase the size of the register set and increase internal parallelism.</p>
<p>Other features that are typically found in RISC architectures are:</p>
<ul>
<li>Uniform instruction format, using a single word with the opcode in the same bit positions in every instruction, demanding less decoding;</li>
<li>Identical <a class="mw-redirect" href="/wiki/General_purpose_register" title="General purpose register">general purpose registers</a>, allowing any register to be used in any context, simplifying compiler design (although normally there are separate <a href="/wiki/Floating_point" title="Floating point">floating point</a> registers);</li>
<li>Simple <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a>, with complex addressing performed via sequences of arithmetic, load-store operations, or both;</li>
<li>Few data types in hardware, some CISCs have <a href="/wiki/Byte" title="Byte">byte</a> <a href="/wiki/String_(computer_science)" title="String (computer science)">string</a> instructions, or support <a href="/wiki/Complex_number" title="Complex number">complex numbers</a>; this is so far unlikely to be found on a RISC.</li>
<li>Processor throughput approaches one <a class="mw-redirect" href="/wiki/Instruction_per_cycle" title="Instruction per cycle">instruction per cycle</a> on average</li>
</ul>
<p>Exceptions abound, of course, within both CISC and RISC.</p>
<p>RISC designs are also more likely to feature a <a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard memory model</a>, where the instruction stream and the data stream are conceptually separated; this means that modifying the memory where code is held might not have any effect on the instructions executed by the processor (because the CPU has a separate instruction and data <a href="/wiki/CPU_cache" title="CPU cache">cache</a>), at least until a special synchronization instruction is issued. On the upside, this allows both caches to be accessed simultaneously, which can often improve performance.</p>
<p>Many early RISC designs also shared the characteristic of having a <a class="mw-redirect" href="/wiki/Branch_delay_slot" title="Branch delay slot">branch delay slot</a>. A branch delay slot is an instruction space immediately following a jump or branch. The instruction in this space is executed, whether or not the branch is taken (in other words the effect of the branch is delayed). This instruction keeps the <a class="mw-redirect" href="/wiki/Arithmetic_and_logical_unit" title="Arithmetic and logical unit">ALU</a> of the CPU busy for the extra time normally needed to perform a branch. Nowadays the branch delay slot is considered an unfortunate side effect of a particular strategy for implementing some RISC designs, and modern RISC designs generally do away with it (such as <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> and more recent versions of SPARC and MIPS).<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (June 2011)">citation needed</span></a></i>]</sup></p>
<p>Some aspects attributed to the first RISC-<i>labeled</i> designs around 1975 include the observations that the memory-restricted <a href="/wiki/Compiler" title="Compiler">compilers</a> of the time were often unable to take advantage of features intended to facilitate <i>manual</i> assembly coding, and that complex <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> take many cycles to perform due to the required additional memory accesses. It was argued that such functions would be better performed by sequences of simpler instructions if this could yield implementations small enough to leave room for many registers, reducing the number of slow memory accesses. In these simple designs, most instructions are of uniform length and similar structure, arithmetic operations are restricted to CPU registers and only separate <i>load</i> and <i>store</i> instructions access memory. These properties enable a better balancing of <a class="mw-redirect" href="/wiki/Instruction_pipeline" title="Instruction pipeline">pipeline stages</a> than before, making RISC pipelines significantly more efficient and allowing higher <a class="mw-redirect" href="/wiki/Clock_frequency" title="Clock frequency">clock frequencies</a>.</p>
<p>In the early days of the computer industry, programming was done in <a href="/wiki/Assembly_language" title="Assembly language">assembly language</a> or <a href="/wiki/Machine_code" title="Machine code">machine code</a>, which encouraged powerful and easy-to-use instructions. CPU designers therefore tried to make instructions that would do as much work as feasible. With the advent of <a class="mw-redirect" href="/wiki/High_level_language" title="High level language">higher level languages</a>, computer architects also started to create dedicated instructions to directly implement certain central mechanisms of such languages. Another general goal was to provide every possible <a href="/wiki/Addressing_mode" title="Addressing mode">addressing mode</a> for every instruction, known as <a class="mw-redirect" href="/wiki/Orthogonal_(computing)" title="Orthogonal (computing)">orthogonality</a>, to ease compiler implementation. Arithmetic operations could therefore often have results as well as operands directly in memory (in addition to register or immediate).</p>
<p>The attitude at the time was that hardware design was more mature than <a class="mw-redirect" href="/wiki/Compiler_design" title="Compiler design">compiler design</a> so this was in itself also a reason to implement parts of the functionality in hardware or <a href="/wiki/Microcode" title="Microcode">microcode</a> rather than in a memory constrained compiler (or its generated code) alone. After the advent of RISC, this philosophy became retroactively known as <a class="mw-redirect" href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">complex instruction set computing</a>, or CISC.</p>
<p>CPUs also had relatively few registers, for several reasons:</p>
<ul>
<li>More registers also implies more time-consuming saving and restoring of register contents on the machine stack.</li>
<li>A large number of registers requires a large number of instruction bits as register specifiers, meaning less dense code (see below).</li>
<li>CPU registers are more expensive than external memory locations; large register sets were cumbersome with limited <a href="/wiki/Printed_circuit_board" title="Printed circuit board">circuit boards</a> or chip integration.</li>
</ul>
<p>An important force encouraging complexity was very limited main memories (on the order of kilobytes). It was therefore advantageous for the <a class="mw-redirect" href="/wiki/Code_density" title="Code density">code density</a>—the density of information held in computer programs—to be high, leading to features such as highly encoded, variable length instructions, doing data loading as well as calculation (as mentioned above). These issues were of higher priority than the ease of decoding such instructions.</p>
<p>An equally important reason was that main memories were quite slow (a common type was ferrite <a class="mw-redirect" href="/wiki/Core_memory" title="Core memory">core memory</a>); by using dense information packing, one could reduce the frequency with which the CPU had to access this slow resource. Modern computers face similar limiting factors: main memories are slow compared to the CPU and the fast cache memories employed to overcome this are limited in size. This may partly explain why highly encoded instruction sets have proven to be as useful as RISC designs in modern computers.</p>
<p>RISC was developed as an alternative to what is now known as <a class="mw-redirect" href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a>. Over the years, other strategies have been implemented as alternatives to RISC and CISC. Some examples are <a class="mw-redirect" href="/wiki/VLIW" title="VLIW">VLIW</a> and <a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a>.</p>
<p>In the mid-1970s, researchers (particularly <a href="/wiki/John_Cocke" title="John Cocke">John Cocke</a>) at <a href="/wiki/IBM" title="IBM">IBM</a> (and similar projects elsewhere) demonstrated that the majority of combinations of these orthogonal <a href="/wiki/Addressing_mode" title="Addressing mode">addressing modes</a> and instructions were not used by most programs generated by <a href="/wiki/Compiler" title="Compiler">compilers</a> available at the time. It proved difficult in many cases to write a compiler with more than limited ability to take advantage of the features provided by conventional CPUs.</p>
<p>It was also discovered that, on microcoded implementations of certain architectures, complex operations tended to be <i>slower</i> than a sequence of simpler operations doing the same thing. This was in part an effect of the fact that many designs were rushed, with little time to optimize or tune every instruction; only those used most often were optimized, and a sequence of those instructions could be faster than a less-tuned instruction performing an equivalent operation as that sequence. One infamous example was the <a href="/wiki/VAX" title="VAX">VAX</a>'s <code>INDEX</code> instruction.<sup class="reference" id="cite_ref-PattersonDitzel_13-2"><a href="#cite_note-PattersonDitzel-13">[13]</a></sup></p>
<p>As mentioned elsewhere, core memory had long since been slower than many CPU designs. The advent of semiconductor memory reduced this difference, but it was still apparent that more <a href="/wiki/Processor_register" title="Processor register">registers</a> (and later <a href="/wiki/CPU_cache" title="CPU cache">caches</a>) would allow higher CPU operating frequencies. Additional registers would require sizeable chip or board areas which, at the time (1975), could be made available if the complexity of the CPU logic was reduced.</p>
<p>Yet another impetus of both RISC and other designs came from practical measurements on real-world programs. <a href="/wiki/Andrew_S._Tanenbaum" title="Andrew S. Tanenbaum">Andrew Tanenbaum</a> summed up many of these, demonstrating that processors often had oversized immediates. For instance, he showed that 98% of all the constants in a program would fit in 13 <a href="/wiki/Bit" title="Bit">bits</a>, yet many CPU designs dedicated 16 or 32 bits to store them. This suggests that, to reduce the number of memory accesses, a fixed length machine could store constants in unused bits of the instruction word itself, so that they would be immediately ready when the CPU needs them (much like immediate addressing in a conventional design). This required small <a href="/wiki/Opcode" title="Opcode">opcodes</a> in order to leave room for a reasonably sized constant in a 32-bit instruction word.</p>
<p>Since many real-world programs spend most of their time executing simple operations, some researchers decided to focus on making those operations as fast as possible. The <a href="/wiki/Clock_rate" title="Clock rate">clock rate</a> of a CPU is limited by the time it takes to execute the slowest <i>sub-operation</i> of any instruction; decreasing that cycle-time often accelerates the execution of other instructions.<sup class="reference" id="cite_ref-25"><a href="#cite_note-25">[25]</a></sup> The focus on "reduced instructions" led to the resulting machine being called a "reduced instruction set computer" (RISC). The goal was to make instructions so simple that they could <i>easily</i> be <a href="/wiki/Pipeline_(computing)" title="Pipeline (computing)">pipelined</a>, in order to achieve a <i>single clock</i> throughput at <i>high frequencies</i>.</p>
<p>Later, it was noted that one of the most significant characteristics of RISC processors was that external memory was only accessible by a <i>load</i> or <i>store</i> instruction. All other instructions were limited to internal registers. This simplified many aspects of processor design: allowing instructions to be fixed-length, simplifying pipelines, and isolating the logic for dealing with the delay in completing a memory access (cache miss, etc.) to only two instructions. This led to RISC designs being referred to as <i>load/store</i> architectures.<sup class="reference" id="cite_ref-26"><a href="#cite_note-26">[26]</a></sup></p>
<p>One more issue is that some complex instructions are difficult to restart, e.g. following a page fault. In some cases, restarting from the beginning will work (although wasteful), but in many cases this would give incorrect results. Therefore, the machine needs to have some hidden state to remember which parts went through and what remains to be done. With a load/store machine, the program counter is sufficient to describe the state of the machine.</p>
<p>The main distinguishing feature of RISC is that the instruction set is optimized for a highly regular <a class="mw-redirect" href="/wiki/Instruction_pipeline" title="Instruction pipeline">instruction pipeline</a> flow.<sup class="reference" id="cite_ref-esponda_21-1"><a href="#cite_note-esponda-21">[21]</a></sup> All the other features associated with RISC—branch delay slots, separate instruction and data caches, load/store architecture, large register set, etc.—may seem to be a random assortment of unrelated features, but each of them is helpful in maintaining a regular pipeline flow that completes an instruction every clock cycle.</p>
<h2><span class="mw-headline" id="Comparison_to_other_architectures">Comparison to other architectures</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit&amp;section=6" title="Edit section: Comparison to other architectures">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Some CPUs have been specifically designed to have a very small set of instructions – but these designs are very different from classic RISC designs, so they have been given other names such as <a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">minimal instruction set computer</a> (MISC), or <a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">transport triggered architecture</a> (TTA), etc.</p>
<p>Despite many successes, RISC has made few inroads into the desktop PC and commodity server markets, where <a href="/wiki/Intel" title="Intel">Intel</a>'s <a href="/wiki/X86" title="X86">x86</a> platform remains the dominant processor architecture. However, this may change, as on December 7, 2016, Microsoft announced that as part of a partnership with Qualcomm, it planned to support the PC version of Windows 10 on <a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm Snapdragon</a>-based devices in 2017, beginning with a focus on laptops. These devices will support x86 based Win32 software via an x86 processor emulator.<sup class="reference" id="cite_ref-verge-w10armsoftware_27-0"><a href="#cite_note-verge-w10armsoftware-27">[27]</a></sup></p>
<p>Outside of the desktop arena, however, the ARM architecture (RISC) is in widespread use in smartphones, tablets and many forms of embedded device. It is also the case that since the Pentium Pro (P6) Intel has been using an internal RISC processor core for its processors.<sup class="reference" id="cite_ref-28"><a href="#cite_note-28">[28]</a></sup></p>
<p>While early RISC designs differed significantly from contemporary CISC designs, by 2000 the highest performing CPUs in the RISC line were almost indistinguishable from the highest performing CPUs in the CISC line.<sup class="reference" id="cite_ref-29"><a href="#cite_note-29">[29]</a></sup><sup class="reference" id="cite_ref-30"><a href="#cite_note-30">[30]</a></sup><sup class="reference" id="cite_ref-31"><a href="#cite_note-31">[31]</a></sup></p>
<h2><span class="mw-headline" id="Use_of_RISC_architectures">Use of RISC architectures</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit&amp;section=7" title="Edit section: Use of RISC architectures">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>RISC architectures are now used across a wide range of platforms, from cellular telephones and <a href="/wiki/Tablet_computer" title="Tablet computer">tablet computers</a> to some of the world's fastest <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> such as the <a href="/wiki/K_computer" title="K computer">K computer</a>, the fastest on the <a href="/wiki/TOP500" title="TOP500">TOP500</a> list in 2011.<sup class="reference" id="cite_ref-nyt20611_3-1"><a href="#cite_note-nyt20611-3">[3]</a></sup><sup class="reference" id="cite_ref-fujnr_4-1"><a href="#cite_note-fujnr-4">[4]</a></sup></p>
<h3><span class="mw-headline" id="Low_end_and_mobile_systems">Low end and mobile systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit&amp;section=8" title="Edit section: Low end and mobile systems">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>By the beginning of the 21st century, the majority of low end and mobile systems relied on RISC architectures.<sup class="reference" id="cite_ref-32"><a href="#cite_note-32">[32]</a></sup> Examples include:</p>
<ul>
<li>The <a href="/wiki/ARM_architecture" title="ARM architecture">ARM architecture</a> dominates the market for low power and low cost embedded systems (typically 200–1800 MHz in 2014). It is used in a number of systems such as most <a href="/wiki/Android_(operating_system)" title="Android (operating system)">Android</a>-based systems, the Apple <a href="/wiki/IPhone" title="IPhone">iPhone</a> and <a href="/wiki/IPad" title="IPad">iPad</a>, Microsoft <a href="/wiki/Windows_Phone" title="Windows Phone">Windows Phone</a> (former <a href="/wiki/Windows_Mobile" title="Windows Mobile">Windows Mobile</a>), <a class="mw-redirect" href="/wiki/Research_In_Motion" title="Research In Motion">RIM</a> devices, Nintendo <a href="/wiki/Game_Boy_Advance" title="Game Boy Advance">Game Boy Advance</a> and <a href="/wiki/Nintendo_DS" title="Nintendo DS">Nintendo DS</a>, etc.</li>
<li>The <a class="mw-redirect" href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> line, (at one point used in many <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a> computers) and now in the <a href="/wiki/PlayStation" title="PlayStation">PlayStation</a>, <a href="/wiki/PlayStation_2" title="PlayStation 2">PlayStation 2</a>, <a href="/wiki/Nintendo_64" title="Nintendo 64">Nintendo 64</a>, <a href="/wiki/PlayStation_Portable" title="PlayStation Portable">PlayStation Portable</a> game consoles, and <a href="/wiki/Residential_gateway" title="Residential gateway">residential gateways</a> like <a href="/wiki/Linksys_WRT54G_series" title="Linksys WRT54G series">Linksys WRT54G series</a>.</li>
<li><a class="mw-redirect" href="/wiki/Hitachi,_Ltd." title="Hitachi, Ltd.">Hitachi</a>'s <a href="/wiki/SuperH" title="SuperH">SuperH</a>, originally in wide use in the <a href="/wiki/Sega" title="Sega">Sega</a> <a class="mw-redirect" href="/wiki/Sega_32X" title="Sega 32X">Super 32X</a>, <a href="/wiki/Sega_Saturn" title="Sega Saturn">Saturn</a> and <a href="/wiki/Dreamcast" title="Dreamcast">Dreamcast</a>, now developed and sold by <a class="mw-redirect" href="/wiki/Renesas" title="Renesas">Renesas</a> as the <a href="/wiki/SuperH" title="SuperH">SH4</a></li>
<li><a href="/wiki/Atmel_AVR" title="Atmel AVR">Atmel AVR</a> used in a variety of products ranging from <a href="/wiki/Xbox_(console)" title="Xbox (console)">Xbox</a> handheld controllers to <a href="/wiki/BMW" title="BMW">BMW</a> cars.</li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a>, the <a class="mw-redirect" href="/wiki/Open_source" title="Open source">open source</a> fifth Berkeley RISC ISA, with 32 bit address space a small core integer instruction set, an experimental "Compressed" ISA for code density and designed for standard and special purpose extensions.</li>
</ul>
<h3><span class="mw-headline" id="High_end_RISC_and_supercomputing">High end RISC and supercomputing</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit&amp;section=9" title="Edit section: High end RISC and supercomputing">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li><a href="/wiki/MIPS_Technologies" title="MIPS Technologies">MIPS</a>, by <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">Silicon Graphics</a> (ceased making MIPS-based systems in 2006).</li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a>, by <a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle</a> (previously <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>), and <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>.</li>
<li><a href="/wiki/IBM" title="IBM">IBM</a>'s <a href="/wiki/Power_Architecture" title="Power Architecture">Power Architecture</a>, used in many of IBM's supercomputers, midrange servers and workstations.</li>
<li><a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a>'s <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, also known as HP-PA (discontinued at the end of 2008).</li>
<li><a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>, used in <a href="/wiki/Single-board_computer" title="Single-board computer">single-board computers</a>, workstations, servers and supercomputers from <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>, <a href="/wiki/Compaq" title="Compaq">Compaq</a> and <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a> (discontinued as of 2007).</li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a>, the <a class="mw-redirect" href="/wiki/Open_source" title="Open source">open source</a> fifth Berkeley RISC ISA, with 64 or 128-bit address spaces, and the integer core extended with floating point, <a class="mw-redirect" href="/wiki/Atomic_operations_(computing)" title="Atomic operations (computing)">atomics</a> and <a href="/wiki/Vector_processor" title="Vector processor">vector processing</a>, and designed to be extended with instructions for networking, IO, data processing etc. A 64-bit superscalar design, "Rocket", is available for download.</li>
</ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit&amp;section=10" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div aria-label="Portals" class="noprint portal plainlist tright" role="navigation" style="margin:0.5em 0 0.5em 1em;border:solid #aaa 1px">
<ul style="display:table;box-sizing:border-box;padding:0.1em;max-width:175px;background:#f9f9f9;font-size:85%;line-height:110%;font-style:italic;font-weight:bold">
<li style="display:table-row"><span style="display:table-cell;padding:0.2em;vertical-align:middle;text-align:center"><a class="image" href="/wiki/File:Internet_map_1024.jpg"><img alt="icon" class="noviewer" data-file-height="1280" data-file-width="1280" height="28" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/d2/Internet_map_1024.jpg/28px-Internet_map_1024.jpg" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/d2/Internet_map_1024.jpg/42px-Internet_map_1024.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/d2/Internet_map_1024.jpg/56px-Internet_map_1024.jpg 2x" width="28"/></a></span><span style="display:table-cell;padding:0.2em 0.2em 0.2em 0.3em;vertical-align:middle"><a href="/wiki/Portal:Computer_science" title="Portal:Computer science">Computer science portal</a></span></li>
</ul>
</div>
<ul>
<li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing mode</a></li>
<li><a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li>
<li><a class="mw-redirect" href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">Complex instruction set computer</a></li>
<li><a href="/wiki/Computer_architecture" title="Computer architecture">Computer architecture</a></li>
<li><a href="/wiki/Instruction_set" title="Instruction set">Instruction set</a></li>
<li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">Minimal instruction set computer</a></li>
</ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit&amp;section=11" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="plainlinks metadata ambox ambox-style ambox-More_footnotes" role="presentation">
<tr>
<td class="mbox-image">
<div style="width:52px"><img alt="" data-file-height="48" data-file-width="48" height="40" src="//upload.wikimedia.org/wikipedia/commons/thumb/a/a4/Text_document_with_red_question_mark.svg/40px-Text_document_with_red_question_mark.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/a4/Text_document_with_red_question_mark.svg/60px-Text_document_with_red_question_mark.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/a4/Text_document_with_red_question_mark.svg/80px-Text_document_with_red_question_mark.svg.png 2x" width="40"/></div>
</td>
<td class="mbox-text"><span class="mbox-text-span">This article includes a <a href="/wiki/Wikipedia:Citing_sources" title="Wikipedia:Citing sources">list of references</a>, but <b>its sources remain unclear</b> because it has <b>insufficient <a href="/wiki/Wikipedia:Citing_sources#Inline_citations" title="Wikipedia:Citing sources">inline citations</a></b>. <span class="hide-when-compact">Please help to <a href="/wiki/Wikipedia:WikiProject_Fact_and_Reference_Check" title="Wikipedia:WikiProject Fact and Reference Check">improve</a> this article by <a href="/wiki/Wikipedia:When_to_cite" title="Wikipedia:When to cite">introducing</a> more precise citations.</span> <small><i>(May 2010)</i></small> <small class="hide-when-compact"><i>(<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></span></td>
</tr>
</table>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><a class="external text" href="http://faculty.cs.niu.edu/~berezin/463/lec/05/risc03.html" rel="nofollow">Northern Illinois University, Department of Computer Science, “RISC - Reduced instruction set computer”</a></span></li>
<li id="cite_note-Flynn54-2"><span class="mw-cite-backlink">^ <a href="#cite_ref-Flynn54_2-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Flynn54_2-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation book"><a href="/wiki/Michael_J._Flynn" title="Michael J. Flynn">Flynn, Michael J.</a> (1995). <i>Computer architecture: pipelined and parallel processor design</i>. pp. 54–56. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a> <a href="/wiki/Special:BookSources/0867202041" title="Special:BookSources/0867202041">0867202041</a>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computing&amp;rft.aufirst=Michael+J.&amp;rft.aulast=Flynn&amp;rft.btitle=Computer+architecture%3A+pipelined+and+parallel+processor+design&amp;rft.date=1995&amp;rft.genre=book&amp;rft.isbn=0867202041&amp;rft.pages=54-56&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-nyt20611-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-nyt20611_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-nyt20611_3-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation news"><a class="external text" href="http://www.nytimes.com/2011/06/20/technology/20computer.html" rel="nofollow">"Japanese 'K' Computer Is Ranked Most Powerful"</a>. <i>The New York Times</i>. 20 June 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">20 June</span> 2011</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computing&amp;rft.atitle=Japanese+%98K%99+Computer+Is+Ranked+Most+Powerful&amp;rft.date=2011-06-20&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.nytimes.com%2F2011%2F06%2F20%2Ftechnology%2F20computer.html&amp;rft.jtitle=The+New+York+Times&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-fujnr-4"><span class="mw-cite-backlink">^ <a href="#cite_ref-fujnr_4-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-fujnr_4-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.fujitsu.com/global/news/pr/archives/month/2011/20110620-02.html" rel="nofollow">"Supercomputer "K computer" Takes First Place in World"</a>. Fujitsu<span class="reference-accessdate">. Retrieved <span class="nowrap">20 June</span> 2011</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computing&amp;rft.btitle=Supercomputer+%22K+computer%22+Takes+First+Place+in+World&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.fujitsu.com%2Fglobal%2Fnews%2Fpr%2Farchives%2Fmonth%2F2011%2F20110620-02.html&amp;rft.pub=Fujitsu&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-Fisher55-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-Fisher55_5-0">^</a></b></span> <span class="reference-text"><cite class="citation book">Fisher, Joseph A.; Faraboschi, Paolo; Young, Cliff (2005). <i>Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools</i>. p. 55. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a> <a href="/wiki/Special:BookSources/1558607668" title="Special:BookSources/1558607668">1558607668</a>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computing&amp;rft.au=Faraboschi%2C+Paolo&amp;rft.aufirst=Joseph+A.&amp;rft.aulast=Fisher&amp;rft.au=Young%2C+Cliff&amp;rft.btitle=Embedded+Computing%3A+A+VLIW+Approach+to+Architecture%2C+Compilers+and+Tools&amp;rft.date=2005&amp;rft.genre=book&amp;rft.isbn=1558607668&amp;rft.pages=55&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-coinrisk-6"><span class="mw-cite-backlink">^ <a href="#cite_ref-coinrisk_6-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-coinrisk_6-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><i>Milestones in computer science and information technology</i> by Edwin D. Reilly 2003 <a class="internal mw-magiclink-isbn" href="/wiki/Special:BookSources/1573565210">ISBN 1-57356-521-0</a> page 50</span></li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text">Grishman, Ralph. Assembly Language Programming for the Control Data 6000 Series. Algorithmics Press. 1974. pg 12</span></li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><i>Numerical Linear Algebra on High-Performance Computers</i> by Jack J. Dongarra, et al 1987 <a class="internal mw-magiclink-isbn" href="/wiki/Special:BookSources/0898714281">ISBN 0-89871-428-1</a> page 6</span></li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><i>Processor architecture: from dataflow to superscalar and beyond</i> by Jurij Šilc, Borut Robič, Theo Ungerer 1999 <a class="internal mw-magiclink-isbn" href="/wiki/Special:BookSources/3540647988">ISBN 3-540-64798-8</a> page 33</span></li>
<li id="cite_note-Gov239-10"><span class="mw-cite-backlink">^ <a href="#cite_ref-Gov239_10-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Gov239_10-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Gov239_10-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-Gov239_10-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-Gov239_10-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-Gov239_10-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><i>Funding a Revolution: Government Support for Computing Research</i> by Committee on Innovations in Computing and Communications 1999 <a class="internal mw-magiclink-isbn" href="/wiki/Special:BookSources/0309062780">ISBN 0-309-06278-0</a> page 239</span></li>
<li id="cite_note-Jari40-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-Jari40_11-0">^</a></b></span> <span class="reference-text"><i>Processor design: system-on-chip computing for ASICs and FPGAs</i> by Jari Nurmi 2007 <a class="internal mw-magiclink-isbn" href="/wiki/Special:BookSources/1402055293">ISBN 1-4020-5529-3</a> pages 40-43</span></li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><i>Readings in computer architecture</i> by Mark Donald Hill, Norman Paul Jouppi, Gurindar Sohi 1999 <a class="internal mw-magiclink-isbn" href="/wiki/Special:BookSources/1558605398">ISBN 1-55860-539-8</a> pages 252-254</span></li>
<li id="cite_note-PattersonDitzel-13"><span class="mw-cite-backlink">^ <a href="#cite_ref-PattersonDitzel_13-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-PattersonDitzel_13-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-PattersonDitzel_13-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation journal"><a class="mw-redirect" href="/wiki/David_Patterson_(scientist)" title="David Patterson (scientist)">Patterson, D. A.</a>; <a class="new" href="/w/index.php?title=David_Ditzel&amp;action=edit&amp;redlink=1" title="David Ditzel (page does not exist)">Ditzel, D. R.</a> (1980). "The case for the reduced instruction set computer". <i><a class="new" href="/w/index.php?title=ACM_SIGARCH_Computer_Architecture_News&amp;action=edit&amp;redlink=1" title="ACM SIGARCH Computer Architecture News (page does not exist)">ACM SIGARCH Computer Architecture News</a></i>. <b>8</b> (6): 25–33. <a href="/wiki/CiteSeerX" title="CiteSeerX">CiteSeerX</a> <span class="plainlinks"><a class="external text" href="//citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.68.9623" rel="nofollow">10.1.1.68.9623</a><span style="margin-left:0.1em"><img alt="Freely accessible" data-file-height="813" data-file-width="512" height="14" src="//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/14px-Lock-green.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/18px-Lock-green.svg.png 2x" title="Freely accessible" width="9"/></span></span>. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a class="external text" href="//dx.doi.org/10.1145%2F641914.641917" rel="nofollow">10.1145/641914.641917</a>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computing&amp;rft.atitle=The+case+for+the+reduced+instruction+set+computer&amp;rft.au=Ditzel%2C+D.+R.&amp;rft.aufirst=D.+A.&amp;rft.aulast=Patterson&amp;rft.date=1980&amp;rft.genre=article&amp;rft_id=%2F%2Fciteseerx.ist.psu.edu%2Fviewdoc%2Fsummary%3Fdoi%3D10.1.1.68.9623&amp;rft_id=info%3Adoi%2F10.1145%2F641914.641917&amp;rft.issue=6&amp;rft.jtitle=ACM+SIGARCH+Computer+Architecture+News&amp;rft.pages=25-33&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.volume=8"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-PattersonSequin-14"><span class="mw-cite-backlink">^ <a href="#cite_ref-PattersonSequin_14-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-PattersonSequin_14-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-PattersonSequin_14-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><i>RISC I: A Reduced Instruction Set VLSI Computer</i> by David A. Patterson and Carlo H. Sequin, in the Proceedings of the 8th annual symposium on Computer Architecture, 1981.</span></li>
<li id="cite_note-Sequin1-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-Sequin1_15-0">^</a></b></span> <span class="reference-text"><i>Design and Implementation of RISC I by Carlo Sequin and David Patterson, in the Proceedings of the Advanced Course on VLSI Architecture, University of Bristol, July 1982 <a class="external autonumber" href="http://www.eecs.berkeley.edu/Pubs/TechRpts/1982/CSD-82-106.pdf" rel="nofollow">[1]</a></i></span></li>
<li id="cite_note-mipsx-16"><span class="mw-cite-backlink">^ <a href="#cite_ref-mipsx_16-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-mipsx_16-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-mipsx_16-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-mipsx_16-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><i>The MIPS-X RISC microprocessor</i> by Paul Chow 1989 <a class="internal mw-magiclink-isbn" href="/wiki/Special:BookSources/0792390458">ISBN 0-7923-9045-8</a> pages xix-xx</span></li>
<li id="cite_note-Jari52-17"><span class="mw-cite-backlink">^ <a href="#cite_ref-Jari52_17-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Jari52_17-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><i>Processor design: system-on-chip computing for ASICs and FPGAs</i> by Jari Nurmi 2007 <a class="internal mw-magiclink-isbn" href="/wiki/Special:BookSources/1402055293">ISBN 1-4020-5529-3</a> pages 52-53</span></li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="https://www.princeton.edu/~hos/mike/transcripts/condon.htm" rel="nofollow">"Joseph H. Condon"</a>. <a href="/wiki/Princeton_University" title="Princeton University">Princeton University</a> History of Science.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computing&amp;rft.btitle=Joseph+H.+Condon&amp;rft.genre=unknown&amp;rft_id=https%3A%2F%2Fwww.princeton.edu%2F~hos%2Fmike%2Ftranscripts%2Fcondon.htm&amp;rft.pub=Princeton+University+History+of+Science&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><i>Computer science handbook</i> by Allen B. Tucker 2004 <a class="internal mw-magiclink-isbn" href="/wiki/Special:BookSources/158488360X">ISBN 1-58488-360-X</a> page 100-6</span></li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><cite class="citation web">Waterman, Andrew; Lee, Yunsup; Patterson, David A.; Asanovi, Krste. <a class="external text" href="http://riscv.org/download.html#tab_isaspec" rel="nofollow">"The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA version 2 (Technical Report EECS-2014-54)"</a>. University of California, Berkeley<span class="reference-accessdate">. Retrieved <span class="nowrap">26 December</span> 2014</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computing&amp;rft.au=Asanovi%2C+Krste&amp;rft.aufirst=Andrew&amp;rft.aulast=Waterman&amp;rft.au=Lee%2C+Yunsup&amp;rft.au=Patterson%2C+David+A.&amp;rft.btitle=The+RISC-V+Instruction+Set+Manual%2C+Volume+I%3A+Base+User-Level+ISA+version+2+%28Technical+Report+EECS-2014-54%29&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Friscv.org%2Fdownload.html%23tab_isaspec&amp;rft.pub=University+of+California%2C+Berkeley&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-esponda-21"><span class="mw-cite-backlink">^ <a href="#cite_ref-esponda_21-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-esponda_21-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Margarita Esponda and Ra'ul Rojas. <a class="external text" href="http://www.inf.fu-berlin.de/lehre/WS94/RA/RISC-9.html" rel="nofollow">"The RISC Concept - A Survey of Implementations"</a>. Section 2: "The confusion around the RISC concept". 1991.</span></li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><a class="external text" href="http://arstechnica.com/cpu/4q99/risc-cisc/rvc-5.html#Branch" rel="nofollow">"RISC vs. CISC: the Post-RISC Era"</a> by Jon "Hannibal" Stokes (<a class="mw-redirect" href="/wiki/Arstechnica" title="Arstechnica">Arstechnica</a>)</span></li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><a class="external text" href="http://www.borrett.id.au/computing/art-1991-06-02.htm" rel="nofollow">"RISC versus CISC"</a> by Lloyd Borrett Australian Personal Computer, June 1991</span></li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><a class="external text" href="http://www.springerlink.com/content/u5t457g61q637v66/" rel="nofollow">"Guide to RISC Processors for Programmers and Engineers": Chapter 3: "RISC Principles"</a> by Sivarama P. Dandamudi, 2005, <a class="internal mw-magiclink-isbn" href="/wiki/Special:BookSources/9780387210179">ISBN 978-0-387-21017-9</a>. "the main goal was not to reduce the number of instructions, but the complexity"</span></li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><a class="external text" href="http://www.ddj.com/architect/184408418" rel="nofollow">"Microprocessors From the Programmer's Perspective"</a> by Andrew Schulman 1990</span></li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text">Kevin Dowd. High Performance Computing. O'Reilly &amp; Associates, Inc. 1993.</span></li>
<li id="cite_note-verge-w10armsoftware-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-verge-w10armsoftware_27-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a class="external text" href="http://www.theverge.com/2016/12/7/13866936/microsoft-windows-10-arm-desktop-apps-support-qualcomm" rel="nofollow">"Microsoft is bringing Windows desktop apps to mobile ARM processors"</a>. <i>The Verge</i>. Vox Media<span class="reference-accessdate">. Retrieved <span class="nowrap">8 December</span> 2016</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AReduced+instruction+set+computing&amp;rft.atitle=Microsoft+is+bringing+Windows+desktop+apps+to+mobile+ARM+processors&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.theverge.com%2F2016%2F12%2F7%2F13866936%2Fmicrosoft-windows-10-arm-desktop-apps-support-qualcomm&amp;rft.jtitle=The+Verge&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal"><span style="display:none;"> </span></span></span></li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><a class="external text" href="http://sunnyeves.blogspot.co.uk/2009/07/intel-x86-processors-cisc-or-risc-or.html" rel="nofollow">"Intel x86 Processors – CISC or RISC? Or both??"</a> by Sundar Srinivasan</span></li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><a class="external text" href="https://books.google.com/books?id=24V00tD7HeAC&amp;pg=PT105&amp;lpg=PT105" rel="nofollow">"Schaum's Outline of Computer Architecture"</a> by Nicholas P. Carter 2002 p. 96 <a class="internal mw-magiclink-isbn" href="/wiki/Special:BookSources/007136207X">ISBN 0-07-136207-X</a></span></li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><a class="external text" href="http://www.ifp.uiuc.edu/~jones/RISCvCISCvDSP.pdf" rel="nofollow">"CISC, RISC, and DSP Microprocessors"</a> by Douglas L. Jones 2000</span></li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><a class="external text" href="http://www.kernelthread.com/publications/appleoshistory/5.html" rel="nofollow">"A History of Apple's Operating Systems"</a> by Amit Singh. "the line between RISC and CISC has been growing fuzzier over the years."</span></li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><i>Guide to RISC processors: for programmers and engineers</i> by Sivarama P. Dandamudi - 2005 <a class="internal mw-magiclink-isbn" href="/wiki/Special:BookSources/0387210172">ISBN 0-387-21017-2</a> pages 121-123</span></li>
</ol>
</div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit&amp;section=12" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><a class="external text" href="http://cs.stanford.edu/people/eroberts/courses/soco/projects/2000-01/risc/risccisc/" rel="nofollow">RISC vs. CISC</a></li>
<li><a class="external text" href="http://cs.stanford.edu/people/eroberts/courses/soco/projects/2000-01/risc/whatis/" rel="nofollow">What is RISC</a></li>
<li><a class="external text" href="http://www.quadibloc.com/arch/sriscint.htm" rel="nofollow">Not Quite RISC</a></li>
</ul>
<div style="clear:both;"></div>
<div aria-labelledby="Reduced_instruction_set_computing_.28RISC.29_processor_architectures" class="navbox" role="navigation" style="padding:3px">
<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th class="navbox-title" colspan="2" scope="col">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:RISC-based_processor_architectures" title="Template:RISC-based processor architectures"><abbr style=";;background:none transparent;border:none;" title="View this template">v</abbr></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:RISC-based_processor_architectures" title="Template talk:RISC-based processor architectures"><abbr style=";;background:none transparent;border:none;" title="Discuss this template">t</abbr></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:RISC-based_processor_architectures&amp;action=edit"><abbr style=";;background:none transparent;border:none;" title="Edit this template">e</abbr></a></li>
</ul>
</div>
<div id="Reduced_instruction_set_computing_.28RISC.29_processor_architectures" style="font-size:114%"><strong class="selflink">Reduced instruction set computing</strong> (RISC) processor architectures</div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row">Active</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li>Altera <a href="/wiki/Nios_II" title="Nios II">Nios II</a></li>
<li>Analog Devices <a href="/wiki/Blackfin" title="Blackfin">Blackfin</a></li>
<li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a></li>
<li><a href="/wiki/Atmel_AVR" title="Atmel AVR">Atmel AVR</a></li>
<li>Atmel <a href="/wiki/AVR32" title="AVR32">AVR32</a></li>
<li><a href="/wiki/DLX" title="DLX">DLX</a></li>
<li><a href="/wiki/ESi-RISC" title="ESi-RISC">eSi-RISC</a></li>
<li><a href="/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li>
<li><a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="/wiki/Imagination_META" title="Imagination META">Meta</a></li>
<li><a href="/wiki/MIPS_instruction_set" title="MIPS instruction set">MIPS</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="/wiki/Power_Architecture" title="Power Architecture">Power</a>
<ul>
<li><a href="/wiki/PowerPC" title="PowerPC">PowerPC</a></li>
</ul>
</li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/S%2Bcore" title="S+core">S+core</a></li>
<li><a href="/wiki/Sunway" title="Sunway">Sunway</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li>Renesas <a href="/wiki/SuperH" title="SuperH">SuperH</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li>Xilinx <a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li>Xilinx <a href="/wiki/PicoBlaze" title="PicoBlaze">PicoBlaze</a></li>
<li>XMOS <a class="mw-redirect" href="/wiki/XCore_XS1" title="XCore XS1">XCore XS1</a></li>
<li><a class="new" href="/w/index.php?title=VISC_architecture&amp;action=edit&amp;redlink=1" title="VISC architecture (page does not exist)">VISC</a></li>
<li><a href="/wiki/Mill_architecture" title="Mill architecture">Mill</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row">Historic</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/AMD_Am29000" title="AMD Am29000">AMD Am29000</a></li>
<li><a href="/wiki/Apollo_PRISM" title="Apollo PRISM">Apollo PRISM</a></li>
<li><a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a></li>
<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper</a></li>
<li><a href="/wiki/AT%26T_Hobbit" title="AT&amp;T Hobbit">CRISP</a></li>
<li><a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a></li>
<li><a href="/wiki/DEC_Prism" title="DEC Prism">DEC Prism</a></li>
<li><a href="/wiki/Intel_i860" title="Intel i860">Intel i860</a></li>
<li><a href="/wiki/Intel_i960" title="Intel i960">Intel i960</a></li>
<li><a href="/wiki/Motorola_88000" title="Motorola 88000">Motorola 88000</a></li>
<li><a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a></li>
<li><a href="/wiki/ROMP" title="ROMP">ROMP</a></li>
</ul>
</div>
</td>
</tr>
</table>
</div>
<div aria-labelledby="CPU_technologies" class="navbox" role="navigation" style="padding:3px">
<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th class="navbox-title" colspan="2" scope="col">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:CPU_technologies" title="Template:CPU technologies"><abbr style=";;background:none transparent;border:none;" title="View this template">v</abbr></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:CPU_technologies" title="Template talk:CPU technologies"><abbr style=";;background:none transparent;border:none;" title="Discuss this template">t</abbr></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:CPU_technologies&amp;action=edit"><abbr style=";;background:none transparent;border:none;" title="Edit this template">e</abbr></a></li>
</ul>
</div>
<div id="CPU_technologies" style="font-size:114%"><a href="/wiki/Central_processing_unit" title="Central processing unit">CPU technologies</a></div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Turing_machine" title="Turing machine">Turing machine</a></li>
<li><a href="/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing machine</a></li>
<li><a href="/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal Turing machine</a></li>
<li><a href="/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum Turing machine</a></li>
<li><a href="/wiki/Belt_machine" title="Belt machine">Belt machine</a></li>
<li><a href="/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="/wiki/Register_machine" title="Register machine">Register machine</a></li>
<li><a href="/wiki/Counter_machine" title="Counter machine">Counter machine</a></li>
<li><a href="/wiki/Pointer_machine" title="Pointer machine">Pointer machine</a></li>
<li><a class="mw-redirect" href="/wiki/Random_access_machine" title="Random access machine">Random access machine</a></li>
<li><a class="mw-redirect" href="/wiki/Random_access_stored_program_machine" title="Random access stored program machine">Random access stored program machine</a></li>
<li><a href="/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li>
<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a> (<a href="/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">Modified</a>)</li>
<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">TTA</a></li>
<li><a href="/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="/wiki/Artificial_neural_network" title="Artificial neural network">Artificial neural network</a></li>
<li><a href="/wiki/Load/store_architecture" title="Load/store architecture">Load/store architecture</a></li>
<li><a href="/wiki/Register_memory_architecture" title="Register memory architecture">Register memory architecture</a></li>
<li><a class="new" href="/w/index.php?title=Register-register_architecture&amp;action=edit&amp;redlink=1" title="Register-register architecture (page does not exist)">Register-register architecture</a></li>
<li><a href="/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li>
<li><a href="/wiki/Zero-copy" title="Zero-copy">Zero-copy</a></li>
<li><a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a class="mw-redirect" href="/wiki/Heterogenous_Unified_Memory_Access" title="Heterogenous Unified Memory Access">HUMA</a></li>
<li><a class="mw-redirect" href="/wiki/Heterogenous_System_Architecture" title="Heterogenous System Architecture">HSA</a></li>
<li><a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous computing</a></li>
<li><a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">Reconfigurable computing</a></li>
<li><a class="mw-redirect" href="/wiki/Chemical_computing" title="Chemical computing">Chemical computing</a></li>
<li><a href="/wiki/DNA_computing" title="DNA computing">DNA computing</a></li>
<li><a href="/wiki/Organic_computing" title="Organic computing">Organic computing</a></li>
<li><a href="/wiki/Wetware_computer" title="Wetware computer">Wetware computer</a></li>
<li><a href="/wiki/Quantum_computing" title="Quantum computing">Quantum computing</a></li>
<li><a href="/wiki/Reversible_computing" title="Reversible computing">Reversible computing</a></li>
<li><a href="/wiki/Unconventional_computing" title="Unconventional computing">Unconventional computing</a></li>
<li><a href="/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Instruction_set" title="Instruction set">Instruction set</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li>
<li><a href="/wiki/Complex_instruction_set_computing" title="Complex instruction set computing">CISC</a></li>
<li><strong class="selflink">RISC</strong></li>
<li><a href="/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a> (<a href="/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a>)</li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a> (<a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a>)</li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="/wiki/One_instruction_set_computer" title="One instruction set computer">OISC</a></li>
<li><a href="/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="/wiki/Zero_instruction_set_computer" title="Zero instruction set computer">ZISC</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row">Instruction Set Architecture (ISA)</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/X86" title="X86">x86</a></li>
<li><a href="/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a></li>
<li><a class="mw-redirect" href="/wiki/ARM_Architecture" title="ARM Architecture">ARM</a></li>
<li><a href="/wiki/MIPS_instruction_set" title="MIPS instruction set">MIPS</a></li>
<li><a href="/wiki/Power_Architecture" title="Power Architecture">Power Architecture</a> (<a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>)</li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a class="new" href="/w/index.php?title=VISC_architecture&amp;action=edit&amp;redlink=1" title="VISC architecture (page does not exist)">VISC</a></li>
<li><a href="/wiki/Mill_architecture" title="Mill architecture">Mill</a></li>
<li><a href="/wiki/Itanium" title="Itanium">Itanium</a></li>
<li><a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a></li>
<li><a href="/wiki/DEC_Prism" title="DEC Prism">DEC Prism</a></li>
<li><a href="/wiki/SuperH" title="SuperH">SuperH</a></li>
<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper</a></li>
<li><a href="/wiki/VAX" title="VAX">VAX</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper architecture</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/1-bit_architecture" title="1-bit architecture">1-bit</a></li>
<li><a href="/wiki/4-bit" title="4-bit">4-bit</a></li>
<li><a href="/wiki/8-bit" title="8-bit">8-bit</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">9-bit</a></li>
<li><a href="/wiki/Ferranti_Mercury" title="Ferranti Mercury">10-bit</a></li>
<li><a href="/wiki/12-bit" title="12-bit">12-bit</a></li>
<li><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="/wiki/16-bit" title="16-bit">16-bit</a></li>
<li><a href="/wiki/18-bit" title="18-bit">18-bit</a></li>
<li><a href="/wiki/Z3_(computer)" title="Z3 (computer)">22-bit</a></li>
<li><a href="/wiki/24-bit" title="24-bit">24-bit</a></li>
<li><a href="/wiki/UNIVAC_III" title="UNIVAC III">25-bit</a></li>
<li><a href="/wiki/Saturn_Launch_Vehicle_Digital_Computer" title="Saturn Launch Vehicle Digital Computer">26-bit</a></li>
<li><a href="/wiki/D-17B" title="D-17B">27-bit</a></li>
<li><a href="/wiki/31-bit" title="31-bit">31-bit</a></li>
<li><a href="/wiki/32-bit" title="32-bit">32-bit</a></li>
<li><a href="/wiki/ZEBRA_(computer)" title="ZEBRA (computer)">33-bit</a></li>
<li><a href="/wiki/Fast_Universal_Digital_Computer_M-2" title="Fast Universal Digital Computer M-2">34-bit</a></li>
<li><a href="/wiki/36-bit" title="36-bit">36-bit</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">39-bit</a></li>
<li><a href="/wiki/IAS_machine" title="IAS machine">40-bit</a></li>
<li><a href="/wiki/48-bit" title="48-bit">48-bit</a></li>
<li><a href="/wiki/Atanasoff%E2%80%93Berry_computer" title="Atanasoff–Berry computer">50-bit</a></li>
<li><a href="/wiki/60-bit" title="60-bit">60-bit</a></li>
<li><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="/wiki/128-bit" title="128-bit">128-bit</a></li>
<li><a href="/wiki/256-bit" title="256-bit">256-bit</a></li>
<li><a href="/wiki/512-bit" title="512-bit">512-bit</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Variable_word_architectures" title="Word (computer architecture)">Variable</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a>
<ul>
<li><a href="/wiki/Bubble_(computing)" title="Bubble (computing)">Bubble</a></li>
<li><a href="/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
</ul>
</li>
<li><a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order execution</a>
<ul>
<li><a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></li>
</ul>
</li>
<li><a href="/wiki/Speculative_execution" title="Speculative execution">Speculative execution</a>
<ul>
<li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></li>
<li><a href="/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li>
</ul>
</li>
<li><a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallel level</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul>
<li><a href="/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li>
</ul>
</li>
<li><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="/wiki/Advanced_Encryption_Standard" title="Advanced Encryption Standard">Advanced Encryption Standard</a>
<ul>
<li><a href="/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li>
</ul>
</li>
<li><a href="/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul>
<li><a href="/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="/wiki/Process_(computing)" title="Process (computing)">Process</a></li>
</ul>
</li>
<li><a href="/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li>
</ul>
</li>
<li><a href="/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a> (SMT)</li>
<li><a href="/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a> (SpMT)</li>
<li><a href="/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a class="mw-redirect" href="/wiki/Cooperative_multithreading" title="Cooperative multithreading">Cooperative</a></li>
<li><a href="/wiki/Bulldozer_(microarchitecture)#Bulldozer_core" title="Bulldozer (microarchitecture)">Clustered Multi-Thread</a> (CMT)</li>
<li><a href="/wiki/Hardware_scout" title="Hardware scout">Hardware scout</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn's taxonomy">Flynn's taxonomy</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/SISD" title="SISD">SISD</a></li>
<li><a href="/wiki/SIMD" title="SIMD">SIMD</a></li>
<li><a href="/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">SIMT</a></li>
<li><a href="/wiki/MISD" title="MISD">MISD</a></li>
<li><a href="/wiki/MIMD" title="MIMD">MIMD</a>
<ul>
<li><a href="/wiki/SPMD" title="SPMD">SPMD</a></li>
</ul>
</li>
<li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing mode</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Computer_performance" title="Computer performance">CPU performance</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a></li>
<li><a href="/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a></li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row">Core count</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Single-core" title="Single-core">Single-core processor</a></li>
<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core processor</a></li>
<li><a href="/wiki/Manycore_processor" title="Manycore processor">Manycore processor</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row">Types</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>
<li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li>
<li><a href="/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector processor</a></li>
<li><a href="/wiki/Barrel_processor" title="Barrel processor">Barrel processor</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream processor</a></li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="/wiki/Channel_I/O" title="Channel I/O">I/O processor/DMA controller</a></li>
<li><a href="/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li>
<li><a href="/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a class="mw-redirect" href="/wiki/ASIC" title="ASIC">ASIC</a></li>
<li><a class="mw-redirect" href="/wiki/FPGA" title="FPGA">FPGA</a></li>
<li><a class="mw-redirect" href="/wiki/FPOA" title="FPOA">FPOA</a></li>
<li><a class="mw-redirect" href="/wiki/CPLD" title="CPLD">CPLD</a></li>
<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Mobile_processor" title="Mobile processor">Mobile processor</a></li>
<li><a href="/wiki/Notebook_processor" title="Notebook processor">Notebook processor</a></li>
<li><a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage processor</a></li>
<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core processor</a></li>
<li><a href="/wiki/Manycore_processor" title="Manycore processor">Manycore processor</a></li>
<li><a href="/wiki/Tile_processor" title="Tile processor">Tile processor</a></li>
<li><a href="/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li>
<li><a class="mw-redirect" href="/wiki/Multiprocessor_system-on-chip" title="Multiprocessor system-on-chip">Multiprocessor system-on-chip</a> (MPSoC)</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row">Components</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Execution_unit" title="Execution unit">Execution unit</a> (EU)</li>
<li><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a class="new" href="/w/index.php?title=Fixed-point_unit&amp;action=edit&amp;redlink=1" title="Fixed-point unit (page does not exist)">Fixed-point unit</a> (FXU)</li>
<li><a class="new" href="/w/index.php?title=Vector_unit&amp;action=edit&amp;redlink=1" title="Vector unit (page does not exist)">Vector unit</a> (VU)</li>
<li><a href="/wiki/Load%E2%80%93store_unit_(computing)" title="Load–store unit (computing)">Load–store unit (computing)</a></li>
<li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></li>
<li><a class="new" href="/w/index.php?title=Instruction_Decoder&amp;action=edit&amp;redlink=1" title="Instruction Decoder (page does not exist)">Instruction Decoder</a></li>
<li><a class="new" href="/w/index.php?title=Instruction_Scheduler&amp;action=edit&amp;redlink=1" title="Instruction Scheduler (page does not exist)">Instruction Scheduler</a></li>
<li><a class="new" href="/w/index.php?title=Instruction_Fetch_Unit&amp;action=edit&amp;redlink=1" title="Instruction Fetch Unit (page does not exist)">Instruction Fetch Unit</a></li>
<li><a class="new" href="/w/index.php?title=Instruction_Dispatch_Unit&amp;action=edit&amp;redlink=1" title="Instruction Dispatch Unit (page does not exist)">Instruction Dispatch Unit</a></li>
<li><a class="new" href="/w/index.php?title=Instruction_Sequencing_Unit&amp;action=edit&amp;redlink=1" title="Instruction Sequencing Unit (page does not exist)">Instruction Sequencing Unit</a></li>
<li>Unified <a href="/wiki/Reservation_station" title="Reservation station">Reservation Station</a></li>
<li><a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li>
<li><a href="/wiki/Uncore" title="Uncore">Uncore</a></li>
<li><a href="/wiki/Front-side_bus" title="Front-side bus">Front-side bus</a></li>
<li><a href="/wiki/Back-side_bus" title="Back-side bus">Back-side bus</a></li>
<li><a href="/wiki/Northbridge_(computing)" title="Northbridge (computing)">Northbridge (computing)</a></li>
<li><a href="/wiki/Southbridge_(computing)" title="Southbridge (computing)">Southbridge (computing)</a></li>
<li><a href="/wiki/Adder_(electronics)" title="Adder (electronics)">Adder (electronics)</a></li>
<li><a href="/wiki/Binary_multiplier" title="Binary multiplier">Binary multiplier</a></li>
<li><a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a class="mw-redirect" href="/wiki/Demultiplexer" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="/wiki/Processor_register" title="Processor register">Registers</a></li>
<li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)</li>
<li><a href="/wiki/Input%E2%80%93output_memory_management_unit" title="Input–output memory management unit">Input–output memory management unit</a> (IOMMU)</li>
<li>Integrated <a href="/wiki/Memory_controller" title="Memory controller">Memory controller</a> (IMC)</li>
<li><a href="/wiki/Power_Management_Unit" title="Power Management Unit">Power Management Unit</a> (PMU)</li>
<li><a href="/wiki/CPU_cache" title="CPU cache">Cache</a></li>
<li><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li>
<li><a href="/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="/wiki/Program_counter" title="Program counter">Program counter</a></li>
<li><a href="/wiki/Hardware_register" title="Hardware register">Hardware register</a></li>
<li><a href="/wiki/Microcode" title="Microcode">Microcode</a> <a href="/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="/wiki/Control_unit" title="Control unit">Control unit</a></li>
<li><a href="/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a></li>
<li><a class="mw-redirect" href="/wiki/Digital_circuit" title="Digital circuit">Digital circuit</a></li>
<li><a class="mw-redirect" href="/wiki/Analog_circuit" title="Analog circuit">Analog circuit</a></li>
<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal integrated circuit</a></li>
<li><a href="/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management integrated circuit</a></li>
<li><a href="/wiki/Quantum_circuit" title="Quantum circuit">Quantum circuit</a></li>
<li><a href="/wiki/Logic_gate" title="Logic gate">Logic gate</a></li>
<li><a href="/wiki/Quantum_gate" title="Quantum gate">Quantum gate</a></li>
<li><a href="/wiki/Gate_array" title="Gate array">Gate array</a></li>
<li><a href="/wiki/Bus_(computing)" title="Bus (computing)">Bus (computing)</a></li>
<li><a href="/wiki/Semiconductor_device" title="Semiconductor device">Semiconductor device</a></li>
<li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Power_management" title="Power management">Power<br/>
management</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a></li>
<li><a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th class="navbox-group" scope="row">Hardware<br/>
<a href="/wiki/Computer_security" title="Computer security">security</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/NX_bit" title="NX bit">Non-executable memory (NX bit)</a></li>
<li><a href="/wiki/Intel_MPX" title="Intel MPX">Bounds checking (Intel MPX)</a></li>
<li><a class="mw-redirect" href="/wiki/Intel_Secure_Key" title="Intel Secure Key">Intel Secure Key</a></li>
<li><a href="/wiki/Hardware_restriction" title="Hardware restriction">Hardware restriction</a> (<a href="/wiki/Firmware" title="Firmware">firmware</a>)</li>
<li><a href="/wiki/Software_Guard_Extensions" title="Software Guard Extensions">Software Guard Extensions (Intel SGX)</a></li>
<li><a href="/wiki/Trusted_Execution_Technology" title="Trusted Execution Technology">Trusted Execution Technology</a></li>
<li><a class="new" href="/w/index.php?title=OmniShield&amp;action=edit&amp;redlink=1" title="OmniShield (page does not exist)">OmniShield</a></li>
<li><a href="/wiki/Trusted_Platform_Module" title="Trusted Platform Module">Trusted Platform Module</a> (TPM)</li>
<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="/wiki/Hengzhi_chip" title="Hengzhi chip">Hengzhi chip</a></li>
</ul>
</div>
</td>
</tr>
</table>
</div>
<div aria-label="Navbox" class="navbox" role="navigation" style="padding:3px">
<table class="nowraplinks hlist navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th class="navbox-group" scope="row"><a href="/wiki/Help:Authority_control" title="Help:Authority control">Authority control</a></th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><span style="white-space:nowrap;"><a href="/wiki/Library_of_Congress_Control_Number" title="Library of Congress Control Number">LCCN</a>: <span class="uid"><a class="external text" href="http://id.loc.gov/authorities/subjects/sh90005948" rel="nofollow">sh90005948</a></span></span></li>
<li><span style="white-space:nowrap;"><a href="/wiki/Integrated_Authority_File" title="Integrated Authority File">GND</a>: <span class="uid"><a class="external text" href="http://d-nb.info/gnd/4191875-7" rel="nofollow">4191875-7</a></span></span></li>
<li><span style="white-space:nowrap;"><a href="/wiki/Biblioth%C3%A8que_nationale_de_France" title="Bibliothèque nationale de France">BNF</a>: <span class="uid"><a class="external text" href="http://catalogue.bnf.fr/ark:/12148/cb12473275r" rel="nofollow">cb12473275r</a> <a class="external text" href="http://data.bnf.fr/ark:/12148/cb12473275r" rel="nofollow">(data)</a></span></span></li>
</ul>
</div>
</td>
</tr>
</table>
</div>
<!-- 
NewPP limit report
Parsed by mw1187
Cached time: 20170125030843
Cache expiry: 2592000
Dynamic content: false
CPU time usage: 0.384 seconds
Real time usage: 0.466 seconds
Preprocessor visited node count: 1869/1000000
Preprocessor generated node count: 0/1500000
Post‐expand include size: 82674/2097152 bytes
Template argument size: 1597/2097152 bytes
Highest expansion depth: 12/40
Expensive parser function count: 8/500
Lua time usage: 0.123/10.000 seconds
Lua memory usage: 3.99 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  307.194      1 -total
 34.75%  106.759      1 Template:Reflist
 10.81%   33.207      2 Template:Cite_book
 10.32%   31.704      2 Template:Citation_needed
 10.19%   31.313      3 Template:Ambox
  9.38%   28.823      2 Template:Fix
  9.02%   27.696      1 Template:Technical
  7.66%   23.540      1 Template:Use_dmy_dates
  7.48%   22.983      4 Template:Cite_web
  7.21%   22.146      1 Template:Authority_control
-->
<!-- Saved in parser cache with key enwiki:pcache:idhash:26201-0!*!0!!en!4!* and timestamp 20170125030843 and revision id 760569840
 -->
<noscript><img alt="" height="1" src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" style="border: none; position: absolute;" title="" width="1"/></noscript></div> <div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Reduced_instruction_set_computing&amp;oldid=760569840">https://en.wikipedia.org/w/index.php?title=Reduced_instruction_set_computing&amp;oldid=760569840</a>"					</div>
<div class="catlinks" data-mw="interface" id="catlinks"><div class="mw-normal-catlinks" id="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Classes_of_computers" title="Category:Classes of computers">Classes of computers</a></li><li><a href="/wiki/Category:Instruction_set_architectures" title="Category:Instruction set architectures">Instruction set architectures</a></li></ul></div><div class="mw-hidden-catlinks mw-hidden-cats-hidden" id="mw-hidden-catlinks">Hidden categories: <ul><li><a href="/wiki/Category:Pages_using_ISBN_magic_links" title="Category:Pages using ISBN magic links">Pages using ISBN magic links</a></li><li><a href="/wiki/Category:Use_dmy_dates_from_August_2016" title="Category:Use dmy dates from August 2016">Use dmy dates from August 2016</a></li><li><a href="/wiki/Category:Wikipedia_articles_that_are_too_technical_from_October_2016" title="Category:Wikipedia articles that are too technical from October 2016">Wikipedia articles that are too technical from October 2016</a></li><li><a href="/wiki/Category:All_articles_that_are_too_technical" title="Category:All articles that are too technical">All articles that are too technical</a></li><li><a href="/wiki/Category:Articles_needing_expert_attention_from_October_2016" title="Category:Articles needing expert attention from October 2016">Articles needing expert attention from October 2016</a></li><li><a href="/wiki/Category:All_articles_needing_expert_attention" title="Category:All articles needing expert attention">All articles needing expert attention</a></li><li><a href="/wiki/Category:Articles_with_attributed_pull_quotes" title="Category:Articles with attributed pull quotes">Articles with attributed pull quotes</a></li><li><a href="/wiki/Category:Articles_needing_additional_references_from_March_2012" title="Category:Articles needing additional references from March 2012">Articles needing additional references from March 2012</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_May_2013" title="Category:Articles with unsourced statements from May 2013">Articles with unsourced statements from May 2013</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_June_2011" title="Category:Articles with unsourced statements from June 2011">Articles with unsourced statements from June 2011</a></li><li><a href="/wiki/Category:Articles_lacking_in-text_citations_from_May_2010" title="Category:Articles lacking in-text citations from May 2010">Articles lacking in-text citations from May 2010</a></li><li><a href="/wiki/Category:All_articles_lacking_in-text_citations" title="Category:All articles lacking in-text citations">All articles lacking in-text citations</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_LCCN_identifiers" title="Category:Wikipedia articles with LCCN identifiers">Wikipedia articles with LCCN identifiers</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_GND_identifiers" title="Category:Wikipedia articles with GND identifiers">Wikipedia articles with GND identifiers</a></li><li><a href="/wiki/Category:Wikipedia_articles_with_BNF_identifiers" title="Category:Wikipedia articles with BNF identifiers">Wikipedia articles with BNF identifiers</a></li></ul></div></div> <div class="visualClear"></div>
</div>
</div>
<div id="mw-navigation">
<h2>Navigation menu</h2>
<div id="mw-head">
<div aria-labelledby="p-personal-label" class="" id="p-personal" role="navigation">
<h3 id="p-personal-label">Personal tools</h3>
<ul>
<li id="pt-anonuserpage">Not logged in</li><li id="pt-anontalk"><a accesskey="n" href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]">Talk</a></li><li id="pt-anoncontribs"><a accesskey="y" href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Reduced+instruction+set+computing" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a accesskey="o" href="/w/index.php?title=Special:UserLogin&amp;returnto=Reduced+instruction+set+computing" title="You're encouraged to log in; however, it's not mandatory. [o]">Log in</a></li> </ul>
</div>
<div id="left-navigation">
<div aria-labelledby="p-namespaces-label" class="vectorTabs" id="p-namespaces" role="navigation">
<h3 id="p-namespaces-label">Namespaces</h3>
<ul>
<li class="selected" id="ca-nstab-main"><span><a accesskey="c" href="/wiki/Reduced_instruction_set_computing" title="View the content page [c]">Article</a></span></li>
<li id="ca-talk"><span><a accesskey="t" href="/wiki/Talk:Reduced_instruction_set_computing" rel="discussion" title="Discussion about the content page [t]">Talk</a></span></li>
</ul>
</div>
<div aria-labelledby="p-variants-label" class="vectorMenu emptyPortlet" id="p-variants" role="navigation">
<h3 id="p-variants-label">
<span>Variants</span><a href="#"></a>
</h3>
<div class="menu">
<ul>
</ul>
</div>
</div>
</div>
<div id="right-navigation">
<div aria-labelledby="p-views-label" class="vectorTabs" id="p-views" role="navigation">
<h3 id="p-views-label">Views</h3>
<ul>
<li class="selected" id="ca-view"><span><a href="/wiki/Reduced_instruction_set_computing">Read</a></span></li>
<li id="ca-edit"><span><a accesskey="e" href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=edit" title="Edit this page [e]">Edit</a></span></li>
<li class="collapsible" id="ca-history"><span><a accesskey="h" href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=history" title="Past revisions of this page [h]">View history</a></span></li>
</ul>
</div>
<div aria-labelledby="p-cactions-label" class="vectorMenu emptyPortlet" id="p-cactions" role="navigation">
<h3 id="p-cactions-label"><span>More</span><a href="#"></a></h3>
<div class="menu">
<ul>
</ul>
</div>
</div>
<div id="p-search" role="search">
<h3>
<label for="searchInput">Search</label>
</h3>
<form action="/w/index.php" id="searchform">
<div id="simpleSearch">
<input accesskey="f" id="searchInput" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" type="search"/><input name="title" type="hidden" value="Special:Search"/><input class="searchButton mw-fallbackSearchButton" id="mw-searchButton" name="fulltext" title="Search Wikipedia for this text" type="submit" value="Search"/><input class="searchButton" id="searchButton" name="go" title="Go to a page with this exact name if it exists" type="submit" value="Go"/> </div>
</form>
</div>
</div>
</div>
<div id="mw-panel">
<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="/wiki/Main_Page" title="Visit the main page"></a></div>
<div aria-labelledby="p-navigation-label" class="portal" id="p-navigation" role="navigation">
<h3 id="p-navigation-label">Navigation</h3>
<div class="body">
<ul>
<li id="n-mainpage-description"><a accesskey="z" href="/wiki/Main_Page" title="Visit the main page [z]">Main page</a></li><li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a accesskey="x" href="/wiki/Special:Random" title="Load a random article [x]">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li> </ul>
</div>
</div>
<div aria-labelledby="p-interaction-label" class="portal" id="p-interaction" role="navigation">
<h3 id="p-interaction-label">Interaction</h3>
<div class="body">
<ul>
<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a accesskey="r" href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li> </ul>
</div>
</div>
<div aria-labelledby="p-tb-label" class="portal" id="p-tb" role="navigation">
<h3 id="p-tb-label">Tools</h3>
<div class="body">
<ul>
<li id="t-whatlinkshere"><a accesskey="j" href="/wiki/Special:WhatLinksHere/Reduced_instruction_set_computing" title="List of all English Wikipedia pages containing links to this page [j]">What links here</a></li><li id="t-recentchangeslinked"><a accesskey="k" href="/wiki/Special:RecentChangesLinked/Reduced_instruction_set_computing" rel="nofollow" title="Recent changes in pages linked from this page [k]">Related changes</a></li><li id="t-upload"><a accesskey="u" href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]">Upload file</a></li><li id="t-specialpages"><a accesskey="q" href="/wiki/Special:SpecialPages" title="A list of all special pages [q]">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;oldid=760569840" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=Reduced_instruction_set_computing&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a accesskey="g" href="https://www.wikidata.org/wiki/Q189376" title="Link to connected data repository item [g]">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Reduced_instruction_set_computing&amp;id=760569840" title="Information on how to cite this page">Cite this page</a></li> </ul>
</div>
</div>
<div aria-labelledby="p-coll-print_export-label" class="portal" id="p-coll-print_export" role="navigation">
<h3 id="p-coll-print_export-label">Print/export</h3>
<div class="body">
<ul>
<li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Reduced+instruction+set+computing">Create a book</a></li><li id="coll-download-as-rdf2latex"><a href="/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=Reduced+instruction+set+computing&amp;returnto=Reduced+instruction+set+computing&amp;oldid=760569840&amp;writer=rdf2latex">Download as PDF</a></li><li id="t-print"><a accesskey="p" href="/w/index.php?title=Reduced_instruction_set_computing&amp;printable=yes" title="Printable version of this page [p]">Printable version</a></li> </ul>
</div>
</div>
<div aria-labelledby="p-lang-label" class="portal" id="p-lang" role="navigation">
<h3 id="p-lang-label">Languages</h3>
<div class="body">
<ul>
<li class="interlanguage-link interwiki-ar"><a class="interlanguage-link-target" href="https://ar.wikipedia.org/wiki/%D9%85%D8%AC%D9%85%D9%88%D8%B9%D8%A9_%D8%AA%D8%B9%D9%84%D9%8A%D9%85%D8%A7%D8%AA_%D8%A8%D9%86%D9%8A%D8%A9_%D8%A7%D9%84%D8%AD%D8%A7%D8%B3%D8%A8" hreflang="ar" lang="ar" title="مجموعة تعليمات بنية الحاسب – Arabic">العربية</a></li><li class="interlanguage-link interwiki-bg"><a class="interlanguage-link-target" href="https://bg.wikipedia.org/wiki/%D0%A0%D0%98%D0%A1%D0%9A_%D0%B0%D1%80%D1%85%D0%B8%D1%82%D0%B5%D0%BA%D1%82%D1%83%D1%80%D0%B0" hreflang="bg" lang="bg" title="РИСК архитектура – Bulgarian">Български</a></li><li class="interlanguage-link interwiki-bs"><a class="interlanguage-link-target" href="https://bs.wikipedia.org/wiki/RISC" hreflang="bs" lang="bs" title="RISC – Bosnian">Bosanski</a></li><li class="interlanguage-link interwiki-ca"><a class="interlanguage-link-target" href="https://ca.wikipedia.org/wiki/RISC" hreflang="ca" lang="ca" title="RISC – Catalan">Català</a></li><li class="interlanguage-link interwiki-cs"><a class="interlanguage-link-target" href="https://cs.wikipedia.org/wiki/RISC" hreflang="cs" lang="cs" title="RISC – Czech">Čeština</a></li><li class="interlanguage-link interwiki-da"><a class="interlanguage-link-target" href="https://da.wikipedia.org/wiki/RISC" hreflang="da" lang="da" title="RISC – Danish">Dansk</a></li><li class="interlanguage-link interwiki-de"><a class="interlanguage-link-target" href="https://de.wikipedia.org/wiki/Reduced_Instruction_Set_Computer" hreflang="de" lang="de" title="Reduced Instruction Set Computer – German">Deutsch</a></li><li class="interlanguage-link interwiki-et"><a class="interlanguage-link-target" href="https://et.wikipedia.org/wiki/RISC" hreflang="et" lang="et" title="RISC – Estonian">Eesti</a></li><li class="interlanguage-link interwiki-el"><a class="interlanguage-link-target" href="https://el.wikipedia.org/wiki/Reduced_instruction_set_computer" hreflang="el" lang="el" title="Reduced instruction set computer – Greek">Ελληνικά</a></li><li class="interlanguage-link interwiki-es"><a class="interlanguage-link-target" href="https://es.wikipedia.org/wiki/Reduced_instruction_set_computing" hreflang="es" lang="es" title="Reduced instruction set computing – Spanish">Español</a></li><li class="interlanguage-link interwiki-eu"><a class="interlanguage-link-target" href="https://eu.wikipedia.org/wiki/RISC" hreflang="eu" lang="eu" title="RISC – Basque">Euskara</a></li><li class="interlanguage-link interwiki-fa"><a class="interlanguage-link-target" href="https://fa.wikipedia.org/wiki/%DA%A9%D8%A7%D9%85%D9%BE%DB%8C%D9%88%D8%AA%D8%B1_%DA%A9%D9%85_%D8%AF%D8%B3%D8%AA%D9%88%D8%B1" hreflang="fa" lang="fa" title="کامپیوتر کم دستور – Persian">فارسی</a></li><li class="interlanguage-link interwiki-fr"><a class="interlanguage-link-target" href="https://fr.wikipedia.org/wiki/Reduced_instruction_set_computing" hreflang="fr" lang="fr" title="Reduced instruction set computing – French">Français</a></li><li class="interlanguage-link interwiki-ga"><a class="interlanguage-link-target" href="https://ga.wikipedia.org/wiki/R%C3%ADomhaire_tacar_laghdaithe_treoracha" hreflang="ga" lang="ga" title="Ríomhaire tacar laghdaithe treoracha – Irish">Gaeilge</a></li><li class="interlanguage-link interwiki-ko"><a class="interlanguage-link-target" href="https://ko.wikipedia.org/wiki/RISC" hreflang="ko" lang="ko" title="RISC – Korean">한국어</a></li><li class="interlanguage-link interwiki-hr"><a class="interlanguage-link-target" href="https://hr.wikipedia.org/wiki/RISC" hreflang="hr" lang="hr" title="RISC – Croatian">Hrvatski</a></li><li class="interlanguage-link interwiki-id"><a class="interlanguage-link-target" href="https://id.wikipedia.org/wiki/RISC" hreflang="id" lang="id" title="RISC – Indonesian">Bahasa Indonesia</a></li><li class="interlanguage-link interwiki-it"><a class="interlanguage-link-target" href="https://it.wikipedia.org/wiki/Reduced_instruction_set_computer" hreflang="it" lang="it" title="Reduced instruction set computer – Italian">Italiano</a></li><li class="interlanguage-link interwiki-he"><a class="interlanguage-link-target" href="https://he.wikipedia.org/wiki/RISC" hreflang="he" lang="he" title="RISC – Hebrew">עברית</a></li><li class="interlanguage-link interwiki-lv"><a class="interlanguage-link-target" href="https://lv.wikipedia.org/wiki/RISC" hreflang="lv" lang="lv" title="RISC – Latvian">Latviešu</a></li><li class="interlanguage-link interwiki-lt"><a class="interlanguage-link-target" href="https://lt.wikipedia.org/wiki/RISC" hreflang="lt" lang="lt" title="RISC – Lithuanian">Lietuvių</a></li><li class="interlanguage-link interwiki-lmo"><a class="interlanguage-link-target" href="https://lmo.wikipedia.org/wiki/RISC" hreflang="lmo" lang="lmo" title="RISC – Lombard">Lumbaart</a></li><li class="interlanguage-link interwiki-hu"><a class="interlanguage-link-target" href="https://hu.wikipedia.org/wiki/Reduced_Instruction_Set_Computing" hreflang="hu" lang="hu" title="Reduced Instruction Set Computing – Hungarian">Magyar</a></li><li class="interlanguage-link interwiki-nl"><a class="interlanguage-link-target" href="https://nl.wikipedia.org/wiki/Reduced_instruction_set_computer" hreflang="nl" lang="nl" title="Reduced instruction set computer – Dutch">Nederlands</a></li><li class="interlanguage-link interwiki-ja"><a class="interlanguage-link-target" href="https://ja.wikipedia.org/wiki/RISC" hreflang="ja" lang="ja" title="RISC – Japanese">日本語</a></li><li class="interlanguage-link interwiki-no"><a class="interlanguage-link-target" href="https://no.wikipedia.org/wiki/Reduced_instruction_set_computer" hreflang="no" lang="no" title="Reduced instruction set computer – Norwegian">Norsk bokmål</a></li><li class="interlanguage-link interwiki-nn"><a class="interlanguage-link-target" href="https://nn.wikipedia.org/wiki/RISC" hreflang="nn" lang="nn" title="RISC – Norwegian Nynorsk">Norsk nynorsk</a></li><li class="interlanguage-link interwiki-pl"><a class="interlanguage-link-target" href="https://pl.wikipedia.org/wiki/RISC" hreflang="pl" lang="pl" title="RISC – Polish">Polski</a></li><li class="interlanguage-link interwiki-pt"><a class="interlanguage-link-target" href="https://pt.wikipedia.org/wiki/RISC" hreflang="pt" lang="pt" title="RISC – Portuguese">Português</a></li><li class="interlanguage-link interwiki-ru"><a class="interlanguage-link-target" href="https://ru.wikipedia.org/wiki/RISC" hreflang="ru" lang="ru" title="RISC – Russian">Русский</a></li><li class="interlanguage-link interwiki-simple"><a class="interlanguage-link-target" href="https://simple.wikipedia.org/wiki/Reduced_instruction_set_computer" hreflang="simple" lang="simple" title="Reduced instruction set computer – Simple English">Simple English</a></li><li class="interlanguage-link interwiki-sk"><a class="interlanguage-link-target" href="https://sk.wikipedia.org/wiki/Reduced_instruction_set_computer" hreflang="sk" lang="sk" title="Reduced instruction set computer – Slovak">Slovenčina</a></li><li class="interlanguage-link interwiki-sl"><a class="interlanguage-link-target" href="https://sl.wikipedia.org/wiki/RISC" hreflang="sl" lang="sl" title="RISC – Slovenian">Slovenščina</a></li><li class="interlanguage-link interwiki-sr"><a class="interlanguage-link-target" href="https://sr.wikipedia.org/wiki/%D0%A0%D0%B0%D1%87%D1%83%D0%BD%D0%B0%D1%80_%D1%81%D0%B0_%D1%81%D0%BC%D0%B0%D1%9A%D0%B5%D0%BD%D0%B8%D0%BC_%D1%81%D0%BA%D1%83%D0%BF%D0%BE%D0%BC_%D0%B8%D0%BD%D1%81%D1%82%D1%80%D1%83%D0%BA%D1%86%D0%B8%D1%98%D0%B0" hreflang="sr" lang="sr" title="Рачунар са смањеним скупом инструкција – Serbian">Српски / srpski</a></li><li class="interlanguage-link interwiki-sh"><a class="interlanguage-link-target" href="https://sh.wikipedia.org/wiki/Reduced_instruction_set_computer" hreflang="sh" lang="sh" title="Reduced instruction set computer – Serbo-Croatian">Srpskohrvatski / српскохрватски</a></li><li class="interlanguage-link interwiki-fi"><a class="interlanguage-link-target" href="https://fi.wikipedia.org/wiki/RISC" hreflang="fi" lang="fi" title="RISC – Finnish">Suomi</a></li><li class="interlanguage-link interwiki-sv"><a class="interlanguage-link-target" href="https://sv.wikipedia.org/wiki/RISC" hreflang="sv" lang="sv" title="RISC – Swedish">Svenska</a></li><li class="interlanguage-link interwiki-th"><a class="interlanguage-link-target" href="https://th.wikipedia.org/wiki/RISC" hreflang="th" lang="th" title="RISC – Thai">ไทย</a></li><li class="interlanguage-link interwiki-tr"><a class="interlanguage-link-target" href="https://tr.wikipedia.org/wiki/RISC" hreflang="tr" lang="tr" title="RISC – Turkish">Türkçe</a></li><li class="interlanguage-link interwiki-uk"><a class="interlanguage-link-target" href="https://uk.wikipedia.org/wiki/Reduced_Instruction_Set_Computing" hreflang="uk" lang="uk" title="Reduced Instruction Set Computing – Ukrainian">Українська</a></li><li class="interlanguage-link interwiki-vi"><a class="interlanguage-link-target" href="https://vi.wikipedia.org/wiki/RISC" hreflang="vi" lang="vi" title="RISC – Vietnamese">Tiếng Việt</a></li><li class="interlanguage-link interwiki-zh"><a class="interlanguage-link-target" href="https://zh.wikipedia.org/wiki/%E7%B2%BE%E7%AE%80%E6%8C%87%E4%BB%A4%E9%9B%86" hreflang="zh" lang="zh" title="精简指令集 – Chinese">中文</a></li> </ul>
<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a class="wbc-editpage" href="https://www.wikidata.org/wiki/Q189376#sitelinks-wikipedia" title="Edit interlanguage links">Edit links</a></span></div> </div>
</div>
</div>
</div>
<div id="footer" role="contentinfo">
<ul id="footer-info">
<li id="footer-info-lastmod"> This page was last modified on 17 January 2017, at 20:22.</li>
<li id="footer-info-copyright">Text is available under the <a href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License" rel="license">Creative Commons Attribution-ShareAlike License</a><a href="//creativecommons.org/licenses/by-sa/3.0/" rel="license" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
</ul>
<ul id="footer-places">
<li id="footer-places-privacy"><a class="extiw" href="https://wikimediafoundation.org/wiki/Privacy_policy" title="wmf:Privacy policy">Privacy policy</a></li>
<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
<li id="footer-places-cookiestatement"><a href="https://wikimediafoundation.org/wiki/Cookie_statement">Cookie statement</a></li>
<li id="footer-places-mobileview"><a class="noprint stopMobileRedirectToggle" href="//en.m.wikipedia.org/w/index.php?title=Reduced_instruction_set_computing&amp;mobileaction=toggle_view_mobile">Mobile view</a></li>
</ul>
<ul class="noprint" id="footer-icons">
<li id="footer-copyrightico">
<a href="https://wikimediafoundation.org/"><img alt="Wikimedia Foundation" height="31" src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88"/></a> </li>
<li id="footer-poweredbyico">
<a href="//www.mediawiki.org/"><img alt="Powered by MediaWiki" height="31" src="/static/images/poweredby_mediawiki_88x31.png" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88"/></a> </li>
</ul>
<div style="clear:both"></div>
</div>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.384","walltime":"0.466","ppvisitednodes":{"value":1869,"limit":1000000},"ppgeneratednodes":{"value":0,"limit":1500000},"postexpandincludesize":{"value":82674,"limit":2097152},"templateargumentsize":{"value":1597,"limit":2097152},"expansiondepth":{"value":12,"limit":40},"expensivefunctioncount":{"value":8,"limit":500},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00%  307.194      1 -total"," 34.75%  106.759      1 Template:Reflist"," 10.81%   33.207      2 Template:Cite_book"," 10.32%   31.704      2 Template:Citation_needed"," 10.19%   31.313      3 Template:Ambox","  9.38%   28.823      2 Template:Fix","  9.02%   27.696      1 Template:Technical","  7.66%   23.540      1 Template:Use_dmy_dates","  7.48%   22.983      4 Template:Cite_web","  7.21%   22.146      1 Template:Authority_control"]},"scribunto":{"limitreport-timeusage":{"value":"0.123","limit":"10.000"},"limitreport-memusage":{"value":4184991,"limit":52428800}},"cachereport":{"origin":"mw1187","timestamp":"20170125030843","ttl":2592000,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":567,"wgHostname":"mw1187"});});</script>
</body>
</html>
