{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764119230590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764119230590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 22:07:10 2025 " "Processing started: Tue Nov 25 22:07:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764119230590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119230590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119230590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764119231360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764119231360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Display_duzias display_duzias main.v(14) " "Verilog HDL Declaration information at main.v(14): object \"Display_duzias\" differs only in case from object \"display_duzias\" in the same scope" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764119243649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cont1 CONT1 MEF_contador_duzias.v(6) " "Verilog HDL Declaration information at MEF_contador_duzias.v(6): object \"cont1\" differs only in case from object \"CONT1\" in the same scope" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764119243655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cont12 CONT12 MEF_contador_duzias.v(3) " "Verilog HDL Declaration information at MEF_contador_duzias.v(3): object \"cont12\" differs only in case from object \"CONT12\" in the same scope" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764119243655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_contador_duzias.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_contador_duzias.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_contador_duzias " "Found entity 1: MEF_contador_duzias" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243656 ""} { "Info" "ISGN_ENTITY_NAME" "2 saida_contador_duzias " "Found entity 2: saida_contador_duzias" {  } { { "MEF_contador_duzias.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_vedacao.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_vedacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_vedacao " "Found entity 1: MEF_vedacao" {  } { { "MEF_vedacao.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_vedacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243660 ""} { "Info" "ISGN_ENTITY_NAME" "2 saida_vedacao " "Found entity 2: saida_vedacao" {  } { { "MEF_vedacao.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_vedacao.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 3 3 " "Found 3 design units, including 3 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste1 " "Found entity 1: teste1" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243665 ""} { "Info" "ISGN_ENTITY_NAME" "2 teste2 " "Found entity 2: teste2" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243665 ""} { "Info" "ISGN_ENTITY_NAME" "3 teste " "Found entity 3: teste" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_igual5.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_igual5.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_igual5 " "Found entity 1: eh_igual5" {  } { { "eh_igual5.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/eh_igual5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_igual12.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_igual12.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_igual12 " "Found entity 1: eh_igual12" {  } { { "eh_igual12.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/eh_igual12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_dabble.v 2 2 " "Found 2 design units, including 2 entities, in source file double_dabble.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_maior5 " "Found entity 1: eh_maior5" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243682 ""} { "Info" "ISGN_ENTITY_NAME" "2 double_dabble " "Found entity 2: double_dabble" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764119243686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764119243686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764119243686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764119243686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_decimal " "Found entity 1: decoder_decimal" {  } { { "decoder_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/decoder_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decimal " "Found entity 1: display_decimal" {  } { { "display_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/display_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 3 3 " "Found 3 design units, including 3 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243696 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxdisp " "Found entity 2: muxdisp" {  } { { "mux2x1.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/mux2x1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243696 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_8 " "Found entity 3: mux_8" {  } { { "mux2x1.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/mux2x1.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4bit.v 2 2 " "Found 2 design units, including 2 entities, in source file sum4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4bit " "Found entity 1: sum4bit" {  } { { "sum4bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243700 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "sum4bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum4bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.v 2 2 " "Found 2 design units, including 2 entities, in source file divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividir " "Found entity 1: dividir" {  } { { "divisor_frequencia.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243706 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisor_frequencia " "Found entity 2: divisor_frequencia" {  } { { "divisor_frequencia.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/divisor_frequencia.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub8bit.v 2 2 " "Found 2 design units, including 2 entities, in source file sub8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub8bit " "Found entity 1: sub8bit" {  } { { "sub8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sub8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243714 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub " "Found entity 2: sub" {  } { { "sub8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sub8bit.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s sum8bit.v(5) " "Verilog HDL Declaration information at sum8bit.v(5): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "sum8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum8bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764119243718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sum8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum8bit " "Found entity 1: sum8bit" {  } { { "sum8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 3 3 " "Found 3 design units, including 3 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243723 ""} { "Info" "ISGN_ENTITY_NAME" "2 contador_disp " "Found entity 2: contador_disp" {  } { { "contador.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/contador.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243723 ""} { "Info" "ISGN_ENTITY_NAME" "3 contador2 " "Found entity 3: contador2" {  } { { "contador.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/contador.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_8bit " "Found entity 1: comparador_8bit" {  } { { "comparador_8bit.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/comparador_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_maior15.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_maior15.v" { { "Info" "ISGN_ENTITY_NAME" "1 ehmaior_15 " "Found entity 1: ehmaior_15" {  } { { "eh_maior15.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/eh_maior15.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "level_to_pulse.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/level_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp DISP MEF_dispenser.v(6) " "Verilog HDL Declaration information at MEF_dispenser.v(6): object \"disp\" differs only in case from object \"DISP\" in the same scope" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764119243739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_dispenser.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_dispenser.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_dispenser " "Found entity 1: MEF_dispenser" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243740 ""} { "Info" "ISGN_ENTITY_NAME" "2 saidas_dispenser " "Found entity 2: saidas_dispenser" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_main.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_main " "Found entity 1: MEF_main" {  } { { "MEF_main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764119243745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119243745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_rolha main.v(86) " "Verilog HDL Implicit Net warning at main.v(86): created implicit net for \"add_rolha\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_count main.v(102) " "Verilog HDL Implicit Net warning at main.v(102): created implicit net for \"start_count\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset main.v(120) " "Verilog HDL Implicit Net warning at main.v(120): created implicit net for \"reset\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estoque main.v(134) " "Verilog HDL Implicit Net warning at main.v(134): created implicit net for \"estoque\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset teste.v(106) " "Verilog HDL Implicit Net warning at teste.v(106): created implicit net for \"reset\"" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "descarte teste.v(114) " "Verilog HDL Implicit Net warning at teste.v(114): created implicit net for \"descarte\"" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Descarte teste.v(124) " "Verilog HDL Implicit Net warning at teste.v(124): created implicit net for \"Descarte\"" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en mux2x1.v(58) " "Verilog HDL Implicit Net warning at mux2x1.v(58): created implicit net for \"en\"" {  } { { "mux2x1.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/mux2x1.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0 MEF_dispenser.v(81) " "Verilog HDL Implicit Net warning at MEF_dispenser.v(81): created implicit net for \"b0\"" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 MEF_dispenser.v(84) " "Verilog HDL Implicit Net warning at MEF_dispenser.v(84): created implicit net for \"b1\"" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243746 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(23) " "Verilog HDL Instantiation warning at main.v(23): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243746 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(48) " "Verilog HDL Instantiation warning at main.v(48): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243746 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(56) " "Verilog HDL Instantiation warning at main.v(56): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(73) " "Verilog HDL Instantiation warning at main.v(73): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(80) " "Verilog HDL Instantiation warning at main.v(80): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(89) " "Verilog HDL Instantiation warning at main.v(89): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 89 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(97) " "Verilog HDL Instantiation warning at main.v(97): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(109) " "Verilog HDL Instantiation warning at main.v(109): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 109 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(111) " "Verilog HDL Instantiation warning at main.v(111): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 111 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(112) " "Verilog HDL Instantiation warning at main.v(112): instance has no name" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 112 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(19) " "Verilog HDL Instantiation warning at double_dabble.v(19): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(21) " "Verilog HDL Instantiation warning at double_dabble.v(21): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(23) " "Verilog HDL Instantiation warning at double_dabble.v(23): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(24) " "Verilog HDL Instantiation warning at double_dabble.v(24): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(25) " "Verilog HDL Instantiation warning at double_dabble.v(25): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(26) " "Verilog HDL Instantiation warning at double_dabble.v(26): instance has no name" {  } { { "double_dabble.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_decimal.v(34) " "Verilog HDL Instantiation warning at display_decimal.v(34): instance has no name" {  } { { "display_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/display_decimal.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_decimal.v(35) " "Verilog HDL Instantiation warning at display_decimal.v(35): instance has no name" {  } { { "display_decimal.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/display_decimal.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(20) " "Verilog HDL Instantiation warning at teste.v(20): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(21) " "Verilog HDL Instantiation warning at teste.v(21): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(24) " "Verilog HDL Instantiation warning at teste.v(24): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(25) " "Verilog HDL Instantiation warning at teste.v(25): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(41) " "Verilog HDL Instantiation warning at teste.v(41): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(58) " "Verilog HDL Instantiation warning at teste.v(58): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(68) " "Verilog HDL Instantiation warning at teste.v(68): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(83) " "Verilog HDL Instantiation warning at teste.v(83): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(95) " "Verilog HDL Instantiation warning at teste.v(95): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 95 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(97) " "Verilog HDL Instantiation warning at teste.v(97): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(98) " "Verilog HDL Instantiation warning at teste.v(98): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 98 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(125) " "Verilog HDL Instantiation warning at teste.v(125): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 125 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(136) " "Verilog HDL Instantiation warning at teste.v(136): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 136 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(149) " "Verilog HDL Instantiation warning at teste.v(149): instance has no name" {  } { { "teste.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/teste.v" 149 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764119243750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764119243840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frequencia divisor_frequencia:comb_3 " "Elaborating entity \"divisor_frequencia\" for hierarchy \"divisor_frequencia:comb_3\"" {  } { { "main.v" "comb_3" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividir divisor_frequencia:comb_3\|dividir:div1 " "Elaborating entity \"dividir\" for hierarchy \"divisor_frequencia:comb_3\|dividir:div1\"" {  } { { "divisor_frequencia.v" "div1" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/divisor_frequencia.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop divisor_frequencia:comb_3\|dividir:div1\|d_flipflop:b0 " "Elaborating entity \"d_flipflop\" for hierarchy \"divisor_frequencia:comb_3\|dividir:div1\|d_flipflop:b0\"" {  } { { "divisor_frequencia.v" "b0" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/divisor_frequencia.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_main MEF_main:comb_4 " "Elaborating entity \"MEF_main\" for hierarchy \"MEF_main:comb_4\"" {  } { { "main.v" "comb_4" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_to_pulse level_to_pulse:comb_8 " "Elaborating entity \"level_to_pulse\" for hierarchy \"level_to_pulse:comb_8\"" {  } { { "main.v" "comb_8" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_vedacao MEF_vedacao:comb_10 " "Elaborating entity \"MEF_vedacao\" for hierarchy \"MEF_vedacao:comb_10\"" {  } { { "main.v" "comb_10" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119243970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eh_igual5 eh_igual5:comb_11 " "Elaborating entity \"eh_igual5\" for hierarchy \"eh_igual5:comb_11\"" {  } { { "main.v" "comb_11" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119244001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_dispenser MEF_dispenser:comb_12 " "Elaborating entity \"MEF_dispenser\" for hierarchy \"MEF_dispenser:comb_12\"" {  } { { "main.v" "comb_12" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119244023 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate MEF_dispenser.v(22) " "Verilog HDL Always Construct warning at MEF_dispenser.v(22): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764119244048 "|teste|MEF_dispenser:comb_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD2 MEF_dispenser.v(22) " "Inferred latch for \"nextstate.ADD2\" at MEF_dispenser.v(22)" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119244048 "|teste|MEF_dispenser:comb_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD1 MEF_dispenser.v(22) " "Inferred latch for \"nextstate.ADD1\" at MEF_dispenser.v(22)" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119244049 "|teste|MEF_dispenser:comb_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.DISP MEF_dispenser.v(22) " "Inferred latch for \"nextstate.DISP\" at MEF_dispenser.v(22)" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119244049 "|teste|MEF_dispenser:comb_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E0 MEF_dispenser.v(22) " "Inferred latch for \"nextstate.E0\" at MEF_dispenser.v(22)" {  } { { "MEF_dispenser.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/MEF_dispenser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119244049 "|teste|MEF_dispenser:comb_14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eh_igual12 eh_igual12:comb_13 " "Elaborating entity \"eh_igual12\" for hierarchy \"eh_igual12:comb_13\"" {  } { { "main.v" "comb_13" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119244050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_contador_duzias MEF_contador_duzias:comb_14 " "Elaborating entity \"MEF_contador_duzias\" for hierarchy \"MEF_contador_duzias:comb_14\"" {  } { { "main.v" "comb_14" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119244082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador2 contador2:comb_15 " "Elaborating entity \"contador2\" for hierarchy \"contador2:comb_15\"" {  } { { "main.v" "comb_15" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119244114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decimal display_decimal:display_estoque " "Elaborating entity \"display_decimal\" for hierarchy \"display_decimal:display_estoque\"" {  } { { "main.v" "display_estoque" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119244148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble display_decimal:display_estoque\|double_dabble:db001 " "Elaborating entity \"double_dabble\" for hierarchy \"display_decimal:display_estoque\|double_dabble:db001\"" {  } { { "display_decimal.v" "db001" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/display_decimal.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119244176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eh_maior5 display_decimal:display_estoque\|double_dabble:db001\|eh_maior5:comb_3 " "Elaborating entity \"eh_maior5\" for hierarchy \"display_decimal:display_estoque\|double_dabble:db001\|eh_maior5:comb_3\"" {  } { { "double_dabble.v" "comb_3" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119244203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4bit display_decimal:display_estoque\|double_dabble:db001\|sum4bit:comb_4 " "Elaborating entity \"sum4bit\" for hierarchy \"display_decimal:display_estoque\|double_dabble:db001\|sum4bit:comb_4\"" {  } { { "double_dabble.v" "comb_4" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119244205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum display_decimal:display_estoque\|double_dabble:db001\|sum4bit:comb_4\|sum:somador1 " "Elaborating entity \"sum\" for hierarchy \"display_decimal:display_estoque\|double_dabble:db001\|sum4bit:comb_4\|sum:somador1\"" {  } { { "sum4bit.v" "somador1" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/sum4bit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119244223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 display_decimal:display_estoque\|double_dabble:db001\|mux2x1:comb_5 " "Elaborating entity \"mux2x1\" for hierarchy \"display_decimal:display_estoque\|double_dabble:db001\|mux2x1:comb_5\"" {  } { { "double_dabble.v" "comb_5" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/double_dabble.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119244227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_decimal display_decimal:display_estoque\|decoder_decimal:comb_3 " "Elaborating entity \"decoder_decimal\" for hierarchy \"display_decimal:display_estoque\|decoder_decimal:comb_3\"" {  } { { "display_decimal.v" "comb_3" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/display_decimal.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119244330 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rolha_disponivel " "Net \"rolha_disponivel\" is missing source, defaulting to GND" {  } { { "main.v" "rolha_disponivel" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764119244635 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764119244635 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rolha_disponivel " "Net \"rolha_disponivel\" is missing source, defaulting to GND" {  } { { "main.v" "rolha_disponivel" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764119244636 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764119244636 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rolha_disponivel " "Net \"rolha_disponivel\" is missing source, defaulting to GND" {  } { { "main.v" "rolha_disponivel" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764119244636 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764119244636 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rolha_disponivel " "Net \"rolha_disponivel\" is missing source, defaulting to GND" {  } { { "main.v" "rolha_disponivel" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764119244639 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764119244639 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764119245646 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Ve GND " "Pin \"Ve\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Ve"} { "Warning" "WMLS_MLS_STUCK_PIN" "Descarte GND " "Pin \"Descarte\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Descarte"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[0\] GND " "Pin \"Displayr_disp\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[1\] GND " "Pin \"Displayr_disp\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[2\] GND " "Pin \"Displayr_disp\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[3\] GND " "Pin \"Displayr_disp\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[4\] GND " "Pin \"Displayr_disp\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[5\] GND " "Pin \"Displayr_disp\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[6\] VCC " "Pin \"Displayr_disp\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[7\] GND " "Pin \"Displayr_disp\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[8\] GND " "Pin \"Displayr_disp\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[9\] GND " "Pin \"Displayr_disp\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[10\] GND " "Pin \"Displayr_disp\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[11\] GND " "Pin \"Displayr_disp\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[12\] GND " "Pin \"Displayr_disp\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_disp\[13\] VCC " "Pin \"Displayr_disp\[13\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_disp[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[0\] GND " "Pin \"Displayr_estq\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[1\] GND " "Pin \"Displayr_estq\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[2\] GND " "Pin \"Displayr_estq\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[3\] GND " "Pin \"Displayr_estq\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[4\] GND " "Pin \"Displayr_estq\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[5\] GND " "Pin \"Displayr_estq\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[6\] VCC " "Pin \"Displayr_estq\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[7\] GND " "Pin \"Displayr_estq\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[8\] GND " "Pin \"Displayr_estq\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[9\] GND " "Pin \"Displayr_estq\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[10\] GND " "Pin \"Displayr_estq\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[11\] GND " "Pin \"Displayr_estq\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[12\] GND " "Pin \"Displayr_estq\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Displayr_estq\[13\] VCC " "Pin \"Displayr_estq\[13\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Displayr_estq[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[0\] GND " "Pin \"Display_duzias\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[1\] GND " "Pin \"Display_duzias\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[2\] GND " "Pin \"Display_duzias\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[3\] GND " "Pin \"Display_duzias\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[4\] GND " "Pin \"Display_duzias\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[5\] GND " "Pin \"Display_duzias\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[6\] VCC " "Pin \"Display_duzias\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[7\] GND " "Pin \"Display_duzias\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[8\] GND " "Pin \"Display_duzias\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[9\] GND " "Pin \"Display_duzias\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[10\] GND " "Pin \"Display_duzias\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[11\] GND " "Pin \"Display_duzias\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[12\] GND " "Pin \"Display_duzias\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_duzias\[13\] VCC " "Pin \"Display_duzias\[13\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764119245668 "|main|Display_duzias[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764119245668 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764119245772 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764119246171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/RepPBLCD3/PBL CD - PROBLEMA 3/output_files/pbl3.map.smsg " "Generated suppressed messages file D:/RepPBLCD3/PBL CD - PROBLEMA 3/output_files/pbl3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119246218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764119246441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764119246441 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch_descarte " "No output dependent on input pin \"switch_descarte\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764119246499 "|main|switch_descarte"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sensor_cq " "No output dependent on input pin \"sensor_cq\"" {  } { { "main.v" "" { Text "D:/RepPBLCD3/PBL CD - PROBLEMA 3/main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764119246499 "|main|sensor_cq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764119246499 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764119246500 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764119246500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764119246500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764119246500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764119246527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 22:07:26 2025 " "Processing ended: Tue Nov 25 22:07:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764119246527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764119246527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764119246527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764119246527 ""}
