ARM GAS  /tmp/ccXqLU5n.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_timebase_TIM.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_InitTick,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_InitTick
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_InitTick:
  24              	.LFB64:
  25              		.file 1 "Core/Src/stm32f1xx_hal_timebase_TIM.c"
   1:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /**
   2:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   ******************************************************************************
   3:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @file    stm32f1xx_hal_timebase_TIM.c 
   4:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @brief   HAL time base based on the hardware TIM.
   5:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   ******************************************************************************
   6:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * This notice applies to any and all portions of this file
   7:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * that are not between comment pairs USER CODE BEGIN and
   8:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * USER CODE END. Other portions of this file, whether 
   9:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * inserted by the user or by software development tools
  10:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * are owned by their respective copyright owners.
  11:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *
  12:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  13:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * All rights reserved.
  14:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *
  15:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * Redistribution and use in source and binary forms, with or without 
  16:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * modification, are permitted, provided that the following conditions are met:
  17:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *
  18:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  19:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *    this list of conditions and the following disclaimer.
  20:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  21:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *    this list of conditions and the following disclaimer in the documentation
  22:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *    and/or other materials provided with the distribution.
  23:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  24:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *    contributors to this software may be used to endorse or promote products 
  25:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *    derived from this software without specific written permission.
  26:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * 4. This software, including modifications and/or derivative works of this 
  27:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *    software, must execute solely and exclusively on microcontroller or
  28:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  29:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * 5. Redistribution and use of this software other than as permitted under 
  30:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *    this license is void and will automatically terminate your rights under 
  31:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *    this license. 
  32:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *
  33:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
ARM GAS  /tmp/ccXqLU5n.s 			page 2


  34:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  35:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  36:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  37:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  38:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  39:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  40:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  41:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  42:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  43:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  44:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  45:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *
  46:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   ******************************************************************************
  47:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   */
  48:Core/Src/stm32f1xx_hal_timebase_TIM.c **** 
  49:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /* Includes ------------------------------------------------------------------*/
  50:Core/Src/stm32f1xx_hal_timebase_TIM.c **** #include "stm32f1xx_hal.h"
  51:Core/Src/stm32f1xx_hal_timebase_TIM.c **** #include "stm32f1xx_hal_tim.h"
  52:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /** @addtogroup STM32F7xx_HAL_Examples
  53:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @{
  54:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   */
  55:Core/Src/stm32f1xx_hal_timebase_TIM.c **** 
  56:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /** @addtogroup HAL_TimeBase
  57:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @{
  58:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   */ 
  59:Core/Src/stm32f1xx_hal_timebase_TIM.c **** 
  60:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /* Private typedef -----------------------------------------------------------*/
  61:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /* Private define ------------------------------------------------------------*/
  62:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /* Private macro -------------------------------------------------------------*/
  63:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /* Private variables ---------------------------------------------------------*/
  64:Core/Src/stm32f1xx_hal_timebase_TIM.c **** TIM_HandleTypeDef        htim1; 
  65:Core/Src/stm32f1xx_hal_timebase_TIM.c **** uint32_t                 uwIncrementState = 0;
  66:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /* Private function prototypes -----------------------------------------------*/
  67:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /* Private functions ---------------------------------------------------------*/
  68:Core/Src/stm32f1xx_hal_timebase_TIM.c **** 
  69:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /**
  70:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @brief  This function configures the TIM1 as a time base source. 
  71:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *         The time source is configured  to have 1ms time base with a dedicated 
  72:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *         Tick interrupt priority. 
  73:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @note   This function is called  automatically at the beginning of program after
  74:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  75:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @param  TickPriority: Tick interrupt priorty.
  76:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @retval HAL status
  77:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   */
  78:Core/Src/stm32f1xx_hal_timebase_TIM.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  79:Core/Src/stm32f1xx_hal_timebase_TIM.c **** {
  26              		.loc 1 79 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 89B0     		sub	sp, sp, #36
  36              	.LCFI1:
ARM GAS  /tmp/ccXqLU5n.s 			page 3


  37              		.cfi_def_cfa_offset 40
  38              	.LVL1:
  80:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   RCC_ClkInitTypeDef    clkconfig;
  81:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   uint32_t              uwTimclock = 0;
  82:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   uint32_t              uwPrescalerValue = 0;
  83:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   uint32_t              pFLatency;
  84:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   
  85:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   /*Configure the TIM1 IRQ priority */
  86:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
  39              		.loc 1 86 0
  40 0004 0022     		movs	r2, #0
  41 0006 0146     		mov	r1, r0
  42 0008 1920     		movs	r0, #25
  43              	.LVL2:
  44 000a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  45              	.LVL3:
  87:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   
  88:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   /* Enable the TIM1 global Interrupt */
  89:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
  46              		.loc 1 89 0
  47 000e 1920     		movs	r0, #25
  48 0010 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  49              	.LVL4:
  50              	.LBB2:
  90:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   
  91:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   /* Enable TIM1 clock */
  92:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   __HAL_RCC_TIM1_CLK_ENABLE();
  51              		.loc 1 92 0
  52 0014 144B     		ldr	r3, .L6
  53 0016 9A69     		ldr	r2, [r3, #24]
  54 0018 42F40062 		orr	r2, r2, #2048
  55 001c 9A61     		str	r2, [r3, #24]
  56 001e 9B69     		ldr	r3, [r3, #24]
  57 0020 03F40063 		and	r3, r3, #2048
  58 0024 0193     		str	r3, [sp, #4]
  59 0026 019B     		ldr	r3, [sp, #4]
  60              	.LBE2:
  93:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   
  94:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   /* Get clock configuration */
  95:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  61              		.loc 1 95 0
  62 0028 02A9     		add	r1, sp, #8
  63 002a 03A8     		add	r0, sp, #12
  64 002c FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  65              	.LVL5:
  96:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   
  97:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   /* Compute TIM1 clock */
  98:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   uwTimclock = HAL_RCC_GetPCLK2Freq();
  66              		.loc 1 98 0
  67 0030 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
  68              	.LVL6:
  99:Core/Src/stm32f1xx_hal_timebase_TIM.c ****    
 100:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
 101:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  69              		.loc 1 101 0
  70 0034 0D4B     		ldr	r3, .L6+4
  71 0036 A3FB0023 		umull	r2, r3, r3, r0
ARM GAS  /tmp/ccXqLU5n.s 			page 4


  72 003a 9B0C     		lsrs	r3, r3, #18
  73 003c 013B     		subs	r3, r3, #1
  74              	.LVL7:
 102:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   
 103:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   /* Initialize TIM1 */
 104:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   htim1.Instance = TIM1;
  75              		.loc 1 104 0
  76 003e 0C48     		ldr	r0, .L6+8
  77              	.LVL8:
  78 0040 0C4A     		ldr	r2, .L6+12
  79 0042 0260     		str	r2, [r0]
 105:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   
 106:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   /* Initialize TIMx peripheral as follow:
 107:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
 108:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
 109:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   + ClockDivision = 0
 110:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   + Counter direction = Up
 111:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   */
 112:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   htim1.Init.Period = (1000000 / 1000) - 1;
  80              		.loc 1 112 0
  81 0044 40F2E732 		movw	r2, #999
  82 0048 C260     		str	r2, [r0, #12]
 113:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   htim1.Init.Prescaler = uwPrescalerValue;
  83              		.loc 1 113 0
  84 004a 4360     		str	r3, [r0, #4]
 114:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   htim1.Init.ClockDivision = 0;
  85              		.loc 1 114 0
  86 004c 0023     		movs	r3, #0
  87              	.LVL9:
  88 004e 0361     		str	r3, [r0, #16]
 115:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  89              		.loc 1 115 0
  90 0050 8360     		str	r3, [r0, #8]
 116:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
  91              		.loc 1 116 0
  92 0052 FFF7FEFF 		bl	HAL_TIM_Base_Init
  93              	.LVL10:
  94 0056 18B1     		cbz	r0, .L5
 117:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   {
 118:Core/Src/stm32f1xx_hal_timebase_TIM.c ****     /* Start the TIM time Base generation in interrupt mode */
 119:Core/Src/stm32f1xx_hal_timebase_TIM.c ****     return HAL_TIM_Base_Start_IT(&htim1);
 120:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   }
 121:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   
 122:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   /* Return function status */
 123:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   return HAL_ERROR;
  95              		.loc 1 123 0
  96 0058 0120     		movs	r0, #1
  97              	.L2:
 124:Core/Src/stm32f1xx_hal_timebase_TIM.c **** }
  98              		.loc 1 124 0
  99 005a 09B0     		add	sp, sp, #36
 100              	.LCFI2:
 101              		.cfi_remember_state
 102              		.cfi_def_cfa_offset 4
 103              		@ sp needed
 104 005c 5DF804FB 		ldr	pc, [sp], #4
 105              	.L5:
ARM GAS  /tmp/ccXqLU5n.s 			page 5


 106              	.LCFI3:
 107              		.cfi_restore_state
 119:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   }
 108              		.loc 1 119 0
 109 0060 0348     		ldr	r0, .L6+8
 110 0062 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 111              	.LVL11:
 112 0066 F8E7     		b	.L2
 113              	.L7:
 114              		.align	2
 115              	.L6:
 116 0068 00100240 		.word	1073876992
 117 006c 83DE1B43 		.word	1125899907
 118 0070 00000000 		.word	htim1
 119 0074 002C0140 		.word	1073818624
 120              		.cfi_endproc
 121              	.LFE64:
 123              		.section	.text.HAL_SuspendTick,"ax",%progbits
 124              		.align	1
 125              		.global	HAL_SuspendTick
 126              		.syntax unified
 127              		.thumb
 128              		.thumb_func
 129              		.fpu softvfp
 131              	HAL_SuspendTick:
 132              	.LFB65:
 125:Core/Src/stm32f1xx_hal_timebase_TIM.c **** 
 126:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /**
 127:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @brief  Suspend Tick increment.
 128:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @note   Disable the tick increment by disabling TIM1 update interrupt.
 129:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @param  None
 130:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @retval None
 131:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   */
 132:Core/Src/stm32f1xx_hal_timebase_TIM.c **** void HAL_SuspendTick(void)
 133:Core/Src/stm32f1xx_hal_timebase_TIM.c **** {
 133              		.loc 1 133 0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137              		@ link register save eliminated.
 134:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   /* Disable TIM1 update Interrupt */
 135:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_UPDATE);                                                  
 138              		.loc 1 135 0
 139 0000 034B     		ldr	r3, .L9
 140 0002 1A68     		ldr	r2, [r3]
 141 0004 D368     		ldr	r3, [r2, #12]
 142 0006 23F00103 		bic	r3, r3, #1
 143 000a D360     		str	r3, [r2, #12]
 144 000c 7047     		bx	lr
 145              	.L10:
 146 000e 00BF     		.align	2
 147              	.L9:
 148 0010 00000000 		.word	htim1
 149              		.cfi_endproc
 150              	.LFE65:
 152              		.section	.text.HAL_ResumeTick,"ax",%progbits
 153              		.align	1
ARM GAS  /tmp/ccXqLU5n.s 			page 6


 154              		.global	HAL_ResumeTick
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 158              		.fpu softvfp
 160              	HAL_ResumeTick:
 161              	.LFB66:
 136:Core/Src/stm32f1xx_hal_timebase_TIM.c **** }
 137:Core/Src/stm32f1xx_hal_timebase_TIM.c **** 
 138:Core/Src/stm32f1xx_hal_timebase_TIM.c **** /**
 139:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @brief  Resume Tick increment.
 140:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @note   Enable the tick increment by Enabling TIM1 update interrupt.
 141:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @param  None
 142:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   * @retval None
 143:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   */
 144:Core/Src/stm32f1xx_hal_timebase_TIM.c **** void HAL_ResumeTick(void)
 145:Core/Src/stm32f1xx_hal_timebase_TIM.c **** {
 162              		.loc 1 145 0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              		@ link register save eliminated.
 146:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   /* Enable TIM1 Update interrupt */
 147:Core/Src/stm32f1xx_hal_timebase_TIM.c ****   __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);
 167              		.loc 1 147 0
 168 0000 034B     		ldr	r3, .L12
 169 0002 1A68     		ldr	r2, [r3]
 170 0004 D368     		ldr	r3, [r2, #12]
 171 0006 43F00103 		orr	r3, r3, #1
 172 000a D360     		str	r3, [r2, #12]
 173 000c 7047     		bx	lr
 174              	.L13:
 175 000e 00BF     		.align	2
 176              	.L12:
 177 0010 00000000 		.word	htim1
 178              		.cfi_endproc
 179              	.LFE66:
 181              		.global	uwIncrementState
 182              		.comm	htim1,64,4
 183              		.section	.bss.uwIncrementState,"aw",%nobits
 184              		.align	2
 187              	uwIncrementState:
 188 0000 00000000 		.space	4
 189              		.text
 190              	.Letext0:
 191              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 192              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 193              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 194              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 195              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 196              		.file 7 "/usr/include/newlib/sys/lock.h"
 197              		.file 8 "/usr/include/newlib/sys/_types.h"
 198              		.file 9 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 199              		.file 10 "/usr/include/newlib/sys/reent.h"
 200              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 201              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 202              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
ARM GAS  /tmp/ccXqLU5n.s 			page 7


 203              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 204              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccXqLU5n.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_timebase_TIM.c
     /tmp/ccXqLU5n.s:16     .text.HAL_InitTick:0000000000000000 $t
     /tmp/ccXqLU5n.s:23     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/ccXqLU5n.s:116    .text.HAL_InitTick:0000000000000068 $d
                            *COM*:0000000000000040 htim1
     /tmp/ccXqLU5n.s:124    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/ccXqLU5n.s:131    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/ccXqLU5n.s:148    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/ccXqLU5n.s:153    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/ccXqLU5n.s:160    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/ccXqLU5n.s:177    .text.HAL_ResumeTick:0000000000000010 $d
     /tmp/ccXqLU5n.s:187    .bss.uwIncrementState:0000000000000000 uwIncrementState
     /tmp/ccXqLU5n.s:184    .bss.uwIncrementState:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK2Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
