<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    		<meta name="keywords" content="AMD K8L,AMD processors,AMD processors,2006,2007,45 nm,65 nm,AMD,AMD64,AMD 5x86,AMD Am2900" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (English)" />
		<link rel="copyright" href="../../../COPYING.html" />
    <title>AMD K8L - Wikipedia, the free encyclopedia</title>
    <style type="text/css">/*<![CDATA[*/ @import "../../../skins/htmldump/main.css"; /*]]>*/</style>
    <link rel="stylesheet" type="text/css" media="print" href="../../../skins/common/commonPrint.css" />
    <!--[if lt IE 5.5000]><style type="text/css">@import "../../../skins/monobook/IE50Fixes.css";</style><![endif]-->
    <!--[if IE 5.5000]><style type="text/css">@import "../../../skins/monobook/IE55Fixes.css";</style><![endif]-->
    <!--[if IE 6]><style type="text/css">@import "../../../skins/monobook/IE60Fixes.css";</style><![endif]-->
    <!--[if IE]><script type="text/javascript" src="../../../skins/common/IEFixes.js"></script>
    <meta http-equiv="imagetoolbar" content="no" /><![endif]-->
    <script type="text/javascript" src="../../../skins/common/wikibits.js"></script>
    <script type="text/javascript" src="../../../skins/htmldump/md5.js"></script>
    <script type="text/javascript" src="../../../skins/htmldump/utf8.js"></script>
    <script type="text/javascript" src="../../../skins/htmldump/lookup.js"></script>
    <script type="text/javascript" src="../../../raw/gen.js"></script>        <style type="text/css">/*<![CDATA[*/
@import "../../../raw/MediaWiki%7ECommon.css";
@import "../../../raw/MediaWiki%7EMonobook.css";
@import "../../../raw/gen.css";
/*]]>*/</style>          </head>
  <body
    class="ns-0">
    <div id="globalWrapper">
      <div id="column-content">
	<div id="content">
	  <a name="top" id="contentTop"></a>
	        <h1 class="firstHeading">AMD K8L</h1>
	  <div id="bodyContent">
	    <h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
	    <div id="contentSub"></div>
	    	    <div class="usermessage">You have <a href="../../../1/2/7/User_talk%7E127.0.0.1.html" title="User talk:127.0.0.1">new messages</a> (<a href="../../../1/2/7/User_talk%7E127.0.0.1.html" title="User talk:127.0.0.1">last change</a>).</div>	    <!-- start content -->
	    <table class="messagebox current">
<tr>
<td><a href="../../../c/u/r/Image%7ECurrent_event_marker.svg_4b62.html" class="image" title="Current event marker"><img src="../../../upload/shared/thumb/5/59/Current_event_marker.svg/60px-Current_event_marker.svg.png" alt="Current event marker" width="60" height="42" longdesc="../../../c/u/r/Image%7ECurrent_event_marker.svg_4b62.html" /></a></td>
<td><b>This article contains information about a scheduled or expected <a href="../../../f/u/t/Category%7EFuture_products_e7eb.html" title="Category:Future products">future product</a>.</b><br />
It may contain preliminary or speculative information, and may not reflect the final version of the product.</td>
</tr>
</table>
<p>The <b>AMD K8L</b> microarchitecture is the immediate successor to the <a href="../../../a/m/d/AMD_K8_b3da.html" title="AMD K8">AMD K8</a> series of processors (<a href="../../../a/t/h/Athlon_64.html" title="Athlon 64">Athlon 64</a>, <a href="../../../o/p/t/Opteron.html" title="Opteron">Opteron</a>, <a href="../../../s/e/m/Sempron_64.html" title="Sempron 64">Sempron 64</a> respectively, and sharing technologies with the <a href="../../../s/o/c/Socket_S1_4734.html" title="Socket S1">Socket S1</a> <a href="../../../t/u/r/Turion_64.html" title="Turion 64">Turion 64</a> processors) from <a href="../../../a/d/v/Advanced_Micro_Devices_95d7.html" title="Advanced Micro Devices">AMD</a>. This microarchitecture implements the <a href="../../../a/m/d/AMD64_8952.html" title="AMD64">AMD64</a> and <a href="../../../i/a/-/IA-32_c9a0.html" title="IA-32">IA-32</a> instruction sets.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#Nomenclature"><span class="tocnumber">1</span> <span class="toctext">Nomenclature</span></a></li>
<li class="toclevel-1"><a href="#Schedule_of_launch_and_delivery"><span class="tocnumber">2</span> <span class="toctext">Schedule of launch and delivery</span></a>
<ul>
<li class="toclevel-2"><a href="#Timeline"><span class="tocnumber">2.1</span> <span class="toctext">Timeline</span></a></li>
<li class="toclevel-2"><a href="#Live_demonstrations"><span class="tocnumber">2.2</span> <span class="toctext">Live demonstrations</span></a></li>
<li class="toclevel-2"><a href="#Sister_microarchitecture"><span class="tocnumber">2.3</span> <span class="toctext">Sister microarchitecture</span></a></li>
<li class="toclevel-2"><a href="#Iterations_of_the_release"><span class="tocnumber">2.4</span> <span class="toctext">Iterations of the release</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Probable_features"><span class="tocnumber">3</span> <span class="toctext">Probable features</span></a>
<ul>
<li class="toclevel-2"><a href="#Fabrication_technology"><span class="tocnumber">3.1</span> <span class="toctext">Fabrication technology</span></a></li>
<li class="toclevel-2"><a href="#Supported_DRAM_standards"><span class="tocnumber">3.2</span> <span class="toctext">Supported DRAM standards</span></a></li>
<li class="toclevel-2"><a href="#Higher_computational_throughput"><span class="tocnumber">3.3</span> <span class="toctext">Higher computational throughput</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Characteristics_of_the_microarchitecture"><span class="tocnumber">4</span> <span class="toctext">Characteristics of the microarchitecture</span></a></li>
<li class="toclevel-1"><a href="#Media_discussions"><span class="tocnumber">5</span> <span class="toctext">Media discussions</span></a></li>
<li class="toclevel-1"><a href="#References"><span class="tocnumber">6</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">7</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script><a name="Nomenclature" id="Nomenclature"></a></p>
<h2><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: Nomenclature">edit</a>]</span> <span class="mw-headline">Nomenclature</span></h2>
<p>The name <i>K8L</i> is used by the wider IT community as a convenient shorthand along with <i>K10</i> and <i>Stars</i>,<sup id="_ref-0" class="reference"><a href="#_note-0" title="">[1]</a></sup> while according to AMD official documents, it is termed "AMD Next Generation Processor Technology".<sup id="_ref-1" class="reference"><a href="#_note-1" title="">[2]</a></sup> It was reported that the codename <i>K8L</i> actually referred to a low-power version of the K8 chip, later named <a href="../../../t/u/r/Turion_64.html" title="Turion 64">Turion 64</a>, and that <b>K10</b> was the official internal codename for the microarchitecture.<sup id="_ref-2" class="reference"><a href="#_note-2" title="">[3]</a></sup></p>
<div class="thumb tright">
<div class="thumbinner" style="width:182px;"><a href="../../../d/e/e/Image%7EDeerhound_QC.png_0894.html" class="internal" title="Floor plan of the Deerhound die"><img src="../../../upload/shared/thumb/1/15/Deerhound_QC.png/180px-Deerhound_QC.png" alt="Floor plan of the Deerhound die" width="180" height="170" longdesc="../../../d/e/e/Image%7EDeerhound_QC.png_0894.html" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a href="../../../d/e/e/Image%7EDeerhound_QC.png_0894.html" class="internal" title="Enlarge"><img src="../../../skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Floor plan of the <i>Deerhound</i> die</div>
</div>
</div>
<p><a name="Schedule_of_launch_and_delivery" id="Schedule_of_launch_and_delivery"></a></p>
<h2><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: Schedule of launch and delivery">edit</a>]</span> <span class="mw-headline">Schedule of launch and delivery</span></h2>
<p><a name="Timeline" id="Timeline"></a></p>
<h3><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: Timeline">edit</a>]</span> <span class="mw-headline">Timeline</span></h3>
<p>On <a href="../../../a/p/r/April_13.html" title="April 13">April 13</a>, 2006, Henri Richard, <a href="../../../a/m/d/AMD_48af.html" title="AMD">AMD</a> executive vice president and chief officer for marketing and sales, acknowledged<sup id="_ref-3" class="reference"><a href="#_note-3" title="">[4]</a></sup> the existence of the new microarchitecture in an interview.</p>
<p>On <a href="../../../j/u/l/July_21.html" title="July 21">July 21</a>, <a href="../../../2/0/0/2006.html" title="2006">2006</a>, AMD President and <a href="../../../c/h/i/Chief_operating_officer.html" title="Chief operating officer">COO</a> Dirk Meyer and Senior VP Marty Seyer confirmed that the launch date of new <a href="../../../m/i/c/Microprocessor.html" title="Microprocessor">microprocessors</a> of <i>Revision H</i> under the new microarchitecture is slated for mid-2007; and that it will contain a <a href="../../../m/u/l/Multi-core.html" title="Multi-core">quad core</a> version for <a href="../../../s/e/r/Servers.html" title="Servers">servers</a>, <a href="../../../w/o/r/Workstations.html" title="Workstations">workstations</a>, and high-end <a href="../../../d/e/s/Desktop_computer.html" title="Desktop computer">desktops</a>, as well as a dual core version for consumer Desktops. Some of the <i>Revision H</i> Opterons shipped in 2007 will have a <a href="../../../t/h/e/Thermal_design_power.html" title="Thermal design power">thermal design power</a> of 68<a href="../../../w/a/t/Watt.html" title="Watt">W</a>.</p>
<p>On <a href="../../../a/u/g/August_15.html" title="August 15">August 15</a>, <a href="../../../2/0/0/2006.html" title="2006">2006</a>, at the launch of the first <a href="../../../s/o/c/Socket_F_13fd.html" title="Socket F">Socket F</a> (also known as Socket 1207) dual core <a href="../../../o/p/t/Opteron.html" title="Opteron">Opterons</a>, AMD announced that the firm has reached the final design stage (<a href="../../../t/a/p/Tape-out.html" title="Tape-out">tape-out</a>) of quad-core <a href="../../../o/p/t/Opteron.html" title="Opteron">Opteron</a> parts, codenamed <i>Deerhound</i>. The next stages are testing and validation, with sampling to follow after several months.<sup id="_ref-4" class="reference"><a href="#_note-4" title="">[5]</a></sup></p>
<p>As of November 2006, reports leaked the up-coming desktop part codenames <i>Agena</i>, <i>Agena FX</i>,<sup id="_ref-5" class="reference"><a href="#_note-5" title="">[6]</a></sup> and the core speeds of the parts range from 2.4 GHz - 2.9 GHz respectively, 512 <a href="../../../k/i/b/KiB_e91c.html" title="KiB">KiB</a> L2 cache each core, 2 <a href="../../../m/i/b/MiB_e64c.html" title="MiB">MiB</a> L3 cache, using HyperTransport 3.0, with a TDP of 125 W.<sup id="_ref-6" class="reference"><a href="#_note-6" title="">[7]</a></sup> In recent reports, single core variants (codenamed <i>Spica</i>) and dual core with or without L3 cache (codenamed <i>Kuma</i> and <i>Rana</i> respectively) are available.<sup id="_ref-7" class="reference"><a href="#_note-7" title="">[8]</a></sup> variants under the same microarchitecture.<sup id="_ref-8" class="reference"><a href="#_note-8" title="">[9]</a></sup></p>
<p>During the AMD Analyst Day 2006 on <a href="../../../d/e/c/December_14.html" title="December 14">December 14</a>, <a href="../../../2/0/0/2006.html" title="2006">2006</a>, AMD announced their official timeline for server, desktop and mobile processors.<sup id="_ref-AMD-Dec1_0" class="reference"><a href="#_note-AMD-Dec1" title="">[10]</a></sup> For the servers segment, AMD will unveil two new processors based on the architecture codenamed "<i>Barcelona</i>" and "<i>Budapest</i>" or more than 1-way and 1-way servers.<sup id="_ref-AMD-Dec1_1" class="reference"><a href="#_note-AMD-Dec1" title="">[10]</a></sup> Desktops will see an overhaul of the entire processor lineup. Single-core Lima built in 65 nm for the single-core <a href="../../../a/t/h/Athlon_64.html" title="Athlon 64">Athlon 64</a> will arrive in Q1 2007 while Sparta, the Sempron 65 nm update, will come in Q2 2007. For the second half of 2007, <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> 3.0 and <i><a href="../../../s/o/c/Socket_AM2%2B_48e2.html" title="Socket AM2+">Socket AM2+</a></i> will be unveiled, which are designed for the specific implementation of the aforementioned consumer quad core desktop chip series, with naming convention changes from city-names (up to mid 2007) to stars/constellations (after mid 2007), such as <i>Agena</i>; in addition, the 4x4 platform and its immediate successor will support the high end enthusiast DP versions of the chip, such as <i>Agena FX</i>.<sup id="_ref-9" class="reference"><a href="#_note-9" title="">[11]</a></sup> As with the Barcelona server chips, the new desktop quad core series will feature a shared L3 cache, 128-bit Floating point (FP) units and an enhanced microarchitecture. Agena, the native quad-core processor for the desktop, will become the Athlon 64 X4 and a special version called <i>Agena FX</i> will update the Athlon FX line for <a href="../../../a/m/d/AMD_Quad_FX_platform_8069.html" title="AMD Quad FX platform">AMD Quad FX platform</a>. <i>Kuma</i>, a dual-core variant will follow on in Q3 while <i>Rana</i>, the dual-core version with no shared L3 cache is expected at the end of the year <sup id="_ref-10" class="reference"><a href="#_note-10" title="">[12]</a></sup>.</p>
<p>Processor model information has been reported as follows:<sup id="_ref-11" class="reference"><a href="#_note-11" title="">[13]</a></sup></p>
<table class="wikitable">
<caption>Models at launch</caption>
<tr>
<th align="left">Model</th>
<th align="right">Clock rate</th>
<th align="left">Codename</th>
<th align="right"><a href="../../../t/h/e/Thermal_Design_Power_f484.html" title="Thermal Design Power">TDP</a></th>
</tr>
<tr>
<td>Athlon 64 X2 1900</td>
<td align="right">1.9 <a href="../../../h/e/r/Hertz.html" title="Hertz">GHz</a></td>
<td>Kuma</td>
<td align="right">65 <a href="../../../w/a/t/Watt.html" title="Watt">W</a></td>
</tr>
<tr>
<td>Athlon 64 X2 2100</td>
<td align="right">2.1 GHz</td>
<td>Kuma</td>
<td align="right">65 W</td>
</tr>
<tr>
<td>Athlon 64 X2 2300</td>
<td align="right">2.3 GHz</td>
<td>Kuma</td>
<td align="right">65 W</td>
</tr>
<tr>
<td>Athlon 64 X2 2500</td>
<td align="right">2.5 GHz</td>
<td>Kuma</td>
<td align="right">89 W</td>
</tr>
<tr>
<td>Athlon 64 X2 2700</td>
<td align="right">2.7 GHz</td>
<td>Kuma</td>
<td align="right">89 W</td>
</tr>
<tr>
<td>Athlon 64 X2 2900</td>
<td align="right">2.9 GHz</td>
<td>Kuma</td>
<td align="right">89 W</td>
</tr>
<tr>
<td>Athlon 64 X4 1900</td>
<td align="right">1.9 GHz</td>
<td>Agena</td>
<td align="right">95 W</td>
</tr>
<tr>
<td>Athlon 64 X4 2100</td>
<td align="right">2.1 GHz</td>
<td>Agena</td>
<td align="right">95 W</td>
</tr>
<tr>
<td>Athlon 64 X4 2300</td>
<td align="right">2.3 GHz</td>
<td>Agena</td>
<td align="right">120 W</td>
</tr>
<tr>
<td>Athlon 64 X4 2500</td>
<td align="right">2.5 GHz</td>
<td>Agena</td>
<td align="right">120 W</td>
</tr>
<tr>
<td><i>Unknown</i> Athlon 64 FX</td>
<td align="right">2.5 GHz</td>
<td>Agena FX</td>
<td align="right">120 W</td>
</tr>
<tr>
<td>Opteron 1266</td>
<td align="right">2.1 GHz</td>
<td>Barcelona</td>
<td align="right">95 W</td>
</tr>
<tr>
<td>Opteron 1268SE</td>
<td align="right">2.3 GHz</td>
<td>Barcelona</td>
<td align="right">120 W</td>
</tr>
<tr>
<td>Opteron 1270SE</td>
<td align="right">2.5 GHz</td>
<td>Barcelona</td>
<td align="right">120 W</td>
</tr>
</table>
<p><a name="Live_demonstrations" id="Live_demonstrations"></a></p>
<h3><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: Live demonstrations">edit</a>]</span> <span class="mw-headline">Live demonstrations</span></h3>
<p>On November 30, 2006, AMD live demoed the native quad core chip known as "Barcelona" for the first time in public,<sup id="_ref-12" class="reference"><a href="#_note-12" title="">[14]</a></sup> while running Windows Server 2003 64-bit Edition. AMD claims 70% scaling of performance in real world loads, and better performance than <a href="../../../i/n/t/Intel.html" title="Intel">Intel</a> <a href="../../../x/e/o/Xeon.html" title="Xeon">Xeon</a> 5355 <a href="../../../c/l/o/Clovertown.html" title="Clovertown">Clovertown</a>.<sup id="_ref-13" class="reference"><a href="#_note-13" title="">[15]</a></sup> More details regarding this first revision of the next generation AMD microprocessor design have surfaced on the web recently including their clock speeds.<sup id="_ref-14" class="reference"><a href="#_note-14" title="">[16]</a></sup><sup id="_ref-15" class="reference"><a href="#_note-15" title="">[17]</a></sup></p>
<p>On January 24, 2007, AMD Executive VP Randy Allen claimed that in live tests, in regard to a wide variety of workloads, "Barcelona" was able to demonstrate 40% performance advantage over the comparable Intel <a href="../../../c/l/o/Clovertown.html" title="Clovertown">Clovertown</a> DP quad-core chips.<sup id="_ref-16" class="reference"><a href="#_note-16" title="">[18]</a></sup> The expected performance of <a href="../../../f/l/o/Floating_point.html" title="Floating point">floating point</a> per core would be approximately 1.8 times that of the K8 family, at the same clock speed.<sup id="_ref-17" class="reference"><a href="#_note-17" title="">[19]</a></sup></p>
<p><a name="Sister_microarchitecture" id="Sister_microarchitecture"></a></p>
<h3><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: Sister microarchitecture">edit</a>]</span> <span class="mw-headline">Sister microarchitecture</span></h3>
<p>Also due in a similar timeframe will be a sister <a href="../../../m/i/c/Microarchitecture.html" title="Microarchitecture">microarchitecture</a>, which will focus on lower power consumption chips in mobile platforms as well as <a href="../../../s/m/a/Small_form_factor.html" title="Small form factor">small form factor</a> features. This microarchitecture will contain specialized features such as separate power planes for cores and other on <a href="../../../i/n/t/Integrated_circuit.html" title="Integrated circuit">die</a> components; mobile optimized <a href="../../../c/r/o/Crossbar_switch.html" title="Crossbar switch">crossbar switch</a> and <a href="../../../m/e/m/Memory_controller.html" title="Memory controller">memory controller</a>; link power management for <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> 3.0; and others. At this time, AMD has simply dubbed it "New Mobile Core", without giving a specific <a href="../../../c/o/d/Codename.html" title="Codename">codename</a>. This will represent a change in design philosophy from a singular x86 microarchitecture covering from <a href="../../../s/e/r/Server.html" title="Server">servers</a> through <a href="../../../l/a/p/Laptop.html" title="Laptop">laptops</a>, making differences in design between different platforms easier.</p>
<p>On the December 2006 analyst day, Executive VP Marty Seyer announced the new mobile core code-named "Griffin" to be launched in 2008.<sup id="_ref-18" class="reference"><a href="#_note-18" title="">[20]</a></sup></p>
<p><a name="Iterations_of_the_release" id="Iterations_of_the_release"></a></p>
<h3><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: Iterations of the release">edit</a>]</span> <span class="mw-headline">Iterations of the release</span></h3>
<p>In late 2007 to Q2 2008, there will be a modification to the core to be fabricated at <a href="../../../4/5/_/45_nm.html" title="45 nm">45 nm</a> node,<sup id="_ref-19" class="reference"><a href="#_note-19" title="">[21]</a></sup> with enhancements such as <a href="../../../f/u/l/Fully_Buffered_DIMM_c838.html" title="Fully Buffered DIMM">FB-DIMM</a> support, <a href="../../../d/i/r/Direct_Connect_Architecture_8036.html" title="Direct Connect Architecture">Direct Connect Architecture</a> 2.0, enhanced RAS, and probably more for the processor die. The K8L platform will also add support for I/O Virtualization, <a href="../../../p/c/i/PCI_Express_438f.html" title="PCI Express">PCI Express</a> 2.0, 10 Gigabit <a href="../../../n/e/t/Network_card.html" title="Network card">NIC</a>, and more.</p>
<p>However, reports have suggested that <a href="../../../f/u/l/Fully_Buffered_DIMM_c838.html" title="Fully Buffered DIMM">FB-DIMM</a> support has been dropped from future roadmaps of the majority of AMD products since popularity is low.<sup id="_ref-20" class="reference"><a href="#_note-20" title="">[22]</a></sup><sup id="_ref-21" class="reference"><a href="#_note-21" title="">[23]</a></sup> Also, FB-DIMM's future as an industry standard has been called into question.</p>
<p>A recent article published by <a href="../../../t/h/e/The_Inquirer_aea9.html" title="The Inquirer">The Inquirer</a> corroborates the earlier reports of the timeline (as cited in this article). According to this report, there will be three iterations of the core: one named <i>Barcelona</i>, due in Q2 of 2007, with new CPU core components and microarchitecture, but built on the old HyperTransport 2.0 infrastructure; the second is <i>Budapest</i> for single socket systems (single sockets are AM2/AM3), with <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> 3.0; and the third, codenamed <i>Shanghai</i> is an update of the server chip, based on 45 nm process,<sup id="_ref-22" class="reference"><a href="#_note-22" title="">[24]</a></sup> probably also with <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> 3.0 and <a href="../../../d/d/r/DDR3_fa81.html" title="DDR3">DDR3</a> implementation, due in Q1-Q2 2008.<sup id="_ref-23" class="reference"><a href="#_note-23" title="">[25]</a></sup></p>
<p><a name="Probable_features" id="Probable_features"></a></p>
<h2><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: Probable features">edit</a>]</span> <span class="mw-headline">Probable features</span></h2>
<p><a name="Fabrication_technology" id="Fabrication_technology"></a></p>
<h3><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: Fabrication technology">edit</a>]</span> <span class="mw-headline">Fabrication technology</span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:552px;"><a href="../../../a/m/d/Image%7EAmd_cpu_die_compare.jpg_5071.html" class="internal" title="Possible die size of quad-core K8L"><img src="../../../upload/shared/thumb/e/e4/Amd_cpu_die_compare.jpg/550px-Amd_cpu_die_compare.jpg" alt="Possible die size of quad-core K8L" width="550" height="173" longdesc="../../../a/m/d/Image%7EAmd_cpu_die_compare.jpg_5071.html" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a href="../../../a/m/d/Image%7EAmd_cpu_die_compare.jpg_5071.html" class="internal" title="Enlarge"><img src="../../../skins/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Possible die size of quad-core K8L</div>
</div>
</div>
<p>AMD will introduce the microprocessors manufactured at <a href="../../../6/5/_/65_nm.html" title="65 nm">65 nm</a> feature width using <a href="../../../s/i/l/Silicon_on_insulator.html" title="Silicon on insulator">Silicon-on-insulator (SOI)</a> technology, since the release of K8L coincides with the volume ramp of this manufacturing process.<sup id="_ref-24" class="reference"><a href="#_note-24" title="">[26]</a></sup> The servers will be produced for <a href="../../../s/o/c/Socket_F_13fd.html" title="Socket F">Socket F</a> (1207) infrastructure, the only server socket on AMD's near-term roadmap; the desktop parts will come on <a href="../../../s/o/c/Socket_AM2_e146.html" title="Socket AM2">Socket AM2</a> or <a href="../../../s/o/c/Socket_AM2%2B_48e2.html" title="Socket AM2+">Socket AM2+</a>.</p>
<p>AMD announced during the <a href="http://www.amd.com/us-en/Corporate/InvestorRelations/0,,51_306_14047,00.html" class="external text" title="http://www.amd.com/us-en/Corporate/InvestorRelations/0,,51_306_14047,00.html" rel="nofollow">2006 Technology Analyst Day</a> that the use of CTT and STI will finally lead to the implementation of <a href="../../../s/i/l/Silicon-Germanium-On-Insulator_796c.html" title="Silicon-Germanium-On-Insulator">Silicon-Germanium-on-Insulator (SGOI)</a> on 65 nm process CPUs.<sup id="_ref-25" class="reference"><a href="#_note-25" title="">[27]</a></sup></p>
<p><a name="Supported_DRAM_standards" id="Supported_DRAM_standards"></a></p>
<h3><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: Supported DRAM standards">edit</a>]</span> <span class="mw-headline">Supported DRAM standards</span></h3>
<p>The K8 family is particularly sensitive to <a href="../../../s/d/r/SDRAM_latency_17bd.html" title="SDRAM latency">memory latency</a> since its design gains performance by minimizing this through the use of an on-die <a href="../../../m/e/m/Memory_controller.html" title="Memory controller">memory controller</a> (integrated into the CPU); increased latency in the external modules negates the usefulness of this feature. DDR2 introduces some additional latency over traditional DDR since the <a href="../../../d/y/n/Dynamic_random_access_memory.html" title="Dynamic random access memory">DRAM</a> is internally driven by a clock at one quarter of the external data frequency, as opposed to one half for DDR. However, since the command clock rate in DDR2 is doubled relative to DDR and other latency-reducing features (e.g. additive latency) have been introduced, common comparisons based on <a href="../../../c/a/s/CAS_Latency_56b7.html" title="CAS Latency">CAS Latency</a> alone are not sufficient. For example, <a href="../../../s/o/c/Socket_AM2_e146.html" title="Socket AM2">Socket AM2</a> processors are known to demonstrate similar performance using DDR2 SDRAM as <a href="../../../s/o/c/Socket_939.html" title="Socket 939">Socket 939</a> processors that utilize DDR-400 SDRAM. K8L processors are expected to support DDR2 SDRAM rated up to DDR2-1066.<sup id="_ref-26" class="reference"><a href="#_note-26" title="">[28]</a></sup></p>
<p><a name="Higher_computational_throughput" id="Higher_computational_throughput"></a></p>
<h3><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: Higher computational throughput">edit</a>]</span> <span class="mw-headline">Higher computational throughput</span></h3>
<p>It was also reported by several sources (such as <a href="../../../a/n/a/AnandTech_5533.html" title="AnandTech">AnandTech</a>, <a href="../../../t/h/e/The_Inquirer_aea9.html" title="The Inquirer">The Inquirer</a> and Geek.com) that the microprocessors implementing the microarchitecture will feature a doubling in the width of <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a> execution units in the cores. With the help of major improvements in the memory subsystem (such as load re-ordering and improved prefetch mechanisms) as well as the doubled <a href="../../../c/e/n/Central_processing_unit.html#CPU_Operation" title="Central processing unit">instruction fetch</a> and load, it is expected to increase the suitability of the processor to scientific and high-performance computing tasks and potentially improve its competitiveness with <a href="../../../i/n/t/Intel.html" title="Intel">Intel</a>'s <a href="../../../x/e/o/Xeon.html" title="Xeon">Xeon</a>, <a href="../../../i/n/t/Intel_Core_2_9be8.html" title="Intel Core 2">Core 2</a>, <a href="../../../i/t/a/Itanium_2.html" title="Itanium 2">Itanium 2</a> and other contemporary microprocessors.</p>
<p>Many of the improvements in computational <a href="../../../t/h/r/Throughput.html" title="Throughput">throughput</a> of each core are listed in the section below.</p>
<p><a name="Characteristics_of_the_microarchitecture" id="Characteristics_of_the_microarchitecture"></a></p>
<h2><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: Characteristics of the microarchitecture">edit</a>]</span> <span class="mw-headline">Characteristics of the microarchitecture</span></h2>
<p><sup id="_ref-27" class="reference"><a href="#_note-27" title="">[29]</a></sup></p>
<ul>
<li>Form factors
<ul>
<li><a href="../../../s/o/c/Socket_AM2%2B_48e2.html" title="Socket AM2+">Socket AM2+</a> for Athlon 64 X2 and Athlon 64 X4 processors as well as single-socket Opterons and Socket F+ for Athlon 64 FX processors and multi-socket Opterons, supporting HyperTransport 3.0 with the use of DDR2 DIMMs.<sup id="_ref-28" class="reference"><a href="#_note-28" title="">[30]</a></sup></li>
<li>Backward-compatible with existing <a href="../../../s/o/c/Socket_AM2_e146.html" title="Socket AM2">Socket AM2</a> and <a href="../../../s/o/c/Socket_F_13fd.html" title="Socket F">Socket F</a> motherboards.</li>
</ul>
</li>
</ul>
<ul>
<li>Instruction set additions and extensions
<ul>
<li>New bit-manipulation <a href="../../../i/n/s/Instruction_%28computer_science%29.html" title="Instruction (computer science)">instructions</a>: Leading Zero Count (LZCNT) and Pop Count (POPCNT)</li>
<li>New <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a> instructions named as <i>SSE4A</i>: combined mask-shift instructions (EXTRQ/INSERTQ) and scalar streaming store instructions(MOVNTSD/MOVNTSS)</li>
<li>Support for unaligned SSE load-operation instructions (which formerly required 16-byte alignment)<sup id="_ref-29" class="reference"><a href="#_note-29" title="">[31]</a></sup></li>
</ul>
</li>
</ul>
<ul>
<li>Execution pipeline enhancements
<ul>
<li>128-bit wide <a href="../../../s/t/r/Streaming_SIMD_Extensions_2b63.html" title="Streaming SIMD Extensions">SSE</a> units</li>
<li>Wider L1-D interface allowing for two 128-bit loads per cycle (as opposed to two 64-bit loads per cycle with K8)</li>
<li>Lower integer divide latency</li>
<li>512-entry indirect <a href="../../../b/r/a/Branch_predictor.html" title="Branch predictor">branch predictor</a> and a larger return stack (size doubled from K8) and branch target buffer</li>
<li>Side-Band Stack Optimizer, dedicated to perform increment/decrement of register stack pointer</li>
<li>Fastpathed CALL and RET-Imm instructions (formerly microcoded) as well as MOVs from SIMD registers to general purpose registers</li>
</ul>
</li>
</ul>
<ul>
<li>Integration of new technologies onto CPU die:
<ul>
<li><a href="../../../m/u/l/Multi-core_%28computing%29.html" title="Multi-core (computing)">Four processor cores (Quad-core)</a></li>
<li>Split power planes, first dubbed <i>Dynamic Independent Core Engagement</i> or <i>D.I.C.E.</i> by AMD and now known as <i>Enhanced Cool 'n' Quiet</i>, allowing the cores and northbridge (integrated memory controller) to scale power consumption up or down independently.<sup id="_ref-30" class="reference"><a href="#_note-30" title="">[32]</a></sup></li>
</ul>
</li>
</ul>
<ul>
<li>Improvements in the memory subsystem:
<ul>
<li>Improvements in access latency:
<ul>
<li>Support for re-ordering loads ahead of other loads and stores</li>
<li>More aggressive <a href="../../../i/n/s/Instruction_prefetch.html" title="Instruction prefetch">instruction prefetching</a> (32 bytes as opposed to 16 bytes in <a href="../../../a/m/d/AMD_K8_b3da.html" title="AMD K8">K8</a>)</li>
<li>DRAM prefetcher for buffering reads</li>
<li>Buffered burst writeback to RAM in order to reduce contention</li>
</ul>
</li>
<li>Changes in memory hierarchy:
<ul>
<li>Prefetch directly into L1 cache (as opposed to L2 cache with K8)</li>
<li>32-way set associative L3 victim <a href="../../../c/p/u/CPU_cache_a87d.html" title="CPU cache">cache</a> sized at least 2&#160;MiB, shared between processing cores on a single die (each with 512 KiB of independent exclusive L2 cache), with a sharing-aware replacement policy.</li>
<li>Extensible L3 cache design, with 6&#160;MiB planned for 45nm node, with the chips code named "Shanghai".</li>
</ul>
</li>
<li>Changes in address space management:
<ul>
<li>Two 64-bit independent memory controllers, each with its own physical address space; this provides an opportunity to better utilize the available bandwidth in case of random memory accesses occurring in heavily multi-threaded environments. This approach is in contrast to the previous "interleaved" design, where the two 64-bit data channels were bounded to a single common address space.</li>
<li>Larger TLBs; support for 1&#160;<a href="../../../m/e/b/Mebibyte.html" title="Mebibyte">GiB</a> page entries and a new 128-entry 2&#160;MiB page TLB</li>
<li>48-bit <a href="../../../m/e/m/Memory_addressing.html" title="Memory addressing">memory addressing</a> to allow for 256&#160;TiB memory subsystems</li>
<li>Memory mirroring, data poisoning support and Enhanced <a href="../../../r/e/l/Reliability%2C_Availability_and_Serviceability_db05.html" title="Reliability, Availability and Serviceability">RAS</a></li>
<li>Nested page tables for <a href="../../../v/i/r/Virtualization_Technology_a3c4.html#AMD_virtualization_.28AMD-V.29" title="Virtualization Technology">AMD-V</a>, decreasing world switch time by 25%.</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li>Improvements in system interconnect:
<ul>
<li><a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a> retry support</li>
<li>Support for HyperTransport 3.0, with HyperTransport Link unganging which creates 8 point-to-point links per socket.</li>
</ul>
</li>
</ul>
<ul>
<li>Platform-level enhancements with additional functionality:
<ul>
<li>Split power planes for CPU core and memory controller/northbridge for more effective power management</li>
<li>Five p-states allowing for automatic clock rate modulation</li>
<li>Increased clock gating</li>
<li>Official support for coprocessors via <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HTX</a> slots and vancant CPU sockets through <a href="../../../h/y/p/HyperTransport_44bd.html" title="HyperTransport">HyperTransport</a>: <a href="../../../t/o/r/Torrenza.html" title="Torrenza">Torrenza</a> initiative.</li>
</ul>
</li>
</ul>
<p><a name="Media_discussions" id="Media_discussions"></a></p>
<h2><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: Media discussions">edit</a>]</span> <span class="mw-headline">Media discussions</span></h2>
<p><i>Note</i>: These media discussions are sorted by dates of publishing in ascending orders.</p>
<ul>
<li>"<a href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2565" class="external text" title="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2565" rel="nofollow">AMD CTO speaks about future AMD technologies</a>", <i>AnandTech</i>, October 14, 2005.</li>
<li>"<a href="http://techreport.com/etc/2005q4/amd-direction/index.x?pg=1" class="external text" title="http://techreport.com/etc/2005q4/amd-direction/index.x?pg=1" rel="nofollow">AMD outlines Future Goals (mostly non-specific at this time)</a>", <i>TechReport</i>, October 17, 2005.</li>
<li>"<a href="http://news.com.com/2061-10791_3-6029475.html?part=rss&amp;tag=6029475&amp;subj=news" class="external text" title="http://news.com.com/2061-10791_3-6029475.html?part=rss&amp;tag=6029475&amp;subj=news" rel="nofollow">AMD eyes Z-RAM for dense caches</a>", <i>CNet News.com</i>, January 20, 2006.</li>
<li>"<a href="http://hardware.slashdot.org/article.pl?sid=06/01/21/0730235" class="external text" title="http://hardware.slashdot.org/article.pl?sid=06/01/21/0730235" rel="nofollow">AMD licenses Z-RAM</a>", <i>SlashDot</i>, January 21, 2006.</li>
<li>"<a href="http://www.geek.com/news/geeknews/2006Jan/bch20060224034964.htm" class="external text" title="http://www.geek.com/news/geeknews/2006Jan/bch20060224034964.htm" rel="nofollow">AMD's K8L to double FPU units in 2007</a>", <i>Geek.com</i>, February 24, 2006.</li>
<li>"<a href="http://www.theinquirer.net/?article=30042" class="external text" title="http://www.theinquirer.net/?article=30042" rel="nofollow">Rev G. and H. AMD64 chips Preliminary information</a>", <i>The Inquirer</i>, March 3, 2006.</li>
<li>"<a href="http://www.digitimes.com/bits_chips/a20060314PR200.html" class="external text" title="http://www.digitimes.com/bits_chips/a20060314PR200.html" rel="nofollow">Interview with Henri Richard (Part 2)</a>", <i>DigiTimes</i>, March 14, 2006.</li>
<li>"<a href="http://www.linuxelectrons.com/article.php/2006032009585692" class="external text" title="http://www.linuxelectrons.com/article.php/2006032009585692" rel="nofollow">AMD demonstrates Hardware Coprocessor Offload</a>", <i>LinuxElectrons</i>, 20 March 2006.</li>
<li>"<a href="http://www.theinquirer.net/?article=30539" class="external text" title="http://www.theinquirer.net/?article=30539" rel="nofollow">Implementation of FPGA through coherent HTT</a>", <i>The Inquirer</i>, March 26, 2006.</li>
<li>"<a href="http://www.reghardware.co.uk/2006/04/04/amd_k8l_roadmap/" class="external text" title="http://www.reghardware.co.uk/2006/04/04/amd_k8l_roadmap/" rel="nofollow">AMD's K8L 65 nm core due H1 07</a>", <i>Reg Hardware</i>, April 4, 2006.</li>
<li>"<a href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2734" class="external text" title="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2734" rel="nofollow">An AMD Update: Fab 36 Begins Shipments, Planning for 65 nm and AM2 Performance</a>", <i>AnandTech</i>, April 4, 2006.</li>
<li>"<a href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2734" class="external text" title="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2734" rel="nofollow">Fab36 substantially converted to 65 nm by mid-2007</a>", <i>AnandTech</i>, April 4, 2006.</li>
<li>"<a href="http://www.theinquirer.net/?article=31761" class="external text" title="http://www.theinquirer.net/?article=31761" rel="nofollow">AMD shows off details of K8L</a>", <i>The Inquirer</i>, May 16, 2006.</li>
<li>"<a href="http://www.realworldtech.com/page.cfm?ArticleID=RWT060206035626" class="external text" title="http://www.realworldtech.com/page.cfm?ArticleID=RWT060206035626" rel="nofollow">AMD's K8L and 4x4 Preview</a>", <i>RealWorldtech</i>, June 2, 2006.</li>
<li>"<a href="http://arstechnica.com/news.ars/post/20060602-6977.html" class="external text" title="http://arstechnica.com/news.ars/post/20060602-6977.html" rel="nofollow">AMD K8L and 4X4 Technologies</a>", <i>ArsTechnica</i>, June 2, 2006.</li>
<li>"<a href="http://www.pureoverclock.com/article37.html" class="external text" title="http://www.pureoverclock.com/article37.html" rel="nofollow">AMD Quad-Core K8L &amp; 4x4 Details</a>", <i>Pure OverClock</i>, June 3, 2006.</li>
<li>"<a href="http://www.dailytech.com/article.aspx?newsid=3169" class="external text" title="http://www.dailytech.com/article.aspx?newsid=3169" rel="nofollow">Socket AM2 Forward Compatible With AM3 CPUs</a>", <i>DailyTech</i>, July 6, 2006.</li>
<li>"<a href="http://theinquirer.net/default.aspx?article=32948" class="external text" title="http://theinquirer.net/default.aspx?article=32948" rel="nofollow">K8L on schedule, due for release as early as Q1 07</a>", <i>The Inquirer</i>, July 11, 2006.</li>
<li>"<a href="http://sourceware.org/ml/binutils/2006-07/msg00178.html" class="external text" title="http://sourceware.org/ml/binutils/2006-07/msg00178.html" rel="nofollow">GNU binutils support for the new K8L instructions</a>", <i>SourceWare.org</i>, July 13, 2006.</li>
<li>"<a href="http://www.xbitlabs.com/news/cpu/display/20060721230935.html" class="external text" title="http://www.xbitlabs.com/news/cpu/display/20060721230935.html" rel="nofollow">AMD Executives Confirm K8L to Arrive in Mid-2007</a>", <i>X-bit labs</i>, July 21, 2006.</li>
<li>"<a href="http://tech.moneycontrol.com/news/amd-to-demo-k8l-by-year-end/2073/india/" class="external text" title="http://tech.moneycontrol.com/news/amd-to-demo-k8l-by-year-end/2073/india/" rel="nofollow">AMD To Demo K8L By Year End</a>", <i>moneycontrol.com</i>, July 23, 2006.</li>
<li>"<a href="http://www.tgdaily.com/2006/08/15/amd_releases_socket_f_and_am2_opteron/" class="external text" title="http://www.tgdaily.com/2006/08/15/amd_releases_socket_f_and_am2_opteron/" rel="nofollow">AMD intros new Opterons and promises 68 W quad-core CPUs</a>", <i>tgdaily.com</i>, August 15, 2006.</li>
<li>"<a href="http://www.crn.com/sections/breakingnews/dailyarchives.jhtml?articleId=191902502" class="external text" title="http://www.crn.com/sections/breakingnews/dailyarchives.jhtml?articleId=191902502" rel="nofollow">Next-Generation AMD Opteron Paves The Way For Quad-Core</a>", <i>crn.com</i>, August 15, 2006.</li>
<li>"<a href="http://www.xbitlabs.com/articles/cpu/display/amd-k8l.html" class="external text" title="http://www.xbitlabs.com/articles/cpu/display/amd-k8l.html" rel="nofollow">AMD's Next Generation Microarchitecture Preview: from K8 to K8L</a>", <i>X-bit labs</i>, August 21, 2006.</li>
<li>"<a href="http://theinquirer.net/default.aspx?article=34433" class="external text" title="http://theinquirer.net/default.aspx?article=34433" rel="nofollow">AMD quad cores: the whole story unfolded</a>", <i>The Inquirer</i>, September 16, 2006.</li>
<li>"<a href="http://www.infoworld.com/article/07/02/07/07OPcurve_1.html" class="external text" title="http://www.infoworld.com/article/07/02/07/07OPcurve_1.html" rel="nofollow">AMD reinvents the x86</a>", <i>InfoWorld</i>, February 7, 2007.</li>
</ul>
<p><a name="References" id="References"></a></p>
<h2><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: References">edit</a>]</span> <span class="mw-headline">References</span></h2>
<div class="references-small" style="-moz-column-count:2; column-count:2};">
<ol class="references">
<li id="_note-0"><b><a href="#_ref-0" title="">^</a></b> Valich, Theo. "<a href="http://www.theinquirer.net/default.aspx?article=37444" class="external text" title="http://www.theinquirer.net/default.aspx?article=37444" rel="nofollow">AMD explains K8L misnomer</a>", <i>The Inquirer</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_16.html" title="March 16">03-16</a>.</li>
<li id="_note-1"><b><a href="#_ref-1" title="">^</a></b> <a href="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543~111541,00.html" class="external text" title="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543~111541,00.html" rel="nofollow">Official Announcement of "AMD Next Generation Processor Technology"</a></li>
<li id="_note-2"><b><a href="#_ref-2" title="">^</a></b> <a href="http://www.theinquirer.net/default.aspx?article=37444" class="external text" title="http://www.theinquirer.net/default.aspx?article=37444" rel="nofollow">The Inquirer report</a></li>
<li id="_note-3"><b><a href="#_ref-3" title="">^</a></b> Hall, Chris. <a href="http://www.digitimes.com/bits_chips/a20060313PR201.html" class="external text" title="http://www.digitimes.com/bits_chips/a20060313PR201.html" rel="nofollow">Re-defining microprocessors: Q&amp;A with AMD’s Henri Richard</a>. DigiTimes.com. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_18.html" title="March 18">03-18</a>.</li>
<li id="_note-4"><b><a href="#_ref-4" title="">^</a></b> "<a href="http://www.crn.com/sections/breakingnews/dailyarchives.jhtml?articleId=191902502" class="external text" title="http://www.crn.com/sections/breakingnews/dailyarchives.jhtml?articleId=191902502" rel="nofollow">Next-Generation AMD Opteron Paves The Way For Quad-Core</a>", <i>crn.com</i>, 15 August 2006.</li>
<li id="_note-5"><b><a href="#_ref-5" title="">^</a></b> "<a href="http://trackingamd.blogspot.com/2006/12/amd-processor-roadmaps-for-2007.html" class="external text" title="http://trackingamd.blogspot.com/2006/12/amd-processor-roadmaps-for-2007.html" rel="nofollow">AMD processor roadmaps for 2007</a>", <i>Tracking AMD</i>, 31 December 2006.</li>
<li id="_note-6"><b><a href="#_ref-6" title="">^</a></b> "<a href="http://www.hkepc.com/bbs/itnews.php?tid=678736" class="external text" title="http://www.hkepc.com/bbs/itnews.php?tid=678736" rel="nofollow">AMD Quad-Core Altair upcoming in 2007 Q3</a>", <i>HKEPC</i>, 3 October 2006.</li>
<li id="_note-7"><b><a href="#_ref-7" title="">^</a></b> "<a href="http://trackingamd.blogspot.com/2006/12/amd-processor-roadmaps-for-2007.html" class="external text" title="http://trackingamd.blogspot.com/2006/12/amd-processor-roadmaps-for-2007.html" rel="nofollow">AMD processor roadmaps for 2007</a>", <i>Tracking AMD</i>, 31 December 2006.</li>
<li id="_note-8"><b><a href="#_ref-8" title="">^</a></b> "<a href="http://www.hkepc.com/bbs/itnews.php?tid=679375" class="external text" title="http://www.hkepc.com/bbs/itnews.php?tid=679375" rel="nofollow">AMD to enter K8L era in 2H 2007</a>", <i>HKEPC</i>, 4 October 2006.</li>
<li id="_note-AMD-Dec1">^ <a href="#_ref-AMD-Dec1_0" title=""><sup><i><b>a</b></i></sup></a> <a href="#_ref-AMD-Dec1_1" title=""><sup><i><b>b</b></i></sup></a> "<a href="http://www.amd.com/us-en/assets/content_type/DownloadableAssets/Dec" class="external text" title="http://www.amd.com/us-en/assets/content_type/DownloadableAssets/Dec" rel="nofollow">06A-DayMartySeyer.pdf 2006 Analyst Day Slides (Roadmaps for server and mobile</a>", <i>AMD</i>.</li>
<li id="_note-9"><b><a href="#_ref-9" title="">^</a></b> "<a href="http://trackingamd.blogspot.com/2006/12/amd-processor-roadmaps-for-2007.html" class="external text" title="http://trackingamd.blogspot.com/2006/12/amd-processor-roadmaps-for-2007.html" rel="nofollow">AMD processor roadmaps for 2007</a>", <i>Tracking AMD</i>, 31 December 2006.</li>
<li id="_note-10"><b><a href="#_ref-10" title="">^</a></b> "<a href="http://trackingamd.blogspot.com/2006/12/amd-processor-roadmaps-for-2007.html" class="external text" title="http://trackingamd.blogspot.com/2006/12/amd-processor-roadmaps-for-2007.html" rel="nofollow">AMD processor roadmaps for 2007</a>", <i>Tracking AMD</i>, 31 December 2006.</li>
<li id="_note-11"><b><a href="#_ref-11" title="">^</a></b> Pullen, Dean. "<a href="http://www.theinquirer.net/default.aspx?article=38213" class="external text" title="http://www.theinquirer.net/default.aspx?article=38213" rel="nofollow">Further AMD next-gen specs roll out</a>", <i>The Inquirer</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_16.html" title="March 16">03-16</a>.</li>
<li id="_note-12"><b><a href="#_ref-12" title="">^</a></b> "<a href="http://news.com.com/2061-10791_3-6139758.html" class="external text" title="http://news.com.com/2061-10791_3-6139758.html" rel="nofollow">AMD Demonstrates Its Quad Core Server Chips</a>", <i>CNET.com</i>, 30 November 2006.</li>
<li id="_note-13"><b><a href="#_ref-13" title="">^</a></b> "<a href="http://www.legitreviews.com/article/426/1/" class="external text" title="http://www.legitreviews.com/article/426/1/" rel="nofollow">AMD Demonstrates Barcelona; The First True, Native Quad Core Opteron</a>", <i>legitreviews.com</i>, 30 November 2006.</li>
<li id="_note-14"><b><a href="#_ref-14" title="">^</a></b> "<a href="http://arstechnica.com/news.ars/post/20061206-8363.html" class="external text" title="http://arstechnica.com/news.ars/post/20061206-8363.html" rel="nofollow">Quick Look at AMD Quad Core Barcelona</a>", <i>arstechnica.com</i>.</li>
<li id="_note-15"><b><a href="#_ref-15" title="">^</a></b> <a href="http://theinquirer.net/default.aspx?article=36195" class="external text" title="http://theinquirer.net/default.aspx?article=36195" rel="nofollow">The Inquirer article</a></li>
<li id="_note-16"><b><a href="#_ref-16" title="">^</a></b> "<a href="http://www.dailytech.com/article.aspx?newsid=5863" class="external text" title="http://www.dailytech.com/article.aspx?newsid=5863" rel="nofollow">AMD Expects Quad Core Barcelona to Outperform Clovertown by 40%</a>", <i>dailytech.com</i>, 25 January 2007.</li>
<li id="_note-17"><b><a href="#_ref-17" title="">^</a></b> "<a href="http://news.com.com/AMD+Go+to+Barcelona+over+Clovertown+-+page+2/2100-1006_3-6152645-2.html?tag=st.num" class="external text" title="http://news.com.com/AMD+Go+to+Barcelona+over+Clovertown+-+page+2/2100-1006_3-6152645-2.html?tag=st.num" rel="nofollow">Go to 'Barcelona' over 'Cloverton'</a>", <i>CNET.com</i>, 23 January 2007.</li>
<li id="_note-18"><b><a href="#_ref-18" title="">^</a></b> "<a href="http://www.informationweek.com/management/showArticle.jhtml?articleID=196604355" class="external text" title="http://www.informationweek.com/management/showArticle.jhtml?articleID=196604355" rel="nofollow">AMD updates Opteron, Turion roadmaps</a>", <i>informationweek.com</i>, 14 December 2006.</li>
<li id="_note-19"><b><a href="#_ref-19" title="">^</a></b> "<a href="http://www.pcpro.co.uk/news/93934/amd-outlines-its-quadcore-computing.html" class="external text" title="http://www.pcpro.co.uk/news/93934/amd-outlines-its-quadcore-computing.html" rel="nofollow">AMD Outlines Quad Core Computing</a>", <i>www.pcpro.co.uk</i>, 19 September 2006.</li>
<li id="_note-20"><b><a href="#_ref-20" title="">^</a></b> "<a href="http://www.theinquirer.net/default.aspx?article=34220" class="external text" title="http://www.theinquirer.net/default.aspx?article=34220" rel="nofollow">Intel Pulls Back from FB-DIMM</a>", <i>inquirer.net</i>, 7 September 2006.</li>
<li id="_note-21"><b><a href="#_ref-21" title="">^</a></b> "<a href="http://www.legitreviews.com/news/2665/" class="external text" title="http://www.legitreviews.com/news/2665/" rel="nofollow">No Shocker Here</a>", <i>legitreviews.com</i>, 15 September 2006.</li>
<li id="_note-22"><b><a href="#_ref-22" title="">^</a></b> <a href="http://www.dailytech.com/article.aspx?newsid=5984" class="external text" title="http://www.dailytech.com/article.aspx?newsid=5984" rel="nofollow">DailyTech report</a></li>
<li id="_note-23"><b><a href="#_ref-23" title="">^</a></b> "<a href="http://www.theinquirer.net/default.aspx?article=34433" class="external text" title="http://www.theinquirer.net/default.aspx?article=34433" rel="nofollow">AMD Quad Cores: The Whole Story Unfolded</a>", <i>inquirer.net</i>, 16 September 2006.</li>
<li id="_note-24"><b><a href="#_ref-24" title="">^</a></b> "<a href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2734" class="external text" title="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2734" rel="nofollow">An AMD Update: Fab 36 Begins Shipments, Planning for 65 nm and AM2 Performance</a>", <i>AnandTech</i>, April 4, 2006.</li>
<li id="_note-25"><b><a href="#_ref-25" title="">^</a></b> Ostrander, Daryl. <a href="http://www.amd.com/us-en/assets/content_type/DownloadableAssets/DarylOstranderAMDAnalystDay.pdf" class="external text" title="http://www.amd.com/us-en/assets/content_type/DownloadableAssets/DarylOstranderAMDAnalystDay.pdf" rel="nofollow">2006 Technology Analyst Day</a>. Advanced Micro Devices. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_19.html" title="March 19">03-19</a>.</li>
<li id="_note-26"><b><a href="#_ref-26" title="">^</a></b> "<a href="http://www.hkepc.com/bbs/itnews.php?tid=718770" class="external text" title="http://www.hkepc.com/bbs/itnews.php?tid=718770" rel="nofollow">AMD’s next-generation Star supports DDR2-1066 &amp; SSE4A</a>", <i>HKEPC Hardware</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_19.html" title="March 19">03-19</a>.</li>
<li id="_note-27"><b><a href="#_ref-27" title="">^</a></b> Shimpi, Anand. "<a href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2939" class="external text" title="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2939" rel="nofollow">Barcelona Architecture: AMD on the Counterattack</a>", <i>AnandTech</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_18.html" title="March 18">03-18</a>.</li>
<li id="_note-28"><b><a href="#_ref-28" title="">^</a></b> "<a href="http://www.hkepc.com/bbs/itnews.php?tid=678736" class="external text" title="http://www.hkepc.com/bbs/itnews.php?tid=678736" rel="nofollow">AMD Quad-Core Altair upcoming in 2007 Q3</a>", <i>HKEPC</i>, 3 October 2006.</li>
<li id="_note-29"><b><a href="#_ref-29" title="">^</a></b> Case, Loyd. "<a href="http://www.channelinsider.com/article/AMD+Unveils+Barcelona+QuadCore+Details/191008_2.aspx" class="external text" title="http://www.channelinsider.com/article/AMD+Unveils+Barcelona+QuadCore+Details/191008_2.aspx" rel="nofollow">AMD Unveils Barcelona Quad-Core Details</a>", <i>Ziff Davis</i>. Retrieved on <a href="../../../2/0/0/2007.html" title="2007">2007</a>-<a href="../../../m/a/r/March_18.html" title="March 18">03-18</a>.</li>
<li id="_note-30"><b><a href="#_ref-30" title="">^</a></b> "<a href="http://www.hardocp.com/article.html?art=MTE0OCwsLGhlbnRodXNpYXN0" class="external text" title="http://www.hardocp.com/article.html?art=MTE0OCwsLGhlbnRodXNpYXN0" rel="nofollow">AMD Next Generation Processor Technology Slides</a>", <i><a href="../../../h/a/r/HardOCP_c23c.html" title="HardOCP">HardOCP</a></i>, 22 August 2006.</li>
</ol>
</div>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="../../../a/m/d/AMD_K8L_31e1.html" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<ul>
<li><a href="http://www.amd.com/" class="external text" title="http://www.amd.com/" rel="nofollow">AMD Official Website</a></li>
<li><a href="http://multicore.amd.com/us-en/quadcore/" class="external text" title="http://multicore.amd.com/us-en/quadcore/" rel="nofollow">AMD Quad-core processors introduction</a></li>
<li><a href="http://www.amd.com/us-en/assets/content_type/DownloadableAssets/PhilHesterAMDAnalystDayV2.pdf" class="external text" title="http://www.amd.com/us-en/assets/content_type/DownloadableAssets/PhilHesterAMDAnalystDayV2.pdf" rel="nofollow">Slides of AMD 2006 Technology Analyst Day: Official Introduction of K8L Microarchitecture</a> (<a href="../../../p/d/f/PDF_bcd1.html" title="PDF">PDF</a> file)</li>
<li><a href="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543~111541,00.html" class="external text" title="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543~111541,00.html" rel="nofollow">Next-Generation AMD Opteron™ Processors Introduced with Record OEM Design Wins and Native Quad-Core Upgrade Path (Official AMD press release on 15 August 2006)</a></li>
</ul>
<p><br /></p>
<table summary="Navigation box - List of AMD microprocessors" class="navbox">
<tr>
<th>
<div class="NavHead" style="background-color:#ccccff;">
<div style="float:left;margin-left:0px;">
<div class="noprint plainlinksneverexpand" style="background-color:transparent; padding:0; font-weight:normal; font-size:xx-small; color:#000000; white-space:nowrap;"><a href="../../../a/m/d/Template%7EAMD_processors_0fcc.html" title="Template:AMD processors"><span title="View this template">v</span></a>&#160;<span style="font-size:80%;">•</span>&#160;<a href="../../../a/m/d/Template_talk%7EAMD_processors_430f.html" title="Template talk:AMD processors"><span title="Discussion about this template">d</span></a>&#160;<span style="font-size:80%;">•</span>&#160;<a href="http://en.wikipedia.org../../../a/m/d/Template%7EAMD_processors_0fcc.html" class="external text" title="http://en.wikipedia.org../../../a/m/d/Template%7EAMD_processors_0fcc.html" rel="nofollow"><span style="color: #002bb8;" title="You can edit this template. Please use the preview button before saving.">e</span></a></div>
</div>
<a href="../../../l/i/s/List_of_AMD_microprocessors_09b6.html" title="List of AMD microprocessors">List of AMD microprocessors</a>&#160;• <a href="../../../a/m/d/AMD_48af.html" title="AMD">AMD</a>&#160;• <a href="../../../l/i/s/List_of_AMD_CPU_slots_and_sockets_fdba.html" title="List of AMD CPU slots and sockets">List of AMD CPU slots, sockets</a></div>
</th>
</tr>
<tr>
<td>
<div class="NavContent" style="font-size:95%;"><b>Discontinued</b>: <a href="../../../a/m/d/AMD_Am2900_11b6.html" title="AMD Am2900">Am2900</a>&#160;• <a href="../../../a/m/d/AMD_Am29000_944f.html" title="AMD Am29000">Am29000</a>&#160;• <a href="../../../a/m/d/AMD_Am9080_da84.html" title="AMD Am9080">Am9080</a>&#160;• <a href="../../../a/m/2/Am286.html" title="Am286">Am286</a>&#160;• <a href="../../../a/m/3/Am386.html" title="Am386">Am386</a>&#160;• <a href="../../../a/m/4/Am486.html" title="Am486">Am486</a>&#160;• <a href="../../../a/m/d/AMD_5x86_b0a8.html" title="AMD 5x86">Am5x86</a>&#160;• <a href="../../../a/m/d/AMD_K5_0c24.html" title="AMD K5">K5</a>&#160;• <a href="../../../a/m/d/AMD_K6_88e5.html" title="AMD K6">K6</a>&#160;• <a href="../../../a/m/d/AMD_K6-2_a54a.html" title="AMD K6-2">K6-2</a>&#160;• <a href="../../../a/m/d/AMD_K6-III_7b0a.html" title="AMD K6-III">K6-III</a>&#160;• <a href="../../../d/u/r/Duron.html" title="Duron">Duron</a>&#160;• <a href="../../../a/t/h/Athlon.html" title="Athlon">Athlon</a>&#160;• <a href="../../../m/o/b/Mobile_Athlon_64_9f74.html" title="Mobile Athlon 64">Mobile Athlon 64</a><br />
<b>Current Production</b>: <a href="../../../s/e/m/Sempron.html" title="Sempron">Sempron</a>&#160;• <a href="../../../m/o/b/Mobile_Sempron_70f1.html" title="Mobile Sempron">Mobile Sempron</a>&#160;• <a href="../../../a/t/h/Athlon_64.html" title="Athlon 64">Athlon 64</a>&#160;• <a href="../../../a/t/h/Athlon_64_X2_481f.html" title="Athlon 64 X2">Athlon 64 X2</a>&#160;• <a href="../../../t/u/r/Turion_64.html" title="Turion 64">Turion 64</a>&#160;• <a href="../../../t/u/r/Turion_64_X2_a73f.html" title="Turion 64 X2">Turion 64 X2</a>&#160;• <a href="../../../o/p/t/Opteron.html" title="Opteron">Opteron</a><br />
<b>Upcoming</b>: <strong class="selflink">K8L/K10</strong>&#160;• <a href="../../../a/m/d/AMD_Fusion_8132.html" title="AMD Fusion">Fusion</a></div>
</td>
</tr>
</table>

<!-- 
Pre-expand include size: 94332 bytes
Post-expand include size: 31411 bytes
Template argument size: 29959 bytes
Maximum: 2048000 bytes
-->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org../../../a/m/d/AMD_K8L_31e1.html">http://en.wikipedia.org../../../a/m/d/AMD_K8L_31e1.html</a>"</div>
	    <div id="catlinks"><p class='catlinks'><a href="../../../c/a/t/Special%7ECategories_101d.html" title="Special:Categories">Categories</a>: <span dir='ltr'><a href="../../../f/u/t/Category%7EFuture_products_e7eb.html" title="Category:Future products">Future products</a></span> | <span dir='ltr'><a href="../../../a/d/v/Category%7EAdvanced_Micro_Devices_products_4f85.html" title="Category:Advanced Micro Devices products">Advanced Micro Devices products</a></span> | <span dir='ltr'><a href="../../../x/8/6/Category%7EX86_microprocessors_9d32.html" title="Category:X86 microprocessors">X86 microprocessors</a></span> | <span dir='ltr'><a href="../../../u/p/c/Category%7EUpcoming_chips_fb02.html" title="Category:Upcoming chips">Upcoming chips</a></span></p></div>	    <!-- end content -->
	    <div class="visualClear"></div>
	  </div>
	</div>
      </div>
      <div id="column-one">
	<div id="p-cactions" class="portlet">
	  <h5>Views</h5>
	  <ul>
	    <li id="ca-nstab-main"
	       class="selected"	       ><a href="../../../a/m/d/AMD_K8L_31e1.html">Article</a></li><li id="ca-talk"
	       	       ><a href="../../../a/m/d/Talk%7EAMD_K8L_98ed.html">Discussion</a></li><li id="ca-current"
	       	       ><a href="http://en.wikipedia.org/wiki/AMD_K8L">Current revision</a></li>	  </ul>
	</div>
	<div class="portlet" id="p-logo">
	  <a style="background-image: url(../../../images/wiki-en.png);"
	    href="../../../index.html"
	    title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
	  <h5>Navigation</h5>
	  <div class='pBody'>
	    <ul>
	    	      <li id="n-Main-page"><a href="../../../index.html">Main page</a></li>
	     	      <li id="n-Contents"><a href="../../../c/o/n/Wikipedia%7EContents_3181.html">Contents</a></li>
	     	      <li id="n-Featured-content"><a href="../../../f/e/a/Wikipedia%7EFeatured_content_24ba.html">Featured content</a></li>
	     	      <li id="n-currentevents"><a href="../../../c/u/r/Portal%7ECurrent_events_bb60.html">Current events</a></li>
	     	    </ul>
	  </div>
	</div>
		<div class='portlet' id='p-interaction'>
	  <h5>interaction</h5>
	  <div class='pBody'>
	    <ul>
	    	      <li id="n-About-Wikipedia"><a href="../../../a/b/o/Wikipedia%7EAbout_8d82.html">About Wikipedia</a></li>
	     	      <li id="n-portal"><a href="../../../c/o/m/Wikipedia%7ECommunity_Portal_6a3c.html">Community portal</a></li>
	     	      <li id="n-contact"><a href="../../../c/o/n/Wikipedia%7EContact_us_afd6.html">Contact us</a></li>
	     	      <li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Fundraising">Make a donation</a></li>
	     	      <li id="n-help"><a href="../../../c/o/n/Help%7EContents_22de.html">Help</a></li>
	     	    </ul>
	  </div>
	</div>
		<div id="p-search" class="portlet">
	  <h5><label for="searchInput">Search</label></h5>
	  <div id="searchBody" class="pBody">
	    <form action="javascript:goToStatic(3)" id="searchform"><div>
	      <input id="searchInput" name="search" type="text"
	        accesskey="f" value="" />
	      <input type='submit' name="go" class="searchButton" id="searchGoButton"
	        value="Go" />
	    </div></form>
	  </div>
	</div>
	<div id="p-lang" class="portlet">
	  <h5>In other languages</h5>
	  <div class="pBody">
	    <ul>
	      	      <li>
	      <a href="../../../../fi/a/m/d/AMD_K8L_31e1.html">Suomi</a>
	      </li>
	      	      <li>
	      <a href="../../../../zh/a/m/d/AMD_K8L_31e1.html">中文</a>
	      </li>
	      	    </ul>
	  </div>
	</div>
	      </div><!-- end of the left (by default at least) column -->
      <div class="visualClear"></div>
      <div id="footer">
    <div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="../../../skins/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>	<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="../../../images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>	<ul id="f-list">
	  	  	  <li id="f-credits">This page was last modified 04:43, 29 March 2007 by Anonymous user(s) of Wikipedia. Based on work by Wikipedia user(s) <a href="../../../m/o/x/User%7EMoxfyre_7144.html" title="User:Moxfyre">Moxfyre</a>, Letowskie, <a href="../../../g/u/y/User%7EGuy_Harris_fa37.html" title="User:Guy Harris">Guy Harris</a>, P2501, <a href="../../../o/b/s/User%7EObserv_5c83.html" title="User:Observ">Observ</a>, <a href="../../../g/a/i/User%7EGaius_Cornelius_c35a.html" title="User:Gaius Cornelius">Gaius Cornelius</a>, <a href="../../../s/t/u/User%7EStuffOfInterest_823e.html" title="User:StuffOfInterest">StuffOfInterest</a>, Fellix, <a href="../../../t/h/i/User%7EThiseye_689a.html" title="User:Thiseye">Thiseye</a>, <a href="../../../a/l/u/User%7EAluvus_32e3.html" title="User:Aluvus">Aluvus</a>, <a href="../../../f/l/a/User%7EFlaBot_747f.html" title="User:FlaBot">FlaBot</a>, <a href="../../../p/i/z/User%7EPizzahut2_8d0a.html" title="User:Pizzahut2">Pizzahut2</a>, <a href="../../../m/a/t/User%7EMatt_Britt_4d56.html" title="User:Matt Britt">Matt Britt</a>, <a href="../../../s/a/r/User%7ESarenne_ea6f.html" title="User:Sarenne">Sarenne</a>, <a href="../../../n/j/a/User%7ENja247_5969.html" title="User:Nja247">Nja247</a>, <a href="../../../s/e/r/User%7ESeraphimblade_3956.html" title="User:Seraphimblade">Seraphimblade</a>, <a href="../../../s/j/e/User%7ESjenkins7000_0201.html" title="User:Sjenkins7000">Sjenkins7000</a>, <a href="../../../t/e/n/User%7ETene_aa9c.html" title="User:Tene">Tene</a>, <a href="../../../d/e/n/User%7EDenniss_c92b.html" title="User:Denniss">Denniss</a>, <a href="../../../w/a/r/User%7EWarrens_af91.html" title="User:Warrens">Warrens</a>, <a href="../../../s/m/a/User%7ESmackBot_cc7a.html" title="User:SmackBot">SmackBot</a>, Zedrik00, <a href="../../../c/y/d/User%7ECydebot_38a6.html" title="User:Cydebot">Cydebot</a>, AMD64, <a href="../../../i/n/t/User%7EIntgr_3172.html" title="User:Intgr">Intgr</a>, Digininx, <a href="../../../t/r/e/User%7ETrevyn_1951.html" title="User:Trevyn">Trevyn</a>, SaxicolousOne, <a href="../../../l/u/p/User%7ELuPlatypus_ff48.html" title="User:LuPlatypus">LuPlatypus</a>, <a href="../../../f/i/r/User%7EFirsfron_bff1.html" title="User:Firsfron">Firsfron</a>, Racantrell, <a href="../../../s/i/d/User%7ESiddharth.prabhu_6f24.html" title="User:Siddharth.prabhu">Siddharth.prabhu</a>, <a href="../../../i/m/r/User%7EImroy_06a3.html" title="User:Imroy">Imroy</a>, <a href="../../../g/o/g/User%7EGogo_Dodo_6e56.html" title="User:Gogo Dodo">Gogo Dodo</a>, <a href="../../../r/e/x/User%7ERexNL_e4e0.html" title="User:RexNL">RexNL</a>, <a href="../../../s/h/i/User%7EShizhao_dfa6.html" title="User:Shizhao">Shizhao</a>, <a href="../../../t/i/m/User%7ETimharwoodx_16da.html" title="User:Timharwoodx">Timharwoodx</a>, <a href="../../../a/n/g/User%7EAngr_862c.html" title="User:Angr">Angr</a>, <a href="../../../f/a/w/User%7EFawcett5_8093.html" title="User:Fawcett5">Fawcett5</a>, <a href="../../../d/e/m/User%7EDemonThing_7085.html" title="User:DemonThing">DemonThing</a>, <a href="../../../t/h/u/User%7EThuresson_c5be.html" title="User:Thuresson">Thuresson</a>, <a href="../../../y/u/r/User%7EYurikBot_b393.html" title="User:YurikBot">YurikBot</a>, <a href="../../../i/s/n/User%7EIsnow_53d9.html" title="User:Isnow">Isnow</a>, Stealth17, <a href="../../../y/a/m/User%7EYamla_5f07.html" title="User:Yamla">Yamla</a>, <a href="../../../u/l/t/User%7EUltimus_e530.html" title="User:Ultimus">Ultimus</a>, <a href="../../../s/k/o/User%7ESkorp_956a.html" title="User:Skorp">Skorp</a>, <a href="../../../r/j/w/User%7ERjwilmsi_027f.html" title="User:Rjwilmsi">Rjwilmsi</a>, <a href="../../../d/o/g/User%7EDogcow_c08a.html" title="User:Dogcow">Dogcow</a>, <a href="../../../f/r/a/User%7EFrap_bccb.html" title="User:Frap">Frap</a>, <a href="../../../s/c/a/User%7EScarlet_Lioness_ac53.html" title="User:Scarlet Lioness">Scarlet Lioness</a>, <a href="../../../w/a/c/User%7EWackymacs_1999.html" title="User:Wackymacs">Wackymacs</a>, <a href="../../../r/e/e/User%7EReeveorama_1c47.html" title="User:Reeveorama">Reeveorama</a>, <a href="../../../m/i/l/User%7EMiljoshi_730b.html" title="User:Miljoshi">Miljoshi</a>, <a href="../../../b/i/l/User%7EBill_%28who_is_cool%21%29_012f.html" title="User:Bill (who is cool!)">Bill (who is cool!)</a>, <a href="../../../b/l/u/User%7EBluebot_e595.html" title="User:Bluebot">Bluebot</a> and Pueywei.</li>	  <li id="f-copyright">All text is available under the terms of the <a class='internal' href="../../../t/e/x/Wikipedia%7EText_of_the_GNU_Free_Documentation_License_702a.html" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="../../../c/o/p/Wikipedia%7ECopyrights_92c4.html" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc</a>., a US-registered <a class='internal' href="../../../5/0/1/501%28c%29.html#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="../../../n/o/n/Non-profit_organization.html" title="Non-profit organization">nonprofit</a> <a href="../../../c/h/a/Charitable_organization.html" title="Charitable organization">charity</a>.<br /></li>	  <li id="f-about"><a href="../../../a/b/o/Wikipedia%7EAbout_8d82.html" title="Wikipedia:About">About Wikipedia</a></li>	  <li id="f-disclaimer"><a href="../../../g/e/n/Wikipedia%7EGeneral_disclaimer_3e44.html" title="Wikipedia:General disclaimer">Disclaimers</a></li>	  	</ul>
      </div>
    </div>
  </body>
</html>
