

================================================================
== Vitis HLS Report for 'sliceProcessor_1'
================================================================
* Date:           Thu Jan 27 12:43:55 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.086 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_0 = alloca i64 1"   --->   Operation 7 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_1 = alloca i64 1"   --->   Operation 8 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_2 = alloca i64 1"   --->   Operation 9 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_3 = alloca i64 1"   --->   Operation 10 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_4 = alloca i64 1"   --->   Operation 11 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_5 = alloca i64 1"   --->   Operation 12 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_6 = alloca i64 1"   --->   Operation 13 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_0_7 = alloca i64 1"   --->   Operation 14 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_0 = alloca i64 1"   --->   Operation 15 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_1 = alloca i64 1"   --->   Operation 16 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_2 = alloca i64 1"   --->   Operation 17 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_3 = alloca i64 1"   --->   Operation 18 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_4 = alloca i64 1"   --->   Operation 19 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_5 = alloca i64 1"   --->   Operation 20 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_6 = alloca i64 1"   --->   Operation 21 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_real_V_1_7 = alloca i64 1"   --->   Operation 22 'alloca' 'demuxStreamArrayOut_V_superSample_M_real_V_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_0 = alloca i64 1"   --->   Operation 23 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_1 = alloca i64 1"   --->   Operation 24 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_2 = alloca i64 1"   --->   Operation 25 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_3 = alloca i64 1"   --->   Operation 26 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_4 = alloca i64 1"   --->   Operation 27 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_5 = alloca i64 1"   --->   Operation 28 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_6 = alloca i64 1"   --->   Operation 29 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_0_7 = alloca i64 1"   --->   Operation 30 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_0 = alloca i64 1"   --->   Operation 31 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_1 = alloca i64 1"   --->   Operation 32 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_2 = alloca i64 1"   --->   Operation 33 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_3 = alloca i64 1"   --->   Operation 34 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_4 = alloca i64 1"   --->   Operation 35 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_5 = alloca i64 1"   --->   Operation 36 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_6 = alloca i64 1"   --->   Operation 37 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%demuxStreamArrayOut_V_superSample_M_imag_V_1_7 = alloca i64 1"   --->   Operation 38 'alloca' 'demuxStreamArrayOut_V_superSample_M_imag_V_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0 = alloca i64 1"   --->   Operation 39 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1 = alloca i64 1"   --->   Operation 40 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2 = alloca i64 1"   --->   Operation 41 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3 = alloca i64 1"   --->   Operation 42 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4 = alloca i64 1"   --->   Operation 43 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5 = alloca i64 1"   --->   Operation 44 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6 = alloca i64 1"   --->   Operation 45 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7 = alloca i64 1"   --->   Operation 46 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0 = alloca i64 1"   --->   Operation 47 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1 = alloca i64 1"   --->   Operation 48 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2 = alloca i64 1"   --->   Operation 49 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3 = alloca i64 1"   --->   Operation 50 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4 = alloca i64 1"   --->   Operation 51 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5 = alloca i64 1"   --->   Operation 52 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6 = alloca i64 1"   --->   Operation 53 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7 = alloca i64 1"   --->   Operation 54 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0 = alloca i64 1"   --->   Operation 55 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1 = alloca i64 1"   --->   Operation 56 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2 = alloca i64 1"   --->   Operation 57 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3 = alloca i64 1"   --->   Operation 58 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4 = alloca i64 1"   --->   Operation 59 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5 = alloca i64 1"   --->   Operation 60 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6 = alloca i64 1"   --->   Operation 61 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7 = alloca i64 1"   --->   Operation 62 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0 = alloca i64 1"   --->   Operation 63 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1 = alloca i64 1"   --->   Operation 64 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2 = alloca i64 1"   --->   Operation 65 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3 = alloca i64 1"   --->   Operation 66 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4 = alloca i64 1"   --->   Operation 67 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5 = alloca i64 1"   --->   Operation 68 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6 = alloca i64 1"   --->   Operation 69 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7 = alloca i64 1"   --->   Operation 70 'alloca' 'sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln71 = call void @demuxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> > >, i512 %l_transBlkMatrixStream, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:71]   --->   Operation 71 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln71 = call void @demuxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> > >, i512 %l_transBlkMatrixStream, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:71]   --->   Operation 72 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln74 = call void @genMemWideFFTKernel1DArray.1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i2 %control_count_V_7, i2 %control_bits_V_7, i2 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i45 %delayline_Array_14, i45 %delayline_Array_16, i45 %delayline_Array_19, i32 %control_delayline_Array_17, i32 %control_delayline_Array_2, i32 %control_delayline_Array_18, i45 %delayline_Array_12, i45 %delayline_Array_15, i45 %delayline_Array_17, i18 %twiddleObj_twiddleTable_M_imag_V_2, i2 %control_count_V_6, i2 %control_bits_V_6, i2 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i51 %delayline_Array_4, i51 %delayline_Array_8, i51 %delayline_Array_10, i32 %control_delayline_Array_14, i32 %control_delayline_Array_15, i32 %control_delayline_Array_16, i51 %delayline_Array_3, i51 %delayline_Array_7, i51 %delayline_Array_9, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:74]   --->   Operation 73 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln74 = call void @genMemWideFFTKernel1DArray.1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i2 %control_count_V_7, i2 %control_bits_V_7, i2 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i45 %delayline_Array_14, i45 %delayline_Array_16, i45 %delayline_Array_19, i32 %control_delayline_Array_17, i32 %control_delayline_Array_2, i32 %control_delayline_Array_18, i45 %delayline_Array_12, i45 %delayline_Array_15, i45 %delayline_Array_17, i18 %twiddleObj_twiddleTable_M_imag_V_2, i2 %control_count_V_6, i2 %control_bits_V_6, i2 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i51 %delayline_Array_4, i51 %delayline_Array_8, i51 %delayline_Array_10, i32 %control_delayline_Array_14, i32 %control_delayline_Array_15, i32 %control_delayline_Array_16, i51 %delayline_Array_3, i51 %delayline_Array_7, i51 %delayline_Array_9, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:74]   --->   Operation 74 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln78 = call void @muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i512 %l_rowProcOutStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:78]   --->   Operation 75 'call' 'call_ln78' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13"   --->   Operation 76 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_rowProcOutStream, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transBlkMatrixStream, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_rowProcOutStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transBlkMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_0"   --->   Operation 81 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_108 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_1"   --->   Operation 83 'specchannel' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_109 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_2"   --->   Operation 85 'specchannel' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty_110 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_3"   --->   Operation 87 'specchannel' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_4"   --->   Operation 89 'specchannel' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%empty_112 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_5"   --->   Operation 91 'specchannel' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_113 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_6"   --->   Operation 93 'specchannel' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_114 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_7"   --->   Operation 95 'specchannel' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty_115 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_0"   --->   Operation 97 'specchannel' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%empty_116 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_1"   --->   Operation 99 'specchannel' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%empty_117 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_2"   --->   Operation 101 'specchannel' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%empty_118 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_3"   --->   Operation 103 'specchannel' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%empty_119 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_4"   --->   Operation 105 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%empty_120 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_5"   --->   Operation 107 'specchannel' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_6"   --->   Operation 109 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_7"   --->   Operation 111 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0"   --->   Operation 113 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%empty_124 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1"   --->   Operation 115 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%empty_125 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2"   --->   Operation 117 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3"   --->   Operation 119 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4"   --->   Operation 121 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5"   --->   Operation 123 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6"   --->   Operation 125 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7"   --->   Operation 127 'specchannel' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%empty_131 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0"   --->   Operation 129 'specchannel' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%empty_132 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1"   --->   Operation 131 'specchannel' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%empty_133 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2"   --->   Operation 133 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3"   --->   Operation 135 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_135 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4"   --->   Operation 137 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%empty_136 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5"   --->   Operation 139 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%empty_137 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6"   --->   Operation 141 'specchannel' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%empty_138 = specchannel i32 @_ssdm_op_SpecChannel, void @demuxStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7"   --->   Operation 143 'specchannel' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln63 = specmemcore void @_ssdm_op_SpecMemCore, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_0, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_3, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_4, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_5, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_6, i22 %demuxStreamArrayOut_V_superSample_M_real_V_0_7, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_0, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_1, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_2, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_3, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_4, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_5, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_6, i22 %demuxStreamArrayOut_V_superSample_M_real_V_1_7, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_0, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_1, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_3, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_4, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_5, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_6, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_0_7, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_0, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_1, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_2, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_3, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_4, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_5, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_6, i22 %demuxStreamArrayOut_V_superSample_M_imag_V_1_7, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:63]   --->   Operation 145 'specmemcore' 'specmemcore_ln63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%empty_139 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0"   --->   Operation 146 'specchannel' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%empty_140 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1"   --->   Operation 148 'specchannel' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty_141 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2"   --->   Operation 150 'specchannel' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%empty_142 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3"   --->   Operation 152 'specchannel' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%empty_143 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4"   --->   Operation 154 'specchannel' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%empty_144 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5"   --->   Operation 156 'specchannel' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%empty_145 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6"   --->   Operation 158 'specchannel' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%empty_146 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7"   --->   Operation 160 'specchannel' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%empty_147 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0"   --->   Operation 162 'specchannel' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%empty_148 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1"   --->   Operation 164 'specchannel' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%empty_149 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2"   --->   Operation 166 'specchannel' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%empty_150 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3"   --->   Operation 168 'specchannel' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%empty_151 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4"   --->   Operation 170 'specchannel' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%empty_152 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5"   --->   Operation 172 'specchannel' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%empty_153 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6"   --->   Operation 174 'specchannel' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_real_OC_V_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7"   --->   Operation 176 'specchannel' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0"   --->   Operation 178 'specchannel' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1"   --->   Operation 180 'specchannel' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2"   --->   Operation 182 'specchannel' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%empty_158 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3"   --->   Operation 184 'specchannel' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4"   --->   Operation 186 'specchannel' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5"   --->   Operation 188 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6"   --->   Operation 190 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_0_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7"   --->   Operation 192 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0"   --->   Operation 194 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1"   --->   Operation 196 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2"   --->   Operation 198 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3"   --->   Operation 200 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4"   --->   Operation 202 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5"   --->   Operation 204 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6"   --->   Operation 206 'specchannel' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @sliceProcesorStreamArrayOut_OC_V_OC_superSample_OC_M_imag_OC_V_OC_1_OC_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7"   --->   Operation 208 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln68 = specmemcore void @_ssdm_op_SpecMemCore, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:68]   --->   Operation 210 'specmemcore' 'specmemcore_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln78 = call void @muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6, i27 %sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7, i512 %l_rowProcOutStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:78]   --->   Operation 211 'call' 'call_ln78' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_slice_processor.hpp:80]   --->   Operation 212 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
