# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1440 0.001024 512 5.4 640 22016 0.492992 0.55296 8.89072 16.5056 26.5265 26.6014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1440 0.001024 512 5.4 640 22032 0.494816 0.55264 10.5522 16.5251 28.2098 28.2844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1440 0.001024 512 5.4 640 22080 0.489696 0.554816 11.1245 16.5047 28.7532 28.8268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1440 0.001024 512 5.4 640 21888 0.487424 0.546368 10.1622 16.4293 27.7046 27.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1440 0.001024 512 5.4 640 21800 0.493696 0.548864 10.2748 16.45 27.849 27.9235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1440 0.001024 512 5.4 640 21952 0.487296 0.546816 10.5918 16.4436 28.1537 28.2278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1440 0.001024 512 5.4 640 21840 0.491328 0.5512 10.7105 16.4957 28.3304 28.4037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1440 0.001024 512 5.4 640 21760 0.488 0.54656 10.389 16.3775 27.8809 27.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1440 0.001024 512 5.4 640 21888 0.489248 0.553056 10.3882 16.4934 28.0066 28.0814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1440 0.001024 512 5.4 640 21600 0.491296 0.546048 11.1852 16.3867 28.6895 28.7653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1440 0.001024 512 5.4 640 21504 0.491968 0.548864 12.5077 16.4469 30.0784 30.1544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1440 0.001024 512 5.4 645 22080 0.490944 0.550912 8.89197 16.4721 26.4851 26.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1440 0.001024 512 5.4 645 22080 0.494144 0.550976 8.99872 16.4956 26.6246 26.7018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1440 0.001024 512 5.4 645 21984 0.49152 0.55024 9.00915 16.4669 26.5996 26.6756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1440 0.001024 512 5.4 645 22064 0.493856 0.548864 9.11117 16.4785 26.7149 26.7913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1440 0.001024 512 5.4 645 22016 0.49408 0.548 9.53542 16.4967 27.1562 27.2291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1440 0.001024 512 5.4 645 22032 0.492544 0.550912 10.7487 16.5262 28.4022 28.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1440 0.001024 512 5.4 645 22080 0.49152 0.550912 10.627 16.5161 28.2653 28.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1440 0.001024 512 5.4 645 21888 0.486496 0.544768 11.1599 16.43 28.7029 28.7751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1440 0.001024 512 5.4 645 21800 0.493856 0.55072 11.3367 16.4351 28.8986 28.9731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1440 0.001024 512 5.4 645 21952 0.491232 0.546464 11.2235 16.4523 28.797 28.8685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1440 0.001024 512 5.4 645 21840 0.492608 0.550432 11.1479 16.4848 28.759 28.8317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1440 0.001024 512 5.4 645 21760 0.489632 0.548128 10.5732 16.3785 28.0715 28.1457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1440 0.001024 512 5.4 645 21888 0.492608 0.548864 11.7267 16.4946 29.344 29.4195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1440 0.001024 512 5.4 645 21600 0.491872 0.54368 12.3202 16.3827 29.8202 29.8946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1440 0.001024 512 5.4 645 21504 0.490016 0.547232 11.391 16.4662 28.9734 29.0496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1440 0.001024 512 5.4 640 22016 0.492096 0.549632 8.40339 16.4862 26.0132 26.0878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1440 0.001024 512 5.4 640 22000 0.494176 0.555008 9.48224 16.48 27.0932 27.1702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1440 0.001024 512 5.4 640 21984 0.493344 0.549984 8.94118 16.4736 26.5418 26.6174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1440 0.001024 512 5.4 640 21952 0.49184 0.550368 9.08061 16.4773 26.6832 26.7569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1440 0.001024 512 5.4 640 22016 0.492128 0.550912 9.10224 16.4923 26.7232 26.7983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1440 0.001024 512 5.4 640 22032 0.495328 0.5528 11.4467 16.5105 29.0898 29.1636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1440 0.001024 512 5.4 640 21888 0.491616 0.548864 8.15328 16.478 25.7547 25.8289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1440 0.001024 512 5.4 640 21920 0.490336 0.552 11.3338 16.5261 28.9844 29.0604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1440 0.001024 512 5.4 640 21440 0.489472 0.546016 7.72374 16.3415 25.1832 25.2552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1440 0.001024 512 5.4 640 21888 0.489472 0.546816 10.3731 16.431 27.9299 28.0027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1440 0.001024 512 5.4 640 21888 0.493248 0.54976 7.41389 16.5089 25.0468 25.1213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1440 0.001024 512 5.4 640 21800 0.493568 0.547552 10.646 16.4482 28.2179 28.2929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1440 0.001024 512 5.4 640 21600 0.491584 0.54736 7.60237 16.3757 25.0985 25.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1440 0.001024 512 5.4 640 21728 0.489792 0.546592 13.31 16.4366 30.8648 30.9371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1440 0.001024 512 5.4 640 21056 0.485376 0.54224 8.48282 16.2267 25.8164 25.8908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1440 0.001024 512 5.4 640 21840 0.49136 0.550432 12.9859 16.4912 30.5986 30.6736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1440 0.001024 512 5.4 640 21600 0.489088 0.546144 8.88707 16.4075 26.4156 26.4888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1440 0.001024 512 5.4 640 21760 0.491648 0.546816 12.6686 16.3692 30.1588 30.2328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1440 0.001024 512 5.4 640 21504 0.490432 0.547584 8.64835 16.4529 26.225 26.2962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1440 0.001024 512 5.4 640 21888 0.492864 0.550112 11.2691 16.4924 28.8884 28.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1440 0.001024 512 5.4 640 21504 0.49152 0.544704 7.73542 16.3789 25.2328 25.3072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1440 0.001024 512 5.4 640 21600 0.490624 0.545504 11.6433 16.3746 29.1362 29.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1440 0.001024 512 5.4 640 21600 0.489472 0.548704 8.58998 16.5134 26.2249 26.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1440 0.001024 512 5.4 648 22080 0.48976 0.548864 8.49862 16.4873 26.1087 26.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1440 0.001024 512 5.4 648 22080 0.494944 0.55136 8.97651 16.4901 26.5949 26.6655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1440 0.001024 512 5.4 648 21984 0.490496 0.55008 8.84522 16.4584 26.4276 26.5024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1440 0.001024 512 5.4 648 21888 0.487424 0.546592 5.9144 16.4309 23.4622 23.5394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1440 0.001024 512 5.4 648 22064 0.492768 0.550144 10.1868 16.4883 27.8001 27.8731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1440 0.001024 512 5.4 648 21952 0.48752 0.548864 6.69814 16.4458 24.2637 24.3364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1440 0.001024 512 5.4 648 22016 0.493568 0.54992 9.74531 16.4969 27.3677 27.4419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1440 0.001024 512 5.4 648 21760 0.49152 0.544768 6.5575 16.3808 24.0568 24.1274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1440 0.001024 512 5.4 648 22032 0.495616 0.55264 10.9601 16.5205 28.6099 28.6857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1440 0.001024 512 5.4 648 21888 0.49152 0.54976 7.91914 16.4604 25.5047 25.5775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1440 0.001024 512 5.4 648 22080 0.491456 0.549248 10.5962 16.5027 28.2208 28.2967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1440 0.001024 512 5.4 648 21760 0.489184 0.544928 7.48342 16.3571 24.955 25.0268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1440 0.001024 512 5.4 648 21888 0.48912 0.549632 12.9292 16.4269 30.4813 30.5541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1440 0.001024 512 5.4 648 21888 0.491584 0.551456 8.42928 16.4953 26.0499 26.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1440 0.001024 512 5.4 648 21800 0.495264 0.550912 12.9323 16.4534 30.51 30.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1440 0.001024 512 5.4 648 21600 0.491968 0.546816 8.75446 16.3839 26.2575 26.3311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1440 0.001024 512 5.4 648 21952 0.489472 0.546528 12.4111 16.4396 29.9699 30.0432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1440 0.001024 512 5.4 648 21504 0.486336 0.542432 8.28848 16.2172 25.6171 25.6901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1440 0.001024 512 5.4 648 21840 0.494976 0.550368 11.7105 16.4876 29.3252 29.3994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1440 0.001024 512 5.4 648 21600 0.4896 0.547488 8.15923 16.3983 25.6761 25.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1440 0.001024 512 5.4 648 21760 0.489216 0.548864 11.4583 16.3675 28.9447 29.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1440 0.001024 512 5.4 648 21504 0.49152 0.54864 7.97491 16.4666 25.5654 25.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1440 0.001024 512 5.4 650 22080 0.49152 0.549088 9.5041 16.4756 27.1038 27.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1440 0.001024 512 5.4 650 22080 0.494624 0.55184 8.68054 16.4902 26.299 26.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1440 0.001024 512 5.4 650 22080 0.49152 0.552576 5.75606 16.5029 23.3859 23.4597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1440 0.001024 512 5.4 650 21984 0.490816 0.550912 9.22448 16.4828 26.8314 26.9054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1440 0.001024 512 5.4 650 21888 0.488224 0.547264 6.16403 16.4324 23.7128 23.7892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1440 0.001024 512 5.4 650 22064 0.493024 0.548576 9.80576 16.4761 27.4049 27.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1440 0.001024 512 5.4 650 21952 0.490496 0.545056 6.4839 16.4524 24.0546 24.1269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1440 0.001024 512 5.4 650 22016 0.492992 0.547584 10.0486 16.4996 27.6729 27.7465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1440 0.001024 512 5.4 650 21760 0.489504 0.54672 6.80861 16.3749 24.3013 24.3786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1440 0.001024 512 5.4 650 22032 0.49408 0.55296 11.2596 16.5137 28.9016 28.9776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1440 0.001024 512 5.4 650 21888 0.491712 0.550816 8.03027 16.4671 25.6196 25.6986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1440 0.001024 512 5.4 650 22080 0.492192 0.550912 10.7186 16.5066 28.3503 28.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1440 0.001024 512 5.4 650 21760 0.488672 0.546816 7.54496 16.3553 25.0182 25.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1440 0.001024 512 5.4 650 21888 0.489536 0.546816 12.7851 16.4314 30.3343 30.4083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1440 0.001024 512 5.4 650 21888 0.49152 0.548576 8.56269 16.4913 26.178 26.2499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1440 0.001024 512 5.4 650 21800 0.497664 0.548352 12.9618 16.4516 30.5403 30.6123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1440 0.001024 512 5.4 650 21600 0.493056 0.54688 8.83709 16.3864 26.3463 26.4233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1440 0.001024 512 5.4 650 21952 0.48832 0.546816 12.0276 16.4512 29.5985 29.6755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1440 0.001024 512 5.4 650 21504 0.486944 0.540672 8.05478 16.2183 25.3821 25.4548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1440 0.001024 512 5.4 650 21840 0.493824 0.551328 11.6896 16.4794 29.2967 29.3713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1440 0.001024 512 5.4 650 21600 0.487424 0.548864 8.16058 16.3942 25.6708 25.7443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1440 0.001024 512 5.4 650 21760 0.489792 0.545728 11.7949 16.3791 29.2917 29.3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1440 0.001024 512 5.4 650 21504 0.491424 0.54928 8.11888 16.4659 25.7073 25.7823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1440 0.001024 512 5.4 640 22080 0.490816 0.54752 8.33898 16.4757 25.9334 26.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1440 0.001024 512 5.4 640 22016 0.493472 0.552096 5.51472 16.4938 23.1377 23.2117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1440 0.001024 512 5.4 640 22080 0.49616 0.55104 8.60061 16.4752 26.2044 26.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1440 0.001024 512 5.4 640 22080 0.49184 0.549632 5.82605 16.5149 23.4635 23.5418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1440 0.001024 512 5.4 640 21984 0.493344 0.551392 9.4399 16.4605 27.033 27.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1440 0.001024 512 5.4 640 21888 0.491456 0.550848 6.02694 16.4297 23.5817 23.6585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1440 0.001024 512 5.4 640 22064 0.493568 0.550208 9.02352 16.4891 26.6416 26.7141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1440 0.001024 512 5.4 640 21952 0.493024 0.551424 5.92813 16.442 23.4955 23.5729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1440 0.001024 512 5.4 640 21840 0.493696 0.550752 5.04445 16.474 22.6452 22.7211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1440 0.001024 512 5.4 640 22016 0.495616 0.54944 9.32899 16.5049 26.9598 27.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1440 0.001024 512 5.4 640 21760 0.488224 0.54496 6.2967 16.3673 23.7796 23.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1440 0.001024 512 5.4 640 21888 0.494624 0.547648 5.32429 16.5109 22.9567 23.0355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1440 0.001024 512 5.4 640 22032 0.494176 0.55264 13.0215 16.5212 30.6706 30.7466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1440 0.001024 512 5.4 640 21888 0.49104 0.548352 8.43347 16.4738 26.0307 26.1038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1440 0.001024 512 5.4 640 21600 0.492384 0.548864 7.05549 16.5105 24.6915 24.7672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1440 0.001024 512 5.4 640 22080 0.490208 0.55104 12.4215 16.5197 30.0635 30.1384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1440 0.001024 512 5.4 640 21760 0.490272 0.547488 8.448 16.3591 25.9284 26.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1440 0.001024 512 5.4 640 21600 0.489088 0.545728 6.86726 16.4127 24.396 24.4695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1440 0.001024 512 5.4 640 21888 0.489952 0.549984 11.112 16.4251 28.6573 28.7293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1440 0.001024 512 5.4 640 21888 0.495488 0.5504 7.81254 16.5068 25.4474 25.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1440 0.001024 512 5.4 640 21312 0.481952 0.54064 6.94605 16.1745 24.2245 24.3003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1440 0.001024 512 5.4 640 21800 0.4936 0.546816 11.6306 16.4553 29.2065 29.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1440 0.001024 512 5.4 640 21600 0.491712 0.546336 7.94394 16.3717 25.4354 25.5119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1440 0.001024 512 5.4 640 21600 0.494368 0.547232 7.15398 16.4367 24.7169 24.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1440 0.001024 512 5.4 640 21952 0.491456 0.546464 11.0574 16.4506 28.6268 28.6988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1440 0.001024 512 5.4 640 21504 0.483328 0.540384 7.78 16.2284 25.1143 25.1881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1440 0.001024 512 5.4 640 20832 0.481184 0.538432 6.58717 16.1424 23.8326 23.9063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1440 0.001024 512 5.4 640 21840 0.494624 0.550464 11.3238 16.4729 28.9236 28.9976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1440 0.001024 512 5.4 640 21600 0.487648 0.549024 7.92106 16.3958 25.4355 25.5109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1440 0.001024 512 5.4 640 20880 0.489536 0.546656 6.76163 16.3338 24.2132 24.2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1440 0.001024 512 5.4 640 21760 0.488768 0.545152 10.9056 16.3781 28.4005 28.4752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1440 0.001024 512 5.4 640 21504 0.494176 0.55072 7.98614 16.4655 25.5779 25.6526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1440 0.001024 512 5.4 640 21504 0.491712 0.546336 6.84883 16.3668 24.3361 24.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1440 0.001024 512 5.4 640 22016 0.49152 0.548608 8.60774 16.4732 26.2027 26.2775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1440 0.001024 512 5.4 640 22016 0.49184 0.548256 5.78669 16.4866 23.3968 23.4706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1440 0.001024 512 5.4 640 22000 0.494752 0.552672 9.55696 16.4937 27.1827 27.2577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1440 0.001024 512 5.4 640 21920 0.49152 0.5504 6.43379 16.5065 24.0613 24.1376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1440 0.001024 512 5.4 640 21840 0.493824 0.547616 5.38266 16.4928 23 23.0763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1440 0.001024 512 5.4 640 21984 0.489472 0.550848 9.02598 16.4766 26.6244 26.7017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1440 0.001024 512 5.4 640 21888 0.490976 0.548928 5.92038 16.4288 23.4718 23.5476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1440 0.001024 512 5.4 640 21888 0.49136 0.547104 5.05402 16.4779 22.6519 22.7257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1440 0.001024 512 5.4 640 21952 0.4968 0.548992 12.0364 16.4754 29.641 29.7144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1440 0.001024 512 5.4 640 21728 0.488736 0.545056 7.8295 16.4362 25.3853 25.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1440 0.001024 512 5.4 640 21840 0.493472 0.55072 6.63811 16.477 24.2416 24.3139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1440 0.001024 512 5.4 640 22016 0.495168 0.549056 11.6675 16.5047 29.2978 29.3686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1440 0.001024 512 5.4 640 21760 0.49088 0.546016 7.68669 16.3749 25.1821 25.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1440 0.001024 512 5.4 640 21888 0.493408 0.549088 6.19568 16.516 23.8353 23.9066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1440 0.001024 512 5.4 640 22032 0.4896 0.550912 11.7944 16.511 29.4266 29.5014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1440 0.001024 512 5.4 640 21888 0.491104 0.547776 8.25181 16.4753 25.8496 25.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1440 0.001024 512 5.4 640 21600 0.49152 0.54976 7.19363 16.5221 24.8391 24.9156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1440 0.001024 512 5.4 640 21312 0.48192 0.541216 6.52912 16.1724 23.8069 23.8807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1440 0.001024 512 5.4 640 21920 0.490528 0.552032 11.6319 16.5063 29.2621 29.3343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1440 0.001024 512 5.4 640 21440 0.487616 0.548832 7.7743 16.3434 25.2377 25.3133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1440 0.001024 512 5.4 640 21600 0.488384 0.543008 7.13075 16.4135 24.6594 24.7337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1440 0.001024 512 5.4 640 21120 0.489056 0.54304 6.2976 16.2371 23.65 23.7274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1440 0.001024 512 5.4 640 21888 0.487392 0.55296 11.0888 16.4461 28.6578 28.7346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1440 0.001024 512 5.4 640 21888 0.493856 0.552832 7.7649 16.511 25.4061 25.4809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1440 0.001024 512 5.4 640 21312 0.488128 0.542464 6.65997 16.1926 23.9661 24.0406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1440 0.001024 512 5.4 640 21504 0.493152 0.545536 6.34458 16.3636 23.8306 23.9043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1440 0.001024 512 5.4 640 21800 0.49424 0.548864 11.1815 16.4563 28.7637 28.8379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1440 0.001024 512 5.4 640 21600 0.49152 0.544768 8.25869 16.3715 25.749 25.8217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1440 0.001024 512 5.4 640 21600 0.495264 0.546368 7.00202 16.4372 24.5601 24.6352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1440 0.001024 512 5.4 640 21600 0.49152 0.547392 6.55616 16.5212 24.1985 24.2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1440 0.001024 512 5.4 672 21888 0.492128 0.54912 9.91293 16.4834 27.5204 27.5927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1440 0.001024 512 5.4 672 21888 0.493056 0.549664 6.35133 16.4965 23.9697 24.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1440 0.001024 512 5.4 672 21696 0.489984 0.546336 5.25261 16.4452 22.8147 22.8867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1440 0.001024 512 5.4 672 21920 0.493568 0.55232 9.52112 16.4915 27.1424 27.2176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1440 0.001024 512 5.4 672 21920 0.492992 0.551904 6.34093 16.5168 23.9831 24.0599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1440 0.001024 512 5.4 672 21840 0.493568 0.546816 5.31251 16.4926 22.9278 23.0033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1440 0.001024 512 5.4 672 21888 0.490176 0.551424 12.3552 16.4755 29.9537 30.0263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1440 0.001024 512 5.4 672 21696 0.489184 0.547136 7.97696 16.4241 25.5201 25.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1440 0.001024 512 5.4 672 21600 0.49056 0.550304 6.83411 16.4734 24.4311 24.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1440 0.001024 512 5.4 672 21504 0.49584 0.550336 5.84704 16.5053 23.4816 23.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1440 0.001024 512 5.4 672 21840 0.49328 0.549856 11.7636 16.4884 29.3762 29.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1440 0.001024 512 5.4 672 21728 0.49152 0.548288 7.83827 16.4526 25.4129 25.4935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1440 0.001024 512 5.4 672 21504 0.493568 0.549152 6.44506 16.6329 24.2049 24.2787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1440 0.001024 512 5.4 672 21056 0.48384 0.540672 5.70928 16.2293 23.0412 23.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1440 0.001024 512 5.4 672 21888 0.493984 0.550176 11.3906 16.5074 29.0226 29.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1440 0.001024 512 5.4 672 21504 0.489536 0.544096 7.63453 16.3658 25.1148 25.1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1440 0.001024 512 5.4 672 21504 0.493664 0.550368 6.45939 16.5011 24.0878 24.1642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1440 0.001024 512 5.4 672 21504 0.490496 0.54992 5.94678 16.4523 23.5212 23.5945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1440 0.001024 512 5.4 672 21888 0.49152 0.553472 11.7459 16.5278 29.4014 29.4729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1440 0.001024 512 5.4 672 21600 0.495616 0.549728 8.40205 16.4671 25.9971 26.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1440 0.001024 512 5.4 672 21600 0.49728 0.55104 7.13328 16.51 24.7747 24.8483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1440 0.001024 512 5.4 672 20736 0.485632 0.540672 6.5801 16.1912 23.8791 23.9534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1440 0.001024 512 5.4 672 21920 0.492992 0.551264 11.9076 16.51 29.5442 29.6191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1440 0.001024 512 5.4 672 21440 0.490784 0.546816 8.04752 16.3571 25.5229 25.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1440 0.001024 512 5.4 672 21600 0.487424 0.5472 7.13453 16.4144 24.6649 24.7391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1440 0.001024 512 5.4 672 21120 0.48752 0.544768 6.50442 16.238 23.8574 23.9314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1440 0.001024 512 5.4 650 21952 0.49152 0.549984 9.69917 16.4711 27.2971 27.3719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1440 0.001024 512 5.4 650 21888 0.494752 0.54976 6.51184 16.4919 24.1311 24.2062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1440 0.001024 512 5.4 650 21696 0.490048 0.547328 5.42643 16.4423 22.9932 23.0645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1440 0.001024 512 5.4 650 21920 0.494208 0.551488 9.17485 16.4772 26.7782 26.8534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1440 0.001024 512 5.4 650 21920 0.493568 0.553088 6.17363 16.505 23.809 23.8849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1440 0.001024 512 5.4 650 21840 0.49504 0.55008 5.13066 16.4912 22.7515 22.8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1440 0.001024 512 5.4 650 21440 0.489376 0.544768 4.44595 16.3672 21.929 22.0026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1440 0.001024 512 5.4 650 21888 0.489472 0.549216 11.8069 16.4565 29.389 29.4626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1440 0.001024 512 5.4 650 21696 0.487744 0.545152 7.68822 16.4324 25.2348 25.3136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1440 0.001024 512 5.4 650 21600 0.492992 0.549472 6.46614 16.4584 24.0493 24.1242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1440 0.001024 512 5.4 650 21504 0.497664 0.54704 5.55549 16.509 23.1929 23.2694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1440 0.001024 512 5.4 650 21952 0.493984 0.549856 11.2322 16.494 28.8518 28.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1440 0.001024 512 5.4 650 21728 0.489568 0.546528 7.55344 16.4458 25.1173 25.1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1440 0.001024 512 5.4 650 21840 0.497216 0.550368 6.11885 16.4948 23.7415 23.8151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1440 0.001024 512 5.4 650 21056 0.48816 0.542144 5.35757 16.2141 22.6866 22.7627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1440 0.001024 512 5.4 650 21888 0.493568 0.551104 11.012 16.4935 28.6334 28.7122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1440 0.001024 512 5.4 650 21504 0.491168 0.544768 7.54781 16.3804 25.0477 25.1228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1440 0.001024 512 5.4 650 21504 0.49328 0.548864 6.40477 16.5042 24.0347 24.1066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1440 0.001024 512 5.4 650 21504 0.494368 0.549376 5.87533 16.4543 23.4538 23.5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1440 0.001024 512 5.4 650 21888 0.495104 0.551808 11.9492 16.5108 29.591 29.6649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1440 0.001024 512 5.4 650 21600 0.492832 0.549376 8.33194 16.4581 25.9159 25.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1440 0.001024 512 5.4 650 21600 0.496544 0.550912 7.28221 16.5242 24.9346 25.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1440 0.001024 512 5.4 650 20736 0.487424 0.542496 6.50179 16.1794 23.793 23.8683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1440 0.001024 512 5.4 650 20880 0.491424 0.546816 6.45837 16.3287 23.9066 23.9841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1440 0.001024 512 5.4 650 21920 0.489472 0.551456 11.521 16.5019 29.1467 29.2189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1440 0.001024 512 5.4 650 21440 0.488224 0.544224 8.07686 16.3405 25.5325 25.6061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1440 0.001024 512 5.4 650 21600 0.487552 0.546816 7.07955 16.3948 24.59 24.6658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1440 0.001024 512 5.4 650 21120 0.488736 0.544768 6.40368 16.2505 23.7668 23.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1440 0.001024 512 5.4 650 21600 0.493568 0.549504 6.77024 16.5026 24.3984 24.4767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1440 0.001024 512 5.4 660 21888 0.492 0.554176 9.31616 16.4746 26.921 26.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1440 0.001024 512 5.4 660 21888 0.495616 0.551168 6.20522 16.4903 23.8242 23.8981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1440 0.001024 512 5.4 660 21696 0.490752 0.548672 5.14307 16.4333 22.699 22.7721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1440 0.001024 512 5.4 660 21504 0.491424 0.544224 4.63462 16.3791 22.1299 22.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1440 0.001024 512 5.4 660 21840 0.493344 0.550944 12.0622 16.491 29.6789 29.7542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1440 0.001024 512 5.4 660 21760 0.490656 0.547008 7.74826 16.5067 25.3735 25.4521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1440 0.001024 512 5.4 660 21600 0.495616 0.548864 6.67034 16.4997 24.2946 24.3692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1440 0.001024 512 5.4 660 21440 0.487296 0.542976 5.57766 16.3438 23.0358 23.1096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1440 0.001024 512 5.4 660 21792 0.48896 0.550144 11.4511 16.4754 29.0447 29.1192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1440 0.001024 512 5.4 660 21696 0.488928 0.544768 7.56538 16.4351 25.1125 25.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1440 0.001024 512 5.4 660 21600 0.494752 0.548864 6.4512 16.461 24.0338 24.1101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1440 0.001024 512 5.4 660 21504 0.493568 0.548064 5.65181 16.5062 23.2822 23.3516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1440 0.001024 512 5.4 660 21120 0.488512 0.544832 5.0152 16.3974 22.5297 22.6029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1440 0.001024 512 5.4 660 21840 0.493696 0.5632 10.8663 16.4898 28.4978 28.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1440 0.001024 512 5.4 660 21728 0.491424 0.545408 7.368 16.4537 24.9391 25.0122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1440 0.001024 512 5.4 660 21504 0.494176 0.547328 6.03603 16.4955 23.6524 23.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1440 0.001024 512 5.4 660 21056 0.487424 0.540736 5.4272 16.2352 22.7742 22.8454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1440 0.001024 512 5.4 660 21280 0.492032 0.550912 5.03216 16.4776 22.6333 22.7082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1440 0.001024 512 5.4 660 21888 0.49152 0.548864 10.7501 16.4925 28.3666 28.4384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1440 0.001024 512 5.4 660 21504 0.491872 0.544992 7.46342 16.3763 24.9613 25.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1440 0.001024 512 5.4 660 21504 0.494016 0.548192 6.30989 16.5068 23.9422 24.0174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1440 0.001024 512 5.4 660 21504 0.494016 0.548192 5.69725 16.4512 23.2699 23.3428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1440 0.001024 512 5.4 660 21120 0.490944 0.542848 5.21795 16.2383 22.572 22.6488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1440 0.001024 512 5.4 640 21952 0.493568 0.548896 8.95222 16.4959 26.5719 26.6467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1440 0.001024 512 5.4 640 21888 0.493568 0.549344 5.93331 16.494 23.5541 23.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1440 0.001024 512 5.4 640 21696 0.489536 0.546816 4.96566 16.4452 22.527 22.6025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1440 0.001024 512 5.4 640 21504 0.491072 0.546816 4.39949 16.3805 21.899 21.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1440 0.001024 512 5.4 640 21920 0.494048 0.552608 11.4378 16.4761 29.0428 29.1149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1440 0.001024 512 5.4 640 21920 0.49152 0.55296 7.57702 16.5039 25.2114 25.2826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1440 0.001024 512 5.4 640 21840 0.493568 0.548864 6.14186 16.491 23.7553 23.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1440 0.001024 512 5.4 640 21440 0.488832 0.546432 5.25312 16.355 22.726 22.8019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1440 0.001024 512 5.4 640 21600 0.493344 0.546752 4.79222 16.3881 22.3007 22.3744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1440 0.001024 512 5.4 640 21888 0.490272 0.54864 10.8543 16.4721 28.4486 28.5193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1440 0.001024 512 5.4 640 21696 0.489472 0.546816 7.18582 16.4415 24.7501 24.8222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1440 0.001024 512 5.4 640 21600 0.491744 0.548288 6.12906 16.4759 23.7264 23.8019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1440 0.001024 512 5.4 640 21504 0.493504 0.548032 5.28611 16.489 22.8993 22.9725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1440 0.001024 512 5.4 640 21600 0.488448 0.545504 4.75594 16.4125 22.2843 22.3579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1440 0.001024 512 5.4 640 21840 0.495616 0.550752 10.2025 16.4909 27.8201 27.8979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1440 0.001024 512 5.4 640 21728 0.487872 0.545216 6.88701 16.4613 24.4643 24.5443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1440 0.001024 512 5.4 640 21504 0.494624 0.550464 5.6039 16.4977 23.2278 23.3005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1440 0.001024 512 5.4 640 21056 0.487424 0.541504 4.92304 16.2301 22.264 22.3403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1440 0.001024 512 5.4 640 21280 0.495616 0.550816 4.76925 16.4784 22.3765 22.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1440 0.001024 512 5.4 640 21888 0.493568 0.551936 10.356 16.493 27.9739 28.0492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1440 0.001024 512 5.4 640 21504 0.49152 0.546016 7.00774 16.3667 24.4968 24.5699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1440 0.001024 512 5.4 640 21504 0.495104 0.55088 5.89088 16.4922 23.5109 23.5837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1440 0.001024 512 5.4 640 21504 0.492192 0.548864 5.51981 16.4509 23.0942 23.1705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1440 0.001024 512 5.4 640 21120 0.489472 0.544768 5.00278 16.2522 22.3731 22.4478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1440 0.001024 512 5.4 640 20736 0.495136 0.54784 4.66528 16.3806 22.1682 22.2423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1440 0.001024 512 5.4 640 21760 0.491808 0.550912 9.14598 16.5174 26.7891 26.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1440 0.001024 512 5.4 640 21696 0.494752 0.548864 10.0138 16.4843 27.6259 27.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1440 0.001024 512 5.4 640 21632 0.493568 0.55056 6.9255 16.5102 24.5617 24.6374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1440 0.001024 512 5.4 640 21504 0.48928 0.548864 5.86454 16.4492 23.4368 23.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1440 0.001024 512 5.4 640 21248 0.49152 0.545184 5.42589 16.3813 22.9233 22.9992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1440 0.001024 512 5.4 640 21120 0.49152 0.546784 4.55523 16.363 22.0398 22.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1440 0.001024 512 5.4 640 21504 0.495616 0.551104 4.66115 16.5096 22.302 22.3765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1440 0.001024 512 5.4 640 21056 0.488672 0.54 4.06646 16.2123 21.3898 21.4651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1440 0.001024 512 5.4 640 20992 0.496864 0.5488 4.39923 16.4622 21.9854 22.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1440 0.001024 512 5.4 660 21056 0.48656 0.540448 3.88826 16.2253 21.2219 21.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1440 0.001024 512 5.4 640 21056 0.486784 0.541792 3.6367 16.2126 20.9605 21.0343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1440 0.001024 512 5.4 650 21280 0.495616 0.551744 3.8824 16.4811 21.4932 21.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1440 0.001024 512 5.4 672 21280 0.495872 0.54928 3.91811 16.4945 21.54 21.6134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1440 0.001024 512 5.4 640 21760 0.490496 0.545952 4.16406 16.3628 21.6479 21.7211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1440 0.001024 512 5.4 640 20160 0.475776 0.53232 5.71539 15.9077 22.7123 22.7854
