

================================================================
== Vivado HLS Report for 'unusual_mm2s_hls'
================================================================
* Date:           Sat Sep 10 03:19:25 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        unusual_mm2s_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- R_LOOP  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        |- D_LOOP  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- S_LOOP  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 2
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	2  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / (tmp_4)
	6  / (!tmp_4)
5 --> 
	4  / true
6 --> 
	8  / (!tmp_9)
	7  / (tmp_9)
7 --> 
	6  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iteration), !map !7

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_s_V_data), !map !13

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_s_V_last_V), !map !17

ST_1: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_s_V_data), !map !21

ST_1: stg_13 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_s_V_last_V), !map !25

ST_1: stg_14 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @unusual_mm2s_hls_str) nounwind

ST_1: iteration_read [1/1] 1.00ns
:6  %iteration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %iteration)

ST_1: innerBRAM [1/1] 0.00ns
:7  %innerBRAM = alloca [100 x i32], align 16

ST_1: acc [1/1] 0.00ns
:8  %acc = alloca i32, align 4

ST_1: stg_18 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %output_s_V_data, i1* %output_s_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %input_s_V_data, i1* %input_s_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_20 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %iteration, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_21 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_22 [1/1] 1.57ns
:13  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i31 [ 0, %0 ], [ %i_1, %2 ]

ST_2: i_cast [1/1] 0.00ns
:1  %i_cast = zext i31 %i to i32

ST_2: tmp [1/1] 2.52ns
:2  %tmp = icmp slt i32 %i_cast, %iteration_read

ST_2: i_1 [1/1] 2.44ns
:3  %i_1 = add i31 %i, 1

ST_2: stg_27 [1/1] 0.00ns
:4  br i1 %tmp, label %2, label %3

ST_2: stg_28 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind

ST_2: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4)

ST_2: stg_30 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: empty [1/1] 0.00ns
:3  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_s_V_data, i1* %input_s_V_last_V)

ST_2: tmp_data [1/1] 0.00ns
:4  %tmp_data = extractvalue { i32, i1 } %empty, 0

ST_2: tmp_2 [1/1] 0.00ns
:5  %tmp_2 = zext i31 %i to i64

ST_2: innerBRAM_addr [1/1] 0.00ns
:6  %innerBRAM_addr = getelementptr inbounds [100 x i32]* %innerBRAM, i64 0, i64 %tmp_2

ST_2: stg_35 [1/1] 2.71ns
:7  store i32 %tmp_data, i32* %innerBRAM_addr, align 4

ST_2: empty_3 [1/1] 0.00ns
:8  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_3)

ST_2: stg_37 [1/1] 0.00ns
:9  br label %1


 <State 3>: 1.57ns
ST_3: stg_38 [1/1] 1.57ns
:0  store volatile i32 0, i32* %acc, align 4

ST_3: stg_39 [1/1] 1.57ns
:1  br label %4


 <State 4>: 3.89ns
ST_4: i1 [1/1] 0.00ns
:0  %i1 = phi i31 [ 0, %3 ], [ %i_2, %5 ]

ST_4: i1_cast [1/1] 0.00ns
:1  %i1_cast = zext i31 %i1 to i32

ST_4: tmp_4 [1/1] 2.52ns
:2  %tmp_4 = icmp slt i32 %i1_cast, %iteration_read

ST_4: i_2 [1/1] 2.44ns
:3  %i_2 = add i31 %i1, 1

ST_4: stg_44 [1/1] 0.00ns
:4  br i1 %tmp_4, label %5, label %.preheader.preheader

ST_4: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = zext i31 %i1 to i64

ST_4: innerBRAM_addr_1 [1/1] 0.00ns
:2  %innerBRAM_addr_1 = getelementptr inbounds [100 x i32]* %innerBRAM, i64 0, i64 %tmp_5

ST_4: innerBRAM_load [2/2] 2.71ns
:3  %innerBRAM_load = load i32* %innerBRAM_addr_1, align 4

ST_4: tmp_8 [1/1] 2.44ns
.preheader.preheader:0  %tmp_8 = add nsw i32 %iteration_read, -1

ST_4: stg_49 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 5>: 6.72ns
ST_5: stg_50 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind

ST_5: innerBRAM_load [1/2] 2.71ns
:3  %innerBRAM_load = load i32* %innerBRAM_addr_1, align 4

ST_5: acc_load [1/1] 0.00ns
:4  %acc_load = load volatile i32* %acc, align 4

ST_5: acc_1 [1/1] 2.44ns
:5  %acc_1 = add nsw i32 %innerBRAM_load, %acc_load

ST_5: stg_54 [1/1] 1.57ns
:6  store volatile i32 %acc_1, i32* %acc, align 4

ST_5: stg_55 [1/1] 0.00ns
:7  br label %4


 <State 6>: 3.89ns
ST_6: i2 [1/1] 0.00ns
.preheader:0  %i2 = phi i31 [ %i_3, %6 ], [ 0, %.preheader.preheader ]

ST_6: i2_cast [1/1] 0.00ns
.preheader:1  %i2_cast = zext i31 %i2 to i32

ST_6: tmp_9 [1/1] 2.52ns
.preheader:2  %tmp_9 = icmp slt i32 %i2_cast, %iteration_read

ST_6: i_3 [1/1] 2.44ns
.preheader:3  %i_3 = add i31 %i2, 1

ST_6: stg_60 [1/1] 0.00ns
.preheader:4  br i1 %tmp_9, label %6, label %7

ST_6: tmp_s [1/1] 0.00ns
:3  %tmp_s = zext i31 %i2 to i64

ST_6: innerBRAM_addr_2 [1/1] 0.00ns
:4  %innerBRAM_addr_2 = getelementptr inbounds [100 x i32]* %innerBRAM, i64 0, i64 %tmp_s

ST_6: tmp_data_1 [2/2] 2.71ns
:5  %tmp_data_1 = load i32* %innerBRAM_addr_2, align 4

ST_6: tmp_last_V [1/1] 2.52ns
:6  %tmp_last_V = icmp eq i32 %i2_cast, %tmp_8


 <State 7>: 2.71ns
ST_7: stg_65 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind

ST_7: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)

ST_7: stg_67 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: tmp_data_1 [1/2] 2.71ns
:5  %tmp_data_1 = load i32* %innerBRAM_addr_2, align 4

ST_7: stg_69 [1/1] 0.00ns
:7  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_s_V_data, i1* %output_s_V_last_V, i32 %tmp_data_1, i1 %tmp_last_V)

ST_7: empty_4 [1/1] 0.00ns
:8  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_7)

ST_7: stg_71 [1/1] 0.00ns
:9  br label %.preheader


 <State 8>: 0.00ns
ST_8: stg_72 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
