// Seed: 342565555
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input wire id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri id_7,
    input supply0 id_8
);
  logic id_10;
  ;
  wire id_11;
endmodule
program module_0 (
    output wire id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    input wor id_7,
    output wire id_8,
    input tri1 id_9,
    output supply0 id_10,
    input wand id_11,
    input wand id_12,
    output supply1 id_13,
    output tri0 id_14,
    output uwire id_15,
    input wand id_16,
    output uwire id_17,
    input supply1 id_18,
    input tri id_19,
    input tri0 id_20,
    input tri id_21,
    input wor id_22,
    input tri0 id_23,
    output tri0 id_24,
    input tri0 id_25,
    output wand id_26,
    output logic module_1,
    input tri1 id_28,
    input tri0 id_29,
    output wor id_30,
    output uwire id_31,
    input wand id_32,
    output tri1 id_33,
    input wire id_34,
    output supply0 id_35,
    input tri0 id_36
);
  wire id_38;
  wire id_39;
  initial begin : LABEL_0
    id_27 <= id_21 == -1;
  end
  module_0 modCall_1 (
      id_35,
      id_24,
      id_29,
      id_18,
      id_12,
      id_21,
      id_8,
      id_9,
      id_12
  );
  assign modCall_1.id_1 = 0;
  assign id_0 = id_38 < id_28 ? -1 : 1 == id_22;
endprogram
