$date
	Sun Oct 23 01:13:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#744759
b10100 !
1"
#744762
b10100 &
b10100 %
1$
#744763
0"
#744766
b1010 &
b1010 %
#744770
b101 &
b101 %
#744774
b10000 &
b10000 %
#744778
b1000 &
b1000 %
#744782
b100 &
b100 %
#744786
b10 &
b10 %
#744790
b1 &
1#
b1 %
#744794
b0 &
b0 %
0#
0$
#1667605
b10010 !
1"
#1667606
b10010 &
b10010 %
1$
#1667607
0"
#1667610
b1001 &
b1001 %
#1667614
b11100 &
b11100 %
#1667618
b1110 &
b1110 %
#1667622
b111 &
b111 %
#1667626
b10110 &
b10110 %
#1667630
b1011 &
b1011 %
#1667634
b100010 &
b100010 %
#1667638
b10001 &
b10001 %
#1667642
b110100 &
b110100 %
#1667646
b11010 &
b11010 %
#1667650
b1101 &
b1101 %
#1667654
b101000 &
b101000 %
#1667658
b10100 &
b10100 %
#1667662
b1010 &
b1010 %
#1667666
b101 &
b101 %
#1667670
b10000 &
b10000 %
#1667674
b1000 &
b1000 %
#1667678
b100 &
b100 %
#1667682
b10 &
b10 %
#1667686
b1 &
1#
b1 %
#1667690
b0 &
b0 %
0#
0$
#2753887
b10000 !
1"
#2753890
b10000 &
b10000 %
1$
#2753891
0"
#2753894
b1000 &
b1000 %
#2753898
b100 &
b100 %
#2753902
b10 &
b10 %
#2753906
b1 &
b1 %
1#
#2753910
b0 &
0#
b0 %
0$
#4500012
