`timescale 1ns / 1ps

module traffic_light(clk,out,rst);
input clk,rst;
output reg[2:0] out=0;
reg[29:0] count=0;
integer i=0;
always@(posedge clk or posedge rst)
    if(rst)begin
      out<=0;
      i<=0;
    end
    else 
      if(count==25_000_000-1) begin
        count<=0;
        out<=1<<i;
        i <= (i == 2) ? 0 : i + 1;
      end
    else 
      count=count+1;
      
endmodule
