#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ff71649f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001ff718b2ba0_0 .net "PC", 31 0, L_000001ff7192dfa0;  1 drivers
v000001ff718b2c40_0 .net "cycles_consumed", 31 0, v000001ff718b1f20_0;  1 drivers
v000001ff718b13e0_0 .var "input_clk", 0 0;
v000001ff718b1660_0 .var "rst", 0 0;
S_000001ff716596a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001ff71649f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001ff717f0950 .functor NOR 1, v000001ff718b13e0_0, v000001ff7189df30_0, C4<0>, C4<0>;
L_000001ff717ef8b0 .functor AND 1, v000001ff718838d0_0, v000001ff71883e70_0, C4<1>, C4<1>;
L_000001ff717f0100 .functor AND 1, L_000001ff717ef8b0, L_000001ff718b1520, C4<1>, C4<1>;
L_000001ff717ef920 .functor AND 1, v000001ff71874250_0, v000001ff71873df0_0, C4<1>, C4<1>;
L_000001ff717efa00 .functor AND 1, L_000001ff717ef920, L_000001ff718b1ac0, C4<1>, C4<1>;
L_000001ff717f09c0 .functor AND 1, v000001ff7189de90_0, v000001ff7189ddf0_0, C4<1>, C4<1>;
L_000001ff717f0250 .functor AND 1, L_000001ff717f09c0, L_000001ff718b2ce0, C4<1>, C4<1>;
L_000001ff717efed0 .functor AND 1, v000001ff718838d0_0, v000001ff71883e70_0, C4<1>, C4<1>;
L_000001ff717efd10 .functor AND 1, L_000001ff717efed0, L_000001ff718b2d80, C4<1>, C4<1>;
L_000001ff717f0aa0 .functor AND 1, v000001ff71874250_0, v000001ff71873df0_0, C4<1>, C4<1>;
L_000001ff717f0b10 .functor AND 1, L_000001ff717f0aa0, L_000001ff718b2ec0, C4<1>, C4<1>;
L_000001ff717f0b80 .functor AND 1, v000001ff7189de90_0, v000001ff7189ddf0_0, C4<1>, C4<1>;
L_000001ff717f0e20 .functor AND 1, L_000001ff717f0b80, L_000001ff718b18e0, C4<1>, C4<1>;
L_000001ff718b4c90 .functor NOT 1, L_000001ff717f0950, C4<0>, C4<0>, C4<0>;
L_000001ff718b4c20 .functor NOT 1, L_000001ff717f0950, C4<0>, C4<0>, C4<0>;
L_000001ff7191a5f0 .functor NOT 1, L_000001ff717f0950, C4<0>, C4<0>, C4<0>;
L_000001ff7191b850 .functor NOT 1, L_000001ff717f0950, C4<0>, C4<0>, C4<0>;
L_000001ff7191b930 .functor NOT 1, L_000001ff717f0950, C4<0>, C4<0>, C4<0>;
L_000001ff7192dfa0 .functor BUFZ 32, v000001ff7189bc30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ff7189fa10_0 .net "EX1_ALU_OPER1", 31 0, L_000001ff718b5ef0;  1 drivers
v000001ff718a0c30_0 .net "EX1_ALU_OPER2", 31 0, L_000001ff7191bc40;  1 drivers
v000001ff7189fbf0_0 .net "EX1_PC", 31 0, v000001ff71880e50_0;  1 drivers
v000001ff718a1090_0 .net "EX1_PFC", 31 0, v000001ff71880d10_0;  1 drivers
v000001ff718a0730_0 .net "EX1_PFC_to_IF", 31 0, L_000001ff718afea0;  1 drivers
v000001ff718a0d70_0 .net "EX1_forward_to_B", 31 0, v000001ff71882390_0;  1 drivers
v000001ff7189f970_0 .net "EX1_is_beq", 0 0, v000001ff71882610_0;  1 drivers
v000001ff718a0cd0_0 .net "EX1_is_bne", 0 0, v000001ff71881030_0;  1 drivers
v000001ff7189e930_0 .net "EX1_is_jal", 0 0, v000001ff71881710_0;  1 drivers
v000001ff7189e9d0_0 .net "EX1_is_jr", 0 0, v000001ff71880ef0_0;  1 drivers
v000001ff718a0e10_0 .net "EX1_is_oper2_immed", 0 0, v000001ff718810d0_0;  1 drivers
v000001ff7189ff10_0 .net "EX1_memread", 0 0, v000001ff71881850_0;  1 drivers
v000001ff7189ea70_0 .net "EX1_memwrite", 0 0, v000001ff71881170_0;  1 drivers
v000001ff718a0eb0_0 .net "EX1_opcode", 11 0, v000001ff71881210_0;  1 drivers
v000001ff7189eb10_0 .net "EX1_predicted", 0 0, v000001ff71881b70_0;  1 drivers
v000001ff7189fd30_0 .net "EX1_rd_ind", 4 0, v000001ff718812b0_0;  1 drivers
v000001ff7189fb50_0 .net "EX1_rd_indzero", 0 0, v000001ff718826b0_0;  1 drivers
v000001ff718a0ff0_0 .net "EX1_regwrite", 0 0, v000001ff718818f0_0;  1 drivers
v000001ff7189fc90_0 .net "EX1_rs1", 31 0, v000001ff71880b30_0;  1 drivers
v000001ff718a09b0_0 .net "EX1_rs1_ind", 4 0, v000001ff71882b10_0;  1 drivers
v000001ff718a0f50_0 .net "EX1_rs2", 31 0, v000001ff71881350_0;  1 drivers
v000001ff718a0a50_0 .net "EX1_rs2_ind", 4 0, v000001ff718813f0_0;  1 drivers
v000001ff718a0870_0 .net "EX1_rs2_out", 31 0, L_000001ff7191ad60;  1 drivers
v000001ff7189ebb0_0 .net "EX2_ALU_OPER1", 31 0, v000001ff71883a10_0;  1 drivers
v000001ff7189f5b0_0 .net "EX2_ALU_OPER2", 31 0, v000001ff71883d30_0;  1 drivers
v000001ff7189fab0_0 .net "EX2_ALU_OUT", 31 0, L_000001ff718aedc0;  1 drivers
v000001ff7189ec50_0 .net "EX2_PC", 31 0, v000001ff71883bf0_0;  1 drivers
v000001ff7189ecf0_0 .net "EX2_PFC_to_IF", 31 0, v000001ff71883dd0_0;  1 drivers
v000001ff718a0230_0 .net "EX2_forward_to_B", 31 0, v000001ff71882f70_0;  1 drivers
v000001ff7189fdd0_0 .net "EX2_is_beq", 0 0, v000001ff718836f0_0;  1 drivers
v000001ff718a02d0_0 .net "EX2_is_bne", 0 0, v000001ff71883c90_0;  1 drivers
v000001ff7189f150_0 .net "EX2_is_jal", 0 0, v000001ff71884230_0;  1 drivers
v000001ff7189fe70_0 .net "EX2_is_jr", 0 0, v000001ff718842d0_0;  1 drivers
v000001ff7189f6f0_0 .net "EX2_is_oper2_immed", 0 0, v000001ff71883ab0_0;  1 drivers
v000001ff718a0370_0 .net "EX2_memread", 0 0, v000001ff71883330_0;  1 drivers
v000001ff7189ffb0_0 .net "EX2_memwrite", 0 0, v000001ff71883010_0;  1 drivers
v000001ff7189ed90_0 .net "EX2_opcode", 11 0, v000001ff718830b0_0;  1 drivers
v000001ff7189f1f0_0 .net "EX2_predicted", 0 0, v000001ff71883510_0;  1 drivers
v000001ff7189ee30_0 .net "EX2_rd_ind", 4 0, v000001ff718835b0_0;  1 drivers
v000001ff7189f330_0 .net "EX2_rd_indzero", 0 0, v000001ff71883e70_0;  1 drivers
v000001ff7189eed0_0 .net "EX2_regwrite", 0 0, v000001ff718838d0_0;  1 drivers
v000001ff7189f010_0 .net "EX2_rs1", 31 0, v000001ff718844b0_0;  1 drivers
v000001ff7189f3d0_0 .net "EX2_rs1_ind", 4 0, v000001ff71883650_0;  1 drivers
v000001ff7189f0b0_0 .net "EX2_rs2_ind", 4 0, v000001ff71883150_0;  1 drivers
v000001ff7189f470_0 .net "EX2_rs2_out", 31 0, v000001ff71884550_0;  1 drivers
v000001ff718a0050_0 .net "ID_INST", 31 0, v000001ff71885f00_0;  1 drivers
v000001ff718a07d0_0 .net "ID_PC", 31 0, v000001ff718869a0_0;  1 drivers
v000001ff718a0af0_0 .net "ID_PFC_to_EX", 31 0, L_000001ff718ac340;  1 drivers
v000001ff7189f510_0 .net "ID_PFC_to_IF", 31 0, L_000001ff718acca0;  1 drivers
v000001ff7189f790_0 .net "ID_forward_to_B", 31 0, L_000001ff718ad060;  1 drivers
v000001ff718a0910_0 .net "ID_is_beq", 0 0, L_000001ff718acd40;  1 drivers
v000001ff7189f830_0 .net "ID_is_bne", 0 0, L_000001ff718ace80;  1 drivers
v000001ff718a0190_0 .net "ID_is_j", 0 0, L_000001ff718adb00;  1 drivers
v000001ff718a00f0_0 .net "ID_is_jal", 0 0, L_000001ff718ac2a0;  1 drivers
v000001ff718a0410_0 .net "ID_is_jr", 0 0, L_000001ff718ade20;  1 drivers
v000001ff718a0550_0 .net "ID_is_oper2_immed", 0 0, L_000001ff718b5d30;  1 drivers
v000001ff7189f8d0_0 .net "ID_memread", 0 0, L_000001ff718ad560;  1 drivers
v000001ff718a05f0_0 .net "ID_memwrite", 0 0, L_000001ff718adc40;  1 drivers
v000001ff718a0690_0 .net "ID_opcode", 11 0, v000001ff7189ad30_0;  1 drivers
v000001ff718a0b90_0 .net "ID_predicted", 0 0, v000001ff71887a80_0;  1 drivers
v000001ff718a11d0_0 .net "ID_rd_ind", 4 0, v000001ff7189b7d0_0;  1 drivers
v000001ff718a1810_0 .net "ID_regwrite", 0 0, L_000001ff718ad380;  1 drivers
v000001ff718a1630_0 .net "ID_rs1", 31 0, v000001ff7188cd00_0;  1 drivers
v000001ff718a1770_0 .net "ID_rs1_ind", 4 0, v000001ff7189a6f0_0;  1 drivers
v000001ff718a1590_0 .net "ID_rs2", 31 0, v000001ff7188d160_0;  1 drivers
v000001ff718a1270_0 .net "ID_rs2_ind", 4 0, v000001ff7189afb0_0;  1 drivers
v000001ff718a1130_0 .net "IF_INST", 31 0, L_000001ff718b4d70;  1 drivers
v000001ff718a1310_0 .net "IF_pc", 31 0, v000001ff7189bc30_0;  1 drivers
v000001ff718a13b0_0 .net "MEM_ALU_OUT", 31 0, v000001ff71874750_0;  1 drivers
v000001ff718a1450_0 .net "MEM_Data_mem_out", 31 0, v000001ff7189c770_0;  1 drivers
v000001ff718a16d0_0 .net "MEM_memread", 0 0, v000001ff71874890_0;  1 drivers
v000001ff718a14f0_0 .net "MEM_memwrite", 0 0, v000001ff71874a70_0;  1 drivers
v000001ff718b1980_0 .net "MEM_opcode", 11 0, v000001ff71874930_0;  1 drivers
v000001ff718b2920_0 .net "MEM_rd_ind", 4 0, v000001ff71873a30_0;  1 drivers
v000001ff718b2560_0 .net "MEM_rd_indzero", 0 0, v000001ff71873df0_0;  1 drivers
v000001ff718b2e20_0 .net "MEM_regwrite", 0 0, v000001ff71874250_0;  1 drivers
v000001ff718b1fc0_0 .net "MEM_rs2", 31 0, v000001ff71873cb0_0;  1 drivers
v000001ff718b1200_0 .net "PC", 31 0, L_000001ff7192dfa0;  alias, 1 drivers
v000001ff718b31e0_0 .net "STALL_ID1_FLUSH", 0 0, v000001ff7188a140_0;  1 drivers
v000001ff718b21a0_0 .net "STALL_ID2_FLUSH", 0 0, v000001ff71888020_0;  1 drivers
v000001ff718b0f80_0 .net "STALL_IF_FLUSH", 0 0, v000001ff7188b0e0_0;  1 drivers
v000001ff718b2740_0 .net "WB_ALU_OUT", 31 0, v000001ff7189d490_0;  1 drivers
v000001ff718b1700_0 .net "WB_Data_mem_out", 31 0, v000001ff7189d710_0;  1 drivers
v000001ff718b3640_0 .net "WB_memread", 0 0, v000001ff7189d7b0_0;  1 drivers
v000001ff718b3320_0 .net "WB_rd_ind", 4 0, v000001ff7189d850_0;  1 drivers
v000001ff718b24c0_0 .net "WB_rd_indzero", 0 0, v000001ff7189ddf0_0;  1 drivers
v000001ff718b3140_0 .net "WB_regwrite", 0 0, v000001ff7189de90_0;  1 drivers
v000001ff718b3280_0 .net "Wrong_prediction", 0 0, L_000001ff7191b4d0;  1 drivers
v000001ff718b33c0_0 .net *"_ivl_1", 0 0, L_000001ff717ef8b0;  1 drivers
v000001ff718b1ca0_0 .net *"_ivl_13", 0 0, L_000001ff717f09c0;  1 drivers
v000001ff718b0ee0_0 .net *"_ivl_14", 0 0, L_000001ff718b2ce0;  1 drivers
v000001ff718b2600_0 .net *"_ivl_19", 0 0, L_000001ff717efed0;  1 drivers
v000001ff718b1020_0 .net *"_ivl_2", 0 0, L_000001ff718b1520;  1 drivers
v000001ff718b3460_0 .net *"_ivl_20", 0 0, L_000001ff718b2d80;  1 drivers
v000001ff718b3500_0 .net *"_ivl_25", 0 0, L_000001ff717f0aa0;  1 drivers
v000001ff718b27e0_0 .net *"_ivl_26", 0 0, L_000001ff718b2ec0;  1 drivers
v000001ff718b2060_0 .net *"_ivl_31", 0 0, L_000001ff717f0b80;  1 drivers
v000001ff718b2100_0 .net *"_ivl_32", 0 0, L_000001ff718b18e0;  1 drivers
v000001ff718b2f60_0 .net *"_ivl_40", 31 0, L_000001ff718ad600;  1 drivers
L_000001ff718d0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff718b2240_0 .net *"_ivl_43", 26 0, L_000001ff718d0c58;  1 drivers
L_000001ff718d0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff718b3000_0 .net/2u *"_ivl_44", 31 0, L_000001ff718d0ca0;  1 drivers
v000001ff718b35a0_0 .net *"_ivl_52", 31 0, L_000001ff7191fd90;  1 drivers
L_000001ff718d0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff718b10c0_0 .net *"_ivl_55", 26 0, L_000001ff718d0d30;  1 drivers
L_000001ff718d0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff718b1de0_0 .net/2u *"_ivl_56", 31 0, L_000001ff718d0d78;  1 drivers
v000001ff718b1b60_0 .net *"_ivl_7", 0 0, L_000001ff717ef920;  1 drivers
v000001ff718b22e0_0 .net *"_ivl_8", 0 0, L_000001ff718b1ac0;  1 drivers
v000001ff718b17a0_0 .net "alu_selA", 1 0, L_000001ff718b15c0;  1 drivers
v000001ff718b1840_0 .net "alu_selB", 1 0, L_000001ff718b3aa0;  1 drivers
v000001ff718b2380_0 .net "clk", 0 0, L_000001ff717f0950;  1 drivers
v000001ff718b1f20_0 .var "cycles_consumed", 31 0;
v000001ff718b30a0_0 .net "exhaz", 0 0, L_000001ff717efa00;  1 drivers
v000001ff718b1160_0 .net "exhaz2", 0 0, L_000001ff717f0b10;  1 drivers
v000001ff718b1d40_0 .net "hlt", 0 0, v000001ff7189df30_0;  1 drivers
v000001ff718b1e80_0 .net "idhaz", 0 0, L_000001ff717f0100;  1 drivers
v000001ff718b1a20_0 .net "idhaz2", 0 0, L_000001ff717efd10;  1 drivers
v000001ff718b2420_0 .net "if_id_write", 0 0, v000001ff7188bae0_0;  1 drivers
v000001ff718b26a0_0 .net "input_clk", 0 0, v000001ff718b13e0_0;  1 drivers
v000001ff718b2880_0 .net "is_branch_and_taken", 0 0, L_000001ff718b42f0;  1 drivers
v000001ff718b12a0_0 .net "memhaz", 0 0, L_000001ff717f0250;  1 drivers
v000001ff718b29c0_0 .net "memhaz2", 0 0, L_000001ff717f0e20;  1 drivers
v000001ff718b2a60_0 .net "pc_src", 2 0, L_000001ff718ad880;  1 drivers
v000001ff718b1340_0 .net "pc_write", 0 0, v000001ff7188b040_0;  1 drivers
v000001ff718b1480_0 .net "rst", 0 0, v000001ff718b1660_0;  1 drivers
v000001ff718b1c00_0 .net "store_rs2_forward", 1 0, L_000001ff718b3b40;  1 drivers
v000001ff718b2b00_0 .net "wdata_to_reg_file", 31 0, L_000001ff7191a270;  1 drivers
E_000001ff71808e70/0 .event negedge, v000001ff71889e20_0;
E_000001ff71808e70/1 .event posedge, v000001ff71873d50_0;
E_000001ff71808e70 .event/or E_000001ff71808e70/0, E_000001ff71808e70/1;
L_000001ff718b1520 .cmp/eq 5, v000001ff718835b0_0, v000001ff71882b10_0;
L_000001ff718b1ac0 .cmp/eq 5, v000001ff71873a30_0, v000001ff71882b10_0;
L_000001ff718b2ce0 .cmp/eq 5, v000001ff7189d850_0, v000001ff71882b10_0;
L_000001ff718b2d80 .cmp/eq 5, v000001ff718835b0_0, v000001ff718813f0_0;
L_000001ff718b2ec0 .cmp/eq 5, v000001ff71873a30_0, v000001ff718813f0_0;
L_000001ff718b18e0 .cmp/eq 5, v000001ff7189d850_0, v000001ff718813f0_0;
L_000001ff718ad600 .concat [ 5 27 0 0], v000001ff7189b7d0_0, L_000001ff718d0c58;
L_000001ff718add80 .cmp/ne 32, L_000001ff718ad600, L_000001ff718d0ca0;
L_000001ff7191fd90 .concat [ 5 27 0 0], v000001ff718835b0_0, L_000001ff718d0d30;
L_000001ff7191e530 .cmp/ne 32, L_000001ff7191fd90, L_000001ff718d0d78;
S_000001ff715cd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001ff717f0bf0 .functor NOT 1, L_000001ff717efa00, C4<0>, C4<0>, C4<0>;
L_000001ff717f0720 .functor AND 1, L_000001ff717f0250, L_000001ff717f0bf0, C4<1>, C4<1>;
L_000001ff717f0c60 .functor OR 1, L_000001ff717f0100, L_000001ff717f0720, C4<0>, C4<0>;
L_000001ff717f1050 .functor OR 1, L_000001ff717f0100, L_000001ff717efa00, C4<0>, C4<0>;
v000001ff71815ae0_0 .net *"_ivl_12", 0 0, L_000001ff717f1050;  1 drivers
v000001ff718177a0_0 .net *"_ivl_2", 0 0, L_000001ff717f0bf0;  1 drivers
v000001ff71815b80_0 .net *"_ivl_5", 0 0, L_000001ff717f0720;  1 drivers
v000001ff71816d00_0 .net *"_ivl_7", 0 0, L_000001ff717f0c60;  1 drivers
v000001ff71815ea0_0 .net "alu_selA", 1 0, L_000001ff718b15c0;  alias, 1 drivers
v000001ff718173e0_0 .net "exhaz", 0 0, L_000001ff717efa00;  alias, 1 drivers
v000001ff718175c0_0 .net "idhaz", 0 0, L_000001ff717f0100;  alias, 1 drivers
v000001ff71816800_0 .net "memhaz", 0 0, L_000001ff717f0250;  alias, 1 drivers
L_000001ff718b15c0 .concat8 [ 1 1 0 0], L_000001ff717f0c60, L_000001ff717f1050;
S_000001ff715cd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001ff717f02c0 .functor NOT 1, L_000001ff717f0b10, C4<0>, C4<0>, C4<0>;
L_000001ff717f0d40 .functor AND 1, L_000001ff717f0e20, L_000001ff717f02c0, C4<1>, C4<1>;
L_000001ff717f0790 .functor OR 1, L_000001ff717efd10, L_000001ff717f0d40, C4<0>, C4<0>;
L_000001ff717f0f00 .functor NOT 1, v000001ff718810d0_0, C4<0>, C4<0>, C4<0>;
L_000001ff717f0090 .functor AND 1, L_000001ff717f0790, L_000001ff717f0f00, C4<1>, C4<1>;
L_000001ff717f0330 .functor OR 1, L_000001ff717efd10, L_000001ff717f0b10, C4<0>, C4<0>;
L_000001ff717f03a0 .functor NOT 1, v000001ff718810d0_0, C4<0>, C4<0>, C4<0>;
L_000001ff717f0480 .functor AND 1, L_000001ff717f0330, L_000001ff717f03a0, C4<1>, C4<1>;
v000001ff718161c0_0 .net "EX1_is_oper2_immed", 0 0, v000001ff718810d0_0;  alias, 1 drivers
v000001ff718168a0_0 .net *"_ivl_11", 0 0, L_000001ff717f0090;  1 drivers
v000001ff71816940_0 .net *"_ivl_16", 0 0, L_000001ff717f0330;  1 drivers
v000001ff71817480_0 .net *"_ivl_17", 0 0, L_000001ff717f03a0;  1 drivers
v000001ff71815f40_0 .net *"_ivl_2", 0 0, L_000001ff717f02c0;  1 drivers
v000001ff71817520_0 .net *"_ivl_20", 0 0, L_000001ff717f0480;  1 drivers
v000001ff71815fe0_0 .net *"_ivl_5", 0 0, L_000001ff717f0d40;  1 drivers
v000001ff71816080_0 .net *"_ivl_7", 0 0, L_000001ff717f0790;  1 drivers
v000001ff71816120_0 .net *"_ivl_8", 0 0, L_000001ff717f0f00;  1 drivers
v000001ff71816580_0 .net "alu_selB", 1 0, L_000001ff718b3aa0;  alias, 1 drivers
v000001ff71816c60_0 .net "exhaz", 0 0, L_000001ff717f0b10;  alias, 1 drivers
v000001ff71816e40_0 .net "idhaz", 0 0, L_000001ff717efd10;  alias, 1 drivers
v000001ff71817160_0 .net "memhaz", 0 0, L_000001ff717f0e20;  alias, 1 drivers
L_000001ff718b3aa0 .concat8 [ 1 1 0 0], L_000001ff717f0090, L_000001ff717f0480;
S_000001ff715c69c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001ff717f1670 .functor NOT 1, L_000001ff717f0b10, C4<0>, C4<0>, C4<0>;
L_000001ff717f16e0 .functor AND 1, L_000001ff717f0e20, L_000001ff717f1670, C4<1>, C4<1>;
L_000001ff717f17c0 .functor OR 1, L_000001ff717efd10, L_000001ff717f16e0, C4<0>, C4<0>;
L_000001ff717f1750 .functor OR 1, L_000001ff717efd10, L_000001ff717f0b10, C4<0>, C4<0>;
v000001ff71816ee0_0 .net *"_ivl_12", 0 0, L_000001ff717f1750;  1 drivers
v000001ff71816f80_0 .net *"_ivl_2", 0 0, L_000001ff717f1670;  1 drivers
v000001ff718170c0_0 .net *"_ivl_5", 0 0, L_000001ff717f16e0;  1 drivers
v000001ff71817200_0 .net *"_ivl_7", 0 0, L_000001ff717f17c0;  1 drivers
v000001ff718172a0_0 .net "exhaz", 0 0, L_000001ff717f0b10;  alias, 1 drivers
v000001ff71817340_0 .net "idhaz", 0 0, L_000001ff717efd10;  alias, 1 drivers
v000001ff71795900_0 .net "memhaz", 0 0, L_000001ff717f0e20;  alias, 1 drivers
v000001ff717969e0_0 .net "store_rs2_forward", 1 0, L_000001ff718b3b40;  alias, 1 drivers
L_000001ff718b3b40 .concat8 [ 1 1 0 0], L_000001ff717f17c0, L_000001ff717f1750;
S_000001ff715c6b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001ff71796080_0 .net "EX_ALU_OUT", 31 0, L_000001ff718aedc0;  alias, 1 drivers
v000001ff71795e00_0 .net "EX_memread", 0 0, v000001ff71883330_0;  alias, 1 drivers
v000001ff7177e130_0 .net "EX_memwrite", 0 0, v000001ff71883010_0;  alias, 1 drivers
v000001ff7177c650_0 .net "EX_opcode", 11 0, v000001ff718830b0_0;  alias, 1 drivers
v000001ff71873ad0_0 .net "EX_rd_ind", 4 0, v000001ff718835b0_0;  alias, 1 drivers
v000001ff71873c10_0 .net "EX_rd_indzero", 0 0, L_000001ff7191e530;  1 drivers
v000001ff71873b70_0 .net "EX_regwrite", 0 0, v000001ff718838d0_0;  alias, 1 drivers
v000001ff718737b0_0 .net "EX_rs2_out", 31 0, v000001ff71884550_0;  alias, 1 drivers
v000001ff71874750_0 .var "MEM_ALU_OUT", 31 0;
v000001ff71874890_0 .var "MEM_memread", 0 0;
v000001ff71874a70_0 .var "MEM_memwrite", 0 0;
v000001ff71874930_0 .var "MEM_opcode", 11 0;
v000001ff71873a30_0 .var "MEM_rd_ind", 4 0;
v000001ff71873df0_0 .var "MEM_rd_indzero", 0 0;
v000001ff71874250_0 .var "MEM_regwrite", 0 0;
v000001ff71873cb0_0 .var "MEM_rs2", 31 0;
v000001ff71873f30_0 .net "clk", 0 0, L_000001ff7191b850;  1 drivers
v000001ff71873d50_0 .net "rst", 0 0, v000001ff718b1660_0;  alias, 1 drivers
E_000001ff71808ff0 .event posedge, v000001ff71873d50_0, v000001ff71873f30_0;
S_000001ff71639ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001ff71621470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ff716214a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ff716214e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ff71621518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ff71621550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ff71621588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ff716215c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ff716215f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ff71621630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ff71621668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ff716216a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ff716216d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ff71621710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ff71621748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ff71621780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ff716217b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ff716217f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ff71621828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ff71621860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ff71621898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ff716218d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ff71621908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ff71621940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ff71621978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ff716219b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ff7191b230 .functor XOR 1, L_000001ff7191b1c0, v000001ff71883510_0, C4<0>, C4<0>;
L_000001ff7191b380 .functor NOT 1, L_000001ff7191b230, C4<0>, C4<0>, C4<0>;
L_000001ff7191b460 .functor OR 1, v000001ff718b1660_0, L_000001ff7191b380, C4<0>, C4<0>;
L_000001ff7191b4d0 .functor NOT 1, L_000001ff7191b460, C4<0>, C4<0>, C4<0>;
v000001ff71875b00_0 .net "ALU_OP", 3 0, v000001ff718754c0_0;  1 drivers
v000001ff71876460_0 .net "BranchDecision", 0 0, L_000001ff7191b1c0;  1 drivers
v000001ff71876b40_0 .net "CF", 0 0, v000001ff718763c0_0;  1 drivers
v000001ff71875c40_0 .net "EX_opcode", 11 0, v000001ff718830b0_0;  alias, 1 drivers
v000001ff718768c0_0 .net "Wrong_prediction", 0 0, L_000001ff7191b4d0;  alias, 1 drivers
v000001ff71877540_0 .net "ZF", 0 0, L_000001ff7191a430;  1 drivers
L_000001ff718d0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ff71875560_0 .net/2u *"_ivl_0", 31 0, L_000001ff718d0ce8;  1 drivers
v000001ff71876e60_0 .net *"_ivl_11", 0 0, L_000001ff7191b460;  1 drivers
v000001ff71876640_0 .net *"_ivl_2", 31 0, L_000001ff718aec80;  1 drivers
v000001ff71875ce0_0 .net *"_ivl_6", 0 0, L_000001ff7191b230;  1 drivers
v000001ff71875240_0 .net *"_ivl_8", 0 0, L_000001ff7191b380;  1 drivers
v000001ff718775e0_0 .net "alu_out", 31 0, L_000001ff718aedc0;  alias, 1 drivers
v000001ff71876000_0 .net "alu_outw", 31 0, v000001ff71876dc0_0;  1 drivers
v000001ff718761e0_0 .net "is_beq", 0 0, v000001ff718836f0_0;  alias, 1 drivers
v000001ff71877180_0 .net "is_bne", 0 0, v000001ff71883c90_0;  alias, 1 drivers
v000001ff71876500_0 .net "is_jal", 0 0, v000001ff71884230_0;  alias, 1 drivers
v000001ff71876140_0 .net "oper1", 31 0, v000001ff71883a10_0;  alias, 1 drivers
v000001ff71875380_0 .net "oper2", 31 0, v000001ff71883d30_0;  alias, 1 drivers
v000001ff71874f20_0 .net "pc", 31 0, v000001ff71883bf0_0;  alias, 1 drivers
v000001ff71876960_0 .net "predicted", 0 0, v000001ff71883510_0;  alias, 1 drivers
v000001ff718752e0_0 .net "rst", 0 0, v000001ff718b1660_0;  alias, 1 drivers
L_000001ff718aec80 .arith/sum 32, v000001ff71883bf0_0, L_000001ff718d0ce8;
L_000001ff718aedc0 .functor MUXZ 32, v000001ff71876dc0_0, L_000001ff718aec80, v000001ff71884230_0, C4<>;
S_000001ff71639c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001ff71639ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001ff7191a040 .functor AND 1, v000001ff718836f0_0, L_000001ff7191aeb0, C4<1>, C4<1>;
L_000001ff7191b150 .functor NOT 1, L_000001ff7191aeb0, C4<0>, C4<0>, C4<0>;
L_000001ff7191af90 .functor AND 1, v000001ff71883c90_0, L_000001ff7191b150, C4<1>, C4<1>;
L_000001ff7191b1c0 .functor OR 1, L_000001ff7191a040, L_000001ff7191af90, C4<0>, C4<0>;
v000001ff71877680_0 .net "BranchDecision", 0 0, L_000001ff7191b1c0;  alias, 1 drivers
v000001ff71875e20_0 .net *"_ivl_2", 0 0, L_000001ff7191b150;  1 drivers
v000001ff71875740_0 .net "is_beq", 0 0, v000001ff718836f0_0;  alias, 1 drivers
v000001ff718757e0_0 .net "is_beq_taken", 0 0, L_000001ff7191a040;  1 drivers
v000001ff71875880_0 .net "is_bne", 0 0, v000001ff71883c90_0;  alias, 1 drivers
v000001ff71875f60_0 .net "is_bne_taken", 0 0, L_000001ff7191af90;  1 drivers
v000001ff71875420_0 .net "is_eq", 0 0, L_000001ff7191aeb0;  1 drivers
v000001ff71875d80_0 .net "oper1", 31 0, v000001ff71883a10_0;  alias, 1 drivers
v000001ff71875ec0_0 .net "oper2", 31 0, v000001ff71883d30_0;  alias, 1 drivers
S_000001ff71683170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001ff71639c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001ff7191a580 .functor XOR 1, L_000001ff718b01c0, L_000001ff718b0300, C4<0>, C4<0>;
L_000001ff7191add0 .functor XOR 1, L_000001ff718af040, L_000001ff718af7c0, C4<0>, C4<0>;
L_000001ff7191ab30 .functor XOR 1, L_000001ff718aee60, L_000001ff718b04e0, C4<0>, C4<0>;
L_000001ff7191a3c0 .functor XOR 1, L_000001ff718b0620, L_000001ff718aefa0, C4<0>, C4<0>;
L_000001ff7191b540 .functor XOR 1, L_000001ff718b06c0, L_000001ff718af0e0, C4<0>, C4<0>;
L_000001ff7191a190 .functor XOR 1, L_000001ff718af220, L_000001ff718b0760, C4<0>, C4<0>;
L_000001ff7191b8c0 .functor XOR 1, L_000001ff71925510, L_000001ff719251f0, C4<0>, C4<0>;
L_000001ff7191baf0 .functor XOR 1, L_000001ff71924a70, L_000001ff719244d0, C4<0>, C4<0>;
L_000001ff7191b5b0 .functor XOR 1, L_000001ff71923030, L_000001ff71924ed0, C4<0>, C4<0>;
L_000001ff7191a6d0 .functor XOR 1, L_000001ff719235d0, L_000001ff71924110, C4<0>, C4<0>;
L_000001ff7191a2e0 .functor XOR 1, L_000001ff719232b0, L_000001ff71923a30, C4<0>, C4<0>;
L_000001ff7191aba0 .functor XOR 1, L_000001ff71924890, L_000001ff719249d0, C4<0>, C4<0>;
L_000001ff7191b310 .functor XOR 1, L_000001ff71923ad0, L_000001ff71925650, C4<0>, C4<0>;
L_000001ff7191b3f0 .functor XOR 1, L_000001ff71924f70, L_000001ff719241b0, C4<0>, C4<0>;
L_000001ff7191ba80 .functor XOR 1, L_000001ff71924610, L_000001ff71923b70, C4<0>, C4<0>;
L_000001ff7191b690 .functor XOR 1, L_000001ff71925010, L_000001ff719256f0, C4<0>, C4<0>;
L_000001ff7191b700 .functor XOR 1, L_000001ff71924750, L_000001ff719238f0, C4<0>, C4<0>;
L_000001ff7191ac10 .functor XOR 1, L_000001ff71924b10, L_000001ff71924bb0, C4<0>, C4<0>;
L_000001ff7191a660 .functor XOR 1, L_000001ff71924570, L_000001ff71925290, C4<0>, C4<0>;
L_000001ff7191b7e0 .functor XOR 1, L_000001ff719237b0, L_000001ff71924c50, C4<0>, C4<0>;
L_000001ff7191a820 .functor XOR 1, L_000001ff719230d0, L_000001ff71923350, C4<0>, C4<0>;
L_000001ff7191a900 .functor XOR 1, L_000001ff719233f0, L_000001ff71925330, C4<0>, C4<0>;
L_000001ff7191ac80 .functor XOR 1, L_000001ff71923530, L_000001ff71924cf0, C4<0>, C4<0>;
L_000001ff71919f60 .functor XOR 1, L_000001ff719242f0, L_000001ff71924930, C4<0>, C4<0>;
L_000001ff7191aa50 .functor XOR 1, L_000001ff71923e90, L_000001ff71923c10, C4<0>, C4<0>;
L_000001ff7191a740 .functor XOR 1, L_000001ff71923990, L_000001ff71924250, C4<0>, C4<0>;
L_000001ff7191a350 .functor XOR 1, L_000001ff719246b0, L_000001ff71923d50, C4<0>, C4<0>;
L_000001ff7191a7b0 .functor XOR 1, L_000001ff71922f90, L_000001ff71923df0, C4<0>, C4<0>;
L_000001ff7191ae40 .functor XOR 1, L_000001ff71923670, L_000001ff71923cb0, C4<0>, C4<0>;
L_000001ff71919fd0 .functor XOR 1, L_000001ff71923710, L_000001ff719255b0, C4<0>, C4<0>;
L_000001ff7191a970 .functor XOR 1, L_000001ff71923f30, L_000001ff71923170, C4<0>, C4<0>;
L_000001ff7191b0e0 .functor XOR 1, L_000001ff719250b0, L_000001ff71924390, C4<0>, C4<0>;
L_000001ff7191aeb0/0/0 .functor OR 1, L_000001ff71924430, L_000001ff71925150, L_000001ff71924e30, L_000001ff71923850;
L_000001ff7191aeb0/0/4 .functor OR 1, L_000001ff719253d0, L_000001ff71923fd0, L_000001ff71925470, L_000001ff71924d90;
L_000001ff7191aeb0/0/8 .functor OR 1, L_000001ff71923210, L_000001ff71924070, L_000001ff71923490, L_000001ff71925dd0;
L_000001ff7191aeb0/0/12 .functor OR 1, L_000001ff71925e70, L_000001ff71925790, L_000001ff71925bf0, L_000001ff71925a10;
L_000001ff7191aeb0/0/16 .functor OR 1, L_000001ff71925830, L_000001ff719258d0, L_000001ff71925ab0, L_000001ff71925b50;
L_000001ff7191aeb0/0/20 .functor OR 1, L_000001ff71925d30, L_000001ff71925c90, L_000001ff71925970, L_000001ff719200b0;
L_000001ff7191aeb0/0/24 .functor OR 1, L_000001ff7191e030, L_000001ff7191f1b0, L_000001ff7191ead0, L_000001ff7191e3f0;
L_000001ff7191aeb0/0/28 .functor OR 1, L_000001ff71920470, L_000001ff7191ee90, L_000001ff7191efd0, L_000001ff7191ff70;
L_000001ff7191aeb0/1/0 .functor OR 1, L_000001ff7191aeb0/0/0, L_000001ff7191aeb0/0/4, L_000001ff7191aeb0/0/8, L_000001ff7191aeb0/0/12;
L_000001ff7191aeb0/1/4 .functor OR 1, L_000001ff7191aeb0/0/16, L_000001ff7191aeb0/0/20, L_000001ff7191aeb0/0/24, L_000001ff7191aeb0/0/28;
L_000001ff7191aeb0 .functor NOR 1, L_000001ff7191aeb0/1/0, L_000001ff7191aeb0/1/4, C4<0>, C4<0>;
v000001ff71874070_0 .net *"_ivl_0", 0 0, L_000001ff7191a580;  1 drivers
v000001ff71873fd0_0 .net *"_ivl_101", 0 0, L_000001ff719238f0;  1 drivers
v000001ff71873850_0 .net *"_ivl_102", 0 0, L_000001ff7191ac10;  1 drivers
v000001ff718749d0_0 .net *"_ivl_105", 0 0, L_000001ff71924b10;  1 drivers
v000001ff71874c50_0 .net *"_ivl_107", 0 0, L_000001ff71924bb0;  1 drivers
v000001ff71874110_0 .net *"_ivl_108", 0 0, L_000001ff7191a660;  1 drivers
v000001ff71874b10_0 .net *"_ivl_11", 0 0, L_000001ff718af7c0;  1 drivers
v000001ff71873e90_0 .net *"_ivl_111", 0 0, L_000001ff71924570;  1 drivers
v000001ff718741b0_0 .net *"_ivl_113", 0 0, L_000001ff71925290;  1 drivers
v000001ff718742f0_0 .net *"_ivl_114", 0 0, L_000001ff7191b7e0;  1 drivers
v000001ff71873990_0 .net *"_ivl_117", 0 0, L_000001ff719237b0;  1 drivers
v000001ff71874bb0_0 .net *"_ivl_119", 0 0, L_000001ff71924c50;  1 drivers
v000001ff718738f0_0 .net *"_ivl_12", 0 0, L_000001ff7191ab30;  1 drivers
v000001ff71874390_0 .net *"_ivl_120", 0 0, L_000001ff7191a820;  1 drivers
v000001ff71874430_0 .net *"_ivl_123", 0 0, L_000001ff719230d0;  1 drivers
v000001ff718744d0_0 .net *"_ivl_125", 0 0, L_000001ff71923350;  1 drivers
v000001ff718747f0_0 .net *"_ivl_126", 0 0, L_000001ff7191a900;  1 drivers
v000001ff71874cf0_0 .net *"_ivl_129", 0 0, L_000001ff719233f0;  1 drivers
v000001ff71874610_0 .net *"_ivl_131", 0 0, L_000001ff71925330;  1 drivers
v000001ff718746b0_0 .net *"_ivl_132", 0 0, L_000001ff7191ac80;  1 drivers
v000001ff71874d90_0 .net *"_ivl_135", 0 0, L_000001ff71923530;  1 drivers
v000001ff71873710_0 .net *"_ivl_137", 0 0, L_000001ff71924cf0;  1 drivers
v000001ff718728b0_0 .net *"_ivl_138", 0 0, L_000001ff71919f60;  1 drivers
v000001ff718733f0_0 .net *"_ivl_141", 0 0, L_000001ff719242f0;  1 drivers
v000001ff718732b0_0 .net *"_ivl_143", 0 0, L_000001ff71924930;  1 drivers
v000001ff71871690_0 .net *"_ivl_144", 0 0, L_000001ff7191aa50;  1 drivers
v000001ff71871af0_0 .net *"_ivl_147", 0 0, L_000001ff71923e90;  1 drivers
v000001ff71873170_0 .net *"_ivl_149", 0 0, L_000001ff71923c10;  1 drivers
v000001ff718726d0_0 .net *"_ivl_15", 0 0, L_000001ff718aee60;  1 drivers
v000001ff71872310_0 .net *"_ivl_150", 0 0, L_000001ff7191a740;  1 drivers
v000001ff71872590_0 .net *"_ivl_153", 0 0, L_000001ff71923990;  1 drivers
v000001ff71872450_0 .net *"_ivl_155", 0 0, L_000001ff71924250;  1 drivers
v000001ff718723b0_0 .net *"_ivl_156", 0 0, L_000001ff7191a350;  1 drivers
v000001ff718712d0_0 .net *"_ivl_159", 0 0, L_000001ff719246b0;  1 drivers
v000001ff71873490_0 .net *"_ivl_161", 0 0, L_000001ff71923d50;  1 drivers
v000001ff71871e10_0 .net *"_ivl_162", 0 0, L_000001ff7191a7b0;  1 drivers
v000001ff71871370_0 .net *"_ivl_165", 0 0, L_000001ff71922f90;  1 drivers
v000001ff71872810_0 .net *"_ivl_167", 0 0, L_000001ff71923df0;  1 drivers
v000001ff71872950_0 .net *"_ivl_168", 0 0, L_000001ff7191ae40;  1 drivers
v000001ff71873030_0 .net *"_ivl_17", 0 0, L_000001ff718b04e0;  1 drivers
v000001ff71871f50_0 .net *"_ivl_171", 0 0, L_000001ff71923670;  1 drivers
v000001ff718724f0_0 .net *"_ivl_173", 0 0, L_000001ff71923cb0;  1 drivers
v000001ff718729f0_0 .net *"_ivl_174", 0 0, L_000001ff71919fd0;  1 drivers
v000001ff71870f10_0 .net *"_ivl_177", 0 0, L_000001ff71923710;  1 drivers
v000001ff71871230_0 .net *"_ivl_179", 0 0, L_000001ff719255b0;  1 drivers
v000001ff71872770_0 .net *"_ivl_18", 0 0, L_000001ff7191a3c0;  1 drivers
v000001ff71871910_0 .net *"_ivl_180", 0 0, L_000001ff7191a970;  1 drivers
v000001ff718715f0_0 .net *"_ivl_183", 0 0, L_000001ff71923f30;  1 drivers
v000001ff71871410_0 .net *"_ivl_185", 0 0, L_000001ff71923170;  1 drivers
v000001ff71871730_0 .net *"_ivl_186", 0 0, L_000001ff7191b0e0;  1 drivers
v000001ff718717d0_0 .net *"_ivl_190", 0 0, L_000001ff719250b0;  1 drivers
v000001ff718735d0_0 .net *"_ivl_192", 0 0, L_000001ff71924390;  1 drivers
v000001ff71872d10_0 .net *"_ivl_194", 0 0, L_000001ff71924430;  1 drivers
v000001ff718714b0_0 .net *"_ivl_196", 0 0, L_000001ff71925150;  1 drivers
v000001ff71871870_0 .net *"_ivl_198", 0 0, L_000001ff71924e30;  1 drivers
v000001ff71873210_0 .net *"_ivl_200", 0 0, L_000001ff71923850;  1 drivers
v000001ff71872270_0 .net *"_ivl_202", 0 0, L_000001ff719253d0;  1 drivers
v000001ff71872630_0 .net *"_ivl_204", 0 0, L_000001ff71923fd0;  1 drivers
v000001ff71872a90_0 .net *"_ivl_206", 0 0, L_000001ff71925470;  1 drivers
v000001ff71871eb0_0 .net *"_ivl_208", 0 0, L_000001ff71924d90;  1 drivers
v000001ff71871550_0 .net *"_ivl_21", 0 0, L_000001ff718b0620;  1 drivers
v000001ff71873530_0 .net *"_ivl_210", 0 0, L_000001ff71923210;  1 drivers
v000001ff71873350_0 .net *"_ivl_212", 0 0, L_000001ff71924070;  1 drivers
v000001ff71871a50_0 .net *"_ivl_214", 0 0, L_000001ff71923490;  1 drivers
v000001ff71871ff0_0 .net *"_ivl_216", 0 0, L_000001ff71925dd0;  1 drivers
v000001ff71872b30_0 .net *"_ivl_218", 0 0, L_000001ff71925e70;  1 drivers
v000001ff71873670_0 .net *"_ivl_220", 0 0, L_000001ff71925790;  1 drivers
v000001ff718719b0_0 .net *"_ivl_222", 0 0, L_000001ff71925bf0;  1 drivers
v000001ff71871b90_0 .net *"_ivl_224", 0 0, L_000001ff71925a10;  1 drivers
v000001ff71872bd0_0 .net *"_ivl_226", 0 0, L_000001ff71925830;  1 drivers
v000001ff71872c70_0 .net *"_ivl_228", 0 0, L_000001ff719258d0;  1 drivers
v000001ff71872db0_0 .net *"_ivl_23", 0 0, L_000001ff718aefa0;  1 drivers
v000001ff71871c30_0 .net *"_ivl_230", 0 0, L_000001ff71925ab0;  1 drivers
v000001ff71870fb0_0 .net *"_ivl_232", 0 0, L_000001ff71925b50;  1 drivers
v000001ff71872e50_0 .net *"_ivl_234", 0 0, L_000001ff71925d30;  1 drivers
v000001ff71872ef0_0 .net *"_ivl_236", 0 0, L_000001ff71925c90;  1 drivers
v000001ff71871cd0_0 .net *"_ivl_238", 0 0, L_000001ff71925970;  1 drivers
v000001ff71871190_0 .net *"_ivl_24", 0 0, L_000001ff7191b540;  1 drivers
v000001ff71872f90_0 .net *"_ivl_240", 0 0, L_000001ff719200b0;  1 drivers
v000001ff71871050_0 .net *"_ivl_242", 0 0, L_000001ff7191e030;  1 drivers
v000001ff718710f0_0 .net *"_ivl_244", 0 0, L_000001ff7191f1b0;  1 drivers
v000001ff718730d0_0 .net *"_ivl_246", 0 0, L_000001ff7191ead0;  1 drivers
v000001ff71871d70_0 .net *"_ivl_248", 0 0, L_000001ff7191e3f0;  1 drivers
v000001ff71872090_0 .net *"_ivl_250", 0 0, L_000001ff71920470;  1 drivers
v000001ff71872130_0 .net *"_ivl_252", 0 0, L_000001ff7191ee90;  1 drivers
v000001ff718721d0_0 .net *"_ivl_254", 0 0, L_000001ff7191efd0;  1 drivers
v000001ff717952c0_0 .net *"_ivl_256", 0 0, L_000001ff7191ff70;  1 drivers
v000001ff718783a0_0 .net *"_ivl_27", 0 0, L_000001ff718b06c0;  1 drivers
v000001ff71877ae0_0 .net *"_ivl_29", 0 0, L_000001ff718af0e0;  1 drivers
v000001ff71878d00_0 .net *"_ivl_3", 0 0, L_000001ff718b01c0;  1 drivers
v000001ff71877c20_0 .net *"_ivl_30", 0 0, L_000001ff7191a190;  1 drivers
v000001ff71877860_0 .net *"_ivl_33", 0 0, L_000001ff718af220;  1 drivers
v000001ff71877cc0_0 .net *"_ivl_35", 0 0, L_000001ff718b0760;  1 drivers
v000001ff71877b80_0 .net *"_ivl_36", 0 0, L_000001ff7191b8c0;  1 drivers
v000001ff71877d60_0 .net *"_ivl_39", 0 0, L_000001ff71925510;  1 drivers
v000001ff71878300_0 .net *"_ivl_41", 0 0, L_000001ff719251f0;  1 drivers
v000001ff71877f40_0 .net *"_ivl_42", 0 0, L_000001ff7191baf0;  1 drivers
v000001ff718788a0_0 .net *"_ivl_45", 0 0, L_000001ff71924a70;  1 drivers
v000001ff71877a40_0 .net *"_ivl_47", 0 0, L_000001ff719244d0;  1 drivers
v000001ff71877e00_0 .net *"_ivl_48", 0 0, L_000001ff7191b5b0;  1 drivers
v000001ff71877ea0_0 .net *"_ivl_5", 0 0, L_000001ff718b0300;  1 drivers
v000001ff71878440_0 .net *"_ivl_51", 0 0, L_000001ff71923030;  1 drivers
v000001ff71877fe0_0 .net *"_ivl_53", 0 0, L_000001ff71924ed0;  1 drivers
v000001ff71878580_0 .net *"_ivl_54", 0 0, L_000001ff7191a6d0;  1 drivers
v000001ff71878760_0 .net *"_ivl_57", 0 0, L_000001ff719235d0;  1 drivers
v000001ff718786c0_0 .net *"_ivl_59", 0 0, L_000001ff71924110;  1 drivers
v000001ff71878080_0 .net *"_ivl_6", 0 0, L_000001ff7191add0;  1 drivers
v000001ff718789e0_0 .net *"_ivl_60", 0 0, L_000001ff7191a2e0;  1 drivers
v000001ff71878120_0 .net *"_ivl_63", 0 0, L_000001ff719232b0;  1 drivers
v000001ff71878800_0 .net *"_ivl_65", 0 0, L_000001ff71923a30;  1 drivers
v000001ff718781c0_0 .net *"_ivl_66", 0 0, L_000001ff7191aba0;  1 drivers
v000001ff71878260_0 .net *"_ivl_69", 0 0, L_000001ff71924890;  1 drivers
v000001ff718779a0_0 .net *"_ivl_71", 0 0, L_000001ff719249d0;  1 drivers
v000001ff718784e0_0 .net *"_ivl_72", 0 0, L_000001ff7191b310;  1 drivers
v000001ff71878620_0 .net *"_ivl_75", 0 0, L_000001ff71923ad0;  1 drivers
v000001ff71878940_0 .net *"_ivl_77", 0 0, L_000001ff71925650;  1 drivers
v000001ff71878b20_0 .net *"_ivl_78", 0 0, L_000001ff7191b3f0;  1 drivers
v000001ff718777c0_0 .net *"_ivl_81", 0 0, L_000001ff71924f70;  1 drivers
v000001ff71878a80_0 .net *"_ivl_83", 0 0, L_000001ff719241b0;  1 drivers
v000001ff71878bc0_0 .net *"_ivl_84", 0 0, L_000001ff7191ba80;  1 drivers
v000001ff71878c60_0 .net *"_ivl_87", 0 0, L_000001ff71924610;  1 drivers
v000001ff71878da0_0 .net *"_ivl_89", 0 0, L_000001ff71923b70;  1 drivers
v000001ff71877720_0 .net *"_ivl_9", 0 0, L_000001ff718af040;  1 drivers
v000001ff71877900_0 .net *"_ivl_90", 0 0, L_000001ff7191b690;  1 drivers
v000001ff718772c0_0 .net *"_ivl_93", 0 0, L_000001ff71925010;  1 drivers
v000001ff71875060_0 .net *"_ivl_95", 0 0, L_000001ff719256f0;  1 drivers
v000001ff71877220_0 .net *"_ivl_96", 0 0, L_000001ff7191b700;  1 drivers
v000001ff71876820_0 .net *"_ivl_99", 0 0, L_000001ff71924750;  1 drivers
v000001ff71876c80_0 .net "a", 31 0, v000001ff71883a10_0;  alias, 1 drivers
v000001ff718759c0_0 .net "b", 31 0, v000001ff71883d30_0;  alias, 1 drivers
v000001ff71877360_0 .net "out", 0 0, L_000001ff7191aeb0;  alias, 1 drivers
v000001ff71876a00_0 .net "temp", 31 0, L_000001ff719247f0;  1 drivers
L_000001ff718b01c0 .part v000001ff71883a10_0, 0, 1;
L_000001ff718b0300 .part v000001ff71883d30_0, 0, 1;
L_000001ff718af040 .part v000001ff71883a10_0, 1, 1;
L_000001ff718af7c0 .part v000001ff71883d30_0, 1, 1;
L_000001ff718aee60 .part v000001ff71883a10_0, 2, 1;
L_000001ff718b04e0 .part v000001ff71883d30_0, 2, 1;
L_000001ff718b0620 .part v000001ff71883a10_0, 3, 1;
L_000001ff718aefa0 .part v000001ff71883d30_0, 3, 1;
L_000001ff718b06c0 .part v000001ff71883a10_0, 4, 1;
L_000001ff718af0e0 .part v000001ff71883d30_0, 4, 1;
L_000001ff718af220 .part v000001ff71883a10_0, 5, 1;
L_000001ff718b0760 .part v000001ff71883d30_0, 5, 1;
L_000001ff71925510 .part v000001ff71883a10_0, 6, 1;
L_000001ff719251f0 .part v000001ff71883d30_0, 6, 1;
L_000001ff71924a70 .part v000001ff71883a10_0, 7, 1;
L_000001ff719244d0 .part v000001ff71883d30_0, 7, 1;
L_000001ff71923030 .part v000001ff71883a10_0, 8, 1;
L_000001ff71924ed0 .part v000001ff71883d30_0, 8, 1;
L_000001ff719235d0 .part v000001ff71883a10_0, 9, 1;
L_000001ff71924110 .part v000001ff71883d30_0, 9, 1;
L_000001ff719232b0 .part v000001ff71883a10_0, 10, 1;
L_000001ff71923a30 .part v000001ff71883d30_0, 10, 1;
L_000001ff71924890 .part v000001ff71883a10_0, 11, 1;
L_000001ff719249d0 .part v000001ff71883d30_0, 11, 1;
L_000001ff71923ad0 .part v000001ff71883a10_0, 12, 1;
L_000001ff71925650 .part v000001ff71883d30_0, 12, 1;
L_000001ff71924f70 .part v000001ff71883a10_0, 13, 1;
L_000001ff719241b0 .part v000001ff71883d30_0, 13, 1;
L_000001ff71924610 .part v000001ff71883a10_0, 14, 1;
L_000001ff71923b70 .part v000001ff71883d30_0, 14, 1;
L_000001ff71925010 .part v000001ff71883a10_0, 15, 1;
L_000001ff719256f0 .part v000001ff71883d30_0, 15, 1;
L_000001ff71924750 .part v000001ff71883a10_0, 16, 1;
L_000001ff719238f0 .part v000001ff71883d30_0, 16, 1;
L_000001ff71924b10 .part v000001ff71883a10_0, 17, 1;
L_000001ff71924bb0 .part v000001ff71883d30_0, 17, 1;
L_000001ff71924570 .part v000001ff71883a10_0, 18, 1;
L_000001ff71925290 .part v000001ff71883d30_0, 18, 1;
L_000001ff719237b0 .part v000001ff71883a10_0, 19, 1;
L_000001ff71924c50 .part v000001ff71883d30_0, 19, 1;
L_000001ff719230d0 .part v000001ff71883a10_0, 20, 1;
L_000001ff71923350 .part v000001ff71883d30_0, 20, 1;
L_000001ff719233f0 .part v000001ff71883a10_0, 21, 1;
L_000001ff71925330 .part v000001ff71883d30_0, 21, 1;
L_000001ff71923530 .part v000001ff71883a10_0, 22, 1;
L_000001ff71924cf0 .part v000001ff71883d30_0, 22, 1;
L_000001ff719242f0 .part v000001ff71883a10_0, 23, 1;
L_000001ff71924930 .part v000001ff71883d30_0, 23, 1;
L_000001ff71923e90 .part v000001ff71883a10_0, 24, 1;
L_000001ff71923c10 .part v000001ff71883d30_0, 24, 1;
L_000001ff71923990 .part v000001ff71883a10_0, 25, 1;
L_000001ff71924250 .part v000001ff71883d30_0, 25, 1;
L_000001ff719246b0 .part v000001ff71883a10_0, 26, 1;
L_000001ff71923d50 .part v000001ff71883d30_0, 26, 1;
L_000001ff71922f90 .part v000001ff71883a10_0, 27, 1;
L_000001ff71923df0 .part v000001ff71883d30_0, 27, 1;
L_000001ff71923670 .part v000001ff71883a10_0, 28, 1;
L_000001ff71923cb0 .part v000001ff71883d30_0, 28, 1;
L_000001ff71923710 .part v000001ff71883a10_0, 29, 1;
L_000001ff719255b0 .part v000001ff71883d30_0, 29, 1;
L_000001ff71923f30 .part v000001ff71883a10_0, 30, 1;
L_000001ff71923170 .part v000001ff71883d30_0, 30, 1;
LS_000001ff719247f0_0_0 .concat8 [ 1 1 1 1], L_000001ff7191a580, L_000001ff7191add0, L_000001ff7191ab30, L_000001ff7191a3c0;
LS_000001ff719247f0_0_4 .concat8 [ 1 1 1 1], L_000001ff7191b540, L_000001ff7191a190, L_000001ff7191b8c0, L_000001ff7191baf0;
LS_000001ff719247f0_0_8 .concat8 [ 1 1 1 1], L_000001ff7191b5b0, L_000001ff7191a6d0, L_000001ff7191a2e0, L_000001ff7191aba0;
LS_000001ff719247f0_0_12 .concat8 [ 1 1 1 1], L_000001ff7191b310, L_000001ff7191b3f0, L_000001ff7191ba80, L_000001ff7191b690;
LS_000001ff719247f0_0_16 .concat8 [ 1 1 1 1], L_000001ff7191b700, L_000001ff7191ac10, L_000001ff7191a660, L_000001ff7191b7e0;
LS_000001ff719247f0_0_20 .concat8 [ 1 1 1 1], L_000001ff7191a820, L_000001ff7191a900, L_000001ff7191ac80, L_000001ff71919f60;
LS_000001ff719247f0_0_24 .concat8 [ 1 1 1 1], L_000001ff7191aa50, L_000001ff7191a740, L_000001ff7191a350, L_000001ff7191a7b0;
LS_000001ff719247f0_0_28 .concat8 [ 1 1 1 1], L_000001ff7191ae40, L_000001ff71919fd0, L_000001ff7191a970, L_000001ff7191b0e0;
LS_000001ff719247f0_1_0 .concat8 [ 4 4 4 4], LS_000001ff719247f0_0_0, LS_000001ff719247f0_0_4, LS_000001ff719247f0_0_8, LS_000001ff719247f0_0_12;
LS_000001ff719247f0_1_4 .concat8 [ 4 4 4 4], LS_000001ff719247f0_0_16, LS_000001ff719247f0_0_20, LS_000001ff719247f0_0_24, LS_000001ff719247f0_0_28;
L_000001ff719247f0 .concat8 [ 16 16 0 0], LS_000001ff719247f0_1_0, LS_000001ff719247f0_1_4;
L_000001ff719250b0 .part v000001ff71883a10_0, 31, 1;
L_000001ff71924390 .part v000001ff71883d30_0, 31, 1;
L_000001ff71924430 .part L_000001ff719247f0, 0, 1;
L_000001ff71925150 .part L_000001ff719247f0, 1, 1;
L_000001ff71924e30 .part L_000001ff719247f0, 2, 1;
L_000001ff71923850 .part L_000001ff719247f0, 3, 1;
L_000001ff719253d0 .part L_000001ff719247f0, 4, 1;
L_000001ff71923fd0 .part L_000001ff719247f0, 5, 1;
L_000001ff71925470 .part L_000001ff719247f0, 6, 1;
L_000001ff71924d90 .part L_000001ff719247f0, 7, 1;
L_000001ff71923210 .part L_000001ff719247f0, 8, 1;
L_000001ff71924070 .part L_000001ff719247f0, 9, 1;
L_000001ff71923490 .part L_000001ff719247f0, 10, 1;
L_000001ff71925dd0 .part L_000001ff719247f0, 11, 1;
L_000001ff71925e70 .part L_000001ff719247f0, 12, 1;
L_000001ff71925790 .part L_000001ff719247f0, 13, 1;
L_000001ff71925bf0 .part L_000001ff719247f0, 14, 1;
L_000001ff71925a10 .part L_000001ff719247f0, 15, 1;
L_000001ff71925830 .part L_000001ff719247f0, 16, 1;
L_000001ff719258d0 .part L_000001ff719247f0, 17, 1;
L_000001ff71925ab0 .part L_000001ff719247f0, 18, 1;
L_000001ff71925b50 .part L_000001ff719247f0, 19, 1;
L_000001ff71925d30 .part L_000001ff719247f0, 20, 1;
L_000001ff71925c90 .part L_000001ff719247f0, 21, 1;
L_000001ff71925970 .part L_000001ff719247f0, 22, 1;
L_000001ff719200b0 .part L_000001ff719247f0, 23, 1;
L_000001ff7191e030 .part L_000001ff719247f0, 24, 1;
L_000001ff7191f1b0 .part L_000001ff719247f0, 25, 1;
L_000001ff7191ead0 .part L_000001ff719247f0, 26, 1;
L_000001ff7191e3f0 .part L_000001ff719247f0, 27, 1;
L_000001ff71920470 .part L_000001ff719247f0, 28, 1;
L_000001ff7191ee90 .part L_000001ff719247f0, 29, 1;
L_000001ff7191efd0 .part L_000001ff719247f0, 30, 1;
L_000001ff7191ff70 .part L_000001ff719247f0, 31, 1;
S_000001ff71683300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001ff71639ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001ff718096b0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001ff7191a430 .functor NOT 1, L_000001ff718afe00, C4<0>, C4<0>, C4<0>;
v000001ff71875ba0_0 .net "A", 31 0, v000001ff71883a10_0;  alias, 1 drivers
v000001ff71876aa0_0 .net "ALUOP", 3 0, v000001ff718754c0_0;  alias, 1 drivers
v000001ff71875a60_0 .net "B", 31 0, v000001ff71883d30_0;  alias, 1 drivers
v000001ff718763c0_0 .var "CF", 0 0;
v000001ff71877400_0 .net "ZF", 0 0, L_000001ff7191a430;  alias, 1 drivers
v000001ff718774a0_0 .net *"_ivl_1", 0 0, L_000001ff718afe00;  1 drivers
v000001ff71876dc0_0 .var "res", 31 0;
E_000001ff71808c70 .event anyedge, v000001ff71876aa0_0, v000001ff71876c80_0, v000001ff718759c0_0, v000001ff718763c0_0;
L_000001ff718afe00 .reduce/or v000001ff71876dc0_0;
S_000001ff7167c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001ff71639ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001ff7182bed0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ff7182bf08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ff7182bf40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ff7182bf78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ff7182bfb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ff7182bfe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ff7182c020 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ff7182c058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ff7182c090 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ff7182c0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ff7182c100 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ff7182c138 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ff7182c170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ff7182c1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ff7182c1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ff7182c218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ff7182c250 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ff7182c288 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ff7182c2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ff7182c2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ff7182c330 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ff7182c368 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ff7182c3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ff7182c3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ff7182c410 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ff718754c0_0 .var "ALU_OP", 3 0;
v000001ff718765a0_0 .net "opcode", 11 0, v000001ff718830b0_0;  alias, 1 drivers
E_000001ff71809730 .event anyedge, v000001ff7177c650_0;
S_000001ff7167ca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001ff71882430_0 .net "EX1_forward_to_B", 31 0, v000001ff71882390_0;  alias, 1 drivers
v000001ff71882110_0 .net "EX_PFC", 31 0, v000001ff71880d10_0;  alias, 1 drivers
v000001ff71880f90_0 .net "EX_PFC_to_IF", 31 0, L_000001ff718afea0;  alias, 1 drivers
v000001ff71881670_0 .net "alu_selA", 1 0, L_000001ff718b15c0;  alias, 1 drivers
v000001ff718824d0_0 .net "alu_selB", 1 0, L_000001ff718b3aa0;  alias, 1 drivers
v000001ff71880db0_0 .net "ex_haz", 31 0, v000001ff71874750_0;  alias, 1 drivers
v000001ff718822f0_0 .net "id_haz", 31 0, L_000001ff718aedc0;  alias, 1 drivers
v000001ff71880c70_0 .net "is_jr", 0 0, v000001ff71880ef0_0;  alias, 1 drivers
v000001ff71881ad0_0 .net "mem_haz", 31 0, L_000001ff7191a270;  alias, 1 drivers
v000001ff71881c10_0 .net "oper1", 31 0, L_000001ff718b5ef0;  alias, 1 drivers
v000001ff71882570_0 .net "oper2", 31 0, L_000001ff7191bc40;  alias, 1 drivers
v000001ff71880a90_0 .net "pc", 31 0, v000001ff71880e50_0;  alias, 1 drivers
v000001ff71882a70_0 .net "rs1", 31 0, v000001ff71880b30_0;  alias, 1 drivers
v000001ff718821b0_0 .net "rs2_in", 31 0, v000001ff71881350_0;  alias, 1 drivers
v000001ff71882250_0 .net "rs2_out", 31 0, L_000001ff7191ad60;  alias, 1 drivers
v000001ff71882ed0_0 .net "store_rs2_forward", 1 0, L_000001ff718b3b40;  alias, 1 drivers
L_000001ff718afea0 .functor MUXZ 32, v000001ff71880d10_0, L_000001ff718b5ef0, v000001ff71880ef0_0, C4<>;
S_000001ff71638230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001ff7167ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ff71808b70 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ff718b4ec0 .functor NOT 1, L_000001ff718b0580, C4<0>, C4<0>, C4<0>;
L_000001ff718b56a0 .functor NOT 1, L_000001ff718af4a0, C4<0>, C4<0>, C4<0>;
L_000001ff718b5780 .functor NOT 1, L_000001ff718b03a0, C4<0>, C4<0>, C4<0>;
L_000001ff718b5da0 .functor NOT 1, L_000001ff718af540, C4<0>, C4<0>, C4<0>;
L_000001ff718b58d0 .functor AND 32, L_000001ff718b5400, v000001ff71880b30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff718b5a90 .functor AND 32, L_000001ff718b5710, L_000001ff7191a270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff718b5e10 .functor OR 32, L_000001ff718b58d0, L_000001ff718b5a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ff718b5b00 .functor AND 32, L_000001ff718b57f0, v000001ff71874750_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff718b44b0 .functor OR 32, L_000001ff718b5e10, L_000001ff718b5b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ff718b6120 .functor AND 32, L_000001ff718b5a20, L_000001ff718aedc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff718b5ef0 .functor OR 32, L_000001ff718b44b0, L_000001ff718b6120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ff71876f00_0 .net *"_ivl_1", 0 0, L_000001ff718b0580;  1 drivers
v000001ff71876fa0_0 .net *"_ivl_13", 0 0, L_000001ff718b03a0;  1 drivers
v000001ff71877040_0 .net *"_ivl_14", 0 0, L_000001ff718b5780;  1 drivers
v000001ff718770e0_0 .net *"_ivl_19", 0 0, L_000001ff718b0b20;  1 drivers
v000001ff718751a0_0 .net *"_ivl_2", 0 0, L_000001ff718b4ec0;  1 drivers
v000001ff7187c9b0_0 .net *"_ivl_23", 0 0, L_000001ff718b0e40;  1 drivers
v000001ff7187ceb0_0 .net *"_ivl_27", 0 0, L_000001ff718af540;  1 drivers
v000001ff7187a750_0 .net *"_ivl_28", 0 0, L_000001ff718b5da0;  1 drivers
v000001ff7187bb50_0 .net *"_ivl_33", 0 0, L_000001ff718afa40;  1 drivers
v000001ff7187ca50_0 .net *"_ivl_37", 0 0, L_000001ff718af860;  1 drivers
v000001ff7187c050_0 .net *"_ivl_40", 31 0, L_000001ff718b58d0;  1 drivers
v000001ff7187c4b0_0 .net *"_ivl_42", 31 0, L_000001ff718b5a90;  1 drivers
v000001ff7187b1f0_0 .net *"_ivl_44", 31 0, L_000001ff718b5e10;  1 drivers
v000001ff7187caf0_0 .net *"_ivl_46", 31 0, L_000001ff718b5b00;  1 drivers
v000001ff7187c910_0 .net *"_ivl_48", 31 0, L_000001ff718b44b0;  1 drivers
v000001ff7187b8d0_0 .net *"_ivl_50", 31 0, L_000001ff718b6120;  1 drivers
v000001ff7187af70_0 .net *"_ivl_7", 0 0, L_000001ff718af4a0;  1 drivers
v000001ff7187b330_0 .net *"_ivl_8", 0 0, L_000001ff718b56a0;  1 drivers
v000001ff7187ba10_0 .net "ina", 31 0, v000001ff71880b30_0;  alias, 1 drivers
v000001ff7187b830_0 .net "inb", 31 0, L_000001ff7191a270;  alias, 1 drivers
v000001ff7187b970_0 .net "inc", 31 0, v000001ff71874750_0;  alias, 1 drivers
v000001ff7187abb0_0 .net "ind", 31 0, L_000001ff718aedc0;  alias, 1 drivers
v000001ff7187b790_0 .net "out", 31 0, L_000001ff718b5ef0;  alias, 1 drivers
v000001ff7187bab0_0 .net "s0", 31 0, L_000001ff718b5400;  1 drivers
v000001ff7187c730_0 .net "s1", 31 0, L_000001ff718b5710;  1 drivers
v000001ff7187a7f0_0 .net "s2", 31 0, L_000001ff718b57f0;  1 drivers
v000001ff7187cb90_0 .net "s3", 31 0, L_000001ff718b5a20;  1 drivers
v000001ff7187ad90_0 .net "sel", 1 0, L_000001ff718b15c0;  alias, 1 drivers
L_000001ff718b0580 .part L_000001ff718b15c0, 1, 1;
LS_000001ff718aff40_0_0 .concat [ 1 1 1 1], L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0;
LS_000001ff718aff40_0_4 .concat [ 1 1 1 1], L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0;
LS_000001ff718aff40_0_8 .concat [ 1 1 1 1], L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0;
LS_000001ff718aff40_0_12 .concat [ 1 1 1 1], L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0;
LS_000001ff718aff40_0_16 .concat [ 1 1 1 1], L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0;
LS_000001ff718aff40_0_20 .concat [ 1 1 1 1], L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0;
LS_000001ff718aff40_0_24 .concat [ 1 1 1 1], L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0;
LS_000001ff718aff40_0_28 .concat [ 1 1 1 1], L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0, L_000001ff718b4ec0;
LS_000001ff718aff40_1_0 .concat [ 4 4 4 4], LS_000001ff718aff40_0_0, LS_000001ff718aff40_0_4, LS_000001ff718aff40_0_8, LS_000001ff718aff40_0_12;
LS_000001ff718aff40_1_4 .concat [ 4 4 4 4], LS_000001ff718aff40_0_16, LS_000001ff718aff40_0_20, LS_000001ff718aff40_0_24, LS_000001ff718aff40_0_28;
L_000001ff718aff40 .concat [ 16 16 0 0], LS_000001ff718aff40_1_0, LS_000001ff718aff40_1_4;
L_000001ff718af4a0 .part L_000001ff718b15c0, 0, 1;
LS_000001ff718b0c60_0_0 .concat [ 1 1 1 1], L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0;
LS_000001ff718b0c60_0_4 .concat [ 1 1 1 1], L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0;
LS_000001ff718b0c60_0_8 .concat [ 1 1 1 1], L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0;
LS_000001ff718b0c60_0_12 .concat [ 1 1 1 1], L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0;
LS_000001ff718b0c60_0_16 .concat [ 1 1 1 1], L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0;
LS_000001ff718b0c60_0_20 .concat [ 1 1 1 1], L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0;
LS_000001ff718b0c60_0_24 .concat [ 1 1 1 1], L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0;
LS_000001ff718b0c60_0_28 .concat [ 1 1 1 1], L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0, L_000001ff718b56a0;
LS_000001ff718b0c60_1_0 .concat [ 4 4 4 4], LS_000001ff718b0c60_0_0, LS_000001ff718b0c60_0_4, LS_000001ff718b0c60_0_8, LS_000001ff718b0c60_0_12;
LS_000001ff718b0c60_1_4 .concat [ 4 4 4 4], LS_000001ff718b0c60_0_16, LS_000001ff718b0c60_0_20, LS_000001ff718b0c60_0_24, LS_000001ff718b0c60_0_28;
L_000001ff718b0c60 .concat [ 16 16 0 0], LS_000001ff718b0c60_1_0, LS_000001ff718b0c60_1_4;
L_000001ff718b03a0 .part L_000001ff718b15c0, 1, 1;
LS_000001ff718af180_0_0 .concat [ 1 1 1 1], L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780;
LS_000001ff718af180_0_4 .concat [ 1 1 1 1], L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780;
LS_000001ff718af180_0_8 .concat [ 1 1 1 1], L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780;
LS_000001ff718af180_0_12 .concat [ 1 1 1 1], L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780;
LS_000001ff718af180_0_16 .concat [ 1 1 1 1], L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780;
LS_000001ff718af180_0_20 .concat [ 1 1 1 1], L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780;
LS_000001ff718af180_0_24 .concat [ 1 1 1 1], L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780;
LS_000001ff718af180_0_28 .concat [ 1 1 1 1], L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780, L_000001ff718b5780;
LS_000001ff718af180_1_0 .concat [ 4 4 4 4], LS_000001ff718af180_0_0, LS_000001ff718af180_0_4, LS_000001ff718af180_0_8, LS_000001ff718af180_0_12;
LS_000001ff718af180_1_4 .concat [ 4 4 4 4], LS_000001ff718af180_0_16, LS_000001ff718af180_0_20, LS_000001ff718af180_0_24, LS_000001ff718af180_0_28;
L_000001ff718af180 .concat [ 16 16 0 0], LS_000001ff718af180_1_0, LS_000001ff718af180_1_4;
L_000001ff718b0b20 .part L_000001ff718b15c0, 0, 1;
LS_000001ff718afc20_0_0 .concat [ 1 1 1 1], L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20;
LS_000001ff718afc20_0_4 .concat [ 1 1 1 1], L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20;
LS_000001ff718afc20_0_8 .concat [ 1 1 1 1], L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20;
LS_000001ff718afc20_0_12 .concat [ 1 1 1 1], L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20;
LS_000001ff718afc20_0_16 .concat [ 1 1 1 1], L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20;
LS_000001ff718afc20_0_20 .concat [ 1 1 1 1], L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20;
LS_000001ff718afc20_0_24 .concat [ 1 1 1 1], L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20;
LS_000001ff718afc20_0_28 .concat [ 1 1 1 1], L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20, L_000001ff718b0b20;
LS_000001ff718afc20_1_0 .concat [ 4 4 4 4], LS_000001ff718afc20_0_0, LS_000001ff718afc20_0_4, LS_000001ff718afc20_0_8, LS_000001ff718afc20_0_12;
LS_000001ff718afc20_1_4 .concat [ 4 4 4 4], LS_000001ff718afc20_0_16, LS_000001ff718afc20_0_20, LS_000001ff718afc20_0_24, LS_000001ff718afc20_0_28;
L_000001ff718afc20 .concat [ 16 16 0 0], LS_000001ff718afc20_1_0, LS_000001ff718afc20_1_4;
L_000001ff718b0e40 .part L_000001ff718b15c0, 1, 1;
LS_000001ff718b0260_0_0 .concat [ 1 1 1 1], L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40;
LS_000001ff718b0260_0_4 .concat [ 1 1 1 1], L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40;
LS_000001ff718b0260_0_8 .concat [ 1 1 1 1], L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40;
LS_000001ff718b0260_0_12 .concat [ 1 1 1 1], L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40;
LS_000001ff718b0260_0_16 .concat [ 1 1 1 1], L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40;
LS_000001ff718b0260_0_20 .concat [ 1 1 1 1], L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40;
LS_000001ff718b0260_0_24 .concat [ 1 1 1 1], L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40;
LS_000001ff718b0260_0_28 .concat [ 1 1 1 1], L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40, L_000001ff718b0e40;
LS_000001ff718b0260_1_0 .concat [ 4 4 4 4], LS_000001ff718b0260_0_0, LS_000001ff718b0260_0_4, LS_000001ff718b0260_0_8, LS_000001ff718b0260_0_12;
LS_000001ff718b0260_1_4 .concat [ 4 4 4 4], LS_000001ff718b0260_0_16, LS_000001ff718b0260_0_20, LS_000001ff718b0260_0_24, LS_000001ff718b0260_0_28;
L_000001ff718b0260 .concat [ 16 16 0 0], LS_000001ff718b0260_1_0, LS_000001ff718b0260_1_4;
L_000001ff718af540 .part L_000001ff718b15c0, 0, 1;
LS_000001ff718b0940_0_0 .concat [ 1 1 1 1], L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0;
LS_000001ff718b0940_0_4 .concat [ 1 1 1 1], L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0;
LS_000001ff718b0940_0_8 .concat [ 1 1 1 1], L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0;
LS_000001ff718b0940_0_12 .concat [ 1 1 1 1], L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0;
LS_000001ff718b0940_0_16 .concat [ 1 1 1 1], L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0;
LS_000001ff718b0940_0_20 .concat [ 1 1 1 1], L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0;
LS_000001ff718b0940_0_24 .concat [ 1 1 1 1], L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0;
LS_000001ff718b0940_0_28 .concat [ 1 1 1 1], L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0, L_000001ff718b5da0;
LS_000001ff718b0940_1_0 .concat [ 4 4 4 4], LS_000001ff718b0940_0_0, LS_000001ff718b0940_0_4, LS_000001ff718b0940_0_8, LS_000001ff718b0940_0_12;
LS_000001ff718b0940_1_4 .concat [ 4 4 4 4], LS_000001ff718b0940_0_16, LS_000001ff718b0940_0_20, LS_000001ff718b0940_0_24, LS_000001ff718b0940_0_28;
L_000001ff718b0940 .concat [ 16 16 0 0], LS_000001ff718b0940_1_0, LS_000001ff718b0940_1_4;
L_000001ff718afa40 .part L_000001ff718b15c0, 1, 1;
LS_000001ff718afae0_0_0 .concat [ 1 1 1 1], L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40;
LS_000001ff718afae0_0_4 .concat [ 1 1 1 1], L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40;
LS_000001ff718afae0_0_8 .concat [ 1 1 1 1], L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40;
LS_000001ff718afae0_0_12 .concat [ 1 1 1 1], L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40;
LS_000001ff718afae0_0_16 .concat [ 1 1 1 1], L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40;
LS_000001ff718afae0_0_20 .concat [ 1 1 1 1], L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40;
LS_000001ff718afae0_0_24 .concat [ 1 1 1 1], L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40;
LS_000001ff718afae0_0_28 .concat [ 1 1 1 1], L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40, L_000001ff718afa40;
LS_000001ff718afae0_1_0 .concat [ 4 4 4 4], LS_000001ff718afae0_0_0, LS_000001ff718afae0_0_4, LS_000001ff718afae0_0_8, LS_000001ff718afae0_0_12;
LS_000001ff718afae0_1_4 .concat [ 4 4 4 4], LS_000001ff718afae0_0_16, LS_000001ff718afae0_0_20, LS_000001ff718afae0_0_24, LS_000001ff718afae0_0_28;
L_000001ff718afae0 .concat [ 16 16 0 0], LS_000001ff718afae0_1_0, LS_000001ff718afae0_1_4;
L_000001ff718af860 .part L_000001ff718b15c0, 0, 1;
LS_000001ff718b09e0_0_0 .concat [ 1 1 1 1], L_000001ff718af860, L_000001ff718af860, L_000001ff718af860, L_000001ff718af860;
LS_000001ff718b09e0_0_4 .concat [ 1 1 1 1], L_000001ff718af860, L_000001ff718af860, L_000001ff718af860, L_000001ff718af860;
LS_000001ff718b09e0_0_8 .concat [ 1 1 1 1], L_000001ff718af860, L_000001ff718af860, L_000001ff718af860, L_000001ff718af860;
LS_000001ff718b09e0_0_12 .concat [ 1 1 1 1], L_000001ff718af860, L_000001ff718af860, L_000001ff718af860, L_000001ff718af860;
LS_000001ff718b09e0_0_16 .concat [ 1 1 1 1], L_000001ff718af860, L_000001ff718af860, L_000001ff718af860, L_000001ff718af860;
LS_000001ff718b09e0_0_20 .concat [ 1 1 1 1], L_000001ff718af860, L_000001ff718af860, L_000001ff718af860, L_000001ff718af860;
LS_000001ff718b09e0_0_24 .concat [ 1 1 1 1], L_000001ff718af860, L_000001ff718af860, L_000001ff718af860, L_000001ff718af860;
LS_000001ff718b09e0_0_28 .concat [ 1 1 1 1], L_000001ff718af860, L_000001ff718af860, L_000001ff718af860, L_000001ff718af860;
LS_000001ff718b09e0_1_0 .concat [ 4 4 4 4], LS_000001ff718b09e0_0_0, LS_000001ff718b09e0_0_4, LS_000001ff718b09e0_0_8, LS_000001ff718b09e0_0_12;
LS_000001ff718b09e0_1_4 .concat [ 4 4 4 4], LS_000001ff718b09e0_0_16, LS_000001ff718b09e0_0_20, LS_000001ff718b09e0_0_24, LS_000001ff718b09e0_0_28;
L_000001ff718b09e0 .concat [ 16 16 0 0], LS_000001ff718b09e0_1_0, LS_000001ff718b09e0_1_4;
S_000001ff716383c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ff71638230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ff718b5400 .functor AND 32, L_000001ff718aff40, L_000001ff718b0c60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ff718760a0_0 .net "in1", 31 0, L_000001ff718aff40;  1 drivers
v000001ff71875600_0 .net "in2", 31 0, L_000001ff718b0c60;  1 drivers
v000001ff71875920_0 .net "out", 31 0, L_000001ff718b5400;  alias, 1 drivers
S_000001ff71671570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ff71638230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ff718b5710 .functor AND 32, L_000001ff718af180, L_000001ff718afc20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ff71876280_0 .net "in1", 31 0, L_000001ff718af180;  1 drivers
v000001ff718756a0_0 .net "in2", 31 0, L_000001ff718afc20;  1 drivers
v000001ff71874fc0_0 .net "out", 31 0, L_000001ff718b5710;  alias, 1 drivers
S_000001ff71671700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ff71638230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ff718b57f0 .functor AND 32, L_000001ff718b0260, L_000001ff718b0940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ff71876320_0 .net "in1", 31 0, L_000001ff718b0260;  1 drivers
v000001ff71876be0_0 .net "in2", 31 0, L_000001ff718b0940;  1 drivers
v000001ff71876780_0 .net "out", 31 0, L_000001ff718b57f0;  alias, 1 drivers
S_000001ff7187a3b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ff71638230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ff718b5a20 .functor AND 32, L_000001ff718afae0, L_000001ff718b09e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ff71875100_0 .net "in1", 31 0, L_000001ff718afae0;  1 drivers
v000001ff718766e0_0 .net "in2", 31 0, L_000001ff718b09e0;  1 drivers
v000001ff71876d20_0 .net "out", 31 0, L_000001ff718b5a20;  alias, 1 drivers
S_000001ff71879f00 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001ff7167ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ff71809ab0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ff718b5fd0 .functor NOT 1, L_000001ff718affe0, C4<0>, C4<0>, C4<0>;
L_000001ff718b6190 .functor NOT 1, L_000001ff718b08a0, C4<0>, C4<0>, C4<0>;
L_000001ff718b60b0 .functor NOT 1, L_000001ff718b0080, C4<0>, C4<0>, C4<0>;
L_000001ff717eff40 .functor NOT 1, L_000001ff718b0d00, C4<0>, C4<0>, C4<0>;
L_000001ff7191bcb0 .functor AND 32, L_000001ff718b5f60, v000001ff71882390_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff7191bd20 .functor AND 32, L_000001ff718b6040, L_000001ff7191a270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff7191be00 .functor OR 32, L_000001ff7191bcb0, L_000001ff7191bd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ff7191bd90 .functor AND 32, L_000001ff718b6200, v000001ff71874750_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff7191bbd0 .functor OR 32, L_000001ff7191be00, L_000001ff7191bd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ff7191bb60 .functor AND 32, L_000001ff7191be70, L_000001ff718aedc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff7191bc40 .functor OR 32, L_000001ff7191bbd0, L_000001ff7191bb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ff7187bf10_0 .net *"_ivl_1", 0 0, L_000001ff718affe0;  1 drivers
v000001ff7187c190_0 .net *"_ivl_13", 0 0, L_000001ff718b0080;  1 drivers
v000001ff7187c0f0_0 .net *"_ivl_14", 0 0, L_000001ff718b60b0;  1 drivers
v000001ff7187be70_0 .net *"_ivl_19", 0 0, L_000001ff718ae960;  1 drivers
v000001ff7187cc30_0 .net *"_ivl_2", 0 0, L_000001ff718b5fd0;  1 drivers
v000001ff7187a890_0 .net *"_ivl_23", 0 0, L_000001ff718b0440;  1 drivers
v000001ff7187c230_0 .net *"_ivl_27", 0 0, L_000001ff718b0d00;  1 drivers
v000001ff7187ccd0_0 .net *"_ivl_28", 0 0, L_000001ff717eff40;  1 drivers
v000001ff7187a930_0 .net *"_ivl_33", 0 0, L_000001ff718ae6e0;  1 drivers
v000001ff7187c5f0_0 .net *"_ivl_37", 0 0, L_000001ff718af2c0;  1 drivers
v000001ff7187b290_0 .net *"_ivl_40", 31 0, L_000001ff7191bcb0;  1 drivers
v000001ff7187cd70_0 .net *"_ivl_42", 31 0, L_000001ff7191bd20;  1 drivers
v000001ff7187c7d0_0 .net *"_ivl_44", 31 0, L_000001ff7191be00;  1 drivers
v000001ff7187ce10_0 .net *"_ivl_46", 31 0, L_000001ff7191bd90;  1 drivers
v000001ff7187a9d0_0 .net *"_ivl_48", 31 0, L_000001ff7191bbd0;  1 drivers
v000001ff7187b6f0_0 .net *"_ivl_50", 31 0, L_000001ff7191bb60;  1 drivers
v000001ff7187b3d0_0 .net *"_ivl_7", 0 0, L_000001ff718b08a0;  1 drivers
v000001ff7187b150_0 .net *"_ivl_8", 0 0, L_000001ff718b6190;  1 drivers
v000001ff7187c2d0_0 .net "ina", 31 0, v000001ff71882390_0;  alias, 1 drivers
v000001ff7187aed0_0 .net "inb", 31 0, L_000001ff7191a270;  alias, 1 drivers
v000001ff7187b5b0_0 .net "inc", 31 0, v000001ff71874750_0;  alias, 1 drivers
v000001ff7187c370_0 .net "ind", 31 0, L_000001ff718aedc0;  alias, 1 drivers
v000001ff7187b510_0 .net "out", 31 0, L_000001ff7191bc40;  alias, 1 drivers
v000001ff7187b470_0 .net "s0", 31 0, L_000001ff718b5f60;  1 drivers
v000001ff7187c410_0 .net "s1", 31 0, L_000001ff718b6040;  1 drivers
v000001ff7187c690_0 .net "s2", 31 0, L_000001ff718b6200;  1 drivers
v000001ff7187aa70_0 .net "s3", 31 0, L_000001ff7191be70;  1 drivers
v000001ff7187ab10_0 .net "sel", 1 0, L_000001ff718b3aa0;  alias, 1 drivers
L_000001ff718affe0 .part L_000001ff718b3aa0, 1, 1;
LS_000001ff718b0a80_0_0 .concat [ 1 1 1 1], L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0;
LS_000001ff718b0a80_0_4 .concat [ 1 1 1 1], L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0;
LS_000001ff718b0a80_0_8 .concat [ 1 1 1 1], L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0;
LS_000001ff718b0a80_0_12 .concat [ 1 1 1 1], L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0;
LS_000001ff718b0a80_0_16 .concat [ 1 1 1 1], L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0;
LS_000001ff718b0a80_0_20 .concat [ 1 1 1 1], L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0;
LS_000001ff718b0a80_0_24 .concat [ 1 1 1 1], L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0;
LS_000001ff718b0a80_0_28 .concat [ 1 1 1 1], L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0, L_000001ff718b5fd0;
LS_000001ff718b0a80_1_0 .concat [ 4 4 4 4], LS_000001ff718b0a80_0_0, LS_000001ff718b0a80_0_4, LS_000001ff718b0a80_0_8, LS_000001ff718b0a80_0_12;
LS_000001ff718b0a80_1_4 .concat [ 4 4 4 4], LS_000001ff718b0a80_0_16, LS_000001ff718b0a80_0_20, LS_000001ff718b0a80_0_24, LS_000001ff718b0a80_0_28;
L_000001ff718b0a80 .concat [ 16 16 0 0], LS_000001ff718b0a80_1_0, LS_000001ff718b0a80_1_4;
L_000001ff718b08a0 .part L_000001ff718b3aa0, 0, 1;
LS_000001ff718b0bc0_0_0 .concat [ 1 1 1 1], L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190;
LS_000001ff718b0bc0_0_4 .concat [ 1 1 1 1], L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190;
LS_000001ff718b0bc0_0_8 .concat [ 1 1 1 1], L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190;
LS_000001ff718b0bc0_0_12 .concat [ 1 1 1 1], L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190;
LS_000001ff718b0bc0_0_16 .concat [ 1 1 1 1], L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190;
LS_000001ff718b0bc0_0_20 .concat [ 1 1 1 1], L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190;
LS_000001ff718b0bc0_0_24 .concat [ 1 1 1 1], L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190;
LS_000001ff718b0bc0_0_28 .concat [ 1 1 1 1], L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190, L_000001ff718b6190;
LS_000001ff718b0bc0_1_0 .concat [ 4 4 4 4], LS_000001ff718b0bc0_0_0, LS_000001ff718b0bc0_0_4, LS_000001ff718b0bc0_0_8, LS_000001ff718b0bc0_0_12;
LS_000001ff718b0bc0_1_4 .concat [ 4 4 4 4], LS_000001ff718b0bc0_0_16, LS_000001ff718b0bc0_0_20, LS_000001ff718b0bc0_0_24, LS_000001ff718b0bc0_0_28;
L_000001ff718b0bc0 .concat [ 16 16 0 0], LS_000001ff718b0bc0_1_0, LS_000001ff718b0bc0_1_4;
L_000001ff718b0080 .part L_000001ff718b3aa0, 1, 1;
LS_000001ff718b0800_0_0 .concat [ 1 1 1 1], L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0;
LS_000001ff718b0800_0_4 .concat [ 1 1 1 1], L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0;
LS_000001ff718b0800_0_8 .concat [ 1 1 1 1], L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0;
LS_000001ff718b0800_0_12 .concat [ 1 1 1 1], L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0;
LS_000001ff718b0800_0_16 .concat [ 1 1 1 1], L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0;
LS_000001ff718b0800_0_20 .concat [ 1 1 1 1], L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0;
LS_000001ff718b0800_0_24 .concat [ 1 1 1 1], L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0;
LS_000001ff718b0800_0_28 .concat [ 1 1 1 1], L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0, L_000001ff718b60b0;
LS_000001ff718b0800_1_0 .concat [ 4 4 4 4], LS_000001ff718b0800_0_0, LS_000001ff718b0800_0_4, LS_000001ff718b0800_0_8, LS_000001ff718b0800_0_12;
LS_000001ff718b0800_1_4 .concat [ 4 4 4 4], LS_000001ff718b0800_0_16, LS_000001ff718b0800_0_20, LS_000001ff718b0800_0_24, LS_000001ff718b0800_0_28;
L_000001ff718b0800 .concat [ 16 16 0 0], LS_000001ff718b0800_1_0, LS_000001ff718b0800_1_4;
L_000001ff718ae960 .part L_000001ff718b3aa0, 0, 1;
LS_000001ff718aeaa0_0_0 .concat [ 1 1 1 1], L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960;
LS_000001ff718aeaa0_0_4 .concat [ 1 1 1 1], L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960;
LS_000001ff718aeaa0_0_8 .concat [ 1 1 1 1], L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960;
LS_000001ff718aeaa0_0_12 .concat [ 1 1 1 1], L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960;
LS_000001ff718aeaa0_0_16 .concat [ 1 1 1 1], L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960;
LS_000001ff718aeaa0_0_20 .concat [ 1 1 1 1], L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960;
LS_000001ff718aeaa0_0_24 .concat [ 1 1 1 1], L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960;
LS_000001ff718aeaa0_0_28 .concat [ 1 1 1 1], L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960, L_000001ff718ae960;
LS_000001ff718aeaa0_1_0 .concat [ 4 4 4 4], LS_000001ff718aeaa0_0_0, LS_000001ff718aeaa0_0_4, LS_000001ff718aeaa0_0_8, LS_000001ff718aeaa0_0_12;
LS_000001ff718aeaa0_1_4 .concat [ 4 4 4 4], LS_000001ff718aeaa0_0_16, LS_000001ff718aeaa0_0_20, LS_000001ff718aeaa0_0_24, LS_000001ff718aeaa0_0_28;
L_000001ff718aeaa0 .concat [ 16 16 0 0], LS_000001ff718aeaa0_1_0, LS_000001ff718aeaa0_1_4;
L_000001ff718b0440 .part L_000001ff718b3aa0, 1, 1;
LS_000001ff718aed20_0_0 .concat [ 1 1 1 1], L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440;
LS_000001ff718aed20_0_4 .concat [ 1 1 1 1], L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440;
LS_000001ff718aed20_0_8 .concat [ 1 1 1 1], L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440;
LS_000001ff718aed20_0_12 .concat [ 1 1 1 1], L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440;
LS_000001ff718aed20_0_16 .concat [ 1 1 1 1], L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440;
LS_000001ff718aed20_0_20 .concat [ 1 1 1 1], L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440;
LS_000001ff718aed20_0_24 .concat [ 1 1 1 1], L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440;
LS_000001ff718aed20_0_28 .concat [ 1 1 1 1], L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440, L_000001ff718b0440;
LS_000001ff718aed20_1_0 .concat [ 4 4 4 4], LS_000001ff718aed20_0_0, LS_000001ff718aed20_0_4, LS_000001ff718aed20_0_8, LS_000001ff718aed20_0_12;
LS_000001ff718aed20_1_4 .concat [ 4 4 4 4], LS_000001ff718aed20_0_16, LS_000001ff718aed20_0_20, LS_000001ff718aed20_0_24, LS_000001ff718aed20_0_28;
L_000001ff718aed20 .concat [ 16 16 0 0], LS_000001ff718aed20_1_0, LS_000001ff718aed20_1_4;
L_000001ff718b0d00 .part L_000001ff718b3aa0, 0, 1;
LS_000001ff718aef00_0_0 .concat [ 1 1 1 1], L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40;
LS_000001ff718aef00_0_4 .concat [ 1 1 1 1], L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40;
LS_000001ff718aef00_0_8 .concat [ 1 1 1 1], L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40;
LS_000001ff718aef00_0_12 .concat [ 1 1 1 1], L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40;
LS_000001ff718aef00_0_16 .concat [ 1 1 1 1], L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40;
LS_000001ff718aef00_0_20 .concat [ 1 1 1 1], L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40;
LS_000001ff718aef00_0_24 .concat [ 1 1 1 1], L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40;
LS_000001ff718aef00_0_28 .concat [ 1 1 1 1], L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40, L_000001ff717eff40;
LS_000001ff718aef00_1_0 .concat [ 4 4 4 4], LS_000001ff718aef00_0_0, LS_000001ff718aef00_0_4, LS_000001ff718aef00_0_8, LS_000001ff718aef00_0_12;
LS_000001ff718aef00_1_4 .concat [ 4 4 4 4], LS_000001ff718aef00_0_16, LS_000001ff718aef00_0_20, LS_000001ff718aef00_0_24, LS_000001ff718aef00_0_28;
L_000001ff718aef00 .concat [ 16 16 0 0], LS_000001ff718aef00_1_0, LS_000001ff718aef00_1_4;
L_000001ff718ae6e0 .part L_000001ff718b3aa0, 1, 1;
LS_000001ff718afb80_0_0 .concat [ 1 1 1 1], L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0;
LS_000001ff718afb80_0_4 .concat [ 1 1 1 1], L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0;
LS_000001ff718afb80_0_8 .concat [ 1 1 1 1], L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0;
LS_000001ff718afb80_0_12 .concat [ 1 1 1 1], L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0;
LS_000001ff718afb80_0_16 .concat [ 1 1 1 1], L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0;
LS_000001ff718afb80_0_20 .concat [ 1 1 1 1], L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0;
LS_000001ff718afb80_0_24 .concat [ 1 1 1 1], L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0;
LS_000001ff718afb80_0_28 .concat [ 1 1 1 1], L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0, L_000001ff718ae6e0;
LS_000001ff718afb80_1_0 .concat [ 4 4 4 4], LS_000001ff718afb80_0_0, LS_000001ff718afb80_0_4, LS_000001ff718afb80_0_8, LS_000001ff718afb80_0_12;
LS_000001ff718afb80_1_4 .concat [ 4 4 4 4], LS_000001ff718afb80_0_16, LS_000001ff718afb80_0_20, LS_000001ff718afb80_0_24, LS_000001ff718afb80_0_28;
L_000001ff718afb80 .concat [ 16 16 0 0], LS_000001ff718afb80_1_0, LS_000001ff718afb80_1_4;
L_000001ff718af2c0 .part L_000001ff718b3aa0, 0, 1;
LS_000001ff718af900_0_0 .concat [ 1 1 1 1], L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0;
LS_000001ff718af900_0_4 .concat [ 1 1 1 1], L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0;
LS_000001ff718af900_0_8 .concat [ 1 1 1 1], L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0;
LS_000001ff718af900_0_12 .concat [ 1 1 1 1], L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0;
LS_000001ff718af900_0_16 .concat [ 1 1 1 1], L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0;
LS_000001ff718af900_0_20 .concat [ 1 1 1 1], L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0;
LS_000001ff718af900_0_24 .concat [ 1 1 1 1], L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0;
LS_000001ff718af900_0_28 .concat [ 1 1 1 1], L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0, L_000001ff718af2c0;
LS_000001ff718af900_1_0 .concat [ 4 4 4 4], LS_000001ff718af900_0_0, LS_000001ff718af900_0_4, LS_000001ff718af900_0_8, LS_000001ff718af900_0_12;
LS_000001ff718af900_1_4 .concat [ 4 4 4 4], LS_000001ff718af900_0_16, LS_000001ff718af900_0_20, LS_000001ff718af900_0_24, LS_000001ff718af900_0_28;
L_000001ff718af900 .concat [ 16 16 0 0], LS_000001ff718af900_1_0, LS_000001ff718af900_1_4;
S_000001ff71879a50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ff71879f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ff718b5f60 .functor AND 32, L_000001ff718b0a80, L_000001ff718b0bc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ff7187bbf0_0 .net "in1", 31 0, L_000001ff718b0a80;  1 drivers
v000001ff7187ae30_0 .net "in2", 31 0, L_000001ff718b0bc0;  1 drivers
v000001ff7187b010_0 .net "out", 31 0, L_000001ff718b5f60;  alias, 1 drivers
S_000001ff718798c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ff71879f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ff718b6040 .functor AND 32, L_000001ff718b0800, L_000001ff718aeaa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ff7187bc90_0 .net "in1", 31 0, L_000001ff718b0800;  1 drivers
v000001ff7187bd30_0 .net "in2", 31 0, L_000001ff718aeaa0;  1 drivers
v000001ff7187bdd0_0 .net "out", 31 0, L_000001ff718b6040;  alias, 1 drivers
S_000001ff71879be0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ff71879f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ff718b6200 .functor AND 32, L_000001ff718aed20, L_000001ff718aef00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ff7187bfb0_0 .net "in1", 31 0, L_000001ff718aed20;  1 drivers
v000001ff7187b0b0_0 .net "in2", 31 0, L_000001ff718aef00;  1 drivers
v000001ff7187b650_0 .net "out", 31 0, L_000001ff718b6200;  alias, 1 drivers
S_000001ff71879d70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ff71879f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ff7191be70 .functor AND 32, L_000001ff718afb80, L_000001ff718af900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ff7187ac50_0 .net "in1", 31 0, L_000001ff718afb80;  1 drivers
v000001ff7187acf0_0 .net "in2", 31 0, L_000001ff718af900;  1 drivers
v000001ff7187c550_0 .net "out", 31 0, L_000001ff7191be70;  alias, 1 drivers
S_000001ff7187a540 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001ff7167ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001ff7180a730 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001ff7191b2a0 .functor NOT 1, L_000001ff718af5e0, C4<0>, C4<0>, C4<0>;
L_000001ff7191a890 .functor NOT 1, L_000001ff718af400, C4<0>, C4<0>, C4<0>;
L_000001ff7191af20 .functor NOT 1, L_000001ff718afcc0, C4<0>, C4<0>, C4<0>;
L_000001ff7191b000 .functor NOT 1, L_000001ff718aea00, C4<0>, C4<0>, C4<0>;
L_000001ff7191acf0 .functor AND 32, L_000001ff7191aac0, v000001ff71881350_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff7191a9e0 .functor AND 32, L_000001ff7191b770, L_000001ff7191a270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff7191b070 .functor OR 32, L_000001ff7191acf0, L_000001ff7191a9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ff7191a120 .functor AND 32, L_000001ff7191a0b0, v000001ff71874750_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff7191b620 .functor OR 32, L_000001ff7191b070, L_000001ff7191a120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ff7191a510 .functor AND 32, L_000001ff7191a4a0, L_000001ff718aedc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff7191ad60 .functor OR 32, L_000001ff7191b620, L_000001ff7191a510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ff7187dd10_0 .net *"_ivl_1", 0 0, L_000001ff718af5e0;  1 drivers
v000001ff7187e530_0 .net *"_ivl_13", 0 0, L_000001ff718afcc0;  1 drivers
v000001ff7187da90_0 .net *"_ivl_14", 0 0, L_000001ff7191af20;  1 drivers
v000001ff7187db30_0 .net *"_ivl_19", 0 0, L_000001ff718ae820;  1 drivers
v000001ff7187d130_0 .net *"_ivl_2", 0 0, L_000001ff7191b2a0;  1 drivers
v000001ff7187e5d0_0 .net *"_ivl_23", 0 0, L_000001ff718b0120;  1 drivers
v000001ff7187ddb0_0 .net *"_ivl_27", 0 0, L_000001ff718aea00;  1 drivers
v000001ff7187de50_0 .net *"_ivl_28", 0 0, L_000001ff7191b000;  1 drivers
v000001ff7187cff0_0 .net *"_ivl_33", 0 0, L_000001ff718afd60;  1 drivers
v000001ff7187cf50_0 .net *"_ivl_37", 0 0, L_000001ff718af680;  1 drivers
v000001ff7187d3b0_0 .net *"_ivl_40", 31 0, L_000001ff7191acf0;  1 drivers
v000001ff7187d1d0_0 .net *"_ivl_42", 31 0, L_000001ff7191a9e0;  1 drivers
v000001ff7187d4f0_0 .net *"_ivl_44", 31 0, L_000001ff7191b070;  1 drivers
v000001ff7187df90_0 .net *"_ivl_46", 31 0, L_000001ff7191a120;  1 drivers
v000001ff7187e0d0_0 .net *"_ivl_48", 31 0, L_000001ff7191b620;  1 drivers
v000001ff7187d590_0 .net *"_ivl_50", 31 0, L_000001ff7191a510;  1 drivers
v000001ff7187dbd0_0 .net *"_ivl_7", 0 0, L_000001ff718af400;  1 drivers
v000001ff7187d450_0 .net *"_ivl_8", 0 0, L_000001ff7191a890;  1 drivers
v000001ff7187d270_0 .net "ina", 31 0, v000001ff71881350_0;  alias, 1 drivers
v000001ff7187d6d0_0 .net "inb", 31 0, L_000001ff7191a270;  alias, 1 drivers
v000001ff7187d810_0 .net "inc", 31 0, v000001ff71874750_0;  alias, 1 drivers
v000001ff7187e170_0 .net "ind", 31 0, L_000001ff718aedc0;  alias, 1 drivers
v000001ff7187e2b0_0 .net "out", 31 0, L_000001ff7191ad60;  alias, 1 drivers
v000001ff7187d090_0 .net "s0", 31 0, L_000001ff7191aac0;  1 drivers
v000001ff7187d8b0_0 .net "s1", 31 0, L_000001ff7191b770;  1 drivers
v000001ff7187d310_0 .net "s2", 31 0, L_000001ff7191a0b0;  1 drivers
v000001ff71881fd0_0 .net "s3", 31 0, L_000001ff7191a4a0;  1 drivers
v000001ff71882070_0 .net "sel", 1 0, L_000001ff718b3b40;  alias, 1 drivers
L_000001ff718af5e0 .part L_000001ff718b3b40, 1, 1;
LS_000001ff718af360_0_0 .concat [ 1 1 1 1], L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0;
LS_000001ff718af360_0_4 .concat [ 1 1 1 1], L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0;
LS_000001ff718af360_0_8 .concat [ 1 1 1 1], L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0;
LS_000001ff718af360_0_12 .concat [ 1 1 1 1], L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0;
LS_000001ff718af360_0_16 .concat [ 1 1 1 1], L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0;
LS_000001ff718af360_0_20 .concat [ 1 1 1 1], L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0;
LS_000001ff718af360_0_24 .concat [ 1 1 1 1], L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0;
LS_000001ff718af360_0_28 .concat [ 1 1 1 1], L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0, L_000001ff7191b2a0;
LS_000001ff718af360_1_0 .concat [ 4 4 4 4], LS_000001ff718af360_0_0, LS_000001ff718af360_0_4, LS_000001ff718af360_0_8, LS_000001ff718af360_0_12;
LS_000001ff718af360_1_4 .concat [ 4 4 4 4], LS_000001ff718af360_0_16, LS_000001ff718af360_0_20, LS_000001ff718af360_0_24, LS_000001ff718af360_0_28;
L_000001ff718af360 .concat [ 16 16 0 0], LS_000001ff718af360_1_0, LS_000001ff718af360_1_4;
L_000001ff718af400 .part L_000001ff718b3b40, 0, 1;
LS_000001ff718b0da0_0_0 .concat [ 1 1 1 1], L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890;
LS_000001ff718b0da0_0_4 .concat [ 1 1 1 1], L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890;
LS_000001ff718b0da0_0_8 .concat [ 1 1 1 1], L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890;
LS_000001ff718b0da0_0_12 .concat [ 1 1 1 1], L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890;
LS_000001ff718b0da0_0_16 .concat [ 1 1 1 1], L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890;
LS_000001ff718b0da0_0_20 .concat [ 1 1 1 1], L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890;
LS_000001ff718b0da0_0_24 .concat [ 1 1 1 1], L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890;
LS_000001ff718b0da0_0_28 .concat [ 1 1 1 1], L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890, L_000001ff7191a890;
LS_000001ff718b0da0_1_0 .concat [ 4 4 4 4], LS_000001ff718b0da0_0_0, LS_000001ff718b0da0_0_4, LS_000001ff718b0da0_0_8, LS_000001ff718b0da0_0_12;
LS_000001ff718b0da0_1_4 .concat [ 4 4 4 4], LS_000001ff718b0da0_0_16, LS_000001ff718b0da0_0_20, LS_000001ff718b0da0_0_24, LS_000001ff718b0da0_0_28;
L_000001ff718b0da0 .concat [ 16 16 0 0], LS_000001ff718b0da0_1_0, LS_000001ff718b0da0_1_4;
L_000001ff718afcc0 .part L_000001ff718b3b40, 1, 1;
LS_000001ff718ae780_0_0 .concat [ 1 1 1 1], L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20;
LS_000001ff718ae780_0_4 .concat [ 1 1 1 1], L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20;
LS_000001ff718ae780_0_8 .concat [ 1 1 1 1], L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20;
LS_000001ff718ae780_0_12 .concat [ 1 1 1 1], L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20;
LS_000001ff718ae780_0_16 .concat [ 1 1 1 1], L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20;
LS_000001ff718ae780_0_20 .concat [ 1 1 1 1], L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20;
LS_000001ff718ae780_0_24 .concat [ 1 1 1 1], L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20;
LS_000001ff718ae780_0_28 .concat [ 1 1 1 1], L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20, L_000001ff7191af20;
LS_000001ff718ae780_1_0 .concat [ 4 4 4 4], LS_000001ff718ae780_0_0, LS_000001ff718ae780_0_4, LS_000001ff718ae780_0_8, LS_000001ff718ae780_0_12;
LS_000001ff718ae780_1_4 .concat [ 4 4 4 4], LS_000001ff718ae780_0_16, LS_000001ff718ae780_0_20, LS_000001ff718ae780_0_24, LS_000001ff718ae780_0_28;
L_000001ff718ae780 .concat [ 16 16 0 0], LS_000001ff718ae780_1_0, LS_000001ff718ae780_1_4;
L_000001ff718ae820 .part L_000001ff718b3b40, 0, 1;
LS_000001ff718af720_0_0 .concat [ 1 1 1 1], L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820;
LS_000001ff718af720_0_4 .concat [ 1 1 1 1], L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820;
LS_000001ff718af720_0_8 .concat [ 1 1 1 1], L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820;
LS_000001ff718af720_0_12 .concat [ 1 1 1 1], L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820;
LS_000001ff718af720_0_16 .concat [ 1 1 1 1], L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820;
LS_000001ff718af720_0_20 .concat [ 1 1 1 1], L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820;
LS_000001ff718af720_0_24 .concat [ 1 1 1 1], L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820;
LS_000001ff718af720_0_28 .concat [ 1 1 1 1], L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820, L_000001ff718ae820;
LS_000001ff718af720_1_0 .concat [ 4 4 4 4], LS_000001ff718af720_0_0, LS_000001ff718af720_0_4, LS_000001ff718af720_0_8, LS_000001ff718af720_0_12;
LS_000001ff718af720_1_4 .concat [ 4 4 4 4], LS_000001ff718af720_0_16, LS_000001ff718af720_0_20, LS_000001ff718af720_0_24, LS_000001ff718af720_0_28;
L_000001ff718af720 .concat [ 16 16 0 0], LS_000001ff718af720_1_0, LS_000001ff718af720_1_4;
L_000001ff718b0120 .part L_000001ff718b3b40, 1, 1;
LS_000001ff718af9a0_0_0 .concat [ 1 1 1 1], L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120;
LS_000001ff718af9a0_0_4 .concat [ 1 1 1 1], L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120;
LS_000001ff718af9a0_0_8 .concat [ 1 1 1 1], L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120;
LS_000001ff718af9a0_0_12 .concat [ 1 1 1 1], L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120;
LS_000001ff718af9a0_0_16 .concat [ 1 1 1 1], L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120;
LS_000001ff718af9a0_0_20 .concat [ 1 1 1 1], L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120;
LS_000001ff718af9a0_0_24 .concat [ 1 1 1 1], L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120;
LS_000001ff718af9a0_0_28 .concat [ 1 1 1 1], L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120, L_000001ff718b0120;
LS_000001ff718af9a0_1_0 .concat [ 4 4 4 4], LS_000001ff718af9a0_0_0, LS_000001ff718af9a0_0_4, LS_000001ff718af9a0_0_8, LS_000001ff718af9a0_0_12;
LS_000001ff718af9a0_1_4 .concat [ 4 4 4 4], LS_000001ff718af9a0_0_16, LS_000001ff718af9a0_0_20, LS_000001ff718af9a0_0_24, LS_000001ff718af9a0_0_28;
L_000001ff718af9a0 .concat [ 16 16 0 0], LS_000001ff718af9a0_1_0, LS_000001ff718af9a0_1_4;
L_000001ff718aea00 .part L_000001ff718b3b40, 0, 1;
LS_000001ff718aeb40_0_0 .concat [ 1 1 1 1], L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000;
LS_000001ff718aeb40_0_4 .concat [ 1 1 1 1], L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000;
LS_000001ff718aeb40_0_8 .concat [ 1 1 1 1], L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000;
LS_000001ff718aeb40_0_12 .concat [ 1 1 1 1], L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000;
LS_000001ff718aeb40_0_16 .concat [ 1 1 1 1], L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000;
LS_000001ff718aeb40_0_20 .concat [ 1 1 1 1], L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000;
LS_000001ff718aeb40_0_24 .concat [ 1 1 1 1], L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000;
LS_000001ff718aeb40_0_28 .concat [ 1 1 1 1], L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000, L_000001ff7191b000;
LS_000001ff718aeb40_1_0 .concat [ 4 4 4 4], LS_000001ff718aeb40_0_0, LS_000001ff718aeb40_0_4, LS_000001ff718aeb40_0_8, LS_000001ff718aeb40_0_12;
LS_000001ff718aeb40_1_4 .concat [ 4 4 4 4], LS_000001ff718aeb40_0_16, LS_000001ff718aeb40_0_20, LS_000001ff718aeb40_0_24, LS_000001ff718aeb40_0_28;
L_000001ff718aeb40 .concat [ 16 16 0 0], LS_000001ff718aeb40_1_0, LS_000001ff718aeb40_1_4;
L_000001ff718afd60 .part L_000001ff718b3b40, 1, 1;
LS_000001ff718ae8c0_0_0 .concat [ 1 1 1 1], L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60;
LS_000001ff718ae8c0_0_4 .concat [ 1 1 1 1], L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60;
LS_000001ff718ae8c0_0_8 .concat [ 1 1 1 1], L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60;
LS_000001ff718ae8c0_0_12 .concat [ 1 1 1 1], L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60;
LS_000001ff718ae8c0_0_16 .concat [ 1 1 1 1], L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60;
LS_000001ff718ae8c0_0_20 .concat [ 1 1 1 1], L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60;
LS_000001ff718ae8c0_0_24 .concat [ 1 1 1 1], L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60;
LS_000001ff718ae8c0_0_28 .concat [ 1 1 1 1], L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60, L_000001ff718afd60;
LS_000001ff718ae8c0_1_0 .concat [ 4 4 4 4], LS_000001ff718ae8c0_0_0, LS_000001ff718ae8c0_0_4, LS_000001ff718ae8c0_0_8, LS_000001ff718ae8c0_0_12;
LS_000001ff718ae8c0_1_4 .concat [ 4 4 4 4], LS_000001ff718ae8c0_0_16, LS_000001ff718ae8c0_0_20, LS_000001ff718ae8c0_0_24, LS_000001ff718ae8c0_0_28;
L_000001ff718ae8c0 .concat [ 16 16 0 0], LS_000001ff718ae8c0_1_0, LS_000001ff718ae8c0_1_4;
L_000001ff718af680 .part L_000001ff718b3b40, 0, 1;
LS_000001ff718aebe0_0_0 .concat [ 1 1 1 1], L_000001ff718af680, L_000001ff718af680, L_000001ff718af680, L_000001ff718af680;
LS_000001ff718aebe0_0_4 .concat [ 1 1 1 1], L_000001ff718af680, L_000001ff718af680, L_000001ff718af680, L_000001ff718af680;
LS_000001ff718aebe0_0_8 .concat [ 1 1 1 1], L_000001ff718af680, L_000001ff718af680, L_000001ff718af680, L_000001ff718af680;
LS_000001ff718aebe0_0_12 .concat [ 1 1 1 1], L_000001ff718af680, L_000001ff718af680, L_000001ff718af680, L_000001ff718af680;
LS_000001ff718aebe0_0_16 .concat [ 1 1 1 1], L_000001ff718af680, L_000001ff718af680, L_000001ff718af680, L_000001ff718af680;
LS_000001ff718aebe0_0_20 .concat [ 1 1 1 1], L_000001ff718af680, L_000001ff718af680, L_000001ff718af680, L_000001ff718af680;
LS_000001ff718aebe0_0_24 .concat [ 1 1 1 1], L_000001ff718af680, L_000001ff718af680, L_000001ff718af680, L_000001ff718af680;
LS_000001ff718aebe0_0_28 .concat [ 1 1 1 1], L_000001ff718af680, L_000001ff718af680, L_000001ff718af680, L_000001ff718af680;
LS_000001ff718aebe0_1_0 .concat [ 4 4 4 4], LS_000001ff718aebe0_0_0, LS_000001ff718aebe0_0_4, LS_000001ff718aebe0_0_8, LS_000001ff718aebe0_0_12;
LS_000001ff718aebe0_1_4 .concat [ 4 4 4 4], LS_000001ff718aebe0_0_16, LS_000001ff718aebe0_0_20, LS_000001ff718aebe0_0_24, LS_000001ff718aebe0_0_28;
L_000001ff718aebe0 .concat [ 16 16 0 0], LS_000001ff718aebe0_1_0, LS_000001ff718aebe0_1_4;
S_000001ff71879730 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001ff7187a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ff7191aac0 .functor AND 32, L_000001ff718af360, L_000001ff718b0da0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ff7187c870_0 .net "in1", 31 0, L_000001ff718af360;  1 drivers
v000001ff7187e490_0 .net "in2", 31 0, L_000001ff718b0da0;  1 drivers
v000001ff7187d950_0 .net "out", 31 0, L_000001ff7191aac0;  alias, 1 drivers
S_000001ff7187a220 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001ff7187a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ff7191b770 .functor AND 32, L_000001ff718ae780, L_000001ff718af720, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ff7187d9f0_0 .net "in1", 31 0, L_000001ff718ae780;  1 drivers
v000001ff7187e210_0 .net "in2", 31 0, L_000001ff718af720;  1 drivers
v000001ff7187d770_0 .net "out", 31 0, L_000001ff7191b770;  alias, 1 drivers
S_000001ff7187a090 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001ff7187a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ff7191a0b0 .functor AND 32, L_000001ff718af9a0, L_000001ff718aeb40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ff7187e030_0 .net "in1", 31 0, L_000001ff718af9a0;  1 drivers
v000001ff7187e350_0 .net "in2", 31 0, L_000001ff718aeb40;  1 drivers
v000001ff7187d630_0 .net "out", 31 0, L_000001ff7191a0b0;  alias, 1 drivers
S_000001ff7187fa10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001ff7187a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001ff7191a4a0 .functor AND 32, L_000001ff718ae8c0, L_000001ff718aebe0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ff7187def0_0 .net "in1", 31 0, L_000001ff718ae8c0;  1 drivers
v000001ff7187e3f0_0 .net "in2", 31 0, L_000001ff718aebe0;  1 drivers
v000001ff7187dc70_0 .net "out", 31 0, L_000001ff7191a4a0;  alias, 1 drivers
S_000001ff718801e0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001ff71884720 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ff71884758 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ff71884790 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ff718847c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ff71884800 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ff71884838 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ff71884870 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ff718848a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ff718848e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ff71884918 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ff71884950 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ff71884988 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ff718849c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ff718849f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ff71884a30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ff71884a68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ff71884aa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ff71884ad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ff71884b10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ff71884b48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ff71884b80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ff71884bb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ff71884bf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ff71884c28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ff71884c60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ff71880e50_0 .var "EX1_PC", 31 0;
v000001ff71880d10_0 .var "EX1_PFC", 31 0;
v000001ff71882390_0 .var "EX1_forward_to_B", 31 0;
v000001ff71882610_0 .var "EX1_is_beq", 0 0;
v000001ff71881030_0 .var "EX1_is_bne", 0 0;
v000001ff71881710_0 .var "EX1_is_jal", 0 0;
v000001ff71880ef0_0 .var "EX1_is_jr", 0 0;
v000001ff718810d0_0 .var "EX1_is_oper2_immed", 0 0;
v000001ff71881850_0 .var "EX1_memread", 0 0;
v000001ff71881170_0 .var "EX1_memwrite", 0 0;
v000001ff71881210_0 .var "EX1_opcode", 11 0;
v000001ff71881b70_0 .var "EX1_predicted", 0 0;
v000001ff718812b0_0 .var "EX1_rd_ind", 4 0;
v000001ff718826b0_0 .var "EX1_rd_indzero", 0 0;
v000001ff718818f0_0 .var "EX1_regwrite", 0 0;
v000001ff71880b30_0 .var "EX1_rs1", 31 0;
v000001ff71882b10_0 .var "EX1_rs1_ind", 4 0;
v000001ff71881350_0 .var "EX1_rs2", 31 0;
v000001ff718813f0_0 .var "EX1_rs2_ind", 4 0;
v000001ff71881f30_0 .net "FLUSH", 0 0, v000001ff7188a140_0;  alias, 1 drivers
v000001ff71882750_0 .net "ID_PC", 31 0, v000001ff718869a0_0;  alias, 1 drivers
v000001ff718829d0_0 .net "ID_PFC_to_EX", 31 0, L_000001ff718ac340;  alias, 1 drivers
v000001ff71880770_0 .net "ID_forward_to_B", 31 0, L_000001ff718ad060;  alias, 1 drivers
v000001ff71880810_0 .net "ID_is_beq", 0 0, L_000001ff718acd40;  alias, 1 drivers
v000001ff71881d50_0 .net "ID_is_bne", 0 0, L_000001ff718ace80;  alias, 1 drivers
v000001ff718808b0_0 .net "ID_is_jal", 0 0, L_000001ff718ac2a0;  alias, 1 drivers
v000001ff71882bb0_0 .net "ID_is_jr", 0 0, L_000001ff718ade20;  alias, 1 drivers
v000001ff71882c50_0 .net "ID_is_oper2_immed", 0 0, L_000001ff718b5d30;  alias, 1 drivers
v000001ff718827f0_0 .net "ID_memread", 0 0, L_000001ff718ad560;  alias, 1 drivers
v000001ff71882cf0_0 .net "ID_memwrite", 0 0, L_000001ff718adc40;  alias, 1 drivers
v000001ff71882890_0 .net "ID_opcode", 11 0, v000001ff7189ad30_0;  alias, 1 drivers
v000001ff71882930_0 .net "ID_predicted", 0 0, v000001ff71887a80_0;  alias, 1 drivers
v000001ff71882d90_0 .net "ID_rd_ind", 4 0, v000001ff7189b7d0_0;  alias, 1 drivers
v000001ff71882e30_0 .net "ID_rd_indzero", 0 0, L_000001ff718add80;  1 drivers
v000001ff71880950_0 .net "ID_regwrite", 0 0, L_000001ff718ad380;  alias, 1 drivers
v000001ff718809f0_0 .net "ID_rs1", 31 0, v000001ff7188cd00_0;  alias, 1 drivers
v000001ff71881990_0 .net "ID_rs1_ind", 4 0, v000001ff7189a6f0_0;  alias, 1 drivers
v000001ff71880bd0_0 .net "ID_rs2", 31 0, v000001ff7188d160_0;  alias, 1 drivers
v000001ff71881490_0 .net "ID_rs2_ind", 4 0, v000001ff7189afb0_0;  alias, 1 drivers
v000001ff71881530_0 .net "clk", 0 0, L_000001ff718b4c20;  1 drivers
v000001ff718815d0_0 .net "rst", 0 0, v000001ff718b1660_0;  alias, 1 drivers
E_000001ff71809f30 .event posedge, v000001ff71873d50_0, v000001ff71881530_0;
S_000001ff7187e750 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001ff71884ca0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ff71884cd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ff71884d10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ff71884d48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ff71884d80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ff71884db8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ff71884df0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ff71884e28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ff71884e60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ff71884e98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ff71884ed0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ff71884f08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ff71884f40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ff71884f78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ff71884fb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ff71884fe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ff71885020 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ff71885058 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ff71885090 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ff718850c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ff71885100 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ff71885138 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ff71885170 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ff718851a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ff718851e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ff718817b0_0 .net "EX1_ALU_OPER1", 31 0, L_000001ff718b5ef0;  alias, 1 drivers
v000001ff71881cb0_0 .net "EX1_ALU_OPER2", 31 0, L_000001ff7191bc40;  alias, 1 drivers
v000001ff71881a30_0 .net "EX1_PC", 31 0, v000001ff71880e50_0;  alias, 1 drivers
v000001ff71881df0_0 .net "EX1_PFC_to_IF", 31 0, L_000001ff718afea0;  alias, 1 drivers
v000001ff71881e90_0 .net "EX1_forward_to_B", 31 0, v000001ff71882390_0;  alias, 1 drivers
v000001ff71884190_0 .net "EX1_is_beq", 0 0, v000001ff71882610_0;  alias, 1 drivers
v000001ff71884370_0 .net "EX1_is_bne", 0 0, v000001ff71881030_0;  alias, 1 drivers
v000001ff71883f10_0 .net "EX1_is_jal", 0 0, v000001ff71881710_0;  alias, 1 drivers
v000001ff71883fb0_0 .net "EX1_is_jr", 0 0, v000001ff71880ef0_0;  alias, 1 drivers
v000001ff71884050_0 .net "EX1_is_oper2_immed", 0 0, v000001ff718810d0_0;  alias, 1 drivers
v000001ff718845f0_0 .net "EX1_memread", 0 0, v000001ff71881850_0;  alias, 1 drivers
v000001ff718840f0_0 .net "EX1_memwrite", 0 0, v000001ff71881170_0;  alias, 1 drivers
v000001ff71884410_0 .net "EX1_opcode", 11 0, v000001ff71881210_0;  alias, 1 drivers
v000001ff718833d0_0 .net "EX1_predicted", 0 0, v000001ff71881b70_0;  alias, 1 drivers
v000001ff71883290_0 .net "EX1_rd_ind", 4 0, v000001ff718812b0_0;  alias, 1 drivers
v000001ff71883470_0 .net "EX1_rd_indzero", 0 0, v000001ff718826b0_0;  alias, 1 drivers
v000001ff71883970_0 .net "EX1_regwrite", 0 0, v000001ff718818f0_0;  alias, 1 drivers
v000001ff718831f0_0 .net "EX1_rs1", 31 0, v000001ff71880b30_0;  alias, 1 drivers
v000001ff71883790_0 .net "EX1_rs1_ind", 4 0, v000001ff71882b10_0;  alias, 1 drivers
v000001ff71883830_0 .net "EX1_rs2_ind", 4 0, v000001ff718813f0_0;  alias, 1 drivers
v000001ff71883b50_0 .net "EX1_rs2_out", 31 0, L_000001ff7191ad60;  alias, 1 drivers
v000001ff71883a10_0 .var "EX2_ALU_OPER1", 31 0;
v000001ff71883d30_0 .var "EX2_ALU_OPER2", 31 0;
v000001ff71883bf0_0 .var "EX2_PC", 31 0;
v000001ff71883dd0_0 .var "EX2_PFC_to_IF", 31 0;
v000001ff71882f70_0 .var "EX2_forward_to_B", 31 0;
v000001ff718836f0_0 .var "EX2_is_beq", 0 0;
v000001ff71883c90_0 .var "EX2_is_bne", 0 0;
v000001ff71884230_0 .var "EX2_is_jal", 0 0;
v000001ff718842d0_0 .var "EX2_is_jr", 0 0;
v000001ff71883ab0_0 .var "EX2_is_oper2_immed", 0 0;
v000001ff71883330_0 .var "EX2_memread", 0 0;
v000001ff71883010_0 .var "EX2_memwrite", 0 0;
v000001ff718830b0_0 .var "EX2_opcode", 11 0;
v000001ff71883510_0 .var "EX2_predicted", 0 0;
v000001ff718835b0_0 .var "EX2_rd_ind", 4 0;
v000001ff71883e70_0 .var "EX2_rd_indzero", 0 0;
v000001ff718838d0_0 .var "EX2_regwrite", 0 0;
v000001ff718844b0_0 .var "EX2_rs1", 31 0;
v000001ff71883650_0 .var "EX2_rs1_ind", 4 0;
v000001ff71883150_0 .var "EX2_rs2_ind", 4 0;
v000001ff71884550_0 .var "EX2_rs2_out", 31 0;
v000001ff71889100_0 .net "FLUSH", 0 0, v000001ff71888020_0;  alias, 1 drivers
v000001ff71888700_0 .net "clk", 0 0, L_000001ff7191a5f0;  1 drivers
v000001ff71888ac0_0 .net "rst", 0 0, v000001ff718b1660_0;  alias, 1 drivers
E_000001ff7180a7f0 .event posedge, v000001ff71873d50_0, v000001ff71888700_0;
S_000001ff7187f880 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001ff7188d230 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ff7188d268 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ff7188d2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ff7188d2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ff7188d310 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ff7188d348 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ff7188d380 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ff7188d3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ff7188d3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ff7188d428 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ff7188d460 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ff7188d498 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ff7188d4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ff7188d508 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ff7188d540 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ff7188d578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ff7188d5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ff7188d5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ff7188d620 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ff7188d658 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ff7188d690 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ff7188d6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ff7188d700 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ff7188d738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ff7188d770 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ff718b54e0 .functor OR 1, L_000001ff718acd40, L_000001ff718ace80, C4<0>, C4<0>;
L_000001ff718b42f0 .functor AND 1, L_000001ff718b54e0, L_000001ff718b4980, C4<1>, C4<1>;
L_000001ff718b51d0 .functor OR 1, L_000001ff718acd40, L_000001ff718ace80, C4<0>, C4<0>;
L_000001ff718b55c0 .functor AND 1, L_000001ff718b51d0, L_000001ff718b4980, C4<1>, C4<1>;
L_000001ff718b4360 .functor OR 1, L_000001ff718acd40, L_000001ff718ace80, C4<0>, C4<0>;
L_000001ff718b43d0 .functor AND 1, L_000001ff718b4360, v000001ff71887a80_0, C4<1>, C4<1>;
v000001ff718862c0_0 .net "EX1_memread", 0 0, v000001ff71881850_0;  alias, 1 drivers
v000001ff71885460_0 .net "EX1_opcode", 11 0, v000001ff71881210_0;  alias, 1 drivers
v000001ff71885a00_0 .net "EX1_rd_ind", 4 0, v000001ff718812b0_0;  alias, 1 drivers
v000001ff71886c20_0 .net "EX1_rd_indzero", 0 0, v000001ff718826b0_0;  alias, 1 drivers
v000001ff71886680_0 .net "EX2_memread", 0 0, v000001ff71883330_0;  alias, 1 drivers
v000001ff71886a40_0 .net "EX2_opcode", 11 0, v000001ff718830b0_0;  alias, 1 drivers
v000001ff718858c0_0 .net "EX2_rd_ind", 4 0, v000001ff718835b0_0;  alias, 1 drivers
v000001ff71886ae0_0 .net "EX2_rd_indzero", 0 0, v000001ff71883e70_0;  alias, 1 drivers
v000001ff71886400_0 .net "ID_EX1_flush", 0 0, v000001ff7188a140_0;  alias, 1 drivers
v000001ff718855a0_0 .net "ID_EX2_flush", 0 0, v000001ff71888020_0;  alias, 1 drivers
v000001ff71885640_0 .net "ID_is_beq", 0 0, L_000001ff718acd40;  alias, 1 drivers
v000001ff718856e0_0 .net "ID_is_bne", 0 0, L_000001ff718ace80;  alias, 1 drivers
v000001ff71886040_0 .net "ID_is_j", 0 0, L_000001ff718adb00;  alias, 1 drivers
v000001ff71885aa0_0 .net "ID_is_jal", 0 0, L_000001ff718ac2a0;  alias, 1 drivers
v000001ff71885b40_0 .net "ID_is_jr", 0 0, L_000001ff718ade20;  alias, 1 drivers
v000001ff71886f40_0 .net "ID_opcode", 11 0, v000001ff7189ad30_0;  alias, 1 drivers
v000001ff71886720_0 .net "ID_rs1_ind", 4 0, v000001ff7189a6f0_0;  alias, 1 drivers
v000001ff71886180_0 .net "ID_rs2_ind", 4 0, v000001ff7189afb0_0;  alias, 1 drivers
v000001ff71885780_0 .net "IF_ID_flush", 0 0, v000001ff7188b0e0_0;  alias, 1 drivers
v000001ff71885960_0 .net "IF_ID_write", 0 0, v000001ff7188bae0_0;  alias, 1 drivers
v000001ff71885820_0 .net "PC_src", 2 0, L_000001ff718ad880;  alias, 1 drivers
v000001ff71887260_0 .net "PFC_to_EX", 31 0, L_000001ff718ac340;  alias, 1 drivers
v000001ff71887440_0 .net "PFC_to_IF", 31 0, L_000001ff718acca0;  alias, 1 drivers
v000001ff71886860_0 .net "WB_rd_ind", 4 0, v000001ff7189d850_0;  alias, 1 drivers
v000001ff718860e0_0 .net "Wrong_prediction", 0 0, L_000001ff7191b4d0;  alias, 1 drivers
v000001ff71886220_0 .net *"_ivl_11", 0 0, L_000001ff718b55c0;  1 drivers
v000001ff718873a0_0 .net *"_ivl_13", 9 0, L_000001ff718abf80;  1 drivers
v000001ff718864a0_0 .net *"_ivl_15", 9 0, L_000001ff718ac480;  1 drivers
v000001ff71886b80_0 .net *"_ivl_16", 9 0, L_000001ff718ac660;  1 drivers
v000001ff71886cc0_0 .net *"_ivl_19", 9 0, L_000001ff718ae140;  1 drivers
v000001ff71885be0_0 .net *"_ivl_20", 9 0, L_000001ff718ad7e0;  1 drivers
v000001ff718874e0_0 .net *"_ivl_25", 0 0, L_000001ff718b4360;  1 drivers
v000001ff71886fe0_0 .net *"_ivl_27", 0 0, L_000001ff718b43d0;  1 drivers
v000001ff71887800_0 .net *"_ivl_29", 9 0, L_000001ff718ad240;  1 drivers
v000001ff71885c80_0 .net *"_ivl_3", 0 0, L_000001ff718b54e0;  1 drivers
L_000001ff718d01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001ff71886e00_0 .net/2u *"_ivl_30", 9 0, L_000001ff718d01f0;  1 drivers
v000001ff71885fa0_0 .net *"_ivl_32", 9 0, L_000001ff718acf20;  1 drivers
v000001ff71885d20_0 .net *"_ivl_35", 9 0, L_000001ff718adf60;  1 drivers
v000001ff718871c0_0 .net *"_ivl_37", 9 0, L_000001ff718ae640;  1 drivers
v000001ff718867c0_0 .net *"_ivl_38", 9 0, L_000001ff718ae320;  1 drivers
v000001ff71887080_0 .net *"_ivl_40", 9 0, L_000001ff718ac7a0;  1 drivers
L_000001ff718d0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff71885500_0 .net/2s *"_ivl_45", 21 0, L_000001ff718d0238;  1 drivers
L_000001ff718d0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff718865e0_0 .net/2s *"_ivl_50", 21 0, L_000001ff718d0280;  1 drivers
v000001ff71886ea0_0 .net *"_ivl_9", 0 0, L_000001ff718b51d0;  1 drivers
v000001ff71886d60_0 .net "clk", 0 0, L_000001ff717f0950;  alias, 1 drivers
v000001ff718876c0_0 .net "forward_to_B", 31 0, L_000001ff718ad060;  alias, 1 drivers
v000001ff71886360_0 .net "imm", 31 0, v000001ff7188c580_0;  1 drivers
v000001ff71887760_0 .net "inst", 31 0, v000001ff71885f00_0;  alias, 1 drivers
v000001ff71885dc0_0 .net "is_branch_and_taken", 0 0, L_000001ff718b42f0;  alias, 1 drivers
v000001ff71887620_0 .net "is_oper2_immed", 0 0, L_000001ff718b5d30;  alias, 1 drivers
v000001ff71886900_0 .net "mem_read", 0 0, L_000001ff718ad560;  alias, 1 drivers
v000001ff71887120_0 .net "mem_write", 0 0, L_000001ff718adc40;  alias, 1 drivers
v000001ff71887580_0 .net "pc", 31 0, v000001ff718869a0_0;  alias, 1 drivers
v000001ff71887300_0 .net "pc_write", 0 0, v000001ff7188b040_0;  alias, 1 drivers
v000001ff718878a0_0 .net "predicted", 0 0, L_000001ff718b4980;  1 drivers
v000001ff71887940_0 .net "predicted_to_EX", 0 0, v000001ff71887a80_0;  alias, 1 drivers
v000001ff71886540_0 .net "reg_write", 0 0, L_000001ff718ad380;  alias, 1 drivers
v000001ff718879e0_0 .net "reg_write_from_wb", 0 0, v000001ff7189de90_0;  alias, 1 drivers
v000001ff71885280_0 .net "rs1", 31 0, v000001ff7188cd00_0;  alias, 1 drivers
v000001ff71885320_0 .net "rs2", 31 0, v000001ff7188d160_0;  alias, 1 drivers
v000001ff718853c0_0 .net "rst", 0 0, v000001ff718b1660_0;  alias, 1 drivers
v000001ff71885e60_0 .net "wr_reg_data", 31 0, L_000001ff7191a270;  alias, 1 drivers
L_000001ff718ad060 .functor MUXZ 32, v000001ff7188d160_0, v000001ff7188c580_0, L_000001ff718b5d30, C4<>;
L_000001ff718abf80 .part v000001ff718869a0_0, 0, 10;
L_000001ff718ac480 .part v000001ff71885f00_0, 0, 10;
L_000001ff718ac660 .arith/sum 10, L_000001ff718abf80, L_000001ff718ac480;
L_000001ff718ae140 .part v000001ff71885f00_0, 0, 10;
L_000001ff718ad7e0 .functor MUXZ 10, L_000001ff718ae140, L_000001ff718ac660, L_000001ff718b55c0, C4<>;
L_000001ff718ad240 .part v000001ff718869a0_0, 0, 10;
L_000001ff718acf20 .arith/sum 10, L_000001ff718ad240, L_000001ff718d01f0;
L_000001ff718adf60 .part v000001ff718869a0_0, 0, 10;
L_000001ff718ae640 .part v000001ff71885f00_0, 0, 10;
L_000001ff718ae320 .arith/sum 10, L_000001ff718adf60, L_000001ff718ae640;
L_000001ff718ac7a0 .functor MUXZ 10, L_000001ff718ae320, L_000001ff718acf20, L_000001ff718b43d0, C4<>;
L_000001ff718acca0 .concat8 [ 10 22 0 0], L_000001ff718ad7e0, L_000001ff718d0238;
L_000001ff718ac340 .concat8 [ 10 22 0 0], L_000001ff718ac7a0, L_000001ff718d0280;
S_000001ff7187f560 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001ff7187f880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001ff7188d7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ff7188d7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ff7188d820 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ff7188d858 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ff7188d890 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ff7188d8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ff7188d900 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ff7188d938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ff7188d970 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ff7188d9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ff7188d9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ff7188da18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ff7188da50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ff7188da88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ff7188dac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ff7188daf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ff7188db30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ff7188db68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ff7188dba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ff7188dbd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ff7188dc10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ff7188dc48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ff7188dc80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ff7188dcb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ff7188dcf0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ff718b4440 .functor OR 1, L_000001ff718b4980, L_000001ff718ad1a0, C4<0>, C4<0>;
L_000001ff718b4b40 .functor OR 1, L_000001ff718b4440, L_000001ff718ac0c0, C4<0>, C4<0>;
v000001ff718885c0_0 .net "EX1_opcode", 11 0, v000001ff71881210_0;  alias, 1 drivers
v000001ff718880c0_0 .net "EX2_opcode", 11 0, v000001ff718830b0_0;  alias, 1 drivers
v000001ff71889740_0 .net "ID_opcode", 11 0, v000001ff7189ad30_0;  alias, 1 drivers
v000001ff71887c60_0 .net "PC_src", 2 0, L_000001ff718ad880;  alias, 1 drivers
v000001ff71887d00_0 .net "Wrong_prediction", 0 0, L_000001ff7191b4d0;  alias, 1 drivers
L_000001ff718d03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001ff71888e80_0 .net/2u *"_ivl_0", 2 0, L_000001ff718d03e8;  1 drivers
v000001ff71889ec0_0 .net *"_ivl_10", 0 0, L_000001ff718aca20;  1 drivers
L_000001ff718d0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001ff71889ce0_0 .net/2u *"_ivl_12", 2 0, L_000001ff718d0508;  1 drivers
L_000001ff718d0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ff718891a0_0 .net/2u *"_ivl_14", 11 0, L_000001ff718d0550;  1 drivers
v000001ff71888ca0_0 .net *"_ivl_16", 0 0, L_000001ff718ad1a0;  1 drivers
v000001ff718899c0_0 .net *"_ivl_19", 0 0, L_000001ff718b4440;  1 drivers
L_000001ff718d0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001ff71889f60_0 .net/2u *"_ivl_2", 11 0, L_000001ff718d0430;  1 drivers
L_000001ff718d0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ff71889b00_0 .net/2u *"_ivl_20", 11 0, L_000001ff718d0598;  1 drivers
v000001ff7188a0a0_0 .net *"_ivl_22", 0 0, L_000001ff718ac0c0;  1 drivers
v000001ff71889c40_0 .net *"_ivl_25", 0 0, L_000001ff718b4b40;  1 drivers
L_000001ff718d05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ff71888c00_0 .net/2u *"_ivl_26", 2 0, L_000001ff718d05e0;  1 drivers
L_000001ff718d0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001ff71889d80_0 .net/2u *"_ivl_28", 2 0, L_000001ff718d0628;  1 drivers
v000001ff71888d40_0 .net *"_ivl_30", 2 0, L_000001ff718ac8e0;  1 drivers
v000001ff71888160_0 .net *"_ivl_32", 2 0, L_000001ff718ac160;  1 drivers
v000001ff71888de0_0 .net *"_ivl_34", 2 0, L_000001ff718acac0;  1 drivers
v000001ff71887f80_0 .net *"_ivl_4", 0 0, L_000001ff718ada60;  1 drivers
L_000001ff718d0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001ff718888e0_0 .net/2u *"_ivl_6", 2 0, L_000001ff718d0478;  1 drivers
L_000001ff718d04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ff71888980_0 .net/2u *"_ivl_8", 11 0, L_000001ff718d04c0;  1 drivers
v000001ff71889240_0 .net "clk", 0 0, L_000001ff717f0950;  alias, 1 drivers
v000001ff71888660_0 .net "predicted", 0 0, L_000001ff718b4980;  alias, 1 drivers
v000001ff718892e0_0 .net "predicted_to_EX", 0 0, v000001ff71887a80_0;  alias, 1 drivers
v000001ff718894c0_0 .net "rst", 0 0, v000001ff718b1660_0;  alias, 1 drivers
v000001ff71887da0_0 .net "state", 1 0, v000001ff71887bc0_0;  1 drivers
L_000001ff718ada60 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0430;
L_000001ff718aca20 .cmp/eq 12, v000001ff71881210_0, L_000001ff718d04c0;
L_000001ff718ad1a0 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0550;
L_000001ff718ac0c0 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0598;
L_000001ff718ac8e0 .functor MUXZ 3, L_000001ff718d0628, L_000001ff718d05e0, L_000001ff718b4b40, C4<>;
L_000001ff718ac160 .functor MUXZ 3, L_000001ff718ac8e0, L_000001ff718d0508, L_000001ff718aca20, C4<>;
L_000001ff718acac0 .functor MUXZ 3, L_000001ff718ac160, L_000001ff718d0478, L_000001ff718ada60, C4<>;
L_000001ff718ad880 .functor MUXZ 3, L_000001ff718acac0, L_000001ff718d03e8, L_000001ff7191b4d0, C4<>;
S_000001ff7187f6f0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001ff7187f560;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001ff7188dd30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ff7188dd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ff7188dda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ff7188ddd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ff7188de10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ff7188de48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ff7188de80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ff7188deb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ff7188def0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ff7188df28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ff7188df60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ff7188df98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ff7188dfd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ff7188e008 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ff7188e040 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ff7188e078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ff7188e0b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ff7188e0e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ff7188e120 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ff7188e158 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ff7188e190 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ff7188e1c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ff7188e200 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ff7188e238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ff7188e270 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ff718b5940 .functor OR 1, L_000001ff718ad100, L_000001ff718abee0, C4<0>, C4<0>;
L_000001ff718b4910 .functor OR 1, L_000001ff718ac020, L_000001ff718acb60, C4<0>, C4<0>;
L_000001ff718b46e0 .functor AND 1, L_000001ff718b5940, L_000001ff718b4910, C4<1>, C4<1>;
L_000001ff718b4de0 .functor NOT 1, L_000001ff718b46e0, C4<0>, C4<0>, C4<0>;
L_000001ff718b4a60 .functor OR 1, v000001ff718b1660_0, L_000001ff718b4de0, C4<0>, C4<0>;
L_000001ff718b4980 .functor NOT 1, L_000001ff718b4a60, C4<0>, C4<0>, C4<0>;
v000001ff71888340_0 .net "EX_opcode", 11 0, v000001ff718830b0_0;  alias, 1 drivers
v000001ff71889ba0_0 .net "ID_opcode", 11 0, v000001ff7189ad30_0;  alias, 1 drivers
v000001ff7188a000_0 .net "Wrong_prediction", 0 0, L_000001ff7191b4d0;  alias, 1 drivers
L_000001ff718d02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ff71888480_0 .net/2u *"_ivl_0", 11 0, L_000001ff718d02c8;  1 drivers
L_000001ff718d0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ff71888520_0 .net/2u *"_ivl_10", 1 0, L_000001ff718d0358;  1 drivers
v000001ff71887ee0_0 .net *"_ivl_12", 0 0, L_000001ff718ac020;  1 drivers
L_000001ff718d03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001ff71888f20_0 .net/2u *"_ivl_14", 1 0, L_000001ff718d03a0;  1 drivers
v000001ff71889880_0 .net *"_ivl_16", 0 0, L_000001ff718acb60;  1 drivers
v000001ff71888fc0_0 .net *"_ivl_19", 0 0, L_000001ff718b4910;  1 drivers
v000001ff71889920_0 .net *"_ivl_2", 0 0, L_000001ff718ad100;  1 drivers
v000001ff71887b20_0 .net *"_ivl_21", 0 0, L_000001ff718b46e0;  1 drivers
v000001ff71889420_0 .net *"_ivl_22", 0 0, L_000001ff718b4de0;  1 drivers
v000001ff718887a0_0 .net *"_ivl_25", 0 0, L_000001ff718b4a60;  1 drivers
L_000001ff718d0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188a1e0_0 .net/2u *"_ivl_4", 11 0, L_000001ff718d0310;  1 drivers
v000001ff71889600_0 .net *"_ivl_6", 0 0, L_000001ff718abee0;  1 drivers
v000001ff71888b60_0 .net *"_ivl_9", 0 0, L_000001ff718b5940;  1 drivers
v000001ff71889e20_0 .net "clk", 0 0, L_000001ff717f0950;  alias, 1 drivers
v000001ff71888840_0 .net "predicted", 0 0, L_000001ff718b4980;  alias, 1 drivers
v000001ff71887a80_0 .var "predicted_to_EX", 0 0;
v000001ff71889060_0 .net "rst", 0 0, v000001ff718b1660_0;  alias, 1 drivers
v000001ff71887bc0_0 .var "state", 1 0;
E_000001ff71809f70 .event posedge, v000001ff71889e20_0, v000001ff71873d50_0;
L_000001ff718ad100 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d02c8;
L_000001ff718abee0 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0310;
L_000001ff718ac020 .cmp/eq 2, v000001ff71887bc0_0, L_000001ff718d0358;
L_000001ff718acb60 .cmp/eq 2, v000001ff71887bc0_0, L_000001ff718d03a0;
S_000001ff7187fba0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001ff7187f880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001ff718902c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ff718902f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ff71890330 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ff71890368 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ff718903a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ff718903d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ff71890410 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ff71890448 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ff71890480 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ff718904b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ff718904f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ff71890528 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ff71890560 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ff71890598 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ff718905d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ff71890608 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ff71890640 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ff71890678 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ff718906b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ff718906e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ff71890720 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ff71890758 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ff71890790 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ff718907c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ff71890800 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ff71887e40_0 .net "EX1_memread", 0 0, v000001ff71881850_0;  alias, 1 drivers
v000001ff71889560_0 .net "EX1_rd_ind", 4 0, v000001ff718812b0_0;  alias, 1 drivers
v000001ff71888200_0 .net "EX1_rd_indzero", 0 0, v000001ff718826b0_0;  alias, 1 drivers
v000001ff718883e0_0 .net "EX2_memread", 0 0, v000001ff71883330_0;  alias, 1 drivers
v000001ff718897e0_0 .net "EX2_rd_ind", 4 0, v000001ff718835b0_0;  alias, 1 drivers
v000001ff71889a60_0 .net "EX2_rd_indzero", 0 0, v000001ff71883e70_0;  alias, 1 drivers
v000001ff7188a140_0 .var "ID_EX1_flush", 0 0;
v000001ff71888020_0 .var "ID_EX2_flush", 0 0;
v000001ff718882a0_0 .net "ID_opcode", 11 0, v000001ff7189ad30_0;  alias, 1 drivers
v000001ff71888a20_0 .net "ID_rs1_ind", 4 0, v000001ff7189a6f0_0;  alias, 1 drivers
v000001ff718896a0_0 .net "ID_rs2_ind", 4 0, v000001ff7189afb0_0;  alias, 1 drivers
v000001ff7188bae0_0 .var "IF_ID_Write", 0 0;
v000001ff7188b0e0_0 .var "IF_ID_flush", 0 0;
v000001ff7188b040_0 .var "PC_Write", 0 0;
v000001ff7188b220_0 .net "Wrong_prediction", 0 0, L_000001ff7191b4d0;  alias, 1 drivers
E_000001ff7180a070/0 .event anyedge, v000001ff718768c0_0, v000001ff71881850_0, v000001ff718826b0_0, v000001ff71881990_0;
E_000001ff7180a070/1 .event anyedge, v000001ff718812b0_0, v000001ff71881490_0, v000001ff71795e00_0, v000001ff71883e70_0;
E_000001ff7180a070/2 .event anyedge, v000001ff71873ad0_0, v000001ff71882890_0;
E_000001ff7180a070 .event/or E_000001ff7180a070/0, E_000001ff7180a070/1, E_000001ff7180a070/2;
S_000001ff71880370 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001ff7187f880;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001ff71898850 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ff71898888 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ff718988c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ff718988f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ff71898930 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ff71898968 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ff718989a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ff718989d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ff71898a10 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ff71898a48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ff71898a80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ff71898ab8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ff71898af0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ff71898b28 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ff71898b60 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ff71898b98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ff71898bd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ff71898c08 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ff71898c40 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ff71898c78 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ff71898cb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ff71898ce8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ff71898d20 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ff71898d58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ff71898d90 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001ff718b5630 .functor OR 1, L_000001ff718ac200, L_000001ff718ad920, C4<0>, C4<0>;
L_000001ff718b4670 .functor OR 1, L_000001ff718b5630, L_000001ff718ad9c0, C4<0>, C4<0>;
L_000001ff718b52b0 .functor OR 1, L_000001ff718b4670, L_000001ff718ac980, C4<0>, C4<0>;
L_000001ff718b5320 .functor OR 1, L_000001ff718b52b0, L_000001ff718acc00, C4<0>, C4<0>;
L_000001ff718b5be0 .functor OR 1, L_000001ff718b5320, L_000001ff718ac5c0, C4<0>, C4<0>;
L_000001ff718b49f0 .functor OR 1, L_000001ff718b5be0, L_000001ff718ad4c0, C4<0>, C4<0>;
L_000001ff718b4e50 .functor OR 1, L_000001ff718b49f0, L_000001ff718ae500, C4<0>, C4<0>;
L_000001ff718b5d30 .functor OR 1, L_000001ff718b4e50, L_000001ff718ae3c0, C4<0>, C4<0>;
L_000001ff718b5cc0 .functor OR 1, L_000001ff718adce0, L_000001ff718adba0, C4<0>, C4<0>;
L_000001ff718b5080 .functor OR 1, L_000001ff718b5cc0, L_000001ff718ac3e0, C4<0>, C4<0>;
L_000001ff718b4ad0 .functor OR 1, L_000001ff718b5080, L_000001ff718ad2e0, C4<0>, C4<0>;
L_000001ff718b59b0 .functor OR 1, L_000001ff718b4ad0, L_000001ff718ad420, C4<0>, C4<0>;
v000001ff7188b540_0 .net "ID_opcode", 11 0, v000001ff7189ad30_0;  alias, 1 drivers
L_000001ff718d0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188c300_0 .net/2u *"_ivl_0", 11 0, L_000001ff718d0670;  1 drivers
L_000001ff718d0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188bea0_0 .net/2u *"_ivl_10", 11 0, L_000001ff718d0700;  1 drivers
L_000001ff718d0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188c1c0_0 .net/2u *"_ivl_102", 11 0, L_000001ff718d0bc8;  1 drivers
L_000001ff718d0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188ad20_0 .net/2u *"_ivl_106", 11 0, L_000001ff718d0c10;  1 drivers
v000001ff7188a820_0 .net *"_ivl_12", 0 0, L_000001ff718ad9c0;  1 drivers
v000001ff7188a8c0_0 .net *"_ivl_15", 0 0, L_000001ff718b4670;  1 drivers
L_000001ff718d0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188bcc0_0 .net/2u *"_ivl_16", 11 0, L_000001ff718d0748;  1 drivers
v000001ff7188a960_0 .net *"_ivl_18", 0 0, L_000001ff718ac980;  1 drivers
v000001ff7188b180_0 .net *"_ivl_2", 0 0, L_000001ff718ac200;  1 drivers
v000001ff7188b900_0 .net *"_ivl_21", 0 0, L_000001ff718b52b0;  1 drivers
L_000001ff718d0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188a5a0_0 .net/2u *"_ivl_22", 11 0, L_000001ff718d0790;  1 drivers
v000001ff7188adc0_0 .net *"_ivl_24", 0 0, L_000001ff718acc00;  1 drivers
v000001ff7188b400_0 .net *"_ivl_27", 0 0, L_000001ff718b5320;  1 drivers
L_000001ff718d07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188a780_0 .net/2u *"_ivl_28", 11 0, L_000001ff718d07d8;  1 drivers
v000001ff7188b680_0 .net *"_ivl_30", 0 0, L_000001ff718ac5c0;  1 drivers
v000001ff7188bfe0_0 .net *"_ivl_33", 0 0, L_000001ff718b5be0;  1 drivers
L_000001ff718d0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188a640_0 .net/2u *"_ivl_34", 11 0, L_000001ff718d0820;  1 drivers
v000001ff7188ae60_0 .net *"_ivl_36", 0 0, L_000001ff718ad4c0;  1 drivers
v000001ff7188af00_0 .net *"_ivl_39", 0 0, L_000001ff718b49f0;  1 drivers
L_000001ff718d06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188b720_0 .net/2u *"_ivl_4", 11 0, L_000001ff718d06b8;  1 drivers
L_000001ff718d0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001ff7188ab40_0 .net/2u *"_ivl_40", 11 0, L_000001ff718d0868;  1 drivers
v000001ff7188b5e0_0 .net *"_ivl_42", 0 0, L_000001ff718ae500;  1 drivers
v000001ff7188aa00_0 .net *"_ivl_45", 0 0, L_000001ff718b4e50;  1 drivers
L_000001ff718d08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188a320_0 .net/2u *"_ivl_46", 11 0, L_000001ff718d08b0;  1 drivers
v000001ff7188c620_0 .net *"_ivl_48", 0 0, L_000001ff718ae3c0;  1 drivers
L_000001ff718d08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188c6c0_0 .net/2u *"_ivl_52", 11 0, L_000001ff718d08f8;  1 drivers
L_000001ff718d0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188aaa0_0 .net/2u *"_ivl_56", 11 0, L_000001ff718d0940;  1 drivers
v000001ff7188afa0_0 .net *"_ivl_6", 0 0, L_000001ff718ad920;  1 drivers
L_000001ff718d0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ff7188b2c0_0 .net/2u *"_ivl_60", 11 0, L_000001ff718d0988;  1 drivers
L_000001ff718d09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188a6e0_0 .net/2u *"_ivl_64", 11 0, L_000001ff718d09d0;  1 drivers
L_000001ff718d0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188c760_0 .net/2u *"_ivl_68", 11 0, L_000001ff718d0a18;  1 drivers
L_000001ff718d0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001ff7188b360_0 .net/2u *"_ivl_72", 11 0, L_000001ff718d0a60;  1 drivers
v000001ff7188c9e0_0 .net *"_ivl_74", 0 0, L_000001ff718adce0;  1 drivers
L_000001ff718d0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188c260_0 .net/2u *"_ivl_76", 11 0, L_000001ff718d0aa8;  1 drivers
v000001ff7188b4a0_0 .net *"_ivl_78", 0 0, L_000001ff718adba0;  1 drivers
v000001ff7188b7c0_0 .net *"_ivl_81", 0 0, L_000001ff718b5cc0;  1 drivers
L_000001ff718d0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188abe0_0 .net/2u *"_ivl_82", 11 0, L_000001ff718d0af0;  1 drivers
v000001ff7188b860_0 .net *"_ivl_84", 0 0, L_000001ff718ac3e0;  1 drivers
v000001ff7188bb80_0 .net *"_ivl_87", 0 0, L_000001ff718b5080;  1 drivers
L_000001ff718d0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188ac80_0 .net/2u *"_ivl_88", 11 0, L_000001ff718d0b38;  1 drivers
v000001ff7188bc20_0 .net *"_ivl_9", 0 0, L_000001ff718b5630;  1 drivers
v000001ff7188a280_0 .net *"_ivl_90", 0 0, L_000001ff718ad2e0;  1 drivers
v000001ff7188a460_0 .net *"_ivl_93", 0 0, L_000001ff718b4ad0;  1 drivers
L_000001ff718d0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001ff7188c3a0_0 .net/2u *"_ivl_94", 11 0, L_000001ff718d0b80;  1 drivers
v000001ff7188b9a0_0 .net *"_ivl_96", 0 0, L_000001ff718ad420;  1 drivers
v000001ff7188a500_0 .net *"_ivl_99", 0 0, L_000001ff718b59b0;  1 drivers
v000001ff7188ba40_0 .net "is_beq", 0 0, L_000001ff718acd40;  alias, 1 drivers
v000001ff7188bd60_0 .net "is_bne", 0 0, L_000001ff718ace80;  alias, 1 drivers
v000001ff7188be00_0 .net "is_j", 0 0, L_000001ff718adb00;  alias, 1 drivers
v000001ff7188bf40_0 .net "is_jal", 0 0, L_000001ff718ac2a0;  alias, 1 drivers
v000001ff7188c080_0 .net "is_jr", 0 0, L_000001ff718ade20;  alias, 1 drivers
v000001ff7188c120_0 .net "is_oper2_immed", 0 0, L_000001ff718b5d30;  alias, 1 drivers
v000001ff7188c940_0 .net "memread", 0 0, L_000001ff718ad560;  alias, 1 drivers
v000001ff7188c440_0 .net "memwrite", 0 0, L_000001ff718adc40;  alias, 1 drivers
v000001ff7188c4e0_0 .net "regwrite", 0 0, L_000001ff718ad380;  alias, 1 drivers
L_000001ff718ac200 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0670;
L_000001ff718ad920 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d06b8;
L_000001ff718ad9c0 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0700;
L_000001ff718ac980 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0748;
L_000001ff718acc00 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0790;
L_000001ff718ac5c0 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d07d8;
L_000001ff718ad4c0 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0820;
L_000001ff718ae500 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0868;
L_000001ff718ae3c0 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d08b0;
L_000001ff718acd40 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d08f8;
L_000001ff718ace80 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0940;
L_000001ff718ade20 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0988;
L_000001ff718ac2a0 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d09d0;
L_000001ff718adb00 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0a18;
L_000001ff718adce0 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0a60;
L_000001ff718adba0 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0aa8;
L_000001ff718ac3e0 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0af0;
L_000001ff718ad2e0 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0b38;
L_000001ff718ad420 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0b80;
L_000001ff718ad380 .reduce/nor L_000001ff718b59b0;
L_000001ff718ad560 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0bc8;
L_000001ff718adc40 .cmp/eq 12, v000001ff7189ad30_0, L_000001ff718d0c10;
S_000001ff7187e8e0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001ff7187f880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001ff71898dd0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ff71898e08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ff71898e40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ff71898e78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ff71898eb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ff71898ee8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ff71898f20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ff71898f58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ff71898f90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ff71898fc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ff71899000 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ff71899038 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ff71899070 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ff718990a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ff718990e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ff71899118 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ff71899150 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ff71899188 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ff718991c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ff718991f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ff71899230 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ff71899268 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ff718992a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ff718992d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ff71899310 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ff7188c580_0 .var "Immed", 31 0;
v000001ff7188c800_0 .net "Inst", 31 0, v000001ff71885f00_0;  alias, 1 drivers
v000001ff7188c8a0_0 .net "opcode", 11 0, v000001ff7189ad30_0;  alias, 1 drivers
E_000001ff71809a70 .event anyedge, v000001ff71882890_0, v000001ff7188c800_0;
S_000001ff71880500 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001ff7187f880;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001ff7188cd00_0 .var "Read_data1", 31 0;
v000001ff7188d160_0 .var "Read_data2", 31 0;
v000001ff7188cc60_0 .net "Read_reg1", 4 0, v000001ff7189a6f0_0;  alias, 1 drivers
v000001ff7188cda0_0 .net "Read_reg2", 4 0, v000001ff7189afb0_0;  alias, 1 drivers
v000001ff7188cb20_0 .net "Write_data", 31 0, L_000001ff7191a270;  alias, 1 drivers
v000001ff7188ce40_0 .net "Write_en", 0 0, v000001ff7189de90_0;  alias, 1 drivers
v000001ff7188d020_0 .net "Write_reg", 4 0, v000001ff7189d850_0;  alias, 1 drivers
v000001ff7188cee0_0 .net "clk", 0 0, L_000001ff717f0950;  alias, 1 drivers
v000001ff7188cbc0_0 .var/i "i", 31 0;
v000001ff7188cf80 .array "reg_file", 0 31, 31 0;
v000001ff7188d0c0_0 .net "rst", 0 0, v000001ff718b1660_0;  alias, 1 drivers
E_000001ff718099f0 .event posedge, v000001ff71889e20_0;
S_000001ff7187ea70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001ff71880500;
 .timescale 0 0;
v000001ff7188ca80_0 .var/i "i", 31 0;
S_000001ff7187ec00 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001ff71899350 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ff71899388 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ff718993c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ff718993f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ff71899430 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ff71899468 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ff718994a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ff718994d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ff71899510 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ff71899548 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ff71899580 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ff718995b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ff718995f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ff71899628 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ff71899660 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ff71899698 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ff718996d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ff71899708 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ff71899740 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ff71899778 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ff718997b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ff718997e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ff71899820 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ff71899858 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ff71899890 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ff71885f00_0 .var "ID_INST", 31 0;
v000001ff718869a0_0 .var "ID_PC", 31 0;
v000001ff7189ad30_0 .var "ID_opcode", 11 0;
v000001ff7189b7d0_0 .var "ID_rd_ind", 4 0;
v000001ff7189a6f0_0 .var "ID_rs1_ind", 4 0;
v000001ff7189afb0_0 .var "ID_rs2_ind", 4 0;
v000001ff71899f70_0 .net "IF_FLUSH", 0 0, v000001ff7188b0e0_0;  alias, 1 drivers
v000001ff7189b0f0_0 .net "IF_INST", 31 0, L_000001ff718b4d70;  alias, 1 drivers
v000001ff7189a330_0 .net "IF_PC", 31 0, v000001ff7189bc30_0;  alias, 1 drivers
v000001ff71899c50_0 .net "clk", 0 0, L_000001ff718b4c90;  1 drivers
v000001ff71899cf0_0 .net "if_id_Write", 0 0, v000001ff7188bae0_0;  alias, 1 drivers
v000001ff7189a790_0 .net "rst", 0 0, v000001ff718b1660_0;  alias, 1 drivers
E_000001ff71809b30 .event posedge, v000001ff71873d50_0, v000001ff71899c50_0;
S_000001ff7187f240 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001ff7189d990_0 .net "EX1_PFC", 31 0, L_000001ff718afea0;  alias, 1 drivers
v000001ff7189cb30_0 .net "EX2_PFC", 31 0, v000001ff71883dd0_0;  alias, 1 drivers
v000001ff7189c4f0_0 .net "ID_PFC", 31 0, L_000001ff718acca0;  alias, 1 drivers
v000001ff7189cef0_0 .net "PC_src", 2 0, L_000001ff718ad880;  alias, 1 drivers
v000001ff7189c8b0_0 .net "PC_write", 0 0, v000001ff7188b040_0;  alias, 1 drivers
L_000001ff718d0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ff7189c9f0_0 .net/2u *"_ivl_0", 31 0, L_000001ff718d0088;  1 drivers
v000001ff7189e7f0_0 .net "clk", 0 0, L_000001ff717f0950;  alias, 1 drivers
v000001ff7189d5d0_0 .net "inst", 31 0, L_000001ff718b4d70;  alias, 1 drivers
v000001ff7189d030_0 .net "inst_mem_in", 31 0, v000001ff7189bc30_0;  alias, 1 drivers
v000001ff7189c810_0 .net "pc_reg_in", 31 0, L_000001ff718b4fa0;  1 drivers
v000001ff7189c630_0 .net "rst", 0 0, v000001ff718b1660_0;  alias, 1 drivers
L_000001ff718adec0 .arith/sum 32, v000001ff7189bc30_0, L_000001ff718d0088;
S_000001ff7187ed90 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001ff7187f240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001ff718b4d70 .functor BUFZ 32, L_000001ff718acde0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ff7189abf0_0 .net "Data_Out", 31 0, L_000001ff718b4d70;  alias, 1 drivers
v000001ff7189add0 .array "InstMem", 0 1023, 31 0;
v000001ff7189a8d0_0 .net *"_ivl_0", 31 0, L_000001ff718acde0;  1 drivers
v000001ff7189b5f0_0 .net *"_ivl_3", 9 0, L_000001ff718ac700;  1 drivers
v000001ff7189b410_0 .net *"_ivl_4", 11 0, L_000001ff718ac520;  1 drivers
L_000001ff718d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ff7189b230_0 .net *"_ivl_7", 1 0, L_000001ff718d01a8;  1 drivers
v000001ff71899ed0_0 .net "addr", 31 0, v000001ff7189bc30_0;  alias, 1 drivers
v000001ff7189ba50_0 .net "clk", 0 0, L_000001ff717f0950;  alias, 1 drivers
v000001ff7189b690_0 .var/i "i", 31 0;
L_000001ff718acde0 .array/port v000001ff7189add0, L_000001ff718ac520;
L_000001ff718ac700 .part v000001ff7189bc30_0, 0, 10;
L_000001ff718ac520 .concat [ 10 2 0 0], L_000001ff718ac700, L_000001ff718d01a8;
S_000001ff7187fd30 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001ff7187f240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001ff7180a130 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001ff7189b730_0 .net "DataIn", 31 0, L_000001ff718b4fa0;  alias, 1 drivers
v000001ff7189bc30_0 .var "DataOut", 31 0;
v000001ff71899bb0_0 .net "PC_Write", 0 0, v000001ff7188b040_0;  alias, 1 drivers
v000001ff7189ac90_0 .net "clk", 0 0, L_000001ff717f0950;  alias, 1 drivers
v000001ff7189a970_0 .net "rst", 0 0, v000001ff718b1660_0;  alias, 1 drivers
S_000001ff7187fec0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001ff7187f240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001ff7180a830 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001ff717f1590 .functor NOT 1, L_000001ff718b3dc0, C4<0>, C4<0>, C4<0>;
L_000001ff717f1520 .functor NOT 1, L_000001ff718b3be0, C4<0>, C4<0>, C4<0>;
L_000001ff717f1600 .functor AND 1, L_000001ff717f1590, L_000001ff717f1520, C4<1>, C4<1>;
L_000001ff717f14b0 .functor NOT 1, L_000001ff718b3a00, C4<0>, C4<0>, C4<0>;
L_000001ff7178d3d0 .functor AND 1, L_000001ff717f1600, L_000001ff717f14b0, C4<1>, C4<1>;
L_000001ff7178d4b0 .functor AND 32, L_000001ff718b3d20, L_000001ff718adec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff7178dbb0 .functor NOT 1, L_000001ff718b36e0, C4<0>, C4<0>, C4<0>;
L_000001ff7178dfa0 .functor NOT 1, L_000001ff718b3780, C4<0>, C4<0>, C4<0>;
L_000001ff718b5470 .functor AND 1, L_000001ff7178dbb0, L_000001ff7178dfa0, C4<1>, C4<1>;
L_000001ff718b4bb0 .functor AND 1, L_000001ff718b5470, L_000001ff718b3c80, C4<1>, C4<1>;
L_000001ff718b4d00 .functor AND 32, L_000001ff718b3960, L_000001ff718acca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff718b5160 .functor OR 32, L_000001ff7178d4b0, L_000001ff718b4d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ff718b4830 .functor NOT 1, L_000001ff718b3820, C4<0>, C4<0>, C4<0>;
L_000001ff718b4750 .functor AND 1, L_000001ff718b4830, L_000001ff718b38c0, C4<1>, C4<1>;
L_000001ff718b4520 .functor NOT 1, L_000001ff718ac840, C4<0>, C4<0>, C4<0>;
L_000001ff718b47c0 .functor AND 1, L_000001ff718b4750, L_000001ff718b4520, C4<1>, C4<1>;
L_000001ff718b5860 .functor AND 32, L_000001ff718ae5a0, v000001ff7189bc30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff718b5b70 .functor OR 32, L_000001ff718b5160, L_000001ff718b5860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ff718b50f0 .functor NOT 1, L_000001ff718ad740, C4<0>, C4<0>, C4<0>;
L_000001ff718b4f30 .functor AND 1, L_000001ff718b50f0, L_000001ff718ae000, C4<1>, C4<1>;
L_000001ff718b4590 .functor AND 1, L_000001ff718b4f30, L_000001ff718ae0a0, C4<1>, C4<1>;
L_000001ff718b5550 .functor AND 32, L_000001ff718ae460, L_000001ff718afea0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff718b48a0 .functor OR 32, L_000001ff718b5b70, L_000001ff718b5550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ff718b5010 .functor NOT 1, L_000001ff718ae1e0, C4<0>, C4<0>, C4<0>;
L_000001ff718b4600 .functor AND 1, L_000001ff718acfc0, L_000001ff718b5010, C4<1>, C4<1>;
L_000001ff718b5240 .functor NOT 1, L_000001ff718ad6a0, C4<0>, C4<0>, C4<0>;
L_000001ff718b5c50 .functor AND 1, L_000001ff718b4600, L_000001ff718b5240, C4<1>, C4<1>;
L_000001ff718b5e80 .functor AND 32, L_000001ff718ae280, v000001ff71883dd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff718b4fa0 .functor OR 32, L_000001ff718b48a0, L_000001ff718b5e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ff7189af10_0 .net *"_ivl_1", 0 0, L_000001ff718b3dc0;  1 drivers
v000001ff7189bcd0_0 .net *"_ivl_11", 0 0, L_000001ff718b3a00;  1 drivers
v000001ff7189b2d0_0 .net *"_ivl_12", 0 0, L_000001ff717f14b0;  1 drivers
v000001ff7189b9b0_0 .net *"_ivl_14", 0 0, L_000001ff7178d3d0;  1 drivers
v000001ff7189b870_0 .net *"_ivl_16", 31 0, L_000001ff718b3d20;  1 drivers
v000001ff7189b4b0_0 .net *"_ivl_18", 31 0, L_000001ff7178d4b0;  1 drivers
v000001ff7189bf50_0 .net *"_ivl_2", 0 0, L_000001ff717f1590;  1 drivers
v000001ff7189aa10_0 .net *"_ivl_21", 0 0, L_000001ff718b36e0;  1 drivers
v000001ff7189c090_0 .net *"_ivl_22", 0 0, L_000001ff7178dbb0;  1 drivers
v000001ff7189b050_0 .net *"_ivl_25", 0 0, L_000001ff718b3780;  1 drivers
v000001ff7189bd70_0 .net *"_ivl_26", 0 0, L_000001ff7178dfa0;  1 drivers
v000001ff7189a830_0 .net *"_ivl_28", 0 0, L_000001ff718b5470;  1 drivers
v000001ff7189be10_0 .net *"_ivl_31", 0 0, L_000001ff718b3c80;  1 drivers
v000001ff71899a70_0 .net *"_ivl_32", 0 0, L_000001ff718b4bb0;  1 drivers
v000001ff7189beb0_0 .net *"_ivl_34", 31 0, L_000001ff718b3960;  1 drivers
v000001ff7189b370_0 .net *"_ivl_36", 31 0, L_000001ff718b4d00;  1 drivers
v000001ff7189b910_0 .net *"_ivl_38", 31 0, L_000001ff718b5160;  1 drivers
v000001ff7189ae70_0 .net *"_ivl_41", 0 0, L_000001ff718b3820;  1 drivers
v000001ff7189b550_0 .net *"_ivl_42", 0 0, L_000001ff718b4830;  1 drivers
v000001ff7189bff0_0 .net *"_ivl_45", 0 0, L_000001ff718b38c0;  1 drivers
v000001ff7189baf0_0 .net *"_ivl_46", 0 0, L_000001ff718b4750;  1 drivers
v000001ff7189bb90_0 .net *"_ivl_49", 0 0, L_000001ff718ac840;  1 drivers
v000001ff7189a3d0_0 .net *"_ivl_5", 0 0, L_000001ff718b3be0;  1 drivers
v000001ff7189aab0_0 .net *"_ivl_50", 0 0, L_000001ff718b4520;  1 drivers
v000001ff7189a010_0 .net *"_ivl_52", 0 0, L_000001ff718b47c0;  1 drivers
v000001ff7189ab50_0 .net *"_ivl_54", 31 0, L_000001ff718ae5a0;  1 drivers
v000001ff71899e30_0 .net *"_ivl_56", 31 0, L_000001ff718b5860;  1 drivers
v000001ff71899930_0 .net *"_ivl_58", 31 0, L_000001ff718b5b70;  1 drivers
v000001ff7189a0b0_0 .net *"_ivl_6", 0 0, L_000001ff717f1520;  1 drivers
v000001ff7189a470_0 .net *"_ivl_61", 0 0, L_000001ff718ad740;  1 drivers
v000001ff7189b190_0 .net *"_ivl_62", 0 0, L_000001ff718b50f0;  1 drivers
v000001ff71899b10_0 .net *"_ivl_65", 0 0, L_000001ff718ae000;  1 drivers
v000001ff718999d0_0 .net *"_ivl_66", 0 0, L_000001ff718b4f30;  1 drivers
v000001ff7189a150_0 .net *"_ivl_69", 0 0, L_000001ff718ae0a0;  1 drivers
v000001ff7189a510_0 .net *"_ivl_70", 0 0, L_000001ff718b4590;  1 drivers
v000001ff7189a5b0_0 .net *"_ivl_72", 31 0, L_000001ff718ae460;  1 drivers
v000001ff7189a1f0_0 .net *"_ivl_74", 31 0, L_000001ff718b5550;  1 drivers
v000001ff7189a290_0 .net *"_ivl_76", 31 0, L_000001ff718b48a0;  1 drivers
v000001ff7189a650_0 .net *"_ivl_79", 0 0, L_000001ff718acfc0;  1 drivers
v000001ff7189dcb0_0 .net *"_ivl_8", 0 0, L_000001ff717f1600;  1 drivers
v000001ff7189c6d0_0 .net *"_ivl_81", 0 0, L_000001ff718ae1e0;  1 drivers
v000001ff7189dfd0_0 .net *"_ivl_82", 0 0, L_000001ff718b5010;  1 drivers
v000001ff7189cd10_0 .net *"_ivl_84", 0 0, L_000001ff718b4600;  1 drivers
v000001ff7189cdb0_0 .net *"_ivl_87", 0 0, L_000001ff718ad6a0;  1 drivers
v000001ff7189c450_0 .net *"_ivl_88", 0 0, L_000001ff718b5240;  1 drivers
v000001ff7189e610_0 .net *"_ivl_90", 0 0, L_000001ff718b5c50;  1 drivers
v000001ff7189ce50_0 .net *"_ivl_92", 31 0, L_000001ff718ae280;  1 drivers
v000001ff7189e890_0 .net *"_ivl_94", 31 0, L_000001ff718b5e80;  1 drivers
v000001ff7189c1d0_0 .net "ina", 31 0, L_000001ff718adec0;  1 drivers
v000001ff7189dad0_0 .net "inb", 31 0, L_000001ff718acca0;  alias, 1 drivers
v000001ff7189c590_0 .net "inc", 31 0, v000001ff7189bc30_0;  alias, 1 drivers
v000001ff7189e6b0_0 .net "ind", 31 0, L_000001ff718afea0;  alias, 1 drivers
v000001ff7189da30_0 .net "ine", 31 0, v000001ff71883dd0_0;  alias, 1 drivers
L_000001ff718d00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff7189d8f0_0 .net "inf", 31 0, L_000001ff718d00d0;  1 drivers
L_000001ff718d0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff7189c270_0 .net "ing", 31 0, L_000001ff718d0118;  1 drivers
L_000001ff718d0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ff7189c310_0 .net "inh", 31 0, L_000001ff718d0160;  1 drivers
v000001ff7189d350_0 .net "out", 31 0, L_000001ff718b4fa0;  alias, 1 drivers
v000001ff7189db70_0 .net "sel", 2 0, L_000001ff718ad880;  alias, 1 drivers
L_000001ff718b3dc0 .part L_000001ff718ad880, 2, 1;
L_000001ff718b3be0 .part L_000001ff718ad880, 1, 1;
L_000001ff718b3a00 .part L_000001ff718ad880, 0, 1;
LS_000001ff718b3d20_0_0 .concat [ 1 1 1 1], L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0;
LS_000001ff718b3d20_0_4 .concat [ 1 1 1 1], L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0;
LS_000001ff718b3d20_0_8 .concat [ 1 1 1 1], L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0;
LS_000001ff718b3d20_0_12 .concat [ 1 1 1 1], L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0;
LS_000001ff718b3d20_0_16 .concat [ 1 1 1 1], L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0;
LS_000001ff718b3d20_0_20 .concat [ 1 1 1 1], L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0;
LS_000001ff718b3d20_0_24 .concat [ 1 1 1 1], L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0;
LS_000001ff718b3d20_0_28 .concat [ 1 1 1 1], L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0, L_000001ff7178d3d0;
LS_000001ff718b3d20_1_0 .concat [ 4 4 4 4], LS_000001ff718b3d20_0_0, LS_000001ff718b3d20_0_4, LS_000001ff718b3d20_0_8, LS_000001ff718b3d20_0_12;
LS_000001ff718b3d20_1_4 .concat [ 4 4 4 4], LS_000001ff718b3d20_0_16, LS_000001ff718b3d20_0_20, LS_000001ff718b3d20_0_24, LS_000001ff718b3d20_0_28;
L_000001ff718b3d20 .concat [ 16 16 0 0], LS_000001ff718b3d20_1_0, LS_000001ff718b3d20_1_4;
L_000001ff718b36e0 .part L_000001ff718ad880, 2, 1;
L_000001ff718b3780 .part L_000001ff718ad880, 1, 1;
L_000001ff718b3c80 .part L_000001ff718ad880, 0, 1;
LS_000001ff718b3960_0_0 .concat [ 1 1 1 1], L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0;
LS_000001ff718b3960_0_4 .concat [ 1 1 1 1], L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0;
LS_000001ff718b3960_0_8 .concat [ 1 1 1 1], L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0;
LS_000001ff718b3960_0_12 .concat [ 1 1 1 1], L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0;
LS_000001ff718b3960_0_16 .concat [ 1 1 1 1], L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0;
LS_000001ff718b3960_0_20 .concat [ 1 1 1 1], L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0;
LS_000001ff718b3960_0_24 .concat [ 1 1 1 1], L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0;
LS_000001ff718b3960_0_28 .concat [ 1 1 1 1], L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0, L_000001ff718b4bb0;
LS_000001ff718b3960_1_0 .concat [ 4 4 4 4], LS_000001ff718b3960_0_0, LS_000001ff718b3960_0_4, LS_000001ff718b3960_0_8, LS_000001ff718b3960_0_12;
LS_000001ff718b3960_1_4 .concat [ 4 4 4 4], LS_000001ff718b3960_0_16, LS_000001ff718b3960_0_20, LS_000001ff718b3960_0_24, LS_000001ff718b3960_0_28;
L_000001ff718b3960 .concat [ 16 16 0 0], LS_000001ff718b3960_1_0, LS_000001ff718b3960_1_4;
L_000001ff718b3820 .part L_000001ff718ad880, 2, 1;
L_000001ff718b38c0 .part L_000001ff718ad880, 1, 1;
L_000001ff718ac840 .part L_000001ff718ad880, 0, 1;
LS_000001ff718ae5a0_0_0 .concat [ 1 1 1 1], L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0;
LS_000001ff718ae5a0_0_4 .concat [ 1 1 1 1], L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0;
LS_000001ff718ae5a0_0_8 .concat [ 1 1 1 1], L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0;
LS_000001ff718ae5a0_0_12 .concat [ 1 1 1 1], L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0;
LS_000001ff718ae5a0_0_16 .concat [ 1 1 1 1], L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0;
LS_000001ff718ae5a0_0_20 .concat [ 1 1 1 1], L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0;
LS_000001ff718ae5a0_0_24 .concat [ 1 1 1 1], L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0;
LS_000001ff718ae5a0_0_28 .concat [ 1 1 1 1], L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0, L_000001ff718b47c0;
LS_000001ff718ae5a0_1_0 .concat [ 4 4 4 4], LS_000001ff718ae5a0_0_0, LS_000001ff718ae5a0_0_4, LS_000001ff718ae5a0_0_8, LS_000001ff718ae5a0_0_12;
LS_000001ff718ae5a0_1_4 .concat [ 4 4 4 4], LS_000001ff718ae5a0_0_16, LS_000001ff718ae5a0_0_20, LS_000001ff718ae5a0_0_24, LS_000001ff718ae5a0_0_28;
L_000001ff718ae5a0 .concat [ 16 16 0 0], LS_000001ff718ae5a0_1_0, LS_000001ff718ae5a0_1_4;
L_000001ff718ad740 .part L_000001ff718ad880, 2, 1;
L_000001ff718ae000 .part L_000001ff718ad880, 1, 1;
L_000001ff718ae0a0 .part L_000001ff718ad880, 0, 1;
LS_000001ff718ae460_0_0 .concat [ 1 1 1 1], L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590;
LS_000001ff718ae460_0_4 .concat [ 1 1 1 1], L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590;
LS_000001ff718ae460_0_8 .concat [ 1 1 1 1], L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590;
LS_000001ff718ae460_0_12 .concat [ 1 1 1 1], L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590;
LS_000001ff718ae460_0_16 .concat [ 1 1 1 1], L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590;
LS_000001ff718ae460_0_20 .concat [ 1 1 1 1], L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590;
LS_000001ff718ae460_0_24 .concat [ 1 1 1 1], L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590;
LS_000001ff718ae460_0_28 .concat [ 1 1 1 1], L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590, L_000001ff718b4590;
LS_000001ff718ae460_1_0 .concat [ 4 4 4 4], LS_000001ff718ae460_0_0, LS_000001ff718ae460_0_4, LS_000001ff718ae460_0_8, LS_000001ff718ae460_0_12;
LS_000001ff718ae460_1_4 .concat [ 4 4 4 4], LS_000001ff718ae460_0_16, LS_000001ff718ae460_0_20, LS_000001ff718ae460_0_24, LS_000001ff718ae460_0_28;
L_000001ff718ae460 .concat [ 16 16 0 0], LS_000001ff718ae460_1_0, LS_000001ff718ae460_1_4;
L_000001ff718acfc0 .part L_000001ff718ad880, 2, 1;
L_000001ff718ae1e0 .part L_000001ff718ad880, 1, 1;
L_000001ff718ad6a0 .part L_000001ff718ad880, 0, 1;
LS_000001ff718ae280_0_0 .concat [ 1 1 1 1], L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50;
LS_000001ff718ae280_0_4 .concat [ 1 1 1 1], L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50;
LS_000001ff718ae280_0_8 .concat [ 1 1 1 1], L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50;
LS_000001ff718ae280_0_12 .concat [ 1 1 1 1], L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50;
LS_000001ff718ae280_0_16 .concat [ 1 1 1 1], L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50;
LS_000001ff718ae280_0_20 .concat [ 1 1 1 1], L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50;
LS_000001ff718ae280_0_24 .concat [ 1 1 1 1], L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50;
LS_000001ff718ae280_0_28 .concat [ 1 1 1 1], L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50, L_000001ff718b5c50;
LS_000001ff718ae280_1_0 .concat [ 4 4 4 4], LS_000001ff718ae280_0_0, LS_000001ff718ae280_0_4, LS_000001ff718ae280_0_8, LS_000001ff718ae280_0_12;
LS_000001ff718ae280_1_4 .concat [ 4 4 4 4], LS_000001ff718ae280_0_16, LS_000001ff718ae280_0_20, LS_000001ff718ae280_0_24, LS_000001ff718ae280_0_28;
L_000001ff718ae280 .concat [ 16 16 0 0], LS_000001ff718ae280_1_0, LS_000001ff718ae280_1_4;
S_000001ff71880050 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001ff7189d670_0 .net "Write_Data", 31 0, v000001ff71873cb0_0;  alias, 1 drivers
v000001ff7189d210_0 .net "addr", 31 0, v000001ff71874750_0;  alias, 1 drivers
v000001ff7189e430_0 .net "clk", 0 0, L_000001ff717f0950;  alias, 1 drivers
v000001ff7189c3b0_0 .net "mem_out", 31 0, v000001ff7189c770_0;  alias, 1 drivers
v000001ff7189cf90_0 .net "mem_read", 0 0, v000001ff71874890_0;  alias, 1 drivers
v000001ff7189d170_0 .net "mem_write", 0 0, v000001ff71874a70_0;  alias, 1 drivers
S_000001ff7187ef20 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001ff71880050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001ff7189dc10 .array "DataMem", 1023 0, 31 0;
v000001ff7189d0d0_0 .net "Data_In", 31 0, v000001ff71873cb0_0;  alias, 1 drivers
v000001ff7189c770_0 .var "Data_Out", 31 0;
v000001ff7189c950_0 .net "Write_en", 0 0, v000001ff71874a70_0;  alias, 1 drivers
v000001ff7189ca90_0 .net "addr", 31 0, v000001ff71874750_0;  alias, 1 drivers
v000001ff7189cbd0_0 .net "clk", 0 0, L_000001ff717f0950;  alias, 1 drivers
v000001ff7189cc70_0 .var/i "i", 31 0;
S_000001ff7187f0b0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001ff718a38f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001ff718a3928 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001ff718a3960 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001ff718a3998 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001ff718a39d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001ff718a3a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001ff718a3a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001ff718a3a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001ff718a3ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001ff718a3ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001ff718a3b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001ff718a3b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001ff718a3b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001ff718a3bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001ff718a3c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001ff718a3c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001ff718a3c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001ff718a3ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001ff718a3ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001ff718a3d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001ff718a3d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001ff718a3d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001ff718a3dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001ff718a3df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001ff718a3e30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001ff7189e110_0 .net "MEM_ALU_OUT", 31 0, v000001ff71874750_0;  alias, 1 drivers
v000001ff7189e1b0_0 .net "MEM_Data_mem_out", 31 0, v000001ff7189c770_0;  alias, 1 drivers
v000001ff7189e070_0 .net "MEM_memread", 0 0, v000001ff71874890_0;  alias, 1 drivers
v000001ff7189d2b0_0 .net "MEM_opcode", 11 0, v000001ff71874930_0;  alias, 1 drivers
v000001ff7189d530_0 .net "MEM_rd_ind", 4 0, v000001ff71873a30_0;  alias, 1 drivers
v000001ff7189d3f0_0 .net "MEM_rd_indzero", 0 0, v000001ff71873df0_0;  alias, 1 drivers
v000001ff7189dd50_0 .net "MEM_regwrite", 0 0, v000001ff71874250_0;  alias, 1 drivers
v000001ff7189d490_0 .var "WB_ALU_OUT", 31 0;
v000001ff7189d710_0 .var "WB_Data_mem_out", 31 0;
v000001ff7189d7b0_0 .var "WB_memread", 0 0;
v000001ff7189d850_0 .var "WB_rd_ind", 4 0;
v000001ff7189ddf0_0 .var "WB_rd_indzero", 0 0;
v000001ff7189de90_0 .var "WB_regwrite", 0 0;
v000001ff7189c130_0 .net "clk", 0 0, L_000001ff7191b930;  1 drivers
v000001ff7189df30_0 .var "hlt", 0 0;
v000001ff7189e250_0 .net "rst", 0 0, v000001ff718b1660_0;  alias, 1 drivers
E_000001ff7180a930 .event posedge, v000001ff71873d50_0, v000001ff7189c130_0;
S_000001ff7187f3d0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001ff716596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001ff7191b9a0 .functor AND 32, v000001ff7189d710_0, L_000001ff7191f570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff7191ba10 .functor NOT 1, v000001ff7189d7b0_0, C4<0>, C4<0>, C4<0>;
L_000001ff7191a200 .functor AND 32, v000001ff7189d490_0, L_000001ff7191e210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001ff7191a270 .functor OR 32, L_000001ff7191b9a0, L_000001ff7191a200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ff7189e2f0_0 .net "Write_Data_RegFile", 31 0, L_000001ff7191a270;  alias, 1 drivers
v000001ff7189e390_0 .net *"_ivl_0", 31 0, L_000001ff7191f570;  1 drivers
v000001ff7189e4d0_0 .net *"_ivl_2", 31 0, L_000001ff7191b9a0;  1 drivers
v000001ff7189e570_0 .net *"_ivl_4", 0 0, L_000001ff7191ba10;  1 drivers
v000001ff7189e750_0 .net *"_ivl_6", 31 0, L_000001ff7191e210;  1 drivers
v000001ff7189f290_0 .net *"_ivl_8", 31 0, L_000001ff7191a200;  1 drivers
v000001ff7189ef70_0 .net "alu_out", 31 0, v000001ff7189d490_0;  alias, 1 drivers
v000001ff718a04b0_0 .net "mem_out", 31 0, v000001ff7189d710_0;  alias, 1 drivers
v000001ff7189f650_0 .net "mem_read", 0 0, v000001ff7189d7b0_0;  alias, 1 drivers
LS_000001ff7191f570_0_0 .concat [ 1 1 1 1], v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0;
LS_000001ff7191f570_0_4 .concat [ 1 1 1 1], v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0;
LS_000001ff7191f570_0_8 .concat [ 1 1 1 1], v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0;
LS_000001ff7191f570_0_12 .concat [ 1 1 1 1], v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0;
LS_000001ff7191f570_0_16 .concat [ 1 1 1 1], v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0;
LS_000001ff7191f570_0_20 .concat [ 1 1 1 1], v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0;
LS_000001ff7191f570_0_24 .concat [ 1 1 1 1], v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0;
LS_000001ff7191f570_0_28 .concat [ 1 1 1 1], v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0, v000001ff7189d7b0_0;
LS_000001ff7191f570_1_0 .concat [ 4 4 4 4], LS_000001ff7191f570_0_0, LS_000001ff7191f570_0_4, LS_000001ff7191f570_0_8, LS_000001ff7191f570_0_12;
LS_000001ff7191f570_1_4 .concat [ 4 4 4 4], LS_000001ff7191f570_0_16, LS_000001ff7191f570_0_20, LS_000001ff7191f570_0_24, LS_000001ff7191f570_0_28;
L_000001ff7191f570 .concat [ 16 16 0 0], LS_000001ff7191f570_1_0, LS_000001ff7191f570_1_4;
LS_000001ff7191e210_0_0 .concat [ 1 1 1 1], L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10;
LS_000001ff7191e210_0_4 .concat [ 1 1 1 1], L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10;
LS_000001ff7191e210_0_8 .concat [ 1 1 1 1], L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10;
LS_000001ff7191e210_0_12 .concat [ 1 1 1 1], L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10;
LS_000001ff7191e210_0_16 .concat [ 1 1 1 1], L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10;
LS_000001ff7191e210_0_20 .concat [ 1 1 1 1], L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10;
LS_000001ff7191e210_0_24 .concat [ 1 1 1 1], L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10;
LS_000001ff7191e210_0_28 .concat [ 1 1 1 1], L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10, L_000001ff7191ba10;
LS_000001ff7191e210_1_0 .concat [ 4 4 4 4], LS_000001ff7191e210_0_0, LS_000001ff7191e210_0_4, LS_000001ff7191e210_0_8, LS_000001ff7191e210_0_12;
LS_000001ff7191e210_1_4 .concat [ 4 4 4 4], LS_000001ff7191e210_0_16, LS_000001ff7191e210_0_20, LS_000001ff7191e210_0_24, LS_000001ff7191e210_0_28;
L_000001ff7191e210 .concat [ 16 16 0 0], LS_000001ff7191e210_1_0, LS_000001ff7191e210_1_4;
    .scope S_000001ff7187fd30;
T_0 ;
    %wait E_000001ff71809f70;
    %load/vec4 v000001ff7189a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ff7189bc30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ff71899bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ff7189b730_0;
    %assign/vec4 v000001ff7189bc30_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ff7187ed90;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff7189b690_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001ff7189b690_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ff7189b690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %load/vec4 v000001ff7189b690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff7189b690_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189add0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001ff7187ec00;
T_2 ;
    %wait E_000001ff71809b30;
    %load/vec4 v000001ff7189a790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ff718869a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71885f00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff7189b7d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff7189afb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff7189a6f0_0, 0;
    %assign/vec4 v000001ff7189ad30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ff71899cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001ff71899f70_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001ff718869a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71885f00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff7189b7d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff7189afb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff7189a6f0_0, 0;
    %assign/vec4 v000001ff7189ad30_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001ff71899cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001ff7189b0f0_0;
    %assign/vec4 v000001ff71885f00_0, 0;
    %load/vec4 v000001ff7189a330_0;
    %assign/vec4 v000001ff718869a0_0, 0;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ff7189afb0_0, 0;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ff7189ad30_0, 4, 5;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ff7189ad30_0, 4, 5;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001ff7189a6f0_0, 0;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001ff7189b7d0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001ff7189b7d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001ff7189b0f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001ff7189b7d0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ff71880500;
T_3 ;
    %wait E_000001ff71809f70;
    %load/vec4 v000001ff7188d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff7188cbc0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001ff7188cbc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ff7188cbc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7188cf80, 0, 4;
    %load/vec4 v000001ff7188cbc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff7188cbc0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ff7188d020_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001ff7188ce40_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001ff7188cb20_0;
    %load/vec4 v000001ff7188d020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7188cf80, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7188cf80, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ff71880500;
T_4 ;
    %wait E_000001ff718099f0;
    %load/vec4 v000001ff7188d020_0;
    %load/vec4 v000001ff7188cc60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001ff7188d020_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001ff7188ce40_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ff7188cb20_0;
    %assign/vec4 v000001ff7188cd00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ff7188cc60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ff7188cf80, 4;
    %assign/vec4 v000001ff7188cd00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ff71880500;
T_5 ;
    %wait E_000001ff718099f0;
    %load/vec4 v000001ff7188d020_0;
    %load/vec4 v000001ff7188cda0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001ff7188d020_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001ff7188ce40_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001ff7188cb20_0;
    %assign/vec4 v000001ff7188d160_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ff7188cda0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ff7188cf80, 4;
    %assign/vec4 v000001ff7188d160_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ff71880500;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001ff7187ea70;
    %jmp t_0;
    .scope S_000001ff7187ea70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff7188ca80_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001ff7188ca80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001ff7188ca80_0;
    %ix/getv/s 4, v000001ff7188ca80_0;
    %load/vec4a v000001ff7188cf80, 4;
    %ix/getv/s 4, v000001ff7188ca80_0;
    %load/vec4a v000001ff7188cf80, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ff7188ca80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff7188ca80_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001ff71880500;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001ff7187e8e0;
T_7 ;
    %wait E_000001ff71809a70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff7188c580_0, 0, 32;
    %load/vec4 v000001ff7188c8a0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff7188c8a0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ff7188c800_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ff7188c580_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ff7188c8a0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff7188c8a0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff7188c8a0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ff7188c800_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ff7188c580_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001ff7188c800_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001ff7188c800_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001ff7188c580_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ff7187f6f0;
T_8 ;
    %wait E_000001ff71809f70;
    %load/vec4 v000001ff71889060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff71887bc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ff71888340_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001ff71888340_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001ff71887bc0_0;
    %load/vec4 v000001ff7188a000_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ff71887bc0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ff71887bc0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ff71887bc0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ff71887bc0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ff71887bc0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ff71887bc0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ff7187f6f0;
T_9 ;
    %wait E_000001ff71809f70;
    %load/vec4 v000001ff71889060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff71887a80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ff71888840_0;
    %assign/vec4 v000001ff71887a80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ff7187fba0;
T_10 ;
    %wait E_000001ff7180a070;
    %load/vec4 v000001ff7188b220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff7188b040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff7188bae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7188b0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff7188a140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff71888020_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ff71887e40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001ff71888200_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001ff71888a20_0;
    %load/vec4 v000001ff71889560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001ff718896a0_0;
    %load/vec4 v000001ff71889560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001ff718883e0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001ff71889a60_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001ff71888a20_0;
    %load/vec4 v000001ff718897e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001ff718896a0_0;
    %load/vec4 v000001ff718897e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7188b040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7188bae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7188b0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff7188a140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff71888020_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001ff718882a0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7188b040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff7188bae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff7188b0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7188a140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff71888020_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff7188b040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ff7188bae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7188b0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7188a140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff71888020_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ff718801e0;
T_11 ;
    %wait E_000001ff71809f30;
    %load/vec4 v000001ff718815d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ff718826b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71882390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71881710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71880ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71881030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71882610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff718810d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71881b70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71880d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71881170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71881850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff718818f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71881350_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71880b30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71880e50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff718812b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff718813f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff71882b10_0, 0;
    %assign/vec4 v000001ff71881210_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ff71881f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ff71882890_0;
    %assign/vec4 v000001ff71881210_0, 0;
    %load/vec4 v000001ff71881990_0;
    %assign/vec4 v000001ff71882b10_0, 0;
    %load/vec4 v000001ff71881490_0;
    %assign/vec4 v000001ff718813f0_0, 0;
    %load/vec4 v000001ff71882d90_0;
    %assign/vec4 v000001ff718812b0_0, 0;
    %load/vec4 v000001ff71882750_0;
    %assign/vec4 v000001ff71880e50_0, 0;
    %load/vec4 v000001ff718809f0_0;
    %assign/vec4 v000001ff71880b30_0, 0;
    %load/vec4 v000001ff71880bd0_0;
    %assign/vec4 v000001ff71881350_0, 0;
    %load/vec4 v000001ff71880950_0;
    %assign/vec4 v000001ff718818f0_0, 0;
    %load/vec4 v000001ff718827f0_0;
    %assign/vec4 v000001ff71881850_0, 0;
    %load/vec4 v000001ff71882cf0_0;
    %assign/vec4 v000001ff71881170_0, 0;
    %load/vec4 v000001ff718829d0_0;
    %assign/vec4 v000001ff71880d10_0, 0;
    %load/vec4 v000001ff71882930_0;
    %assign/vec4 v000001ff71881b70_0, 0;
    %load/vec4 v000001ff71882c50_0;
    %assign/vec4 v000001ff718810d0_0, 0;
    %load/vec4 v000001ff71880810_0;
    %assign/vec4 v000001ff71882610_0, 0;
    %load/vec4 v000001ff71881d50_0;
    %assign/vec4 v000001ff71881030_0, 0;
    %load/vec4 v000001ff71882bb0_0;
    %assign/vec4 v000001ff71880ef0_0, 0;
    %load/vec4 v000001ff718808b0_0;
    %assign/vec4 v000001ff71881710_0, 0;
    %load/vec4 v000001ff71880770_0;
    %assign/vec4 v000001ff71882390_0, 0;
    %load/vec4 v000001ff71882e30_0;
    %assign/vec4 v000001ff718826b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001ff718826b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71882390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71881710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71880ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71881030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71882610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff718810d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71881b70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71880d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71881170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71881850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff718818f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71881350_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71880b30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71880e50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff718812b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff718813f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff71882b10_0, 0;
    %assign/vec4 v000001ff71881210_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ff7187e750;
T_12 ;
    %wait E_000001ff7180a7f0;
    %load/vec4 v000001ff71888ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ff71883e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71883dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71882f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71884230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff718842d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71883c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff718836f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71883ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71883510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71883010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71883330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff718838d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71884550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff718844b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71883bf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff718835b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff71883150_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff71883650_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ff718830b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71883d30_0, 0;
    %assign/vec4 v000001ff71883a10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ff71889100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001ff718817b0_0;
    %assign/vec4 v000001ff71883a10_0, 0;
    %load/vec4 v000001ff71881cb0_0;
    %assign/vec4 v000001ff71883d30_0, 0;
    %load/vec4 v000001ff71884410_0;
    %assign/vec4 v000001ff718830b0_0, 0;
    %load/vec4 v000001ff71883790_0;
    %assign/vec4 v000001ff71883650_0, 0;
    %load/vec4 v000001ff71883830_0;
    %assign/vec4 v000001ff71883150_0, 0;
    %load/vec4 v000001ff71883290_0;
    %assign/vec4 v000001ff718835b0_0, 0;
    %load/vec4 v000001ff71881a30_0;
    %assign/vec4 v000001ff71883bf0_0, 0;
    %load/vec4 v000001ff718831f0_0;
    %assign/vec4 v000001ff718844b0_0, 0;
    %load/vec4 v000001ff71883b50_0;
    %assign/vec4 v000001ff71884550_0, 0;
    %load/vec4 v000001ff71883970_0;
    %assign/vec4 v000001ff718838d0_0, 0;
    %load/vec4 v000001ff718845f0_0;
    %assign/vec4 v000001ff71883330_0, 0;
    %load/vec4 v000001ff718840f0_0;
    %assign/vec4 v000001ff71883010_0, 0;
    %load/vec4 v000001ff718833d0_0;
    %assign/vec4 v000001ff71883510_0, 0;
    %load/vec4 v000001ff71884050_0;
    %assign/vec4 v000001ff71883ab0_0, 0;
    %load/vec4 v000001ff71884190_0;
    %assign/vec4 v000001ff718836f0_0, 0;
    %load/vec4 v000001ff71884370_0;
    %assign/vec4 v000001ff71883c90_0, 0;
    %load/vec4 v000001ff71883fb0_0;
    %assign/vec4 v000001ff718842d0_0, 0;
    %load/vec4 v000001ff71883f10_0;
    %assign/vec4 v000001ff71884230_0, 0;
    %load/vec4 v000001ff71881e90_0;
    %assign/vec4 v000001ff71882f70_0, 0;
    %load/vec4 v000001ff71881df0_0;
    %assign/vec4 v000001ff71883dd0_0, 0;
    %load/vec4 v000001ff71883470_0;
    %assign/vec4 v000001ff71883e70_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001ff71883e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71883dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71882f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71884230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff718842d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71883c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff718836f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71883ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71883510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71883010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71883330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff718838d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71884550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff718844b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71883bf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff718835b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff71883150_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff71883650_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ff718830b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71883d30_0, 0;
    %assign/vec4 v000001ff71883a10_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ff7167c8c0;
T_13 ;
    %wait E_000001ff71809730;
    %load/vec4 v000001ff718765a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ff718754c0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001ff71683300;
T_14 ;
    %wait E_000001ff71808c70;
    %load/vec4 v000001ff71876aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001ff71875ba0_0;
    %pad/u 33;
    %load/vec4 v000001ff71875a60_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001ff71876dc0_0, 0;
    %assign/vec4 v000001ff718763c0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001ff71875ba0_0;
    %pad/u 33;
    %load/vec4 v000001ff71875a60_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001ff71876dc0_0, 0;
    %assign/vec4 v000001ff718763c0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001ff71875ba0_0;
    %pad/u 33;
    %load/vec4 v000001ff71875a60_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001ff71876dc0_0, 0;
    %assign/vec4 v000001ff718763c0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001ff71875ba0_0;
    %pad/u 33;
    %load/vec4 v000001ff71875a60_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001ff71876dc0_0, 0;
    %assign/vec4 v000001ff718763c0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001ff71875ba0_0;
    %pad/u 33;
    %load/vec4 v000001ff71875a60_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001ff71876dc0_0, 0;
    %assign/vec4 v000001ff718763c0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001ff71875ba0_0;
    %pad/u 33;
    %load/vec4 v000001ff71875a60_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001ff71876dc0_0, 0;
    %assign/vec4 v000001ff718763c0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001ff71875a60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001ff718763c0_0;
    %load/vec4 v000001ff71875a60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ff71875ba0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001ff71875a60_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001ff71875a60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001ff718763c0_0, 0;
    %load/vec4 v000001ff71875ba0_0;
    %ix/getv 4, v000001ff71875a60_0;
    %shiftl 4;
    %assign/vec4 v000001ff71876dc0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001ff71875a60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001ff718763c0_0;
    %load/vec4 v000001ff71875a60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001ff71875ba0_0;
    %load/vec4 v000001ff71875a60_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001ff71875a60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001ff718763c0_0, 0;
    %load/vec4 v000001ff71875ba0_0;
    %ix/getv 4, v000001ff71875a60_0;
    %shiftr 4;
    %assign/vec4 v000001ff71876dc0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff718763c0_0, 0;
    %load/vec4 v000001ff71875ba0_0;
    %load/vec4 v000001ff71875a60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001ff71876dc0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff718763c0_0, 0;
    %load/vec4 v000001ff71875a60_0;
    %load/vec4 v000001ff71875ba0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001ff71876dc0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ff715c6b50;
T_15 ;
    %wait E_000001ff71808ff0;
    %load/vec4 v000001ff71873d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001ff71873df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71874250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71874a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff71874890_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001ff71874930_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff71873a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff71873cb0_0, 0;
    %assign/vec4 v000001ff71874750_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001ff71796080_0;
    %assign/vec4 v000001ff71874750_0, 0;
    %load/vec4 v000001ff718737b0_0;
    %assign/vec4 v000001ff71873cb0_0, 0;
    %load/vec4 v000001ff71873ad0_0;
    %assign/vec4 v000001ff71873a30_0, 0;
    %load/vec4 v000001ff7177c650_0;
    %assign/vec4 v000001ff71874930_0, 0;
    %load/vec4 v000001ff71795e00_0;
    %assign/vec4 v000001ff71874890_0, 0;
    %load/vec4 v000001ff7177e130_0;
    %assign/vec4 v000001ff71874a70_0, 0;
    %load/vec4 v000001ff71873b70_0;
    %assign/vec4 v000001ff71874250_0, 0;
    %load/vec4 v000001ff71873c10_0;
    %assign/vec4 v000001ff71873df0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ff7187ef20;
T_16 ;
    %wait E_000001ff718099f0;
    %load/vec4 v000001ff7189c950_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001ff7189d0d0_0;
    %load/vec4 v000001ff7189ca90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189dc10, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ff7187ef20;
T_17 ;
    %wait E_000001ff718099f0;
    %load/vec4 v000001ff7189ca90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ff7189dc10, 4;
    %assign/vec4 v000001ff7189c770_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ff7187ef20;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff7189cc70_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001ff7189cc70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ff7189cc70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ff7189dc10, 0, 4;
    %load/vec4 v000001ff7189cc70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff7189cc70_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001ff7187ef20;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff7189cc70_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001ff7189cc70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001ff7189cc70_0;
    %load/vec4a v000001ff7189dc10, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001ff7189cc70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ff7189cc70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff7189cc70_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001ff7187f0b0;
T_20 ;
    %wait E_000001ff7180a930;
    %load/vec4 v000001ff7189e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001ff7189ddf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff7189df30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff7189de90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ff7189d7b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001ff7189d850_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001ff7189d710_0, 0;
    %assign/vec4 v000001ff7189d490_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001ff7189e110_0;
    %assign/vec4 v000001ff7189d490_0, 0;
    %load/vec4 v000001ff7189e1b0_0;
    %assign/vec4 v000001ff7189d710_0, 0;
    %load/vec4 v000001ff7189e070_0;
    %assign/vec4 v000001ff7189d7b0_0, 0;
    %load/vec4 v000001ff7189d530_0;
    %assign/vec4 v000001ff7189d850_0, 0;
    %load/vec4 v000001ff7189dd50_0;
    %assign/vec4 v000001ff7189de90_0, 0;
    %load/vec4 v000001ff7189d3f0_0;
    %assign/vec4 v000001ff7189ddf0_0, 0;
    %load/vec4 v000001ff7189d2b0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001ff7189df30_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ff716596a0;
T_21 ;
    %wait E_000001ff71808e70;
    %load/vec4 v000001ff718b1480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff718b1f20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001ff718b1f20_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ff718b1f20_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ff71649f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff718b13e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff718b1660_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001ff71649f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001ff718b13e0_0;
    %inv;
    %assign/vec4 v000001ff718b13e0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ff71649f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ControlFlowInstructions/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff718b1660_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff718b1660_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001ff718b2c40_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
