--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5446 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.470ns.
--------------------------------------------------------------------------------
Slack:                  11.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.427ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.CMUX     Tcinc                 0.279   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X9Y25.D2       net (fanout=3)        0.770   tester/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X9Y25.D        Tilo                  0.259   tester/N70
                                                       tester/M_state_q_FSM_FFd3-In114_SW0
    SLICE_X11Y25.C4      net (fanout=1)        0.524   tester/N70
    SLICE_X11Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/M_state_q_FSM_FFd3-In114
    SLICE_X14Y29.A1      net (fanout=6)        1.768   tester/M_state_q_FSM_FFd3-In113
    SLICE_X14Y29.A       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_F
    SLICE_X14Y29.C1      net (fanout=1)        0.538   tester/N87
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.427ns (2.378ns logic, 6.049ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  11.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.238ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X8Y27.BMUX     Tcinb                 0.310   tester/alumodule/a[15]_b[15]_sub_2_OUT[15]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X13Y29.D6      net (fanout=4)        1.101   tester/a[15]_b[15]_sub_2_OUT[13]
    SLICE_X13Y29.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/M_state_q_FSM_FFd3-In111
    SLICE_X8Y29.D2       net (fanout=6)        1.403   tester/M_state_q_FSM_FFd3-In11
    SLICE_X8Y29.CMUX     Topdc                 0.456   tester/N76
                                                       tester/M_state_q_FSM_FFd3-In115_SW3_F
                                                       tester/M_state_q_FSM_FFd3-In115_SW3
    SLICE_X15Y27.D6      net (fanout=1)        0.782   tester/N64
    SLICE_X15Y27.CLK     Tas                   0.373   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In14
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.238ns (2.497ns logic, 5.741ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  11.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.214ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.AMUX     Tcina                 0.220   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X11Y25.A3      net (fanout=1)        0.587   tester/alumodule/add/a[15]_b[15]_sub_2_OUT[4]
    SLICE_X11Y25.A       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/alumodule/add/Mmux_sum_intermediate111
    SLICE_X11Y25.C2      net (fanout=4)        0.553   tester/M_add_out[4]
    SLICE_X11Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/M_state_q_FSM_FFd3-In114
    SLICE_X14Y29.A1      net (fanout=6)        1.768   tester/M_state_q_FSM_FFd3-In113
    SLICE_X14Y29.A       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_F
    SLICE_X14Y29.C1      net (fanout=1)        0.538   tester/N87
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.214ns (2.319ns logic, 5.895ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  11.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.211ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.CMUX     Tcinc                 0.279   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X9Y25.D2       net (fanout=3)        0.770   tester/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X9Y25.D        Tilo                  0.259   tester/N70
                                                       tester/M_state_q_FSM_FFd3-In114_SW0
    SLICE_X11Y25.C4      net (fanout=1)        0.524   tester/N70
    SLICE_X11Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/M_state_q_FSM_FFd3-In114
    SLICE_X13Y29.C1      net (fanout=6)        1.581   tester/M_state_q_FSM_FFd3-In113
    SLICE_X13Y29.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/M_state_q_FSM_FFd3-In115_SW0_G
    SLICE_X14Y29.D4      net (fanout=1)        0.486   tester/N86
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.211ns (2.401ns logic, 5.810ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  11.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.189ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X8Y27.DMUX     Tcind                 0.320   tester/alumodule/a[15]_b[15]_sub_2_OUT[15]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X13Y29.A2      net (fanout=3)        1.382   tester/alumodule/a[15]_b[15]_sub_2_OUT[15]
    SLICE_X13Y29.A       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/alumodule/add/z4_SW2
    SLICE_X13Y29.B1      net (fanout=6)        1.390   tester/N42
    SLICE_X13Y29.B       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_G
    SLICE_X14Y29.C3      net (fanout=1)        0.592   tester/N88
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.189ns (2.370ns logic, 5.819ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  11.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.155ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X8Y26.DMUX     Tcind                 0.320   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X12Y26.C2      net (fanout=4)        1.266   tester/a[15]_b[15]_sub_2_OUT[11]
    SLICE_X12Y26.C       Tilo                  0.255   tester/alumodule/add/sum_intermediate[1]
                                                       tester/alumodule/add/Mmux_sum_intermediate31
    SLICE_X12Y26.B5      net (fanout=1)        0.416   tester/alumodule/add/sum_intermediate[11]
    SLICE_X12Y26.B       Tilo                  0.254   tester/alumodule/add/sum_intermediate[1]
                                                       tester/alumodule/add/z4_SW0
    SLICE_X14Y29.A2      net (fanout=7)        0.980   tester/N23
    SLICE_X14Y29.A       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_F
    SLICE_X14Y29.C1      net (fanout=1)        0.538   tester/N87
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.155ns (2.503ns logic, 5.652ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  11.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.119ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X8Y26.AMUX     Tcina                 0.220   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y29.B4       net (fanout=3)        0.743   tester/a[15]_b[15]_sub_2_OUT[8]
    SLICE_X8Y29.B        Tilo                  0.254   tester/N76
                                                       tester/M_state_q_FSM_FFd3-In112_SW1
    SLICE_X8Y29.A5       net (fanout=1)        0.247   tester/N76
    SLICE_X8Y29.A        Tilo                  0.254   tester/N76
                                                       tester/M_state_q_FSM_FFd3-In112
    SLICE_X14Y29.B1      net (fanout=6)        1.524   tester/M_state_q_FSM_FFd3-In111
    SLICE_X14Y29.B       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW0_F
    SLICE_X14Y29.D2      net (fanout=1)        0.752   tester/N85
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.119ns (2.401ns logic, 5.718ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  11.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.105ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X8Y26.DMUX     Tcind                 0.320   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X12Y26.C2      net (fanout=4)        1.266   tester/a[15]_b[15]_sub_2_OUT[11]
    SLICE_X12Y26.C       Tilo                  0.255   tester/alumodule/add/sum_intermediate[1]
                                                       tester/alumodule/add/Mmux_sum_intermediate31
    SLICE_X12Y26.B5      net (fanout=1)        0.416   tester/alumodule/add/sum_intermediate[11]
    SLICE_X12Y26.B       Tilo                  0.254   tester/alumodule/add/sum_intermediate[1]
                                                       tester/alumodule/add/z4_SW0
    SLICE_X14Y29.B5      net (fanout=7)        0.717   tester/N23
    SLICE_X14Y29.B       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW0_F
    SLICE_X14Y29.D2      net (fanout=1)        0.752   tester/N85
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.105ns (2.502ns logic, 5.603ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  11.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd2 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.096ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd2 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2
    SLICE_X10Y25.D5      net (fanout=73)       1.280   tester/M_state_q_FSM_FFd2
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.CMUX     Tcinc                 0.279   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X9Y25.D2       net (fanout=3)        0.770   tester/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X9Y25.D        Tilo                  0.259   tester/N70
                                                       tester/M_state_q_FSM_FFd3-In114_SW0
    SLICE_X11Y25.C4      net (fanout=1)        0.524   tester/N70
    SLICE_X11Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/M_state_q_FSM_FFd3-In114
    SLICE_X14Y29.A1      net (fanout=6)        1.768   tester/M_state_q_FSM_FFd3-In113
    SLICE_X14Y29.A       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_F
    SLICE_X14Y29.C1      net (fanout=1)        0.538   tester/N87
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.096ns (2.378ns logic, 5.718ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  11.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.077ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.DMUX     Taxd                  0.438   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X10Y25.A6      net (fanout=2)        0.408   tester/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X10Y25.A       Tilo                  0.235   tester/_n0174[13]
                                                       tester/alumodule/add/Mmux_sum_intermediate101
    SLICE_X12Y26.B2      net (fanout=3)        1.445   tester/M_add_out[3]
    SLICE_X12Y26.B       Tilo                  0.254   tester/alumodule/add/sum_intermediate[1]
                                                       tester/alumodule/add/z4_SW0
    SLICE_X14Y29.A2      net (fanout=7)        0.980   tester/N23
    SLICE_X14Y29.A       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_F
    SLICE_X14Y29.C1      net (fanout=1)        0.538   tester/N87
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.077ns (2.260ns logic, 5.817ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  11.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.068ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.CMUX     Tcinc                 0.279   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X9Y25.D2       net (fanout=3)        0.770   tester/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X9Y25.D        Tilo                  0.259   tester/N70
                                                       tester/M_state_q_FSM_FFd3-In114_SW0
    SLICE_X11Y25.C4      net (fanout=1)        0.524   tester/N70
    SLICE_X11Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/M_state_q_FSM_FFd3-In114
    SLICE_X14Y29.B4      net (fanout=6)        1.196   tester/M_state_q_FSM_FFd3-In113
    SLICE_X14Y29.B       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW0_F
    SLICE_X14Y29.D2      net (fanout=1)        0.752   tester/N85
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.068ns (2.377ns logic, 5.691ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  11.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.059ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.CMUX     Tcinc                 0.279   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X13Y25.C2      net (fanout=3)        1.080   tester/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X13Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd4-In221
                                                       tester/M_state_q_FSM_FFd4-In223_SW1
    SLICE_X13Y25.A2      net (fanout=1)        0.542   tester/N79
    SLICE_X13Y25.A       Tilo                  0.259   tester/M_state_q_FSM_FFd4-In221
                                                       tester/M_state_q_FSM_FFd4-In223
    SLICE_X13Y26.C3      net (fanout=2)        0.548   tester/M_state_q_FSM_FFd4-In222
    SLICE_X13Y26.C       Tilo                  0.259   tester/N72
                                                       tester/M_state_q_FSM_FFd4-In13_SW0
    SLICE_X14Y29.D1      net (fanout=2)        1.039   tester/N34
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.059ns (2.401ns logic, 5.658ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  11.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.047ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X8Y27.CMUX     Tcinc                 0.279   tester/alumodule/a[15]_b[15]_sub_2_OUT[15]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X11Y25.C1      net (fanout=3)        0.981   tester/a[15]_b[15]_sub_2_OUT[14]
    SLICE_X11Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/M_state_q_FSM_FFd3-In114
    SLICE_X14Y29.A1      net (fanout=6)        1.768   tester/M_state_q_FSM_FFd3-In113
    SLICE_X14Y29.A       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_F
    SLICE_X14Y29.C1      net (fanout=1)        0.538   tester/N87
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.047ns (2.305ns logic, 5.742ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  11.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.027ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.DMUX     Taxd                  0.438   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X10Y25.A6      net (fanout=2)        0.408   tester/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X10Y25.A       Tilo                  0.235   tester/_n0174[13]
                                                       tester/alumodule/add/Mmux_sum_intermediate101
    SLICE_X12Y26.B2      net (fanout=3)        1.445   tester/M_add_out[3]
    SLICE_X12Y26.B       Tilo                  0.254   tester/alumodule/add/sum_intermediate[1]
                                                       tester/alumodule/add/z4_SW0
    SLICE_X14Y29.B5      net (fanout=7)        0.717   tester/N23
    SLICE_X14Y29.B       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW0_F
    SLICE_X14Y29.D2      net (fanout=1)        0.752   tester/N85
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.027ns (2.259ns logic, 5.768ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  11.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.998ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.AMUX     Tcina                 0.220   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X11Y25.A3      net (fanout=1)        0.587   tester/alumodule/add/a[15]_b[15]_sub_2_OUT[4]
    SLICE_X11Y25.A       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/alumodule/add/Mmux_sum_intermediate111
    SLICE_X11Y25.C2      net (fanout=4)        0.553   tester/M_add_out[4]
    SLICE_X11Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/M_state_q_FSM_FFd3-In114
    SLICE_X13Y29.C1      net (fanout=6)        1.581   tester/M_state_q_FSM_FFd3-In113
    SLICE_X13Y29.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/M_state_q_FSM_FFd3-In115_SW0_G
    SLICE_X14Y29.D4      net (fanout=1)        0.486   tester/N86
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.998ns (2.342ns logic, 5.656ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  11.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd1 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.995ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd1 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd1
    SLICE_X10Y25.D6      net (fanout=71)       1.179   tester/M_state_q_FSM_FFd1
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.CMUX     Tcinc                 0.279   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X9Y25.D2       net (fanout=3)        0.770   tester/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X9Y25.D        Tilo                  0.259   tester/N70
                                                       tester/M_state_q_FSM_FFd3-In114_SW0
    SLICE_X11Y25.C4      net (fanout=1)        0.524   tester/N70
    SLICE_X11Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/M_state_q_FSM_FFd3-In114
    SLICE_X14Y29.A1      net (fanout=6)        1.768   tester/M_state_q_FSM_FFd3-In113
    SLICE_X14Y29.A       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_F
    SLICE_X14Y29.C1      net (fanout=1)        0.538   tester/N87
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.995ns (2.378ns logic, 5.617ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  11.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.977ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.CMUX     Tcinc                 0.279   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X9Y25.D2       net (fanout=3)        0.770   tester/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X9Y25.D        Tilo                  0.259   tester/N70
                                                       tester/M_state_q_FSM_FFd3-In114_SW0
    SLICE_X11Y25.C4      net (fanout=1)        0.524   tester/N70
    SLICE_X11Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/M_state_q_FSM_FFd3-In114
    SLICE_X13Y29.B4      net (fanout=6)        1.240   tester/M_state_q_FSM_FFd3-In113
    SLICE_X13Y29.B       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_G
    SLICE_X14Y29.C3      net (fanout=1)        0.592   tester/N88
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.977ns (2.402ns logic, 5.575ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  12.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.946ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.AMUX     Tcina                 0.220   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X11Y25.A3      net (fanout=1)        0.587   tester/alumodule/add/a[15]_b[15]_sub_2_OUT[4]
    SLICE_X11Y25.A       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/alumodule/add/Mmux_sum_intermediate111
    SLICE_X13Y25.A1      net (fanout=4)        0.981   tester/M_add_out[4]
    SLICE_X13Y25.A       Tilo                  0.259   tester/M_state_q_FSM_FFd4-In221
                                                       tester/M_state_q_FSM_FFd4-In223
    SLICE_X13Y26.C3      net (fanout=2)        0.548   tester/M_state_q_FSM_FFd4-In222
    SLICE_X13Y26.C       Tilo                  0.259   tester/N72
                                                       tester/M_state_q_FSM_FFd4-In13_SW0
    SLICE_X14Y29.D1      net (fanout=2)        1.039   tester/N34
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.946ns (2.342ns logic, 5.604ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  12.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.934ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.CMUX     Tcinc                 0.279   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X9Y28.C1       net (fanout=3)        0.985   tester/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X9Y28.C        Tilo                  0.259   tester/alumodule/add/sum_intermediate[7]
                                                       tester/alumodule/add/Mmux_sum_intermediate131
    SLICE_X9Y28.A2       net (fanout=2)        0.550   tester/M_add_out[6]
    SLICE_X9Y28.A        Tilo                  0.259   tester/alumodule/add/sum_intermediate[7]
                                                       tester/alumodule/add/z1
    SLICE_X15Y27.C3      net (fanout=2)        1.125   tester/alumodule/add/z
    SLICE_X15Y27.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3
                                                       tester/alumodule/add/z4_SW1
    SLICE_X14Y29.CX      net (fanout=3)        0.634   tester/N41
    SLICE_X14Y29.CLK     Tdick                 0.222   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.934ns (2.191ns logic, 5.743ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  12.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.924ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X8Y26.DMUX     Tcind                 0.320   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y29.A2       net (fanout=4)        0.949   tester/a[15]_b[15]_sub_2_OUT[11]
    SLICE_X8Y29.A        Tilo                  0.254   tester/N76
                                                       tester/M_state_q_FSM_FFd3-In112
    SLICE_X14Y29.B1      net (fanout=6)        1.524   tester/M_state_q_FSM_FFd3-In111
    SLICE_X14Y29.B       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW0_F
    SLICE_X14Y29.D2      net (fanout=1)        0.752   tester/N85
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.924ns (2.247ns logic, 5.677ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  12.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.916ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X8Y26.DMUX     Tcind                 0.320   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X12Y26.C2      net (fanout=4)        1.266   tester/a[15]_b[15]_sub_2_OUT[11]
    SLICE_X12Y26.C       Tilo                  0.255   tester/alumodule/add/sum_intermediate[1]
                                                       tester/alumodule/add/Mmux_sum_intermediate31
    SLICE_X12Y26.B5      net (fanout=1)        0.416   tester/alumodule/add/sum_intermediate[11]
    SLICE_X12Y26.B       Tilo                  0.254   tester/alumodule/add/sum_intermediate[1]
                                                       tester/alumodule/add/z4_SW0
    SLICE_X13Y29.B5      net (fanout=7)        0.663   tester/N23
    SLICE_X13Y29.B       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_G
    SLICE_X14Y29.C3      net (fanout=1)        0.592   tester/N88
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.916ns (2.527ns logic, 5.389ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  12.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd2 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.907ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd2 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2
    SLICE_X10Y25.D5      net (fanout=73)       1.280   tester/M_state_q_FSM_FFd2
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X8Y27.BMUX     Tcinb                 0.310   tester/alumodule/a[15]_b[15]_sub_2_OUT[15]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X13Y29.D6      net (fanout=4)        1.101   tester/a[15]_b[15]_sub_2_OUT[13]
    SLICE_X13Y29.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/M_state_q_FSM_FFd3-In111
    SLICE_X8Y29.D2       net (fanout=6)        1.403   tester/M_state_q_FSM_FFd3-In11
    SLICE_X8Y29.CMUX     Topdc                 0.456   tester/N76
                                                       tester/M_state_q_FSM_FFd3-In115_SW3_F
                                                       tester/M_state_q_FSM_FFd3-In115_SW3
    SLICE_X15Y27.D6      net (fanout=1)        0.782   tester/N64
    SLICE_X15Y27.CLK     Tas                   0.373   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In14
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.907ns (2.497ns logic, 5.410ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  12.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.894ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X8Y26.DMUX     Tcind                 0.320   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X12Y26.C2      net (fanout=4)        1.266   tester/a[15]_b[15]_sub_2_OUT[11]
    SLICE_X12Y26.C       Tilo                  0.255   tester/alumodule/add/sum_intermediate[1]
                                                       tester/alumodule/add/Mmux_sum_intermediate31
    SLICE_X12Y26.B5      net (fanout=1)        0.416   tester/alumodule/add/sum_intermediate[11]
    SLICE_X12Y26.B       Tilo                  0.254   tester/alumodule/add/sum_intermediate[1]
                                                       tester/alumodule/add/z4_SW0
    SLICE_X13Y29.C4      net (fanout=7)        0.748   tester/N23
    SLICE_X13Y29.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/M_state_q_FSM_FFd3-In115_SW0_G
    SLICE_X14Y29.D4      net (fanout=1)        0.486   tester/N86
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.894ns (2.526ns logic, 5.368ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  12.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.883ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.CMUX     Tcinc                 0.279   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X13Y25.C2      net (fanout=3)        1.080   tester/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X13Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd4-In221
                                                       tester/M_state_q_FSM_FFd4-In223_SW1
    SLICE_X13Y25.A2      net (fanout=1)        0.542   tester/N79
    SLICE_X13Y25.A       Tilo                  0.259   tester/M_state_q_FSM_FFd4-In221
                                                       tester/M_state_q_FSM_FFd4-In223
    SLICE_X13Y26.C3      net (fanout=2)        0.548   tester/M_state_q_FSM_FFd4-In222
    SLICE_X13Y26.C       Tilo                  0.259   tester/N72
                                                       tester/M_state_q_FSM_FFd4-In13_SW0
    SLICE_X14Y29.C4      net (fanout=2)        0.862   tester/N34
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.883ns (2.402ns logic, 5.481ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  12.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd2 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.883ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd2 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2
    SLICE_X10Y25.D5      net (fanout=73)       1.280   tester/M_state_q_FSM_FFd2
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.AMUX     Tcina                 0.220   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X11Y25.A3      net (fanout=1)        0.587   tester/alumodule/add/a[15]_b[15]_sub_2_OUT[4]
    SLICE_X11Y25.A       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/alumodule/add/Mmux_sum_intermediate111
    SLICE_X11Y25.C2      net (fanout=4)        0.553   tester/M_add_out[4]
    SLICE_X11Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/M_state_q_FSM_FFd3-In114
    SLICE_X14Y29.A1      net (fanout=6)        1.768   tester/M_state_q_FSM_FFd3-In113
    SLICE_X14Y29.A       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_F
    SLICE_X14Y29.C1      net (fanout=1)        0.538   tester/N87
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.883ns (2.319ns logic, 5.564ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  12.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd2 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.880ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd2 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2
    SLICE_X10Y25.D5      net (fanout=73)       1.280   tester/M_state_q_FSM_FFd2
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.CMUX     Tcinc                 0.279   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X9Y25.D2       net (fanout=3)        0.770   tester/a[15]_b[15]_sub_2_OUT[6]
    SLICE_X9Y25.D        Tilo                  0.259   tester/N70
                                                       tester/M_state_q_FSM_FFd3-In114_SW0
    SLICE_X11Y25.C4      net (fanout=1)        0.524   tester/N70
    SLICE_X11Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/M_state_q_FSM_FFd3-In114
    SLICE_X13Y29.C1      net (fanout=6)        1.581   tester/M_state_q_FSM_FFd3-In113
    SLICE_X13Y29.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/M_state_q_FSM_FFd3-In115_SW0_G
    SLICE_X14Y29.D4      net (fanout=1)        0.486   tester/N86
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.880ns (2.401ns logic, 5.479ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  12.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.870ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X8Y26.BMUX     Tcinb                 0.310   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X13Y26.B2      net (fanout=4)        1.086   tester/a[15]_b[15]_sub_2_OUT[9]
    SLICE_X13Y26.B       Tilo                  0.259   tester/N72
                                                       tester/M_state_q_FSM_FFd4-In221_SW1
    SLICE_X13Y26.A5      net (fanout=1)        0.230   tester/N73
    SLICE_X13Y26.A       Tilo                  0.259   tester/N72
                                                       tester/M_state_q_FSM_FFd4-In221
    SLICE_X13Y26.C2      net (fanout=2)        0.538   tester/M_state_q_FSM_FFd4-In22
    SLICE_X13Y26.C       Tilo                  0.259   tester/N72
                                                       tester/M_state_q_FSM_FFd4-In13_SW0
    SLICE_X14Y29.D1      net (fanout=2)        1.039   tester/N34
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.870ns (2.525ns logic, 5.345ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  12.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd2 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.858ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd2 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2
    SLICE_X10Y25.D5      net (fanout=73)       1.280   tester/M_state_q_FSM_FFd2
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X8Y26.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
    SLICE_X8Y26.COUT     Tbyp                  0.093   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X8Y27.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X8Y27.DMUX     Tcind                 0.320   tester/alumodule/a[15]_b[15]_sub_2_OUT[15]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X13Y29.A2      net (fanout=3)        1.382   tester/alumodule/a[15]_b[15]_sub_2_OUT[15]
    SLICE_X13Y29.A       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/alumodule/add/z4_SW2
    SLICE_X13Y29.B1      net (fanout=6)        1.390   tester/N42
    SLICE_X13Y29.B       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_G
    SLICE_X14Y29.C3      net (fanout=1)        0.592   tester/N88
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.858ns (2.370ns logic, 5.488ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  12.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.855ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.COUT     Taxcy                 0.248   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X8Y25.CIN      net (fanout=1)        0.003   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X8Y25.AMUX     Tcina                 0.220   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[7]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<7>
    SLICE_X11Y25.A3      net (fanout=1)        0.587   tester/alumodule/add/a[15]_b[15]_sub_2_OUT[4]
    SLICE_X11Y25.A       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/alumodule/add/Mmux_sum_intermediate111
    SLICE_X11Y25.C2      net (fanout=4)        0.553   tester/M_add_out[4]
    SLICE_X11Y25.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In112
                                                       tester/M_state_q_FSM_FFd3-In114
    SLICE_X14Y29.B4      net (fanout=6)        1.196   tester/M_state_q_FSM_FFd3-In113
    SLICE_X14Y29.B       Tilo                  0.235   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd3-In115_SW0_F
    SLICE_X14Y29.D2      net (fanout=1)        0.752   tester/N85
    SLICE_X14Y29.CLK     Tas                   0.432   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_F
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.855ns (2.318ns logic, 5.537ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  12.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.838ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.193 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D1      net (fanout=72)       1.611   tester/M_state_q_FSM_FFd3
    SLICE_X10Y25.D       Tilo                  0.235   tester/_n0174[13]
                                                       tester/_n0174<11>11
    SLICE_X8Y24.AX       net (fanout=8)        0.835   tester/_n0174[13]
    SLICE_X8Y24.DMUX     Taxd                  0.438   tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       tester/alumodule/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X10Y25.A6      net (fanout=2)        0.408   tester/a[15]_b[15]_sub_2_OUT[3]
    SLICE_X10Y25.A       Tilo                  0.235   tester/_n0174[13]
                                                       tester/alumodule/add/Mmux_sum_intermediate101
    SLICE_X12Y26.B2      net (fanout=3)        1.445   tester/M_add_out[3]
    SLICE_X12Y26.B       Tilo                  0.254   tester/alumodule/add/sum_intermediate[1]
                                                       tester/alumodule/add/z4_SW0
    SLICE_X13Y29.B5      net (fanout=7)        0.663   tester/N23
    SLICE_X13Y29.B       Tilo                  0.259   tester/M_state_q_FSM_FFd3-In11
                                                       tester/M_state_q_FSM_FFd3-In115_SW1_G
    SLICE_X14Y29.C3      net (fanout=1)        0.592   tester/N88
    SLICE_X14Y29.CLK     Tas                   0.433   tester/M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In17_G
                                                       tester/M_state_q_FSM_FFd4-In17
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.838ns (2.284ns logic, 5.554ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_0/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_1/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_2/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_3/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_4/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_5/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_6/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_7/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_8/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_9/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_10/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_11/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_12/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_13/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_14/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_15/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_16/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_17/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_18/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_19/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_20/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_21/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_22/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_23/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[27]/CLK
  Logical resource: tester/M_counter_q_24/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[27]/CLK
  Logical resource: tester/M_counter_q_25/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[27]/CLK
  Logical resource: tester/M_counter_q_26/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[27]/CLK
  Logical resource: tester/M_counter_q_27/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: tester/M_state_q_FSM_FFd4/CLK
  Logical resource: tester/M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X14Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.470|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5446 paths, 0 nets, and 406 connections

Design statistics:
   Minimum period:   8.470ns{1}   (Maximum frequency: 118.064MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 03 23:18:13 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4551 MB



