m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/MACROFUNCTION
Efull_adder
Z0 w1569874582
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE
Z4 8C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/VHDLs/FULL_ADDER.vhd
Z5 FC:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/VHDLs/FULL_ADDER.vhd
l0
L4
VDQNmWWN?XRIdQ_zDKY?3A2
!s100 XQK0MgjM4@2zUlJBQo0lk0
Z6 OV;C;10.6d;65
32
Z7 !s110 1569876521
!i10b 1
Z8 !s108 1569876521.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/VHDLs/FULL_ADDER.vhd|
Z10 !s107 C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/VHDLs/FULL_ADDER.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Abehavior
R1
R2
DEx4 work 10 full_adder 0 22 DQNmWWN?XRIdQ_zDKY?3A2
l12
L11
V197CXO;zO]]DRgdA?6JhN2
!s100 il>7QC8;aIZnE@0TiT5Z81
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eripple_carry
Z13 w1569874642
R1
R2
R3
Z14 8C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/VHDLs/RIPPLE_CARRY.vhd
Z15 FC:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/VHDLs/RIPPLE_CARRY.vhd
l0
L4
VbE_SZKD:`zRoA>M1M>Kh=3
!s100 BW:m9:[_S4]SmdkPP<lV50
R6
32
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/VHDLs/RIPPLE_CARRY.vhd|
Z17 !s107 C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/VHDLs/RIPPLE_CARRY.vhd|
!i113 1
R11
R12
Abehavior
R1
R2
DEx4 work 12 ripple_carry 0 22 bE_SZKD:`zRoA>M1M>Kh=3
l24
L13
VMU]ZVV0@k;HoPkaT4>g:63
!s100 Umg6FXV80J^GBPP@mPnSe1
R6
32
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
Eripple_carry_vhd_tst
Z18 w1569873028
Z19 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z20 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z21 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
R3
Z22 8C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/Testbench/RIPPLE_CARRY.vht
Z23 FC:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/Testbench/RIPPLE_CARRY.vht
l0
L7
Vm<bR17E119>7UFlg63C>H1
!s100 ^^Ra9m;UolNW;_7W5Z:Q_3
R6
32
Z24 !s110 1569876522
!i10b 1
Z25 !s108 1569876522.000000
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/Testbench/RIPPLE_CARRY.vht|
!s107 C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/Testbench/RIPPLE_CARRY.vht|
!i113 1
R11
R12
Aripple_carry_arch
R19
R20
R21
R1
R2
DEx4 work 20 ripple_carry_vhd_tst 0 22 m<bR17E119>7UFlg63C>H1
l45
L10
VekcncI@ILTTX8G91l;CJ]1
!s100 Zo81QQ>con0E9d:Raf9Ta1
R6
32
R24
!i10b 1
R25
R26
Z27 !s107 C:/Users/mat_l/Desktop/Fast-Adders-VHDL-master/RIPPLE/Testbench/RIPPLE_CARRY.vht|
!i113 1
R11
R12
