--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Test.twx Test.ncd -o Test.twr Test.pcf -ucf VGA.ucf

Design file:              Test.ncd
Physical constraint file: Test.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
kbclk       |   -0.347(R)|      FAST  |    2.798(R)|      SLOW  |clk_BUFGP         |   0.000|
kbdata      |    0.802(R)|      FAST  |    0.701(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock RESET to Pad
------------+-----------------+------------+-----------------+------------+--------------------------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                                 | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------------------------------+--------+
ledout<0>   |        12.587(F)|      SLOW  |         4.065(F)|      FAST  |cursor_controller/RESET_write_address[0]_AND_100_o|   0.000|
ledout<1>   |        14.492(F)|      SLOW  |         4.973(F)|      FAST  |cursor_controller/RESET_write_address[1]_AND_98_o |   0.000|
ledout<2>   |        13.540(F)|      SLOW  |         4.614(F)|      FAST  |cursor_controller/RESET_write_address[2]_AND_96_o |   0.000|
ledout<3>   |        11.403(F)|      SLOW  |         3.608(F)|      FAST  |cursor_controller/RESET_write_address[3]_AND_94_o |   0.000|
ledout<4>   |        11.479(F)|      SLOW  |         3.658(F)|      FAST  |cursor_controller/RESET_write_address[4]_AND_92_o |   0.000|
ledout<5>   |        11.914(F)|      SLOW  |         3.775(F)|      FAST  |cursor_controller/RESET_write_address[5]_AND_90_o |   0.000|
ledout<6>   |        11.302(F)|      SLOW  |         3.579(F)|      FAST  |cursor_controller/RESET_write_address[6]_AND_88_o |   0.000|
ledout<7>   |        12.283(F)|      SLOW  |         3.974(F)|      FAST  |cursor_controller/RESET_write_address[7]_AND_86_o |   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------------------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
ledout<0>     |        13.482(R)|      SLOW  |         4.134(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<1>     |        14.440(R)|      SLOW  |         4.671(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<2>     |        14.686(R)|      SLOW  |         4.861(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<3>     |        12.683(R)|      SLOW  |         3.890(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<4>     |        12.773(R)|      SLOW  |         3.931(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<5>     |        11.981(R)|      SLOW  |         3.597(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<6>     |        11.999(R)|      SLOW  |         3.655(R)|      FAST  |clk_BUFGP         |   0.000|
ledout<7>     |        12.198(R)|      SLOW  |         3.704(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<0> |        12.767(R)|      SLOW  |         3.641(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<1> |        12.779(R)|      SLOW  |         3.712(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<2> |        13.752(R)|      SLOW  |         3.991(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<3> |        14.563(R)|      SLOW  |         4.411(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<4> |        13.705(R)|      SLOW  |         3.941(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<5> |        13.204(R)|      SLOW  |         3.785(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<6> |        14.151(R)|      SLOW  |         4.244(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<8> |        14.508(R)|      SLOW  |         4.490(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<9> |        14.266(R)|      SLOW  |         4.427(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<10>|        14.038(R)|      SLOW  |         4.595(R)|      FAST  |clk_BUFGP         |   0.000|
segmentout<11>|        14.439(R)|      SLOW  |         4.711(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RESET          |         |         |    0.988|    2.507|
clk            |         |         |    4.218|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RESET          |    3.389|    8.482|         |         |
clk            |    6.580|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jul 15 18:09:31 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 772 MB



