
dimmer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003538  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  080035f8  080035f8  000135f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036b0  080036b0  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  080036b0  080036b0  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080036b0  080036b0  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036b0  080036b0  000136b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080036b4  080036b4  000136b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  080036b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  2000001c  080036d4  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  080036d4  00020178  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c3c9  00000000  00000000  00020087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e7c  00000000  00000000  0002c450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ba0  00000000  00000000  0002e2d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000091d  00000000  00000000  0002ee70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000fc1c  00000000  00000000  0002f78d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ebb2  00000000  00000000  0003f3a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000602a7  00000000  00000000  0004df5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002a6c  00000000  00000000  000ae204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000b0c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000001c 	.word	0x2000001c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080035e0 	.word	0x080035e0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000020 	.word	0x20000020
 8000104:	080035e0 	.word	0x080035e0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	0008      	movs	r0, r1
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 fb59 	bl	80008e0 <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 fae5 	bl	8000808 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 fb4b 	bl	80008e0 <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fb41 	bl	80008e0 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 faf1 	bl	8000854 <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fae7 	bl	8000854 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_fadd>:
 8000294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000296:	4647      	mov	r7, r8
 8000298:	46ce      	mov	lr, r9
 800029a:	024a      	lsls	r2, r1, #9
 800029c:	0243      	lsls	r3, r0, #9
 800029e:	0045      	lsls	r5, r0, #1
 80002a0:	0fc4      	lsrs	r4, r0, #31
 80002a2:	0a50      	lsrs	r0, r2, #9
 80002a4:	4680      	mov	r8, r0
 80002a6:	0048      	lsls	r0, r1, #1
 80002a8:	0a5b      	lsrs	r3, r3, #9
 80002aa:	0e00      	lsrs	r0, r0, #24
 80002ac:	0992      	lsrs	r2, r2, #6
 80002ae:	4694      	mov	ip, r2
 80002b0:	b580      	push	{r7, lr}
 80002b2:	001e      	movs	r6, r3
 80002b4:	4681      	mov	r9, r0
 80002b6:	0002      	movs	r2, r0
 80002b8:	0e2d      	lsrs	r5, r5, #24
 80002ba:	00df      	lsls	r7, r3, #3
 80002bc:	0fc9      	lsrs	r1, r1, #31
 80002be:	428c      	cmp	r4, r1
 80002c0:	d024      	beq.n	800030c <__aeabi_fadd+0x78>
 80002c2:	1a28      	subs	r0, r5, r0
 80002c4:	2800      	cmp	r0, #0
 80002c6:	dd0e      	ble.n	80002e6 <__aeabi_fadd+0x52>
 80002c8:	2a00      	cmp	r2, #0
 80002ca:	d13e      	bne.n	800034a <__aeabi_fadd+0xb6>
 80002cc:	4662      	mov	r2, ip
 80002ce:	2a00      	cmp	r2, #0
 80002d0:	d100      	bne.n	80002d4 <__aeabi_fadd+0x40>
 80002d2:	e0fd      	b.n	80004d0 <__aeabi_fadd+0x23c>
 80002d4:	1e42      	subs	r2, r0, #1
 80002d6:	2801      	cmp	r0, #1
 80002d8:	d100      	bne.n	80002dc <__aeabi_fadd+0x48>
 80002da:	e137      	b.n	800054c <__aeabi_fadd+0x2b8>
 80002dc:	28ff      	cmp	r0, #255	; 0xff
 80002de:	d100      	bne.n	80002e2 <__aeabi_fadd+0x4e>
 80002e0:	e0a9      	b.n	8000436 <__aeabi_fadd+0x1a2>
 80002e2:	0010      	movs	r0, r2
 80002e4:	e039      	b.n	800035a <__aeabi_fadd+0xc6>
 80002e6:	2800      	cmp	r0, #0
 80002e8:	d063      	beq.n	80003b2 <__aeabi_fadd+0x11e>
 80002ea:	464b      	mov	r3, r9
 80002ec:	1b52      	subs	r2, r2, r5
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d000      	beq.n	80002f4 <__aeabi_fadd+0x60>
 80002f2:	e0e0      	b.n	80004b6 <__aeabi_fadd+0x222>
 80002f4:	2f00      	cmp	r7, #0
 80002f6:	d100      	bne.n	80002fa <__aeabi_fadd+0x66>
 80002f8:	e0ce      	b.n	8000498 <__aeabi_fadd+0x204>
 80002fa:	1e53      	subs	r3, r2, #1
 80002fc:	2a01      	cmp	r2, #1
 80002fe:	d100      	bne.n	8000302 <__aeabi_fadd+0x6e>
 8000300:	e155      	b.n	80005ae <__aeabi_fadd+0x31a>
 8000302:	2aff      	cmp	r2, #255	; 0xff
 8000304:	d100      	bne.n	8000308 <__aeabi_fadd+0x74>
 8000306:	e094      	b.n	8000432 <__aeabi_fadd+0x19e>
 8000308:	001a      	movs	r2, r3
 800030a:	e0d9      	b.n	80004c0 <__aeabi_fadd+0x22c>
 800030c:	1a2a      	subs	r2, r5, r0
 800030e:	2a00      	cmp	r2, #0
 8000310:	dc00      	bgt.n	8000314 <__aeabi_fadd+0x80>
 8000312:	e099      	b.n	8000448 <__aeabi_fadd+0x1b4>
 8000314:	2800      	cmp	r0, #0
 8000316:	d062      	beq.n	80003de <__aeabi_fadd+0x14a>
 8000318:	2dff      	cmp	r5, #255	; 0xff
 800031a:	d100      	bne.n	800031e <__aeabi_fadd+0x8a>
 800031c:	e08b      	b.n	8000436 <__aeabi_fadd+0x1a2>
 800031e:	2380      	movs	r3, #128	; 0x80
 8000320:	4661      	mov	r1, ip
 8000322:	04db      	lsls	r3, r3, #19
 8000324:	4319      	orrs	r1, r3
 8000326:	468c      	mov	ip, r1
 8000328:	2a1b      	cmp	r2, #27
 800032a:	dc00      	bgt.n	800032e <__aeabi_fadd+0x9a>
 800032c:	e0d2      	b.n	80004d4 <__aeabi_fadd+0x240>
 800032e:	2301      	movs	r3, #1
 8000330:	19db      	adds	r3, r3, r7
 8000332:	015a      	lsls	r2, r3, #5
 8000334:	d56a      	bpl.n	800040c <__aeabi_fadd+0x178>
 8000336:	3501      	adds	r5, #1
 8000338:	2dff      	cmp	r5, #255	; 0xff
 800033a:	d05b      	beq.n	80003f4 <__aeabi_fadd+0x160>
 800033c:	2201      	movs	r2, #1
 800033e:	49a3      	ldr	r1, [pc, #652]	; (80005cc <__aeabi_fadd+0x338>)
 8000340:	401a      	ands	r2, r3
 8000342:	085b      	lsrs	r3, r3, #1
 8000344:	400b      	ands	r3, r1
 8000346:	4313      	orrs	r3, r2
 8000348:	e01c      	b.n	8000384 <__aeabi_fadd+0xf0>
 800034a:	2dff      	cmp	r5, #255	; 0xff
 800034c:	d100      	bne.n	8000350 <__aeabi_fadd+0xbc>
 800034e:	e072      	b.n	8000436 <__aeabi_fadd+0x1a2>
 8000350:	2380      	movs	r3, #128	; 0x80
 8000352:	4662      	mov	r2, ip
 8000354:	04db      	lsls	r3, r3, #19
 8000356:	431a      	orrs	r2, r3
 8000358:	4694      	mov	ip, r2
 800035a:	281b      	cmp	r0, #27
 800035c:	dc00      	bgt.n	8000360 <__aeabi_fadd+0xcc>
 800035e:	e090      	b.n	8000482 <__aeabi_fadd+0x1ee>
 8000360:	2301      	movs	r3, #1
 8000362:	1afb      	subs	r3, r7, r3
 8000364:	015a      	lsls	r2, r3, #5
 8000366:	d551      	bpl.n	800040c <__aeabi_fadd+0x178>
 8000368:	019b      	lsls	r3, r3, #6
 800036a:	099e      	lsrs	r6, r3, #6
 800036c:	0030      	movs	r0, r6
 800036e:	f000 fc91 	bl	8000c94 <__clzsi2>
 8000372:	0033      	movs	r3, r6
 8000374:	3805      	subs	r0, #5
 8000376:	4083      	lsls	r3, r0
 8000378:	4285      	cmp	r5, r0
 800037a:	dc00      	bgt.n	800037e <__aeabi_fadd+0xea>
 800037c:	e075      	b.n	800046a <__aeabi_fadd+0x1d6>
 800037e:	4a94      	ldr	r2, [pc, #592]	; (80005d0 <__aeabi_fadd+0x33c>)
 8000380:	1a2d      	subs	r5, r5, r0
 8000382:	4013      	ands	r3, r2
 8000384:	075a      	lsls	r2, r3, #29
 8000386:	d004      	beq.n	8000392 <__aeabi_fadd+0xfe>
 8000388:	220f      	movs	r2, #15
 800038a:	401a      	ands	r2, r3
 800038c:	2a04      	cmp	r2, #4
 800038e:	d000      	beq.n	8000392 <__aeabi_fadd+0xfe>
 8000390:	3304      	adds	r3, #4
 8000392:	015a      	lsls	r2, r3, #5
 8000394:	d53c      	bpl.n	8000410 <__aeabi_fadd+0x17c>
 8000396:	1c68      	adds	r0, r5, #1
 8000398:	2dfe      	cmp	r5, #254	; 0xfe
 800039a:	d02b      	beq.n	80003f4 <__aeabi_fadd+0x160>
 800039c:	019b      	lsls	r3, r3, #6
 800039e:	0a5e      	lsrs	r6, r3, #9
 80003a0:	b2c0      	uxtb	r0, r0
 80003a2:	05c0      	lsls	r0, r0, #23
 80003a4:	4330      	orrs	r0, r6
 80003a6:	07e4      	lsls	r4, r4, #31
 80003a8:	4320      	orrs	r0, r4
 80003aa:	bcc0      	pop	{r6, r7}
 80003ac:	46b9      	mov	r9, r7
 80003ae:	46b0      	mov	r8, r6
 80003b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80003b2:	20fe      	movs	r0, #254	; 0xfe
 80003b4:	1c6a      	adds	r2, r5, #1
 80003b6:	4210      	tst	r0, r2
 80003b8:	d172      	bne.n	80004a0 <__aeabi_fadd+0x20c>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	d000      	beq.n	80003c0 <__aeabi_fadd+0x12c>
 80003be:	e0ae      	b.n	800051e <__aeabi_fadd+0x28a>
 80003c0:	2f00      	cmp	r7, #0
 80003c2:	d100      	bne.n	80003c6 <__aeabi_fadd+0x132>
 80003c4:	e0ec      	b.n	80005a0 <__aeabi_fadd+0x30c>
 80003c6:	4663      	mov	r3, ip
 80003c8:	2000      	movs	r0, #0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d0e9      	beq.n	80003a2 <__aeabi_fadd+0x10e>
 80003ce:	1afb      	subs	r3, r7, r3
 80003d0:	015a      	lsls	r2, r3, #5
 80003d2:	d400      	bmi.n	80003d6 <__aeabi_fadd+0x142>
 80003d4:	e0f3      	b.n	80005be <__aeabi_fadd+0x32a>
 80003d6:	4663      	mov	r3, ip
 80003d8:	000c      	movs	r4, r1
 80003da:	1bdb      	subs	r3, r3, r7
 80003dc:	e7d2      	b.n	8000384 <__aeabi_fadd+0xf0>
 80003de:	4661      	mov	r1, ip
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d05b      	beq.n	800049c <__aeabi_fadd+0x208>
 80003e4:	1e51      	subs	r1, r2, #1
 80003e6:	2a01      	cmp	r2, #1
 80003e8:	d100      	bne.n	80003ec <__aeabi_fadd+0x158>
 80003ea:	e0a7      	b.n	800053c <__aeabi_fadd+0x2a8>
 80003ec:	2aff      	cmp	r2, #255	; 0xff
 80003ee:	d022      	beq.n	8000436 <__aeabi_fadd+0x1a2>
 80003f0:	000a      	movs	r2, r1
 80003f2:	e799      	b.n	8000328 <__aeabi_fadd+0x94>
 80003f4:	20ff      	movs	r0, #255	; 0xff
 80003f6:	2600      	movs	r6, #0
 80003f8:	e7d3      	b.n	80003a2 <__aeabi_fadd+0x10e>
 80003fa:	21fe      	movs	r1, #254	; 0xfe
 80003fc:	1c6a      	adds	r2, r5, #1
 80003fe:	4211      	tst	r1, r2
 8000400:	d073      	beq.n	80004ea <__aeabi_fadd+0x256>
 8000402:	2aff      	cmp	r2, #255	; 0xff
 8000404:	d0f6      	beq.n	80003f4 <__aeabi_fadd+0x160>
 8000406:	0015      	movs	r5, r2
 8000408:	4467      	add	r7, ip
 800040a:	087b      	lsrs	r3, r7, #1
 800040c:	075a      	lsls	r2, r3, #29
 800040e:	d1bb      	bne.n	8000388 <__aeabi_fadd+0xf4>
 8000410:	08db      	lsrs	r3, r3, #3
 8000412:	2dff      	cmp	r5, #255	; 0xff
 8000414:	d00f      	beq.n	8000436 <__aeabi_fadd+0x1a2>
 8000416:	025b      	lsls	r3, r3, #9
 8000418:	0a5e      	lsrs	r6, r3, #9
 800041a:	b2e8      	uxtb	r0, r5
 800041c:	e7c1      	b.n	80003a2 <__aeabi_fadd+0x10e>
 800041e:	4662      	mov	r2, ip
 8000420:	2a00      	cmp	r2, #0
 8000422:	d008      	beq.n	8000436 <__aeabi_fadd+0x1a2>
 8000424:	2280      	movs	r2, #128	; 0x80
 8000426:	03d2      	lsls	r2, r2, #15
 8000428:	4213      	tst	r3, r2
 800042a:	d004      	beq.n	8000436 <__aeabi_fadd+0x1a2>
 800042c:	4640      	mov	r0, r8
 800042e:	4210      	tst	r0, r2
 8000430:	d101      	bne.n	8000436 <__aeabi_fadd+0x1a2>
 8000432:	000c      	movs	r4, r1
 8000434:	4643      	mov	r3, r8
 8000436:	2b00      	cmp	r3, #0
 8000438:	d0dc      	beq.n	80003f4 <__aeabi_fadd+0x160>
 800043a:	2680      	movs	r6, #128	; 0x80
 800043c:	03f6      	lsls	r6, r6, #15
 800043e:	431e      	orrs	r6, r3
 8000440:	0276      	lsls	r6, r6, #9
 8000442:	20ff      	movs	r0, #255	; 0xff
 8000444:	0a76      	lsrs	r6, r6, #9
 8000446:	e7ac      	b.n	80003a2 <__aeabi_fadd+0x10e>
 8000448:	2a00      	cmp	r2, #0
 800044a:	d0d6      	beq.n	80003fa <__aeabi_fadd+0x166>
 800044c:	1b42      	subs	r2, r0, r5
 800044e:	2d00      	cmp	r5, #0
 8000450:	d05c      	beq.n	800050c <__aeabi_fadd+0x278>
 8000452:	28ff      	cmp	r0, #255	; 0xff
 8000454:	d0ee      	beq.n	8000434 <__aeabi_fadd+0x1a0>
 8000456:	2380      	movs	r3, #128	; 0x80
 8000458:	04db      	lsls	r3, r3, #19
 800045a:	431f      	orrs	r7, r3
 800045c:	2a1b      	cmp	r2, #27
 800045e:	dc00      	bgt.n	8000462 <__aeabi_fadd+0x1ce>
 8000460:	e082      	b.n	8000568 <__aeabi_fadd+0x2d4>
 8000462:	2301      	movs	r3, #1
 8000464:	464d      	mov	r5, r9
 8000466:	4463      	add	r3, ip
 8000468:	e763      	b.n	8000332 <__aeabi_fadd+0x9e>
 800046a:	2220      	movs	r2, #32
 800046c:	1b40      	subs	r0, r0, r5
 800046e:	3001      	adds	r0, #1
 8000470:	1a12      	subs	r2, r2, r0
 8000472:	0019      	movs	r1, r3
 8000474:	4093      	lsls	r3, r2
 8000476:	40c1      	lsrs	r1, r0
 8000478:	1e5a      	subs	r2, r3, #1
 800047a:	4193      	sbcs	r3, r2
 800047c:	2500      	movs	r5, #0
 800047e:	430b      	orrs	r3, r1
 8000480:	e780      	b.n	8000384 <__aeabi_fadd+0xf0>
 8000482:	2320      	movs	r3, #32
 8000484:	4661      	mov	r1, ip
 8000486:	1a1b      	subs	r3, r3, r0
 8000488:	4099      	lsls	r1, r3
 800048a:	4662      	mov	r2, ip
 800048c:	000b      	movs	r3, r1
 800048e:	40c2      	lsrs	r2, r0
 8000490:	1e59      	subs	r1, r3, #1
 8000492:	418b      	sbcs	r3, r1
 8000494:	4313      	orrs	r3, r2
 8000496:	e764      	b.n	8000362 <__aeabi_fadd+0xce>
 8000498:	000c      	movs	r4, r1
 800049a:	4643      	mov	r3, r8
 800049c:	0015      	movs	r5, r2
 800049e:	e7b8      	b.n	8000412 <__aeabi_fadd+0x17e>
 80004a0:	4663      	mov	r3, ip
 80004a2:	1afe      	subs	r6, r7, r3
 80004a4:	0173      	lsls	r3, r6, #5
 80004a6:	d445      	bmi.n	8000534 <__aeabi_fadd+0x2a0>
 80004a8:	2e00      	cmp	r6, #0
 80004aa:	d000      	beq.n	80004ae <__aeabi_fadd+0x21a>
 80004ac:	e75e      	b.n	800036c <__aeabi_fadd+0xd8>
 80004ae:	2400      	movs	r4, #0
 80004b0:	2000      	movs	r0, #0
 80004b2:	2600      	movs	r6, #0
 80004b4:	e775      	b.n	80003a2 <__aeabi_fadd+0x10e>
 80004b6:	2bff      	cmp	r3, #255	; 0xff
 80004b8:	d0bb      	beq.n	8000432 <__aeabi_fadd+0x19e>
 80004ba:	2380      	movs	r3, #128	; 0x80
 80004bc:	04db      	lsls	r3, r3, #19
 80004be:	431f      	orrs	r7, r3
 80004c0:	2a1b      	cmp	r2, #27
 80004c2:	dd47      	ble.n	8000554 <__aeabi_fadd+0x2c0>
 80004c4:	2301      	movs	r3, #1
 80004c6:	4662      	mov	r2, ip
 80004c8:	000c      	movs	r4, r1
 80004ca:	464d      	mov	r5, r9
 80004cc:	1ad3      	subs	r3, r2, r3
 80004ce:	e749      	b.n	8000364 <__aeabi_fadd+0xd0>
 80004d0:	0005      	movs	r5, r0
 80004d2:	e79e      	b.n	8000412 <__aeabi_fadd+0x17e>
 80004d4:	4661      	mov	r1, ip
 80004d6:	2320      	movs	r3, #32
 80004d8:	40d1      	lsrs	r1, r2
 80004da:	1a9b      	subs	r3, r3, r2
 80004dc:	4662      	mov	r2, ip
 80004de:	409a      	lsls	r2, r3
 80004e0:	0013      	movs	r3, r2
 80004e2:	1e5a      	subs	r2, r3, #1
 80004e4:	4193      	sbcs	r3, r2
 80004e6:	430b      	orrs	r3, r1
 80004e8:	e722      	b.n	8000330 <__aeabi_fadd+0x9c>
 80004ea:	2d00      	cmp	r5, #0
 80004ec:	d146      	bne.n	800057c <__aeabi_fadd+0x2e8>
 80004ee:	2f00      	cmp	r7, #0
 80004f0:	d062      	beq.n	80005b8 <__aeabi_fadd+0x324>
 80004f2:	4663      	mov	r3, ip
 80004f4:	2000      	movs	r0, #0
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d100      	bne.n	80004fc <__aeabi_fadd+0x268>
 80004fa:	e752      	b.n	80003a2 <__aeabi_fadd+0x10e>
 80004fc:	003b      	movs	r3, r7
 80004fe:	4463      	add	r3, ip
 8000500:	015a      	lsls	r2, r3, #5
 8000502:	d583      	bpl.n	800040c <__aeabi_fadd+0x178>
 8000504:	4a32      	ldr	r2, [pc, #200]	; (80005d0 <__aeabi_fadd+0x33c>)
 8000506:	3501      	adds	r5, #1
 8000508:	4013      	ands	r3, r2
 800050a:	e77f      	b.n	800040c <__aeabi_fadd+0x178>
 800050c:	2f00      	cmp	r7, #0
 800050e:	d0c4      	beq.n	800049a <__aeabi_fadd+0x206>
 8000510:	1e53      	subs	r3, r2, #1
 8000512:	2a01      	cmp	r2, #1
 8000514:	d012      	beq.n	800053c <__aeabi_fadd+0x2a8>
 8000516:	2aff      	cmp	r2, #255	; 0xff
 8000518:	d08c      	beq.n	8000434 <__aeabi_fadd+0x1a0>
 800051a:	001a      	movs	r2, r3
 800051c:	e79e      	b.n	800045c <__aeabi_fadd+0x1c8>
 800051e:	2f00      	cmp	r7, #0
 8000520:	d000      	beq.n	8000524 <__aeabi_fadd+0x290>
 8000522:	e77c      	b.n	800041e <__aeabi_fadd+0x18a>
 8000524:	4663      	mov	r3, ip
 8000526:	2b00      	cmp	r3, #0
 8000528:	d183      	bne.n	8000432 <__aeabi_fadd+0x19e>
 800052a:	2680      	movs	r6, #128	; 0x80
 800052c:	2400      	movs	r4, #0
 800052e:	20ff      	movs	r0, #255	; 0xff
 8000530:	03f6      	lsls	r6, r6, #15
 8000532:	e736      	b.n	80003a2 <__aeabi_fadd+0x10e>
 8000534:	4663      	mov	r3, ip
 8000536:	000c      	movs	r4, r1
 8000538:	1bde      	subs	r6, r3, r7
 800053a:	e717      	b.n	800036c <__aeabi_fadd+0xd8>
 800053c:	003b      	movs	r3, r7
 800053e:	4463      	add	r3, ip
 8000540:	2501      	movs	r5, #1
 8000542:	015a      	lsls	r2, r3, #5
 8000544:	d400      	bmi.n	8000548 <__aeabi_fadd+0x2b4>
 8000546:	e761      	b.n	800040c <__aeabi_fadd+0x178>
 8000548:	2502      	movs	r5, #2
 800054a:	e6f7      	b.n	800033c <__aeabi_fadd+0xa8>
 800054c:	4663      	mov	r3, ip
 800054e:	2501      	movs	r5, #1
 8000550:	1afb      	subs	r3, r7, r3
 8000552:	e707      	b.n	8000364 <__aeabi_fadd+0xd0>
 8000554:	2320      	movs	r3, #32
 8000556:	1a9b      	subs	r3, r3, r2
 8000558:	0038      	movs	r0, r7
 800055a:	409f      	lsls	r7, r3
 800055c:	003b      	movs	r3, r7
 800055e:	40d0      	lsrs	r0, r2
 8000560:	1e5a      	subs	r2, r3, #1
 8000562:	4193      	sbcs	r3, r2
 8000564:	4303      	orrs	r3, r0
 8000566:	e7ae      	b.n	80004c6 <__aeabi_fadd+0x232>
 8000568:	2320      	movs	r3, #32
 800056a:	1a9b      	subs	r3, r3, r2
 800056c:	0039      	movs	r1, r7
 800056e:	409f      	lsls	r7, r3
 8000570:	003b      	movs	r3, r7
 8000572:	40d1      	lsrs	r1, r2
 8000574:	1e5a      	subs	r2, r3, #1
 8000576:	4193      	sbcs	r3, r2
 8000578:	430b      	orrs	r3, r1
 800057a:	e773      	b.n	8000464 <__aeabi_fadd+0x1d0>
 800057c:	2f00      	cmp	r7, #0
 800057e:	d100      	bne.n	8000582 <__aeabi_fadd+0x2ee>
 8000580:	e758      	b.n	8000434 <__aeabi_fadd+0x1a0>
 8000582:	4662      	mov	r2, ip
 8000584:	2a00      	cmp	r2, #0
 8000586:	d100      	bne.n	800058a <__aeabi_fadd+0x2f6>
 8000588:	e755      	b.n	8000436 <__aeabi_fadd+0x1a2>
 800058a:	2280      	movs	r2, #128	; 0x80
 800058c:	03d2      	lsls	r2, r2, #15
 800058e:	4213      	tst	r3, r2
 8000590:	d100      	bne.n	8000594 <__aeabi_fadd+0x300>
 8000592:	e750      	b.n	8000436 <__aeabi_fadd+0x1a2>
 8000594:	4641      	mov	r1, r8
 8000596:	4211      	tst	r1, r2
 8000598:	d000      	beq.n	800059c <__aeabi_fadd+0x308>
 800059a:	e74c      	b.n	8000436 <__aeabi_fadd+0x1a2>
 800059c:	4643      	mov	r3, r8
 800059e:	e74a      	b.n	8000436 <__aeabi_fadd+0x1a2>
 80005a0:	4663      	mov	r3, ip
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d083      	beq.n	80004ae <__aeabi_fadd+0x21a>
 80005a6:	000c      	movs	r4, r1
 80005a8:	4646      	mov	r6, r8
 80005aa:	2000      	movs	r0, #0
 80005ac:	e6f9      	b.n	80003a2 <__aeabi_fadd+0x10e>
 80005ae:	4663      	mov	r3, ip
 80005b0:	000c      	movs	r4, r1
 80005b2:	1bdb      	subs	r3, r3, r7
 80005b4:	3501      	adds	r5, #1
 80005b6:	e6d5      	b.n	8000364 <__aeabi_fadd+0xd0>
 80005b8:	4646      	mov	r6, r8
 80005ba:	2000      	movs	r0, #0
 80005bc:	e6f1      	b.n	80003a2 <__aeabi_fadd+0x10e>
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d000      	beq.n	80005c4 <__aeabi_fadd+0x330>
 80005c2:	e723      	b.n	800040c <__aeabi_fadd+0x178>
 80005c4:	2400      	movs	r4, #0
 80005c6:	2600      	movs	r6, #0
 80005c8:	e6eb      	b.n	80003a2 <__aeabi_fadd+0x10e>
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	7dffffff 	.word	0x7dffffff
 80005d0:	fbffffff 	.word	0xfbffffff

080005d4 <__aeabi_fdiv>:
 80005d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005d6:	464f      	mov	r7, r9
 80005d8:	4646      	mov	r6, r8
 80005da:	46d6      	mov	lr, sl
 80005dc:	0245      	lsls	r5, r0, #9
 80005de:	b5c0      	push	{r6, r7, lr}
 80005e0:	0047      	lsls	r7, r0, #1
 80005e2:	1c0c      	adds	r4, r1, #0
 80005e4:	0a6d      	lsrs	r5, r5, #9
 80005e6:	0e3f      	lsrs	r7, r7, #24
 80005e8:	0fc6      	lsrs	r6, r0, #31
 80005ea:	2f00      	cmp	r7, #0
 80005ec:	d100      	bne.n	80005f0 <__aeabi_fdiv+0x1c>
 80005ee:	e06f      	b.n	80006d0 <__aeabi_fdiv+0xfc>
 80005f0:	2fff      	cmp	r7, #255	; 0xff
 80005f2:	d100      	bne.n	80005f6 <__aeabi_fdiv+0x22>
 80005f4:	e074      	b.n	80006e0 <__aeabi_fdiv+0x10c>
 80005f6:	2300      	movs	r3, #0
 80005f8:	2280      	movs	r2, #128	; 0x80
 80005fa:	4699      	mov	r9, r3
 80005fc:	469a      	mov	sl, r3
 80005fe:	00ed      	lsls	r5, r5, #3
 8000600:	04d2      	lsls	r2, r2, #19
 8000602:	4315      	orrs	r5, r2
 8000604:	3f7f      	subs	r7, #127	; 0x7f
 8000606:	0263      	lsls	r3, r4, #9
 8000608:	0a5b      	lsrs	r3, r3, #9
 800060a:	4698      	mov	r8, r3
 800060c:	0063      	lsls	r3, r4, #1
 800060e:	0e1b      	lsrs	r3, r3, #24
 8000610:	0fe4      	lsrs	r4, r4, #31
 8000612:	2b00      	cmp	r3, #0
 8000614:	d04d      	beq.n	80006b2 <__aeabi_fdiv+0xde>
 8000616:	2bff      	cmp	r3, #255	; 0xff
 8000618:	d045      	beq.n	80006a6 <__aeabi_fdiv+0xd2>
 800061a:	4642      	mov	r2, r8
 800061c:	2180      	movs	r1, #128	; 0x80
 800061e:	00d2      	lsls	r2, r2, #3
 8000620:	04c9      	lsls	r1, r1, #19
 8000622:	4311      	orrs	r1, r2
 8000624:	4688      	mov	r8, r1
 8000626:	2200      	movs	r2, #0
 8000628:	3b7f      	subs	r3, #127	; 0x7f
 800062a:	0031      	movs	r1, r6
 800062c:	1aff      	subs	r7, r7, r3
 800062e:	464b      	mov	r3, r9
 8000630:	4061      	eors	r1, r4
 8000632:	b2c9      	uxtb	r1, r1
 8000634:	2b0f      	cmp	r3, #15
 8000636:	d900      	bls.n	800063a <__aeabi_fdiv+0x66>
 8000638:	e0b8      	b.n	80007ac <__aeabi_fdiv+0x1d8>
 800063a:	4870      	ldr	r0, [pc, #448]	; (80007fc <__aeabi_fdiv+0x228>)
 800063c:	009b      	lsls	r3, r3, #2
 800063e:	58c3      	ldr	r3, [r0, r3]
 8000640:	469f      	mov	pc, r3
 8000642:	2300      	movs	r3, #0
 8000644:	4698      	mov	r8, r3
 8000646:	0026      	movs	r6, r4
 8000648:	4645      	mov	r5, r8
 800064a:	4692      	mov	sl, r2
 800064c:	4653      	mov	r3, sl
 800064e:	2b02      	cmp	r3, #2
 8000650:	d100      	bne.n	8000654 <__aeabi_fdiv+0x80>
 8000652:	e08d      	b.n	8000770 <__aeabi_fdiv+0x19c>
 8000654:	2b03      	cmp	r3, #3
 8000656:	d100      	bne.n	800065a <__aeabi_fdiv+0x86>
 8000658:	e0a1      	b.n	800079e <__aeabi_fdiv+0x1ca>
 800065a:	2b01      	cmp	r3, #1
 800065c:	d018      	beq.n	8000690 <__aeabi_fdiv+0xbc>
 800065e:	003b      	movs	r3, r7
 8000660:	337f      	adds	r3, #127	; 0x7f
 8000662:	2b00      	cmp	r3, #0
 8000664:	dd6d      	ble.n	8000742 <__aeabi_fdiv+0x16e>
 8000666:	076a      	lsls	r2, r5, #29
 8000668:	d004      	beq.n	8000674 <__aeabi_fdiv+0xa0>
 800066a:	220f      	movs	r2, #15
 800066c:	402a      	ands	r2, r5
 800066e:	2a04      	cmp	r2, #4
 8000670:	d000      	beq.n	8000674 <__aeabi_fdiv+0xa0>
 8000672:	3504      	adds	r5, #4
 8000674:	012a      	lsls	r2, r5, #4
 8000676:	d503      	bpl.n	8000680 <__aeabi_fdiv+0xac>
 8000678:	4b61      	ldr	r3, [pc, #388]	; (8000800 <__aeabi_fdiv+0x22c>)
 800067a:	401d      	ands	r5, r3
 800067c:	003b      	movs	r3, r7
 800067e:	3380      	adds	r3, #128	; 0x80
 8000680:	2bfe      	cmp	r3, #254	; 0xfe
 8000682:	dd00      	ble.n	8000686 <__aeabi_fdiv+0xb2>
 8000684:	e074      	b.n	8000770 <__aeabi_fdiv+0x19c>
 8000686:	01aa      	lsls	r2, r5, #6
 8000688:	0a52      	lsrs	r2, r2, #9
 800068a:	b2d8      	uxtb	r0, r3
 800068c:	e002      	b.n	8000694 <__aeabi_fdiv+0xc0>
 800068e:	000e      	movs	r6, r1
 8000690:	2000      	movs	r0, #0
 8000692:	2200      	movs	r2, #0
 8000694:	05c0      	lsls	r0, r0, #23
 8000696:	07f6      	lsls	r6, r6, #31
 8000698:	4310      	orrs	r0, r2
 800069a:	4330      	orrs	r0, r6
 800069c:	bce0      	pop	{r5, r6, r7}
 800069e:	46ba      	mov	sl, r7
 80006a0:	46b1      	mov	r9, r6
 80006a2:	46a8      	mov	r8, r5
 80006a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006a6:	4643      	mov	r3, r8
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d13f      	bne.n	800072c <__aeabi_fdiv+0x158>
 80006ac:	2202      	movs	r2, #2
 80006ae:	3fff      	subs	r7, #255	; 0xff
 80006b0:	e003      	b.n	80006ba <__aeabi_fdiv+0xe6>
 80006b2:	4643      	mov	r3, r8
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d12d      	bne.n	8000714 <__aeabi_fdiv+0x140>
 80006b8:	2201      	movs	r2, #1
 80006ba:	0031      	movs	r1, r6
 80006bc:	464b      	mov	r3, r9
 80006be:	4061      	eors	r1, r4
 80006c0:	b2c9      	uxtb	r1, r1
 80006c2:	4313      	orrs	r3, r2
 80006c4:	2b0f      	cmp	r3, #15
 80006c6:	d838      	bhi.n	800073a <__aeabi_fdiv+0x166>
 80006c8:	484e      	ldr	r0, [pc, #312]	; (8000804 <__aeabi_fdiv+0x230>)
 80006ca:	009b      	lsls	r3, r3, #2
 80006cc:	58c3      	ldr	r3, [r0, r3]
 80006ce:	469f      	mov	pc, r3
 80006d0:	2d00      	cmp	r5, #0
 80006d2:	d113      	bne.n	80006fc <__aeabi_fdiv+0x128>
 80006d4:	2304      	movs	r3, #4
 80006d6:	4699      	mov	r9, r3
 80006d8:	3b03      	subs	r3, #3
 80006da:	2700      	movs	r7, #0
 80006dc:	469a      	mov	sl, r3
 80006de:	e792      	b.n	8000606 <__aeabi_fdiv+0x32>
 80006e0:	2d00      	cmp	r5, #0
 80006e2:	d105      	bne.n	80006f0 <__aeabi_fdiv+0x11c>
 80006e4:	2308      	movs	r3, #8
 80006e6:	4699      	mov	r9, r3
 80006e8:	3b06      	subs	r3, #6
 80006ea:	27ff      	movs	r7, #255	; 0xff
 80006ec:	469a      	mov	sl, r3
 80006ee:	e78a      	b.n	8000606 <__aeabi_fdiv+0x32>
 80006f0:	230c      	movs	r3, #12
 80006f2:	4699      	mov	r9, r3
 80006f4:	3b09      	subs	r3, #9
 80006f6:	27ff      	movs	r7, #255	; 0xff
 80006f8:	469a      	mov	sl, r3
 80006fa:	e784      	b.n	8000606 <__aeabi_fdiv+0x32>
 80006fc:	0028      	movs	r0, r5
 80006fe:	f000 fac9 	bl	8000c94 <__clzsi2>
 8000702:	2776      	movs	r7, #118	; 0x76
 8000704:	1f43      	subs	r3, r0, #5
 8000706:	409d      	lsls	r5, r3
 8000708:	2300      	movs	r3, #0
 800070a:	427f      	negs	r7, r7
 800070c:	4699      	mov	r9, r3
 800070e:	469a      	mov	sl, r3
 8000710:	1a3f      	subs	r7, r7, r0
 8000712:	e778      	b.n	8000606 <__aeabi_fdiv+0x32>
 8000714:	4640      	mov	r0, r8
 8000716:	f000 fabd 	bl	8000c94 <__clzsi2>
 800071a:	4642      	mov	r2, r8
 800071c:	1f43      	subs	r3, r0, #5
 800071e:	409a      	lsls	r2, r3
 8000720:	2376      	movs	r3, #118	; 0x76
 8000722:	425b      	negs	r3, r3
 8000724:	4690      	mov	r8, r2
 8000726:	1a1b      	subs	r3, r3, r0
 8000728:	2200      	movs	r2, #0
 800072a:	e77e      	b.n	800062a <__aeabi_fdiv+0x56>
 800072c:	2303      	movs	r3, #3
 800072e:	464a      	mov	r2, r9
 8000730:	431a      	orrs	r2, r3
 8000732:	4691      	mov	r9, r2
 8000734:	33fc      	adds	r3, #252	; 0xfc
 8000736:	2203      	movs	r2, #3
 8000738:	e777      	b.n	800062a <__aeabi_fdiv+0x56>
 800073a:	000e      	movs	r6, r1
 800073c:	20ff      	movs	r0, #255	; 0xff
 800073e:	2200      	movs	r2, #0
 8000740:	e7a8      	b.n	8000694 <__aeabi_fdiv+0xc0>
 8000742:	2201      	movs	r2, #1
 8000744:	1ad3      	subs	r3, r2, r3
 8000746:	2b1b      	cmp	r3, #27
 8000748:	dca2      	bgt.n	8000690 <__aeabi_fdiv+0xbc>
 800074a:	379e      	adds	r7, #158	; 0x9e
 800074c:	002a      	movs	r2, r5
 800074e:	40bd      	lsls	r5, r7
 8000750:	40da      	lsrs	r2, r3
 8000752:	1e6b      	subs	r3, r5, #1
 8000754:	419d      	sbcs	r5, r3
 8000756:	4315      	orrs	r5, r2
 8000758:	076a      	lsls	r2, r5, #29
 800075a:	d004      	beq.n	8000766 <__aeabi_fdiv+0x192>
 800075c:	220f      	movs	r2, #15
 800075e:	402a      	ands	r2, r5
 8000760:	2a04      	cmp	r2, #4
 8000762:	d000      	beq.n	8000766 <__aeabi_fdiv+0x192>
 8000764:	3504      	adds	r5, #4
 8000766:	016a      	lsls	r2, r5, #5
 8000768:	d544      	bpl.n	80007f4 <__aeabi_fdiv+0x220>
 800076a:	2001      	movs	r0, #1
 800076c:	2200      	movs	r2, #0
 800076e:	e791      	b.n	8000694 <__aeabi_fdiv+0xc0>
 8000770:	20ff      	movs	r0, #255	; 0xff
 8000772:	2200      	movs	r2, #0
 8000774:	e78e      	b.n	8000694 <__aeabi_fdiv+0xc0>
 8000776:	2280      	movs	r2, #128	; 0x80
 8000778:	2600      	movs	r6, #0
 800077a:	20ff      	movs	r0, #255	; 0xff
 800077c:	03d2      	lsls	r2, r2, #15
 800077e:	e789      	b.n	8000694 <__aeabi_fdiv+0xc0>
 8000780:	2300      	movs	r3, #0
 8000782:	4698      	mov	r8, r3
 8000784:	2280      	movs	r2, #128	; 0x80
 8000786:	03d2      	lsls	r2, r2, #15
 8000788:	4215      	tst	r5, r2
 800078a:	d008      	beq.n	800079e <__aeabi_fdiv+0x1ca>
 800078c:	4643      	mov	r3, r8
 800078e:	4213      	tst	r3, r2
 8000790:	d105      	bne.n	800079e <__aeabi_fdiv+0x1ca>
 8000792:	431a      	orrs	r2, r3
 8000794:	0252      	lsls	r2, r2, #9
 8000796:	0026      	movs	r6, r4
 8000798:	20ff      	movs	r0, #255	; 0xff
 800079a:	0a52      	lsrs	r2, r2, #9
 800079c:	e77a      	b.n	8000694 <__aeabi_fdiv+0xc0>
 800079e:	2280      	movs	r2, #128	; 0x80
 80007a0:	03d2      	lsls	r2, r2, #15
 80007a2:	432a      	orrs	r2, r5
 80007a4:	0252      	lsls	r2, r2, #9
 80007a6:	20ff      	movs	r0, #255	; 0xff
 80007a8:	0a52      	lsrs	r2, r2, #9
 80007aa:	e773      	b.n	8000694 <__aeabi_fdiv+0xc0>
 80007ac:	4642      	mov	r2, r8
 80007ae:	016b      	lsls	r3, r5, #5
 80007b0:	0155      	lsls	r5, r2, #5
 80007b2:	42ab      	cmp	r3, r5
 80007b4:	d21a      	bcs.n	80007ec <__aeabi_fdiv+0x218>
 80007b6:	201b      	movs	r0, #27
 80007b8:	2200      	movs	r2, #0
 80007ba:	3f01      	subs	r7, #1
 80007bc:	2601      	movs	r6, #1
 80007be:	001c      	movs	r4, r3
 80007c0:	0052      	lsls	r2, r2, #1
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	2c00      	cmp	r4, #0
 80007c6:	db01      	blt.n	80007cc <__aeabi_fdiv+0x1f8>
 80007c8:	429d      	cmp	r5, r3
 80007ca:	d801      	bhi.n	80007d0 <__aeabi_fdiv+0x1fc>
 80007cc:	1b5b      	subs	r3, r3, r5
 80007ce:	4332      	orrs	r2, r6
 80007d0:	3801      	subs	r0, #1
 80007d2:	2800      	cmp	r0, #0
 80007d4:	d1f3      	bne.n	80007be <__aeabi_fdiv+0x1ea>
 80007d6:	1e58      	subs	r0, r3, #1
 80007d8:	4183      	sbcs	r3, r0
 80007da:	4313      	orrs	r3, r2
 80007dc:	001d      	movs	r5, r3
 80007de:	003b      	movs	r3, r7
 80007e0:	337f      	adds	r3, #127	; 0x7f
 80007e2:	000e      	movs	r6, r1
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	dd00      	ble.n	80007ea <__aeabi_fdiv+0x216>
 80007e8:	e73d      	b.n	8000666 <__aeabi_fdiv+0x92>
 80007ea:	e7aa      	b.n	8000742 <__aeabi_fdiv+0x16e>
 80007ec:	201a      	movs	r0, #26
 80007ee:	2201      	movs	r2, #1
 80007f0:	1b5b      	subs	r3, r3, r5
 80007f2:	e7e3      	b.n	80007bc <__aeabi_fdiv+0x1e8>
 80007f4:	01aa      	lsls	r2, r5, #6
 80007f6:	2000      	movs	r0, #0
 80007f8:	0a52      	lsrs	r2, r2, #9
 80007fa:	e74b      	b.n	8000694 <__aeabi_fdiv+0xc0>
 80007fc:	080035f8 	.word	0x080035f8
 8000800:	f7ffffff 	.word	0xf7ffffff
 8000804:	08003638 	.word	0x08003638

08000808 <__eqsf2>:
 8000808:	b570      	push	{r4, r5, r6, lr}
 800080a:	0042      	lsls	r2, r0, #1
 800080c:	0245      	lsls	r5, r0, #9
 800080e:	024e      	lsls	r6, r1, #9
 8000810:	004c      	lsls	r4, r1, #1
 8000812:	0fc3      	lsrs	r3, r0, #31
 8000814:	0a6d      	lsrs	r5, r5, #9
 8000816:	2001      	movs	r0, #1
 8000818:	0e12      	lsrs	r2, r2, #24
 800081a:	0a76      	lsrs	r6, r6, #9
 800081c:	0e24      	lsrs	r4, r4, #24
 800081e:	0fc9      	lsrs	r1, r1, #31
 8000820:	2aff      	cmp	r2, #255	; 0xff
 8000822:	d006      	beq.n	8000832 <__eqsf2+0x2a>
 8000824:	2cff      	cmp	r4, #255	; 0xff
 8000826:	d003      	beq.n	8000830 <__eqsf2+0x28>
 8000828:	42a2      	cmp	r2, r4
 800082a:	d101      	bne.n	8000830 <__eqsf2+0x28>
 800082c:	42b5      	cmp	r5, r6
 800082e:	d006      	beq.n	800083e <__eqsf2+0x36>
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	2d00      	cmp	r5, #0
 8000834:	d1fc      	bne.n	8000830 <__eqsf2+0x28>
 8000836:	2cff      	cmp	r4, #255	; 0xff
 8000838:	d1fa      	bne.n	8000830 <__eqsf2+0x28>
 800083a:	2e00      	cmp	r6, #0
 800083c:	d1f8      	bne.n	8000830 <__eqsf2+0x28>
 800083e:	428b      	cmp	r3, r1
 8000840:	d006      	beq.n	8000850 <__eqsf2+0x48>
 8000842:	2001      	movs	r0, #1
 8000844:	2a00      	cmp	r2, #0
 8000846:	d1f3      	bne.n	8000830 <__eqsf2+0x28>
 8000848:	0028      	movs	r0, r5
 800084a:	1e43      	subs	r3, r0, #1
 800084c:	4198      	sbcs	r0, r3
 800084e:	e7ef      	b.n	8000830 <__eqsf2+0x28>
 8000850:	2000      	movs	r0, #0
 8000852:	e7ed      	b.n	8000830 <__eqsf2+0x28>

08000854 <__gesf2>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	0042      	lsls	r2, r0, #1
 8000858:	0245      	lsls	r5, r0, #9
 800085a:	024e      	lsls	r6, r1, #9
 800085c:	004c      	lsls	r4, r1, #1
 800085e:	0fc3      	lsrs	r3, r0, #31
 8000860:	0a6d      	lsrs	r5, r5, #9
 8000862:	0e12      	lsrs	r2, r2, #24
 8000864:	0a76      	lsrs	r6, r6, #9
 8000866:	0e24      	lsrs	r4, r4, #24
 8000868:	0fc8      	lsrs	r0, r1, #31
 800086a:	2aff      	cmp	r2, #255	; 0xff
 800086c:	d01b      	beq.n	80008a6 <__gesf2+0x52>
 800086e:	2cff      	cmp	r4, #255	; 0xff
 8000870:	d00e      	beq.n	8000890 <__gesf2+0x3c>
 8000872:	2a00      	cmp	r2, #0
 8000874:	d11b      	bne.n	80008ae <__gesf2+0x5a>
 8000876:	2c00      	cmp	r4, #0
 8000878:	d101      	bne.n	800087e <__gesf2+0x2a>
 800087a:	2e00      	cmp	r6, #0
 800087c:	d01c      	beq.n	80008b8 <__gesf2+0x64>
 800087e:	2d00      	cmp	r5, #0
 8000880:	d00c      	beq.n	800089c <__gesf2+0x48>
 8000882:	4283      	cmp	r3, r0
 8000884:	d01c      	beq.n	80008c0 <__gesf2+0x6c>
 8000886:	2102      	movs	r1, #2
 8000888:	1e58      	subs	r0, r3, #1
 800088a:	4008      	ands	r0, r1
 800088c:	3801      	subs	r0, #1
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	2e00      	cmp	r6, #0
 8000892:	d122      	bne.n	80008da <__gesf2+0x86>
 8000894:	2a00      	cmp	r2, #0
 8000896:	d1f4      	bne.n	8000882 <__gesf2+0x2e>
 8000898:	2d00      	cmp	r5, #0
 800089a:	d1f2      	bne.n	8000882 <__gesf2+0x2e>
 800089c:	2800      	cmp	r0, #0
 800089e:	d1f6      	bne.n	800088e <__gesf2+0x3a>
 80008a0:	2001      	movs	r0, #1
 80008a2:	4240      	negs	r0, r0
 80008a4:	e7f3      	b.n	800088e <__gesf2+0x3a>
 80008a6:	2d00      	cmp	r5, #0
 80008a8:	d117      	bne.n	80008da <__gesf2+0x86>
 80008aa:	2cff      	cmp	r4, #255	; 0xff
 80008ac:	d0f0      	beq.n	8000890 <__gesf2+0x3c>
 80008ae:	2c00      	cmp	r4, #0
 80008b0:	d1e7      	bne.n	8000882 <__gesf2+0x2e>
 80008b2:	2e00      	cmp	r6, #0
 80008b4:	d1e5      	bne.n	8000882 <__gesf2+0x2e>
 80008b6:	e7e6      	b.n	8000886 <__gesf2+0x32>
 80008b8:	2000      	movs	r0, #0
 80008ba:	2d00      	cmp	r5, #0
 80008bc:	d0e7      	beq.n	800088e <__gesf2+0x3a>
 80008be:	e7e2      	b.n	8000886 <__gesf2+0x32>
 80008c0:	42a2      	cmp	r2, r4
 80008c2:	dc05      	bgt.n	80008d0 <__gesf2+0x7c>
 80008c4:	dbea      	blt.n	800089c <__gesf2+0x48>
 80008c6:	42b5      	cmp	r5, r6
 80008c8:	d802      	bhi.n	80008d0 <__gesf2+0x7c>
 80008ca:	d3e7      	bcc.n	800089c <__gesf2+0x48>
 80008cc:	2000      	movs	r0, #0
 80008ce:	e7de      	b.n	800088e <__gesf2+0x3a>
 80008d0:	4243      	negs	r3, r0
 80008d2:	4158      	adcs	r0, r3
 80008d4:	0040      	lsls	r0, r0, #1
 80008d6:	3801      	subs	r0, #1
 80008d8:	e7d9      	b.n	800088e <__gesf2+0x3a>
 80008da:	2002      	movs	r0, #2
 80008dc:	4240      	negs	r0, r0
 80008de:	e7d6      	b.n	800088e <__gesf2+0x3a>

080008e0 <__lesf2>:
 80008e0:	b570      	push	{r4, r5, r6, lr}
 80008e2:	0042      	lsls	r2, r0, #1
 80008e4:	0245      	lsls	r5, r0, #9
 80008e6:	024e      	lsls	r6, r1, #9
 80008e8:	004c      	lsls	r4, r1, #1
 80008ea:	0fc3      	lsrs	r3, r0, #31
 80008ec:	0a6d      	lsrs	r5, r5, #9
 80008ee:	0e12      	lsrs	r2, r2, #24
 80008f0:	0a76      	lsrs	r6, r6, #9
 80008f2:	0e24      	lsrs	r4, r4, #24
 80008f4:	0fc8      	lsrs	r0, r1, #31
 80008f6:	2aff      	cmp	r2, #255	; 0xff
 80008f8:	d00b      	beq.n	8000912 <__lesf2+0x32>
 80008fa:	2cff      	cmp	r4, #255	; 0xff
 80008fc:	d00d      	beq.n	800091a <__lesf2+0x3a>
 80008fe:	2a00      	cmp	r2, #0
 8000900:	d11f      	bne.n	8000942 <__lesf2+0x62>
 8000902:	2c00      	cmp	r4, #0
 8000904:	d116      	bne.n	8000934 <__lesf2+0x54>
 8000906:	2e00      	cmp	r6, #0
 8000908:	d114      	bne.n	8000934 <__lesf2+0x54>
 800090a:	2000      	movs	r0, #0
 800090c:	2d00      	cmp	r5, #0
 800090e:	d010      	beq.n	8000932 <__lesf2+0x52>
 8000910:	e009      	b.n	8000926 <__lesf2+0x46>
 8000912:	2d00      	cmp	r5, #0
 8000914:	d10c      	bne.n	8000930 <__lesf2+0x50>
 8000916:	2cff      	cmp	r4, #255	; 0xff
 8000918:	d113      	bne.n	8000942 <__lesf2+0x62>
 800091a:	2e00      	cmp	r6, #0
 800091c:	d108      	bne.n	8000930 <__lesf2+0x50>
 800091e:	2a00      	cmp	r2, #0
 8000920:	d008      	beq.n	8000934 <__lesf2+0x54>
 8000922:	4283      	cmp	r3, r0
 8000924:	d012      	beq.n	800094c <__lesf2+0x6c>
 8000926:	2102      	movs	r1, #2
 8000928:	1e58      	subs	r0, r3, #1
 800092a:	4008      	ands	r0, r1
 800092c:	3801      	subs	r0, #1
 800092e:	e000      	b.n	8000932 <__lesf2+0x52>
 8000930:	2002      	movs	r0, #2
 8000932:	bd70      	pop	{r4, r5, r6, pc}
 8000934:	2d00      	cmp	r5, #0
 8000936:	d1f4      	bne.n	8000922 <__lesf2+0x42>
 8000938:	2800      	cmp	r0, #0
 800093a:	d1fa      	bne.n	8000932 <__lesf2+0x52>
 800093c:	2001      	movs	r0, #1
 800093e:	4240      	negs	r0, r0
 8000940:	e7f7      	b.n	8000932 <__lesf2+0x52>
 8000942:	2c00      	cmp	r4, #0
 8000944:	d1ed      	bne.n	8000922 <__lesf2+0x42>
 8000946:	2e00      	cmp	r6, #0
 8000948:	d1eb      	bne.n	8000922 <__lesf2+0x42>
 800094a:	e7ec      	b.n	8000926 <__lesf2+0x46>
 800094c:	42a2      	cmp	r2, r4
 800094e:	dc05      	bgt.n	800095c <__lesf2+0x7c>
 8000950:	dbf2      	blt.n	8000938 <__lesf2+0x58>
 8000952:	42b5      	cmp	r5, r6
 8000954:	d802      	bhi.n	800095c <__lesf2+0x7c>
 8000956:	d3ef      	bcc.n	8000938 <__lesf2+0x58>
 8000958:	2000      	movs	r0, #0
 800095a:	e7ea      	b.n	8000932 <__lesf2+0x52>
 800095c:	4243      	negs	r3, r0
 800095e:	4158      	adcs	r0, r3
 8000960:	0040      	lsls	r0, r0, #1
 8000962:	3801      	subs	r0, #1
 8000964:	e7e5      	b.n	8000932 <__lesf2+0x52>
 8000966:	46c0      	nop			; (mov r8, r8)

08000968 <__aeabi_fmul>:
 8000968:	0243      	lsls	r3, r0, #9
 800096a:	0a5b      	lsrs	r3, r3, #9
 800096c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800096e:	464f      	mov	r7, r9
 8000970:	4646      	mov	r6, r8
 8000972:	4699      	mov	r9, r3
 8000974:	46d6      	mov	lr, sl
 8000976:	0fc3      	lsrs	r3, r0, #31
 8000978:	0045      	lsls	r5, r0, #1
 800097a:	4698      	mov	r8, r3
 800097c:	b5c0      	push	{r6, r7, lr}
 800097e:	464b      	mov	r3, r9
 8000980:	1c0f      	adds	r7, r1, #0
 8000982:	0e2d      	lsrs	r5, r5, #24
 8000984:	d100      	bne.n	8000988 <__aeabi_fmul+0x20>
 8000986:	e0cb      	b.n	8000b20 <__aeabi_fmul+0x1b8>
 8000988:	2dff      	cmp	r5, #255	; 0xff
 800098a:	d100      	bne.n	800098e <__aeabi_fmul+0x26>
 800098c:	e0cf      	b.n	8000b2e <__aeabi_fmul+0x1c6>
 800098e:	2280      	movs	r2, #128	; 0x80
 8000990:	00db      	lsls	r3, r3, #3
 8000992:	04d2      	lsls	r2, r2, #19
 8000994:	431a      	orrs	r2, r3
 8000996:	2300      	movs	r3, #0
 8000998:	4691      	mov	r9, r2
 800099a:	2600      	movs	r6, #0
 800099c:	469a      	mov	sl, r3
 800099e:	3d7f      	subs	r5, #127	; 0x7f
 80009a0:	027c      	lsls	r4, r7, #9
 80009a2:	007b      	lsls	r3, r7, #1
 80009a4:	0a64      	lsrs	r4, r4, #9
 80009a6:	0e1b      	lsrs	r3, r3, #24
 80009a8:	0fff      	lsrs	r7, r7, #31
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d100      	bne.n	80009b0 <__aeabi_fmul+0x48>
 80009ae:	e0a9      	b.n	8000b04 <__aeabi_fmul+0x19c>
 80009b0:	2bff      	cmp	r3, #255	; 0xff
 80009b2:	d011      	beq.n	80009d8 <__aeabi_fmul+0x70>
 80009b4:	2280      	movs	r2, #128	; 0x80
 80009b6:	00e4      	lsls	r4, r4, #3
 80009b8:	04d2      	lsls	r2, r2, #19
 80009ba:	4314      	orrs	r4, r2
 80009bc:	4642      	mov	r2, r8
 80009be:	3b7f      	subs	r3, #127	; 0x7f
 80009c0:	195b      	adds	r3, r3, r5
 80009c2:	407a      	eors	r2, r7
 80009c4:	2000      	movs	r0, #0
 80009c6:	b2d2      	uxtb	r2, r2
 80009c8:	1c5d      	adds	r5, r3, #1
 80009ca:	2e0a      	cmp	r6, #10
 80009cc:	dd13      	ble.n	80009f6 <__aeabi_fmul+0x8e>
 80009ce:	003a      	movs	r2, r7
 80009d0:	2e0b      	cmp	r6, #11
 80009d2:	d047      	beq.n	8000a64 <__aeabi_fmul+0xfc>
 80009d4:	4647      	mov	r7, r8
 80009d6:	e03f      	b.n	8000a58 <__aeabi_fmul+0xf0>
 80009d8:	002b      	movs	r3, r5
 80009da:	33ff      	adds	r3, #255	; 0xff
 80009dc:	2c00      	cmp	r4, #0
 80009de:	d11e      	bne.n	8000a1e <__aeabi_fmul+0xb6>
 80009e0:	2202      	movs	r2, #2
 80009e2:	4316      	orrs	r6, r2
 80009e4:	4642      	mov	r2, r8
 80009e6:	3501      	adds	r5, #1
 80009e8:	407a      	eors	r2, r7
 80009ea:	b2d2      	uxtb	r2, r2
 80009ec:	35ff      	adds	r5, #255	; 0xff
 80009ee:	2e0a      	cmp	r6, #10
 80009f0:	dd00      	ble.n	80009f4 <__aeabi_fmul+0x8c>
 80009f2:	e0e4      	b.n	8000bbe <__aeabi_fmul+0x256>
 80009f4:	2002      	movs	r0, #2
 80009f6:	2e02      	cmp	r6, #2
 80009f8:	dc1c      	bgt.n	8000a34 <__aeabi_fmul+0xcc>
 80009fa:	3e01      	subs	r6, #1
 80009fc:	2e01      	cmp	r6, #1
 80009fe:	d842      	bhi.n	8000a86 <__aeabi_fmul+0x11e>
 8000a00:	2802      	cmp	r0, #2
 8000a02:	d03d      	beq.n	8000a80 <__aeabi_fmul+0x118>
 8000a04:	2801      	cmp	r0, #1
 8000a06:	d166      	bne.n	8000ad6 <__aeabi_fmul+0x16e>
 8000a08:	2000      	movs	r0, #0
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	05c0      	lsls	r0, r0, #23
 8000a0e:	4308      	orrs	r0, r1
 8000a10:	07d2      	lsls	r2, r2, #31
 8000a12:	4310      	orrs	r0, r2
 8000a14:	bce0      	pop	{r5, r6, r7}
 8000a16:	46ba      	mov	sl, r7
 8000a18:	46b1      	mov	r9, r6
 8000a1a:	46a8      	mov	r8, r5
 8000a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a1e:	2203      	movs	r2, #3
 8000a20:	4316      	orrs	r6, r2
 8000a22:	4642      	mov	r2, r8
 8000a24:	3501      	adds	r5, #1
 8000a26:	407a      	eors	r2, r7
 8000a28:	b2d2      	uxtb	r2, r2
 8000a2a:	35ff      	adds	r5, #255	; 0xff
 8000a2c:	2e0a      	cmp	r6, #10
 8000a2e:	dd00      	ble.n	8000a32 <__aeabi_fmul+0xca>
 8000a30:	e0e4      	b.n	8000bfc <__aeabi_fmul+0x294>
 8000a32:	2003      	movs	r0, #3
 8000a34:	2101      	movs	r1, #1
 8000a36:	40b1      	lsls	r1, r6
 8000a38:	26a6      	movs	r6, #166	; 0xa6
 8000a3a:	00f6      	lsls	r6, r6, #3
 8000a3c:	4231      	tst	r1, r6
 8000a3e:	d10a      	bne.n	8000a56 <__aeabi_fmul+0xee>
 8000a40:	2690      	movs	r6, #144	; 0x90
 8000a42:	00b6      	lsls	r6, r6, #2
 8000a44:	4231      	tst	r1, r6
 8000a46:	d116      	bne.n	8000a76 <__aeabi_fmul+0x10e>
 8000a48:	3eb9      	subs	r6, #185	; 0xb9
 8000a4a:	3eff      	subs	r6, #255	; 0xff
 8000a4c:	420e      	tst	r6, r1
 8000a4e:	d01a      	beq.n	8000a86 <__aeabi_fmul+0x11e>
 8000a50:	46a1      	mov	r9, r4
 8000a52:	4682      	mov	sl, r0
 8000a54:	e000      	b.n	8000a58 <__aeabi_fmul+0xf0>
 8000a56:	0017      	movs	r7, r2
 8000a58:	4653      	mov	r3, sl
 8000a5a:	003a      	movs	r2, r7
 8000a5c:	2b02      	cmp	r3, #2
 8000a5e:	d00f      	beq.n	8000a80 <__aeabi_fmul+0x118>
 8000a60:	464c      	mov	r4, r9
 8000a62:	4650      	mov	r0, sl
 8000a64:	2803      	cmp	r0, #3
 8000a66:	d1cd      	bne.n	8000a04 <__aeabi_fmul+0x9c>
 8000a68:	2180      	movs	r1, #128	; 0x80
 8000a6a:	03c9      	lsls	r1, r1, #15
 8000a6c:	4321      	orrs	r1, r4
 8000a6e:	0249      	lsls	r1, r1, #9
 8000a70:	20ff      	movs	r0, #255	; 0xff
 8000a72:	0a49      	lsrs	r1, r1, #9
 8000a74:	e7ca      	b.n	8000a0c <__aeabi_fmul+0xa4>
 8000a76:	2180      	movs	r1, #128	; 0x80
 8000a78:	2200      	movs	r2, #0
 8000a7a:	20ff      	movs	r0, #255	; 0xff
 8000a7c:	03c9      	lsls	r1, r1, #15
 8000a7e:	e7c5      	b.n	8000a0c <__aeabi_fmul+0xa4>
 8000a80:	20ff      	movs	r0, #255	; 0xff
 8000a82:	2100      	movs	r1, #0
 8000a84:	e7c2      	b.n	8000a0c <__aeabi_fmul+0xa4>
 8000a86:	0c20      	lsrs	r0, r4, #16
 8000a88:	4649      	mov	r1, r9
 8000a8a:	0424      	lsls	r4, r4, #16
 8000a8c:	0c24      	lsrs	r4, r4, #16
 8000a8e:	0027      	movs	r7, r4
 8000a90:	0c0e      	lsrs	r6, r1, #16
 8000a92:	0409      	lsls	r1, r1, #16
 8000a94:	0c09      	lsrs	r1, r1, #16
 8000a96:	4374      	muls	r4, r6
 8000a98:	434f      	muls	r7, r1
 8000a9a:	4346      	muls	r6, r0
 8000a9c:	4348      	muls	r0, r1
 8000a9e:	0c39      	lsrs	r1, r7, #16
 8000aa0:	1900      	adds	r0, r0, r4
 8000aa2:	1809      	adds	r1, r1, r0
 8000aa4:	428c      	cmp	r4, r1
 8000aa6:	d903      	bls.n	8000ab0 <__aeabi_fmul+0x148>
 8000aa8:	2080      	movs	r0, #128	; 0x80
 8000aaa:	0240      	lsls	r0, r0, #9
 8000aac:	4684      	mov	ip, r0
 8000aae:	4466      	add	r6, ip
 8000ab0:	043f      	lsls	r7, r7, #16
 8000ab2:	0408      	lsls	r0, r1, #16
 8000ab4:	0c3f      	lsrs	r7, r7, #16
 8000ab6:	19c0      	adds	r0, r0, r7
 8000ab8:	0184      	lsls	r4, r0, #6
 8000aba:	1e67      	subs	r7, r4, #1
 8000abc:	41bc      	sbcs	r4, r7
 8000abe:	0c09      	lsrs	r1, r1, #16
 8000ac0:	0e80      	lsrs	r0, r0, #26
 8000ac2:	1989      	adds	r1, r1, r6
 8000ac4:	4304      	orrs	r4, r0
 8000ac6:	0189      	lsls	r1, r1, #6
 8000ac8:	430c      	orrs	r4, r1
 8000aca:	0109      	lsls	r1, r1, #4
 8000acc:	d571      	bpl.n	8000bb2 <__aeabi_fmul+0x24a>
 8000ace:	2301      	movs	r3, #1
 8000ad0:	0861      	lsrs	r1, r4, #1
 8000ad2:	401c      	ands	r4, r3
 8000ad4:	430c      	orrs	r4, r1
 8000ad6:	002b      	movs	r3, r5
 8000ad8:	337f      	adds	r3, #127	; 0x7f
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	dd51      	ble.n	8000b82 <__aeabi_fmul+0x21a>
 8000ade:	0761      	lsls	r1, r4, #29
 8000ae0:	d004      	beq.n	8000aec <__aeabi_fmul+0x184>
 8000ae2:	210f      	movs	r1, #15
 8000ae4:	4021      	ands	r1, r4
 8000ae6:	2904      	cmp	r1, #4
 8000ae8:	d000      	beq.n	8000aec <__aeabi_fmul+0x184>
 8000aea:	3404      	adds	r4, #4
 8000aec:	0121      	lsls	r1, r4, #4
 8000aee:	d503      	bpl.n	8000af8 <__aeabi_fmul+0x190>
 8000af0:	4b43      	ldr	r3, [pc, #268]	; (8000c00 <__aeabi_fmul+0x298>)
 8000af2:	401c      	ands	r4, r3
 8000af4:	002b      	movs	r3, r5
 8000af6:	3380      	adds	r3, #128	; 0x80
 8000af8:	2bfe      	cmp	r3, #254	; 0xfe
 8000afa:	dcc1      	bgt.n	8000a80 <__aeabi_fmul+0x118>
 8000afc:	01a1      	lsls	r1, r4, #6
 8000afe:	0a49      	lsrs	r1, r1, #9
 8000b00:	b2d8      	uxtb	r0, r3
 8000b02:	e783      	b.n	8000a0c <__aeabi_fmul+0xa4>
 8000b04:	2c00      	cmp	r4, #0
 8000b06:	d12c      	bne.n	8000b62 <__aeabi_fmul+0x1fa>
 8000b08:	2301      	movs	r3, #1
 8000b0a:	4642      	mov	r2, r8
 8000b0c:	431e      	orrs	r6, r3
 8000b0e:	002b      	movs	r3, r5
 8000b10:	407a      	eors	r2, r7
 8000b12:	2001      	movs	r0, #1
 8000b14:	b2d2      	uxtb	r2, r2
 8000b16:	1c5d      	adds	r5, r3, #1
 8000b18:	2e0a      	cmp	r6, #10
 8000b1a:	dd00      	ble.n	8000b1e <__aeabi_fmul+0x1b6>
 8000b1c:	e757      	b.n	80009ce <__aeabi_fmul+0x66>
 8000b1e:	e76a      	b.n	80009f6 <__aeabi_fmul+0x8e>
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d110      	bne.n	8000b46 <__aeabi_fmul+0x1de>
 8000b24:	2301      	movs	r3, #1
 8000b26:	2604      	movs	r6, #4
 8000b28:	2500      	movs	r5, #0
 8000b2a:	469a      	mov	sl, r3
 8000b2c:	e738      	b.n	80009a0 <__aeabi_fmul+0x38>
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d104      	bne.n	8000b3c <__aeabi_fmul+0x1d4>
 8000b32:	2302      	movs	r3, #2
 8000b34:	2608      	movs	r6, #8
 8000b36:	25ff      	movs	r5, #255	; 0xff
 8000b38:	469a      	mov	sl, r3
 8000b3a:	e731      	b.n	80009a0 <__aeabi_fmul+0x38>
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	260c      	movs	r6, #12
 8000b40:	25ff      	movs	r5, #255	; 0xff
 8000b42:	469a      	mov	sl, r3
 8000b44:	e72c      	b.n	80009a0 <__aeabi_fmul+0x38>
 8000b46:	4648      	mov	r0, r9
 8000b48:	f000 f8a4 	bl	8000c94 <__clzsi2>
 8000b4c:	464a      	mov	r2, r9
 8000b4e:	1f43      	subs	r3, r0, #5
 8000b50:	2576      	movs	r5, #118	; 0x76
 8000b52:	409a      	lsls	r2, r3
 8000b54:	2300      	movs	r3, #0
 8000b56:	426d      	negs	r5, r5
 8000b58:	4691      	mov	r9, r2
 8000b5a:	2600      	movs	r6, #0
 8000b5c:	469a      	mov	sl, r3
 8000b5e:	1a2d      	subs	r5, r5, r0
 8000b60:	e71e      	b.n	80009a0 <__aeabi_fmul+0x38>
 8000b62:	0020      	movs	r0, r4
 8000b64:	f000 f896 	bl	8000c94 <__clzsi2>
 8000b68:	4642      	mov	r2, r8
 8000b6a:	1f43      	subs	r3, r0, #5
 8000b6c:	409c      	lsls	r4, r3
 8000b6e:	1a2b      	subs	r3, r5, r0
 8000b70:	3b76      	subs	r3, #118	; 0x76
 8000b72:	407a      	eors	r2, r7
 8000b74:	2000      	movs	r0, #0
 8000b76:	b2d2      	uxtb	r2, r2
 8000b78:	1c5d      	adds	r5, r3, #1
 8000b7a:	2e0a      	cmp	r6, #10
 8000b7c:	dd00      	ble.n	8000b80 <__aeabi_fmul+0x218>
 8000b7e:	e726      	b.n	80009ce <__aeabi_fmul+0x66>
 8000b80:	e739      	b.n	80009f6 <__aeabi_fmul+0x8e>
 8000b82:	2101      	movs	r1, #1
 8000b84:	1acb      	subs	r3, r1, r3
 8000b86:	2b1b      	cmp	r3, #27
 8000b88:	dd00      	ble.n	8000b8c <__aeabi_fmul+0x224>
 8000b8a:	e73d      	b.n	8000a08 <__aeabi_fmul+0xa0>
 8000b8c:	359e      	adds	r5, #158	; 0x9e
 8000b8e:	0021      	movs	r1, r4
 8000b90:	40ac      	lsls	r4, r5
 8000b92:	40d9      	lsrs	r1, r3
 8000b94:	1e63      	subs	r3, r4, #1
 8000b96:	419c      	sbcs	r4, r3
 8000b98:	4321      	orrs	r1, r4
 8000b9a:	074b      	lsls	r3, r1, #29
 8000b9c:	d004      	beq.n	8000ba8 <__aeabi_fmul+0x240>
 8000b9e:	230f      	movs	r3, #15
 8000ba0:	400b      	ands	r3, r1
 8000ba2:	2b04      	cmp	r3, #4
 8000ba4:	d000      	beq.n	8000ba8 <__aeabi_fmul+0x240>
 8000ba6:	3104      	adds	r1, #4
 8000ba8:	014b      	lsls	r3, r1, #5
 8000baa:	d504      	bpl.n	8000bb6 <__aeabi_fmul+0x24e>
 8000bac:	2001      	movs	r0, #1
 8000bae:	2100      	movs	r1, #0
 8000bb0:	e72c      	b.n	8000a0c <__aeabi_fmul+0xa4>
 8000bb2:	001d      	movs	r5, r3
 8000bb4:	e78f      	b.n	8000ad6 <__aeabi_fmul+0x16e>
 8000bb6:	0189      	lsls	r1, r1, #6
 8000bb8:	2000      	movs	r0, #0
 8000bba:	0a49      	lsrs	r1, r1, #9
 8000bbc:	e726      	b.n	8000a0c <__aeabi_fmul+0xa4>
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	2e0f      	cmp	r6, #15
 8000bc2:	d10c      	bne.n	8000bde <__aeabi_fmul+0x276>
 8000bc4:	2180      	movs	r1, #128	; 0x80
 8000bc6:	464b      	mov	r3, r9
 8000bc8:	03c9      	lsls	r1, r1, #15
 8000bca:	420b      	tst	r3, r1
 8000bcc:	d00d      	beq.n	8000bea <__aeabi_fmul+0x282>
 8000bce:	420c      	tst	r4, r1
 8000bd0:	d10b      	bne.n	8000bea <__aeabi_fmul+0x282>
 8000bd2:	4321      	orrs	r1, r4
 8000bd4:	0249      	lsls	r1, r1, #9
 8000bd6:	003a      	movs	r2, r7
 8000bd8:	20ff      	movs	r0, #255	; 0xff
 8000bda:	0a49      	lsrs	r1, r1, #9
 8000bdc:	e716      	b.n	8000a0c <__aeabi_fmul+0xa4>
 8000bde:	2e0b      	cmp	r6, #11
 8000be0:	d000      	beq.n	8000be4 <__aeabi_fmul+0x27c>
 8000be2:	e6f7      	b.n	80009d4 <__aeabi_fmul+0x6c>
 8000be4:	46a1      	mov	r9, r4
 8000be6:	469a      	mov	sl, r3
 8000be8:	e736      	b.n	8000a58 <__aeabi_fmul+0xf0>
 8000bea:	2180      	movs	r1, #128	; 0x80
 8000bec:	464b      	mov	r3, r9
 8000bee:	03c9      	lsls	r1, r1, #15
 8000bf0:	4319      	orrs	r1, r3
 8000bf2:	0249      	lsls	r1, r1, #9
 8000bf4:	4642      	mov	r2, r8
 8000bf6:	20ff      	movs	r0, #255	; 0xff
 8000bf8:	0a49      	lsrs	r1, r1, #9
 8000bfa:	e707      	b.n	8000a0c <__aeabi_fmul+0xa4>
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	e7df      	b.n	8000bc0 <__aeabi_fmul+0x258>
 8000c00:	f7ffffff 	.word	0xf7ffffff

08000c04 <__aeabi_ui2f>:
 8000c04:	b570      	push	{r4, r5, r6, lr}
 8000c06:	1e04      	subs	r4, r0, #0
 8000c08:	d00e      	beq.n	8000c28 <__aeabi_ui2f+0x24>
 8000c0a:	f000 f843 	bl	8000c94 <__clzsi2>
 8000c0e:	239e      	movs	r3, #158	; 0x9e
 8000c10:	0001      	movs	r1, r0
 8000c12:	1a1b      	subs	r3, r3, r0
 8000c14:	2b96      	cmp	r3, #150	; 0x96
 8000c16:	dc0c      	bgt.n	8000c32 <__aeabi_ui2f+0x2e>
 8000c18:	2808      	cmp	r0, #8
 8000c1a:	d02c      	beq.n	8000c76 <__aeabi_ui2f+0x72>
 8000c1c:	3908      	subs	r1, #8
 8000c1e:	408c      	lsls	r4, r1
 8000c20:	0264      	lsls	r4, r4, #9
 8000c22:	0a64      	lsrs	r4, r4, #9
 8000c24:	b2d8      	uxtb	r0, r3
 8000c26:	e001      	b.n	8000c2c <__aeabi_ui2f+0x28>
 8000c28:	2000      	movs	r0, #0
 8000c2a:	2400      	movs	r4, #0
 8000c2c:	05c0      	lsls	r0, r0, #23
 8000c2e:	4320      	orrs	r0, r4
 8000c30:	bd70      	pop	{r4, r5, r6, pc}
 8000c32:	2b99      	cmp	r3, #153	; 0x99
 8000c34:	dd0a      	ble.n	8000c4c <__aeabi_ui2f+0x48>
 8000c36:	0002      	movs	r2, r0
 8000c38:	0020      	movs	r0, r4
 8000c3a:	321b      	adds	r2, #27
 8000c3c:	4090      	lsls	r0, r2
 8000c3e:	0002      	movs	r2, r0
 8000c40:	1e50      	subs	r0, r2, #1
 8000c42:	4182      	sbcs	r2, r0
 8000c44:	2005      	movs	r0, #5
 8000c46:	1a40      	subs	r0, r0, r1
 8000c48:	40c4      	lsrs	r4, r0
 8000c4a:	4314      	orrs	r4, r2
 8000c4c:	2905      	cmp	r1, #5
 8000c4e:	dc16      	bgt.n	8000c7e <__aeabi_ui2f+0x7a>
 8000c50:	0022      	movs	r2, r4
 8000c52:	480f      	ldr	r0, [pc, #60]	; (8000c90 <__aeabi_ui2f+0x8c>)
 8000c54:	4002      	ands	r2, r0
 8000c56:	0765      	lsls	r5, r4, #29
 8000c58:	d009      	beq.n	8000c6e <__aeabi_ui2f+0x6a>
 8000c5a:	250f      	movs	r5, #15
 8000c5c:	402c      	ands	r4, r5
 8000c5e:	2c04      	cmp	r4, #4
 8000c60:	d005      	beq.n	8000c6e <__aeabi_ui2f+0x6a>
 8000c62:	3204      	adds	r2, #4
 8000c64:	0154      	lsls	r4, r2, #5
 8000c66:	d502      	bpl.n	8000c6e <__aeabi_ui2f+0x6a>
 8000c68:	239f      	movs	r3, #159	; 0x9f
 8000c6a:	4002      	ands	r2, r0
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	0192      	lsls	r2, r2, #6
 8000c70:	0a54      	lsrs	r4, r2, #9
 8000c72:	b2d8      	uxtb	r0, r3
 8000c74:	e7da      	b.n	8000c2c <__aeabi_ui2f+0x28>
 8000c76:	0264      	lsls	r4, r4, #9
 8000c78:	2096      	movs	r0, #150	; 0x96
 8000c7a:	0a64      	lsrs	r4, r4, #9
 8000c7c:	e7d6      	b.n	8000c2c <__aeabi_ui2f+0x28>
 8000c7e:	1f4a      	subs	r2, r1, #5
 8000c80:	4094      	lsls	r4, r2
 8000c82:	0022      	movs	r2, r4
 8000c84:	4802      	ldr	r0, [pc, #8]	; (8000c90 <__aeabi_ui2f+0x8c>)
 8000c86:	4002      	ands	r2, r0
 8000c88:	0765      	lsls	r5, r4, #29
 8000c8a:	d0f0      	beq.n	8000c6e <__aeabi_ui2f+0x6a>
 8000c8c:	e7e5      	b.n	8000c5a <__aeabi_ui2f+0x56>
 8000c8e:	46c0      	nop			; (mov r8, r8)
 8000c90:	fbffffff 	.word	0xfbffffff

08000c94 <__clzsi2>:
 8000c94:	211c      	movs	r1, #28
 8000c96:	2301      	movs	r3, #1
 8000c98:	041b      	lsls	r3, r3, #16
 8000c9a:	4298      	cmp	r0, r3
 8000c9c:	d301      	bcc.n	8000ca2 <__clzsi2+0xe>
 8000c9e:	0c00      	lsrs	r0, r0, #16
 8000ca0:	3910      	subs	r1, #16
 8000ca2:	0a1b      	lsrs	r3, r3, #8
 8000ca4:	4298      	cmp	r0, r3
 8000ca6:	d301      	bcc.n	8000cac <__clzsi2+0x18>
 8000ca8:	0a00      	lsrs	r0, r0, #8
 8000caa:	3908      	subs	r1, #8
 8000cac:	091b      	lsrs	r3, r3, #4
 8000cae:	4298      	cmp	r0, r3
 8000cb0:	d301      	bcc.n	8000cb6 <__clzsi2+0x22>
 8000cb2:	0900      	lsrs	r0, r0, #4
 8000cb4:	3904      	subs	r1, #4
 8000cb6:	a202      	add	r2, pc, #8	; (adr r2, 8000cc0 <__clzsi2+0x2c>)
 8000cb8:	5c10      	ldrb	r0, [r2, r0]
 8000cba:	1840      	adds	r0, r0, r1
 8000cbc:	4770      	bx	lr
 8000cbe:	46c0      	nop			; (mov r8, r8)
 8000cc0:	02020304 	.word	0x02020304
 8000cc4:	01010101 	.word	0x01010101
	...

08000cd0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cd0:	b590      	push	{r4, r7, lr}
 8000cd2:	b089      	sub	sp, #36	; 0x24
 8000cd4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd6:	240c      	movs	r4, #12
 8000cd8:	193b      	adds	r3, r7, r4
 8000cda:	0018      	movs	r0, r3
 8000cdc:	2314      	movs	r3, #20
 8000cde:	001a      	movs	r2, r3
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	f002 fc51 	bl	8003588 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ce6:	4b51      	ldr	r3, [pc, #324]	; (8000e2c <MX_GPIO_Init+0x15c>)
 8000ce8:	695a      	ldr	r2, [r3, #20]
 8000cea:	4b50      	ldr	r3, [pc, #320]	; (8000e2c <MX_GPIO_Init+0x15c>)
 8000cec:	2180      	movs	r1, #128	; 0x80
 8000cee:	03c9      	lsls	r1, r1, #15
 8000cf0:	430a      	orrs	r2, r1
 8000cf2:	615a      	str	r2, [r3, #20]
 8000cf4:	4b4d      	ldr	r3, [pc, #308]	; (8000e2c <MX_GPIO_Init+0x15c>)
 8000cf6:	695a      	ldr	r2, [r3, #20]
 8000cf8:	2380      	movs	r3, #128	; 0x80
 8000cfa:	03db      	lsls	r3, r3, #15
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	60bb      	str	r3, [r7, #8]
 8000d00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d02:	4b4a      	ldr	r3, [pc, #296]	; (8000e2c <MX_GPIO_Init+0x15c>)
 8000d04:	695a      	ldr	r2, [r3, #20]
 8000d06:	4b49      	ldr	r3, [pc, #292]	; (8000e2c <MX_GPIO_Init+0x15c>)
 8000d08:	2180      	movs	r1, #128	; 0x80
 8000d0a:	0289      	lsls	r1, r1, #10
 8000d0c:	430a      	orrs	r2, r1
 8000d0e:	615a      	str	r2, [r3, #20]
 8000d10:	4b46      	ldr	r3, [pc, #280]	; (8000e2c <MX_GPIO_Init+0x15c>)
 8000d12:	695a      	ldr	r2, [r3, #20]
 8000d14:	2380      	movs	r3, #128	; 0x80
 8000d16:	029b      	lsls	r3, r3, #10
 8000d18:	4013      	ands	r3, r2
 8000d1a:	607b      	str	r3, [r7, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1e:	4b43      	ldr	r3, [pc, #268]	; (8000e2c <MX_GPIO_Init+0x15c>)
 8000d20:	695a      	ldr	r2, [r3, #20]
 8000d22:	4b42      	ldr	r3, [pc, #264]	; (8000e2c <MX_GPIO_Init+0x15c>)
 8000d24:	2180      	movs	r1, #128	; 0x80
 8000d26:	02c9      	lsls	r1, r1, #11
 8000d28:	430a      	orrs	r2, r1
 8000d2a:	615a      	str	r2, [r3, #20]
 8000d2c:	4b3f      	ldr	r3, [pc, #252]	; (8000e2c <MX_GPIO_Init+0x15c>)
 8000d2e:	695a      	ldr	r2, [r3, #20]
 8000d30:	2380      	movs	r3, #128	; 0x80
 8000d32:	02db      	lsls	r3, r3, #11
 8000d34:	4013      	ands	r3, r2
 8000d36:	603b      	str	r3, [r7, #0]
 8000d38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED_Pin|LED1_Pin, GPIO_PIN_RESET);
 8000d3a:	4b3d      	ldr	r3, [pc, #244]	; (8000e30 <MX_GPIO_Init+0x160>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2103      	movs	r1, #3
 8000d40:	0018      	movs	r0, r3
 8000d42:	f001 f862 	bl	8001e0a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B2_Pin|TX_1W_Pin|CTR_Pin, GPIO_PIN_RESET);
 8000d46:	2390      	movs	r3, #144	; 0x90
 8000d48:	05db      	lsls	r3, r3, #23
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2145      	movs	r1, #69	; 0x45
 8000d4e:	0018      	movs	r0, r3
 8000d50:	f001 f85b 	bl	8001e0a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 8000d54:	4b37      	ldr	r3, [pc, #220]	; (8000e34 <MX_GPIO_Init+0x164>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	2102      	movs	r1, #2
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	f001 f855 	bl	8001e0a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = LED_Pin|LED1_Pin;
 8000d60:	193b      	adds	r3, r7, r4
 8000d62:	2203      	movs	r2, #3
 8000d64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d66:	193b      	adds	r3, r7, r4
 8000d68:	2201      	movs	r2, #1
 8000d6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	193b      	adds	r3, r7, r4
 8000d6e:	2200      	movs	r2, #0
 8000d70:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d72:	193b      	adds	r3, r7, r4
 8000d74:	2200      	movs	r2, #0
 8000d76:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d78:	193b      	adds	r3, r7, r4
 8000d7a:	4a2d      	ldr	r2, [pc, #180]	; (8000e30 <MX_GPIO_Init+0x160>)
 8000d7c:	0019      	movs	r1, r3
 8000d7e:	0010      	movs	r0, r2
 8000d80:	f000 feb6 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = B2_Pin|TX_1W_Pin|CTR_Pin;
 8000d84:	193b      	adds	r3, r7, r4
 8000d86:	2245      	movs	r2, #69	; 0x45
 8000d88:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d8a:	193b      	adds	r3, r7, r4
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d90:	193b      	adds	r3, r7, r4
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d96:	193b      	adds	r3, r7, r4
 8000d98:	2200      	movs	r2, #0
 8000d9a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9c:	193a      	adds	r2, r7, r4
 8000d9e:	2390      	movs	r3, #144	; 0x90
 8000da0:	05db      	lsls	r3, r3, #23
 8000da2:	0011      	movs	r1, r2
 8000da4:	0018      	movs	r0, r3
 8000da6:	f000 fea3 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RX_1W_Pin;
 8000daa:	193b      	adds	r3, r7, r4
 8000dac:	2208      	movs	r2, #8
 8000dae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db0:	193b      	adds	r3, r7, r4
 8000db2:	2200      	movs	r2, #0
 8000db4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000db6:	193b      	adds	r3, r7, r4
 8000db8:	2201      	movs	r2, #1
 8000dba:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(RX_1W_GPIO_Port, &GPIO_InitStruct);
 8000dbc:	193a      	adds	r2, r7, r4
 8000dbe:	2390      	movs	r3, #144	; 0x90
 8000dc0:	05db      	lsls	r3, r3, #23
 8000dc2:	0011      	movs	r1, r2
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f000 fe93 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ZC_INT_Pin;
 8000dca:	193b      	adds	r3, r7, r4
 8000dcc:	2280      	movs	r2, #128	; 0x80
 8000dce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dd0:	193b      	adds	r3, r7, r4
 8000dd2:	2288      	movs	r2, #136	; 0x88
 8000dd4:	0352      	lsls	r2, r2, #13
 8000dd6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	193b      	adds	r3, r7, r4
 8000dda:	2200      	movs	r2, #0
 8000ddc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ZC_INT_GPIO_Port, &GPIO_InitStruct);
 8000dde:	193a      	adds	r2, r7, r4
 8000de0:	2390      	movs	r3, #144	; 0x90
 8000de2:	05db      	lsls	r3, r3, #23
 8000de4:	0011      	movs	r1, r2
 8000de6:	0018      	movs	r0, r3
 8000de8:	f000 fe82 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000dec:	0021      	movs	r1, r4
 8000dee:	187b      	adds	r3, r7, r1
 8000df0:	2202      	movs	r2, #2
 8000df2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df4:	187b      	adds	r3, r7, r1
 8000df6:	2201      	movs	r2, #1
 8000df8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	187b      	adds	r3, r7, r1
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e00:	187b      	adds	r3, r7, r1
 8000e02:	2200      	movs	r2, #0
 8000e04:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e06:	187b      	adds	r3, r7, r1
 8000e08:	4a0a      	ldr	r2, [pc, #40]	; (8000e34 <MX_GPIO_Init+0x164>)
 8000e0a:	0019      	movs	r1, r3
 8000e0c:	0010      	movs	r0, r2
 8000e0e:	f000 fe6f 	bl	8001af0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2100      	movs	r1, #0
 8000e16:	2007      	movs	r0, #7
 8000e18:	f000 fe38 	bl	8001a8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000e1c:	2007      	movs	r0, #7
 8000e1e:	f000 fe4a 	bl	8001ab6 <HAL_NVIC_EnableIRQ>

}
 8000e22:	46c0      	nop			; (mov r8, r8)
 8000e24:	46bd      	mov	sp, r7
 8000e26:	b009      	add	sp, #36	; 0x24
 8000e28:	bd90      	pop	{r4, r7, pc}
 8000e2a:	46c0      	nop			; (mov r8, r8)
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	48001400 	.word	0x48001400
 8000e34:	48000400 	.word	0x48000400

08000e38 <Set_Pin_Output>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e38:	b590      	push	{r4, r7, lr}
 8000e3a:	b089      	sub	sp, #36	; 0x24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	000a      	movs	r2, r1
 8000e42:	1cbb      	adds	r3, r7, #2
 8000e44:	801a      	strh	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e46:	240c      	movs	r4, #12
 8000e48:	193b      	adds	r3, r7, r4
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	2314      	movs	r3, #20
 8000e4e:	001a      	movs	r2, r3
 8000e50:	2100      	movs	r1, #0
 8000e52:	f002 fb99 	bl	8003588 <memset>
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000e56:	1cbb      	adds	r3, r7, #2
 8000e58:	881a      	ldrh	r2, [r3, #0]
 8000e5a:	193b      	adds	r3, r7, r4
 8000e5c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5e:	193b      	adds	r3, r7, r4
 8000e60:	2201      	movs	r2, #1
 8000e62:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e64:	193b      	adds	r3, r7, r4
 8000e66:	2200      	movs	r2, #0
 8000e68:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000e6a:	193a      	adds	r2, r7, r4
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	0011      	movs	r1, r2
 8000e70:	0018      	movs	r0, r3
 8000e72:	f000 fe3d 	bl	8001af0 <HAL_GPIO_Init>
}
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	b009      	add	sp, #36	; 0x24
 8000e7c:	bd90      	pop	{r4, r7, pc}

08000e7e <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e7e:	b590      	push	{r4, r7, lr}
 8000e80:	b089      	sub	sp, #36	; 0x24
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
 8000e86:	000a      	movs	r2, r1
 8000e88:	1cbb      	adds	r3, r7, #2
 8000e8a:	801a      	strh	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8c:	240c      	movs	r4, #12
 8000e8e:	193b      	adds	r3, r7, r4
 8000e90:	0018      	movs	r0, r3
 8000e92:	2314      	movs	r3, #20
 8000e94:	001a      	movs	r2, r3
 8000e96:	2100      	movs	r1, #0
 8000e98:	f002 fb76 	bl	8003588 <memset>
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000e9c:	1cbb      	adds	r3, r7, #2
 8000e9e:	881a      	ldrh	r2, [r3, #0]
 8000ea0:	193b      	adds	r3, r7, r4
 8000ea2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea4:	193b      	adds	r3, r7, r4
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eaa:	193b      	adds	r3, r7, r4
 8000eac:	2201      	movs	r2, #1
 8000eae:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000eb0:	193a      	adds	r2, r7, r4
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	0011      	movs	r1, r2
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f000 fe1a 	bl	8001af0 <HAL_GPIO_Init>
}
 8000ebc:	46c0      	nop			; (mov r8, r8)
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b009      	add	sp, #36	; 0x24
 8000ec2:	bd90      	pop	{r4, r7, pc}

08000ec4 <delay>:

void delay(uint16_t time) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	0002      	movs	r2, r0
 8000ecc:	1dbb      	adds	r3, r7, #6
 8000ece:	801a      	strh	r2, [r3, #0]
	/* change your code here for the delay in microseconds */
	__HAL_TIM_SET_COUNTER(&htim16, 0);
 8000ed0:	4b08      	ldr	r3, [pc, #32]	; (8000ef4 <delay+0x30>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim16)) < time)
 8000ed8:	46c0      	nop			; (mov r8, r8)
 8000eda:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <delay+0x30>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ee0:	1dbb      	adds	r3, r7, #6
 8000ee2:	881b      	ldrh	r3, [r3, #0]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d3f8      	bcc.n	8000eda <delay+0x16>
		;
}
 8000ee8:	46c0      	nop			; (mov r8, r8)
 8000eea:	46c0      	nop			; (mov r8, r8)
 8000eec:	46bd      	mov	sp, r7
 8000eee:	b002      	add	sp, #8
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	46c0      	nop			; (mov r8, r8)
 8000ef4:	2000005c 	.word	0x2000005c

08000ef8 <DS18B20_Start>:

uint8_t DS18B20_Start (void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8000efe:	1dfb      	adds	r3, r7, #7
 8000f00:	2200      	movs	r2, #0
 8000f02:	701a      	strb	r2, [r3, #0]
	Set_Pin_Output(TX_1W_GPIO_Port, TX_1W_Pin);   // set the pin as output
 8000f04:	2390      	movs	r3, #144	; 0x90
 8000f06:	05db      	lsls	r3, r3, #23
 8000f08:	2104      	movs	r1, #4
 8000f0a:	0018      	movs	r0, r3
 8000f0c:	f7ff ff94 	bl	8000e38 <Set_Pin_Output>
	HAL_GPIO_WritePin (TX_1W_GPIO_Port, TX_1W_Pin, 0);  // pull the pin low
 8000f10:	2390      	movs	r3, #144	; 0x90
 8000f12:	05db      	lsls	r3, r3, #23
 8000f14:	2200      	movs	r2, #0
 8000f16:	2104      	movs	r1, #4
 8000f18:	0018      	movs	r0, r3
 8000f1a:	f000 ff76 	bl	8001e0a <HAL_GPIO_WritePin>
	delay (480);   // delay according to datasheet
 8000f1e:	23f0      	movs	r3, #240	; 0xf0
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	0018      	movs	r0, r3
 8000f24:	f7ff ffce 	bl	8000ec4 <delay>

	Set_Pin_Input(TX_1W_GPIO_Port, TX_1W_Pin);    // set the pin as input
 8000f28:	2390      	movs	r3, #144	; 0x90
 8000f2a:	05db      	lsls	r3, r3, #23
 8000f2c:	2104      	movs	r1, #4
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f7ff ffa5 	bl	8000e7e <Set_Pin_Input>
	delay (80);    // delay according to datasheet
 8000f34:	2050      	movs	r0, #80	; 0x50
 8000f36:	f7ff ffc5 	bl	8000ec4 <delay>

	if (!(HAL_GPIO_ReadPin (TX_1W_GPIO_Port, TX_1W_Pin))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 8000f3a:	2390      	movs	r3, #144	; 0x90
 8000f3c:	05db      	lsls	r3, r3, #23
 8000f3e:	2104      	movs	r1, #4
 8000f40:	0018      	movs	r0, r3
 8000f42:	f000 ff45 	bl	8001dd0 <HAL_GPIO_ReadPin>
 8000f46:	1e03      	subs	r3, r0, #0
 8000f48:	d103      	bne.n	8000f52 <DS18B20_Start+0x5a>
 8000f4a:	1dfb      	adds	r3, r7, #7
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	701a      	strb	r2, [r3, #0]
 8000f50:	e002      	b.n	8000f58 <DS18B20_Start+0x60>
	else Response = -1;
 8000f52:	1dfb      	adds	r3, r7, #7
 8000f54:	22ff      	movs	r2, #255	; 0xff
 8000f56:	701a      	strb	r2, [r3, #0]

	delay (400); // 480 us delay totally.
 8000f58:	23c8      	movs	r3, #200	; 0xc8
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	f7ff ffb1 	bl	8000ec4 <delay>

	return Response;
 8000f62:	1dfb      	adds	r3, r7, #7
 8000f64:	781b      	ldrb	r3, [r3, #0]
}
 8000f66:	0018      	movs	r0, r3
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	b002      	add	sp, #8
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <DS18B20_Write>:

void DS18B20_Write (uint8_t data)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b084      	sub	sp, #16
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	0002      	movs	r2, r0
 8000f76:	1dfb      	adds	r3, r7, #7
 8000f78:	701a      	strb	r2, [r3, #0]
	Set_Pin_Output(TX_1W_GPIO_Port, TX_1W_Pin);  // set as output
 8000f7a:	2390      	movs	r3, #144	; 0x90
 8000f7c:	05db      	lsls	r3, r3, #23
 8000f7e:	2104      	movs	r1, #4
 8000f80:	0018      	movs	r0, r3
 8000f82:	f7ff ff59 	bl	8000e38 <Set_Pin_Output>

	for (int i=0; i<8; i++)
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
 8000f8a:	e03a      	b.n	8001002 <DS18B20_Write+0x94>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 8000f8c:	1dfb      	adds	r3, r7, #7
 8000f8e:	781a      	ldrb	r2, [r3, #0]
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	411a      	asrs	r2, r3
 8000f94:	0013      	movs	r3, r2
 8000f96:	2201      	movs	r2, #1
 8000f98:	4013      	ands	r3, r2
 8000f9a:	d019      	beq.n	8000fd0 <DS18B20_Write+0x62>
		{
			// write 1

			Set_Pin_Output(TX_1W_GPIO_Port, TX_1W_Pin);  // set as output
 8000f9c:	2390      	movs	r3, #144	; 0x90
 8000f9e:	05db      	lsls	r3, r3, #23
 8000fa0:	2104      	movs	r1, #4
 8000fa2:	0018      	movs	r0, r3
 8000fa4:	f7ff ff48 	bl	8000e38 <Set_Pin_Output>
			HAL_GPIO_WritePin (TX_1W_GPIO_Port, TX_1W_Pin, 0);  // pull the pin LOW
 8000fa8:	2390      	movs	r3, #144	; 0x90
 8000faa:	05db      	lsls	r3, r3, #23
 8000fac:	2200      	movs	r2, #0
 8000fae:	2104      	movs	r1, #4
 8000fb0:	0018      	movs	r0, r3
 8000fb2:	f000 ff2a 	bl	8001e0a <HAL_GPIO_WritePin>
			delay (1);  // wait for 1 us
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f7ff ff84 	bl	8000ec4 <delay>

			Set_Pin_Input(TX_1W_GPIO_Port, TX_1W_Pin);  // set as input
 8000fbc:	2390      	movs	r3, #144	; 0x90
 8000fbe:	05db      	lsls	r3, r3, #23
 8000fc0:	2104      	movs	r1, #4
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	f7ff ff5b 	bl	8000e7e <Set_Pin_Input>
			delay (50);  // wait for 60 us
 8000fc8:	2032      	movs	r0, #50	; 0x32
 8000fca:	f7ff ff7b 	bl	8000ec4 <delay>
 8000fce:	e015      	b.n	8000ffc <DS18B20_Write+0x8e>

		else  // if the bit is low
		{
			// write 0

			Set_Pin_Output(TX_1W_GPIO_Port, TX_1W_Pin);
 8000fd0:	2390      	movs	r3, #144	; 0x90
 8000fd2:	05db      	lsls	r3, r3, #23
 8000fd4:	2104      	movs	r1, #4
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	f7ff ff2e 	bl	8000e38 <Set_Pin_Output>
			HAL_GPIO_WritePin (TX_1W_GPIO_Port, TX_1W_Pin, 0);  // pull the pin LOW
 8000fdc:	2390      	movs	r3, #144	; 0x90
 8000fde:	05db      	lsls	r3, r3, #23
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2104      	movs	r1, #4
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	f000 ff10 	bl	8001e0a <HAL_GPIO_WritePin>
			delay (50);  // wait for 60 us
 8000fea:	2032      	movs	r0, #50	; 0x32
 8000fec:	f7ff ff6a 	bl	8000ec4 <delay>

			Set_Pin_Input(TX_1W_GPIO_Port, TX_1W_Pin);
 8000ff0:	2390      	movs	r3, #144	; 0x90
 8000ff2:	05db      	lsls	r3, r3, #23
 8000ff4:	2104      	movs	r1, #4
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	f7ff ff41 	bl	8000e7e <Set_Pin_Input>
	for (int i=0; i<8; i++)
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	3301      	adds	r3, #1
 8001000:	60fb      	str	r3, [r7, #12]
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	2b07      	cmp	r3, #7
 8001006:	ddc1      	ble.n	8000f8c <DS18B20_Write+0x1e>
		}
	}
}
 8001008:	46c0      	nop			; (mov r8, r8)
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	46bd      	mov	sp, r7
 800100e:	b004      	add	sp, #16
 8001010:	bd80      	pop	{r7, pc}

08001012 <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	b082      	sub	sp, #8
 8001016:	af00      	add	r7, sp, #0
	uint8_t value=0;
 8001018:	1dfb      	adds	r3, r7, #7
 800101a:	2200      	movs	r2, #0
 800101c:	701a      	strb	r2, [r3, #0]

	Set_Pin_Input(TX_1W_GPIO_Port, TX_1W_Pin);
 800101e:	2390      	movs	r3, #144	; 0x90
 8001020:	05db      	lsls	r3, r3, #23
 8001022:	2104      	movs	r1, #4
 8001024:	0018      	movs	r0, r3
 8001026:	f7ff ff2a 	bl	8000e7e <Set_Pin_Input>

	for (int i=0;i<8;i++)
 800102a:	2300      	movs	r3, #0
 800102c:	603b      	str	r3, [r7, #0]
 800102e:	e02f      	b.n	8001090 <DS18B20_Read+0x7e>
	{
		Set_Pin_Output(TX_1W_GPIO_Port, TX_1W_Pin);   // set as output
 8001030:	2390      	movs	r3, #144	; 0x90
 8001032:	05db      	lsls	r3, r3, #23
 8001034:	2104      	movs	r1, #4
 8001036:	0018      	movs	r0, r3
 8001038:	f7ff fefe 	bl	8000e38 <Set_Pin_Output>

		HAL_GPIO_WritePin (TX_1W_GPIO_Port, TX_1W_Pin, 0);  // pull the data pin LOW
 800103c:	2390      	movs	r3, #144	; 0x90
 800103e:	05db      	lsls	r3, r3, #23
 8001040:	2200      	movs	r2, #0
 8001042:	2104      	movs	r1, #4
 8001044:	0018      	movs	r0, r3
 8001046:	f000 fee0 	bl	8001e0a <HAL_GPIO_WritePin>
		delay (1);  // wait for > 1us
 800104a:	2001      	movs	r0, #1
 800104c:	f7ff ff3a 	bl	8000ec4 <delay>

		Set_Pin_Input(TX_1W_GPIO_Port, TX_1W_Pin);  // set as input
 8001050:	2390      	movs	r3, #144	; 0x90
 8001052:	05db      	lsls	r3, r3, #23
 8001054:	2104      	movs	r1, #4
 8001056:	0018      	movs	r0, r3
 8001058:	f7ff ff11 	bl	8000e7e <Set_Pin_Input>
		if (HAL_GPIO_ReadPin (TX_1W_GPIO_Port, TX_1W_Pin))  // if the pin is HIGH
 800105c:	2390      	movs	r3, #144	; 0x90
 800105e:	05db      	lsls	r3, r3, #23
 8001060:	2104      	movs	r1, #4
 8001062:	0018      	movs	r0, r3
 8001064:	f000 feb4 	bl	8001dd0 <HAL_GPIO_ReadPin>
 8001068:	1e03      	subs	r3, r0, #0
 800106a:	d00b      	beq.n	8001084 <DS18B20_Read+0x72>
		{
			value |= 1<<i;  // read = 1
 800106c:	2201      	movs	r2, #1
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	409a      	lsls	r2, r3
 8001072:	0013      	movs	r3, r2
 8001074:	b25a      	sxtb	r2, r3
 8001076:	1dfb      	adds	r3, r7, #7
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b25b      	sxtb	r3, r3
 800107c:	4313      	orrs	r3, r2
 800107e:	b25a      	sxtb	r2, r3
 8001080:	1dfb      	adds	r3, r7, #7
 8001082:	701a      	strb	r2, [r3, #0]
		}
		delay (50);  // wait for 60 us
 8001084:	2032      	movs	r0, #50	; 0x32
 8001086:	f7ff ff1d 	bl	8000ec4 <delay>
	for (int i=0;i<8;i++)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	3301      	adds	r3, #1
 800108e:	603b      	str	r3, [r7, #0]
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	2b07      	cmp	r3, #7
 8001094:	ddcc      	ble.n	8001030 <DS18B20_Read+0x1e>
	}
	return value;
 8001096:	1dfb      	adds	r3, r7, #7
 8001098:	781b      	ldrb	r3, [r3, #0]
}
 800109a:	0018      	movs	r0, r3
 800109c:	46bd      	mov	sp, r7
 800109e:	b002      	add	sp, #8
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010a8:	f000 fbe0 	bl	800186c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ac:	f000 f972 	bl	8001394 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b0:	f7ff fe0e 	bl	8000cd0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80010b4:	f000 fb32 	bl	800171c <MX_USART1_UART_Init>
  MX_TIM16_Init();
 80010b8:	f000 faa2 	bl	8001600 <MX_TIM16_Init>
  MX_TIM17_Init();
 80010bc:	f000 fac8 	bl	8001650 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
	oldTime = HAL_GetTick();
 80010c0:	f000 fc2e 	bl	8001920 <HAL_GetTick>
 80010c4:	0002      	movs	r2, r0
 80010c6:	4ba1      	ldr	r3, [pc, #644]	; (800134c <main+0x2a8>)
 80010c8:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(CTR_GPIO_Port, CTR_Pin, GPIO_PIN_RESET);
 80010ca:	2390      	movs	r3, #144	; 0x90
 80010cc:	05db      	lsls	r3, r3, #23
 80010ce:	2200      	movs	r2, #0
 80010d0:	2140      	movs	r1, #64	; 0x40
 80010d2:	0018      	movs	r0, r3
 80010d4:	f000 fe99 	bl	8001e0a <HAL_GPIO_WritePin>
	HAL_TIM_Base_Start(&htim16);
 80010d8:	4b9d      	ldr	r3, [pc, #628]	; (8001350 <main+0x2ac>)
 80010da:	0018      	movs	r0, r3
 80010dc:	f001 fc4a 	bl	8002974 <HAL_TIM_Base_Start>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		//    
		if (time_DS18B20_Read >= TIME_OUT_DS18B20_Read) {
 80010e0:	4b9c      	ldr	r3, [pc, #624]	; (8001354 <main+0x2b0>)
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	23fa      	movs	r3, #250	; 0xfa
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d200      	bcs.n	80010ee <main+0x4a>
 80010ec:	e086      	b.n	80011fc <main+0x158>
			switch (event_DS18B20) {
 80010ee:	4b9a      	ldr	r3, [pc, #616]	; (8001358 <main+0x2b4>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	2b03      	cmp	r3, #3
 80010f4:	d03e      	beq.n	8001174 <main+0xd0>
 80010f6:	dd00      	ble.n	80010fa <main+0x56>
 80010f8:	e079      	b.n	80011ee <main+0x14a>
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d027      	beq.n	800114e <main+0xaa>
 80010fe:	dd00      	ble.n	8001102 <main+0x5e>
 8001100:	e075      	b.n	80011ee <main+0x14a>
 8001102:	2b00      	cmp	r3, #0
 8001104:	d002      	beq.n	800110c <main+0x68>
 8001106:	2b01      	cmp	r3, #1
 8001108:	d00d      	beq.n	8001126 <main+0x82>
					time_DS18B20_Read = 0; //   
					event_DS18B20 = 0;
				}
				break;
			default:
				break;
 800110a:	e070      	b.n	80011ee <main+0x14a>
				Presence = DS18B20_Start();
 800110c:	f7ff fef4 	bl	8000ef8 <DS18B20_Start>
 8001110:	0003      	movs	r3, r0
 8001112:	001a      	movs	r2, r3
 8001114:	4b91      	ldr	r3, [pc, #580]	; (800135c <main+0x2b8>)
 8001116:	701a      	strb	r2, [r3, #0]
				time_out_DS18B20 = 1; //   
 8001118:	4b91      	ldr	r3, [pc, #580]	; (8001360 <main+0x2bc>)
 800111a:	2201      	movs	r2, #1
 800111c:	601a      	str	r2, [r3, #0]
				event_DS18B20 = 1;
 800111e:	4b8e      	ldr	r3, [pc, #568]	; (8001358 <main+0x2b4>)
 8001120:	2201      	movs	r2, #1
 8001122:	701a      	strb	r2, [r3, #0]
				break;
 8001124:	e06a      	b.n	80011fc <main+0x158>
				if (time_DS18B20 >= time_out_DS18B20) {
 8001126:	4b8f      	ldr	r3, [pc, #572]	; (8001364 <main+0x2c0>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	4b8d      	ldr	r3, [pc, #564]	; (8001360 <main+0x2bc>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	429a      	cmp	r2, r3
 8001130:	d35f      	bcc.n	80011f2 <main+0x14e>
					DS18B20_Write(0xCC);  // skip ROM
 8001132:	20cc      	movs	r0, #204	; 0xcc
 8001134:	f7ff ff1b 	bl	8000f6e <DS18B20_Write>
					DS18B20_Write(0x44);  // convert t
 8001138:	2044      	movs	r0, #68	; 0x44
 800113a:	f7ff ff18 	bl	8000f6e <DS18B20_Write>
					time_out_DS18B20 = 800; //   
 800113e:	4b88      	ldr	r3, [pc, #544]	; (8001360 <main+0x2bc>)
 8001140:	22c8      	movs	r2, #200	; 0xc8
 8001142:	0092      	lsls	r2, r2, #2
 8001144:	601a      	str	r2, [r3, #0]
					event_DS18B20 = 2;
 8001146:	4b84      	ldr	r3, [pc, #528]	; (8001358 <main+0x2b4>)
 8001148:	2202      	movs	r2, #2
 800114a:	701a      	strb	r2, [r3, #0]
				break;
 800114c:	e051      	b.n	80011f2 <main+0x14e>
				if (time_DS18B20 >= time_out_DS18B20) {
 800114e:	4b85      	ldr	r3, [pc, #532]	; (8001364 <main+0x2c0>)
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	4b83      	ldr	r3, [pc, #524]	; (8001360 <main+0x2bc>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	429a      	cmp	r2, r3
 8001158:	d34d      	bcc.n	80011f6 <main+0x152>
					Presence = DS18B20_Start();
 800115a:	f7ff fecd 	bl	8000ef8 <DS18B20_Start>
 800115e:	0003      	movs	r3, r0
 8001160:	001a      	movs	r2, r3
 8001162:	4b7e      	ldr	r3, [pc, #504]	; (800135c <main+0x2b8>)
 8001164:	701a      	strb	r2, [r3, #0]
					time_out_DS18B20 = 1; //   
 8001166:	4b7e      	ldr	r3, [pc, #504]	; (8001360 <main+0x2bc>)
 8001168:	2201      	movs	r2, #1
 800116a:	601a      	str	r2, [r3, #0]
					event_DS18B20 = 3;
 800116c:	4b7a      	ldr	r3, [pc, #488]	; (8001358 <main+0x2b4>)
 800116e:	2203      	movs	r2, #3
 8001170:	701a      	strb	r2, [r3, #0]
				break;
 8001172:	e040      	b.n	80011f6 <main+0x152>
				if (time_DS18B20 >= time_out_DS18B20) {
 8001174:	4b7b      	ldr	r3, [pc, #492]	; (8001364 <main+0x2c0>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4b79      	ldr	r3, [pc, #484]	; (8001360 <main+0x2bc>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	429a      	cmp	r2, r3
 800117e:	d33c      	bcc.n	80011fa <main+0x156>
					DS18B20_Write(0xCC);  // skip ROM
 8001180:	20cc      	movs	r0, #204	; 0xcc
 8001182:	f7ff fef4 	bl	8000f6e <DS18B20_Write>
					DS18B20_Write(0xBE);  // Read Scratch-pad
 8001186:	20be      	movs	r0, #190	; 0xbe
 8001188:	f7ff fef1 	bl	8000f6e <DS18B20_Write>
					Temp_byte1 = DS18B20_Read();
 800118c:	f7ff ff41 	bl	8001012 <DS18B20_Read>
 8001190:	0003      	movs	r3, r0
 8001192:	001a      	movs	r2, r3
 8001194:	4b74      	ldr	r3, [pc, #464]	; (8001368 <main+0x2c4>)
 8001196:	701a      	strb	r2, [r3, #0]
					Temp_byte2 = DS18B20_Read();
 8001198:	f7ff ff3b 	bl	8001012 <DS18B20_Read>
 800119c:	0003      	movs	r3, r0
 800119e:	001a      	movs	r2, r3
 80011a0:	4b72      	ldr	r3, [pc, #456]	; (800136c <main+0x2c8>)
 80011a2:	701a      	strb	r2, [r3, #0]
					TEMP = (Temp_byte2 << 8) | Temp_byte1;
 80011a4:	4b71      	ldr	r3, [pc, #452]	; (800136c <main+0x2c8>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	4b6e      	ldr	r3, [pc, #440]	; (8001368 <main+0x2c4>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	b21b      	sxth	r3, r3
 80011b2:	4313      	orrs	r3, r2
 80011b4:	b21b      	sxth	r3, r3
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	4b6d      	ldr	r3, [pc, #436]	; (8001370 <main+0x2cc>)
 80011ba:	801a      	strh	r2, [r3, #0]
					Temperature = (float) TEMP / 16;
 80011bc:	4b6c      	ldr	r3, [pc, #432]	; (8001370 <main+0x2cc>)
 80011be:	881b      	ldrh	r3, [r3, #0]
 80011c0:	0018      	movs	r0, r3
 80011c2:	f7ff fd1f 	bl	8000c04 <__aeabi_ui2f>
 80011c6:	1c03      	adds	r3, r0, #0
 80011c8:	2183      	movs	r1, #131	; 0x83
 80011ca:	05c9      	lsls	r1, r1, #23
 80011cc:	1c18      	adds	r0, r3, #0
 80011ce:	f7ff fa01 	bl	80005d4 <__aeabi_fdiv>
 80011d2:	1c03      	adds	r3, r0, #0
 80011d4:	1c1a      	adds	r2, r3, #0
 80011d6:	4b67      	ldr	r3, [pc, #412]	; (8001374 <main+0x2d0>)
 80011d8:	601a      	str	r2, [r3, #0]
					time_out_DS18B20 = 0;	//   
 80011da:	4b61      	ldr	r3, [pc, #388]	; (8001360 <main+0x2bc>)
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
					time_DS18B20_Read = 0; //   
 80011e0:	4b5c      	ldr	r3, [pc, #368]	; (8001354 <main+0x2b0>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
					event_DS18B20 = 0;
 80011e6:	4b5c      	ldr	r3, [pc, #368]	; (8001358 <main+0x2b4>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	701a      	strb	r2, [r3, #0]
				break;
 80011ec:	e005      	b.n	80011fa <main+0x156>
				break;
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	e004      	b.n	80011fc <main+0x158>
				break;
 80011f2:	46c0      	nop			; (mov r8, r8)
 80011f4:	e002      	b.n	80011fc <main+0x158>
				break;
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	e000      	b.n	80011fc <main+0x158>
				break;
 80011fa:	46c0      	nop			; (mov r8, r8)

		//       


		//  
		if(Temperature >= setTEMP) // 25
 80011fc:	4b5d      	ldr	r3, [pc, #372]	; (8001374 <main+0x2d0>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4b5d      	ldr	r3, [pc, #372]	; (8001378 <main+0x2d4>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	1c19      	adds	r1, r3, #0
 8001206:	1c10      	adds	r0, r2, #0
 8001208:	f7ff f83a 	bl	8000280 <__aeabi_fcmpge>
 800120c:	1e03      	subs	r3, r0, #0
 800120e:	d100      	bne.n	8001212 <main+0x16e>
 8001210:	e071      	b.n	80012f6 <main+0x252>
		{
			if(Temperature >= (setTEMP + stepTemp)) //28
 8001212:	4b59      	ldr	r3, [pc, #356]	; (8001378 <main+0x2d4>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	4b59      	ldr	r3, [pc, #356]	; (800137c <main+0x2d8>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	1c19      	adds	r1, r3, #0
 800121c:	1c10      	adds	r0, r2, #0
 800121e:	f7ff f839 	bl	8000294 <__aeabi_fadd>
 8001222:	1c03      	adds	r3, r0, #0
 8001224:	1c1a      	adds	r2, r3, #0
 8001226:	4b53      	ldr	r3, [pc, #332]	; (8001374 <main+0x2d0>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	1c19      	adds	r1, r3, #0
 800122c:	1c10      	adds	r0, r2, #0
 800122e:	f7ff f813 	bl	8000258 <__aeabi_fcmple>
 8001232:	1e03      	subs	r3, r0, #0
 8001234:	d05a      	beq.n	80012ec <main+0x248>
			{
				if(Temperature >= (setTEMP + stepTemp * 2)) //31
 8001236:	4b51      	ldr	r3, [pc, #324]	; (800137c <main+0x2d8>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	1c19      	adds	r1, r3, #0
 800123c:	1c18      	adds	r0, r3, #0
 800123e:	f7ff f829 	bl	8000294 <__aeabi_fadd>
 8001242:	1c03      	adds	r3, r0, #0
 8001244:	1c1a      	adds	r2, r3, #0
 8001246:	4b4c      	ldr	r3, [pc, #304]	; (8001378 <main+0x2d4>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	1c19      	adds	r1, r3, #0
 800124c:	1c10      	adds	r0, r2, #0
 800124e:	f7ff f821 	bl	8000294 <__aeabi_fadd>
 8001252:	1c03      	adds	r3, r0, #0
 8001254:	1c1a      	adds	r2, r3, #0
 8001256:	4b47      	ldr	r3, [pc, #284]	; (8001374 <main+0x2d0>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	1c19      	adds	r1, r3, #0
 800125c:	1c10      	adds	r0, r2, #0
 800125e:	f7fe fffb 	bl	8000258 <__aeabi_fcmple>
 8001262:	1e03      	subs	r3, r0, #0
 8001264:	d03e      	beq.n	80012e4 <main+0x240>
				{

					if(Temperature >= (setTEMP + stepTemp * 3)) // 34
 8001266:	4b45      	ldr	r3, [pc, #276]	; (800137c <main+0x2d8>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4945      	ldr	r1, [pc, #276]	; (8001380 <main+0x2dc>)
 800126c:	1c18      	adds	r0, r3, #0
 800126e:	f7ff fb7b 	bl	8000968 <__aeabi_fmul>
 8001272:	1c03      	adds	r3, r0, #0
 8001274:	1c1a      	adds	r2, r3, #0
 8001276:	4b40      	ldr	r3, [pc, #256]	; (8001378 <main+0x2d4>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	1c19      	adds	r1, r3, #0
 800127c:	1c10      	adds	r0, r2, #0
 800127e:	f7ff f809 	bl	8000294 <__aeabi_fadd>
 8001282:	1c03      	adds	r3, r0, #0
 8001284:	1c1a      	adds	r2, r3, #0
 8001286:	4b3b      	ldr	r3, [pc, #236]	; (8001374 <main+0x2d0>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	1c19      	adds	r1, r3, #0
 800128c:	1c10      	adds	r0, r2, #0
 800128e:	f7fe ffe3 	bl	8000258 <__aeabi_fcmple>
 8001292:	1e03      	subs	r3, r0, #0
 8001294:	d021      	beq.n	80012da <main+0x236>
					{
						if(Temperature >= (setTEMP + stepTemp * 4)) //37
 8001296:	4b39      	ldr	r3, [pc, #228]	; (800137c <main+0x2d8>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2181      	movs	r1, #129	; 0x81
 800129c:	05c9      	lsls	r1, r1, #23
 800129e:	1c18      	adds	r0, r3, #0
 80012a0:	f7ff fb62 	bl	8000968 <__aeabi_fmul>
 80012a4:	1c03      	adds	r3, r0, #0
 80012a6:	1c1a      	adds	r2, r3, #0
 80012a8:	4b33      	ldr	r3, [pc, #204]	; (8001378 <main+0x2d4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	1c19      	adds	r1, r3, #0
 80012ae:	1c10      	adds	r0, r2, #0
 80012b0:	f7fe fff0 	bl	8000294 <__aeabi_fadd>
 80012b4:	1c03      	adds	r3, r0, #0
 80012b6:	1c1a      	adds	r2, r3, #0
 80012b8:	4b2e      	ldr	r3, [pc, #184]	; (8001374 <main+0x2d0>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	1c19      	adds	r1, r3, #0
 80012be:	1c10      	adds	r0, r2, #0
 80012c0:	f7fe ffca 	bl	8000258 <__aeabi_fcmple>
 80012c4:	1e03      	subs	r3, r0, #0
 80012c6:	d003      	beq.n	80012d0 <main+0x22c>
						{
							delay_dimm_us = FAN_100;
 80012c8:	4b2e      	ldr	r3, [pc, #184]	; (8001384 <main+0x2e0>)
 80012ca:	2205      	movs	r2, #5
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	e015      	b.n	80012fc <main+0x258>
						}
						else //  34  37
						{
							delay_dimm_us = FAN_80;
 80012d0:	4b2c      	ldr	r3, [pc, #176]	; (8001384 <main+0x2e0>)
 80012d2:	22fa      	movs	r2, #250	; 0xfa
 80012d4:	00d2      	lsls	r2, r2, #3
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	e010      	b.n	80012fc <main+0x258>
						}
					}
					else //  31  34
					{
						delay_dimm_us = FAN_60;
 80012da:	4b2a      	ldr	r3, [pc, #168]	; (8001384 <main+0x2e0>)
 80012dc:	22fa      	movs	r2, #250	; 0xfa
 80012de:	0112      	lsls	r2, r2, #4
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	e00b      	b.n	80012fc <main+0x258>
					}
				}
				else //  28  31
				{
					delay_dimm_us = FAN_40;
 80012e4:	4b27      	ldr	r3, [pc, #156]	; (8001384 <main+0x2e0>)
 80012e6:	4a28      	ldr	r2, [pc, #160]	; (8001388 <main+0x2e4>)
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	e007      	b.n	80012fc <main+0x258>
				}
			}
			else //  25  28
			{
				delay_dimm_us = FAN_20;
 80012ec:	4b25      	ldr	r3, [pc, #148]	; (8001384 <main+0x2e0>)
 80012ee:	22fa      	movs	r2, #250	; 0xfa
 80012f0:	0152      	lsls	r2, r2, #5
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	e002      	b.n	80012fc <main+0x258>
			}
		}
		else
		{
			delay_dimm_us = FAN_0;
 80012f6:	4b23      	ldr	r3, [pc, #140]	; (8001384 <main+0x2e0>)
 80012f8:	4a24      	ldr	r2, [pc, #144]	; (800138c <main+0x2e8>)
 80012fa:	601a      	str	r2, [r3, #0]
		}
		*/



		if ((HAL_GetTick() - oldTime) > 1) {
 80012fc:	f000 fb10 	bl	8001920 <HAL_GetTick>
 8001300:	0002      	movs	r2, r0
 8001302:	4b12      	ldr	r3, [pc, #72]	; (800134c <main+0x2a8>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b01      	cmp	r3, #1
 800130a:	d800      	bhi.n	800130e <main+0x26a>
 800130c:	e6e8      	b.n	80010e0 <main+0x3c>

			time = (HAL_GetTick() - oldTime);
 800130e:	f000 fb07 	bl	8001920 <HAL_GetTick>
 8001312:	0002      	movs	r2, r0
 8001314:	4b0d      	ldr	r3, [pc, #52]	; (800134c <main+0x2a8>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	1ad2      	subs	r2, r2, r3
 800131a:	4b1d      	ldr	r3, [pc, #116]	; (8001390 <main+0x2ec>)
 800131c:	601a      	str	r2, [r3, #0]

			time_DS18B20_Read += time;
 800131e:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <main+0x2b0>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	4b1b      	ldr	r3, [pc, #108]	; (8001390 <main+0x2ec>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	18d2      	adds	r2, r2, r3
 8001328:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <main+0x2b0>)
 800132a:	601a      	str	r2, [r3, #0]
			time_DS18B20 += time;
 800132c:	4b0d      	ldr	r3, [pc, #52]	; (8001364 <main+0x2c0>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	4b17      	ldr	r3, [pc, #92]	; (8001390 <main+0x2ec>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	18d2      	adds	r2, r2, r3
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <main+0x2c0>)
 8001338:	601a      	str	r2, [r3, #0]

			/*if (flag_Dimer_Start) {
				time_Dimmer += time;
			}*/
			time = 0;
 800133a:	4b15      	ldr	r3, [pc, #84]	; (8001390 <main+0x2ec>)
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
			oldTime = HAL_GetTick();
 8001340:	f000 faee 	bl	8001920 <HAL_GetTick>
 8001344:	0002      	movs	r2, r0
 8001346:	4b01      	ldr	r3, [pc, #4]	; (800134c <main+0x2a8>)
 8001348:	601a      	str	r2, [r3, #0]
		if (time_DS18B20_Read >= TIME_OUT_DS18B20_Read) {
 800134a:	e6c9      	b.n	80010e0 <main+0x3c>
 800134c:	20000048 	.word	0x20000048
 8001350:	2000005c 	.word	0x2000005c
 8001354:	20000054 	.word	0x20000054
 8001358:	20000058 	.word	0x20000058
 800135c:	20000040 	.word	0x20000040
 8001360:	20000008 	.word	0x20000008
 8001364:	20000050 	.word	0x20000050
 8001368:	20000041 	.word	0x20000041
 800136c:	20000042 	.word	0x20000042
 8001370:	20000044 	.word	0x20000044
 8001374:	2000003c 	.word	0x2000003c
 8001378:	20000000 	.word	0x20000000
 800137c:	20000004 	.word	0x20000004
 8001380:	40400000 	.word	0x40400000
 8001384:	2000000c 	.word	0x2000000c
 8001388:	00001770 	.word	0x00001770
 800138c:	00002710 	.word	0x00002710
 8001390:	2000004c 	.word	0x2000004c

08001394 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001394:	b590      	push	{r4, r7, lr}
 8001396:	b095      	sub	sp, #84	; 0x54
 8001398:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800139a:	2420      	movs	r4, #32
 800139c:	193b      	adds	r3, r7, r4
 800139e:	0018      	movs	r0, r3
 80013a0:	2330      	movs	r3, #48	; 0x30
 80013a2:	001a      	movs	r2, r3
 80013a4:	2100      	movs	r1, #0
 80013a6:	f002 f8ef 	bl	8003588 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013aa:	2310      	movs	r3, #16
 80013ac:	18fb      	adds	r3, r7, r3
 80013ae:	0018      	movs	r0, r3
 80013b0:	2310      	movs	r3, #16
 80013b2:	001a      	movs	r2, r3
 80013b4:	2100      	movs	r1, #0
 80013b6:	f002 f8e7 	bl	8003588 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013ba:	003b      	movs	r3, r7
 80013bc:	0018      	movs	r0, r3
 80013be:	2310      	movs	r3, #16
 80013c0:	001a      	movs	r2, r3
 80013c2:	2100      	movs	r1, #0
 80013c4:	f002 f8e0 	bl	8003588 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013c8:	0021      	movs	r1, r4
 80013ca:	187b      	adds	r3, r7, r1
 80013cc:	2202      	movs	r2, #2
 80013ce:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013d0:	187b      	adds	r3, r7, r1
 80013d2:	2201      	movs	r2, #1
 80013d4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013d6:	187b      	adds	r3, r7, r1
 80013d8:	2210      	movs	r2, #16
 80013da:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013dc:	187b      	adds	r3, r7, r1
 80013de:	2202      	movs	r2, #2
 80013e0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013e2:	187b      	adds	r3, r7, r1
 80013e4:	2200      	movs	r2, #0
 80013e6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80013e8:	187b      	adds	r3, r7, r1
 80013ea:	22a0      	movs	r2, #160	; 0xa0
 80013ec:	0392      	lsls	r2, r2, #14
 80013ee:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80013f0:	187b      	adds	r3, r7, r1
 80013f2:	2200      	movs	r2, #0
 80013f4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013f6:	187b      	adds	r3, r7, r1
 80013f8:	0018      	movs	r0, r3
 80013fa:	f000 fd3f 	bl	8001e7c <HAL_RCC_OscConfig>
 80013fe:	1e03      	subs	r3, r0, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001402:	f000 f8a1 	bl	8001548 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001406:	2110      	movs	r1, #16
 8001408:	187b      	adds	r3, r7, r1
 800140a:	2207      	movs	r2, #7
 800140c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800140e:	187b      	adds	r3, r7, r1
 8001410:	2202      	movs	r2, #2
 8001412:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001414:	187b      	adds	r3, r7, r1
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800141a:	187b      	adds	r3, r7, r1
 800141c:	2200      	movs	r2, #0
 800141e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001420:	187b      	adds	r3, r7, r1
 8001422:	2101      	movs	r1, #1
 8001424:	0018      	movs	r0, r3
 8001426:	f001 f843 	bl	80024b0 <HAL_RCC_ClockConfig>
 800142a:	1e03      	subs	r3, r0, #0
 800142c:	d001      	beq.n	8001432 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800142e:	f000 f88b 	bl	8001548 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001432:	003b      	movs	r3, r7
 8001434:	2201      	movs	r2, #1
 8001436:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001438:	003b      	movs	r3, r7
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800143e:	003b      	movs	r3, r7
 8001440:	0018      	movs	r0, r3
 8001442:	f001 f979 	bl	8002738 <HAL_RCCEx_PeriphCLKConfig>
 8001446:	1e03      	subs	r3, r0, #0
 8001448:	d001      	beq.n	800144e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800144a:	f000 f87d 	bl	8001548 <Error_Handler>
  }
}
 800144e:	46c0      	nop			; (mov r8, r8)
 8001450:	46bd      	mov	sp, r7
 8001452:	b015      	add	sp, #84	; 0x54
 8001454:	bd90      	pop	{r4, r7, pc}
	...

08001458 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	0002      	movs	r2, r0
 8001460:	1dbb      	adds	r3, r7, #6
 8001462:	801a      	strh	r2, [r3, #0]
	if (GPIO_Pin == ZC_INT_Pin) {
 8001464:	1dbb      	adds	r3, r7, #6
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	2b80      	cmp	r3, #128	; 0x80
 800146a:	d118      	bne.n	800149e <HAL_GPIO_EXTI_Callback+0x46>
		HAL_TIM_Base_Stop_IT(&htim17);
 800146c:	4b0e      	ldr	r3, [pc, #56]	; (80014a8 <HAL_GPIO_EXTI_Callback+0x50>)
 800146e:	0018      	movs	r0, r3
 8001470:	f001 fb04 	bl	8002a7c <HAL_TIM_Base_Stop_IT>
		__HAL_TIM_SET_AUTORELOAD(&htim17, delay_dimm_us);//    
 8001474:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <HAL_GPIO_EXTI_Callback+0x50>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a0c      	ldr	r2, [pc, #48]	; (80014ac <HAL_GPIO_EXTI_Callback+0x54>)
 800147a:	6812      	ldr	r2, [r2, #0]
 800147c:	62da      	str	r2, [r3, #44]	; 0x2c
 800147e:	4b0b      	ldr	r3, [pc, #44]	; (80014ac <HAL_GPIO_EXTI_Callback+0x54>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <HAL_GPIO_EXTI_Callback+0x50>)
 8001484:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COUNTER(&htim17, 0);
 8001486:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <HAL_GPIO_EXTI_Callback+0x50>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2200      	movs	r2, #0
 800148c:	625a      	str	r2, [r3, #36]	; 0x24
		//HAL_GPIO_WritePin(CTR_GPIO_Port, CTR_Pin, GPIO_PIN_RESET);
		flag_pulse_Start = 0;
 800148e:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <HAL_GPIO_EXTI_Callback+0x58>)
 8001490:	2200      	movs	r2, #0
 8001492:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim17); //     
 8001494:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <HAL_GPIO_EXTI_Callback+0x50>)
 8001496:	0018      	movs	r0, r3
 8001498:	f001 faaa 	bl	80029f0 <HAL_TIM_Base_Start_IT>
	} else {
		__NOP();
	}
}
 800149c:	e000      	b.n	80014a0 <HAL_GPIO_EXTI_Callback+0x48>
		__NOP();
 800149e:	46c0      	nop			; (mov r8, r8)
}
 80014a0:	46c0      	nop			; (mov r8, r8)
 80014a2:	46bd      	mov	sp, r7
 80014a4:	b002      	add	sp, #8
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	200000a4 	.word	0x200000a4
 80014ac:	2000000c 	.word	0x2000000c
 80014b0:	20000038 	.word	0x20000038

080014b4 <HAL_TIM_PeriodElapsedCallback>:

//HAL_TIM_OC_Start_IT(&htim17);
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	if(flag_pulse_Start) //      
 80014bc:	4b20      	ldr	r3, [pc, #128]	; (8001540 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d019      	beq.n	80014f8 <HAL_TIM_PeriodElapsedCallback+0x44>
	{
		flag_pulse_Start = 0;
 80014c4:	4b1e      	ldr	r3, [pc, #120]	; (8001540 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop_IT(&htim17);
 80014ca:	4b1e      	ldr	r3, [pc, #120]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80014cc:	0018      	movs	r0, r3
 80014ce:	f001 fad5 	bl	8002a7c <HAL_TIM_Base_Stop_IT>
		HAL_GPIO_WritePin(CTR_GPIO_Port, CTR_Pin, GPIO_PIN_RESET);
 80014d2:	2390      	movs	r3, #144	; 0x90
 80014d4:	05db      	lsls	r3, r3, #23
 80014d6:	2200      	movs	r2, #0
 80014d8:	2140      	movs	r1, #64	; 0x40
 80014da:	0018      	movs	r0, r3
 80014dc:	f000 fc95 	bl	8001e0a <HAL_GPIO_WritePin>
		__HAL_TIM_SET_AUTORELOAD(&htim17, 0);
 80014e0:	4b18      	ldr	r3, [pc, #96]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2200      	movs	r2, #0
 80014e6:	62da      	str	r2, [r3, #44]	; 0x2c
 80014e8:	4b16      	ldr	r3, [pc, #88]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COUNTER(&htim17, 0);
 80014ee:	4b15      	ldr	r3, [pc, #84]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2200      	movs	r2, #0
 80014f4:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(&htim17); //     
		HAL_GPIO_WritePin(CTR_GPIO_Port, CTR_Pin, GPIO_PIN_SET);
		flag_pulse_Start = 1;
	}

}
 80014f6:	e01e      	b.n	8001536 <HAL_TIM_PeriodElapsedCallback+0x82>
		HAL_TIM_Base_Stop_IT(&htim17);
 80014f8:	4b12      	ldr	r3, [pc, #72]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80014fa:	0018      	movs	r0, r3
 80014fc:	f001 fabe 	bl	8002a7c <HAL_TIM_Base_Stop_IT>
		__HAL_TIM_SET_AUTORELOAD(&htim17, DELAY_PULSE_US);//    
 8001500:	4b10      	ldr	r3, [pc, #64]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	22fa      	movs	r2, #250	; 0xfa
 8001506:	0092      	lsls	r2, r2, #2
 8001508:	62da      	str	r2, [r3, #44]	; 0x2c
 800150a:	4b0e      	ldr	r3, [pc, #56]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800150c:	22fa      	movs	r2, #250	; 0xfa
 800150e:	0092      	lsls	r2, r2, #2
 8001510:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COUNTER(&htim17, 0);
 8001512:	4b0c      	ldr	r3, [pc, #48]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2200      	movs	r2, #0
 8001518:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(&htim17); //     
 800151a:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800151c:	0018      	movs	r0, r3
 800151e:	f001 fa67 	bl	80029f0 <HAL_TIM_Base_Start_IT>
		HAL_GPIO_WritePin(CTR_GPIO_Port, CTR_Pin, GPIO_PIN_SET);
 8001522:	2390      	movs	r3, #144	; 0x90
 8001524:	05db      	lsls	r3, r3, #23
 8001526:	2201      	movs	r2, #1
 8001528:	2140      	movs	r1, #64	; 0x40
 800152a:	0018      	movs	r0, r3
 800152c:	f000 fc6d 	bl	8001e0a <HAL_GPIO_WritePin>
		flag_pulse_Start = 1;
 8001530:	4b03      	ldr	r3, [pc, #12]	; (8001540 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001532:	2201      	movs	r2, #1
 8001534:	701a      	strb	r2, [r3, #0]
}
 8001536:	46c0      	nop			; (mov r8, r8)
 8001538:	46bd      	mov	sp, r7
 800153a:	b002      	add	sp, #8
 800153c:	bd80      	pop	{r7, pc}
 800153e:	46c0      	nop			; (mov r8, r8)
 8001540:	20000038 	.word	0x20000038
 8001544:	200000a4 	.word	0x200000a4

08001548 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800154c:	b672      	cpsid	i
}
 800154e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001550:	e7fe      	b.n	8001550 <Error_Handler+0x8>
	...

08001554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155a:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <HAL_MspInit+0x44>)
 800155c:	699a      	ldr	r2, [r3, #24]
 800155e:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <HAL_MspInit+0x44>)
 8001560:	2101      	movs	r1, #1
 8001562:	430a      	orrs	r2, r1
 8001564:	619a      	str	r2, [r3, #24]
 8001566:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <HAL_MspInit+0x44>)
 8001568:	699b      	ldr	r3, [r3, #24]
 800156a:	2201      	movs	r2, #1
 800156c:	4013      	ands	r3, r2
 800156e:	607b      	str	r3, [r7, #4]
 8001570:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001572:	4b09      	ldr	r3, [pc, #36]	; (8001598 <HAL_MspInit+0x44>)
 8001574:	69da      	ldr	r2, [r3, #28]
 8001576:	4b08      	ldr	r3, [pc, #32]	; (8001598 <HAL_MspInit+0x44>)
 8001578:	2180      	movs	r1, #128	; 0x80
 800157a:	0549      	lsls	r1, r1, #21
 800157c:	430a      	orrs	r2, r1
 800157e:	61da      	str	r2, [r3, #28]
 8001580:	4b05      	ldr	r3, [pc, #20]	; (8001598 <HAL_MspInit+0x44>)
 8001582:	69da      	ldr	r2, [r3, #28]
 8001584:	2380      	movs	r3, #128	; 0x80
 8001586:	055b      	lsls	r3, r3, #21
 8001588:	4013      	ands	r3, r2
 800158a:	603b      	str	r3, [r7, #0]
 800158c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800158e:	46c0      	nop			; (mov r8, r8)
 8001590:	46bd      	mov	sp, r7
 8001592:	b002      	add	sp, #8
 8001594:	bd80      	pop	{r7, pc}
 8001596:	46c0      	nop			; (mov r8, r8)
 8001598:	40021000 	.word	0x40021000

0800159c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015a0:	e7fe      	b.n	80015a0 <NMI_Handler+0x4>

080015a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015a6:	e7fe      	b.n	80015a6 <HardFault_Handler+0x4>

080015a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80015ac:	46c0      	nop			; (mov r8, r8)
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015b6:	46c0      	nop			; (mov r8, r8)
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015c0:	f000 f99c 	bl	80018fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015c4:	46c0      	nop			; (mov r8, r8)
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ZC_INT_Pin);
 80015ce:	2080      	movs	r0, #128	; 0x80
 80015d0:	f000 fc38 	bl	8001e44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80015d4:	46c0      	nop			; (mov r8, r8)
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
	...

080015dc <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80015e0:	4b03      	ldr	r3, [pc, #12]	; (80015f0 <TIM17_IRQHandler+0x14>)
 80015e2:	0018      	movs	r0, r3
 80015e4:	f001 fa78 	bl	8002ad8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80015e8:	46c0      	nop			; (mov r8, r8)
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	46c0      	nop			; (mov r8, r8)
 80015f0:	200000a4 	.word	0x200000a4

080015f4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80015f8:	46c0      	nop			; (mov r8, r8)
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
	...

08001600 <MX_TIM16_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001604:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <MX_TIM16_Init+0x44>)
 8001606:	4a10      	ldr	r2, [pc, #64]	; (8001648 <MX_TIM16_Init+0x48>)
 8001608:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 48-1;
 800160a:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <MX_TIM16_Init+0x44>)
 800160c:	222f      	movs	r2, #47	; 0x2f
 800160e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001610:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <MX_TIM16_Init+0x44>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8001616:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <MX_TIM16_Init+0x44>)
 8001618:	4a0c      	ldr	r2, [pc, #48]	; (800164c <MX_TIM16_Init+0x4c>)
 800161a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800161c:	4b09      	ldr	r3, [pc, #36]	; (8001644 <MX_TIM16_Init+0x44>)
 800161e:	2200      	movs	r2, #0
 8001620:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001622:	4b08      	ldr	r3, [pc, #32]	; (8001644 <MX_TIM16_Init+0x44>)
 8001624:	2200      	movs	r2, #0
 8001626:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001628:	4b06      	ldr	r3, [pc, #24]	; (8001644 <MX_TIM16_Init+0x44>)
 800162a:	2200      	movs	r2, #0
 800162c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800162e:	4b05      	ldr	r3, [pc, #20]	; (8001644 <MX_TIM16_Init+0x44>)
 8001630:	0018      	movs	r0, r3
 8001632:	f001 f94f 	bl	80028d4 <HAL_TIM_Base_Init>
 8001636:	1e03      	subs	r3, r0, #0
 8001638:	d001      	beq.n	800163e <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 800163a:	f7ff ff85 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	2000005c 	.word	0x2000005c
 8001648:	40014400 	.word	0x40014400
 800164c:	0000ffff 	.word	0x0000ffff

08001650 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001654:	4b0f      	ldr	r3, [pc, #60]	; (8001694 <MX_TIM17_Init+0x44>)
 8001656:	4a10      	ldr	r2, [pc, #64]	; (8001698 <MX_TIM17_Init+0x48>)
 8001658:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 48-1;
 800165a:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <MX_TIM17_Init+0x44>)
 800165c:	222f      	movs	r2, #47	; 0x2f
 800165e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001660:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <MX_TIM17_Init+0x44>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8001666:	4b0b      	ldr	r3, [pc, #44]	; (8001694 <MX_TIM17_Init+0x44>)
 8001668:	4a0c      	ldr	r2, [pc, #48]	; (800169c <MX_TIM17_Init+0x4c>)
 800166a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800166c:	4b09      	ldr	r3, [pc, #36]	; (8001694 <MX_TIM17_Init+0x44>)
 800166e:	2200      	movs	r2, #0
 8001670:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001672:	4b08      	ldr	r3, [pc, #32]	; (8001694 <MX_TIM17_Init+0x44>)
 8001674:	2200      	movs	r2, #0
 8001676:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001678:	4b06      	ldr	r3, [pc, #24]	; (8001694 <MX_TIM17_Init+0x44>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800167e:	4b05      	ldr	r3, [pc, #20]	; (8001694 <MX_TIM17_Init+0x44>)
 8001680:	0018      	movs	r0, r3
 8001682:	f001 f927 	bl	80028d4 <HAL_TIM_Base_Init>
 8001686:	1e03      	subs	r3, r0, #0
 8001688:	d001      	beq.n	800168e <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 800168a:	f7ff ff5d 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	200000a4 	.word	0x200000a4
 8001698:	40014800 	.word	0x40014800
 800169c:	0000ffff 	.word	0x0000ffff

080016a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a18      	ldr	r2, [pc, #96]	; (8001710 <HAL_TIM_Base_MspInit+0x70>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d10e      	bne.n	80016d0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80016b2:	4b18      	ldr	r3, [pc, #96]	; (8001714 <HAL_TIM_Base_MspInit+0x74>)
 80016b4:	699a      	ldr	r2, [r3, #24]
 80016b6:	4b17      	ldr	r3, [pc, #92]	; (8001714 <HAL_TIM_Base_MspInit+0x74>)
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	0289      	lsls	r1, r1, #10
 80016bc:	430a      	orrs	r2, r1
 80016be:	619a      	str	r2, [r3, #24]
 80016c0:	4b14      	ldr	r3, [pc, #80]	; (8001714 <HAL_TIM_Base_MspInit+0x74>)
 80016c2:	699a      	ldr	r2, [r3, #24]
 80016c4:	2380      	movs	r3, #128	; 0x80
 80016c6:	029b      	lsls	r3, r3, #10
 80016c8:	4013      	ands	r3, r2
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80016ce:	e01a      	b.n	8001706 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM17)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a10      	ldr	r2, [pc, #64]	; (8001718 <HAL_TIM_Base_MspInit+0x78>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d115      	bne.n	8001706 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80016da:	4b0e      	ldr	r3, [pc, #56]	; (8001714 <HAL_TIM_Base_MspInit+0x74>)
 80016dc:	699a      	ldr	r2, [r3, #24]
 80016de:	4b0d      	ldr	r3, [pc, #52]	; (8001714 <HAL_TIM_Base_MspInit+0x74>)
 80016e0:	2180      	movs	r1, #128	; 0x80
 80016e2:	02c9      	lsls	r1, r1, #11
 80016e4:	430a      	orrs	r2, r1
 80016e6:	619a      	str	r2, [r3, #24]
 80016e8:	4b0a      	ldr	r3, [pc, #40]	; (8001714 <HAL_TIM_Base_MspInit+0x74>)
 80016ea:	699a      	ldr	r2, [r3, #24]
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	02db      	lsls	r3, r3, #11
 80016f0:	4013      	ands	r3, r2
 80016f2:	60bb      	str	r3, [r7, #8]
 80016f4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80016f6:	2200      	movs	r2, #0
 80016f8:	2100      	movs	r1, #0
 80016fa:	2016      	movs	r0, #22
 80016fc:	f000 f9c6 	bl	8001a8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001700:	2016      	movs	r0, #22
 8001702:	f000 f9d8 	bl	8001ab6 <HAL_NVIC_EnableIRQ>
}
 8001706:	46c0      	nop			; (mov r8, r8)
 8001708:	46bd      	mov	sp, r7
 800170a:	b004      	add	sp, #16
 800170c:	bd80      	pop	{r7, pc}
 800170e:	46c0      	nop			; (mov r8, r8)
 8001710:	40014400 	.word	0x40014400
 8001714:	40021000 	.word	0x40021000
 8001718:	40014800 	.word	0x40014800

0800171c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001720:	4b14      	ldr	r3, [pc, #80]	; (8001774 <MX_USART1_UART_Init+0x58>)
 8001722:	4a15      	ldr	r2, [pc, #84]	; (8001778 <MX_USART1_UART_Init+0x5c>)
 8001724:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001726:	4b13      	ldr	r3, [pc, #76]	; (8001774 <MX_USART1_UART_Init+0x58>)
 8001728:	22e1      	movs	r2, #225	; 0xe1
 800172a:	0252      	lsls	r2, r2, #9
 800172c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800172e:	4b11      	ldr	r3, [pc, #68]	; (8001774 <MX_USART1_UART_Init+0x58>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001734:	4b0f      	ldr	r3, [pc, #60]	; (8001774 <MX_USART1_UART_Init+0x58>)
 8001736:	2200      	movs	r2, #0
 8001738:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800173a:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <MX_USART1_UART_Init+0x58>)
 800173c:	2200      	movs	r2, #0
 800173e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001740:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <MX_USART1_UART_Init+0x58>)
 8001742:	220c      	movs	r2, #12
 8001744:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001746:	4b0b      	ldr	r3, [pc, #44]	; (8001774 <MX_USART1_UART_Init+0x58>)
 8001748:	2200      	movs	r2, #0
 800174a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800174c:	4b09      	ldr	r3, [pc, #36]	; (8001774 <MX_USART1_UART_Init+0x58>)
 800174e:	2200      	movs	r2, #0
 8001750:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001752:	4b08      	ldr	r3, [pc, #32]	; (8001774 <MX_USART1_UART_Init+0x58>)
 8001754:	2200      	movs	r2, #0
 8001756:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001758:	4b06      	ldr	r3, [pc, #24]	; (8001774 <MX_USART1_UART_Init+0x58>)
 800175a:	2200      	movs	r2, #0
 800175c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800175e:	4b05      	ldr	r3, [pc, #20]	; (8001774 <MX_USART1_UART_Init+0x58>)
 8001760:	0018      	movs	r0, r3
 8001762:	f001 fb6b 	bl	8002e3c <HAL_UART_Init>
 8001766:	1e03      	subs	r3, r0, #0
 8001768:	d001      	beq.n	800176e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800176a:	f7ff feed 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	200000ec 	.word	0x200000ec
 8001778:	40013800 	.word	0x40013800

0800177c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800177c:	b590      	push	{r4, r7, lr}
 800177e:	b08b      	sub	sp, #44	; 0x2c
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001784:	2414      	movs	r4, #20
 8001786:	193b      	adds	r3, r7, r4
 8001788:	0018      	movs	r0, r3
 800178a:	2314      	movs	r3, #20
 800178c:	001a      	movs	r2, r3
 800178e:	2100      	movs	r1, #0
 8001790:	f001 fefa 	bl	8003588 <memset>
  if(uartHandle->Instance==USART1)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a1d      	ldr	r2, [pc, #116]	; (8001810 <HAL_UART_MspInit+0x94>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d133      	bne.n	8001806 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800179e:	4b1d      	ldr	r3, [pc, #116]	; (8001814 <HAL_UART_MspInit+0x98>)
 80017a0:	699a      	ldr	r2, [r3, #24]
 80017a2:	4b1c      	ldr	r3, [pc, #112]	; (8001814 <HAL_UART_MspInit+0x98>)
 80017a4:	2180      	movs	r1, #128	; 0x80
 80017a6:	01c9      	lsls	r1, r1, #7
 80017a8:	430a      	orrs	r2, r1
 80017aa:	619a      	str	r2, [r3, #24]
 80017ac:	4b19      	ldr	r3, [pc, #100]	; (8001814 <HAL_UART_MspInit+0x98>)
 80017ae:	699a      	ldr	r2, [r3, #24]
 80017b0:	2380      	movs	r3, #128	; 0x80
 80017b2:	01db      	lsls	r3, r3, #7
 80017b4:	4013      	ands	r3, r2
 80017b6:	613b      	str	r3, [r7, #16]
 80017b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ba:	4b16      	ldr	r3, [pc, #88]	; (8001814 <HAL_UART_MspInit+0x98>)
 80017bc:	695a      	ldr	r2, [r3, #20]
 80017be:	4b15      	ldr	r3, [pc, #84]	; (8001814 <HAL_UART_MspInit+0x98>)
 80017c0:	2180      	movs	r1, #128	; 0x80
 80017c2:	0289      	lsls	r1, r1, #10
 80017c4:	430a      	orrs	r2, r1
 80017c6:	615a      	str	r2, [r3, #20]
 80017c8:	4b12      	ldr	r3, [pc, #72]	; (8001814 <HAL_UART_MspInit+0x98>)
 80017ca:	695a      	ldr	r2, [r3, #20]
 80017cc:	2380      	movs	r3, #128	; 0x80
 80017ce:	029b      	lsls	r3, r3, #10
 80017d0:	4013      	ands	r3, r2
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80017d6:	193b      	adds	r3, r7, r4
 80017d8:	22c0      	movs	r2, #192	; 0xc0
 80017da:	00d2      	lsls	r2, r2, #3
 80017dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017de:	0021      	movs	r1, r4
 80017e0:	187b      	adds	r3, r7, r1
 80017e2:	2202      	movs	r2, #2
 80017e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	187b      	adds	r3, r7, r1
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ec:	187b      	adds	r3, r7, r1
 80017ee:	2203      	movs	r2, #3
 80017f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80017f2:	187b      	adds	r3, r7, r1
 80017f4:	2201      	movs	r2, #1
 80017f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f8:	187a      	adds	r2, r7, r1
 80017fa:	2390      	movs	r3, #144	; 0x90
 80017fc:	05db      	lsls	r3, r3, #23
 80017fe:	0011      	movs	r1, r2
 8001800:	0018      	movs	r0, r3
 8001802:	f000 f975 	bl	8001af0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001806:	46c0      	nop			; (mov r8, r8)
 8001808:	46bd      	mov	sp, r7
 800180a:	b00b      	add	sp, #44	; 0x2c
 800180c:	bd90      	pop	{r4, r7, pc}
 800180e:	46c0      	nop			; (mov r8, r8)
 8001810:	40013800 	.word	0x40013800
 8001814:	40021000 	.word	0x40021000

08001818 <Reset_Handler>:
 8001818:	480d      	ldr	r0, [pc, #52]	; (8001850 <LoopForever+0x2>)
 800181a:	4685      	mov	sp, r0
 800181c:	f7ff feea 	bl	80015f4 <SystemInit>
 8001820:	480c      	ldr	r0, [pc, #48]	; (8001854 <LoopForever+0x6>)
 8001822:	490d      	ldr	r1, [pc, #52]	; (8001858 <LoopForever+0xa>)
 8001824:	4a0d      	ldr	r2, [pc, #52]	; (800185c <LoopForever+0xe>)
 8001826:	2300      	movs	r3, #0
 8001828:	e002      	b.n	8001830 <LoopCopyDataInit>

0800182a <CopyDataInit>:
 800182a:	58d4      	ldr	r4, [r2, r3]
 800182c:	50c4      	str	r4, [r0, r3]
 800182e:	3304      	adds	r3, #4

08001830 <LoopCopyDataInit>:
 8001830:	18c4      	adds	r4, r0, r3
 8001832:	428c      	cmp	r4, r1
 8001834:	d3f9      	bcc.n	800182a <CopyDataInit>
 8001836:	4a0a      	ldr	r2, [pc, #40]	; (8001860 <LoopForever+0x12>)
 8001838:	4c0a      	ldr	r4, [pc, #40]	; (8001864 <LoopForever+0x16>)
 800183a:	2300      	movs	r3, #0
 800183c:	e001      	b.n	8001842 <LoopFillZerobss>

0800183e <FillZerobss>:
 800183e:	6013      	str	r3, [r2, #0]
 8001840:	3204      	adds	r2, #4

08001842 <LoopFillZerobss>:
 8001842:	42a2      	cmp	r2, r4
 8001844:	d3fb      	bcc.n	800183e <FillZerobss>
 8001846:	f001 fea7 	bl	8003598 <__libc_init_array>
 800184a:	f7ff fc2b 	bl	80010a4 <main>

0800184e <LoopForever>:
 800184e:	e7fe      	b.n	800184e <LoopForever>
 8001850:	20001000 	.word	0x20001000
 8001854:	20000000 	.word	0x20000000
 8001858:	2000001c 	.word	0x2000001c
 800185c:	080036b8 	.word	0x080036b8
 8001860:	2000001c 	.word	0x2000001c
 8001864:	20000178 	.word	0x20000178

08001868 <ADC1_IRQHandler>:
 8001868:	e7fe      	b.n	8001868 <ADC1_IRQHandler>
	...

0800186c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001870:	4b07      	ldr	r3, [pc, #28]	; (8001890 <HAL_Init+0x24>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4b06      	ldr	r3, [pc, #24]	; (8001890 <HAL_Init+0x24>)
 8001876:	2110      	movs	r1, #16
 8001878:	430a      	orrs	r2, r1
 800187a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800187c:	2003      	movs	r0, #3
 800187e:	f000 f809 	bl	8001894 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001882:	f7ff fe67 	bl	8001554 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001886:	2300      	movs	r3, #0
}
 8001888:	0018      	movs	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	40022000 	.word	0x40022000

08001894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001894:	b590      	push	{r4, r7, lr}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800189c:	4b14      	ldr	r3, [pc, #80]	; (80018f0 <HAL_InitTick+0x5c>)
 800189e:	681c      	ldr	r4, [r3, #0]
 80018a0:	4b14      	ldr	r3, [pc, #80]	; (80018f4 <HAL_InitTick+0x60>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	0019      	movs	r1, r3
 80018a6:	23fa      	movs	r3, #250	; 0xfa
 80018a8:	0098      	lsls	r0, r3, #2
 80018aa:	f7fe fc2d 	bl	8000108 <__udivsi3>
 80018ae:	0003      	movs	r3, r0
 80018b0:	0019      	movs	r1, r3
 80018b2:	0020      	movs	r0, r4
 80018b4:	f7fe fc28 	bl	8000108 <__udivsi3>
 80018b8:	0003      	movs	r3, r0
 80018ba:	0018      	movs	r0, r3
 80018bc:	f000 f90b 	bl	8001ad6 <HAL_SYSTICK_Config>
 80018c0:	1e03      	subs	r3, r0, #0
 80018c2:	d001      	beq.n	80018c8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e00f      	b.n	80018e8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2b03      	cmp	r3, #3
 80018cc:	d80b      	bhi.n	80018e6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018ce:	6879      	ldr	r1, [r7, #4]
 80018d0:	2301      	movs	r3, #1
 80018d2:	425b      	negs	r3, r3
 80018d4:	2200      	movs	r2, #0
 80018d6:	0018      	movs	r0, r3
 80018d8:	f000 f8d8 	bl	8001a8c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018dc:	4b06      	ldr	r3, [pc, #24]	; (80018f8 <HAL_InitTick+0x64>)
 80018de:	687a      	ldr	r2, [r7, #4]
 80018e0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80018e2:	2300      	movs	r3, #0
 80018e4:	e000      	b.n	80018e8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
}
 80018e8:	0018      	movs	r0, r3
 80018ea:	46bd      	mov	sp, r7
 80018ec:	b003      	add	sp, #12
 80018ee:	bd90      	pop	{r4, r7, pc}
 80018f0:	20000010 	.word	0x20000010
 80018f4:	20000018 	.word	0x20000018
 80018f8:	20000014 	.word	0x20000014

080018fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001900:	4b05      	ldr	r3, [pc, #20]	; (8001918 <HAL_IncTick+0x1c>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	001a      	movs	r2, r3
 8001906:	4b05      	ldr	r3, [pc, #20]	; (800191c <HAL_IncTick+0x20>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	18d2      	adds	r2, r2, r3
 800190c:	4b03      	ldr	r3, [pc, #12]	; (800191c <HAL_IncTick+0x20>)
 800190e:	601a      	str	r2, [r3, #0]
}
 8001910:	46c0      	nop			; (mov r8, r8)
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	46c0      	nop			; (mov r8, r8)
 8001918:	20000018 	.word	0x20000018
 800191c:	20000174 	.word	0x20000174

08001920 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  return uwTick;
 8001924:	4b02      	ldr	r3, [pc, #8]	; (8001930 <HAL_GetTick+0x10>)
 8001926:	681b      	ldr	r3, [r3, #0]
}
 8001928:	0018      	movs	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	46c0      	nop			; (mov r8, r8)
 8001930:	20000174 	.word	0x20000174

08001934 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	0002      	movs	r2, r0
 800193c:	1dfb      	adds	r3, r7, #7
 800193e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001940:	1dfb      	adds	r3, r7, #7
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b7f      	cmp	r3, #127	; 0x7f
 8001946:	d809      	bhi.n	800195c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001948:	1dfb      	adds	r3, r7, #7
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	001a      	movs	r2, r3
 800194e:	231f      	movs	r3, #31
 8001950:	401a      	ands	r2, r3
 8001952:	4b04      	ldr	r3, [pc, #16]	; (8001964 <__NVIC_EnableIRQ+0x30>)
 8001954:	2101      	movs	r1, #1
 8001956:	4091      	lsls	r1, r2
 8001958:	000a      	movs	r2, r1
 800195a:	601a      	str	r2, [r3, #0]
  }
}
 800195c:	46c0      	nop			; (mov r8, r8)
 800195e:	46bd      	mov	sp, r7
 8001960:	b002      	add	sp, #8
 8001962:	bd80      	pop	{r7, pc}
 8001964:	e000e100 	.word	0xe000e100

08001968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001968:	b590      	push	{r4, r7, lr}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	0002      	movs	r2, r0
 8001970:	6039      	str	r1, [r7, #0]
 8001972:	1dfb      	adds	r3, r7, #7
 8001974:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001976:	1dfb      	adds	r3, r7, #7
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b7f      	cmp	r3, #127	; 0x7f
 800197c:	d828      	bhi.n	80019d0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800197e:	4a2f      	ldr	r2, [pc, #188]	; (8001a3c <__NVIC_SetPriority+0xd4>)
 8001980:	1dfb      	adds	r3, r7, #7
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	b25b      	sxtb	r3, r3
 8001986:	089b      	lsrs	r3, r3, #2
 8001988:	33c0      	adds	r3, #192	; 0xc0
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	589b      	ldr	r3, [r3, r2]
 800198e:	1dfa      	adds	r2, r7, #7
 8001990:	7812      	ldrb	r2, [r2, #0]
 8001992:	0011      	movs	r1, r2
 8001994:	2203      	movs	r2, #3
 8001996:	400a      	ands	r2, r1
 8001998:	00d2      	lsls	r2, r2, #3
 800199a:	21ff      	movs	r1, #255	; 0xff
 800199c:	4091      	lsls	r1, r2
 800199e:	000a      	movs	r2, r1
 80019a0:	43d2      	mvns	r2, r2
 80019a2:	401a      	ands	r2, r3
 80019a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	019b      	lsls	r3, r3, #6
 80019aa:	22ff      	movs	r2, #255	; 0xff
 80019ac:	401a      	ands	r2, r3
 80019ae:	1dfb      	adds	r3, r7, #7
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	0018      	movs	r0, r3
 80019b4:	2303      	movs	r3, #3
 80019b6:	4003      	ands	r3, r0
 80019b8:	00db      	lsls	r3, r3, #3
 80019ba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019bc:	481f      	ldr	r0, [pc, #124]	; (8001a3c <__NVIC_SetPriority+0xd4>)
 80019be:	1dfb      	adds	r3, r7, #7
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	b25b      	sxtb	r3, r3
 80019c4:	089b      	lsrs	r3, r3, #2
 80019c6:	430a      	orrs	r2, r1
 80019c8:	33c0      	adds	r3, #192	; 0xc0
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80019ce:	e031      	b.n	8001a34 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019d0:	4a1b      	ldr	r2, [pc, #108]	; (8001a40 <__NVIC_SetPriority+0xd8>)
 80019d2:	1dfb      	adds	r3, r7, #7
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	0019      	movs	r1, r3
 80019d8:	230f      	movs	r3, #15
 80019da:	400b      	ands	r3, r1
 80019dc:	3b08      	subs	r3, #8
 80019de:	089b      	lsrs	r3, r3, #2
 80019e0:	3306      	adds	r3, #6
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	18d3      	adds	r3, r2, r3
 80019e6:	3304      	adds	r3, #4
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	1dfa      	adds	r2, r7, #7
 80019ec:	7812      	ldrb	r2, [r2, #0]
 80019ee:	0011      	movs	r1, r2
 80019f0:	2203      	movs	r2, #3
 80019f2:	400a      	ands	r2, r1
 80019f4:	00d2      	lsls	r2, r2, #3
 80019f6:	21ff      	movs	r1, #255	; 0xff
 80019f8:	4091      	lsls	r1, r2
 80019fa:	000a      	movs	r2, r1
 80019fc:	43d2      	mvns	r2, r2
 80019fe:	401a      	ands	r2, r3
 8001a00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	019b      	lsls	r3, r3, #6
 8001a06:	22ff      	movs	r2, #255	; 0xff
 8001a08:	401a      	ands	r2, r3
 8001a0a:	1dfb      	adds	r3, r7, #7
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	0018      	movs	r0, r3
 8001a10:	2303      	movs	r3, #3
 8001a12:	4003      	ands	r3, r0
 8001a14:	00db      	lsls	r3, r3, #3
 8001a16:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a18:	4809      	ldr	r0, [pc, #36]	; (8001a40 <__NVIC_SetPriority+0xd8>)
 8001a1a:	1dfb      	adds	r3, r7, #7
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	001c      	movs	r4, r3
 8001a20:	230f      	movs	r3, #15
 8001a22:	4023      	ands	r3, r4
 8001a24:	3b08      	subs	r3, #8
 8001a26:	089b      	lsrs	r3, r3, #2
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	3306      	adds	r3, #6
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	18c3      	adds	r3, r0, r3
 8001a30:	3304      	adds	r3, #4
 8001a32:	601a      	str	r2, [r3, #0]
}
 8001a34:	46c0      	nop			; (mov r8, r8)
 8001a36:	46bd      	mov	sp, r7
 8001a38:	b003      	add	sp, #12
 8001a3a:	bd90      	pop	{r4, r7, pc}
 8001a3c:	e000e100 	.word	0xe000e100
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	1e5a      	subs	r2, r3, #1
 8001a50:	2380      	movs	r3, #128	; 0x80
 8001a52:	045b      	lsls	r3, r3, #17
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d301      	bcc.n	8001a5c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e010      	b.n	8001a7e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5c:	4b0a      	ldr	r3, [pc, #40]	; (8001a88 <SysTick_Config+0x44>)
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	3a01      	subs	r2, #1
 8001a62:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a64:	2301      	movs	r3, #1
 8001a66:	425b      	negs	r3, r3
 8001a68:	2103      	movs	r1, #3
 8001a6a:	0018      	movs	r0, r3
 8001a6c:	f7ff ff7c 	bl	8001968 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a70:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <SysTick_Config+0x44>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a76:	4b04      	ldr	r3, [pc, #16]	; (8001a88 <SysTick_Config+0x44>)
 8001a78:	2207      	movs	r2, #7
 8001a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	0018      	movs	r0, r3
 8001a80:	46bd      	mov	sp, r7
 8001a82:	b002      	add	sp, #8
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	46c0      	nop			; (mov r8, r8)
 8001a88:	e000e010 	.word	0xe000e010

08001a8c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	60b9      	str	r1, [r7, #8]
 8001a94:	607a      	str	r2, [r7, #4]
 8001a96:	210f      	movs	r1, #15
 8001a98:	187b      	adds	r3, r7, r1
 8001a9a:	1c02      	adds	r2, r0, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001a9e:	68ba      	ldr	r2, [r7, #8]
 8001aa0:	187b      	adds	r3, r7, r1
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	b25b      	sxtb	r3, r3
 8001aa6:	0011      	movs	r1, r2
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	f7ff ff5d 	bl	8001968 <__NVIC_SetPriority>
}
 8001aae:	46c0      	nop			; (mov r8, r8)
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	b004      	add	sp, #16
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b082      	sub	sp, #8
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	0002      	movs	r2, r0
 8001abe:	1dfb      	adds	r3, r7, #7
 8001ac0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ac2:	1dfb      	adds	r3, r7, #7
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	b25b      	sxtb	r3, r3
 8001ac8:	0018      	movs	r0, r3
 8001aca:	f7ff ff33 	bl	8001934 <__NVIC_EnableIRQ>
}
 8001ace:	46c0      	nop			; (mov r8, r8)
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	b002      	add	sp, #8
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	0018      	movs	r0, r3
 8001ae2:	f7ff ffaf 	bl	8001a44 <SysTick_Config>
 8001ae6:	0003      	movs	r3, r0
}
 8001ae8:	0018      	movs	r0, r3
 8001aea:	46bd      	mov	sp, r7
 8001aec:	b002      	add	sp, #8
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001afe:	e14f      	b.n	8001da0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2101      	movs	r1, #1
 8001b06:	697a      	ldr	r2, [r7, #20]
 8001b08:	4091      	lsls	r1, r2
 8001b0a:	000a      	movs	r2, r1
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d100      	bne.n	8001b18 <HAL_GPIO_Init+0x28>
 8001b16:	e140      	b.n	8001d9a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	2203      	movs	r2, #3
 8001b1e:	4013      	ands	r3, r2
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d005      	beq.n	8001b30 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	2203      	movs	r2, #3
 8001b2a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d130      	bne.n	8001b92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	409a      	lsls	r2, r3
 8001b3e:	0013      	movs	r3, r2
 8001b40:	43da      	mvns	r2, r3
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	4013      	ands	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	68da      	ldr	r2, [r3, #12]
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	409a      	lsls	r2, r3
 8001b52:	0013      	movs	r3, r2
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b66:	2201      	movs	r2, #1
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	409a      	lsls	r2, r3
 8001b6c:	0013      	movs	r3, r2
 8001b6e:	43da      	mvns	r2, r3
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	4013      	ands	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	091b      	lsrs	r3, r3, #4
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	401a      	ands	r2, r3
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	409a      	lsls	r2, r3
 8001b84:	0013      	movs	r3, r2
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2203      	movs	r2, #3
 8001b98:	4013      	ands	r3, r2
 8001b9a:	2b03      	cmp	r3, #3
 8001b9c:	d017      	beq.n	8001bce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	2203      	movs	r2, #3
 8001baa:	409a      	lsls	r2, r3
 8001bac:	0013      	movs	r3, r2
 8001bae:	43da      	mvns	r2, r3
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	689a      	ldr	r2, [r3, #8]
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	409a      	lsls	r2, r3
 8001bc0:	0013      	movs	r3, r2
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2203      	movs	r2, #3
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d123      	bne.n	8001c22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	08da      	lsrs	r2, r3, #3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3208      	adds	r2, #8
 8001be2:	0092      	lsls	r2, r2, #2
 8001be4:	58d3      	ldr	r3, [r2, r3]
 8001be6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	2207      	movs	r2, #7
 8001bec:	4013      	ands	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	220f      	movs	r2, #15
 8001bf2:	409a      	lsls	r2, r3
 8001bf4:	0013      	movs	r3, r2
 8001bf6:	43da      	mvns	r2, r3
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	691a      	ldr	r2, [r3, #16]
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	2107      	movs	r1, #7
 8001c06:	400b      	ands	r3, r1
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	409a      	lsls	r2, r3
 8001c0c:	0013      	movs	r3, r2
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	08da      	lsrs	r2, r3, #3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3208      	adds	r2, #8
 8001c1c:	0092      	lsls	r2, r2, #2
 8001c1e:	6939      	ldr	r1, [r7, #16]
 8001c20:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	409a      	lsls	r2, r3
 8001c30:	0013      	movs	r3, r2
 8001c32:	43da      	mvns	r2, r3
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	4013      	ands	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	2203      	movs	r2, #3
 8001c40:	401a      	ands	r2, r3
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	409a      	lsls	r2, r3
 8001c48:	0013      	movs	r3, r2
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685a      	ldr	r2, [r3, #4]
 8001c5a:	23c0      	movs	r3, #192	; 0xc0
 8001c5c:	029b      	lsls	r3, r3, #10
 8001c5e:	4013      	ands	r3, r2
 8001c60:	d100      	bne.n	8001c64 <HAL_GPIO_Init+0x174>
 8001c62:	e09a      	b.n	8001d9a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c64:	4b54      	ldr	r3, [pc, #336]	; (8001db8 <HAL_GPIO_Init+0x2c8>)
 8001c66:	699a      	ldr	r2, [r3, #24]
 8001c68:	4b53      	ldr	r3, [pc, #332]	; (8001db8 <HAL_GPIO_Init+0x2c8>)
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	619a      	str	r2, [r3, #24]
 8001c70:	4b51      	ldr	r3, [pc, #324]	; (8001db8 <HAL_GPIO_Init+0x2c8>)
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	2201      	movs	r2, #1
 8001c76:	4013      	ands	r3, r2
 8001c78:	60bb      	str	r3, [r7, #8]
 8001c7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c7c:	4a4f      	ldr	r2, [pc, #316]	; (8001dbc <HAL_GPIO_Init+0x2cc>)
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	089b      	lsrs	r3, r3, #2
 8001c82:	3302      	adds	r3, #2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	589b      	ldr	r3, [r3, r2]
 8001c88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	2203      	movs	r2, #3
 8001c8e:	4013      	ands	r3, r2
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	220f      	movs	r2, #15
 8001c94:	409a      	lsls	r2, r3
 8001c96:	0013      	movs	r3, r2
 8001c98:	43da      	mvns	r2, r3
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	2390      	movs	r3, #144	; 0x90
 8001ca4:	05db      	lsls	r3, r3, #23
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d013      	beq.n	8001cd2 <HAL_GPIO_Init+0x1e2>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a44      	ldr	r2, [pc, #272]	; (8001dc0 <HAL_GPIO_Init+0x2d0>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d00d      	beq.n	8001cce <HAL_GPIO_Init+0x1de>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a43      	ldr	r2, [pc, #268]	; (8001dc4 <HAL_GPIO_Init+0x2d4>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d007      	beq.n	8001cca <HAL_GPIO_Init+0x1da>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a42      	ldr	r2, [pc, #264]	; (8001dc8 <HAL_GPIO_Init+0x2d8>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d101      	bne.n	8001cc6 <HAL_GPIO_Init+0x1d6>
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e006      	b.n	8001cd4 <HAL_GPIO_Init+0x1e4>
 8001cc6:	2305      	movs	r3, #5
 8001cc8:	e004      	b.n	8001cd4 <HAL_GPIO_Init+0x1e4>
 8001cca:	2302      	movs	r3, #2
 8001ccc:	e002      	b.n	8001cd4 <HAL_GPIO_Init+0x1e4>
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e000      	b.n	8001cd4 <HAL_GPIO_Init+0x1e4>
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	2103      	movs	r1, #3
 8001cd8:	400a      	ands	r2, r1
 8001cda:	0092      	lsls	r2, r2, #2
 8001cdc:	4093      	lsls	r3, r2
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ce4:	4935      	ldr	r1, [pc, #212]	; (8001dbc <HAL_GPIO_Init+0x2cc>)
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	089b      	lsrs	r3, r3, #2
 8001cea:	3302      	adds	r3, #2
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cf2:	4b36      	ldr	r3, [pc, #216]	; (8001dcc <HAL_GPIO_Init+0x2dc>)
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	43da      	mvns	r2, r3
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685a      	ldr	r2, [r3, #4]
 8001d06:	2380      	movs	r3, #128	; 0x80
 8001d08:	035b      	lsls	r3, r3, #13
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	d003      	beq.n	8001d16 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d16:	4b2d      	ldr	r3, [pc, #180]	; (8001dcc <HAL_GPIO_Init+0x2dc>)
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001d1c:	4b2b      	ldr	r3, [pc, #172]	; (8001dcc <HAL_GPIO_Init+0x2dc>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	43da      	mvns	r2, r3
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685a      	ldr	r2, [r3, #4]
 8001d30:	2380      	movs	r3, #128	; 0x80
 8001d32:	039b      	lsls	r3, r3, #14
 8001d34:	4013      	ands	r3, r2
 8001d36:	d003      	beq.n	8001d40 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d40:	4b22      	ldr	r3, [pc, #136]	; (8001dcc <HAL_GPIO_Init+0x2dc>)
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001d46:	4b21      	ldr	r3, [pc, #132]	; (8001dcc <HAL_GPIO_Init+0x2dc>)
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	43da      	mvns	r2, r3
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	4013      	ands	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685a      	ldr	r2, [r3, #4]
 8001d5a:	2380      	movs	r3, #128	; 0x80
 8001d5c:	029b      	lsls	r3, r3, #10
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d003      	beq.n	8001d6a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d6a:	4b18      	ldr	r3, [pc, #96]	; (8001dcc <HAL_GPIO_Init+0x2dc>)
 8001d6c:	693a      	ldr	r2, [r7, #16]
 8001d6e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001d70:	4b16      	ldr	r3, [pc, #88]	; (8001dcc <HAL_GPIO_Init+0x2dc>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	43da      	mvns	r2, r3
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	2380      	movs	r3, #128	; 0x80
 8001d86:	025b      	lsls	r3, r3, #9
 8001d88:	4013      	ands	r3, r2
 8001d8a:	d003      	beq.n	8001d94 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d94:	4b0d      	ldr	r3, [pc, #52]	; (8001dcc <HAL_GPIO_Init+0x2dc>)
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	40da      	lsrs	r2, r3
 8001da8:	1e13      	subs	r3, r2, #0
 8001daa:	d000      	beq.n	8001dae <HAL_GPIO_Init+0x2be>
 8001dac:	e6a8      	b.n	8001b00 <HAL_GPIO_Init+0x10>
  } 
}
 8001dae:	46c0      	nop			; (mov r8, r8)
 8001db0:	46c0      	nop			; (mov r8, r8)
 8001db2:	46bd      	mov	sp, r7
 8001db4:	b006      	add	sp, #24
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	40010000 	.word	0x40010000
 8001dc0:	48000400 	.word	0x48000400
 8001dc4:	48000800 	.word	0x48000800
 8001dc8:	48000c00 	.word	0x48000c00
 8001dcc:	40010400 	.word	0x40010400

08001dd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	000a      	movs	r2, r1
 8001dda:	1cbb      	adds	r3, r7, #2
 8001ddc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	1cba      	adds	r2, r7, #2
 8001de4:	8812      	ldrh	r2, [r2, #0]
 8001de6:	4013      	ands	r3, r2
 8001de8:	d004      	beq.n	8001df4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001dea:	230f      	movs	r3, #15
 8001dec:	18fb      	adds	r3, r7, r3
 8001dee:	2201      	movs	r2, #1
 8001df0:	701a      	strb	r2, [r3, #0]
 8001df2:	e003      	b.n	8001dfc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001df4:	230f      	movs	r3, #15
 8001df6:	18fb      	adds	r3, r7, r3
 8001df8:	2200      	movs	r2, #0
 8001dfa:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001dfc:	230f      	movs	r3, #15
 8001dfe:	18fb      	adds	r3, r7, r3
 8001e00:	781b      	ldrb	r3, [r3, #0]
  }
 8001e02:	0018      	movs	r0, r3
 8001e04:	46bd      	mov	sp, r7
 8001e06:	b004      	add	sp, #16
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b082      	sub	sp, #8
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
 8001e12:	0008      	movs	r0, r1
 8001e14:	0011      	movs	r1, r2
 8001e16:	1cbb      	adds	r3, r7, #2
 8001e18:	1c02      	adds	r2, r0, #0
 8001e1a:	801a      	strh	r2, [r3, #0]
 8001e1c:	1c7b      	adds	r3, r7, #1
 8001e1e:	1c0a      	adds	r2, r1, #0
 8001e20:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e22:	1c7b      	adds	r3, r7, #1
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d004      	beq.n	8001e34 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e2a:	1cbb      	adds	r3, r7, #2
 8001e2c:	881a      	ldrh	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e32:	e003      	b.n	8001e3c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e34:	1cbb      	adds	r3, r7, #2
 8001e36:	881a      	ldrh	r2, [r3, #0]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e3c:	46c0      	nop			; (mov r8, r8)
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	b002      	add	sp, #8
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	0002      	movs	r2, r0
 8001e4c:	1dbb      	adds	r3, r7, #6
 8001e4e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001e50:	4b09      	ldr	r3, [pc, #36]	; (8001e78 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001e52:	695b      	ldr	r3, [r3, #20]
 8001e54:	1dba      	adds	r2, r7, #6
 8001e56:	8812      	ldrh	r2, [r2, #0]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	d008      	beq.n	8001e6e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e5c:	4b06      	ldr	r3, [pc, #24]	; (8001e78 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001e5e:	1dba      	adds	r2, r7, #6
 8001e60:	8812      	ldrh	r2, [r2, #0]
 8001e62:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e64:	1dbb      	adds	r3, r7, #6
 8001e66:	881b      	ldrh	r3, [r3, #0]
 8001e68:	0018      	movs	r0, r3
 8001e6a:	f7ff faf5 	bl	8001458 <HAL_GPIO_EXTI_Callback>
  }
}
 8001e6e:	46c0      	nop			; (mov r8, r8)
 8001e70:	46bd      	mov	sp, r7
 8001e72:	b002      	add	sp, #8
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	46c0      	nop			; (mov r8, r8)
 8001e78:	40010400 	.word	0x40010400

08001e7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b088      	sub	sp, #32
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e301      	b.n	8002492 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2201      	movs	r2, #1
 8001e94:	4013      	ands	r3, r2
 8001e96:	d100      	bne.n	8001e9a <HAL_RCC_OscConfig+0x1e>
 8001e98:	e08d      	b.n	8001fb6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001e9a:	4bc3      	ldr	r3, [pc, #780]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	220c      	movs	r2, #12
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	2b04      	cmp	r3, #4
 8001ea4:	d00e      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ea6:	4bc0      	ldr	r3, [pc, #768]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	220c      	movs	r2, #12
 8001eac:	4013      	ands	r3, r2
 8001eae:	2b08      	cmp	r3, #8
 8001eb0:	d116      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x64>
 8001eb2:	4bbd      	ldr	r3, [pc, #756]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001eb4:	685a      	ldr	r2, [r3, #4]
 8001eb6:	2380      	movs	r3, #128	; 0x80
 8001eb8:	025b      	lsls	r3, r3, #9
 8001eba:	401a      	ands	r2, r3
 8001ebc:	2380      	movs	r3, #128	; 0x80
 8001ebe:	025b      	lsls	r3, r3, #9
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d10d      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ec4:	4bb8      	ldr	r3, [pc, #736]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	2380      	movs	r3, #128	; 0x80
 8001eca:	029b      	lsls	r3, r3, #10
 8001ecc:	4013      	ands	r3, r2
 8001ece:	d100      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x56>
 8001ed0:	e070      	b.n	8001fb4 <HAL_RCC_OscConfig+0x138>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d000      	beq.n	8001edc <HAL_RCC_OscConfig+0x60>
 8001eda:	e06b      	b.n	8001fb4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e2d8      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d107      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x7c>
 8001ee8:	4baf      	ldr	r3, [pc, #700]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	4bae      	ldr	r3, [pc, #696]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001eee:	2180      	movs	r1, #128	; 0x80
 8001ef0:	0249      	lsls	r1, r1, #9
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	601a      	str	r2, [r3, #0]
 8001ef6:	e02f      	b.n	8001f58 <HAL_RCC_OscConfig+0xdc>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d10c      	bne.n	8001f1a <HAL_RCC_OscConfig+0x9e>
 8001f00:	4ba9      	ldr	r3, [pc, #676]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	4ba8      	ldr	r3, [pc, #672]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f06:	49a9      	ldr	r1, [pc, #676]	; (80021ac <HAL_RCC_OscConfig+0x330>)
 8001f08:	400a      	ands	r2, r1
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	4ba6      	ldr	r3, [pc, #664]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	4ba5      	ldr	r3, [pc, #660]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f12:	49a7      	ldr	r1, [pc, #668]	; (80021b0 <HAL_RCC_OscConfig+0x334>)
 8001f14:	400a      	ands	r2, r1
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	e01e      	b.n	8001f58 <HAL_RCC_OscConfig+0xdc>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	2b05      	cmp	r3, #5
 8001f20:	d10e      	bne.n	8001f40 <HAL_RCC_OscConfig+0xc4>
 8001f22:	4ba1      	ldr	r3, [pc, #644]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	4ba0      	ldr	r3, [pc, #640]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f28:	2180      	movs	r1, #128	; 0x80
 8001f2a:	02c9      	lsls	r1, r1, #11
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	4b9d      	ldr	r3, [pc, #628]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	4b9c      	ldr	r3, [pc, #624]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f36:	2180      	movs	r1, #128	; 0x80
 8001f38:	0249      	lsls	r1, r1, #9
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	e00b      	b.n	8001f58 <HAL_RCC_OscConfig+0xdc>
 8001f40:	4b99      	ldr	r3, [pc, #612]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	4b98      	ldr	r3, [pc, #608]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f46:	4999      	ldr	r1, [pc, #612]	; (80021ac <HAL_RCC_OscConfig+0x330>)
 8001f48:	400a      	ands	r2, r1
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	4b96      	ldr	r3, [pc, #600]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4b95      	ldr	r3, [pc, #596]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f52:	4997      	ldr	r1, [pc, #604]	; (80021b0 <HAL_RCC_OscConfig+0x334>)
 8001f54:	400a      	ands	r2, r1
 8001f56:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d014      	beq.n	8001f8a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f60:	f7ff fcde 	bl	8001920 <HAL_GetTick>
 8001f64:	0003      	movs	r3, r0
 8001f66:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f68:	e008      	b.n	8001f7c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f6a:	f7ff fcd9 	bl	8001920 <HAL_GetTick>
 8001f6e:	0002      	movs	r2, r0
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	2b64      	cmp	r3, #100	; 0x64
 8001f76:	d901      	bls.n	8001f7c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e28a      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7c:	4b8a      	ldr	r3, [pc, #552]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	2380      	movs	r3, #128	; 0x80
 8001f82:	029b      	lsls	r3, r3, #10
 8001f84:	4013      	ands	r3, r2
 8001f86:	d0f0      	beq.n	8001f6a <HAL_RCC_OscConfig+0xee>
 8001f88:	e015      	b.n	8001fb6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8a:	f7ff fcc9 	bl	8001920 <HAL_GetTick>
 8001f8e:	0003      	movs	r3, r0
 8001f90:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f94:	f7ff fcc4 	bl	8001920 <HAL_GetTick>
 8001f98:	0002      	movs	r2, r0
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b64      	cmp	r3, #100	; 0x64
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e275      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fa6:	4b80      	ldr	r3, [pc, #512]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	2380      	movs	r3, #128	; 0x80
 8001fac:	029b      	lsls	r3, r3, #10
 8001fae:	4013      	ands	r3, r2
 8001fb0:	d1f0      	bne.n	8001f94 <HAL_RCC_OscConfig+0x118>
 8001fb2:	e000      	b.n	8001fb6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2202      	movs	r2, #2
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	d100      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x146>
 8001fc0:	e069      	b.n	8002096 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001fc2:	4b79      	ldr	r3, [pc, #484]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	220c      	movs	r2, #12
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d00b      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001fcc:	4b76      	ldr	r3, [pc, #472]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	220c      	movs	r2, #12
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	2b08      	cmp	r3, #8
 8001fd6:	d11c      	bne.n	8002012 <HAL_RCC_OscConfig+0x196>
 8001fd8:	4b73      	ldr	r3, [pc, #460]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001fda:	685a      	ldr	r2, [r3, #4]
 8001fdc:	2380      	movs	r3, #128	; 0x80
 8001fde:	025b      	lsls	r3, r3, #9
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	d116      	bne.n	8002012 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fe4:	4b70      	ldr	r3, [pc, #448]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2202      	movs	r2, #2
 8001fea:	4013      	ands	r3, r2
 8001fec:	d005      	beq.n	8001ffa <HAL_RCC_OscConfig+0x17e>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d001      	beq.n	8001ffa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e24b      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ffa:	4b6b      	ldr	r3, [pc, #428]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	22f8      	movs	r2, #248	; 0xf8
 8002000:	4393      	bics	r3, r2
 8002002:	0019      	movs	r1, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	691b      	ldr	r3, [r3, #16]
 8002008:	00da      	lsls	r2, r3, #3
 800200a:	4b67      	ldr	r3, [pc, #412]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800200c:	430a      	orrs	r2, r1
 800200e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002010:	e041      	b.n	8002096 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d024      	beq.n	8002064 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800201a:	4b63      	ldr	r3, [pc, #396]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	4b62      	ldr	r3, [pc, #392]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002020:	2101      	movs	r1, #1
 8002022:	430a      	orrs	r2, r1
 8002024:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002026:	f7ff fc7b 	bl	8001920 <HAL_GetTick>
 800202a:	0003      	movs	r3, r0
 800202c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800202e:	e008      	b.n	8002042 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002030:	f7ff fc76 	bl	8001920 <HAL_GetTick>
 8002034:	0002      	movs	r2, r0
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	2b02      	cmp	r3, #2
 800203c:	d901      	bls.n	8002042 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e227      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002042:	4b59      	ldr	r3, [pc, #356]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2202      	movs	r2, #2
 8002048:	4013      	ands	r3, r2
 800204a:	d0f1      	beq.n	8002030 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800204c:	4b56      	ldr	r3, [pc, #344]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	22f8      	movs	r2, #248	; 0xf8
 8002052:	4393      	bics	r3, r2
 8002054:	0019      	movs	r1, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	00da      	lsls	r2, r3, #3
 800205c:	4b52      	ldr	r3, [pc, #328]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800205e:	430a      	orrs	r2, r1
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	e018      	b.n	8002096 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002064:	4b50      	ldr	r3, [pc, #320]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	4b4f      	ldr	r3, [pc, #316]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800206a:	2101      	movs	r1, #1
 800206c:	438a      	bics	r2, r1
 800206e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002070:	f7ff fc56 	bl	8001920 <HAL_GetTick>
 8002074:	0003      	movs	r3, r0
 8002076:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002078:	e008      	b.n	800208c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800207a:	f7ff fc51 	bl	8001920 <HAL_GetTick>
 800207e:	0002      	movs	r2, r0
 8002080:	69bb      	ldr	r3, [r7, #24]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d901      	bls.n	800208c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e202      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800208c:	4b46      	ldr	r3, [pc, #280]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2202      	movs	r2, #2
 8002092:	4013      	ands	r3, r2
 8002094:	d1f1      	bne.n	800207a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2208      	movs	r2, #8
 800209c:	4013      	ands	r3, r2
 800209e:	d036      	beq.n	800210e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	69db      	ldr	r3, [r3, #28]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d019      	beq.n	80020dc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020a8:	4b3f      	ldr	r3, [pc, #252]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 80020aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020ac:	4b3e      	ldr	r3, [pc, #248]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 80020ae:	2101      	movs	r1, #1
 80020b0:	430a      	orrs	r2, r1
 80020b2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020b4:	f7ff fc34 	bl	8001920 <HAL_GetTick>
 80020b8:	0003      	movs	r3, r0
 80020ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020bc:	e008      	b.n	80020d0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020be:	f7ff fc2f 	bl	8001920 <HAL_GetTick>
 80020c2:	0002      	movs	r2, r0
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e1e0      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020d0:	4b35      	ldr	r3, [pc, #212]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 80020d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d4:	2202      	movs	r2, #2
 80020d6:	4013      	ands	r3, r2
 80020d8:	d0f1      	beq.n	80020be <HAL_RCC_OscConfig+0x242>
 80020da:	e018      	b.n	800210e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020dc:	4b32      	ldr	r3, [pc, #200]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 80020de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020e0:	4b31      	ldr	r3, [pc, #196]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 80020e2:	2101      	movs	r1, #1
 80020e4:	438a      	bics	r2, r1
 80020e6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020e8:	f7ff fc1a 	bl	8001920 <HAL_GetTick>
 80020ec:	0003      	movs	r3, r0
 80020ee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020f0:	e008      	b.n	8002104 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020f2:	f7ff fc15 	bl	8001920 <HAL_GetTick>
 80020f6:	0002      	movs	r2, r0
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d901      	bls.n	8002104 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e1c6      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002104:	4b28      	ldr	r3, [pc, #160]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002108:	2202      	movs	r2, #2
 800210a:	4013      	ands	r3, r2
 800210c:	d1f1      	bne.n	80020f2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	2204      	movs	r2, #4
 8002114:	4013      	ands	r3, r2
 8002116:	d100      	bne.n	800211a <HAL_RCC_OscConfig+0x29e>
 8002118:	e0b4      	b.n	8002284 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800211a:	201f      	movs	r0, #31
 800211c:	183b      	adds	r3, r7, r0
 800211e:	2200      	movs	r2, #0
 8002120:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002122:	4b21      	ldr	r3, [pc, #132]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002124:	69da      	ldr	r2, [r3, #28]
 8002126:	2380      	movs	r3, #128	; 0x80
 8002128:	055b      	lsls	r3, r3, #21
 800212a:	4013      	ands	r3, r2
 800212c:	d110      	bne.n	8002150 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800212e:	4b1e      	ldr	r3, [pc, #120]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002130:	69da      	ldr	r2, [r3, #28]
 8002132:	4b1d      	ldr	r3, [pc, #116]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002134:	2180      	movs	r1, #128	; 0x80
 8002136:	0549      	lsls	r1, r1, #21
 8002138:	430a      	orrs	r2, r1
 800213a:	61da      	str	r2, [r3, #28]
 800213c:	4b1a      	ldr	r3, [pc, #104]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800213e:	69da      	ldr	r2, [r3, #28]
 8002140:	2380      	movs	r3, #128	; 0x80
 8002142:	055b      	lsls	r3, r3, #21
 8002144:	4013      	ands	r3, r2
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800214a:	183b      	adds	r3, r7, r0
 800214c:	2201      	movs	r2, #1
 800214e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002150:	4b18      	ldr	r3, [pc, #96]	; (80021b4 <HAL_RCC_OscConfig+0x338>)
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	2380      	movs	r3, #128	; 0x80
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	4013      	ands	r3, r2
 800215a:	d11a      	bne.n	8002192 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800215c:	4b15      	ldr	r3, [pc, #84]	; (80021b4 <HAL_RCC_OscConfig+0x338>)
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	4b14      	ldr	r3, [pc, #80]	; (80021b4 <HAL_RCC_OscConfig+0x338>)
 8002162:	2180      	movs	r1, #128	; 0x80
 8002164:	0049      	lsls	r1, r1, #1
 8002166:	430a      	orrs	r2, r1
 8002168:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800216a:	f7ff fbd9 	bl	8001920 <HAL_GetTick>
 800216e:	0003      	movs	r3, r0
 8002170:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002172:	e008      	b.n	8002186 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002174:	f7ff fbd4 	bl	8001920 <HAL_GetTick>
 8002178:	0002      	movs	r2, r0
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b64      	cmp	r3, #100	; 0x64
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e185      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002186:	4b0b      	ldr	r3, [pc, #44]	; (80021b4 <HAL_RCC_OscConfig+0x338>)
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	2380      	movs	r3, #128	; 0x80
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	4013      	ands	r3, r2
 8002190:	d0f0      	beq.n	8002174 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	2b01      	cmp	r3, #1
 8002198:	d10e      	bne.n	80021b8 <HAL_RCC_OscConfig+0x33c>
 800219a:	4b03      	ldr	r3, [pc, #12]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800219c:	6a1a      	ldr	r2, [r3, #32]
 800219e:	4b02      	ldr	r3, [pc, #8]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 80021a0:	2101      	movs	r1, #1
 80021a2:	430a      	orrs	r2, r1
 80021a4:	621a      	str	r2, [r3, #32]
 80021a6:	e035      	b.n	8002214 <HAL_RCC_OscConfig+0x398>
 80021a8:	40021000 	.word	0x40021000
 80021ac:	fffeffff 	.word	0xfffeffff
 80021b0:	fffbffff 	.word	0xfffbffff
 80021b4:	40007000 	.word	0x40007000
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d10c      	bne.n	80021da <HAL_RCC_OscConfig+0x35e>
 80021c0:	4bb6      	ldr	r3, [pc, #728]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80021c2:	6a1a      	ldr	r2, [r3, #32]
 80021c4:	4bb5      	ldr	r3, [pc, #724]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80021c6:	2101      	movs	r1, #1
 80021c8:	438a      	bics	r2, r1
 80021ca:	621a      	str	r2, [r3, #32]
 80021cc:	4bb3      	ldr	r3, [pc, #716]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80021ce:	6a1a      	ldr	r2, [r3, #32]
 80021d0:	4bb2      	ldr	r3, [pc, #712]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80021d2:	2104      	movs	r1, #4
 80021d4:	438a      	bics	r2, r1
 80021d6:	621a      	str	r2, [r3, #32]
 80021d8:	e01c      	b.n	8002214 <HAL_RCC_OscConfig+0x398>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	2b05      	cmp	r3, #5
 80021e0:	d10c      	bne.n	80021fc <HAL_RCC_OscConfig+0x380>
 80021e2:	4bae      	ldr	r3, [pc, #696]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80021e4:	6a1a      	ldr	r2, [r3, #32]
 80021e6:	4bad      	ldr	r3, [pc, #692]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80021e8:	2104      	movs	r1, #4
 80021ea:	430a      	orrs	r2, r1
 80021ec:	621a      	str	r2, [r3, #32]
 80021ee:	4bab      	ldr	r3, [pc, #684]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80021f0:	6a1a      	ldr	r2, [r3, #32]
 80021f2:	4baa      	ldr	r3, [pc, #680]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80021f4:	2101      	movs	r1, #1
 80021f6:	430a      	orrs	r2, r1
 80021f8:	621a      	str	r2, [r3, #32]
 80021fa:	e00b      	b.n	8002214 <HAL_RCC_OscConfig+0x398>
 80021fc:	4ba7      	ldr	r3, [pc, #668]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80021fe:	6a1a      	ldr	r2, [r3, #32]
 8002200:	4ba6      	ldr	r3, [pc, #664]	; (800249c <HAL_RCC_OscConfig+0x620>)
 8002202:	2101      	movs	r1, #1
 8002204:	438a      	bics	r2, r1
 8002206:	621a      	str	r2, [r3, #32]
 8002208:	4ba4      	ldr	r3, [pc, #656]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800220a:	6a1a      	ldr	r2, [r3, #32]
 800220c:	4ba3      	ldr	r3, [pc, #652]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800220e:	2104      	movs	r1, #4
 8002210:	438a      	bics	r2, r1
 8002212:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d014      	beq.n	8002246 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800221c:	f7ff fb80 	bl	8001920 <HAL_GetTick>
 8002220:	0003      	movs	r3, r0
 8002222:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002224:	e009      	b.n	800223a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002226:	f7ff fb7b 	bl	8001920 <HAL_GetTick>
 800222a:	0002      	movs	r2, r0
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	4a9b      	ldr	r2, [pc, #620]	; (80024a0 <HAL_RCC_OscConfig+0x624>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e12b      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800223a:	4b98      	ldr	r3, [pc, #608]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800223c:	6a1b      	ldr	r3, [r3, #32]
 800223e:	2202      	movs	r2, #2
 8002240:	4013      	ands	r3, r2
 8002242:	d0f0      	beq.n	8002226 <HAL_RCC_OscConfig+0x3aa>
 8002244:	e013      	b.n	800226e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002246:	f7ff fb6b 	bl	8001920 <HAL_GetTick>
 800224a:	0003      	movs	r3, r0
 800224c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800224e:	e009      	b.n	8002264 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002250:	f7ff fb66 	bl	8001920 <HAL_GetTick>
 8002254:	0002      	movs	r2, r0
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	4a91      	ldr	r2, [pc, #580]	; (80024a0 <HAL_RCC_OscConfig+0x624>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d901      	bls.n	8002264 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e116      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002264:	4b8d      	ldr	r3, [pc, #564]	; (800249c <HAL_RCC_OscConfig+0x620>)
 8002266:	6a1b      	ldr	r3, [r3, #32]
 8002268:	2202      	movs	r2, #2
 800226a:	4013      	ands	r3, r2
 800226c:	d1f0      	bne.n	8002250 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800226e:	231f      	movs	r3, #31
 8002270:	18fb      	adds	r3, r7, r3
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d105      	bne.n	8002284 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002278:	4b88      	ldr	r3, [pc, #544]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800227a:	69da      	ldr	r2, [r3, #28]
 800227c:	4b87      	ldr	r3, [pc, #540]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800227e:	4989      	ldr	r1, [pc, #548]	; (80024a4 <HAL_RCC_OscConfig+0x628>)
 8002280:	400a      	ands	r2, r1
 8002282:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2210      	movs	r2, #16
 800228a:	4013      	ands	r3, r2
 800228c:	d063      	beq.n	8002356 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d12a      	bne.n	80022ec <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002296:	4b81      	ldr	r3, [pc, #516]	; (800249c <HAL_RCC_OscConfig+0x620>)
 8002298:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800229a:	4b80      	ldr	r3, [pc, #512]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800229c:	2104      	movs	r1, #4
 800229e:	430a      	orrs	r2, r1
 80022a0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80022a2:	4b7e      	ldr	r3, [pc, #504]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80022a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022a6:	4b7d      	ldr	r3, [pc, #500]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80022a8:	2101      	movs	r1, #1
 80022aa:	430a      	orrs	r2, r1
 80022ac:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ae:	f7ff fb37 	bl	8001920 <HAL_GetTick>
 80022b2:	0003      	movs	r3, r0
 80022b4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80022b8:	f7ff fb32 	bl	8001920 <HAL_GetTick>
 80022bc:	0002      	movs	r2, r0
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e0e3      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80022ca:	4b74      	ldr	r3, [pc, #464]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80022cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022ce:	2202      	movs	r2, #2
 80022d0:	4013      	ands	r3, r2
 80022d2:	d0f1      	beq.n	80022b8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80022d4:	4b71      	ldr	r3, [pc, #452]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80022d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022d8:	22f8      	movs	r2, #248	; 0xf8
 80022da:	4393      	bics	r3, r2
 80022dc:	0019      	movs	r1, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	00da      	lsls	r2, r3, #3
 80022e4:	4b6d      	ldr	r3, [pc, #436]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80022e6:	430a      	orrs	r2, r1
 80022e8:	635a      	str	r2, [r3, #52]	; 0x34
 80022ea:	e034      	b.n	8002356 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	695b      	ldr	r3, [r3, #20]
 80022f0:	3305      	adds	r3, #5
 80022f2:	d111      	bne.n	8002318 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80022f4:	4b69      	ldr	r3, [pc, #420]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80022f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022f8:	4b68      	ldr	r3, [pc, #416]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80022fa:	2104      	movs	r1, #4
 80022fc:	438a      	bics	r2, r1
 80022fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002300:	4b66      	ldr	r3, [pc, #408]	; (800249c <HAL_RCC_OscConfig+0x620>)
 8002302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002304:	22f8      	movs	r2, #248	; 0xf8
 8002306:	4393      	bics	r3, r2
 8002308:	0019      	movs	r1, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	00da      	lsls	r2, r3, #3
 8002310:	4b62      	ldr	r3, [pc, #392]	; (800249c <HAL_RCC_OscConfig+0x620>)
 8002312:	430a      	orrs	r2, r1
 8002314:	635a      	str	r2, [r3, #52]	; 0x34
 8002316:	e01e      	b.n	8002356 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002318:	4b60      	ldr	r3, [pc, #384]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800231a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800231c:	4b5f      	ldr	r3, [pc, #380]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800231e:	2104      	movs	r1, #4
 8002320:	430a      	orrs	r2, r1
 8002322:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002324:	4b5d      	ldr	r3, [pc, #372]	; (800249c <HAL_RCC_OscConfig+0x620>)
 8002326:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002328:	4b5c      	ldr	r3, [pc, #368]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800232a:	2101      	movs	r1, #1
 800232c:	438a      	bics	r2, r1
 800232e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002330:	f7ff faf6 	bl	8001920 <HAL_GetTick>
 8002334:	0003      	movs	r3, r0
 8002336:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002338:	e008      	b.n	800234c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800233a:	f7ff faf1 	bl	8001920 <HAL_GetTick>
 800233e:	0002      	movs	r2, r0
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d901      	bls.n	800234c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e0a2      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800234c:	4b53      	ldr	r3, [pc, #332]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800234e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002350:	2202      	movs	r2, #2
 8002352:	4013      	ands	r3, r2
 8002354:	d1f1      	bne.n	800233a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a1b      	ldr	r3, [r3, #32]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d100      	bne.n	8002360 <HAL_RCC_OscConfig+0x4e4>
 800235e:	e097      	b.n	8002490 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002360:	4b4e      	ldr	r3, [pc, #312]	; (800249c <HAL_RCC_OscConfig+0x620>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	220c      	movs	r2, #12
 8002366:	4013      	ands	r3, r2
 8002368:	2b08      	cmp	r3, #8
 800236a:	d100      	bne.n	800236e <HAL_RCC_OscConfig+0x4f2>
 800236c:	e06b      	b.n	8002446 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	2b02      	cmp	r3, #2
 8002374:	d14c      	bne.n	8002410 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002376:	4b49      	ldr	r3, [pc, #292]	; (800249c <HAL_RCC_OscConfig+0x620>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	4b48      	ldr	r3, [pc, #288]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800237c:	494a      	ldr	r1, [pc, #296]	; (80024a8 <HAL_RCC_OscConfig+0x62c>)
 800237e:	400a      	ands	r2, r1
 8002380:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002382:	f7ff facd 	bl	8001920 <HAL_GetTick>
 8002386:	0003      	movs	r3, r0
 8002388:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800238a:	e008      	b.n	800239e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800238c:	f7ff fac8 	bl	8001920 <HAL_GetTick>
 8002390:	0002      	movs	r2, r0
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b02      	cmp	r3, #2
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e079      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800239e:	4b3f      	ldr	r3, [pc, #252]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	2380      	movs	r3, #128	; 0x80
 80023a4:	049b      	lsls	r3, r3, #18
 80023a6:	4013      	ands	r3, r2
 80023a8:	d1f0      	bne.n	800238c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023aa:	4b3c      	ldr	r3, [pc, #240]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80023ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ae:	220f      	movs	r2, #15
 80023b0:	4393      	bics	r3, r2
 80023b2:	0019      	movs	r1, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023b8:	4b38      	ldr	r3, [pc, #224]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80023ba:	430a      	orrs	r2, r1
 80023bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80023be:	4b37      	ldr	r3, [pc, #220]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	4a3a      	ldr	r2, [pc, #232]	; (80024ac <HAL_RCC_OscConfig+0x630>)
 80023c4:	4013      	ands	r3, r2
 80023c6:	0019      	movs	r1, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d0:	431a      	orrs	r2, r3
 80023d2:	4b32      	ldr	r3, [pc, #200]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80023d4:	430a      	orrs	r2, r1
 80023d6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023d8:	4b30      	ldr	r3, [pc, #192]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	4b2f      	ldr	r3, [pc, #188]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80023de:	2180      	movs	r1, #128	; 0x80
 80023e0:	0449      	lsls	r1, r1, #17
 80023e2:	430a      	orrs	r2, r1
 80023e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e6:	f7ff fa9b 	bl	8001920 <HAL_GetTick>
 80023ea:	0003      	movs	r3, r0
 80023ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023ee:	e008      	b.n	8002402 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023f0:	f7ff fa96 	bl	8001920 <HAL_GetTick>
 80023f4:	0002      	movs	r2, r0
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e047      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002402:	4b26      	ldr	r3, [pc, #152]	; (800249c <HAL_RCC_OscConfig+0x620>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	2380      	movs	r3, #128	; 0x80
 8002408:	049b      	lsls	r3, r3, #18
 800240a:	4013      	ands	r3, r2
 800240c:	d0f0      	beq.n	80023f0 <HAL_RCC_OscConfig+0x574>
 800240e:	e03f      	b.n	8002490 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002410:	4b22      	ldr	r3, [pc, #136]	; (800249c <HAL_RCC_OscConfig+0x620>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	4b21      	ldr	r3, [pc, #132]	; (800249c <HAL_RCC_OscConfig+0x620>)
 8002416:	4924      	ldr	r1, [pc, #144]	; (80024a8 <HAL_RCC_OscConfig+0x62c>)
 8002418:	400a      	ands	r2, r1
 800241a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800241c:	f7ff fa80 	bl	8001920 <HAL_GetTick>
 8002420:	0003      	movs	r3, r0
 8002422:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002424:	e008      	b.n	8002438 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002426:	f7ff fa7b 	bl	8001920 <HAL_GetTick>
 800242a:	0002      	movs	r2, r0
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	2b02      	cmp	r3, #2
 8002432:	d901      	bls.n	8002438 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	e02c      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002438:	4b18      	ldr	r3, [pc, #96]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	2380      	movs	r3, #128	; 0x80
 800243e:	049b      	lsls	r3, r3, #18
 8002440:	4013      	ands	r3, r2
 8002442:	d1f0      	bne.n	8002426 <HAL_RCC_OscConfig+0x5aa>
 8002444:	e024      	b.n	8002490 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a1b      	ldr	r3, [r3, #32]
 800244a:	2b01      	cmp	r3, #1
 800244c:	d101      	bne.n	8002452 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e01f      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002452:	4b12      	ldr	r3, [pc, #72]	; (800249c <HAL_RCC_OscConfig+0x620>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002458:	4b10      	ldr	r3, [pc, #64]	; (800249c <HAL_RCC_OscConfig+0x620>)
 800245a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800245c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	2380      	movs	r3, #128	; 0x80
 8002462:	025b      	lsls	r3, r3, #9
 8002464:	401a      	ands	r2, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800246a:	429a      	cmp	r2, r3
 800246c:	d10e      	bne.n	800248c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	220f      	movs	r2, #15
 8002472:	401a      	ands	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002478:	429a      	cmp	r2, r3
 800247a:	d107      	bne.n	800248c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800247c:	697a      	ldr	r2, [r7, #20]
 800247e:	23f0      	movs	r3, #240	; 0xf0
 8002480:	039b      	lsls	r3, r3, #14
 8002482:	401a      	ands	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002488:	429a      	cmp	r2, r3
 800248a:	d001      	beq.n	8002490 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e000      	b.n	8002492 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	0018      	movs	r0, r3
 8002494:	46bd      	mov	sp, r7
 8002496:	b008      	add	sp, #32
 8002498:	bd80      	pop	{r7, pc}
 800249a:	46c0      	nop			; (mov r8, r8)
 800249c:	40021000 	.word	0x40021000
 80024a0:	00001388 	.word	0x00001388
 80024a4:	efffffff 	.word	0xefffffff
 80024a8:	feffffff 	.word	0xfeffffff
 80024ac:	ffc2ffff 	.word	0xffc2ffff

080024b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d101      	bne.n	80024c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e0b3      	b.n	800262c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024c4:	4b5b      	ldr	r3, [pc, #364]	; (8002634 <HAL_RCC_ClockConfig+0x184>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2201      	movs	r2, #1
 80024ca:	4013      	ands	r3, r2
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d911      	bls.n	80024f6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024d2:	4b58      	ldr	r3, [pc, #352]	; (8002634 <HAL_RCC_ClockConfig+0x184>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2201      	movs	r2, #1
 80024d8:	4393      	bics	r3, r2
 80024da:	0019      	movs	r1, r3
 80024dc:	4b55      	ldr	r3, [pc, #340]	; (8002634 <HAL_RCC_ClockConfig+0x184>)
 80024de:	683a      	ldr	r2, [r7, #0]
 80024e0:	430a      	orrs	r2, r1
 80024e2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e4:	4b53      	ldr	r3, [pc, #332]	; (8002634 <HAL_RCC_ClockConfig+0x184>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2201      	movs	r2, #1
 80024ea:	4013      	ands	r3, r2
 80024ec:	683a      	ldr	r2, [r7, #0]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d001      	beq.n	80024f6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e09a      	b.n	800262c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2202      	movs	r2, #2
 80024fc:	4013      	ands	r3, r2
 80024fe:	d015      	beq.n	800252c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2204      	movs	r2, #4
 8002506:	4013      	ands	r3, r2
 8002508:	d006      	beq.n	8002518 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800250a:	4b4b      	ldr	r3, [pc, #300]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 800250c:	685a      	ldr	r2, [r3, #4]
 800250e:	4b4a      	ldr	r3, [pc, #296]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 8002510:	21e0      	movs	r1, #224	; 0xe0
 8002512:	00c9      	lsls	r1, r1, #3
 8002514:	430a      	orrs	r2, r1
 8002516:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002518:	4b47      	ldr	r3, [pc, #284]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	22f0      	movs	r2, #240	; 0xf0
 800251e:	4393      	bics	r3, r2
 8002520:	0019      	movs	r1, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	689a      	ldr	r2, [r3, #8]
 8002526:	4b44      	ldr	r3, [pc, #272]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 8002528:	430a      	orrs	r2, r1
 800252a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2201      	movs	r2, #1
 8002532:	4013      	ands	r3, r2
 8002534:	d040      	beq.n	80025b8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	2b01      	cmp	r3, #1
 800253c:	d107      	bne.n	800254e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800253e:	4b3e      	ldr	r3, [pc, #248]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	2380      	movs	r3, #128	; 0x80
 8002544:	029b      	lsls	r3, r3, #10
 8002546:	4013      	ands	r3, r2
 8002548:	d114      	bne.n	8002574 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e06e      	b.n	800262c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	2b02      	cmp	r3, #2
 8002554:	d107      	bne.n	8002566 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002556:	4b38      	ldr	r3, [pc, #224]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	2380      	movs	r3, #128	; 0x80
 800255c:	049b      	lsls	r3, r3, #18
 800255e:	4013      	ands	r3, r2
 8002560:	d108      	bne.n	8002574 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e062      	b.n	800262c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002566:	4b34      	ldr	r3, [pc, #208]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	2202      	movs	r2, #2
 800256c:	4013      	ands	r3, r2
 800256e:	d101      	bne.n	8002574 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e05b      	b.n	800262c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002574:	4b30      	ldr	r3, [pc, #192]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	2203      	movs	r2, #3
 800257a:	4393      	bics	r3, r2
 800257c:	0019      	movs	r1, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685a      	ldr	r2, [r3, #4]
 8002582:	4b2d      	ldr	r3, [pc, #180]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 8002584:	430a      	orrs	r2, r1
 8002586:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002588:	f7ff f9ca 	bl	8001920 <HAL_GetTick>
 800258c:	0003      	movs	r3, r0
 800258e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002590:	e009      	b.n	80025a6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002592:	f7ff f9c5 	bl	8001920 <HAL_GetTick>
 8002596:	0002      	movs	r2, r0
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	4a27      	ldr	r2, [pc, #156]	; (800263c <HAL_RCC_ClockConfig+0x18c>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e042      	b.n	800262c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025a6:	4b24      	ldr	r3, [pc, #144]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	220c      	movs	r2, #12
 80025ac:	401a      	ands	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d1ec      	bne.n	8002592 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025b8:	4b1e      	ldr	r3, [pc, #120]	; (8002634 <HAL_RCC_ClockConfig+0x184>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2201      	movs	r2, #1
 80025be:	4013      	ands	r3, r2
 80025c0:	683a      	ldr	r2, [r7, #0]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d211      	bcs.n	80025ea <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025c6:	4b1b      	ldr	r3, [pc, #108]	; (8002634 <HAL_RCC_ClockConfig+0x184>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2201      	movs	r2, #1
 80025cc:	4393      	bics	r3, r2
 80025ce:	0019      	movs	r1, r3
 80025d0:	4b18      	ldr	r3, [pc, #96]	; (8002634 <HAL_RCC_ClockConfig+0x184>)
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	430a      	orrs	r2, r1
 80025d6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025d8:	4b16      	ldr	r3, [pc, #88]	; (8002634 <HAL_RCC_ClockConfig+0x184>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2201      	movs	r2, #1
 80025de:	4013      	ands	r3, r2
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d001      	beq.n	80025ea <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e020      	b.n	800262c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2204      	movs	r2, #4
 80025f0:	4013      	ands	r3, r2
 80025f2:	d009      	beq.n	8002608 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80025f4:	4b10      	ldr	r3, [pc, #64]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	4a11      	ldr	r2, [pc, #68]	; (8002640 <HAL_RCC_ClockConfig+0x190>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	0019      	movs	r1, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68da      	ldr	r2, [r3, #12]
 8002602:	4b0d      	ldr	r3, [pc, #52]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 8002604:	430a      	orrs	r2, r1
 8002606:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002608:	f000 f820 	bl	800264c <HAL_RCC_GetSysClockFreq>
 800260c:	0001      	movs	r1, r0
 800260e:	4b0a      	ldr	r3, [pc, #40]	; (8002638 <HAL_RCC_ClockConfig+0x188>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	091b      	lsrs	r3, r3, #4
 8002614:	220f      	movs	r2, #15
 8002616:	4013      	ands	r3, r2
 8002618:	4a0a      	ldr	r2, [pc, #40]	; (8002644 <HAL_RCC_ClockConfig+0x194>)
 800261a:	5cd3      	ldrb	r3, [r2, r3]
 800261c:	000a      	movs	r2, r1
 800261e:	40da      	lsrs	r2, r3
 8002620:	4b09      	ldr	r3, [pc, #36]	; (8002648 <HAL_RCC_ClockConfig+0x198>)
 8002622:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002624:	2003      	movs	r0, #3
 8002626:	f7ff f935 	bl	8001894 <HAL_InitTick>
  
  return HAL_OK;
 800262a:	2300      	movs	r3, #0
}
 800262c:	0018      	movs	r0, r3
 800262e:	46bd      	mov	sp, r7
 8002630:	b004      	add	sp, #16
 8002632:	bd80      	pop	{r7, pc}
 8002634:	40022000 	.word	0x40022000
 8002638:	40021000 	.word	0x40021000
 800263c:	00001388 	.word	0x00001388
 8002640:	fffff8ff 	.word	0xfffff8ff
 8002644:	08003678 	.word	0x08003678
 8002648:	20000010 	.word	0x20000010

0800264c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002652:	2300      	movs	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	2300      	movs	r3, #0
 8002658:	60bb      	str	r3, [r7, #8]
 800265a:	2300      	movs	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	2300      	movs	r3, #0
 8002660:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002662:	2300      	movs	r3, #0
 8002664:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002666:	4b20      	ldr	r3, [pc, #128]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	220c      	movs	r2, #12
 8002670:	4013      	ands	r3, r2
 8002672:	2b04      	cmp	r3, #4
 8002674:	d002      	beq.n	800267c <HAL_RCC_GetSysClockFreq+0x30>
 8002676:	2b08      	cmp	r3, #8
 8002678:	d003      	beq.n	8002682 <HAL_RCC_GetSysClockFreq+0x36>
 800267a:	e02c      	b.n	80026d6 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800267c:	4b1b      	ldr	r3, [pc, #108]	; (80026ec <HAL_RCC_GetSysClockFreq+0xa0>)
 800267e:	613b      	str	r3, [r7, #16]
      break;
 8002680:	e02c      	b.n	80026dc <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	0c9b      	lsrs	r3, r3, #18
 8002686:	220f      	movs	r2, #15
 8002688:	4013      	ands	r3, r2
 800268a:	4a19      	ldr	r2, [pc, #100]	; (80026f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800268c:	5cd3      	ldrb	r3, [r2, r3]
 800268e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002690:	4b15      	ldr	r3, [pc, #84]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002694:	220f      	movs	r2, #15
 8002696:	4013      	ands	r3, r2
 8002698:	4a16      	ldr	r2, [pc, #88]	; (80026f4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800269a:	5cd3      	ldrb	r3, [r2, r3]
 800269c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	2380      	movs	r3, #128	; 0x80
 80026a2:	025b      	lsls	r3, r3, #9
 80026a4:	4013      	ands	r3, r2
 80026a6:	d009      	beq.n	80026bc <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80026a8:	68b9      	ldr	r1, [r7, #8]
 80026aa:	4810      	ldr	r0, [pc, #64]	; (80026ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80026ac:	f7fd fd2c 	bl	8000108 <__udivsi3>
 80026b0:	0003      	movs	r3, r0
 80026b2:	001a      	movs	r2, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4353      	muls	r3, r2
 80026b8:	617b      	str	r3, [r7, #20]
 80026ba:	e009      	b.n	80026d0 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80026bc:	6879      	ldr	r1, [r7, #4]
 80026be:	000a      	movs	r2, r1
 80026c0:	0152      	lsls	r2, r2, #5
 80026c2:	1a52      	subs	r2, r2, r1
 80026c4:	0193      	lsls	r3, r2, #6
 80026c6:	1a9b      	subs	r3, r3, r2
 80026c8:	00db      	lsls	r3, r3, #3
 80026ca:	185b      	adds	r3, r3, r1
 80026cc:	021b      	lsls	r3, r3, #8
 80026ce:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	613b      	str	r3, [r7, #16]
      break;
 80026d4:	e002      	b.n	80026dc <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026d6:	4b05      	ldr	r3, [pc, #20]	; (80026ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80026d8:	613b      	str	r3, [r7, #16]
      break;
 80026da:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80026dc:	693b      	ldr	r3, [r7, #16]
}
 80026de:	0018      	movs	r0, r3
 80026e0:	46bd      	mov	sp, r7
 80026e2:	b006      	add	sp, #24
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	46c0      	nop			; (mov r8, r8)
 80026e8:	40021000 	.word	0x40021000
 80026ec:	007a1200 	.word	0x007a1200
 80026f0:	08003690 	.word	0x08003690
 80026f4:	080036a0 	.word	0x080036a0

080026f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026fc:	4b02      	ldr	r3, [pc, #8]	; (8002708 <HAL_RCC_GetHCLKFreq+0x10>)
 80026fe:	681b      	ldr	r3, [r3, #0]
}
 8002700:	0018      	movs	r0, r3
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	46c0      	nop			; (mov r8, r8)
 8002708:	20000010 	.word	0x20000010

0800270c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002710:	f7ff fff2 	bl	80026f8 <HAL_RCC_GetHCLKFreq>
 8002714:	0001      	movs	r1, r0
 8002716:	4b06      	ldr	r3, [pc, #24]	; (8002730 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	0a1b      	lsrs	r3, r3, #8
 800271c:	2207      	movs	r2, #7
 800271e:	4013      	ands	r3, r2
 8002720:	4a04      	ldr	r2, [pc, #16]	; (8002734 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002722:	5cd3      	ldrb	r3, [r2, r3]
 8002724:	40d9      	lsrs	r1, r3
 8002726:	000b      	movs	r3, r1
}    
 8002728:	0018      	movs	r0, r3
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	46c0      	nop			; (mov r8, r8)
 8002730:	40021000 	.word	0x40021000
 8002734:	08003688 	.word	0x08003688

08002738 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002744:	2300      	movs	r3, #0
 8002746:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	2380      	movs	r3, #128	; 0x80
 800274e:	025b      	lsls	r3, r3, #9
 8002750:	4013      	ands	r3, r2
 8002752:	d100      	bne.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002754:	e08e      	b.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002756:	2017      	movs	r0, #23
 8002758:	183b      	adds	r3, r7, r0
 800275a:	2200      	movs	r2, #0
 800275c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800275e:	4b57      	ldr	r3, [pc, #348]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002760:	69da      	ldr	r2, [r3, #28]
 8002762:	2380      	movs	r3, #128	; 0x80
 8002764:	055b      	lsls	r3, r3, #21
 8002766:	4013      	ands	r3, r2
 8002768:	d110      	bne.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800276a:	4b54      	ldr	r3, [pc, #336]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800276c:	69da      	ldr	r2, [r3, #28]
 800276e:	4b53      	ldr	r3, [pc, #332]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002770:	2180      	movs	r1, #128	; 0x80
 8002772:	0549      	lsls	r1, r1, #21
 8002774:	430a      	orrs	r2, r1
 8002776:	61da      	str	r2, [r3, #28]
 8002778:	4b50      	ldr	r3, [pc, #320]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800277a:	69da      	ldr	r2, [r3, #28]
 800277c:	2380      	movs	r3, #128	; 0x80
 800277e:	055b      	lsls	r3, r3, #21
 8002780:	4013      	ands	r3, r2
 8002782:	60bb      	str	r3, [r7, #8]
 8002784:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002786:	183b      	adds	r3, r7, r0
 8002788:	2201      	movs	r2, #1
 800278a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800278c:	4b4c      	ldr	r3, [pc, #304]	; (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	2380      	movs	r3, #128	; 0x80
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	4013      	ands	r3, r2
 8002796:	d11a      	bne.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002798:	4b49      	ldr	r3, [pc, #292]	; (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4b48      	ldr	r3, [pc, #288]	; (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800279e:	2180      	movs	r1, #128	; 0x80
 80027a0:	0049      	lsls	r1, r1, #1
 80027a2:	430a      	orrs	r2, r1
 80027a4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027a6:	f7ff f8bb 	bl	8001920 <HAL_GetTick>
 80027aa:	0003      	movs	r3, r0
 80027ac:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ae:	e008      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027b0:	f7ff f8b6 	bl	8001920 <HAL_GetTick>
 80027b4:	0002      	movs	r2, r0
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b64      	cmp	r3, #100	; 0x64
 80027bc:	d901      	bls.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e077      	b.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c2:	4b3f      	ldr	r3, [pc, #252]	; (80028c0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	2380      	movs	r3, #128	; 0x80
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	4013      	ands	r3, r2
 80027cc:	d0f0      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80027ce:	4b3b      	ldr	r3, [pc, #236]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80027d0:	6a1a      	ldr	r2, [r3, #32]
 80027d2:	23c0      	movs	r3, #192	; 0xc0
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	4013      	ands	r3, r2
 80027d8:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d034      	beq.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x112>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	685a      	ldr	r2, [r3, #4]
 80027e4:	23c0      	movs	r3, #192	; 0xc0
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4013      	ands	r3, r2
 80027ea:	68fa      	ldr	r2, [r7, #12]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d02c      	beq.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80027f0:	4b32      	ldr	r3, [pc, #200]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	4a33      	ldr	r2, [pc, #204]	; (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80027f6:	4013      	ands	r3, r2
 80027f8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80027fa:	4b30      	ldr	r3, [pc, #192]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80027fc:	6a1a      	ldr	r2, [r3, #32]
 80027fe:	4b2f      	ldr	r3, [pc, #188]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002800:	2180      	movs	r1, #128	; 0x80
 8002802:	0249      	lsls	r1, r1, #9
 8002804:	430a      	orrs	r2, r1
 8002806:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002808:	4b2c      	ldr	r3, [pc, #176]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800280a:	6a1a      	ldr	r2, [r3, #32]
 800280c:	4b2b      	ldr	r3, [pc, #172]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800280e:	492e      	ldr	r1, [pc, #184]	; (80028c8 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002810:	400a      	ands	r2, r1
 8002812:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002814:	4b29      	ldr	r3, [pc, #164]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002816:	68fa      	ldr	r2, [r7, #12]
 8002818:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2201      	movs	r2, #1
 800281e:	4013      	ands	r3, r2
 8002820:	d013      	beq.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002822:	f7ff f87d 	bl	8001920 <HAL_GetTick>
 8002826:	0003      	movs	r3, r0
 8002828:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800282a:	e009      	b.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800282c:	f7ff f878 	bl	8001920 <HAL_GetTick>
 8002830:	0002      	movs	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	4a25      	ldr	r2, [pc, #148]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d901      	bls.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e038      	b.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002840:	4b1e      	ldr	r3, [pc, #120]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002842:	6a1b      	ldr	r3, [r3, #32]
 8002844:	2202      	movs	r2, #2
 8002846:	4013      	ands	r3, r2
 8002848:	d0f0      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800284a:	4b1c      	ldr	r3, [pc, #112]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	4a1d      	ldr	r2, [pc, #116]	; (80028c4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002850:	4013      	ands	r3, r2
 8002852:	0019      	movs	r1, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	4b18      	ldr	r3, [pc, #96]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800285a:	430a      	orrs	r2, r1
 800285c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800285e:	2317      	movs	r3, #23
 8002860:	18fb      	adds	r3, r7, r3
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2b01      	cmp	r3, #1
 8002866:	d105      	bne.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002868:	4b14      	ldr	r3, [pc, #80]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800286a:	69da      	ldr	r2, [r3, #28]
 800286c:	4b13      	ldr	r3, [pc, #76]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800286e:	4918      	ldr	r1, [pc, #96]	; (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002870:	400a      	ands	r2, r1
 8002872:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2201      	movs	r2, #1
 800287a:	4013      	ands	r3, r2
 800287c:	d009      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800287e:	4b0f      	ldr	r3, [pc, #60]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	2203      	movs	r2, #3
 8002884:	4393      	bics	r3, r2
 8002886:	0019      	movs	r1, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	4b0b      	ldr	r3, [pc, #44]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800288e:	430a      	orrs	r2, r1
 8002890:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2220      	movs	r2, #32
 8002898:	4013      	ands	r3, r2
 800289a:	d009      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800289c:	4b07      	ldr	r3, [pc, #28]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800289e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a0:	2210      	movs	r2, #16
 80028a2:	4393      	bics	r3, r2
 80028a4:	0019      	movs	r1, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68da      	ldr	r2, [r3, #12]
 80028aa:	4b04      	ldr	r3, [pc, #16]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80028ac:	430a      	orrs	r2, r1
 80028ae:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	0018      	movs	r0, r3
 80028b4:	46bd      	mov	sp, r7
 80028b6:	b006      	add	sp, #24
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	46c0      	nop			; (mov r8, r8)
 80028bc:	40021000 	.word	0x40021000
 80028c0:	40007000 	.word	0x40007000
 80028c4:	fffffcff 	.word	0xfffffcff
 80028c8:	fffeffff 	.word	0xfffeffff
 80028cc:	00001388 	.word	0x00001388
 80028d0:	efffffff 	.word	0xefffffff

080028d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e042      	b.n	800296c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	223d      	movs	r2, #61	; 0x3d
 80028ea:	5c9b      	ldrb	r3, [r3, r2]
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d107      	bne.n	8002902 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	223c      	movs	r2, #60	; 0x3c
 80028f6:	2100      	movs	r1, #0
 80028f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	0018      	movs	r0, r3
 80028fe:	f7fe fecf 	bl	80016a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	223d      	movs	r2, #61	; 0x3d
 8002906:	2102      	movs	r1, #2
 8002908:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	3304      	adds	r3, #4
 8002912:	0019      	movs	r1, r3
 8002914:	0010      	movs	r0, r2
 8002916:	f000 fa15 	bl	8002d44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2246      	movs	r2, #70	; 0x46
 800291e:	2101      	movs	r1, #1
 8002920:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	223e      	movs	r2, #62	; 0x3e
 8002926:	2101      	movs	r1, #1
 8002928:	5499      	strb	r1, [r3, r2]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	223f      	movs	r2, #63	; 0x3f
 800292e:	2101      	movs	r1, #1
 8002930:	5499      	strb	r1, [r3, r2]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2240      	movs	r2, #64	; 0x40
 8002936:	2101      	movs	r1, #1
 8002938:	5499      	strb	r1, [r3, r2]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2241      	movs	r2, #65	; 0x41
 800293e:	2101      	movs	r1, #1
 8002940:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2242      	movs	r2, #66	; 0x42
 8002946:	2101      	movs	r1, #1
 8002948:	5499      	strb	r1, [r3, r2]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2243      	movs	r2, #67	; 0x43
 800294e:	2101      	movs	r1, #1
 8002950:	5499      	strb	r1, [r3, r2]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2244      	movs	r2, #68	; 0x44
 8002956:	2101      	movs	r1, #1
 8002958:	5499      	strb	r1, [r3, r2]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2245      	movs	r2, #69	; 0x45
 800295e:	2101      	movs	r1, #1
 8002960:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	223d      	movs	r2, #61	; 0x3d
 8002966:	2101      	movs	r1, #1
 8002968:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800296a:	2300      	movs	r3, #0
}
 800296c:	0018      	movs	r0, r3
 800296e:	46bd      	mov	sp, r7
 8002970:	b002      	add	sp, #8
 8002972:	bd80      	pop	{r7, pc}

08002974 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	223d      	movs	r2, #61	; 0x3d
 8002980:	5c9b      	ldrb	r3, [r3, r2]
 8002982:	b2db      	uxtb	r3, r3
 8002984:	2b01      	cmp	r3, #1
 8002986:	d001      	beq.n	800298c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e028      	b.n	80029de <HAL_TIM_Base_Start+0x6a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	223d      	movs	r2, #61	; 0x3d
 8002990:	2102      	movs	r1, #2
 8002992:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a13      	ldr	r2, [pc, #76]	; (80029e8 <HAL_TIM_Base_Start+0x74>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d004      	beq.n	80029a8 <HAL_TIM_Base_Start+0x34>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a12      	ldr	r2, [pc, #72]	; (80029ec <HAL_TIM_Base_Start+0x78>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d111      	bne.n	80029cc <HAL_TIM_Base_Start+0x58>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	2207      	movs	r2, #7
 80029b0:	4013      	ands	r3, r2
 80029b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2b06      	cmp	r3, #6
 80029b8:	d010      	beq.n	80029dc <HAL_TIM_Base_Start+0x68>
    {
      __HAL_TIM_ENABLE(htim);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2101      	movs	r1, #1
 80029c6:	430a      	orrs	r2, r1
 80029c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029ca:	e007      	b.n	80029dc <HAL_TIM_Base_Start+0x68>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2101      	movs	r1, #1
 80029d8:	430a      	orrs	r2, r1
 80029da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	0018      	movs	r0, r3
 80029e0:	46bd      	mov	sp, r7
 80029e2:	b004      	add	sp, #16
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	46c0      	nop			; (mov r8, r8)
 80029e8:	40012c00 	.word	0x40012c00
 80029ec:	40000400 	.word	0x40000400

080029f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	223d      	movs	r2, #61	; 0x3d
 80029fc:	5c9b      	ldrb	r3, [r3, r2]
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d001      	beq.n	8002a08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e030      	b.n	8002a6a <HAL_TIM_Base_Start_IT+0x7a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	223d      	movs	r2, #61	; 0x3d
 8002a0c:	2102      	movs	r1, #2
 8002a0e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	68da      	ldr	r2, [r3, #12]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2101      	movs	r1, #1
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a13      	ldr	r2, [pc, #76]	; (8002a74 <HAL_TIM_Base_Start_IT+0x84>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d004      	beq.n	8002a34 <HAL_TIM_Base_Start_IT+0x44>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a12      	ldr	r2, [pc, #72]	; (8002a78 <HAL_TIM_Base_Start_IT+0x88>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d111      	bne.n	8002a58 <HAL_TIM_Base_Start_IT+0x68>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	2207      	movs	r2, #7
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2b06      	cmp	r3, #6
 8002a44:	d010      	beq.n	8002a68 <HAL_TIM_Base_Start_IT+0x78>
    {
      __HAL_TIM_ENABLE(htim);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2101      	movs	r1, #1
 8002a52:	430a      	orrs	r2, r1
 8002a54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a56:	e007      	b.n	8002a68 <HAL_TIM_Base_Start_IT+0x78>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2101      	movs	r1, #1
 8002a64:	430a      	orrs	r2, r1
 8002a66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	0018      	movs	r0, r3
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	b004      	add	sp, #16
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	46c0      	nop			; (mov r8, r8)
 8002a74:	40012c00 	.word	0x40012c00
 8002a78:	40000400 	.word	0x40000400

08002a7c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68da      	ldr	r2, [r3, #12]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2101      	movs	r1, #1
 8002a90:	438a      	bics	r2, r1
 8002a92:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6a1b      	ldr	r3, [r3, #32]
 8002a9a:	4a0d      	ldr	r2, [pc, #52]	; (8002ad0 <HAL_TIM_Base_Stop_IT+0x54>)
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	d10d      	bne.n	8002abc <HAL_TIM_Base_Stop_IT+0x40>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	6a1b      	ldr	r3, [r3, #32]
 8002aa6:	4a0b      	ldr	r2, [pc, #44]	; (8002ad4 <HAL_TIM_Base_Stop_IT+0x58>)
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	d107      	bne.n	8002abc <HAL_TIM_Base_Stop_IT+0x40>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	438a      	bics	r2, r1
 8002aba:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	223d      	movs	r2, #61	; 0x3d
 8002ac0:	2101      	movs	r1, #1
 8002ac2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	b002      	add	sp, #8
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	46c0      	nop			; (mov r8, r8)
 8002ad0:	00001111 	.word	0x00001111
 8002ad4:	00000444 	.word	0x00000444

08002ad8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	2202      	movs	r2, #2
 8002ae8:	4013      	ands	r3, r2
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d124      	bne.n	8002b38 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	2202      	movs	r2, #2
 8002af6:	4013      	ands	r3, r2
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d11d      	bne.n	8002b38 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2203      	movs	r2, #3
 8002b02:	4252      	negs	r2, r2
 8002b04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	2203      	movs	r2, #3
 8002b14:	4013      	ands	r3, r2
 8002b16:	d004      	beq.n	8002b22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	f000 f8fa 	bl	8002d14 <HAL_TIM_IC_CaptureCallback>
 8002b20:	e007      	b.n	8002b32 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	0018      	movs	r0, r3
 8002b26:	f000 f8ed 	bl	8002d04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	f000 f8f9 	bl	8002d24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	2204      	movs	r2, #4
 8002b40:	4013      	ands	r3, r2
 8002b42:	2b04      	cmp	r3, #4
 8002b44:	d125      	bne.n	8002b92 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	2204      	movs	r2, #4
 8002b4e:	4013      	ands	r3, r2
 8002b50:	2b04      	cmp	r3, #4
 8002b52:	d11e      	bne.n	8002b92 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2205      	movs	r2, #5
 8002b5a:	4252      	negs	r2, r2
 8002b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2202      	movs	r2, #2
 8002b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	699a      	ldr	r2, [r3, #24]
 8002b6a:	23c0      	movs	r3, #192	; 0xc0
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4013      	ands	r3, r2
 8002b70:	d004      	beq.n	8002b7c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	0018      	movs	r0, r3
 8002b76:	f000 f8cd 	bl	8002d14 <HAL_TIM_IC_CaptureCallback>
 8002b7a:	e007      	b.n	8002b8c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f000 f8c0 	bl	8002d04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	0018      	movs	r0, r3
 8002b88:	f000 f8cc 	bl	8002d24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	691b      	ldr	r3, [r3, #16]
 8002b98:	2208      	movs	r2, #8
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	2b08      	cmp	r3, #8
 8002b9e:	d124      	bne.n	8002bea <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	2208      	movs	r2, #8
 8002ba8:	4013      	ands	r3, r2
 8002baa:	2b08      	cmp	r3, #8
 8002bac:	d11d      	bne.n	8002bea <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2209      	movs	r2, #9
 8002bb4:	4252      	negs	r2, r2
 8002bb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2204      	movs	r2, #4
 8002bbc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	69db      	ldr	r3, [r3, #28]
 8002bc4:	2203      	movs	r2, #3
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	d004      	beq.n	8002bd4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	0018      	movs	r0, r3
 8002bce:	f000 f8a1 	bl	8002d14 <HAL_TIM_IC_CaptureCallback>
 8002bd2:	e007      	b.n	8002be4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	f000 f894 	bl	8002d04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	0018      	movs	r0, r3
 8002be0:	f000 f8a0 	bl	8002d24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	2210      	movs	r2, #16
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	2b10      	cmp	r3, #16
 8002bf6:	d125      	bne.n	8002c44 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	2210      	movs	r2, #16
 8002c00:	4013      	ands	r3, r2
 8002c02:	2b10      	cmp	r3, #16
 8002c04:	d11e      	bne.n	8002c44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2211      	movs	r2, #17
 8002c0c:	4252      	negs	r2, r2
 8002c0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2208      	movs	r2, #8
 8002c14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	69da      	ldr	r2, [r3, #28]
 8002c1c:	23c0      	movs	r3, #192	; 0xc0
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	4013      	ands	r3, r2
 8002c22:	d004      	beq.n	8002c2e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	0018      	movs	r0, r3
 8002c28:	f000 f874 	bl	8002d14 <HAL_TIM_IC_CaptureCallback>
 8002c2c:	e007      	b.n	8002c3e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	0018      	movs	r0, r3
 8002c32:	f000 f867 	bl	8002d04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	0018      	movs	r0, r3
 8002c3a:	f000 f873 	bl	8002d24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d10f      	bne.n	8002c72 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d108      	bne.n	8002c72 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2202      	movs	r2, #2
 8002c66:	4252      	negs	r2, r2
 8002c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	f7fe fc21 	bl	80014b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	691b      	ldr	r3, [r3, #16]
 8002c78:	2280      	movs	r2, #128	; 0x80
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	2b80      	cmp	r3, #128	; 0x80
 8002c7e:	d10f      	bne.n	8002ca0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	2280      	movs	r2, #128	; 0x80
 8002c88:	4013      	ands	r3, r2
 8002c8a:	2b80      	cmp	r3, #128	; 0x80
 8002c8c:	d108      	bne.n	8002ca0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2281      	movs	r2, #129	; 0x81
 8002c94:	4252      	negs	r2, r2
 8002c96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	f000 f8c6 	bl	8002e2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	2240      	movs	r2, #64	; 0x40
 8002ca8:	4013      	ands	r3, r2
 8002caa:	2b40      	cmp	r3, #64	; 0x40
 8002cac:	d10f      	bne.n	8002cce <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	2240      	movs	r2, #64	; 0x40
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	2b40      	cmp	r3, #64	; 0x40
 8002cba:	d108      	bne.n	8002cce <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2241      	movs	r2, #65	; 0x41
 8002cc2:	4252      	negs	r2, r2
 8002cc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	0018      	movs	r0, r3
 8002cca:	f000 f833 	bl	8002d34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	2220      	movs	r2, #32
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	2b20      	cmp	r3, #32
 8002cda:	d10f      	bne.n	8002cfc <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	2b20      	cmp	r3, #32
 8002ce8:	d108      	bne.n	8002cfc <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2221      	movs	r2, #33	; 0x21
 8002cf0:	4252      	negs	r2, r2
 8002cf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f000 f890 	bl	8002e1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cfc:	46c0      	nop			; (mov r8, r8)
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	b002      	add	sp, #8
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d0c:	46c0      	nop			; (mov r8, r8)
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	b002      	add	sp, #8
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d1c:	46c0      	nop			; (mov r8, r8)
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	b002      	add	sp, #8
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d2c:	46c0      	nop			; (mov r8, r8)
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	b002      	add	sp, #8
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d3c:	46c0      	nop			; (mov r8, r8)
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	b002      	add	sp, #8
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a2b      	ldr	r2, [pc, #172]	; (8002e04 <TIM_Base_SetConfig+0xc0>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d003      	beq.n	8002d64 <TIM_Base_SetConfig+0x20>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a2a      	ldr	r2, [pc, #168]	; (8002e08 <TIM_Base_SetConfig+0xc4>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d108      	bne.n	8002d76 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2270      	movs	r2, #112	; 0x70
 8002d68:	4393      	bics	r3, r2
 8002d6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	68fa      	ldr	r2, [r7, #12]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a22      	ldr	r2, [pc, #136]	; (8002e04 <TIM_Base_SetConfig+0xc0>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d00f      	beq.n	8002d9e <TIM_Base_SetConfig+0x5a>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a21      	ldr	r2, [pc, #132]	; (8002e08 <TIM_Base_SetConfig+0xc4>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d00b      	beq.n	8002d9e <TIM_Base_SetConfig+0x5a>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a20      	ldr	r2, [pc, #128]	; (8002e0c <TIM_Base_SetConfig+0xc8>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d007      	beq.n	8002d9e <TIM_Base_SetConfig+0x5a>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a1f      	ldr	r2, [pc, #124]	; (8002e10 <TIM_Base_SetConfig+0xcc>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d003      	beq.n	8002d9e <TIM_Base_SetConfig+0x5a>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a1e      	ldr	r2, [pc, #120]	; (8002e14 <TIM_Base_SetConfig+0xd0>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d108      	bne.n	8002db0 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	4a1d      	ldr	r2, [pc, #116]	; (8002e18 <TIM_Base_SetConfig+0xd4>)
 8002da2:	4013      	ands	r3, r2
 8002da4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2280      	movs	r2, #128	; 0x80
 8002db4:	4393      	bics	r3, r2
 8002db6:	001a      	movs	r2, r3
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	695b      	ldr	r3, [r3, #20]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a0a      	ldr	r2, [pc, #40]	; (8002e04 <TIM_Base_SetConfig+0xc0>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d007      	beq.n	8002dee <TIM_Base_SetConfig+0xaa>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a0b      	ldr	r2, [pc, #44]	; (8002e10 <TIM_Base_SetConfig+0xcc>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d003      	beq.n	8002dee <TIM_Base_SetConfig+0xaa>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a0a      	ldr	r2, [pc, #40]	; (8002e14 <TIM_Base_SetConfig+0xd0>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d103      	bne.n	8002df6 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	691a      	ldr	r2, [r3, #16]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	615a      	str	r2, [r3, #20]
}
 8002dfc:	46c0      	nop			; (mov r8, r8)
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	b004      	add	sp, #16
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40012c00 	.word	0x40012c00
 8002e08:	40000400 	.word	0x40000400
 8002e0c:	40002000 	.word	0x40002000
 8002e10:	40014400 	.word	0x40014400
 8002e14:	40014800 	.word	0x40014800
 8002e18:	fffffcff 	.word	0xfffffcff

08002e1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e24:	46c0      	nop			; (mov r8, r8)
 8002e26:	46bd      	mov	sp, r7
 8002e28:	b002      	add	sp, #8
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e34:	46c0      	nop			; (mov r8, r8)
 8002e36:	46bd      	mov	sp, r7
 8002e38:	b002      	add	sp, #8
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e044      	b.n	8002ed8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d107      	bne.n	8002e66 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2278      	movs	r2, #120	; 0x78
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	0018      	movs	r0, r3
 8002e62:	f7fe fc8b 	bl	800177c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2224      	movs	r2, #36	; 0x24
 8002e6a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2101      	movs	r1, #1
 8002e78:	438a      	bics	r2, r1
 8002e7a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f000 f830 	bl	8002ee4 <UART_SetConfig>
 8002e84:	0003      	movs	r3, r0
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d101      	bne.n	8002e8e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e024      	b.n	8002ed8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d003      	beq.n	8002e9e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	0018      	movs	r0, r3
 8002e9a:	f000 f94b 	bl	8003134 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	685a      	ldr	r2, [r3, #4]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	490d      	ldr	r1, [pc, #52]	; (8002ee0 <HAL_UART_Init+0xa4>)
 8002eaa:	400a      	ands	r2, r1
 8002eac:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	689a      	ldr	r2, [r3, #8]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2108      	movs	r1, #8
 8002eba:	438a      	bics	r2, r1
 8002ebc:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2101      	movs	r1, #1
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	f000 f9e3 	bl	800329c <UART_CheckIdleState>
 8002ed6:	0003      	movs	r3, r0
}
 8002ed8:	0018      	movs	r0, r3
 8002eda:	46bd      	mov	sp, r7
 8002edc:	b002      	add	sp, #8
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	fffff7ff 	.word	0xfffff7ff

08002ee4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b088      	sub	sp, #32
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002eec:	231e      	movs	r3, #30
 8002eee:	18fb      	adds	r3, r7, r3
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689a      	ldr	r2, [r3, #8]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	691b      	ldr	r3, [r3, #16]
 8002efc:	431a      	orrs	r2, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	431a      	orrs	r2, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	69db      	ldr	r3, [r3, #28]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a83      	ldr	r2, [pc, #524]	; (8003120 <UART_SetConfig+0x23c>)
 8002f14:	4013      	ands	r3, r2
 8002f16:	0019      	movs	r1, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	697a      	ldr	r2, [r7, #20]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	4a7e      	ldr	r2, [pc, #504]	; (8003124 <UART_SetConfig+0x240>)
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	0019      	movs	r1, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	68da      	ldr	r2, [r3, #12]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a1b      	ldr	r3, [r3, #32]
 8002f44:	697a      	ldr	r2, [r7, #20]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	4a75      	ldr	r2, [pc, #468]	; (8003128 <UART_SetConfig+0x244>)
 8002f52:	4013      	ands	r3, r2
 8002f54:	0019      	movs	r1, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	697a      	ldr	r2, [r7, #20]
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f60:	4b72      	ldr	r3, [pc, #456]	; (800312c <UART_SetConfig+0x248>)
 8002f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f64:	2203      	movs	r2, #3
 8002f66:	4013      	ands	r3, r2
 8002f68:	2b03      	cmp	r3, #3
 8002f6a:	d00d      	beq.n	8002f88 <UART_SetConfig+0xa4>
 8002f6c:	d81b      	bhi.n	8002fa6 <UART_SetConfig+0xc2>
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d014      	beq.n	8002f9c <UART_SetConfig+0xb8>
 8002f72:	d818      	bhi.n	8002fa6 <UART_SetConfig+0xc2>
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d002      	beq.n	8002f7e <UART_SetConfig+0x9a>
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d00a      	beq.n	8002f92 <UART_SetConfig+0xae>
 8002f7c:	e013      	b.n	8002fa6 <UART_SetConfig+0xc2>
 8002f7e:	231f      	movs	r3, #31
 8002f80:	18fb      	adds	r3, r7, r3
 8002f82:	2200      	movs	r2, #0
 8002f84:	701a      	strb	r2, [r3, #0]
 8002f86:	e012      	b.n	8002fae <UART_SetConfig+0xca>
 8002f88:	231f      	movs	r3, #31
 8002f8a:	18fb      	adds	r3, r7, r3
 8002f8c:	2202      	movs	r2, #2
 8002f8e:	701a      	strb	r2, [r3, #0]
 8002f90:	e00d      	b.n	8002fae <UART_SetConfig+0xca>
 8002f92:	231f      	movs	r3, #31
 8002f94:	18fb      	adds	r3, r7, r3
 8002f96:	2204      	movs	r2, #4
 8002f98:	701a      	strb	r2, [r3, #0]
 8002f9a:	e008      	b.n	8002fae <UART_SetConfig+0xca>
 8002f9c:	231f      	movs	r3, #31
 8002f9e:	18fb      	adds	r3, r7, r3
 8002fa0:	2208      	movs	r2, #8
 8002fa2:	701a      	strb	r2, [r3, #0]
 8002fa4:	e003      	b.n	8002fae <UART_SetConfig+0xca>
 8002fa6:	231f      	movs	r3, #31
 8002fa8:	18fb      	adds	r3, r7, r3
 8002faa:	2210      	movs	r2, #16
 8002fac:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69da      	ldr	r2, [r3, #28]
 8002fb2:	2380      	movs	r3, #128	; 0x80
 8002fb4:	021b      	lsls	r3, r3, #8
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d15c      	bne.n	8003074 <UART_SetConfig+0x190>
  {
    switch (clocksource)
 8002fba:	231f      	movs	r3, #31
 8002fbc:	18fb      	adds	r3, r7, r3
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d015      	beq.n	8002ff0 <UART_SetConfig+0x10c>
 8002fc4:	dc18      	bgt.n	8002ff8 <UART_SetConfig+0x114>
 8002fc6:	2b04      	cmp	r3, #4
 8002fc8:	d00d      	beq.n	8002fe6 <UART_SetConfig+0x102>
 8002fca:	dc15      	bgt.n	8002ff8 <UART_SetConfig+0x114>
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d002      	beq.n	8002fd6 <UART_SetConfig+0xf2>
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d005      	beq.n	8002fe0 <UART_SetConfig+0xfc>
 8002fd4:	e010      	b.n	8002ff8 <UART_SetConfig+0x114>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fd6:	f7ff fb99 	bl	800270c <HAL_RCC_GetPCLK1Freq>
 8002fda:	0003      	movs	r3, r0
 8002fdc:	61bb      	str	r3, [r7, #24]
        break;
 8002fde:	e012      	b.n	8003006 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002fe0:	4b53      	ldr	r3, [pc, #332]	; (8003130 <UART_SetConfig+0x24c>)
 8002fe2:	61bb      	str	r3, [r7, #24]
        break;
 8002fe4:	e00f      	b.n	8003006 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fe6:	f7ff fb31 	bl	800264c <HAL_RCC_GetSysClockFreq>
 8002fea:	0003      	movs	r3, r0
 8002fec:	61bb      	str	r3, [r7, #24]
        break;
 8002fee:	e00a      	b.n	8003006 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ff0:	2380      	movs	r3, #128	; 0x80
 8002ff2:	021b      	lsls	r3, r3, #8
 8002ff4:	61bb      	str	r3, [r7, #24]
        break;
 8002ff6:	e006      	b.n	8003006 <UART_SetConfig+0x122>
      default:
        pclk = 0U;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002ffc:	231e      	movs	r3, #30
 8002ffe:	18fb      	adds	r3, r7, r3
 8003000:	2201      	movs	r2, #1
 8003002:	701a      	strb	r2, [r3, #0]
        break;
 8003004:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d100      	bne.n	800300e <UART_SetConfig+0x12a>
 800300c:	e07a      	b.n	8003104 <UART_SetConfig+0x220>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	005a      	lsls	r2, r3, #1
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	085b      	lsrs	r3, r3, #1
 8003018:	18d2      	adds	r2, r2, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	0019      	movs	r1, r3
 8003020:	0010      	movs	r0, r2
 8003022:	f7fd f871 	bl	8000108 <__udivsi3>
 8003026:	0003      	movs	r3, r0
 8003028:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	2b0f      	cmp	r3, #15
 800302e:	d91c      	bls.n	800306a <UART_SetConfig+0x186>
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	2380      	movs	r3, #128	; 0x80
 8003034:	025b      	lsls	r3, r3, #9
 8003036:	429a      	cmp	r2, r3
 8003038:	d217      	bcs.n	800306a <UART_SetConfig+0x186>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	b29a      	uxth	r2, r3
 800303e:	200e      	movs	r0, #14
 8003040:	183b      	adds	r3, r7, r0
 8003042:	210f      	movs	r1, #15
 8003044:	438a      	bics	r2, r1
 8003046:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	085b      	lsrs	r3, r3, #1
 800304c:	b29b      	uxth	r3, r3
 800304e:	2207      	movs	r2, #7
 8003050:	4013      	ands	r3, r2
 8003052:	b299      	uxth	r1, r3
 8003054:	183b      	adds	r3, r7, r0
 8003056:	183a      	adds	r2, r7, r0
 8003058:	8812      	ldrh	r2, [r2, #0]
 800305a:	430a      	orrs	r2, r1
 800305c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	183a      	adds	r2, r7, r0
 8003064:	8812      	ldrh	r2, [r2, #0]
 8003066:	60da      	str	r2, [r3, #12]
 8003068:	e04c      	b.n	8003104 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 800306a:	231e      	movs	r3, #30
 800306c:	18fb      	adds	r3, r7, r3
 800306e:	2201      	movs	r2, #1
 8003070:	701a      	strb	r2, [r3, #0]
 8003072:	e047      	b.n	8003104 <UART_SetConfig+0x220>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003074:	231f      	movs	r3, #31
 8003076:	18fb      	adds	r3, r7, r3
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	2b08      	cmp	r3, #8
 800307c:	d015      	beq.n	80030aa <UART_SetConfig+0x1c6>
 800307e:	dc18      	bgt.n	80030b2 <UART_SetConfig+0x1ce>
 8003080:	2b04      	cmp	r3, #4
 8003082:	d00d      	beq.n	80030a0 <UART_SetConfig+0x1bc>
 8003084:	dc15      	bgt.n	80030b2 <UART_SetConfig+0x1ce>
 8003086:	2b00      	cmp	r3, #0
 8003088:	d002      	beq.n	8003090 <UART_SetConfig+0x1ac>
 800308a:	2b02      	cmp	r3, #2
 800308c:	d005      	beq.n	800309a <UART_SetConfig+0x1b6>
 800308e:	e010      	b.n	80030b2 <UART_SetConfig+0x1ce>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003090:	f7ff fb3c 	bl	800270c <HAL_RCC_GetPCLK1Freq>
 8003094:	0003      	movs	r3, r0
 8003096:	61bb      	str	r3, [r7, #24]
        break;
 8003098:	e012      	b.n	80030c0 <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800309a:	4b25      	ldr	r3, [pc, #148]	; (8003130 <UART_SetConfig+0x24c>)
 800309c:	61bb      	str	r3, [r7, #24]
        break;
 800309e:	e00f      	b.n	80030c0 <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030a0:	f7ff fad4 	bl	800264c <HAL_RCC_GetSysClockFreq>
 80030a4:	0003      	movs	r3, r0
 80030a6:	61bb      	str	r3, [r7, #24]
        break;
 80030a8:	e00a      	b.n	80030c0 <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030aa:	2380      	movs	r3, #128	; 0x80
 80030ac:	021b      	lsls	r3, r3, #8
 80030ae:	61bb      	str	r3, [r7, #24]
        break;
 80030b0:	e006      	b.n	80030c0 <UART_SetConfig+0x1dc>
      default:
        pclk = 0U;
 80030b2:	2300      	movs	r3, #0
 80030b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80030b6:	231e      	movs	r3, #30
 80030b8:	18fb      	adds	r3, r7, r3
 80030ba:	2201      	movs	r2, #1
 80030bc:	701a      	strb	r2, [r3, #0]
        break;
 80030be:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d01e      	beq.n	8003104 <UART_SetConfig+0x220>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	085a      	lsrs	r2, r3, #1
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	18d2      	adds	r2, r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	0019      	movs	r1, r3
 80030d6:	0010      	movs	r0, r2
 80030d8:	f7fd f816 	bl	8000108 <__udivsi3>
 80030dc:	0003      	movs	r3, r0
 80030de:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	2b0f      	cmp	r3, #15
 80030e4:	d90a      	bls.n	80030fc <UART_SetConfig+0x218>
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	2380      	movs	r3, #128	; 0x80
 80030ea:	025b      	lsls	r3, r3, #9
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d205      	bcs.n	80030fc <UART_SetConfig+0x218>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	60da      	str	r2, [r3, #12]
 80030fa:	e003      	b.n	8003104 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 80030fc:	231e      	movs	r3, #30
 80030fe:	18fb      	adds	r3, r7, r3
 8003100:	2201      	movs	r2, #1
 8003102:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003110:	231e      	movs	r3, #30
 8003112:	18fb      	adds	r3, r7, r3
 8003114:	781b      	ldrb	r3, [r3, #0]
}
 8003116:	0018      	movs	r0, r3
 8003118:	46bd      	mov	sp, r7
 800311a:	b008      	add	sp, #32
 800311c:	bd80      	pop	{r7, pc}
 800311e:	46c0      	nop			; (mov r8, r8)
 8003120:	ffff69f3 	.word	0xffff69f3
 8003124:	ffffcfff 	.word	0xffffcfff
 8003128:	fffff4ff 	.word	0xfffff4ff
 800312c:	40021000 	.word	0x40021000
 8003130:	007a1200 	.word	0x007a1200

08003134 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003140:	2201      	movs	r2, #1
 8003142:	4013      	ands	r3, r2
 8003144:	d00b      	beq.n	800315e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	4a4a      	ldr	r2, [pc, #296]	; (8003278 <UART_AdvFeatureConfig+0x144>)
 800314e:	4013      	ands	r3, r2
 8003150:	0019      	movs	r1, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	430a      	orrs	r2, r1
 800315c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003162:	2202      	movs	r2, #2
 8003164:	4013      	ands	r3, r2
 8003166:	d00b      	beq.n	8003180 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	4a43      	ldr	r2, [pc, #268]	; (800327c <UART_AdvFeatureConfig+0x148>)
 8003170:	4013      	ands	r3, r2
 8003172:	0019      	movs	r1, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	430a      	orrs	r2, r1
 800317e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003184:	2204      	movs	r2, #4
 8003186:	4013      	ands	r3, r2
 8003188:	d00b      	beq.n	80031a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	4a3b      	ldr	r2, [pc, #236]	; (8003280 <UART_AdvFeatureConfig+0x14c>)
 8003192:	4013      	ands	r3, r2
 8003194:	0019      	movs	r1, r3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	430a      	orrs	r2, r1
 80031a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a6:	2208      	movs	r2, #8
 80031a8:	4013      	ands	r3, r2
 80031aa:	d00b      	beq.n	80031c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	4a34      	ldr	r2, [pc, #208]	; (8003284 <UART_AdvFeatureConfig+0x150>)
 80031b4:	4013      	ands	r3, r2
 80031b6:	0019      	movs	r1, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	430a      	orrs	r2, r1
 80031c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c8:	2210      	movs	r2, #16
 80031ca:	4013      	ands	r3, r2
 80031cc:	d00b      	beq.n	80031e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	4a2c      	ldr	r2, [pc, #176]	; (8003288 <UART_AdvFeatureConfig+0x154>)
 80031d6:	4013      	ands	r3, r2
 80031d8:	0019      	movs	r1, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ea:	2220      	movs	r2, #32
 80031ec:	4013      	ands	r3, r2
 80031ee:	d00b      	beq.n	8003208 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	4a25      	ldr	r2, [pc, #148]	; (800328c <UART_AdvFeatureConfig+0x158>)
 80031f8:	4013      	ands	r3, r2
 80031fa:	0019      	movs	r1, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	430a      	orrs	r2, r1
 8003206:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320c:	2240      	movs	r2, #64	; 0x40
 800320e:	4013      	ands	r3, r2
 8003210:	d01d      	beq.n	800324e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	4a1d      	ldr	r2, [pc, #116]	; (8003290 <UART_AdvFeatureConfig+0x15c>)
 800321a:	4013      	ands	r3, r2
 800321c:	0019      	movs	r1, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	430a      	orrs	r2, r1
 8003228:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800322e:	2380      	movs	r3, #128	; 0x80
 8003230:	035b      	lsls	r3, r3, #13
 8003232:	429a      	cmp	r2, r3
 8003234:	d10b      	bne.n	800324e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	4a15      	ldr	r2, [pc, #84]	; (8003294 <UART_AdvFeatureConfig+0x160>)
 800323e:	4013      	ands	r3, r2
 8003240:	0019      	movs	r1, r3
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	430a      	orrs	r2, r1
 800324c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003252:	2280      	movs	r2, #128	; 0x80
 8003254:	4013      	ands	r3, r2
 8003256:	d00b      	beq.n	8003270 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	4a0e      	ldr	r2, [pc, #56]	; (8003298 <UART_AdvFeatureConfig+0x164>)
 8003260:	4013      	ands	r3, r2
 8003262:	0019      	movs	r1, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	430a      	orrs	r2, r1
 800326e:	605a      	str	r2, [r3, #4]
  }
}
 8003270:	46c0      	nop			; (mov r8, r8)
 8003272:	46bd      	mov	sp, r7
 8003274:	b002      	add	sp, #8
 8003276:	bd80      	pop	{r7, pc}
 8003278:	fffdffff 	.word	0xfffdffff
 800327c:	fffeffff 	.word	0xfffeffff
 8003280:	fffbffff 	.word	0xfffbffff
 8003284:	ffff7fff 	.word	0xffff7fff
 8003288:	ffffefff 	.word	0xffffefff
 800328c:	ffffdfff 	.word	0xffffdfff
 8003290:	ffefffff 	.word	0xffefffff
 8003294:	ff9fffff 	.word	0xff9fffff
 8003298:	fff7ffff 	.word	0xfff7ffff

0800329c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b092      	sub	sp, #72	; 0x48
 80032a0:	af02      	add	r7, sp, #8
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2284      	movs	r2, #132	; 0x84
 80032a8:	2100      	movs	r1, #0
 80032aa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80032ac:	f7fe fb38 	bl	8001920 <HAL_GetTick>
 80032b0:	0003      	movs	r3, r0
 80032b2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2208      	movs	r2, #8
 80032bc:	4013      	ands	r3, r2
 80032be:	2b08      	cmp	r3, #8
 80032c0:	d12c      	bne.n	800331c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80032c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032c4:	2280      	movs	r2, #128	; 0x80
 80032c6:	0391      	lsls	r1, r2, #14
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	4a46      	ldr	r2, [pc, #280]	; (80033e4 <UART_CheckIdleState+0x148>)
 80032cc:	9200      	str	r2, [sp, #0]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f000 f88c 	bl	80033ec <UART_WaitOnFlagUntilTimeout>
 80032d4:	1e03      	subs	r3, r0, #0
 80032d6:	d021      	beq.n	800331c <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032d8:	f3ef 8310 	mrs	r3, PRIMASK
 80032dc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80032de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80032e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80032e2:	2301      	movs	r3, #1
 80032e4:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032e8:	f383 8810 	msr	PRIMASK, r3
}
 80032ec:	46c0      	nop			; (mov r8, r8)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2180      	movs	r1, #128	; 0x80
 80032fa:	438a      	bics	r2, r1
 80032fc:	601a      	str	r2, [r3, #0]
 80032fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003300:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003304:	f383 8810 	msr	PRIMASK, r3
}
 8003308:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2220      	movs	r2, #32
 800330e:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2278      	movs	r2, #120	; 0x78
 8003314:	2100      	movs	r1, #0
 8003316:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e05f      	b.n	80033dc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2204      	movs	r2, #4
 8003324:	4013      	ands	r3, r2
 8003326:	2b04      	cmp	r3, #4
 8003328:	d146      	bne.n	80033b8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800332a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800332c:	2280      	movs	r2, #128	; 0x80
 800332e:	03d1      	lsls	r1, r2, #15
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	4a2c      	ldr	r2, [pc, #176]	; (80033e4 <UART_CheckIdleState+0x148>)
 8003334:	9200      	str	r2, [sp, #0]
 8003336:	2200      	movs	r2, #0
 8003338:	f000 f858 	bl	80033ec <UART_WaitOnFlagUntilTimeout>
 800333c:	1e03      	subs	r3, r0, #0
 800333e:	d03b      	beq.n	80033b8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003340:	f3ef 8310 	mrs	r3, PRIMASK
 8003344:	60fb      	str	r3, [r7, #12]
  return(result);
 8003346:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003348:	637b      	str	r3, [r7, #52]	; 0x34
 800334a:	2301      	movs	r3, #1
 800334c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	f383 8810 	msr	PRIMASK, r3
}
 8003354:	46c0      	nop			; (mov r8, r8)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4921      	ldr	r1, [pc, #132]	; (80033e8 <UART_CheckIdleState+0x14c>)
 8003362:	400a      	ands	r2, r1
 8003364:	601a      	str	r2, [r3, #0]
 8003366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003368:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f383 8810 	msr	PRIMASK, r3
}
 8003370:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003372:	f3ef 8310 	mrs	r3, PRIMASK
 8003376:	61bb      	str	r3, [r7, #24]
  return(result);
 8003378:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800337a:	633b      	str	r3, [r7, #48]	; 0x30
 800337c:	2301      	movs	r3, #1
 800337e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	f383 8810 	msr	PRIMASK, r3
}
 8003386:	46c0      	nop			; (mov r8, r8)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	689a      	ldr	r2, [r3, #8]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2101      	movs	r1, #1
 8003394:	438a      	bics	r2, r1
 8003396:	609a      	str	r2, [r3, #8]
 8003398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800339a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800339c:	6a3b      	ldr	r3, [r7, #32]
 800339e:	f383 8810 	msr	PRIMASK, r3
}
 80033a2:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2280      	movs	r2, #128	; 0x80
 80033a8:	2120      	movs	r1, #32
 80033aa:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2278      	movs	r2, #120	; 0x78
 80033b0:	2100      	movs	r1, #0
 80033b2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e011      	b.n	80033dc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2220      	movs	r2, #32
 80033bc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2280      	movs	r2, #128	; 0x80
 80033c2:	2120      	movs	r1, #32
 80033c4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2278      	movs	r2, #120	; 0x78
 80033d6:	2100      	movs	r1, #0
 80033d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033da:	2300      	movs	r3, #0
}
 80033dc:	0018      	movs	r0, r3
 80033de:	46bd      	mov	sp, r7
 80033e0:	b010      	add	sp, #64	; 0x40
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	01ffffff 	.word	0x01ffffff
 80033e8:	fffffedf 	.word	0xfffffedf

080033ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	603b      	str	r3, [r7, #0]
 80033f8:	1dfb      	adds	r3, r7, #7
 80033fa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033fc:	e04b      	b.n	8003496 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	3301      	adds	r3, #1
 8003402:	d048      	beq.n	8003496 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003404:	f7fe fa8c 	bl	8001920 <HAL_GetTick>
 8003408:	0002      	movs	r2, r0
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	429a      	cmp	r2, r3
 8003412:	d302      	bcc.n	800341a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e04b      	b.n	80034b6 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2204      	movs	r2, #4
 8003426:	4013      	ands	r3, r2
 8003428:	d035      	beq.n	8003496 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	69db      	ldr	r3, [r3, #28]
 8003430:	2208      	movs	r2, #8
 8003432:	4013      	ands	r3, r2
 8003434:	2b08      	cmp	r3, #8
 8003436:	d111      	bne.n	800345c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2208      	movs	r2, #8
 800343e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	0018      	movs	r0, r3
 8003444:	f000 f83c 	bl	80034c0 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2284      	movs	r2, #132	; 0x84
 800344c:	2108      	movs	r1, #8
 800344e:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2278      	movs	r2, #120	; 0x78
 8003454:	2100      	movs	r1, #0
 8003456:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e02c      	b.n	80034b6 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	69da      	ldr	r2, [r3, #28]
 8003462:	2380      	movs	r3, #128	; 0x80
 8003464:	011b      	lsls	r3, r3, #4
 8003466:	401a      	ands	r2, r3
 8003468:	2380      	movs	r3, #128	; 0x80
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	429a      	cmp	r2, r3
 800346e:	d112      	bne.n	8003496 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2280      	movs	r2, #128	; 0x80
 8003476:	0112      	lsls	r2, r2, #4
 8003478:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	0018      	movs	r0, r3
 800347e:	f000 f81f 	bl	80034c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2284      	movs	r2, #132	; 0x84
 8003486:	2120      	movs	r1, #32
 8003488:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2278      	movs	r2, #120	; 0x78
 800348e:	2100      	movs	r1, #0
 8003490:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e00f      	b.n	80034b6 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	69db      	ldr	r3, [r3, #28]
 800349c:	68ba      	ldr	r2, [r7, #8]
 800349e:	4013      	ands	r3, r2
 80034a0:	68ba      	ldr	r2, [r7, #8]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	425a      	negs	r2, r3
 80034a6:	4153      	adcs	r3, r2
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	001a      	movs	r2, r3
 80034ac:	1dfb      	adds	r3, r7, #7
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d0a4      	beq.n	80033fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	0018      	movs	r0, r3
 80034b8:	46bd      	mov	sp, r7
 80034ba:	b004      	add	sp, #16
 80034bc:	bd80      	pop	{r7, pc}
	...

080034c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08e      	sub	sp, #56	; 0x38
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034c8:	f3ef 8310 	mrs	r3, PRIMASK
 80034cc:	617b      	str	r3, [r7, #20]
  return(result);
 80034ce:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034d0:	637b      	str	r3, [r7, #52]	; 0x34
 80034d2:	2301      	movs	r3, #1
 80034d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034d6:	69bb      	ldr	r3, [r7, #24]
 80034d8:	f383 8810 	msr	PRIMASK, r3
}
 80034dc:	46c0      	nop			; (mov r8, r8)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4926      	ldr	r1, [pc, #152]	; (8003584 <UART_EndRxTransfer+0xc4>)
 80034ea:	400a      	ands	r2, r1
 80034ec:	601a      	str	r2, [r3, #0]
 80034ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	f383 8810 	msr	PRIMASK, r3
}
 80034f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034fa:	f3ef 8310 	mrs	r3, PRIMASK
 80034fe:	623b      	str	r3, [r7, #32]
  return(result);
 8003500:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003502:	633b      	str	r3, [r7, #48]	; 0x30
 8003504:	2301      	movs	r3, #1
 8003506:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350a:	f383 8810 	msr	PRIMASK, r3
}
 800350e:	46c0      	nop			; (mov r8, r8)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689a      	ldr	r2, [r3, #8]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2101      	movs	r1, #1
 800351c:	438a      	bics	r2, r1
 800351e:	609a      	str	r2, [r3, #8]
 8003520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003522:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003526:	f383 8810 	msr	PRIMASK, r3
}
 800352a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003530:	2b01      	cmp	r3, #1
 8003532:	d118      	bne.n	8003566 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003534:	f3ef 8310 	mrs	r3, PRIMASK
 8003538:	60bb      	str	r3, [r7, #8]
  return(result);
 800353a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800353c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800353e:	2301      	movs	r3, #1
 8003540:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f383 8810 	msr	PRIMASK, r3
}
 8003548:	46c0      	nop			; (mov r8, r8)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2110      	movs	r1, #16
 8003556:	438a      	bics	r2, r1
 8003558:	601a      	str	r2, [r3, #0]
 800355a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800355c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	f383 8810 	msr	PRIMASK, r3
}
 8003564:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2280      	movs	r2, #128	; 0x80
 800356a:	2120      	movs	r1, #32
 800356c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	669a      	str	r2, [r3, #104]	; 0x68
}
 800357a:	46c0      	nop			; (mov r8, r8)
 800357c:	46bd      	mov	sp, r7
 800357e:	b00e      	add	sp, #56	; 0x38
 8003580:	bd80      	pop	{r7, pc}
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	fffffedf 	.word	0xfffffedf

08003588 <memset>:
 8003588:	0003      	movs	r3, r0
 800358a:	1882      	adds	r2, r0, r2
 800358c:	4293      	cmp	r3, r2
 800358e:	d100      	bne.n	8003592 <memset+0xa>
 8003590:	4770      	bx	lr
 8003592:	7019      	strb	r1, [r3, #0]
 8003594:	3301      	adds	r3, #1
 8003596:	e7f9      	b.n	800358c <memset+0x4>

08003598 <__libc_init_array>:
 8003598:	b570      	push	{r4, r5, r6, lr}
 800359a:	2600      	movs	r6, #0
 800359c:	4c0c      	ldr	r4, [pc, #48]	; (80035d0 <__libc_init_array+0x38>)
 800359e:	4d0d      	ldr	r5, [pc, #52]	; (80035d4 <__libc_init_array+0x3c>)
 80035a0:	1b64      	subs	r4, r4, r5
 80035a2:	10a4      	asrs	r4, r4, #2
 80035a4:	42a6      	cmp	r6, r4
 80035a6:	d109      	bne.n	80035bc <__libc_init_array+0x24>
 80035a8:	2600      	movs	r6, #0
 80035aa:	f000 f819 	bl	80035e0 <_init>
 80035ae:	4c0a      	ldr	r4, [pc, #40]	; (80035d8 <__libc_init_array+0x40>)
 80035b0:	4d0a      	ldr	r5, [pc, #40]	; (80035dc <__libc_init_array+0x44>)
 80035b2:	1b64      	subs	r4, r4, r5
 80035b4:	10a4      	asrs	r4, r4, #2
 80035b6:	42a6      	cmp	r6, r4
 80035b8:	d105      	bne.n	80035c6 <__libc_init_array+0x2e>
 80035ba:	bd70      	pop	{r4, r5, r6, pc}
 80035bc:	00b3      	lsls	r3, r6, #2
 80035be:	58eb      	ldr	r3, [r5, r3]
 80035c0:	4798      	blx	r3
 80035c2:	3601      	adds	r6, #1
 80035c4:	e7ee      	b.n	80035a4 <__libc_init_array+0xc>
 80035c6:	00b3      	lsls	r3, r6, #2
 80035c8:	58eb      	ldr	r3, [r5, r3]
 80035ca:	4798      	blx	r3
 80035cc:	3601      	adds	r6, #1
 80035ce:	e7f2      	b.n	80035b6 <__libc_init_array+0x1e>
 80035d0:	080036b0 	.word	0x080036b0
 80035d4:	080036b0 	.word	0x080036b0
 80035d8:	080036b4 	.word	0x080036b4
 80035dc:	080036b0 	.word	0x080036b0

080035e0 <_init>:
 80035e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035e2:	46c0      	nop			; (mov r8, r8)
 80035e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035e6:	bc08      	pop	{r3}
 80035e8:	469e      	mov	lr, r3
 80035ea:	4770      	bx	lr

080035ec <_fini>:
 80035ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ee:	46c0      	nop			; (mov r8, r8)
 80035f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035f2:	bc08      	pop	{r3}
 80035f4:	469e      	mov	lr, r3
 80035f6:	4770      	bx	lr
