
---------- Begin Simulation Statistics ----------
final_tick                                 3987848500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67686956                       # Number of bytes of host memory used
host_seconds                                    40.24                       # Real time elapsed on the host
host_tick_rate                               99098100                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.003988                       # Number of seconds simulated
sim_ticks                                  3987848500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8085686                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5933988                       # number of cc regfile writes
system.cpu.committedInsts::0                  3810237                       # Number of Instructions Simulated
system.cpu.committedInsts::1                  3810237                       # Number of Instructions Simulated
system.cpu.committedInsts::total              7620474                       # Number of Instructions Simulated
system.cpu.committedOps::0                    6845422                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                    6845422                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total               13690844                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            2.093229                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.093229                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.046614                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    456812                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   246811                       # number of floating regfile writes
system.cpu.idleCycles                          191484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                73236                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0                731546                       # Number of branches executed
system.cpu.iew.exec_branches::1                731750                       # Number of branches executed
system.cpu.iew.exec_branches::total           1463296                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.948318                       # Inst execution rate
system.cpu.iew.exec_refs::0                   1570993                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                   1572366                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total               3143359                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                  468849                       # Number of stores executed
system.cpu.iew.exec_stores::1                  469171                       # Number of stores executed
system.cpu.iew.exec_stores::total              938020                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2055436                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2216831                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1995                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1044956                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            16642434                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0            1102144                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1            1103195                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total        2205339                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             98145                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              15539193                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  11861                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10130                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  68357                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 30035                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            590                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        52005                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          21231                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0                9959076                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1                9951151                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total           19910227                       # num instructions consuming a value
system.cpu.iew.wb_count::0                    7680223                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                    7681317                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total               15361540                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.579989                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.580208                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.580098                       # average fanout of values written-back
system.cpu.iew.wb_producers::0                5776153                       # num instructions producing a value
system.cpu.iew.wb_producers::1                5773733                       # num instructions producing a value
system.cpu.iew.wb_producers::total           11549886                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.962953                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.963090                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.926043                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                     7682934                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                     7683985                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total                15366919                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24195255                       # number of integer regfile reads
system.cpu.int_regfile_writes                12742531                       # number of integer regfile writes
system.cpu.ipc::0                            0.477731                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.477731                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.955462                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             91583      1.16%      1.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5991719     75.76%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  527      0.01%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 46531      0.59%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               11904      0.15%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1574      0.02%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8749      0.11%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31538      0.40%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  192      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                21782      0.28%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               22149      0.28%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1493      0.02%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               5      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             190      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             63      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              1      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1150297     14.54%     93.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              445046      5.63%     98.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           49759      0.63%     99.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          33697      0.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7908800                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass             90940      1.15%      1.15% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu               5992449     75.74%     76.89% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                  527      0.01%     76.90% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 46535      0.59%     77.48% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               11841      0.15%     77.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                1540      0.02%     77.65% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 8709      0.11%     77.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                31607      0.40%     78.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                  188      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                21731      0.27%     78.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               22127      0.28%     78.72% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     78.72% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift               1513      0.02%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               5      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt             191      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult             62      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              1      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     78.74% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead              1152278     14.56%     93.31% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite              445758      5.63%     98.94% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead           50132      0.63%     99.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite          33810      0.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total                7911945                       # Type of FU issued
system.cpu.iq.FU_type::total                 15820745      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                  666830                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1051580                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       338749                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             537668                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                  4602315                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                  4626281                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total              9228596                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.290904                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.292419                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.583322                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5002690     54.21%     54.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    103      0.00%     54.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  433326      4.70%     58.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 19111      0.21%     59.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     59.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  2126      0.02%     59.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     59.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     59.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                  15594      0.17%     59.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     59.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  34528      0.37%     59.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    353      0.00%     59.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  36723      0.40%     60.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 33576      0.36%     60.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 2175      0.02%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                10      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt               197      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 2      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult              117      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2551094     27.64%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1096871     11.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               33419897                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           56959903                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15022791                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          19056915                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   16639636                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  15820745                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2798                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2951559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            137275                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            151                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4098371                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7784214                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.032414                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.992366                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2877401     36.96%     36.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1038084     13.34%     50.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              683428      8.78%     59.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              785630     10.09%     69.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1234000     15.85%     85.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              908771     11.67%     96.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              224331      2.88%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               27478      0.35%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5091      0.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7784214                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.983619                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             15500                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6894                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1108744                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              522290                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads             15232                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores             6529                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads              1108087                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores              522666                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6366595                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1584                       # number of misc regfile writes
system.cpu.numCycles                          7975698                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  117                       # Number of system calls
system.cpu.workload1.numSyscalls                  117                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         51330                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          127                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       121947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       244638                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             33                       # Total number of snoops made to the snoop filter.
sim_insts                                     7620474                       # Number of instructions simulated
sim_ops                                      13690844                       # Number of ops (including micro ops) simulated
host_inst_rate                                 189361                       # Simulator instruction rate (inst/s)
host_op_rate                                   340203                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1818498                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1459508                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             84134                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               837874                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  791523                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.468023                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   80018                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                101                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           74578                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              45290                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            29288                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         5900                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts         2839079                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2646                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             66739                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7766114                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.762895                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.707039                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         4553548     58.63%     58.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          620828      7.99%     66.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          354570      4.57%     71.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          779439     10.04%     81.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          185614      2.39%     83.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          141929      1.83%     85.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          103757      1.34%     86.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          263516      3.39%     90.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          762913      9.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7766114                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0           3810237                       # Number of instructions committed
system.cpu.commit.instsCommitted::1           3810237                       # Number of instructions committed
system.cpu.commit.instsCommitted::total       7620474                       # Number of instructions committed
system.cpu.commit.opsCommitted::0             6845422                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1             6845422                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total        13690844                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                  1310433                       # Number of memory references committed
system.cpu.commit.memRefs::1                  1310433                       # Number of memory references committed
system.cpu.commit.memRefs::total              2620866                       # Number of memory references committed
system.cpu.commit.loads::0                     905312                       # Number of loads committed
system.cpu.commit.loads::1                     905312                       # Number of loads committed
system.cpu.commit.loads::total                1810624                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                      354                       # Number of memory barriers committed
system.cpu.commit.membars::1                      354                       # Number of memory barriers committed
system.cpu.commit.membars::total                  708                       # Number of memory barriers committed
system.cpu.commit.branches::0                  679817                       # Number of branches committed
system.cpu.commit.branches::1                  679817                       # Number of branches committed
system.cpu.commit.branches::total             1359634                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  132636                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                  132636                       # Number of committed floating point instructions.
system.cpu.commit.floating::total              265272                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                  6711682                       # Number of committed integer instructions.
system.cpu.commit.integer::1                  6711682                       # Number of committed integer instructions.
system.cpu.commit.integer::total             13423364                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              32403                       # Number of function calls committed.
system.cpu.commit.functionCalls::1              32403                       # Number of function calls committed.
system.cpu.commit.functionCalls::total          64806                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        65412      0.96%      0.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5345366     78.09%     79.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          484      0.01%     79.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        46057      0.67%     79.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         7566      0.11%     79.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1408      0.02%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7892      0.12%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        20535      0.30%     80.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          174      0.00%     80.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        18930      0.28%     80.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        19572      0.29%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1377      0.02%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          157      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           52      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       878591     12.83%     93.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       380675      5.56%     99.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        26721      0.39%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        24446      0.36%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      6845422                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass        65412      0.96%      0.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu      5345366     78.09%     79.04% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult          484      0.01%     79.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv        46057      0.67%     79.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd         7566      0.11%     79.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     79.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt         1408      0.02%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         7892      0.12%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        20535      0.30%     80.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp          174      0.00%     80.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt        18930      0.28%     80.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        19572      0.29%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift         1377      0.02%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            5      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt          157      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult           52      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            1      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead       878591     12.83%     93.69% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite       380675      5.56%     99.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead        26721      0.39%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite        24446      0.36%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total      6845422                       # Class of committed instruction
system.cpu.commit.committedInstType::total     13690844      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples        762913                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2515999                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2515999                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2515999                       # number of overall hits
system.cpu.dcache.overall_hits::total         2515999                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       258949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         258949                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       258949                       # number of overall misses
system.cpu.dcache.overall_misses::total        258949                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11416756350                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11416756350                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11416756350                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11416756350                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2774948                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2774948                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2774948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2774948                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.093317                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.093317                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.093317                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.093317                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44088.821930                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44088.821930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44088.821930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44088.821930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       845560                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           11049                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.528193                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       100295                       # number of writebacks
system.cpu.dcache.writebacks::total            100295                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       158423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       158423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       158423                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       158423                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       100526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       100526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       100526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       100526                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3618680350                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3618680350                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3618680350                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3618680350                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036226                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036226                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036226                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036226                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35997.456877                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35997.456877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35997.456877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35997.456877                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3968                       # number of replacements
system.cpu.dcache.expired                       96327                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data      1725043                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1725043                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       239537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        239537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10558794500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10558794500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1964580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1964580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.121928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.121928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44080.014779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44080.014779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       158370                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       158370                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        81167                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81167                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2780825000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2780825000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.041315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34260.536918                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34260.536918                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       790956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         790956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    857961850                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    857961850                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       810368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       810368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44197.498970                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44197.498970                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19359                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19359                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    837855350                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    837855350                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023889                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023889                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43279.887907                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43279.887907                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           181.700467                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2616527                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            100517                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.030691                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   181.700467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.354884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.354884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.433594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          22300101                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         22300101                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2534798                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               7608685                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4296289                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1060299                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  68357                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               755480                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 18282                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               17076314                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                338129                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2074174                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      938958                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        173381                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         10614                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              69438                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10245994                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1818498                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             916831                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7077937                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   86236                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       5012                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                   3250022                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  8526                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     3796                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples             7784214                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.378465                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.630523                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   631807      8.12%      8.12% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                   3574544     45.92%     54.04% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                   3577863     45.96%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total               7784214                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples            7784214                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.372125                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.872332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3954943     50.81%     50.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   321843      4.13%     54.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   293778      3.77%     58.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   607789      7.81%     66.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   605135      7.77%     74.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   515029      6.62%     80.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   323796      4.16%     85.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   501309      6.44%     91.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   660592      8.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7784214                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.228005                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.284652                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3224978                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3224978                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3224978                       # number of overall hits
system.cpu.icache.overall_hits::total         3224978                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        25043                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          25043                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        25043                       # number of overall misses
system.cpu.icache.overall_misses::total         25043                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    845309500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    845309500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    845309500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    845309500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3250021                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3250021                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3250021                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3250021                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007705                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007705                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007705                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007705                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33754.322565                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33754.322565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33754.322565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33754.322565                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          100                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    33.333333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21648                       # number of writebacks
system.cpu.icache.writebacks::total             21648                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2874                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2874                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2874                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2874                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        22169                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        22169                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        22169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        22169                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    713619500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    713619500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    713619500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    713619500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006821                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006821                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006821                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006821                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32189.972484                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32189.972484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32189.972484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32189.972484                       # average overall mshr miss latency
system.cpu.icache.replacements                  21648                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst      3224978                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3224978                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        25043                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         25043                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    845309500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    845309500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3250021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3250021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33754.322565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33754.322565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2874                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2874                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        22169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        22169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    713619500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    713619500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006821                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006821                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32189.972484                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32189.972484                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.357167                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3247147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22169                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            146.472416                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.357167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26022337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26022337                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3254383                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         19467                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       48599                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  203432                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  193                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 302                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 117168                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   11                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   5871                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                       48389                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  202775                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  203                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                 288                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 117544                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                   12                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                   5029                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   3987848500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  68357                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3267702                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6307754                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          35059                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4605777                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1283779                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               16771772                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                139221                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0              11119                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1              13046                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total          24165                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0              181941                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1              175743                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total          357684                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                3520                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                3377                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total            6897                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0              111009                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1              108817                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total          219826                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0       238359                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1       247244                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total       485603                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            20750605                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    42499447                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 26215147                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    569556                       # Number of floating rename lookups
system.cpu.rename.committedMaps              17161854                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3588721                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    1649                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1608                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2435195                       # count of insts added to the skid buffer
system.cpu.rob.reads                         39914138                       # The number of ROB reads
system.cpu.rob.writes                        33458618                       # The number of ROB writes
system.cpu.thread21933.numInsts               3810237                       # Number of Instructions committed
system.cpu.thread21933.numOps                 6845422                       # Number of Ops committed
system.cpu.thread21933.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                13960                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                59601                       # number of demand (read+write) hits
system.l2.demand_hits::total                    73561                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               13960                       # number of overall hits
system.l2.overall_hits::.cpu.data               59601                       # number of overall hits
system.l2.overall_hits::total                   73561                       # number of overall hits
system.l2.demand_misses::.cpu.inst               8195                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              40916                       # number of demand (read+write) misses
system.l2.demand_misses::total                  49111                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              8195                       # number of overall misses
system.l2.overall_misses::.cpu.data             40916                       # number of overall misses
system.l2.overall_misses::total                 49111                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    596932500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2953662000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3550594500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    596932500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2953662000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3550594500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            22155                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           100517                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               122672                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           22155                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          100517                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              122672                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.369894                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.407056                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.400344                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.369894                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.407056                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.400344                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72841.061623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72188.434842                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72297.336646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72841.061623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72188.434842                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72297.336646                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 477                       # number of writebacks
system.l2.writebacks::total                       477                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          8195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         40916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             49111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         8195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        40916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            49390                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    547762500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2708166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3255928500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    547762500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2708166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     19296685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3275225185                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.369894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.407056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.400344                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.369894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.407056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.402618                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66841.061623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66188.434842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66297.336646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66841.061623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66188.434842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69163.745520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66313.528751                       # average overall mshr miss latency
system.l2.replacements                           1973                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks        45325                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            45325                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        45325                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        45325                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        76559                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            76559                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        76559                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        76559                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          279                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            279                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     19296685                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     19296685                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69163.745520                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69163.745520                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              9233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9233                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10124                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    722388000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     722388000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.523015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.523015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71354.010273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71354.010273                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    661644000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    661644000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.523015                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.523015                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65354.010273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65354.010273                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          13960                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13960                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         8195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    596932500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    596932500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        22155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.369894                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.369894                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72841.061623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72841.061623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         8195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    547762500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    547762500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.369894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.369894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66841.061623                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66841.061623                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         50368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             50368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        30792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           30792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2231274000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2231274000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        81160                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         81160                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.379399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.379399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 72462.782541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72462.782541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        30792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        30792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2046522000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2046522000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.379399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.379399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66462.782541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66462.782541                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     292                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 292                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    36                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 24623.624992                       # Cycle average of tags in use
system.l2.tags.total_refs                      244844                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     49421                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.954250                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.673951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2727.324173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     21775.173551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   115.453317                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.041616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.332263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.375727                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           273                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         47175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          270                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        39103                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004166                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.719833                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3962461                       # Number of tag accesses
system.l2.tags.data_accesses                  3962461                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples       248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      4093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples     20460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples       136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001771837652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              50408                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               186                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      24722                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       248                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    24722                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     248                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    33                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.84                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     16.63                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                24722                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 248                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  14629                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   8595                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1137                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    271                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     44                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean   2238.818182                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean   475.719983                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  6245.998748                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511            9     81.82%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20992-21503            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.909091                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.896039                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.700649                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               9     81.82%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   2112                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                1582208                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               15872                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   396.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     3.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                   3987679500                       # Total gap between requests
system.mem_ctrls0.avgGap                    159698.82                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       261952                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data      1309440                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher         8704                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks        12608                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 65687550.567680791020                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 328357509.067859530449                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 2182630.558808841277                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 3161604.559451042209                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         4093                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data        20490                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher          139                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks          248                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst    121190334                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data    572056593                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher      3826511                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks  54904147237                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     29609.17                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     27918.82                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     27528.86                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks 221387690.47                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       261952                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data      1311360                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher         8896                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total      1582208                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       261952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       261952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks        15872                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total        15872                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         4093                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data        20490                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher          139                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total         24722                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks          248                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total          248                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst     65687551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    328838972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher      2230777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       396757299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst     65687551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total     65687551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks      3980091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total        3980091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks      3980091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst     65687551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    328838972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher      2230777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      400737390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts               24689                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts                197                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0          884                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1          847                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2          863                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3          937                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4          909                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5          911                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6          880                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7          952                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         1076                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9          962                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10          943                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11          796                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12          722                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13          741                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14          683                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15          769                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16          657                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17          778                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18          633                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19          745                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20          634                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21          771                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22          624                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23          953                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24          740                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25          863                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26          676                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27          691                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28          570                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29          585                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30          361                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31          533                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0            2                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1           10                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2            5                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3            8                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4            7                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5           15                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7           46                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8           10                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9           41                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11            5                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19            4                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20            2                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21           13                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23           21                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24            6                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25            1                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27            1                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat              265213450                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat             82263748                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat         697073438                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               10742.17                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          28234.17                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits              19310                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits               134                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           78.21                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          68.02                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples         5438                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   292.719382                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   188.278750                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   306.904904                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127         1211     22.27%     22.27% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255         2237     41.14%     63.41% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383          602     11.07%     74.48% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511          319      5.87%     80.34% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639          213      3.92%     84.26% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          129      2.37%     86.63% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895           73      1.34%     87.97% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023           54      0.99%     88.97% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          600     11.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total         5438                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead              1580096                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten             12608                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             396.227690                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW               3.161605                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   2.08                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               2.06                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              78.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   9459174.816000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   12567558.964800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  58362645.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 560015.904000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 709313345.126403                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 2662673348.462394                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 557372065.958399                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 4010308154.832000                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1005.632023                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE    839363070                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF    179200000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   2969285430                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   7513073.568000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   9980242.305600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  45487109.875200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 180407.808000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 709313345.126403                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 2518909880.860795                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 667834391.347199                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 3959218450.891196                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   992.820678                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE   1008994462                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF    179200000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT   2799654038                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples       229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      4102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples     20391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples       140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001866643652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           10                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           10                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              50287                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               165                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      24668                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       229                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    24668                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     229                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    35                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.84                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     16.33                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                24668                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 229                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  14490                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   8633                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1185                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    284                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     30                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean   2456.600000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   510.396479                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  6626.625439                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511            8     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            1     10.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20992-21503            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           10                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.500000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.480733                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.849837                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               2     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               1     10.00%     30.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               7     70.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           10                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   2240                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                1578752                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               14656                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   395.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     3.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                   3987670500                       # Total gap between requests
system.mem_ctrls1.avgGap                    160166.71                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       262528                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data      1305024                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher         8960                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks        11200                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 65831989.354660786688                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 327250145.034346222878                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 2246825.575244395528                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 2808531.969055494294                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         4102                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data        20426                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher          140                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks          229                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst    119000498                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data    577942747                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher      4348507                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks  54204039292                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     29010.36                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     28294.47                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     31060.76                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks 236698861.54                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       262528                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data      1307264                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher         8960                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total      1578752                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       262528                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       262528                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks        14656                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total        14656                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         4102                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data        20426                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher          140                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total         24668                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks          229                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total          229                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst     65831989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    327811851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher      2246826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       395890666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst     65831989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total     65831989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks      3675165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total        3675165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks      3675165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst     65831989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    327811851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher      2246826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      399565831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts               24633                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts                175                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0          891                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1          838                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2          857                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3          937                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4          910                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5          915                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6          871                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7          948                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         1064                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9          962                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10          950                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11          798                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12          697                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13          741                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14          685                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15          770                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16          658                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17          769                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18          628                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19          760                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20          643                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21          780                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22          622                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23          957                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24          731                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25          854                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26          656                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27          676                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28          577                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29          591                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30          359                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31          538                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1            3                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2            8                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3            6                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4            8                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5            9                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7           38                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8            6                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9           33                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11            3                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19            7                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21           13                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23           26                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24            7                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25            6                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat              270411316                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat             82077156                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat         701291752                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               10977.60                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          28469.60                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits              19277                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits               113                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           78.26                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          64.57                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples         5414                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   293.047654                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   188.050552                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   307.599153                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127         1226     22.64%     22.64% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255         2194     40.52%     63.17% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383          607     11.21%     74.38% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511          327      6.04%     80.42% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639          185      3.42%     83.84% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          154      2.84%     86.68% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895           63      1.16%     87.85% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023           53      0.98%     88.83% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          605     11.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total         5414                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead              1576512                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten             11200                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             395.328960                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW               2.808532                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   2.07                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               2.06                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              78.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   9374968.512000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   12455607.763200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  58190186.611200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 428468.544000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 709313345.126403                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 2740249725.494397                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 497765358.182398                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 4027777660.233599                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1010.012707                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE    747881724                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF    179200000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   3060766776                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   7522429.824000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   9992681.328000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  45424015.123200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 229268.256000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 709313345.126403                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 2598704242.343996                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 606523469.529599                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 3977709451.531203                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   997.457514                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE    914821653                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF    179200000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT   2893826847                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          477                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1463                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10124                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10124                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39266                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port        50417                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port        50303                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       100720                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 100720                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port      1598080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port      1593408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3191488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3191488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             49390                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   49390    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               49390                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            32686416                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer5.occupancy            32474902                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          262402564                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            103329                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        45802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        76618                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1496                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              449                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19357                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19357                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22169                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        81160                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        65972                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       301347                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                367319                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2803392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12851968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               15655360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            2436                       # Total snoops (count)
system.tol2bus.snoopTraffic                     31424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           125117                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001295                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035960                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 124955     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    162      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             125117                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3987848500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          244262000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          33323859                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         150800459                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
