INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoprojects/FPU/FPU.srcs/sources_1/new/AddSub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoprojects/FPU/FPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
