
Prototipo_2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d28  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08002eb0  08002eb0  00012eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003098  08003098  00013098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800309c  0800309c  0001309c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000260  20000000  080030a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020260  2**0
                  CONTENTS
  7 .bss          00000398  20000260  20000260  00020260  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  200005f8  200005f8  00020260  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020260  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000a091  00000000  00000000  00020290  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001742  00000000  00000000  0002a321  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000bb0  00000000  00000000  0002ba68  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ae8  00000000  00000000  0002c618  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003e86  00000000  00000000  0002d100  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003de6  00000000  00000000  00030f86  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00034d6c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000035bc  00000000  00000000  00034de8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000383a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000260 	.word	0x20000260
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002e98 	.word	0x08002e98

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000264 	.word	0x20000264
 80001c4:	08002e98 	.word	0x08002e98

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032a:	f1a4 0401 	sub.w	r4, r4, #1
 800032e:	d1e9      	bne.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f092 0f00 	teq	r2, #0
 80004d6:	bf14      	ite	ne
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	e720      	b.n	8000330 <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_ul2d>:
 80004f0:	ea50 0201 	orrs.w	r2, r0, r1
 80004f4:	bf08      	it	eq
 80004f6:	4770      	bxeq	lr
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	f04f 0500 	mov.w	r5, #0
 80004fe:	e00a      	b.n	8000516 <__aeabi_l2d+0x16>

08000500 <__aeabi_l2d>:
 8000500:	ea50 0201 	orrs.w	r2, r0, r1
 8000504:	bf08      	it	eq
 8000506:	4770      	bxeq	lr
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050e:	d502      	bpl.n	8000516 <__aeabi_l2d+0x16>
 8000510:	4240      	negs	r0, r0
 8000512:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000516:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000522:	f43f aedc 	beq.w	80002de <__adddf3+0xe6>
 8000526:	f04f 0203 	mov.w	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053e:	f1c2 0320 	rsb	r3, r2, #32
 8000542:	fa00 fc03 	lsl.w	ip, r0, r3
 8000546:	fa20 f002 	lsr.w	r0, r0, r2
 800054a:	fa01 fe03 	lsl.w	lr, r1, r3
 800054e:	ea40 000e 	orr.w	r0, r0, lr
 8000552:	fa21 f102 	lsr.w	r1, r1, r2
 8000556:	4414      	add	r4, r2
 8000558:	e6c1      	b.n	80002de <__adddf3+0xe6>
 800055a:	bf00      	nop

0800055c <__aeabi_dmul>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000562:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000566:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056a:	bf1d      	ittte	ne
 800056c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000570:	ea94 0f0c 	teqne	r4, ip
 8000574:	ea95 0f0c 	teqne	r5, ip
 8000578:	f000 f8de 	bleq	8000738 <__aeabi_dmul+0x1dc>
 800057c:	442c      	add	r4, r5
 800057e:	ea81 0603 	eor.w	r6, r1, r3
 8000582:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000586:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058e:	bf18      	it	ne
 8000590:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800059c:	d038      	beq.n	8000610 <__aeabi_dmul+0xb4>
 800059e:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a2:	f04f 0500 	mov.w	r5, #0
 80005a6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ae:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b2:	f04f 0600 	mov.w	r6, #0
 80005b6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ba:	f09c 0f00 	teq	ip, #0
 80005be:	bf18      	it	ne
 80005c0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d0:	d204      	bcs.n	80005dc <__aeabi_dmul+0x80>
 80005d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d6:	416d      	adcs	r5, r5
 80005d8:	eb46 0606 	adc.w	r6, r6, r6
 80005dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f4:	bf88      	it	hi
 80005f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fa:	d81e      	bhi.n	800063a <__aeabi_dmul+0xde>
 80005fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000614:	ea46 0101 	orr.w	r1, r6, r1
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	ea81 0103 	eor.w	r1, r1, r3
 8000620:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000624:	bfc2      	ittt	gt
 8000626:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062e:	bd70      	popgt	{r4, r5, r6, pc}
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f04f 0e00 	mov.w	lr, #0
 8000638:	3c01      	subs	r4, #1
 800063a:	f300 80ab 	bgt.w	8000794 <__aeabi_dmul+0x238>
 800063e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000642:	bfde      	ittt	le
 8000644:	2000      	movle	r0, #0
 8000646:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064a:	bd70      	pople	{r4, r5, r6, pc}
 800064c:	f1c4 0400 	rsb	r4, r4, #0
 8000650:	3c20      	subs	r4, #32
 8000652:	da35      	bge.n	80006c0 <__aeabi_dmul+0x164>
 8000654:	340c      	adds	r4, #12
 8000656:	dc1b      	bgt.n	8000690 <__aeabi_dmul+0x134>
 8000658:	f104 0414 	add.w	r4, r4, #20
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f305 	lsl.w	r3, r0, r5
 8000664:	fa20 f004 	lsr.w	r0, r0, r4
 8000668:	fa01 f205 	lsl.w	r2, r1, r5
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000678:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800067c:	fa21 f604 	lsr.w	r6, r1, r4
 8000680:	eb42 0106 	adc.w	r1, r2, r6
 8000684:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000688:	bf08      	it	eq
 800068a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068e:	bd70      	pop	{r4, r5, r6, pc}
 8000690:	f1c4 040c 	rsb	r4, r4, #12
 8000694:	f1c4 0520 	rsb	r5, r4, #32
 8000698:	fa00 f304 	lsl.w	r3, r0, r4
 800069c:	fa20 f005 	lsr.w	r0, r0, r5
 80006a0:	fa01 f204 	lsl.w	r2, r1, r4
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	f141 0100 	adc.w	r1, r1, #0
 80006b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b8:	bf08      	it	eq
 80006ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f205 	lsl.w	r2, r0, r5
 80006c8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006cc:	fa20 f304 	lsr.w	r3, r0, r4
 80006d0:	fa01 f205 	lsl.w	r2, r1, r5
 80006d4:	ea43 0302 	orr.w	r3, r3, r2
 80006d8:	fa21 f004 	lsr.w	r0, r1, r4
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	fa21 f204 	lsr.w	r2, r1, r4
 80006e4:	ea20 0002 	bic.w	r0, r0, r2
 80006e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f094 0f00 	teq	r4, #0
 80006fc:	d10f      	bne.n	800071e <__aeabi_dmul+0x1c2>
 80006fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000702:	0040      	lsls	r0, r0, #1
 8000704:	eb41 0101 	adc.w	r1, r1, r1
 8000708:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800070c:	bf08      	it	eq
 800070e:	3c01      	subeq	r4, #1
 8000710:	d0f7      	beq.n	8000702 <__aeabi_dmul+0x1a6>
 8000712:	ea41 0106 	orr.w	r1, r1, r6
 8000716:	f095 0f00 	teq	r5, #0
 800071a:	bf18      	it	ne
 800071c:	4770      	bxne	lr
 800071e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000722:	0052      	lsls	r2, r2, #1
 8000724:	eb43 0303 	adc.w	r3, r3, r3
 8000728:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800072c:	bf08      	it	eq
 800072e:	3d01      	subeq	r5, #1
 8000730:	d0f7      	beq.n	8000722 <__aeabi_dmul+0x1c6>
 8000732:	ea43 0306 	orr.w	r3, r3, r6
 8000736:	4770      	bx	lr
 8000738:	ea94 0f0c 	teq	r4, ip
 800073c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000740:	bf18      	it	ne
 8000742:	ea95 0f0c 	teqne	r5, ip
 8000746:	d00c      	beq.n	8000762 <__aeabi_dmul+0x206>
 8000748:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074c:	bf18      	it	ne
 800074e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000752:	d1d1      	bne.n	80006f8 <__aeabi_dmul+0x19c>
 8000754:	ea81 0103 	eor.w	r1, r1, r3
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	bd70      	pop	{r4, r5, r6, pc}
 8000762:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000766:	bf06      	itte	eq
 8000768:	4610      	moveq	r0, r2
 800076a:	4619      	moveq	r1, r3
 800076c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000770:	d019      	beq.n	80007a6 <__aeabi_dmul+0x24a>
 8000772:	ea94 0f0c 	teq	r4, ip
 8000776:	d102      	bne.n	800077e <__aeabi_dmul+0x222>
 8000778:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800077c:	d113      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 800077e:	ea95 0f0c 	teq	r5, ip
 8000782:	d105      	bne.n	8000790 <__aeabi_dmul+0x234>
 8000784:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000788:	bf1c      	itt	ne
 800078a:	4610      	movne	r0, r2
 800078c:	4619      	movne	r1, r3
 800078e:	d10a      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ae:	bd70      	pop	{r4, r5, r6, pc}

080007b0 <__aeabi_ddiv>:
 80007b0:	b570      	push	{r4, r5, r6, lr}
 80007b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007be:	bf1d      	ittte	ne
 80007c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c4:	ea94 0f0c 	teqne	r4, ip
 80007c8:	ea95 0f0c 	teqne	r5, ip
 80007cc:	f000 f8a7 	bleq	800091e <__aeabi_ddiv+0x16e>
 80007d0:	eba4 0405 	sub.w	r4, r4, r5
 80007d4:	ea81 0e03 	eor.w	lr, r1, r3
 80007d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e0:	f000 8088 	beq.w	80008f4 <__aeabi_ddiv+0x144>
 80007e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000800:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000804:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000808:	429d      	cmp	r5, r3
 800080a:	bf08      	it	eq
 800080c:	4296      	cmpeq	r6, r2
 800080e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000812:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000816:	d202      	bcs.n	800081e <__aeabi_ddiv+0x6e>
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	1ab6      	subs	r6, r6, r2
 8000820:	eb65 0503 	sbc.w	r5, r5, r3
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000832:	ebb6 0e02 	subs.w	lr, r6, r2
 8000836:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083a:	bf22      	ittt	cs
 800083c:	1ab6      	subcs	r6, r6, r2
 800083e:	4675      	movcs	r5, lr
 8000840:	ea40 000c 	orrcs.w	r0, r0, ip
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800088c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000890:	d018      	beq.n	80008c4 <__aeabi_ddiv+0x114>
 8000892:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000896:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ae:	d1c0      	bne.n	8000832 <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	d10b      	bne.n	80008ce <__aeabi_ddiv+0x11e>
 80008b6:	ea41 0100 	orr.w	r1, r1, r0
 80008ba:	f04f 0000 	mov.w	r0, #0
 80008be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c2:	e7b6      	b.n	8000832 <__aeabi_ddiv+0x82>
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf04      	itt	eq
 80008ca:	4301      	orreq	r1, r0
 80008cc:	2000      	moveq	r0, #0
 80008ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d2:	bf88      	it	hi
 80008d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d8:	f63f aeaf 	bhi.w	800063a <__aeabi_dmul+0xde>
 80008dc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e0:	bf04      	itt	eq
 80008e2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ea:	f150 0000 	adcs.w	r0, r0, #0
 80008ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f2:	bd70      	pop	{r4, r5, r6, pc}
 80008f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000900:	bfc2      	ittt	gt
 8000902:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000906:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090a:	bd70      	popgt	{r4, r5, r6, pc}
 800090c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000910:	f04f 0e00 	mov.w	lr, #0
 8000914:	3c01      	subs	r4, #1
 8000916:	e690      	b.n	800063a <__aeabi_dmul+0xde>
 8000918:	ea45 0e06 	orr.w	lr, r5, r6
 800091c:	e68d      	b.n	800063a <__aeabi_dmul+0xde>
 800091e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000922:	ea94 0f0c 	teq	r4, ip
 8000926:	bf08      	it	eq
 8000928:	ea95 0f0c 	teqeq	r5, ip
 800092c:	f43f af3b 	beq.w	80007a6 <__aeabi_dmul+0x24a>
 8000930:	ea94 0f0c 	teq	r4, ip
 8000934:	d10a      	bne.n	800094c <__aeabi_ddiv+0x19c>
 8000936:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093a:	f47f af34 	bne.w	80007a6 <__aeabi_dmul+0x24a>
 800093e:	ea95 0f0c 	teq	r5, ip
 8000942:	f47f af25 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e72c      	b.n	80007a6 <__aeabi_dmul+0x24a>
 800094c:	ea95 0f0c 	teq	r5, ip
 8000950:	d106      	bne.n	8000960 <__aeabi_ddiv+0x1b0>
 8000952:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000956:	f43f aefd 	beq.w	8000754 <__aeabi_dmul+0x1f8>
 800095a:	4610      	mov	r0, r2
 800095c:	4619      	mov	r1, r3
 800095e:	e722      	b.n	80007a6 <__aeabi_dmul+0x24a>
 8000960:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096a:	f47f aec5 	bne.w	80006f8 <__aeabi_dmul+0x19c>
 800096e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000972:	f47f af0d 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000976:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097a:	f47f aeeb 	bne.w	8000754 <__aeabi_dmul+0x1f8>
 800097e:	e712      	b.n	80007a6 <__aeabi_dmul+0x24a>

08000980 <__aeabi_d2uiz>:
 8000980:	004a      	lsls	r2, r1, #1
 8000982:	d211      	bcs.n	80009a8 <__aeabi_d2uiz+0x28>
 8000984:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000988:	d211      	bcs.n	80009ae <__aeabi_d2uiz+0x2e>
 800098a:	d50d      	bpl.n	80009a8 <__aeabi_d2uiz+0x28>
 800098c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000990:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000994:	d40e      	bmi.n	80009b4 <__aeabi_d2uiz+0x34>
 8000996:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800099a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800099e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009a2:	fa23 f002 	lsr.w	r0, r3, r2
 80009a6:	4770      	bx	lr
 80009a8:	f04f 0000 	mov.w	r0, #0
 80009ac:	4770      	bx	lr
 80009ae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009b2:	d102      	bne.n	80009ba <__aeabi_d2uiz+0x3a>
 80009b4:	f04f 30ff 	mov.w	r0, #4294967295
 80009b8:	4770      	bx	lr
 80009ba:	f04f 0000 	mov.w	r0, #0
 80009be:	4770      	bx	lr

080009c0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80009c8:	2300      	movs	r3, #0
 80009ca:	73fb      	strb	r3, [r7, #15]
 80009cc:	2300      	movs	r3, #0
 80009ce:	73bb      	strb	r3, [r7, #14]
 80009d0:	230f      	movs	r3, #15
 80009d2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	78db      	ldrb	r3, [r3, #3]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d039      	beq.n	8000a50 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80009dc:	4b27      	ldr	r3, [pc, #156]	; (8000a7c <NVIC_Init+0xbc>)
 80009de:	68db      	ldr	r3, [r3, #12]
 80009e0:	43db      	mvns	r3, r3
 80009e2:	0a1b      	lsrs	r3, r3, #8
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	f003 0307 	and.w	r3, r3, #7
 80009ea:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80009ec:	7bfb      	ldrb	r3, [r7, #15]
 80009ee:	f1c3 0304 	rsb	r3, r3, #4
 80009f2:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80009f4:	7b7a      	ldrb	r2, [r7, #13]
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
 80009f8:	fa42 f303 	asr.w	r3, r2, r3
 80009fc:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	785b      	ldrb	r3, [r3, #1]
 8000a02:	461a      	mov	r2, r3
 8000a04:	7bbb      	ldrb	r3, [r7, #14]
 8000a06:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0a:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	789a      	ldrb	r2, [r3, #2]
 8000a10:	7b7b      	ldrb	r3, [r7, #13]
 8000a12:	4013      	ands	r3, r2
 8000a14:	b2da      	uxtb	r2, r3
 8000a16:	7bfb      	ldrb	r3, [r7, #15]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000a1c:	7bfb      	ldrb	r3, [r7, #15]
 8000a1e:	011b      	lsls	r3, r3, #4
 8000a20:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000a22:	4a17      	ldr	r2, [pc, #92]	; (8000a80 <NVIC_Init+0xc0>)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	4413      	add	r3, r2
 8000a2a:	7bfa      	ldrb	r2, [r7, #15]
 8000a2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a30:	4a13      	ldr	r2, [pc, #76]	; (8000a80 <NVIC_Init+0xc0>)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	095b      	lsrs	r3, r3, #5
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	f003 031f 	and.w	r3, r3, #31
 8000a44:	2101      	movs	r1, #1
 8000a46:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a4a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000a4e:	e00f      	b.n	8000a70 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a50:	490b      	ldr	r1, [pc, #44]	; (8000a80 <NVIC_Init+0xc0>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	095b      	lsrs	r3, r3, #5
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	f003 031f 	and.w	r3, r3, #31
 8000a64:	2201      	movs	r2, #1
 8000a66:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a68:	f100 0320 	add.w	r3, r0, #32
 8000a6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a70:	bf00      	nop
 8000a72:	3714      	adds	r7, #20
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	e000ed00 	.word	0xe000ed00
 8000a80:	e000e100 	.word	0xe000e100

08000a84 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b087      	sub	sp, #28
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
 8000a8c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	617b      	str	r3, [r7, #20]
 8000a92:	2300      	movs	r3, #0
 8000a94:	613b      	str	r3, [r7, #16]
 8000a96:	2300      	movs	r3, #0
 8000a98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	617b      	str	r3, [r7, #20]
 8000a9e:	e076      	b.n	8000b8e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	681a      	ldr	r2, [r3, #0]
 8000aae:	693b      	ldr	r3, [r7, #16]
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000ab4:	68fa      	ldr	r2, [r7, #12]
 8000ab6:	693b      	ldr	r3, [r7, #16]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d165      	bne.n	8000b88 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	2103      	movs	r1, #3
 8000ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aca:	43db      	mvns	r3, r3
 8000acc:	401a      	ands	r2, r3
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	791b      	ldrb	r3, [r3, #4]
 8000ada:	4619      	mov	r1, r3
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	005b      	lsls	r3, r3, #1
 8000ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae4:	431a      	orrs	r2, r3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	791b      	ldrb	r3, [r3, #4]
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d003      	beq.n	8000afa <GPIO_Init+0x76>
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	791b      	ldrb	r3, [r3, #4]
 8000af6:	2b02      	cmp	r3, #2
 8000af8:	d12e      	bne.n	8000b58 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	689a      	ldr	r2, [r3, #8]
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	2103      	movs	r1, #3
 8000b04:	fa01 f303 	lsl.w	r3, r1, r3
 8000b08:	43db      	mvns	r3, r3
 8000b0a:	401a      	ands	r2, r3
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	689a      	ldr	r2, [r3, #8]
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	795b      	ldrb	r3, [r3, #5]
 8000b18:	4619      	mov	r1, r3
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b22:	431a      	orrs	r2, r3
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	685a      	ldr	r2, [r3, #4]
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	4619      	mov	r1, r3
 8000b32:	2301      	movs	r3, #1
 8000b34:	408b      	lsls	r3, r1
 8000b36:	43db      	mvns	r3, r3
 8000b38:	401a      	ands	r2, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	683a      	ldr	r2, [r7, #0]
 8000b44:	7992      	ldrb	r2, [r2, #6]
 8000b46:	4611      	mov	r1, r2
 8000b48:	697a      	ldr	r2, [r7, #20]
 8000b4a:	b292      	uxth	r2, r2
 8000b4c:	fa01 f202 	lsl.w	r2, r1, r2
 8000b50:	b292      	uxth	r2, r2
 8000b52:	431a      	orrs	r2, r3
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	68da      	ldr	r2, [r3, #12]
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	b29b      	uxth	r3, r3
 8000b60:	005b      	lsls	r3, r3, #1
 8000b62:	2103      	movs	r1, #3
 8000b64:	fa01 f303 	lsl.w	r3, r1, r3
 8000b68:	43db      	mvns	r3, r3
 8000b6a:	401a      	ands	r2, r3
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	68da      	ldr	r2, [r3, #12]
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	79db      	ldrb	r3, [r3, #7]
 8000b78:	4619      	mov	r1, r3
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b82:	431a      	orrs	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	617b      	str	r3, [r7, #20]
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	2b0f      	cmp	r3, #15
 8000b92:	d985      	bls.n	8000aa0 <GPIO_Init+0x1c>
    }
  }
}
 8000b94:	bf00      	nop
 8000b96:	371c      	adds	r7, #28
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	460b      	mov	r3, r1
 8000baa:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000bac:	2300      	movs	r3, #0
 8000bae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	691a      	ldr	r2, [r3, #16]
 8000bb4:	887b      	ldrh	r3, [r7, #2]
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d002      	beq.n	8000bc2 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	73fb      	strb	r3, [r7, #15]
 8000bc0:	e001      	b.n	8000bc6 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3714      	adds	r7, #20
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	460b      	mov	r3, r1
 8000bde:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	887a      	ldrh	r2, [r7, #2]
 8000be4:	831a      	strh	r2, [r3, #24]
}
 8000be6:	bf00      	nop
 8000be8:	370c      	adds	r7, #12
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr

08000bf2 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	b083      	sub	sp, #12
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	6078      	str	r0, [r7, #4]
 8000bfa:	460b      	mov	r3, r1
 8000bfc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	887a      	ldrh	r2, [r7, #2]
 8000c02:	835a      	strh	r2, [r3, #26]
}
 8000c04:	bf00      	nop
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	460b      	mov	r3, r1
 8000c1a:	807b      	strh	r3, [r7, #2]
 8000c1c:	4613      	mov	r3, r2
 8000c1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000c20:	787b      	ldrb	r3, [r7, #1]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d003      	beq.n	8000c2e <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	887a      	ldrh	r2, [r7, #2]
 8000c2a:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8000c2c:	e002      	b.n	8000c34 <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	887a      	ldrh	r2, [r7, #2]
 8000c32:	835a      	strh	r2, [r3, #26]
}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	460b      	mov	r3, r1
 8000c4a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	695a      	ldr	r2, [r3, #20]
 8000c50:	887b      	ldrh	r3, [r7, #2]
 8000c52:	405a      	eors	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	615a      	str	r2, [r3, #20]
}
 8000c58:	bf00      	nop
 8000c5a:	370c      	adds	r7, #12
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b085      	sub	sp, #20
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	807b      	strh	r3, [r7, #2]
 8000c70:	4613      	mov	r3, r2
 8000c72:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000c74:	2300      	movs	r3, #0
 8000c76:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c7c:	787a      	ldrb	r2, [r7, #1]
 8000c7e:	887b      	ldrh	r3, [r7, #2]
 8000c80:	f003 0307 	and.w	r3, r3, #7
 8000c84:	009b      	lsls	r3, r3, #2
 8000c86:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c8c:	887b      	ldrh	r3, [r7, #2]
 8000c8e:	08db      	lsrs	r3, r3, #3
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	4618      	mov	r0, r3
 8000c94:	887b      	ldrh	r3, [r7, #2]
 8000c96:	08db      	lsrs	r3, r3, #3
 8000c98:	b29b      	uxth	r3, r3
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	3208      	adds	r2, #8
 8000ca0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000ca4:	887b      	ldrh	r3, [r7, #2]
 8000ca6:	f003 0307 	and.w	r3, r3, #7
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	210f      	movs	r1, #15
 8000cae:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb2:	43db      	mvns	r3, r3
 8000cb4:	ea02 0103 	and.w	r1, r2, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f100 0208 	add.w	r2, r0, #8
 8000cbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000cc2:	887b      	ldrh	r3, [r7, #2]
 8000cc4:	08db      	lsrs	r3, r3, #3
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	461a      	mov	r2, r3
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	3208      	adds	r2, #8
 8000cce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000cd8:	887b      	ldrh	r3, [r7, #2]
 8000cda:	08db      	lsrs	r3, r3, #3
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	461a      	mov	r2, r3
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	3208      	adds	r2, #8
 8000ce4:	68b9      	ldr	r1, [r7, #8]
 8000ce6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000cea:	bf00      	nop
 8000cec:	3714      	adds	r7, #20
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
	...

08000cf8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b089      	sub	sp, #36	; 0x24
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000d00:	2300      	movs	r3, #0
 8000d02:	61bb      	str	r3, [r7, #24]
 8000d04:	2300      	movs	r3, #0
 8000d06:	617b      	str	r3, [r7, #20]
 8000d08:	2300      	movs	r3, #0
 8000d0a:	61fb      	str	r3, [r7, #28]
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	613b      	str	r3, [r7, #16]
 8000d10:	2300      	movs	r3, #0
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	2302      	movs	r3, #2
 8000d16:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000d18:	4b47      	ldr	r3, [pc, #284]	; (8000e38 <RCC_GetClocksFreq+0x140>)
 8000d1a:	689b      	ldr	r3, [r3, #8]
 8000d1c:	f003 030c 	and.w	r3, r3, #12
 8000d20:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000d22:	69bb      	ldr	r3, [r7, #24]
 8000d24:	2b04      	cmp	r3, #4
 8000d26:	d007      	beq.n	8000d38 <RCC_GetClocksFreq+0x40>
 8000d28:	2b08      	cmp	r3, #8
 8000d2a:	d009      	beq.n	8000d40 <RCC_GetClocksFreq+0x48>
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d13d      	bne.n	8000dac <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	4a42      	ldr	r2, [pc, #264]	; (8000e3c <RCC_GetClocksFreq+0x144>)
 8000d34:	601a      	str	r2, [r3, #0]
      break;
 8000d36:	e03d      	b.n	8000db4 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	4a41      	ldr	r2, [pc, #260]	; (8000e40 <RCC_GetClocksFreq+0x148>)
 8000d3c:	601a      	str	r2, [r3, #0]
      break;
 8000d3e:	e039      	b.n	8000db4 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000d40:	4b3d      	ldr	r3, [pc, #244]	; (8000e38 <RCC_GetClocksFreq+0x140>)
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	0d9b      	lsrs	r3, r3, #22
 8000d46:	f003 0301 	and.w	r3, r3, #1
 8000d4a:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000d4c:	4b3a      	ldr	r3, [pc, #232]	; (8000e38 <RCC_GetClocksFreq+0x140>)
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d54:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d00c      	beq.n	8000d76 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000d5c:	4a38      	ldr	r2, [pc, #224]	; (8000e40 <RCC_GetClocksFreq+0x148>)
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d64:	4a34      	ldr	r2, [pc, #208]	; (8000e38 <RCC_GetClocksFreq+0x140>)
 8000d66:	6852      	ldr	r2, [r2, #4]
 8000d68:	0992      	lsrs	r2, r2, #6
 8000d6a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d6e:	fb02 f303 	mul.w	r3, r2, r3
 8000d72:	61fb      	str	r3, [r7, #28]
 8000d74:	e00b      	b.n	8000d8e <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000d76:	4a31      	ldr	r2, [pc, #196]	; (8000e3c <RCC_GetClocksFreq+0x144>)
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d7e:	4a2e      	ldr	r2, [pc, #184]	; (8000e38 <RCC_GetClocksFreq+0x140>)
 8000d80:	6852      	ldr	r2, [r2, #4]
 8000d82:	0992      	lsrs	r2, r2, #6
 8000d84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d88:	fb02 f303 	mul.w	r3, r2, r3
 8000d8c:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000d8e:	4b2a      	ldr	r3, [pc, #168]	; (8000e38 <RCC_GetClocksFreq+0x140>)
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	0c1b      	lsrs	r3, r3, #16
 8000d94:	f003 0303 	and.w	r3, r3, #3
 8000d98:	3301      	adds	r3, #1
 8000d9a:	005b      	lsls	r3, r3, #1
 8000d9c:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000d9e:	69fa      	ldr	r2, [r7, #28]
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	fbb2 f2f3 	udiv	r2, r2, r3
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	601a      	str	r2, [r3, #0]
      break;
 8000daa:	e003      	b.n	8000db4 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	4a23      	ldr	r2, [pc, #140]	; (8000e3c <RCC_GetClocksFreq+0x144>)
 8000db0:	601a      	str	r2, [r3, #0]
      break;
 8000db2:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000db4:	4b20      	ldr	r3, [pc, #128]	; (8000e38 <RCC_GetClocksFreq+0x140>)
 8000db6:	689b      	ldr	r3, [r3, #8]
 8000db8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000dbc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	091b      	lsrs	r3, r3, #4
 8000dc2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000dc4:	4a1f      	ldr	r2, [pc, #124]	; (8000e44 <RCC_GetClocksFreq+0x14c>)
 8000dc6:	69bb      	ldr	r3, [r7, #24]
 8000dc8:	4413      	add	r3, r2
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	40da      	lsrs	r2, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000ddc:	4b16      	ldr	r3, [pc, #88]	; (8000e38 <RCC_GetClocksFreq+0x140>)
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000de4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	0a9b      	lsrs	r3, r3, #10
 8000dea:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000dec:	4a15      	ldr	r2, [pc, #84]	; (8000e44 <RCC_GetClocksFreq+0x14c>)
 8000dee:	69bb      	ldr	r3, [r7, #24]
 8000df0:	4413      	add	r3, r2
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	685a      	ldr	r2, [r3, #4]
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	40da      	lsrs	r2, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000e04:	4b0c      	ldr	r3, [pc, #48]	; (8000e38 <RCC_GetClocksFreq+0x140>)
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000e0c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000e0e:	69bb      	ldr	r3, [r7, #24]
 8000e10:	0b5b      	lsrs	r3, r3, #13
 8000e12:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000e14:	4a0b      	ldr	r2, [pc, #44]	; (8000e44 <RCC_GetClocksFreq+0x14c>)
 8000e16:	69bb      	ldr	r3, [r7, #24]
 8000e18:	4413      	add	r3, r2
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	685a      	ldr	r2, [r3, #4]
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	40da      	lsrs	r2, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	60da      	str	r2, [r3, #12]
}
 8000e2c:	bf00      	nop
 8000e2e:	3724      	adds	r7, #36	; 0x24
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	40023800 	.word	0x40023800
 8000e3c:	00f42400 	.word	0x00f42400
 8000e40:	007a1200 	.word	0x007a1200
 8000e44:	20000000 	.word	0x20000000

08000e48 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	460b      	mov	r3, r1
 8000e52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000e54:	78fb      	ldrb	r3, [r7, #3]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d006      	beq.n	8000e68 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000e5a:	490a      	ldr	r1, [pc, #40]	; (8000e84 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e5c:	4b09      	ldr	r3, [pc, #36]	; (8000e84 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	4313      	orrs	r3, r2
 8000e64:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000e66:	e006      	b.n	8000e76 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000e68:	4906      	ldr	r1, [pc, #24]	; (8000e84 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e6a:	4b06      	ldr	r3, [pc, #24]	; (8000e84 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000e6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	43db      	mvns	r3, r3
 8000e72:	4013      	ands	r3, r2
 8000e74:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000e76:	bf00      	nop
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	40023800 	.word	0x40023800

08000e88 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
 8000e90:	460b      	mov	r3, r1
 8000e92:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e94:	78fb      	ldrb	r3, [r7, #3]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d006      	beq.n	8000ea8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000e9a:	490a      	ldr	r1, [pc, #40]	; (8000ec4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000e9c:	4b09      	ldr	r3, [pc, #36]	; (8000ec4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000e9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000ea6:	e006      	b.n	8000eb6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000ea8:	4906      	ldr	r1, [pc, #24]	; (8000ec4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <RCC_APB1PeriphClockCmd+0x3c>)
 8000eac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	40023800 	.word	0x40023800

08000ec8 <RTC_GetITStatus>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b087      	sub	sp, #28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0, enablestatus = 0;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	613b      	str	r3, [r7, #16]
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8000edc:	4b13      	ldr	r3, [pc, #76]	; (8000f2c <RTC_GetITStatus+0x64>)
 8000ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee0:	f003 0304 	and.w	r3, r3, #4
 8000ee4:	613b      	str	r3, [r7, #16]
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 8000ee6:	4b11      	ldr	r3, [pc, #68]	; (8000f2c <RTC_GetITStatus+0x64>)
 8000ee8:	689a      	ldr	r2, [r3, #8]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	401a      	ands	r2, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	0bd9      	lsrs	r1, r3, #15
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	400b      	ands	r3, r1
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	60fb      	str	r3, [r7, #12]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 8000efa:	4b0c      	ldr	r3, [pc, #48]	; (8000f2c <RTC_GetITStatus+0x64>)
 8000efc:	68da      	ldr	r2, [r3, #12]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	091b      	lsrs	r3, r3, #4
 8000f02:	4013      	ands	r3, r2
 8000f04:	613b      	str	r3, [r7, #16]
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d006      	beq.n	8000f1a <RTC_GetITStatus+0x52>
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d002      	beq.n	8000f1a <RTC_GetITStatus+0x52>
  {
    bitstatus = SET;
 8000f14:	2301      	movs	r3, #1
 8000f16:	75fb      	strb	r3, [r7, #23]
 8000f18:	e001      	b.n	8000f1e <RTC_GetITStatus+0x56>
  }
  else
  {
    bitstatus = RESET;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus;
 8000f1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	371c      	adds	r7, #28
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr
 8000f2c:	40002800 	.word	0x40002800

08000f30 <RTC_ClearITPendingBit>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval None
  */
void RTC_ClearITPendingBit(uint32_t RTC_IT)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_IT(RTC_IT));

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	091b      	lsrs	r3, r3, #4
 8000f40:	60fb      	str	r3, [r7, #12]

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 8000f42:	4909      	ldr	r1, [pc, #36]	; (8000f68 <RTC_ClearITPendingBit+0x38>)
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f4c:	43da      	mvns	r2, r3
 8000f4e:	4b06      	ldr	r3, [pc, #24]	; (8000f68 <RTC_ClearITPendingBit+0x38>)
 8000f50:	68db      	ldr	r3, [r3, #12]
 8000f52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f56:	4313      	orrs	r3, r2
 8000f58:	60cb      	str	r3, [r1, #12]
}
 8000f5a:	bf00      	nop
 8000f5c:	3714      	adds	r7, #20
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	40002800 	.word	0x40002800

08000f6c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	881b      	ldrh	r3, [r3, #0]
 8000f7e:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a29      	ldr	r2, [pc, #164]	; (8001028 <TIM_TimeBaseInit+0xbc>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d013      	beq.n	8000fb0 <TIM_TimeBaseInit+0x44>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a28      	ldr	r2, [pc, #160]	; (800102c <TIM_TimeBaseInit+0xc0>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d00f      	beq.n	8000fb0 <TIM_TimeBaseInit+0x44>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f96:	d00b      	beq.n	8000fb0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	4a25      	ldr	r2, [pc, #148]	; (8001030 <TIM_TimeBaseInit+0xc4>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d007      	beq.n	8000fb0 <TIM_TimeBaseInit+0x44>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4a24      	ldr	r2, [pc, #144]	; (8001034 <TIM_TimeBaseInit+0xc8>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d003      	beq.n	8000fb0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4a23      	ldr	r2, [pc, #140]	; (8001038 <TIM_TimeBaseInit+0xcc>)
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d108      	bne.n	8000fc2 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000fb0:	89fb      	ldrh	r3, [r7, #14]
 8000fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fb6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	885a      	ldrh	r2, [r3, #2]
 8000fbc:	89fb      	ldrh	r3, [r7, #14]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a1d      	ldr	r2, [pc, #116]	; (800103c <TIM_TimeBaseInit+0xd0>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d00c      	beq.n	8000fe4 <TIM_TimeBaseInit+0x78>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a1c      	ldr	r2, [pc, #112]	; (8001040 <TIM_TimeBaseInit+0xd4>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d008      	beq.n	8000fe4 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000fd2:	89fb      	ldrh	r3, [r7, #14]
 8000fd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000fd8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	891a      	ldrh	r2, [r3, #8]
 8000fde:	89fb      	ldrh	r3, [r7, #14]
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	89fa      	ldrh	r2, [r7, #14]
 8000fe8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685a      	ldr	r2, [r3, #4]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	881a      	ldrh	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a0a      	ldr	r2, [pc, #40]	; (8001028 <TIM_TimeBaseInit+0xbc>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d003      	beq.n	800100a <TIM_TimeBaseInit+0x9e>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a09      	ldr	r2, [pc, #36]	; (800102c <TIM_TimeBaseInit+0xc0>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d104      	bne.n	8001014 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	7a9b      	ldrb	r3, [r3, #10]
 800100e:	b29a      	uxth	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2201      	movs	r2, #1
 8001018:	829a      	strh	r2, [r3, #20]
}
 800101a:	bf00      	nop
 800101c:	3714      	adds	r7, #20
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	40010000 	.word	0x40010000
 800102c:	40010400 	.word	0x40010400
 8001030:	40000400 	.word	0x40000400
 8001034:	40000800 	.word	0x40000800
 8001038:	40000c00 	.word	0x40000c00
 800103c:	40001000 	.word	0x40001000
 8001040:	40001400 	.word	0x40001400

08001044 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	460b      	mov	r3, r1
 800104e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001050:	78fb      	ldrb	r3, [r7, #3]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d008      	beq.n	8001068 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	881b      	ldrh	r3, [r3, #0]
 800105a:	b29b      	uxth	r3, r3
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	b29a      	uxth	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001066:	e007      	b.n	8001078 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	881b      	ldrh	r3, [r3, #0]
 800106c:	b29b      	uxth	r3, r3
 800106e:	f023 0301 	bic.w	r3, r3, #1
 8001072:	b29a      	uxth	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	801a      	strh	r2, [r3, #0]
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	460b      	mov	r3, r1
 800108e:	807b      	strh	r3, [r7, #2]
 8001090:	4613      	mov	r3, r2
 8001092:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001094:	787b      	ldrb	r3, [r7, #1]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d008      	beq.n	80010ac <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	899b      	ldrh	r3, [r3, #12]
 800109e:	b29a      	uxth	r2, r3
 80010a0:	887b      	ldrh	r3, [r7, #2]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80010aa:	e009      	b.n	80010c0 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	899b      	ldrh	r3, [r3, #12]
 80010b0:	b29a      	uxth	r2, r3
 80010b2:	887b      	ldrh	r3, [r7, #2]
 80010b4:	43db      	mvns	r3, r3
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	4013      	ands	r3, r2
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	819a      	strh	r2, [r3, #12]
}
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80010d8:	2300      	movs	r3, #0
 80010da:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80010dc:	2300      	movs	r3, #0
 80010de:	81bb      	strh	r3, [r7, #12]
 80010e0:	2300      	movs	r3, #0
 80010e2:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	8a1b      	ldrh	r3, [r3, #16]
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	887b      	ldrh	r3, [r7, #2]
 80010ec:	4013      	ands	r3, r2
 80010ee:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	899b      	ldrh	r3, [r3, #12]
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	887b      	ldrh	r3, [r7, #2]
 80010f8:	4013      	ands	r3, r2
 80010fa:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80010fc:	89bb      	ldrh	r3, [r7, #12]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d005      	beq.n	800110e <TIM_GetITStatus+0x42>
 8001102:	897b      	ldrh	r3, [r7, #10]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d002      	beq.n	800110e <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001108:	2301      	movs	r3, #1
 800110a:	73fb      	strb	r3, [r7, #15]
 800110c:	e001      	b.n	8001112 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 800110e:	2300      	movs	r3, #0
 8001110:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001112:	7bfb      	ldrb	r3, [r7, #15]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3714      	adds	r7, #20
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr

08001120 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 800112c:	887b      	ldrh	r3, [r7, #2]
 800112e:	43db      	mvns	r3, r3
 8001130:	b29a      	uxth	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	821a      	strh	r2, [r3, #16]
}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
	...

08001144 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	; 0x28
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800114e:	2300      	movs	r3, #0
 8001150:	627b      	str	r3, [r7, #36]	; 0x24
 8001152:	2300      	movs	r3, #0
 8001154:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001156:	2300      	movs	r3, #0
 8001158:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 800115a:	2300      	movs	r3, #0
 800115c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	8a1b      	ldrh	r3, [r3, #16]
 8001162:	b29b      	uxth	r3, r3
 8001164:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001168:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800116c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	88db      	ldrh	r3, [r3, #6]
 8001172:	461a      	mov	r2, r3
 8001174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001176:	4313      	orrs	r3, r2
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800117a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800117c:	b29a      	uxth	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	899b      	ldrh	r3, [r3, #12]
 8001186:	b29b      	uxth	r3, r3
 8001188:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800118a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001190:	f023 030c 	bic.w	r3, r3, #12
 8001194:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	889a      	ldrh	r2, [r3, #4]
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	891b      	ldrh	r3, [r3, #8]
 800119e:	4313      	orrs	r3, r2
 80011a0:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80011a6:	4313      	orrs	r3, r2
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	461a      	mov	r2, r3
 80011ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ae:	4313      	orrs	r3, r2
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80011b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b4:	b29a      	uxth	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	8a9b      	ldrh	r3, [r3, #20]
 80011be:	b29b      	uxth	r3, r3
 80011c0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80011c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80011c8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	899b      	ldrh	r3, [r3, #12]
 80011ce:	461a      	mov	r2, r3
 80011d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d2:	4313      	orrs	r3, r2
 80011d4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80011d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d8:	b29a      	uxth	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80011de:	f107 0308 	add.w	r3, r7, #8
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff fd88 	bl	8000cf8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4a30      	ldr	r2, [pc, #192]	; (80012ac <USART_Init+0x168>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d003      	beq.n	80011f8 <USART_Init+0xb4>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4a2f      	ldr	r2, [pc, #188]	; (80012b0 <USART_Init+0x16c>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d102      	bne.n	80011fe <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	623b      	str	r3, [r7, #32]
 80011fc:	e001      	b.n	8001202 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	899b      	ldrh	r3, [r3, #12]
 8001206:	b29b      	uxth	r3, r3
 8001208:	b21b      	sxth	r3, r3
 800120a:	2b00      	cmp	r3, #0
 800120c:	da0c      	bge.n	8001228 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800120e:	6a3a      	ldr	r2, [r7, #32]
 8001210:	4613      	mov	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	009a      	lsls	r2, r3, #2
 8001218:	441a      	add	r2, r3
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	fbb2 f3f3 	udiv	r3, r2, r3
 8001224:	61fb      	str	r3, [r7, #28]
 8001226:	e00b      	b.n	8001240 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001228:	6a3a      	ldr	r2, [r7, #32]
 800122a:	4613      	mov	r3, r2
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	4413      	add	r3, r2
 8001230:	009a      	lsls	r2, r3, #2
 8001232:	441a      	add	r2, r3
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	fbb2 f3f3 	udiv	r3, r2, r3
 800123e:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	4a1c      	ldr	r2, [pc, #112]	; (80012b4 <USART_Init+0x170>)
 8001244:	fba2 2303 	umull	r2, r3, r2, r3
 8001248:	095b      	lsrs	r3, r3, #5
 800124a:	011b      	lsls	r3, r3, #4
 800124c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800124e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001250:	091b      	lsrs	r3, r3, #4
 8001252:	2264      	movs	r2, #100	; 0x64
 8001254:	fb02 f303 	mul.w	r3, r2, r3
 8001258:	69fa      	ldr	r2, [r7, #28]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	899b      	ldrh	r3, [r3, #12]
 8001262:	b29b      	uxth	r3, r3
 8001264:	b21b      	sxth	r3, r3
 8001266:	2b00      	cmp	r3, #0
 8001268:	da0c      	bge.n	8001284 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800126a:	69bb      	ldr	r3, [r7, #24]
 800126c:	00db      	lsls	r3, r3, #3
 800126e:	3332      	adds	r3, #50	; 0x32
 8001270:	4a10      	ldr	r2, [pc, #64]	; (80012b4 <USART_Init+0x170>)
 8001272:	fba2 2303 	umull	r2, r3, r2, r3
 8001276:	095b      	lsrs	r3, r3, #5
 8001278:	f003 0307 	and.w	r3, r3, #7
 800127c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800127e:	4313      	orrs	r3, r2
 8001280:	627b      	str	r3, [r7, #36]	; 0x24
 8001282:	e00b      	b.n	800129c <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	011b      	lsls	r3, r3, #4
 8001288:	3332      	adds	r3, #50	; 0x32
 800128a:	4a0a      	ldr	r2, [pc, #40]	; (80012b4 <USART_Init+0x170>)
 800128c:	fba2 2303 	umull	r2, r3, r2, r3
 8001290:	095b      	lsrs	r3, r3, #5
 8001292:	f003 030f 	and.w	r3, r3, #15
 8001296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001298:	4313      	orrs	r3, r2
 800129a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 800129c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129e:	b29a      	uxth	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	811a      	strh	r2, [r3, #8]
}
 80012a4:	bf00      	nop
 80012a6:	3728      	adds	r7, #40	; 0x28
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40011000 	.word	0x40011000
 80012b0:	40011400 	.word	0x40011400
 80012b4:	51eb851f 	.word	0x51eb851f

080012b8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	460b      	mov	r3, r1
 80012c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80012c4:	78fb      	ldrb	r3, [r7, #3]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d008      	beq.n	80012dc <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	899b      	ldrh	r3, [r3, #12]
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012d4:	b29a      	uxth	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80012da:	e007      	b.n	80012ec <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	899b      	ldrh	r3, [r3, #12]
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	819a      	strh	r2, [r3, #12]
}
 80012ec:	bf00      	nop
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001304:	887b      	ldrh	r3, [r7, #2]
 8001306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800130a:	b29a      	uxth	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	809a      	strh	r2, [r3, #4]
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	889b      	ldrh	r3, [r3, #4]
 8001328:	b29b      	uxth	r3, r3
 800132a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800132e:	b29b      	uxth	r3, r3
}
 8001330:	4618      	mov	r0, r3
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 800133c:	b480      	push	{r7}
 800133e:	b087      	sub	sp, #28
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	460b      	mov	r3, r1
 8001346:	807b      	strh	r3, [r7, #2]
 8001348:	4613      	mov	r3, r2
 800134a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 800134c:	2300      	movs	r3, #0
 800134e:	613b      	str	r3, [r7, #16]
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	2300      	movs	r3, #0
 8001356:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001358:	2300      	movs	r3, #0
 800135a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001360:	887b      	ldrh	r3, [r7, #2]
 8001362:	b2db      	uxtb	r3, r3
 8001364:	095b      	lsrs	r3, r3, #5
 8001366:	b2db      	uxtb	r3, r3
 8001368:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800136a:	887b      	ldrh	r3, [r7, #2]
 800136c:	f003 031f 	and.w	r3, r3, #31
 8001370:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001372:	2201      	movs	r2, #1
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d103      	bne.n	800138a <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	330c      	adds	r3, #12
 8001386:	617b      	str	r3, [r7, #20]
 8001388:	e009      	b.n	800139e <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	2b02      	cmp	r3, #2
 800138e:	d103      	bne.n	8001398 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	3310      	adds	r3, #16
 8001394:	617b      	str	r3, [r7, #20]
 8001396:	e002      	b.n	800139e <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	3314      	adds	r3, #20
 800139c:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800139e:	787b      	ldrb	r3, [r7, #1]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d006      	beq.n	80013b2 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	697a      	ldr	r2, [r7, #20]
 80013a8:	6811      	ldr	r1, [r2, #0]
 80013aa:	68ba      	ldr	r2, [r7, #8]
 80013ac:	430a      	orrs	r2, r1
 80013ae:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80013b0:	e006      	b.n	80013c0 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	697a      	ldr	r2, [r7, #20]
 80013b6:	6811      	ldr	r1, [r2, #0]
 80013b8:	68ba      	ldr	r2, [r7, #8]
 80013ba:	43d2      	mvns	r2, r2
 80013bc:	400a      	ands	r2, r1
 80013be:	601a      	str	r2, [r3, #0]
}
 80013c0:	bf00      	nop
 80013c2:	371c      	adds	r7, #28
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	460b      	mov	r3, r1
 80013d6:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80013d8:	2300      	movs	r3, #0
 80013da:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	881b      	ldrh	r3, [r3, #0]
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	887b      	ldrh	r3, [r7, #2]
 80013e4:	4013      	ands	r3, r2
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d002      	beq.n	80013f2 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80013ec:	2301      	movs	r3, #1
 80013ee:	73fb      	strb	r3, [r7, #15]
 80013f0:	e001      	b.n	80013f6 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80013f2:	2300      	movs	r3, #0
 80013f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80013f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001404:	b480      	push	{r7}
 8001406:	b087      	sub	sp, #28
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	460b      	mov	r3, r1
 800140e:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001410:	2300      	movs	r3, #0
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]
 8001418:	2300      	movs	r3, #0
 800141a:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 800141c:	2300      	movs	r3, #0
 800141e:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001420:	887b      	ldrh	r3, [r7, #2]
 8001422:	b2db      	uxtb	r3, r3
 8001424:	095b      	lsrs	r3, r3, #5
 8001426:	b2db      	uxtb	r3, r3
 8001428:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800142a:	887b      	ldrh	r3, [r7, #2]
 800142c:	f003 031f 	and.w	r3, r3, #31
 8001430:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001432:	2201      	movs	r2, #1
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d107      	bne.n	8001452 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	899b      	ldrh	r3, [r3, #12]
 8001446:	b29b      	uxth	r3, r3
 8001448:	461a      	mov	r2, r3
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	4013      	ands	r3, r2
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	e011      	b.n	8001476 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	2b02      	cmp	r3, #2
 8001456:	d107      	bne.n	8001468 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	8a1b      	ldrh	r3, [r3, #16]
 800145c:	b29b      	uxth	r3, r3
 800145e:	461a      	mov	r2, r3
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	4013      	ands	r3, r2
 8001464:	617b      	str	r3, [r7, #20]
 8001466:	e006      	b.n	8001476 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	8a9b      	ldrh	r3, [r3, #20]
 800146c:	b29b      	uxth	r3, r3
 800146e:	461a      	mov	r2, r3
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	4013      	ands	r3, r2
 8001474:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001476:	887b      	ldrh	r3, [r7, #2]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	b29b      	uxth	r3, r3
 800147c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800147e:	2201      	movs	r2, #1
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	881b      	ldrh	r3, [r3, #0]
 800148c:	b29b      	uxth	r3, r3
 800148e:	461a      	mov	r2, r3
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	4013      	ands	r3, r2
 8001494:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d005      	beq.n	80014a8 <USART_GetITStatus+0xa4>
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d002      	beq.n	80014a8 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 80014a2:	2301      	movs	r3, #1
 80014a4:	74fb      	strb	r3, [r7, #19]
 80014a6:	e001      	b.n	80014ac <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80014a8:	2300      	movs	r3, #0
 80014aa:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80014ac:	7cfb      	ldrb	r3, [r7, #19]
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	371c      	adds	r7, #28
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80014ba:	b480      	push	{r7}
 80014bc:	b085      	sub	sp, #20
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
 80014c2:	460b      	mov	r3, r1
 80014c4:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 80014c6:	2300      	movs	r3, #0
 80014c8:	81fb      	strh	r3, [r7, #14]
 80014ca:	2300      	movs	r3, #0
 80014cc:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 80014ce:	887b      	ldrh	r3, [r7, #2]
 80014d0:	0a1b      	lsrs	r3, r3, #8
 80014d2:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 80014d4:	89fb      	ldrh	r3, [r7, #14]
 80014d6:	2201      	movs	r2, #1
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 80014de:	89bb      	ldrh	r3, [r7, #12]
 80014e0:	43db      	mvns	r3, r3
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	801a      	strh	r2, [r3, #0]
}
 80014e8:	bf00      	nop
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	6039      	str	r1, [r7, #0]
 80014fe:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001504:	2b00      	cmp	r3, #0
 8001506:	da0b      	bge.n	8001520 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001508:	490d      	ldr	r1, [pc, #52]	; (8001540 <NVIC_SetPriority+0x4c>)
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	f003 030f 	and.w	r3, r3, #15
 8001510:	3b04      	subs	r3, #4
 8001512:	683a      	ldr	r2, [r7, #0]
 8001514:	b2d2      	uxtb	r2, r2
 8001516:	0112      	lsls	r2, r2, #4
 8001518:	b2d2      	uxtb	r2, r2
 800151a:	440b      	add	r3, r1
 800151c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800151e:	e009      	b.n	8001534 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001520:	4908      	ldr	r1, [pc, #32]	; (8001544 <NVIC_SetPriority+0x50>)
 8001522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001526:	683a      	ldr	r2, [r7, #0]
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	0112      	lsls	r2, r2, #4
 800152c:	b2d2      	uxtb	r2, r2
 800152e:	440b      	add	r3, r1
 8001530:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr
 8001540:	e000ed00 	.word	0xe000ed00
 8001544:	e000e100 	.word	0xe000e100

08001548 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001556:	d301      	bcc.n	800155c <SysTick_Config+0x14>
 8001558:	2301      	movs	r3, #1
 800155a:	e011      	b.n	8001580 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800155c:	4a0a      	ldr	r2, [pc, #40]	; (8001588 <SysTick_Config+0x40>)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001564:	3b01      	subs	r3, #1
 8001566:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8001568:	210f      	movs	r1, #15
 800156a:	f04f 30ff 	mov.w	r0, #4294967295
 800156e:	f7ff ffc1 	bl	80014f4 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001572:	4b05      	ldr	r3, [pc, #20]	; (8001588 <SysTick_Config+0x40>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001578:	4b03      	ldr	r3, [pc, #12]	; (8001588 <SysTick_Config+0x40>)
 800157a:	2207      	movs	r2, #7
 800157c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	e000e010 	.word	0xe000e010

0800158c <delay>:
void leer_dht_exterior();

void delay(uint32_t tiempo);
void TIM5_Start(void);

void delay(uint32_t tiempo){
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
	/* Funcion delay()
	 * Realiza un retardo en funcion de la frecuencia de reloj del microcontrolador.
	 * Recibe como parametro el retraso, para este caso, en mS debido a la configuracion del Systick.
	 */

	TimingDelay = tiempo;
 8001594:	4a06      	ldr	r2, [pc, #24]	; (80015b0 <delay+0x24>)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6013      	str	r3, [r2, #0]
	while(TimingDelay!=0);
 800159a:	bf00      	nop
 800159c:	4b04      	ldr	r3, [pc, #16]	; (80015b0 <delay+0x24>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d1fb      	bne.n	800159c <delay+0x10>

}
 80015a4:	bf00      	nop
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	2000027c 	.word	0x2000027c

080015b4 <set_gpio_output_interior>:


// DHT INTERIOR

void set_gpio_output_interior(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80015ba:	2101      	movs	r1, #1
 80015bc:	2010      	movs	r0, #16
 80015be:	f7ff fc43 	bl	8000e48 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_7;
 80015c2:	2380      	movs	r3, #128	; 0x80
 80015c4:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 80015c6:	2301      	movs	r3, #1
 80015c8:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 80015ca:	2303      	movs	r3, #3
 80015cc:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 80015ce:	2300      	movs	r3, #0
 80015d0:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 80015d6:	463b      	mov	r3, r7
 80015d8:	4619      	mov	r1, r3
 80015da:	4803      	ldr	r0, [pc, #12]	; (80015e8 <set_gpio_output_interior+0x34>)
 80015dc:	f7ff fa52 	bl	8000a84 <GPIO_Init>
}
 80015e0:	bf00      	nop
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40021000 	.word	0x40021000

080015ec <set_gpio_input_interior>:

void set_gpio_input_interior (void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0

	//
	//Inicializacion del pin.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80015f2:	2101      	movs	r1, #1
 80015f4:	2010      	movs	r0, #16
 80015f6:	f7ff fc27 	bl	8000e48 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_7;
 80015fa:	2380      	movs	r3, #128	; 0x80
 80015fc:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_IN;
 80015fe:	2300      	movs	r3, #0
 8001600:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8001602:	2303      	movs	r3, #3
 8001604:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP;
 8001606:	2300      	movs	r3, #0
 8001608:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOE,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 800160e:	463b      	mov	r3, r7
 8001610:	4619      	mov	r1, r3
 8001612:	4803      	ldr	r0, [pc, #12]	; (8001620 <set_gpio_input_interior+0x34>)
 8001614:	f7ff fa36 	bl	8000a84 <GPIO_Init>
}
 8001618:	bf00      	nop
 800161a:	3708      	adds	r7, #8
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40021000 	.word	0x40021000

08001624 <DHT11_start_interior>:

void DHT11_start_interior (void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
	set_gpio_output_interior();  // set the pin as output
 8001628:	f7ff ffc4 	bl	80015b4 <set_gpio_output_interior>
	GPIO_WriteBit(GPIOE,GPIO_Pin_7,0); // pull the pin low
 800162c:	2200      	movs	r2, #0
 800162e:	2180      	movs	r1, #128	; 0x80
 8001630:	4805      	ldr	r0, [pc, #20]	; (8001648 <DHT11_start_interior+0x24>)
 8001632:	f7ff faed 	bl	8000c10 <GPIO_WriteBit>
	delay(18000);   // wait for 18ms
 8001636:	f244 6050 	movw	r0, #18000	; 0x4650
 800163a:	f7ff ffa7 	bl	800158c <delay>
	set_gpio_input_interior();   // set as input
 800163e:	f7ff ffd5 	bl	80015ec <set_gpio_input_interior>
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40021000 	.word	0x40021000

0800164c <check_response_interior>:

void check_response_interior (void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
	delay(40);
 8001650:	2028      	movs	r0, #40	; 0x28
 8001652:	f7ff ff9b 	bl	800158c <delay>
	if (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)))
 8001656:	2180      	movs	r1, #128	; 0x80
 8001658:	4811      	ldr	r0, [pc, #68]	; (80016a0 <check_response_interior+0x54>)
 800165a:	f7ff faa1 	bl	8000ba0 <GPIO_ReadInputDataBit>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d10c      	bne.n	800167e <check_response_interior+0x32>
	{
		delay(80);
 8001664:	2050      	movs	r0, #80	; 0x50
 8001666:	f7ff ff91 	bl	800158c <delay>
		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7))) dht_interior.check = 1;
 800166a:	2180      	movs	r1, #128	; 0x80
 800166c:	480c      	ldr	r0, [pc, #48]	; (80016a0 <check_response_interior+0x54>)
 800166e:	f7ff fa97 	bl	8000ba0 <GPIO_ReadInputDataBit>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d002      	beq.n	800167e <check_response_interior+0x32>
 8001678:	4b0a      	ldr	r3, [pc, #40]	; (80016a4 <check_response_interior+0x58>)
 800167a:	2201      	movs	r2, #1
 800167c:	725a      	strb	r2, [r3, #9]
	}

	dht_interior.timeout = TIME_TIMEOUT;
 800167e:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <check_response_interior+0x58>)
 8001680:	220a      	movs	r2, #10
 8001682:	60da      	str	r2, [r3, #12]
	while (GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7) && !dht_interior.flag_timeout);   // wait for the pin to go low
 8001684:	bf00      	nop
 8001686:	2180      	movs	r1, #128	; 0x80
 8001688:	4805      	ldr	r0, [pc, #20]	; (80016a0 <check_response_interior+0x54>)
 800168a:	f7ff fa89 	bl	8000ba0 <GPIO_ReadInputDataBit>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d003      	beq.n	800169c <check_response_interior+0x50>
 8001694:	4b03      	ldr	r3, [pc, #12]	; (80016a4 <check_response_interior+0x58>)
 8001696:	7c1b      	ldrb	r3, [r3, #16]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d0f4      	beq.n	8001686 <check_response_interior+0x3a>
}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40021000 	.word	0x40021000
 80016a4:	200005b0 	.word	0x200005b0

080016a8 <read_data_interior>:

uint8_t read_data_interior (void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 80016ae:	2300      	movs	r3, #0
 80016b0:	71bb      	strb	r3, [r7, #6]
 80016b2:	e051      	b.n	8001758 <read_data_interior+0xb0>
	{
		dht_interior.timeout = TIME_TIMEOUT;
 80016b4:	4b2c      	ldr	r3, [pc, #176]	; (8001768 <read_data_interior+0xc0>)
 80016b6:	220a      	movs	r2, #10
 80016b8:	60da      	str	r2, [r3, #12]
		while (!(GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) && !dht_interior.flag_timeout);   // wait for the pin to go high
 80016ba:	bf00      	nop
 80016bc:	2180      	movs	r1, #128	; 0x80
 80016be:	482b      	ldr	r0, [pc, #172]	; (800176c <read_data_interior+0xc4>)
 80016c0:	f7ff fa6e 	bl	8000ba0 <GPIO_ReadInputDataBit>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d103      	bne.n	80016d2 <read_data_interior+0x2a>
 80016ca:	4b27      	ldr	r3, [pc, #156]	; (8001768 <read_data_interior+0xc0>)
 80016cc:	7c1b      	ldrb	r3, [r3, #16]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d0f4      	beq.n	80016bc <read_data_interior+0x14>
		if(dht_interior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 80016d2:	4b25      	ldr	r3, [pc, #148]	; (8001768 <read_data_interior+0xc0>)
 80016d4:	7c1b      	ldrb	r3, [r3, #16]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <read_data_interior+0x36>
					return 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	e040      	b.n	8001760 <read_data_interior+0xb8>

		delay(40);   // wait for 40 us
 80016de:	2028      	movs	r0, #40	; 0x28
 80016e0:	f7ff ff54 	bl	800158c <delay>

		if ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) == 0)   // if the pin is low
 80016e4:	2180      	movs	r1, #128	; 0x80
 80016e6:	4821      	ldr	r0, [pc, #132]	; (800176c <read_data_interior+0xc4>)
 80016e8:	f7ff fa5a 	bl	8000ba0 <GPIO_ReadInputDataBit>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d10e      	bne.n	8001710 <read_data_interior+0x68>
		{
			i&= ~(1<<(7-j));   // write 0
 80016f2:	79bb      	ldrb	r3, [r7, #6]
 80016f4:	f1c3 0307 	rsb	r3, r3, #7
 80016f8:	2201      	movs	r2, #1
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	b25b      	sxtb	r3, r3
 8001700:	43db      	mvns	r3, r3
 8001702:	b25a      	sxtb	r2, r3
 8001704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001708:	4013      	ands	r3, r2
 800170a:	b25b      	sxtb	r3, r3
 800170c:	71fb      	strb	r3, [r7, #7]
 800170e:	e00b      	b.n	8001728 <read_data_interior+0x80>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8001710:	79bb      	ldrb	r3, [r7, #6]
 8001712:	f1c3 0307 	rsb	r3, r3, #7
 8001716:	2201      	movs	r2, #1
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	b25a      	sxtb	r2, r3
 800171e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001722:	4313      	orrs	r3, r2
 8001724:	b25b      	sxtb	r3, r3
 8001726:	71fb      	strb	r3, [r7, #7]

		dht_interior.timeout = TIME_TIMEOUT; // set the timeout
 8001728:	4b0f      	ldr	r3, [pc, #60]	; (8001768 <read_data_interior+0xc0>)
 800172a:	220a      	movs	r2, #10
 800172c:	60da      	str	r2, [r3, #12]
		while ((GPIO_ReadInputDataBit(GPIOE,GPIO_Pin_7)) && !dht_interior.flag_timeout);  // wait for the pin to go low or the timeout dead.
 800172e:	bf00      	nop
 8001730:	2180      	movs	r1, #128	; 0x80
 8001732:	480e      	ldr	r0, [pc, #56]	; (800176c <read_data_interior+0xc4>)
 8001734:	f7ff fa34 	bl	8000ba0 <GPIO_ReadInputDataBit>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <read_data_interior+0x9e>
 800173e:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <read_data_interior+0xc0>)
 8001740:	7c1b      	ldrb	r3, [r3, #16]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d0f4      	beq.n	8001730 <read_data_interior+0x88>
		if(dht_interior.flag_timeout)  //Si se vencio el timeout vuelve al main.
 8001746:	4b08      	ldr	r3, [pc, #32]	; (8001768 <read_data_interior+0xc0>)
 8001748:	7c1b      	ldrb	r3, [r3, #16]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <read_data_interior+0xaa>
					return 0;
 800174e:	2300      	movs	r3, #0
 8001750:	e006      	b.n	8001760 <read_data_interior+0xb8>
	for (j=0;j<8;j++)
 8001752:	79bb      	ldrb	r3, [r7, #6]
 8001754:	3301      	adds	r3, #1
 8001756:	71bb      	strb	r3, [r7, #6]
 8001758:	79bb      	ldrb	r3, [r7, #6]
 800175a:	2b07      	cmp	r3, #7
 800175c:	d9aa      	bls.n	80016b4 <read_data_interior+0xc>
	}
	return i;
 800175e:	79fb      	ldrb	r3, [r7, #7]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	200005b0 	.word	0x200005b0
 800176c:	40021000 	.word	0x40021000

08001770 <leer_dht_interior>:

void leer_dht_interior(){
 8001770:	b590      	push	{r4, r7, lr}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0

	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint16_t sum;
	char aux[5] = "";
 8001776:	2300      	movs	r3, #0
 8001778:	607b      	str	r3, [r7, #4]
 800177a:	2300      	movs	r3, #0
 800177c:	723b      	strb	r3, [r7, #8]

	TIM_Cmd(TIM5, ENABLE); // Habilita el timer 5 para la lectura.
 800177e:	2101      	movs	r1, #1
 8001780:	484a      	ldr	r0, [pc, #296]	; (80018ac <leer_dht_interior+0x13c>)
 8001782:	f7ff fc5f 	bl	8001044 <TIM_Cmd>
	DHT11_start_interior ();
 8001786:	f7ff ff4d 	bl	8001624 <DHT11_start_interior>


	check_response_interior ();
 800178a:	f7ff ff5f 	bl	800164c <check_response_interior>
	//	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 800178e:	4b48      	ldr	r3, [pc, #288]	; (80018b0 <leer_dht_interior+0x140>)
 8001790:	7c1b      	ldrb	r3, [r3, #16]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d007      	beq.n	80017a6 <leer_dht_interior+0x36>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 8001796:	4b46      	ldr	r3, [pc, #280]	; (80018b0 <leer_dht_interior+0x140>)
 8001798:	2204      	movs	r2, #4
 800179a:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 800179c:	2100      	movs	r1, #0
 800179e:	4843      	ldr	r0, [pc, #268]	; (80018ac <leer_dht_interior+0x13c>)
 80017a0:	f7ff fc50 	bl	8001044 <TIM_Cmd>
		return;
 80017a4:	e07f      	b.n	80018a6 <leer_dht_interior+0x136>
	}

	Rh_byte1 = read_data_interior ();
 80017a6:	f7ff ff7f 	bl	80016a8 <read_data_interior>
 80017aa:	4603      	mov	r3, r0
 80017ac:	73fb      	strb	r3, [r7, #15]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80017ae:	4b40      	ldr	r3, [pc, #256]	; (80018b0 <leer_dht_interior+0x140>)
 80017b0:	7c1b      	ldrb	r3, [r3, #16]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d007      	beq.n	80017c6 <leer_dht_interior+0x56>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 80017b6:	4b3e      	ldr	r3, [pc, #248]	; (80018b0 <leer_dht_interior+0x140>)
 80017b8:	2204      	movs	r2, #4
 80017ba:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80017bc:	2100      	movs	r1, #0
 80017be:	483b      	ldr	r0, [pc, #236]	; (80018ac <leer_dht_interior+0x13c>)
 80017c0:	f7ff fc40 	bl	8001044 <TIM_Cmd>
		return;
 80017c4:	e06f      	b.n	80018a6 <leer_dht_interior+0x136>
	}

	Rh_byte2 = read_data_interior ();
 80017c6:	f7ff ff6f 	bl	80016a8 <read_data_interior>
 80017ca:	4603      	mov	r3, r0
 80017cc:	73bb      	strb	r3, [r7, #14]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80017ce:	4b38      	ldr	r3, [pc, #224]	; (80018b0 <leer_dht_interior+0x140>)
 80017d0:	7c1b      	ldrb	r3, [r3, #16]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d007      	beq.n	80017e6 <leer_dht_interior+0x76>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 80017d6:	4b36      	ldr	r3, [pc, #216]	; (80018b0 <leer_dht_interior+0x140>)
 80017d8:	2204      	movs	r2, #4
 80017da:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80017dc:	2100      	movs	r1, #0
 80017de:	4833      	ldr	r0, [pc, #204]	; (80018ac <leer_dht_interior+0x13c>)
 80017e0:	f7ff fc30 	bl	8001044 <TIM_Cmd>
		return;
 80017e4:	e05f      	b.n	80018a6 <leer_dht_interior+0x136>
	}

	Temp_byte1 = read_data_interior ();
 80017e6:	f7ff ff5f 	bl	80016a8 <read_data_interior>
 80017ea:	4603      	mov	r3, r0
 80017ec:	737b      	strb	r3, [r7, #13]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 80017ee:	4b30      	ldr	r3, [pc, #192]	; (80018b0 <leer_dht_interior+0x140>)
 80017f0:	7c1b      	ldrb	r3, [r3, #16]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d007      	beq.n	8001806 <leer_dht_interior+0x96>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 80017f6:	4b2e      	ldr	r3, [pc, #184]	; (80018b0 <leer_dht_interior+0x140>)
 80017f8:	2204      	movs	r2, #4
 80017fa:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 80017fc:	2100      	movs	r1, #0
 80017fe:	482b      	ldr	r0, [pc, #172]	; (80018ac <leer_dht_interior+0x13c>)
 8001800:	f7ff fc20 	bl	8001044 <TIM_Cmd>
		return;
 8001804:	e04f      	b.n	80018a6 <leer_dht_interior+0x136>
	}

	Temp_byte2 = read_data_interior ();
 8001806:	f7ff ff4f 	bl	80016a8 <read_data_interior>
 800180a:	4603      	mov	r3, r0
 800180c:	733b      	strb	r3, [r7, #12]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 800180e:	4b28      	ldr	r3, [pc, #160]	; (80018b0 <leer_dht_interior+0x140>)
 8001810:	7c1b      	ldrb	r3, [r3, #16]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d007      	beq.n	8001826 <leer_dht_interior+0xb6>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 8001816:	4b26      	ldr	r3, [pc, #152]	; (80018b0 <leer_dht_interior+0x140>)
 8001818:	2204      	movs	r2, #4
 800181a:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 800181c:	2100      	movs	r1, #0
 800181e:	4823      	ldr	r0, [pc, #140]	; (80018ac <leer_dht_interior+0x13c>)
 8001820:	f7ff fc10 	bl	8001044 <TIM_Cmd>
		return;
 8001824:	e03f      	b.n	80018a6 <leer_dht_interior+0x136>
	}

	sum = read_data_interior();
 8001826:	f7ff ff3f 	bl	80016a8 <read_data_interior>
 800182a:	4603      	mov	r3, r0
 800182c:	817b      	strh	r3, [r7, #10]
	if(dht_interior.flag_timeout){ //Si se vencio el timeout vuelve al main.
 800182e:	4b20      	ldr	r3, [pc, #128]	; (80018b0 <leer_dht_interior+0x140>)
 8001830:	7c1b      	ldrb	r3, [r3, #16]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d007      	beq.n	8001846 <leer_dht_interior+0xd6>
		dht_interior.estado = STATE_DHT_TIMEOUT;
 8001836:	4b1e      	ldr	r3, [pc, #120]	; (80018b0 <leer_dht_interior+0x140>)
 8001838:	2204      	movs	r2, #4
 800183a:	745a      	strb	r2, [r3, #17]
		TIM_Cmd(TIM5, DISABLE);
 800183c:	2100      	movs	r1, #0
 800183e:	481b      	ldr	r0, [pc, #108]	; (80018ac <leer_dht_interior+0x13c>)
 8001840:	f7ff fc00 	bl	8001044 <TIM_Cmd>
		return;
 8001844:	e02f      	b.n	80018a6 <leer_dht_interior+0x136>
	}

	if (sum == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))    // if the data is correct
 8001846:	897a      	ldrh	r2, [r7, #10]
 8001848:	7bf9      	ldrb	r1, [r7, #15]
 800184a:	7bbb      	ldrb	r3, [r7, #14]
 800184c:	4419      	add	r1, r3
 800184e:	7b7b      	ldrb	r3, [r7, #13]
 8001850:	4419      	add	r1, r3
 8001852:	7b3b      	ldrb	r3, [r7, #12]
 8001854:	440b      	add	r3, r1
 8001856:	429a      	cmp	r2, r3
 8001858:	d11e      	bne.n	8001898 <leer_dht_interior+0x128>
	{
		sprintf(aux,"%d.%d",Temp_byte1,Temp_byte2); // Se crea una cadena con la temperatura.
 800185a:	7b7a      	ldrb	r2, [r7, #13]
 800185c:	7b3b      	ldrb	r3, [r7, #12]
 800185e:	1d38      	adds	r0, r7, #4
 8001860:	4914      	ldr	r1, [pc, #80]	; (80018b4 <leer_dht_interior+0x144>)
 8001862:	f001 fa05 	bl	8002c70 <siprintf>
		strcpy(dht_interior.temperatura_string,aux); // Se guarda la temperatura en la estructura del dht.
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	4619      	mov	r1, r3
 800186a:	4813      	ldr	r0, [pc, #76]	; (80018b8 <leer_dht_interior+0x148>)
 800186c:	f001 fa3e 	bl	8002cec <strcpy>
		dht_interior.temperatura = Temp_byte1 + Temp_byte2/10;
 8001870:	7b7b      	ldrb	r3, [r7, #13]
 8001872:	7b3a      	ldrb	r2, [r7, #12]
 8001874:	4911      	ldr	r1, [pc, #68]	; (80018bc <leer_dht_interior+0x14c>)
 8001876:	fba1 1202 	umull	r1, r2, r1, r2
 800187a:	08d2      	lsrs	r2, r2, #3
 800187c:	b2d2      	uxtb	r2, r2
 800187e:	4413      	add	r3, r2
 8001880:	4618      	mov	r0, r3
 8001882:	f7fe fe05 	bl	8000490 <__aeabi_i2d>
 8001886:	4603      	mov	r3, r0
 8001888:	460c      	mov	r4, r1
 800188a:	4a09      	ldr	r2, [pc, #36]	; (80018b0 <leer_dht_interior+0x140>)
 800188c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
		dht_interior.estado = STATE_DHT_CHECKSUM_GOOD; // Se cambia el estado del sensor.
 8001890:	4b07      	ldr	r3, [pc, #28]	; (80018b0 <leer_dht_interior+0x140>)
 8001892:	2202      	movs	r2, #2
 8001894:	745a      	strb	r2, [r3, #17]
 8001896:	e002      	b.n	800189e <leer_dht_interior+0x12e>
	}
	else
		dht_interior.estado = STATE_DHT_CHECKSUM_BAD; // Se cambia el estado del sensor.
 8001898:	4b05      	ldr	r3, [pc, #20]	; (80018b0 <leer_dht_interior+0x140>)
 800189a:	2203      	movs	r2, #3
 800189c:	745a      	strb	r2, [r3, #17]

	TIM_Cmd(TIM5, DISABLE);
 800189e:	2100      	movs	r1, #0
 80018a0:	4802      	ldr	r0, [pc, #8]	; (80018ac <leer_dht_interior+0x13c>)
 80018a2:	f7ff fbcf 	bl	8001044 <TIM_Cmd>

}
 80018a6:	3714      	adds	r7, #20
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd90      	pop	{r4, r7, pc}
 80018ac:	40000c00 	.word	0x40000c00
 80018b0:	200005b0 	.word	0x200005b0
 80018b4:	08002eb0 	.word	0x08002eb0
 80018b8:	200005c2 	.word	0x200005c2
 80018bc:	cccccccd 	.word	0xcccccccd

080018c0 <TIM5_Init>:
}



/////////////////////////// TIMER 5/////////////////////////////
void TIM5_Init(void){
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
	 *
	 *	ATENCION: TIM_Period y PrescalerValue no deben superar el valor de 0xFFFF (65536) ya que son de 16bits.
	 */

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	uint16_t PrescalerValue = 0; // Variable para el prescaler.
 80018c6:	2300      	movs	r3, #0
 80018c8:	82fb      	strh	r3, [r7, #22]
	uint32_t frecuencia = 10e6; // Frecuencia del contador a 10kHz. Tener cuidado de no cometer overflow en la variable PrescalerValue.
 80018ca:	4b12      	ldr	r3, [pc, #72]	; (8001914 <TIM5_Init+0x54>)
 80018cc:	613b      	str	r3, [r7, #16]
	PrescalerValue = (uint16_t) ((SystemCoreClock /2) / frecuencia) - 1; //Conversion de frecuencia al valor de Prescaler.
 80018ce:	4b12      	ldr	r3, [pc, #72]	; (8001918 <TIM5_Init+0x58>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	085a      	lsrs	r2, r3, #1
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018da:	b29b      	uxth	r3, r3
 80018dc:	3b01      	subs	r3, #1
 80018de:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStructure.TIM_Period = 10; // 321.5uS (10e3 = 1 seg --> 3.215 = 321.5uS) de periodo.
 80018e0:	230a      	movs	r3, #10
 80018e2:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 80018e4:	8afb      	ldrh	r3, [r7, #22]
 80018e6:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80018e8:	2300      	movs	r3, #0
 80018ea:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80018ec:	2300      	movs	r3, #0
 80018ee:	80fb      	strh	r3, [r7, #6]

	TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 80018f0:	1d3b      	adds	r3, r7, #4
 80018f2:	4619      	mov	r1, r3
 80018f4:	4809      	ldr	r0, [pc, #36]	; (800191c <TIM5_Init+0x5c>)
 80018f6:	f7ff fb39 	bl	8000f6c <TIM_TimeBaseInit>
	TIM_ITConfig(TIM5, TIM_IT_CC1, ENABLE); // habilitacion de las interrupciones por el timer 5.
 80018fa:	2201      	movs	r2, #1
 80018fc:	2102      	movs	r1, #2
 80018fe:	4807      	ldr	r0, [pc, #28]	; (800191c <TIM5_Init+0x5c>)
 8001900:	f7ff fbc0 	bl	8001084 <TIM_ITConfig>
	TIM_Cmd(TIM5, ENABLE); // Habilita el contador para el timer 5.
 8001904:	2101      	movs	r1, #1
 8001906:	4805      	ldr	r0, [pc, #20]	; (800191c <TIM5_Init+0x5c>)
 8001908:	f7ff fb9c 	bl	8001044 <TIM_Cmd>

}
 800190c:	bf00      	nop
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	00989680 	.word	0x00989680
 8001918:	2000008c 	.word	0x2000008c
 800191c:	40000c00 	.word	0x40000c00

08001920 <TIM5_Config>:

void TIM5_Config(void){
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
	 *	TIMX_Config habilita el relog y las interrupciones globales para el timer X
	 */

	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE); // Se habilita el reloj.
 8001926:	2101      	movs	r1, #1
 8001928:	2008      	movs	r0, #8
 800192a:	f7ff faad 	bl	8000e88 <RCC_APB1PeriphClockCmd>

	/* Se habilitan las interrupciones globales para el timer X*/
	NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 800192e:	2332      	movs	r3, #50	; 0x32
 8001930:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 10;
 8001932:	230a      	movs	r3, #10
 8001934:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8001936:	2301      	movs	r3, #1
 8001938:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800193a:	2301      	movs	r3, #1
 800193c:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff f83d 	bl	80009c0 <NVIC_Init>

}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
	...

08001950 <TIM5_Start>:

void TIM5_Start(void){
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
	/*
	 *	TIMX_Start deja el timer X ready to go.
	 */

	TIM5_Config(); // Configuracion del timer.
 8001954:	f7ff ffe4 	bl	8001920 <TIM5_Config>
	TIM5_Init(); // Inicializacion del timer.
 8001958:	f7ff ffb2 	bl	80018c0 <TIM5_Init>
	TIM_Cmd(TIM5, DISABLE);
 800195c:	2100      	movs	r1, #0
 800195e:	4802      	ldr	r0, [pc, #8]	; (8001968 <TIM5_Start+0x18>)
 8001960:	f7ff fb70 	bl	8001044 <TIM_Cmd>
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40000c00 	.word	0x40000c00

0800196c <TIM5_IRQHandler>:

void TIM5_IRQHandler (void)  {
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	/* TIM5_IRQHandler rutina de interrupcion del timer 5.
	 *  Realiza un toogle en el led azul de la placa discovery.
	 */

	if (TIM_GetITStatus(TIM5, TIM_IT_CC1) != RESET)
 8001970:	2102      	movs	r1, #2
 8001972:	480a      	ldr	r0, [pc, #40]	; (800199c <TIM5_IRQHandler+0x30>)
 8001974:	f7ff fbaa 	bl	80010cc <TIM_GetITStatus>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d00c      	beq.n	8001998 <TIM5_IRQHandler+0x2c>
	{
		TIM_ClearITPendingBit(TIM5, TIM_IT_CC1); // Se limpia la bandera de interrupcion.
 800197e:	2102      	movs	r1, #2
 8001980:	4806      	ldr	r0, [pc, #24]	; (800199c <TIM5_IRQHandler+0x30>)
 8001982:	f7ff fbcd 	bl	8001120 <TIM_ClearITPendingBit>

		if (TimingDelay != 0)
 8001986:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <TIM5_IRQHandler+0x34>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d004      	beq.n	8001998 <TIM5_IRQHandler+0x2c>
		{
			TimingDelay--;
 800198e:	4b04      	ldr	r3, [pc, #16]	; (80019a0 <TIM5_IRQHandler+0x34>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	3b01      	subs	r3, #1
 8001994:	4a02      	ldr	r2, [pc, #8]	; (80019a0 <TIM5_IRQHandler+0x34>)
 8001996:	6013      	str	r3, [r2, #0]
		}

	}
}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40000c00 	.word	0x40000c00
 80019a0:	2000027c 	.word	0x2000027c

080019a4 <main>:
#include "main.h"

int contador_led = 1000;


int main(void){
 80019a4:	b598      	push	{r3, r4, r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	 *	Este programa es un prototipo del control de invernadero.
	 *	Tiene RTC, una prueba de seguimiento de cultivos, lee dos sensores externos de temperatura y humedad
	 *	y dos analogicos. 
	 *
	 */
	UB_LCD_2x16_Init(); // Inicializacion del display.
 80019a8:	f000 fd7e 	bl	80024a8 <UB_LCD_2x16_Init>
	inicializar_leds();
 80019ac:	f000 f8ec 	bl	8001b88 <inicializar_leds>
	TIM5_Start(); // Inicializa el timer del DHT.
 80019b0:	f7ff ffce 	bl	8001950 <TIM5_Start>
	USART3_Config();
 80019b4:	f000 fb68 	bl	8002088 <USART3_Config>
	SystemInit(); // Activa el systick.
 80019b8:	f000 ffd0 	bl	800295c <SystemInit>
	SysTick_Config(SystemCoreClock / 1e3); // Configuracion del tiempo de la interrupcion (cada 1us).
 80019bc:	4b1a      	ldr	r3, [pc, #104]	; (8001a28 <main+0x84>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7fe fd55 	bl	8000470 <__aeabi_ui2d>
 80019c6:	f04f 0200 	mov.w	r2, #0
 80019ca:	4b18      	ldr	r3, [pc, #96]	; (8001a2c <main+0x88>)
 80019cc:	f7fe fef0 	bl	80007b0 <__aeabi_ddiv>
 80019d0:	4603      	mov	r3, r0
 80019d2:	460c      	mov	r4, r1
 80019d4:	4618      	mov	r0, r3
 80019d6:	4621      	mov	r1, r4
 80019d8:	f7fe ffd2 	bl	8000980 <__aeabi_d2uiz>
 80019dc:	4603      	mov	r3, r0
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff fdb2 	bl	8001548 <SysTick_Config>

	serial.contador = 0;
 80019e4:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <main+0x8c>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	711a      	strb	r2, [r3, #4]
	serial.flag.comienzo_paquete = 0;
 80019ea:	4a11      	ldr	r2, [pc, #68]	; (8001a30 <main+0x8c>)
 80019ec:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80019f0:	f36f 1304 	bfc	r3, #4, #1
 80019f4:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
	serial.flag.fin_paquete = 0;
 80019f8:	4a0d      	ldr	r2, [pc, #52]	; (8001a30 <main+0x8c>)
 80019fa:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80019fe:	f36f 1345 	bfc	r3, #5, #1
 8001a02:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
	serial.timeout = 0;
 8001a06:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <main+0x8c>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	805a      	strh	r2, [r3, #2]
	sistema.flag.conexion_serial = 0;
 8001a0c:	4a09      	ldr	r2, [pc, #36]	; (8001a34 <main+0x90>)
 8001a0e:	7813      	ldrb	r3, [r2, #0]
 8001a10:	f36f 0300 	bfc	r3, #0, #1
 8001a14:	7013      	strb	r3, [r2, #0]
	sistema.flag.modo_monitor_serial = 0;
 8001a16:	4a07      	ldr	r2, [pc, #28]	; (8001a34 <main+0x90>)
 8001a18:	7813      	ldrb	r3, [r2, #0]
 8001a1a:	f36f 0341 	bfc	r3, #1, #1
 8001a1e:	7013      	strb	r3, [r2, #0]

	while(1){
		task_manager();
 8001a20:	f000 f8d0 	bl	8001bc4 <task_manager>
 8001a24:	e7fc      	b.n	8001a20 <main+0x7c>
 8001a26:	bf00      	nop
 8001a28:	2000008c 	.word	0x2000008c
 8001a2c:	408f4000 	.word	0x408f4000
 8001a30:	2000029c 	.word	0x2000029c
 8001a34:	200004cc 	.word	0x200004cc

08001a38 <task_scheduler>:
	}
}

void task_scheduler(void){
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
	 *	contador se resetea cada vez q una tarea finaliza, en las no ciclicas el contador
	 *	se setea solo cuando es necesario.
	 */

	//	// Rutina DHT
		if(dht_interior.flag){
 8001a3c:	4b4b      	ldr	r3, [pc, #300]	; (8001b6c <task_scheduler+0x134>)
 8001a3e:	7a1b      	ldrb	r3, [r3, #8]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d00f      	beq.n	8001a64 <task_scheduler+0x2c>
			if(dht_interior.timeout >= 1){
 8001a44:	4b49      	ldr	r3, [pc, #292]	; (8001b6c <task_scheduler+0x134>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d004      	beq.n	8001a56 <task_scheduler+0x1e>
				dht_interior.timeout--;
 8001a4c:	4b47      	ldr	r3, [pc, #284]	; (8001b6c <task_scheduler+0x134>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	3b01      	subs	r3, #1
 8001a52:	4a46      	ldr	r2, [pc, #280]	; (8001b6c <task_scheduler+0x134>)
 8001a54:	60d3      	str	r3, [r2, #12]
			}

			if(dht_interior.timeout <= 0){
 8001a56:	4b45      	ldr	r3, [pc, #276]	; (8001b6c <task_scheduler+0x134>)
 8001a58:	68db      	ldr	r3, [r3, #12]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d102      	bne.n	8001a64 <task_scheduler+0x2c>
				dht_interior.flag_timeout = 1;
 8001a5e:	4b43      	ldr	r3, [pc, #268]	; (8001b6c <task_scheduler+0x134>)
 8001a60:	2201      	movs	r2, #1
 8001a62:	741a      	strb	r2, [r3, #16]
			}
		}

		if(dht_interior.contador >= 1){
 8001a64:	4b41      	ldr	r3, [pc, #260]	; (8001b6c <task_scheduler+0x134>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d005      	beq.n	8001a78 <task_scheduler+0x40>
			dht_interior.contador--;
 8001a6c:	4b3f      	ldr	r3, [pc, #252]	; (8001b6c <task_scheduler+0x134>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	3b01      	subs	r3, #1
 8001a72:	4a3e      	ldr	r2, [pc, #248]	; (8001b6c <task_scheduler+0x134>)
 8001a74:	6013      	str	r3, [r2, #0]
 8001a76:	e00d      	b.n	8001a94 <task_scheduler+0x5c>
		}
		else{
			dht_interior.flag = 1;
 8001a78:	4b3c      	ldr	r3, [pc, #240]	; (8001b6c <task_scheduler+0x134>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	721a      	strb	r2, [r3, #8]
			dht_interior.contador = 2000;
 8001a7e:	4b3b      	ldr	r3, [pc, #236]	; (8001b6c <task_scheduler+0x134>)
 8001a80:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001a84:	601a      	str	r2, [r3, #0]
			dht_interior.flag_timeout = 0;
 8001a86:	4b39      	ldr	r3, [pc, #228]	; (8001b6c <task_scheduler+0x134>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	741a      	strb	r2, [r3, #16]
			dht_interior.timeout = 1000; // Se le agrega un tiempo de timeout para esperar la funcion DHT11Start.
 8001a8c:	4b37      	ldr	r3, [pc, #220]	; (8001b6c <task_scheduler+0x134>)
 8001a8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a92:	60da      	str	r2, [r3, #12]
	//		yl.flag = 1;
	//		yl.contador = 500;
	//	}

	// Rutina del LED.
	if(led.contador >= 1){
 8001a94:	4b36      	ldr	r3, [pc, #216]	; (8001b70 <task_scheduler+0x138>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d005      	beq.n	8001aa8 <task_scheduler+0x70>
		led.contador--;
 8001a9c:	4b34      	ldr	r3, [pc, #208]	; (8001b70 <task_scheduler+0x138>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	4a33      	ldr	r2, [pc, #204]	; (8001b70 <task_scheduler+0x138>)
 8001aa4:	6013      	str	r3, [r2, #0]
 8001aa6:	e013      	b.n	8001ad0 <task_scheduler+0x98>
	}
	else{
		led.flag.fin_contador = (led.flag.fin_contador) ? 0 : 1;
 8001aa8:	4b31      	ldr	r3, [pc, #196]	; (8001b70 <task_scheduler+0x138>)
 8001aaa:	791b      	ldrb	r3, [r3, #4]
 8001aac:	f003 0301 	and.w	r3, r3, #1
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	bf0c      	ite	eq
 8001ab6:	2301      	moveq	r3, #1
 8001ab8:	2300      	movne	r3, #0
 8001aba:	b2d9      	uxtb	r1, r3
 8001abc:	4a2c      	ldr	r2, [pc, #176]	; (8001b70 <task_scheduler+0x138>)
 8001abe:	7913      	ldrb	r3, [r2, #4]
 8001ac0:	f361 0300 	bfi	r3, r1, #0, #1
 8001ac4:	7113      	strb	r3, [r2, #4]
		led.contador = contador_led;
 8001ac6:	4b2b      	ldr	r3, [pc, #172]	; (8001b74 <task_scheduler+0x13c>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	461a      	mov	r2, r3
 8001acc:	4b28      	ldr	r3, [pc, #160]	; (8001b70 <task_scheduler+0x138>)
 8001ace:	601a      	str	r2, [r3, #0]
	}

	// Rutina display.
	if(display.contador >= 1){
 8001ad0:	4b29      	ldr	r3, [pc, #164]	; (8001b78 <task_scheduler+0x140>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d005      	beq.n	8001ae4 <task_scheduler+0xac>
		display.contador--;
 8001ad8:	4b27      	ldr	r3, [pc, #156]	; (8001b78 <task_scheduler+0x140>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	3b01      	subs	r3, #1
 8001ade:	4a26      	ldr	r2, [pc, #152]	; (8001b78 <task_scheduler+0x140>)
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	e006      	b.n	8001af2 <task_scheduler+0xba>
	}
	else{
		display.flag = 1;
 8001ae4:	4b24      	ldr	r3, [pc, #144]	; (8001b78 <task_scheduler+0x140>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	711a      	strb	r2, [r3, #4]
		display.contador = 2000;
 8001aea:	4b23      	ldr	r3, [pc, #140]	; (8001b78 <task_scheduler+0x140>)
 8001aec:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001af0:	601a      	str	r2, [r3, #0]
	}

	if(serial.timeout >= 1){
 8001af2:	4b22      	ldr	r3, [pc, #136]	; (8001b7c <task_scheduler+0x144>)
 8001af4:	885b      	ldrh	r3, [r3, #2]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d006      	beq.n	8001b08 <task_scheduler+0xd0>
		serial.timeout--;
 8001afa:	4b20      	ldr	r3, [pc, #128]	; (8001b7c <task_scheduler+0x144>)
 8001afc:	885b      	ldrh	r3, [r3, #2]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	4b1e      	ldr	r3, [pc, #120]	; (8001b7c <task_scheduler+0x144>)
 8001b04:	805a      	strh	r2, [r3, #2]
 8001b06:	e011      	b.n	8001b2c <task_scheduler+0xf4>
	}
	else if(serial.flag.comienzo_paquete){
 8001b08:	4b1c      	ldr	r3, [pc, #112]	; (8001b7c <task_scheduler+0x144>)
 8001b0a:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8001b0e:	f003 0310 	and.w	r3, r3, #16
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d009      	beq.n	8001b2c <task_scheduler+0xf4>
		serial.flag.comienzo_paquete = 0;
 8001b18:	4a18      	ldr	r2, [pc, #96]	; (8001b7c <task_scheduler+0x144>)
 8001b1a:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8001b1e:	f36f 1304 	bfc	r3, #4, #1
 8001b22:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
		enviar_comando(":TMO,-,-!");
 8001b26:	4816      	ldr	r0, [pc, #88]	; (8001b80 <task_scheduler+0x148>)
 8001b28:	f000 fa84 	bl	8002034 <enviar_comando>
	}

	// Contador para el modo monitor
	if(serial.contador_task >= 1){
 8001b2c:	4b13      	ldr	r3, [pc, #76]	; (8001b7c <task_scheduler+0x144>)
 8001b2e:	88db      	ldrh	r3, [r3, #6]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d006      	beq.n	8001b42 <task_scheduler+0x10a>
		serial.contador_task--;
 8001b34:	4b11      	ldr	r3, [pc, #68]	; (8001b7c <task_scheduler+0x144>)
 8001b36:	88db      	ldrh	r3, [r3, #6]
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	4b0f      	ldr	r3, [pc, #60]	; (8001b7c <task_scheduler+0x144>)
 8001b3e:	80da      	strh	r2, [r3, #6]
	//	}
	//	else{
	//		cultivo.flag.fin_contador = 1;
	//		cultivo.contador_aux = 10e3;
	//	}
}
 8001b40:	e011      	b.n	8001b66 <task_scheduler+0x12e>
	else if(sistema.flag.modo_monitor_serial){
 8001b42:	4b10      	ldr	r3, [pc, #64]	; (8001b84 <task_scheduler+0x14c>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d00a      	beq.n	8001b66 <task_scheduler+0x12e>
		serial.contador_task = 1000;
 8001b50:	4b0a      	ldr	r3, [pc, #40]	; (8001b7c <task_scheduler+0x144>)
 8001b52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b56:	80da      	strh	r2, [r3, #6]
		serial.flag.mostrar_valores = 1;
 8001b58:	4a08      	ldr	r2, [pc, #32]	; (8001b7c <task_scheduler+0x144>)
 8001b5a:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8001b5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b62:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	200005b0 	.word	0x200005b0
 8001b70:	20000294 	.word	0x20000294
 8001b74:	20000010 	.word	0x20000010
 8001b78:	2000028c 	.word	0x2000028c
 8001b7c:	2000029c 	.word	0x2000029c
 8001b80:	08002eb8 	.word	0x08002eb8
 8001b84:	200004cc 	.word	0x200004cc

08001b88 <inicializar_leds>:

void inicializar_leds(){
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0

	//
	//Inicializacion de los leds.
	//

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8001b8e:	2101      	movs	r1, #1
 8001b90:	2008      	movs	r0, #8
 8001b92:	f7ff f959 	bl	8000e48 <RCC_AHB1PeriphClockCmd>

	GPIO_Init_Pins.GPIO_Pin= GPIO_Pin_15 |GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14;
 8001b96:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001b9a:	603b      	str	r3, [r7, #0]
	GPIO_Init_Pins.GPIO_Mode=GPIO_Mode_OUT ;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	713b      	strb	r3, [r7, #4]
	GPIO_Init_Pins.GPIO_Speed= GPIO_Speed_100MHz;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	717b      	strb	r3, [r7, #5]
	GPIO_Init_Pins.GPIO_OType= GPIO_OType_PP ;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	71bb      	strb	r3, [r7, #6]
	GPIO_Init_Pins.GPIO_PuPd= GPIO_PuPd_NOPULL;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOD,&GPIO_Init_Pins); // Carga de la estrucura de datos.
 8001bac:	463b      	mov	r3, r7
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4803      	ldr	r0, [pc, #12]	; (8001bc0 <inicializar_leds+0x38>)
 8001bb2:	f7fe ff67 	bl	8000a84 <GPIO_Init>

}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40020c00 	.word	0x40020c00

08001bc4 <task_manager>:

void task_manager(void){
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
	 * 	Se encarga de llamar a las distintas tareas del programa.
	 *	Estas tareas se realizan o no dependiendo de su flag de evento.
	 */

	// Lectura de datos
	dht_interior_task();
 8001bc8:	f000 f812 	bl	8001bf0 <dht_interior_task>
	//	dht_exterior_task();
	//	ldr_task();
	//	yl69_task();

	serial_task();
 8001bcc:	f000 f91c 	bl	8001e08 <serial_task>
	// Manejo de la interfaz de usuario.
	display_task();
 8001bd0:	f000 f842 	bl	8001c58 <display_task>

	// Otras tareas.
	if(!sistema.flag.conexion_serial){ // Se realizan las tareas si no se esta conectado al serial
 8001bd4:	4b05      	ldr	r3, [pc, #20]	; (8001bec <task_manager+0x28>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	f003 0301 	and.w	r3, r3, #1
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <task_manager+0x22>
		led_task();
 8001be2:	f000 f815 	bl	8001c10 <led_task>
	//	}
	//
	//	if(cultivo.flag.control_activo){
	//		control_temp_task();
	//	}
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	200004cc 	.word	0x200004cc

08001bf0 <dht_interior_task>:

void dht_interior_task(){
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
	/*	Funcion dht_interior_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que se encarga de leer los datos del sensor
	 *	DHT11 de temperatura interior.
	 */
	if(dht_interior.flag){
 8001bf4:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <dht_interior_task+0x1c>)
 8001bf6:	7a1b      	ldrb	r3, [r3, #8]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d004      	beq.n	8001c06 <dht_interior_task+0x16>
		leer_dht_interior();
 8001bfc:	f7ff fdb8 	bl	8001770 <leer_dht_interior>
		dht_interior.flag = 0;
 8001c00:	4b02      	ldr	r3, [pc, #8]	; (8001c0c <dht_interior_task+0x1c>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	721a      	strb	r2, [r3, #8]
	}
}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	200005b0 	.word	0x200005b0

08001c10 <led_task>:
		leer_dht_exterior();
		dht_exterior.flag = 0;
	}
}

void led_task(){
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
	/*	Funcion led_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que se concentra en el parpadeo
	 *	de un led de control de programa.
	 */
	switch(led.flag.fin_contador){
 8001c14:	4b0e      	ldr	r3, [pc, #56]	; (8001c50 <led_task+0x40>)
 8001c16:	791b      	ldrb	r3, [r3, #4]
 8001c18:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d002      	beq.n	8001c28 <led_task+0x18>
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d006      	beq.n	8001c34 <led_task+0x24>
 8001c26:	e00b      	b.n	8001c40 <led_task+0x30>
	case 0: GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 8001c28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c2c:	4809      	ldr	r0, [pc, #36]	; (8001c54 <led_task+0x44>)
 8001c2e:	f7fe ffe0 	bl	8000bf2 <GPIO_ResetBits>
 8001c32:	e00b      	b.n	8001c4c <led_task+0x3c>
	case 1:	GPIO_SetBits(GPIOD,GPIO_Pin_13);break;
 8001c34:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c38:	4806      	ldr	r0, [pc, #24]	; (8001c54 <led_task+0x44>)
 8001c3a:	f7fe ffcb 	bl	8000bd4 <GPIO_SetBits>
 8001c3e:	e005      	b.n	8001c4c <led_task+0x3c>
	default:GPIO_ResetBits(GPIOD,GPIO_Pin_13);break;
 8001c40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c44:	4803      	ldr	r0, [pc, #12]	; (8001c54 <led_task+0x44>)
 8001c46:	f7fe ffd4 	bl	8000bf2 <GPIO_ResetBits>
 8001c4a:	bf00      	nop
	}
}
 8001c4c:	bf00      	nop
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20000294 	.word	0x20000294
 8001c54:	40020c00 	.word	0x40020c00

08001c58 <display_task>:
		yl.adc_cuentas = adc_leer_cuentas_yl69();
		yl.flag = 0;
	}
}

void display_task(){
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
	/*	Funcion display_task()
	 *	No recive ni devuelve un valor.
	 *	Tarea que lee un valor de ADC establecido en adc.h
	 */

	if(display.flag){
 8001c5c:	4b5d      	ldr	r3, [pc, #372]	; (8001dd4 <display_task+0x17c>)
 8001c5e:	791b      	ldrb	r3, [r3, #4]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	f000 80b5 	beq.w	8001dd0 <display_task+0x178>

		if(!sistema.flag.conexion_serial){
 8001c66:	4b5c      	ldr	r3, [pc, #368]	; (8001dd8 <display_task+0x180>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	f040 80a0 	bne.w	8001db6 <display_task+0x15e>
//			char buffer[16];

			if(display.estado <3){
 8001c76:	4b57      	ldr	r3, [pc, #348]	; (8001dd4 <display_task+0x17c>)
 8001c78:	795b      	ldrb	r3, [r3, #5]
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d806      	bhi.n	8001c8c <display_task+0x34>
				display.estado++;
 8001c7e:	4b55      	ldr	r3, [pc, #340]	; (8001dd4 <display_task+0x17c>)
 8001c80:	795b      	ldrb	r3, [r3, #5]
 8001c82:	3301      	adds	r3, #1
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	4b53      	ldr	r3, [pc, #332]	; (8001dd4 <display_task+0x17c>)
 8001c88:	715a      	strb	r2, [r3, #5]
 8001c8a:	e002      	b.n	8001c92 <display_task+0x3a>
			}
			else{
				display.estado = 0;
 8001c8c:	4b51      	ldr	r3, [pc, #324]	; (8001dd4 <display_task+0x17c>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	715a      	strb	r2, [r3, #5]
			}

			switch(display.estado){ // Se muestran distintos carteles cada vez que se vence el contador del display.
 8001c92:	4b50      	ldr	r3, [pc, #320]	; (8001dd4 <display_task+0x17c>)
 8001c94:	795b      	ldrb	r3, [r3, #5]
 8001c96:	2b03      	cmp	r3, #3
 8001c98:	d87b      	bhi.n	8001d92 <display_task+0x13a>
 8001c9a:	a201      	add	r2, pc, #4	; (adr r2, 8001ca0 <display_task+0x48>)
 8001c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca0:	08001cb1 	.word	0x08001cb1
 8001ca4:	08001ccd 	.word	0x08001ccd
 8001ca8:	08001d0f 	.word	0x08001d0f
 8001cac:	08001d51 	.word	0x08001d51
			case 0:{
				UB_LCD_2x16_String(0,0,"Probando    ");
 8001cb0:	4a4a      	ldr	r2, [pc, #296]	; (8001ddc <display_task+0x184>)
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	2000      	movs	r0, #0
 8001cb6:	f000 fc15 	bl	80024e4 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"            ");
 8001cba:	4a49      	ldr	r2, [pc, #292]	; (8001de0 <display_task+0x188>)
 8001cbc:	2101      	movs	r1, #1
 8001cbe:	2000      	movs	r0, #0
 8001cc0:	f000 fc10 	bl	80024e4 <UB_LCD_2x16_String>
				display.flag = 0;
 8001cc4:	4b43      	ldr	r3, [pc, #268]	; (8001dd4 <display_task+0x17c>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	711a      	strb	r2, [r3, #4]
			};break;
 8001cca:	e070      	b.n	8001dae <display_task+0x156>
			case 1:{
				if(serial.flag.fin_paquete){
 8001ccc:	4b45      	ldr	r3, [pc, #276]	; (8001de4 <display_task+0x18c>)
 8001cce:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8001cd2:	f003 0320 	and.w	r3, r3, #32
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d00a      	beq.n	8001cf2 <display_task+0x9a>
					UB_LCD_2x16_String(0,1,serial.comando);
 8001cdc:	4a42      	ldr	r2, [pc, #264]	; (8001de8 <display_task+0x190>)
 8001cde:	2101      	movs	r1, #1
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	f000 fbff 	bl	80024e4 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 8001ce6:	4a41      	ldr	r2, [pc, #260]	; (8001dec <display_task+0x194>)
 8001ce8:	2100      	movs	r1, #0
 8001cea:	2000      	movs	r0, #0
 8001cec:	f000 fbfa 	bl	80024e4 <UB_LCD_2x16_String>
 8001cf0:	e009      	b.n	8001d06 <display_task+0xae>
				}
				else{
					UB_LCD_2x16_String(0,1,"Sin paquete     ");
 8001cf2:	4a3f      	ldr	r2, [pc, #252]	; (8001df0 <display_task+0x198>)
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	f000 fbf4 	bl	80024e4 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 8001cfc:	4a3b      	ldr	r2, [pc, #236]	; (8001dec <display_task+0x194>)
 8001cfe:	2100      	movs	r1, #0
 8001d00:	2000      	movs	r0, #0
 8001d02:	f000 fbef 	bl	80024e4 <UB_LCD_2x16_String>
				}
				display.flag = 0;
 8001d06:	4b33      	ldr	r3, [pc, #204]	; (8001dd4 <display_task+0x17c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	711a      	strb	r2, [r3, #4]
			};break;
 8001d0c:	e04f      	b.n	8001dae <display_task+0x156>
			case 2:{
				if(serial.flag.fin_paquete){
 8001d0e:	4b35      	ldr	r3, [pc, #212]	; (8001de4 <display_task+0x18c>)
 8001d10:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8001d14:	f003 0320 	and.w	r3, r3, #32
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d00a      	beq.n	8001d34 <display_task+0xdc>
					UB_LCD_2x16_String(0,1,serial.cant_bytes);
 8001d1e:	4a35      	ldr	r2, [pc, #212]	; (8001df4 <display_task+0x19c>)
 8001d20:	2101      	movs	r1, #1
 8001d22:	2000      	movs	r0, #0
 8001d24:	f000 fbde 	bl	80024e4 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 8001d28:	4a30      	ldr	r2, [pc, #192]	; (8001dec <display_task+0x194>)
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	f000 fbd9 	bl	80024e4 <UB_LCD_2x16_String>
 8001d32:	e009      	b.n	8001d48 <display_task+0xf0>
				}
				else{
					UB_LCD_2x16_String(0,1,"Sin paquete     ");
 8001d34:	4a2e      	ldr	r2, [pc, #184]	; (8001df0 <display_task+0x198>)
 8001d36:	2101      	movs	r1, #1
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f000 fbd3 	bl	80024e4 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 8001d3e:	4a2b      	ldr	r2, [pc, #172]	; (8001dec <display_task+0x194>)
 8001d40:	2100      	movs	r1, #0
 8001d42:	2000      	movs	r0, #0
 8001d44:	f000 fbce 	bl	80024e4 <UB_LCD_2x16_String>
				}
				display.flag = 0;
 8001d48:	4b22      	ldr	r3, [pc, #136]	; (8001dd4 <display_task+0x17c>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	711a      	strb	r2, [r3, #4]
			};break;
 8001d4e:	e02e      	b.n	8001dae <display_task+0x156>
			case 3:{
				if(serial.flag.fin_paquete){
 8001d50:	4b24      	ldr	r3, [pc, #144]	; (8001de4 <display_task+0x18c>)
 8001d52:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8001d56:	f003 0320 	and.w	r3, r3, #32
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d00a      	beq.n	8001d76 <display_task+0x11e>
					UB_LCD_2x16_String(0,1,serial.datos);
 8001d60:	4a25      	ldr	r2, [pc, #148]	; (8001df8 <display_task+0x1a0>)
 8001d62:	2101      	movs	r1, #1
 8001d64:	2000      	movs	r0, #0
 8001d66:	f000 fbbd 	bl	80024e4 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 8001d6a:	4a20      	ldr	r2, [pc, #128]	; (8001dec <display_task+0x194>)
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	2000      	movs	r0, #0
 8001d70:	f000 fbb8 	bl	80024e4 <UB_LCD_2x16_String>
 8001d74:	e009      	b.n	8001d8a <display_task+0x132>
				}
				else{
					UB_LCD_2x16_String(0,1,"Sin paquete     ");
 8001d76:	4a1e      	ldr	r2, [pc, #120]	; (8001df0 <display_task+0x198>)
 8001d78:	2101      	movs	r1, #1
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	f000 fbb2 	bl	80024e4 <UB_LCD_2x16_String>
					UB_LCD_2x16_String(0,0,"                ");
 8001d80:	4a1a      	ldr	r2, [pc, #104]	; (8001dec <display_task+0x194>)
 8001d82:	2100      	movs	r1, #0
 8001d84:	2000      	movs	r0, #0
 8001d86:	f000 fbad 	bl	80024e4 <UB_LCD_2x16_String>
				}
				display.flag = 0;
 8001d8a:	4b12      	ldr	r3, [pc, #72]	; (8001dd4 <display_task+0x17c>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	711a      	strb	r2, [r3, #4]
			};break;
 8001d90:	e00d      	b.n	8001dae <display_task+0x156>
			default:{
				UB_LCD_2x16_String(0,0,"Display-fail");
 8001d92:	4a1a      	ldr	r2, [pc, #104]	; (8001dfc <display_task+0x1a4>)
 8001d94:	2100      	movs	r1, #0
 8001d96:	2000      	movs	r0, #0
 8001d98:	f000 fba4 	bl	80024e4 <UB_LCD_2x16_String>
				UB_LCD_2x16_String(0,1,"            ");
 8001d9c:	4a10      	ldr	r2, [pc, #64]	; (8001de0 <display_task+0x188>)
 8001d9e:	2101      	movs	r1, #1
 8001da0:	2000      	movs	r0, #0
 8001da2:	f000 fb9f 	bl	80024e4 <UB_LCD_2x16_String>
				display.flag = 0;
 8001da6:	4b0b      	ldr	r3, [pc, #44]	; (8001dd4 <display_task+0x17c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	711a      	strb	r2, [r3, #4]
			};break;
 8001dac:	bf00      	nop
			}
			display.flag = 0;
 8001dae:	4b09      	ldr	r3, [pc, #36]	; (8001dd4 <display_task+0x17c>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	711a      	strb	r2, [r3, #4]
			UB_LCD_2x16_String(0,1,"PC              ");
			display.flag = 0;
		}

	}
}
 8001db4:	e00c      	b.n	8001dd0 <display_task+0x178>
			UB_LCD_2x16_String(0,0,"Conexion        ");
 8001db6:	4a12      	ldr	r2, [pc, #72]	; (8001e00 <display_task+0x1a8>)
 8001db8:	2100      	movs	r1, #0
 8001dba:	2000      	movs	r0, #0
 8001dbc:	f000 fb92 	bl	80024e4 <UB_LCD_2x16_String>
			UB_LCD_2x16_String(0,1,"PC              ");
 8001dc0:	4a10      	ldr	r2, [pc, #64]	; (8001e04 <display_task+0x1ac>)
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	f000 fb8d 	bl	80024e4 <UB_LCD_2x16_String>
			display.flag = 0;
 8001dca:	4b02      	ldr	r3, [pc, #8]	; (8001dd4 <display_task+0x17c>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	711a      	strb	r2, [r3, #4]
}
 8001dd0:	bf00      	nop
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	2000028c 	.word	0x2000028c
 8001dd8:	200004cc 	.word	0x200004cc
 8001ddc:	08002ec4 	.word	0x08002ec4
 8001de0:	08002ed4 	.word	0x08002ed4
 8001de4:	2000029c 	.word	0x2000029c
 8001de8:	200003a4 	.word	0x200003a4
 8001dec:	08002ee4 	.word	0x08002ee4
 8001df0:	08002ef8 	.word	0x08002ef8
 8001df4:	200003b5 	.word	0x200003b5
 8001df8:	200003c6 	.word	0x200003c6
 8001dfc:	08002f0c 	.word	0x08002f0c
 8001e00:	08002f1c 	.word	0x08002f1c
 8001e04:	08002f30 	.word	0x08002f30

08001e08 <serial_task>:

	}
}

// Tarea de serial.
void serial_task(void){
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
	/*	Funcion serial_task()
	 * 	Se encarga de manejar los paquetes que van ingresando al MCU.
	 * 	Llama a las distintas funciones que se encargan de ejecutar cada comando.
	 */
	if(serial.flag.fin_paquete){
 8001e0c:	4b76      	ldr	r3, [pc, #472]	; (8001fe8 <serial_task+0x1e0>)
 8001e0e:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8001e12:	f003 0320 	and.w	r3, r3, #32
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	f000 80c0 	beq.w	8001f9e <serial_task+0x196>
		if(!strcmp(serial.comando,"STR") && sistema.flag.conexion_serial){
 8001e1e:	4973      	ldr	r1, [pc, #460]	; (8001fec <serial_task+0x1e4>)
 8001e20:	4873      	ldr	r0, [pc, #460]	; (8001ff0 <serial_task+0x1e8>)
 8001e22:	f7fe f9d1 	bl	80001c8 <strcmp>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d10e      	bne.n	8001e4a <serial_task+0x42>
 8001e2c:	4b71      	ldr	r3, [pc, #452]	; (8001ff4 <serial_task+0x1ec>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d007      	beq.n	8001e4a <serial_task+0x42>
			GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
 8001e3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e3e:	486e      	ldr	r0, [pc, #440]	; (8001ff8 <serial_task+0x1f0>)
 8001e40:	f7fe fefe 	bl	8000c40 <GPIO_ToggleBits>
			enviar_comando(":OKK,-,-!");
 8001e44:	486d      	ldr	r0, [pc, #436]	; (8001ffc <serial_task+0x1f4>)
 8001e46:	f000 f8f5 	bl	8002034 <enviar_comando>
		}
		if(!strcmp(serial.comando,"ATR") && sistema.flag.conexion_serial){
 8001e4a:	496d      	ldr	r1, [pc, #436]	; (8002000 <serial_task+0x1f8>)
 8001e4c:	4868      	ldr	r0, [pc, #416]	; (8001ff0 <serial_task+0x1e8>)
 8001e4e:	f7fe f9bb 	bl	80001c8 <strcmp>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d10f      	bne.n	8001e78 <serial_task+0x70>
 8001e58:	4b66      	ldr	r3, [pc, #408]	; (8001ff4 <serial_task+0x1ec>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	f003 0301 	and.w	r3, r3, #1
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d008      	beq.n	8001e78 <serial_task+0x70>
			enviar_comando(":OKK,-,-!");
 8001e66:	4865      	ldr	r0, [pc, #404]	; (8001ffc <serial_task+0x1f4>)
 8001e68:	f000 f8e4 	bl	8002034 <enviar_comando>
			enviar_comando("\nDHT: ");
 8001e6c:	4865      	ldr	r0, [pc, #404]	; (8002004 <serial_task+0x1fc>)
 8001e6e:	f000 f8e1 	bl	8002034 <enviar_comando>
			enviar_comando(dht_interior.temperatura_string);
 8001e72:	4865      	ldr	r0, [pc, #404]	; (8002008 <serial_task+0x200>)
 8001e74:	f000 f8de 	bl	8002034 <enviar_comando>
		}
		if(!strcmp(serial.comando,"SKR") && sistema.flag.conexion_serial){
 8001e78:	4964      	ldr	r1, [pc, #400]	; (800200c <serial_task+0x204>)
 8001e7a:	485d      	ldr	r0, [pc, #372]	; (8001ff0 <serial_task+0x1e8>)
 8001e7c:	f7fe f9a4 	bl	80001c8 <strcmp>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d10e      	bne.n	8001ea4 <serial_task+0x9c>
 8001e86:	4b5b      	ldr	r3, [pc, #364]	; (8001ff4 <serial_task+0x1ec>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d007      	beq.n	8001ea4 <serial_task+0x9c>
			GPIO_ToggleBits(GPIOD,GPIO_Pin_14);
 8001e94:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e98:	4857      	ldr	r0, [pc, #348]	; (8001ff8 <serial_task+0x1f0>)
 8001e9a:	f7fe fed1 	bl	8000c40 <GPIO_ToggleBits>
			enviar_comando(":OKK,-,-!");
 8001e9e:	4857      	ldr	r0, [pc, #348]	; (8001ffc <serial_task+0x1f4>)
 8001ea0:	f000 f8c8 	bl	8002034 <enviar_comando>
		}
		if(!strcmp(serial.comando,"INI") && !sistema.flag.conexion_serial){
 8001ea4:	495a      	ldr	r1, [pc, #360]	; (8002010 <serial_task+0x208>)
 8001ea6:	4852      	ldr	r0, [pc, #328]	; (8001ff0 <serial_task+0x1e8>)
 8001ea8:	f7fe f98e 	bl	80001c8 <strcmp>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d10e      	bne.n	8001ed0 <serial_task+0xc8>
 8001eb2:	4b50      	ldr	r3, [pc, #320]	; (8001ff4 <serial_task+0x1ec>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d107      	bne.n	8001ed0 <serial_task+0xc8>
			sistema.flag.conexion_serial = 1;
 8001ec0:	4a4c      	ldr	r2, [pc, #304]	; (8001ff4 <serial_task+0x1ec>)
 8001ec2:	7813      	ldrb	r3, [r2, #0]
 8001ec4:	f043 0301 	orr.w	r3, r3, #1
 8001ec8:	7013      	strb	r3, [r2, #0]
			enviar_comando(":OKK,-,-!");
 8001eca:	484c      	ldr	r0, [pc, #304]	; (8001ffc <serial_task+0x1f4>)
 8001ecc:	f000 f8b2 	bl	8002034 <enviar_comando>
		}
		if(!strcmp(serial.comando,"STP") && sistema.flag.conexion_serial){
 8001ed0:	4950      	ldr	r1, [pc, #320]	; (8002014 <serial_task+0x20c>)
 8001ed2:	4847      	ldr	r0, [pc, #284]	; (8001ff0 <serial_task+0x1e8>)
 8001ed4:	f7fe f978 	bl	80001c8 <strcmp>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d10e      	bne.n	8001efc <serial_task+0xf4>
 8001ede:	4b45      	ldr	r3, [pc, #276]	; (8001ff4 <serial_task+0x1ec>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d007      	beq.n	8001efc <serial_task+0xf4>
			sistema.flag.conexion_serial = 0;
 8001eec:	4a41      	ldr	r2, [pc, #260]	; (8001ff4 <serial_task+0x1ec>)
 8001eee:	7813      	ldrb	r3, [r2, #0]
 8001ef0:	f36f 0300 	bfc	r3, #0, #1
 8001ef4:	7013      	strb	r3, [r2, #0]
			enviar_comando(":OKK,-,-!");
 8001ef6:	4841      	ldr	r0, [pc, #260]	; (8001ffc <serial_task+0x1f4>)
 8001ef8:	f000 f89c 	bl	8002034 <enviar_comando>
		}
		if(!strcmp(serial.comando,"LED") && sistema.flag.conexion_serial){
 8001efc:	4946      	ldr	r1, [pc, #280]	; (8002018 <serial_task+0x210>)
 8001efe:	483c      	ldr	r0, [pc, #240]	; (8001ff0 <serial_task+0x1e8>)
 8001f00:	f7fe f962 	bl	80001c8 <strcmp>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d10f      	bne.n	8001f2a <serial_task+0x122>
 8001f0a:	4b3a      	ldr	r3, [pc, #232]	; (8001ff4 <serial_task+0x1ec>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d008      	beq.n	8001f2a <serial_task+0x122>
			contador_led = atoi(serial.datos);
 8001f18:	4840      	ldr	r0, [pc, #256]	; (800201c <serial_task+0x214>)
 8001f1a:	f000 febf 	bl	8002c9c <atoi>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	4b3f      	ldr	r3, [pc, #252]	; (8002020 <serial_task+0x218>)
 8001f22:	601a      	str	r2, [r3, #0]
			enviar_comando(":OKK,-,-!");
 8001f24:	4835      	ldr	r0, [pc, #212]	; (8001ffc <serial_task+0x1f4>)
 8001f26:	f000 f885 	bl	8002034 <enviar_comando>
		}
		if(!strcmp(serial.comando,"MON") && !strcmp(serial.datos,"ON") && sistema.flag.conexion_serial){
 8001f2a:	493e      	ldr	r1, [pc, #248]	; (8002024 <serial_task+0x21c>)
 8001f2c:	4830      	ldr	r0, [pc, #192]	; (8001ff0 <serial_task+0x1e8>)
 8001f2e:	f7fe f94b 	bl	80001c8 <strcmp>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d115      	bne.n	8001f64 <serial_task+0x15c>
 8001f38:	493b      	ldr	r1, [pc, #236]	; (8002028 <serial_task+0x220>)
 8001f3a:	4838      	ldr	r0, [pc, #224]	; (800201c <serial_task+0x214>)
 8001f3c:	f7fe f944 	bl	80001c8 <strcmp>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d10e      	bne.n	8001f64 <serial_task+0x15c>
 8001f46:	4b2b      	ldr	r3, [pc, #172]	; (8001ff4 <serial_task+0x1ec>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d007      	beq.n	8001f64 <serial_task+0x15c>
			sistema.flag.modo_monitor_serial = 1;
 8001f54:	4a27      	ldr	r2, [pc, #156]	; (8001ff4 <serial_task+0x1ec>)
 8001f56:	7813      	ldrb	r3, [r2, #0]
 8001f58:	f043 0302 	orr.w	r3, r3, #2
 8001f5c:	7013      	strb	r3, [r2, #0]
			enviar_comando(":OKK,-,-!");
 8001f5e:	4827      	ldr	r0, [pc, #156]	; (8001ffc <serial_task+0x1f4>)
 8001f60:	f000 f868 	bl	8002034 <enviar_comando>
		}
		if(!strcmp(serial.comando,"MON") && !strcmp(serial.datos,"OFF") && sistema.flag.conexion_serial){
 8001f64:	492f      	ldr	r1, [pc, #188]	; (8002024 <serial_task+0x21c>)
 8001f66:	4822      	ldr	r0, [pc, #136]	; (8001ff0 <serial_task+0x1e8>)
 8001f68:	f7fe f92e 	bl	80001c8 <strcmp>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d115      	bne.n	8001f9e <serial_task+0x196>
 8001f72:	492e      	ldr	r1, [pc, #184]	; (800202c <serial_task+0x224>)
 8001f74:	4829      	ldr	r0, [pc, #164]	; (800201c <serial_task+0x214>)
 8001f76:	f7fe f927 	bl	80001c8 <strcmp>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10e      	bne.n	8001f9e <serial_task+0x196>
 8001f80:	4b1c      	ldr	r3, [pc, #112]	; (8001ff4 <serial_task+0x1ec>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d007      	beq.n	8001f9e <serial_task+0x196>
			sistema.flag.modo_monitor_serial = 0;
 8001f8e:	4a19      	ldr	r2, [pc, #100]	; (8001ff4 <serial_task+0x1ec>)
 8001f90:	7813      	ldrb	r3, [r2, #0]
 8001f92:	f36f 0341 	bfc	r3, #1, #1
 8001f96:	7013      	strb	r3, [r2, #0]
			enviar_comando(":OKK,-,-!");
 8001f98:	4818      	ldr	r0, [pc, #96]	; (8001ffc <serial_task+0x1f4>)
 8001f9a:	f000 f84b 	bl	8002034 <enviar_comando>
		}
	}
	serial.flag.fin_paquete = 0;
 8001f9e:	4a12      	ldr	r2, [pc, #72]	; (8001fe8 <serial_task+0x1e0>)
 8001fa0:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8001fa4:	f36f 1345 	bfc	r3, #5, #1
 8001fa8:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c

	if(sistema.flag.modo_monitor_serial && serial.flag.mostrar_valores){ // Si se esta en modo monitor se muestra el valor cada vez q se
 8001fac:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <serial_task+0x1ec>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d014      	beq.n	8001fe4 <serial_task+0x1dc>
 8001fba:	4b0b      	ldr	r3, [pc, #44]	; (8001fe8 <serial_task+0x1e0>)
 8001fbc:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8001fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d00c      	beq.n	8001fe4 <serial_task+0x1dc>
		enviar_comando(" DHT: ");										//	vence el contador.
 8001fca:	4819      	ldr	r0, [pc, #100]	; (8002030 <serial_task+0x228>)
 8001fcc:	f000 f832 	bl	8002034 <enviar_comando>
		enviar_comando(dht_interior.temperatura_string);
 8001fd0:	480d      	ldr	r0, [pc, #52]	; (8002008 <serial_task+0x200>)
 8001fd2:	f000 f82f 	bl	8002034 <enviar_comando>
		serial.flag.mostrar_valores = 0;
 8001fd6:	4a04      	ldr	r2, [pc, #16]	; (8001fe8 <serial_task+0x1e0>)
 8001fd8:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8001fdc:	f36f 1386 	bfc	r3, #6, #1
 8001fe0:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
	}
}
 8001fe4:	bf00      	nop
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	2000029c 	.word	0x2000029c
 8001fec:	08002f44 	.word	0x08002f44
 8001ff0:	200003a4 	.word	0x200003a4
 8001ff4:	200004cc 	.word	0x200004cc
 8001ff8:	40020c00 	.word	0x40020c00
 8001ffc:	08002f48 	.word	0x08002f48
 8002000:	08002f54 	.word	0x08002f54
 8002004:	08002f58 	.word	0x08002f58
 8002008:	200005c2 	.word	0x200005c2
 800200c:	08002f60 	.word	0x08002f60
 8002010:	08002f64 	.word	0x08002f64
 8002014:	08002f68 	.word	0x08002f68
 8002018:	08002f6c 	.word	0x08002f6c
 800201c:	200003c6 	.word	0x200003c6
 8002020:	20000010 	.word	0x20000010
 8002024:	08002f70 	.word	0x08002f70
 8002028:	08002f74 	.word	0x08002f74
 800202c:	08002f78 	.word	0x08002f78
 8002030:	08002f7c 	.word	0x08002f7c

08002034 <enviar_comando>:
	else
		cultivo.flag.control_activo = 0;
}

// Codigo para USART.
void enviar_comando(char *cmd){
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
	/*	Funcion enviar_comando
	 * Envia una cadena a traves del USART3
	 */
	uint16_t n = strlen(cmd);
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f7fe f8cd 	bl	80001dc <strlen>
 8002042:	4603      	mov	r3, r0
 8002044:	81bb      	strh	r3, [r7, #12]
	uint16_t i;
	for(i=0;i<n;i++){
 8002046:	2300      	movs	r3, #0
 8002048:	81fb      	strh	r3, [r7, #14]
 800204a:	e013      	b.n	8002074 <enviar_comando+0x40>
		USART_SendData(USART3, cmd[i]); // Se envia el dato que ingreso.
 800204c:	89fb      	ldrh	r3, [r7, #14]
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	4413      	add	r3, r2
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	b29b      	uxth	r3, r3
 8002056:	4619      	mov	r1, r3
 8002058:	480a      	ldr	r0, [pc, #40]	; (8002084 <enviar_comando+0x50>)
 800205a:	f7ff f94d 	bl	80012f8 <USART_SendData>
		while (USART_GetFlagStatus(USART3, USART_FLAG_TC) == RESET); // Se espera a que termine de enviar (NOTAR QUE DICE FLAG).
 800205e:	bf00      	nop
 8002060:	2140      	movs	r1, #64	; 0x40
 8002062:	4808      	ldr	r0, [pc, #32]	; (8002084 <enviar_comando+0x50>)
 8002064:	f7ff f9b2 	bl	80013cc <USART_GetFlagStatus>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d0f8      	beq.n	8002060 <enviar_comando+0x2c>
	for(i=0;i<n;i++){
 800206e:	89fb      	ldrh	r3, [r7, #14]
 8002070:	3301      	adds	r3, #1
 8002072:	81fb      	strh	r3, [r7, #14]
 8002074:	89fa      	ldrh	r2, [r7, #14]
 8002076:	89bb      	ldrh	r3, [r7, #12]
 8002078:	429a      	cmp	r2, r3
 800207a:	d3e7      	bcc.n	800204c <enviar_comando+0x18>
	}
}
 800207c:	bf00      	nop
 800207e:	3710      	adds	r7, #16
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	40004800 	.word	0x40004800

08002088 <USART3_Config>:
static void USART3_Config(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b088      	sub	sp, #32
 800208c:	af00      	add	r7, sp, #0
	 */
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	/* USART IOs configuration ***********************************/
	/* Enable GPIOC clock */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800208e:	2101      	movs	r1, #1
 8002090:	2008      	movs	r0, #8
 8002092:	f7fe fed9 	bl	8000e48 <RCC_AHB1PeriphClockCmd>
	/* Connect PC10 to USART3_Tx */
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource8, GPIO_AF_USART3);
 8002096:	2207      	movs	r2, #7
 8002098:	2108      	movs	r1, #8
 800209a:	4825      	ldr	r0, [pc, #148]	; (8002130 <USART3_Config+0xa8>)
 800209c:	f7fe fde2 	bl	8000c64 <GPIO_PinAFConfig>
	/* Connect PC11 to USART3_Rx*/
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource9, GPIO_AF_USART3);
 80020a0:	2207      	movs	r2, #7
 80020a2:	2109      	movs	r1, #9
 80020a4:	4822      	ldr	r0, [pc, #136]	; (8002130 <USART3_Config+0xa8>)
 80020a6:	f7fe fddd 	bl	8000c64 <GPIO_PinAFConfig>
	/* Configure USART3_Tx and USART3_Rx as alternate function */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9;
 80020aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020ae:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80020b0:	2302      	movs	r3, #2
 80020b2:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80020b4:	2302      	movs	r3, #2
 80020b6:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80020b8:	2300      	movs	r3, #0
 80020ba:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80020bc:	2301      	movs	r3, #1
 80020be:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 80020c0:	f107 0318 	add.w	r3, r7, #24
 80020c4:	4619      	mov	r1, r3
 80020c6:	481a      	ldr	r0, [pc, #104]	; (8002130 <USART3_Config+0xa8>)
 80020c8:	f7fe fcdc 	bl	8000a84 <GPIO_Init>
- No parity
- Hardware flow control disabled (RTS and CTS signals)
- Receive and transmit enabled
	 */
	/* Enable USART3 clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 80020cc:	2101      	movs	r1, #1
 80020ce:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80020d2:	f7fe fed9 	bl	8000e88 <RCC_APB1PeriphClockCmd>
	USART_InitStructure.USART_BaudRate = 9600;
 80020d6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80020da:	60bb      	str	r3, [r7, #8]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80020dc:	2300      	movs	r3, #0
 80020de:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80020e0:	2300      	movs	r3, #0
 80020e2:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 80020e4:	2300      	movs	r3, #0
 80020e6:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80020e8:	2300      	movs	r3, #0
 80020ea:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80020ec:	230c      	movs	r3, #12
 80020ee:	827b      	strh	r3, [r7, #18]
	USART_Init(USART3, &USART_InitStructure);
 80020f0:	f107 0308 	add.w	r3, r7, #8
 80020f4:	4619      	mov	r1, r3
 80020f6:	480f      	ldr	r0, [pc, #60]	; (8002134 <USART3_Config+0xac>)
 80020f8:	f7ff f824 	bl	8001144 <USART_Init>
	/* Enable USART3 */
	USART_Cmd(USART3, ENABLE);
 80020fc:	2101      	movs	r1, #1
 80020fe:	480d      	ldr	r0, [pc, #52]	; (8002134 <USART3_Config+0xac>)
 8002100:	f7ff f8da 	bl	80012b8 <USART_Cmd>

	//USART1 is more important than USART2, so it has lower sub priority number
	NVIC_InitTypeDef NVIC_InitStruct;

	NVIC_InitStruct.NVIC_IRQChannel = USART3_IRQn;
 8002104:	2327      	movs	r3, #39	; 0x27
 8002106:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8002108:	2301      	movs	r3, #1
 800210a:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 800210c:	2300      	movs	r3, #0
 800210e:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 10;
 8002110:	230a      	movs	r3, #10
 8002112:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStruct);
 8002114:	1d3b      	adds	r3, r7, #4
 8002116:	4618      	mov	r0, r3
 8002118:	f7fe fc52 	bl	80009c0 <NVIC_Init>

	USART_ITConfig(USART3, USART_IT_RXNE, ENABLE); // Se habilitan las interrupciones cuando se recibe un dato.
 800211c:	2201      	movs	r2, #1
 800211e:	f240 5125 	movw	r1, #1317	; 0x525
 8002122:	4804      	ldr	r0, [pc, #16]	; (8002134 <USART3_Config+0xac>)
 8002124:	f7ff f90a 	bl	800133c <USART_ITConfig>
}
 8002128:	bf00      	nop
 800212a:	3720      	adds	r7, #32
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40020c00 	.word	0x40020c00
 8002134:	40004800 	.word	0x40004800

08002138 <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
	 * 	Se encarga de recibir los paquetes a traves del puerto serie.
	 * 	Se asegura que cada paquete tenga su formato correcto. Se esperan caracteres hasta 100ms,
	 * 	despues de este tiempo se toma como un fallo de recepcion.
	 */

	if (USART_GetITStatus(USART3, USART_IT_RXNE)) { // Se limpia la bandera de interrupcion (NOTAR QUE DICE IT)
 800213c:	f240 5125 	movw	r1, #1317	; 0x525
 8002140:	488c      	ldr	r0, [pc, #560]	; (8002374 <USART3_IRQHandler+0x23c>)
 8002142:	f7ff f95f 	bl	8001404 <USART_GetITStatus>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	f000 8110 	beq.w	800236e <USART3_IRQHandler+0x236>

		serial.aux = USART_ReceiveData(USART3); // Copia el utlimo dato que ingreso.
 800214e:	4889      	ldr	r0, [pc, #548]	; (8002374 <USART3_IRQHandler+0x23c>)
 8002150:	f7ff f8e4 	bl	800131c <USART_ReceiveData>
 8002154:	4603      	mov	r3, r0
 8002156:	461a      	mov	r2, r3
 8002158:	4b87      	ldr	r3, [pc, #540]	; (8002378 <USART3_IRQHandler+0x240>)
 800215a:	801a      	strh	r2, [r3, #0]

		if(serial.aux == ':' && !serial.flag.comienzo_paquete){ // Se guarda un paquete si comienza un mensaje con :
 800215c:	4b86      	ldr	r3, [pc, #536]	; (8002378 <USART3_IRQHandler+0x240>)
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	2b3a      	cmp	r3, #58	; 0x3a
 8002162:	d12f      	bne.n	80021c4 <USART3_IRQHandler+0x8c>
 8002164:	4b84      	ldr	r3, [pc, #528]	; (8002378 <USART3_IRQHandler+0x240>)
 8002166:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 800216a:	f003 0310 	and.w	r3, r3, #16
 800216e:	b2db      	uxtb	r3, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	d127      	bne.n	80021c4 <USART3_IRQHandler+0x8c>
			serial.timeout = 100; // Se setea el tiempo maximo de espera.
 8002174:	4b80      	ldr	r3, [pc, #512]	; (8002378 <USART3_IRQHandler+0x240>)
 8002176:	2264      	movs	r2, #100	; 0x64
 8002178:	805a      	strh	r2, [r3, #2]
			serial.contador = 0; // Se reinicia el contador.
 800217a:	4b7f      	ldr	r3, [pc, #508]	; (8002378 <USART3_IRQHandler+0x240>)
 800217c:	2200      	movs	r2, #0
 800217e:	711a      	strb	r2, [r3, #4]
			serial.flag.comienzo_paquete = 1; // Se informa el comienzo del paquete.
 8002180:	4a7d      	ldr	r2, [pc, #500]	; (8002378 <USART3_IRQHandler+0x240>)
 8002182:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8002186:	f043 0310 	orr.w	r3, r3, #16
 800218a:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			serial.flag.fin_paquete = 0; // Se limpia la bandera de fin de paquete.
 800218e:	4a7a      	ldr	r2, [pc, #488]	; (8002378 <USART3_IRQHandler+0x240>)
 8002190:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8002194:	f36f 1345 	bfc	r3, #5, #1
 8002198:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			strcpy(serial.buffer,""); // Limpia la string.
 800219c:	4b77      	ldr	r3, [pc, #476]	; (800237c <USART3_IRQHandler+0x244>)
 800219e:	781a      	ldrb	r2, [r3, #0]
 80021a0:	4b75      	ldr	r3, [pc, #468]	; (8002378 <USART3_IRQHandler+0x240>)
 80021a2:	721a      	strb	r2, [r3, #8]
			strcpy(serial.cant_bytes,""); // Limpia la string.
 80021a4:	4b75      	ldr	r3, [pc, #468]	; (800237c <USART3_IRQHandler+0x244>)
 80021a6:	781a      	ldrb	r2, [r3, #0]
 80021a8:	4b73      	ldr	r3, [pc, #460]	; (8002378 <USART3_IRQHandler+0x240>)
 80021aa:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
			strcpy(serial.comando,""); // Limpia la string.
 80021ae:	4b73      	ldr	r3, [pc, #460]	; (800237c <USART3_IRQHandler+0x244>)
 80021b0:	781a      	ldrb	r2, [r3, #0]
 80021b2:	4b71      	ldr	r3, [pc, #452]	; (8002378 <USART3_IRQHandler+0x240>)
 80021b4:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
			strcpy(serial.datos,""); // Limpia la string.
 80021b8:	4b70      	ldr	r3, [pc, #448]	; (800237c <USART3_IRQHandler+0x244>)
 80021ba:	781a      	ldrb	r2, [r3, #0]
 80021bc:	4b6e      	ldr	r3, [pc, #440]	; (8002378 <USART3_IRQHandler+0x240>)
 80021be:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 80021c2:	e0cf      	b.n	8002364 <USART3_IRQHandler+0x22c>
		}
		else if((serial.aux == '!' && serial.flag.comienzo_paquete) || serial.contador == 256){ // Se termina paquete con !
 80021c4:	4b6c      	ldr	r3, [pc, #432]	; (8002378 <USART3_IRQHandler+0x240>)
 80021c6:	881b      	ldrh	r3, [r3, #0]
 80021c8:	2b21      	cmp	r3, #33	; 0x21
 80021ca:	d143      	bne.n	8002254 <USART3_IRQHandler+0x11c>
 80021cc:	4b6a      	ldr	r3, [pc, #424]	; (8002378 <USART3_IRQHandler+0x240>)
 80021ce:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80021d2:	f003 0310 	and.w	r3, r3, #16
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d03b      	beq.n	8002254 <USART3_IRQHandler+0x11c>
			strncpy(serial.datos,serial.buffer,256); // Se guardan los datos recibidos.
 80021dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021e0:	4967      	ldr	r1, [pc, #412]	; (8002380 <USART3_IRQHandler+0x248>)
 80021e2:	4868      	ldr	r0, [pc, #416]	; (8002384 <USART3_IRQHandler+0x24c>)
 80021e4:	f000 fd8a 	bl	8002cfc <strncpy>
			strncpy(serial.buffer,"",17); // Se limpia el buffer.
 80021e8:	2211      	movs	r2, #17
 80021ea:	4964      	ldr	r1, [pc, #400]	; (800237c <USART3_IRQHandler+0x244>)
 80021ec:	4864      	ldr	r0, [pc, #400]	; (8002380 <USART3_IRQHandler+0x248>)
 80021ee:	f000 fd85 	bl	8002cfc <strncpy>
			serial.flag.fin_datos = 1; // Se informa que los datos estan disponibles.
 80021f2:	4a61      	ldr	r2, [pc, #388]	; (8002378 <USART3_IRQHandler+0x240>)
 80021f4:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80021f8:	f043 0304 	orr.w	r3, r3, #4
 80021fc:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			serial.contador = 0; // Se reinica el contador.
 8002200:	4b5d      	ldr	r3, [pc, #372]	; (8002378 <USART3_IRQHandler+0x240>)
 8002202:	2200      	movs	r2, #0
 8002204:	711a      	strb	r2, [r3, #4]
			serial.flag.comienzo_paquete = 0; // Se reinicia la bandera.
 8002206:	4a5c      	ldr	r2, [pc, #368]	; (8002378 <USART3_IRQHandler+0x240>)
 8002208:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 800220c:	f36f 1304 	bfc	r3, #4, #1
 8002210:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			serial.flag.fin_comando = 0; // Se reinicia la bandera.
 8002214:	4a58      	ldr	r2, [pc, #352]	; (8002378 <USART3_IRQHandler+0x240>)
 8002216:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 800221a:	f36f 0300 	bfc	r3, #0, #1
 800221e:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			serial.flag.fin_cantbytes = 0; // Se reinicia la bandera.
 8002222:	4a55      	ldr	r2, [pc, #340]	; (8002378 <USART3_IRQHandler+0x240>)
 8002224:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8002228:	f36f 0341 	bfc	r3, #1, #1
 800222c:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			serial.flag.fin_datos = 0; // Se reinicia la bandera.
 8002230:	4a51      	ldr	r2, [pc, #324]	; (8002378 <USART3_IRQHandler+0x240>)
 8002232:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8002236:	f36f 0382 	bfc	r3, #2, #1
 800223a:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			serial.flag.fin_paquete = 1; // Se informa el paquete disponible.
 800223e:	4a4e      	ldr	r2, [pc, #312]	; (8002378 <USART3_IRQHandler+0x240>)
 8002240:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8002244:	f043 0320 	orr.w	r3, r3, #32
 8002248:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			serial.timeout = 0; // Se detiene el contador de tiempo de espera.
 800224c:	4b4a      	ldr	r3, [pc, #296]	; (8002378 <USART3_IRQHandler+0x240>)
 800224e:	2200      	movs	r2, #0
 8002250:	805a      	strh	r2, [r3, #2]
 8002252:	e087      	b.n	8002364 <USART3_IRQHandler+0x22c>
		}
		else if((serial.aux == ',' ) && serial.flag.comienzo_paquete){ // Se detecta el fin de campo.
 8002254:	4b48      	ldr	r3, [pc, #288]	; (8002378 <USART3_IRQHandler+0x240>)
 8002256:	881b      	ldrh	r3, [r3, #0]
 8002258:	2b2c      	cmp	r3, #44	; 0x2c
 800225a:	d161      	bne.n	8002320 <USART3_IRQHandler+0x1e8>
 800225c:	4b46      	ldr	r3, [pc, #280]	; (8002378 <USART3_IRQHandler+0x240>)
 800225e:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8002262:	f003 0310 	and.w	r3, r3, #16
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2b00      	cmp	r3, #0
 800226a:	d059      	beq.n	8002320 <USART3_IRQHandler+0x1e8>
			serial.timeout = 100; // Se setea el tiempo maximo de espera.
 800226c:	4b42      	ldr	r3, [pc, #264]	; (8002378 <USART3_IRQHandler+0x240>)
 800226e:	2264      	movs	r2, #100	; 0x64
 8002270:	805a      	strh	r2, [r3, #2]
			if(!serial.flag.fin_comando && !serial.flag.fin_cantbytes && !serial.flag.fin_datos){ // Se detecta si es la parte de comando.
 8002272:	4b41      	ldr	r3, [pc, #260]	; (8002378 <USART3_IRQHandler+0x240>)
 8002274:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8002278:	f003 0301 	and.w	r3, r3, #1
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d121      	bne.n	80022c6 <USART3_IRQHandler+0x18e>
 8002282:	4b3d      	ldr	r3, [pc, #244]	; (8002378 <USART3_IRQHandler+0x240>)
 8002284:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b00      	cmp	r3, #0
 8002290:	d119      	bne.n	80022c6 <USART3_IRQHandler+0x18e>
 8002292:	4b39      	ldr	r3, [pc, #228]	; (8002378 <USART3_IRQHandler+0x240>)
 8002294:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8002298:	f003 0304 	and.w	r3, r3, #4
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d111      	bne.n	80022c6 <USART3_IRQHandler+0x18e>
				strncpy(serial.comando,serial.buffer,17); // Se guarda el comando.
 80022a2:	2211      	movs	r2, #17
 80022a4:	4936      	ldr	r1, [pc, #216]	; (8002380 <USART3_IRQHandler+0x248>)
 80022a6:	4838      	ldr	r0, [pc, #224]	; (8002388 <USART3_IRQHandler+0x250>)
 80022a8:	f000 fd28 	bl	8002cfc <strncpy>
				strncpy(serial.buffer,"",17); // Se limpia el buffer.
 80022ac:	2211      	movs	r2, #17
 80022ae:	4933      	ldr	r1, [pc, #204]	; (800237c <USART3_IRQHandler+0x244>)
 80022b0:	4833      	ldr	r0, [pc, #204]	; (8002380 <USART3_IRQHandler+0x248>)
 80022b2:	f000 fd23 	bl	8002cfc <strncpy>
				serial.flag.fin_comando = 1; // Se informa la llegada del comando.
 80022b6:	4a30      	ldr	r2, [pc, #192]	; (8002378 <USART3_IRQHandler+0x240>)
 80022b8:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 80022bc:	f043 0301 	orr.w	r3, r3, #1
 80022c0:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
 80022c4:	e028      	b.n	8002318 <USART3_IRQHandler+0x1e0>
			}
			else if(serial.flag.fin_comando && !serial.flag.fin_cantbytes && !serial.flag.fin_datos){ // Se detecta si es la parte de cantidad de bytes.
 80022c6:	4b2c      	ldr	r3, [pc, #176]	; (8002378 <USART3_IRQHandler+0x240>)
 80022c8:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d020      	beq.n	8002318 <USART3_IRQHandler+0x1e0>
 80022d6:	4b28      	ldr	r3, [pc, #160]	; (8002378 <USART3_IRQHandler+0x240>)
 80022d8:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80022dc:	f003 0302 	and.w	r3, r3, #2
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d118      	bne.n	8002318 <USART3_IRQHandler+0x1e0>
 80022e6:	4b24      	ldr	r3, [pc, #144]	; (8002378 <USART3_IRQHandler+0x240>)
 80022e8:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d110      	bne.n	8002318 <USART3_IRQHandler+0x1e0>
				strncpy(serial.cant_bytes,serial.buffer,17); // Se guarda la cantidad de bytes.
 80022f6:	2211      	movs	r2, #17
 80022f8:	4921      	ldr	r1, [pc, #132]	; (8002380 <USART3_IRQHandler+0x248>)
 80022fa:	4824      	ldr	r0, [pc, #144]	; (800238c <USART3_IRQHandler+0x254>)
 80022fc:	f000 fcfe 	bl	8002cfc <strncpy>
				strncpy(serial.buffer,"",17); // Se limpia el buffer.
 8002300:	2211      	movs	r2, #17
 8002302:	491e      	ldr	r1, [pc, #120]	; (800237c <USART3_IRQHandler+0x244>)
 8002304:	481e      	ldr	r0, [pc, #120]	; (8002380 <USART3_IRQHandler+0x248>)
 8002306:	f000 fcf9 	bl	8002cfc <strncpy>
				serial.flag.fin_cantbytes = 1;  // Se informa la llegada de la cantidad de bytes.
 800230a:	4a1b      	ldr	r2, [pc, #108]	; (8002378 <USART3_IRQHandler+0x240>)
 800230c:	f892 322c 	ldrb.w	r3, [r2, #556]	; 0x22c
 8002310:	f043 0302 	orr.w	r3, r3, #2
 8002314:	f882 322c 	strb.w	r3, [r2, #556]	; 0x22c
			}
			serial.contador = 0; // Se reinica el contador para guardar el proximo campo.
 8002318:	4b17      	ldr	r3, [pc, #92]	; (8002378 <USART3_IRQHandler+0x240>)
 800231a:	2200      	movs	r2, #0
 800231c:	711a      	strb	r2, [r3, #4]
 800231e:	e021      	b.n	8002364 <USART3_IRQHandler+0x22c>
		}
		else if((serial.aux != ':' && serial.aux != '!' ) && serial.flag.comienzo_paquete){ // Se agrega un caracter al buffer.
 8002320:	4b15      	ldr	r3, [pc, #84]	; (8002378 <USART3_IRQHandler+0x240>)
 8002322:	881b      	ldrh	r3, [r3, #0]
 8002324:	2b3a      	cmp	r3, #58	; 0x3a
 8002326:	d01d      	beq.n	8002364 <USART3_IRQHandler+0x22c>
 8002328:	4b13      	ldr	r3, [pc, #76]	; (8002378 <USART3_IRQHandler+0x240>)
 800232a:	881b      	ldrh	r3, [r3, #0]
 800232c:	2b21      	cmp	r3, #33	; 0x21
 800232e:	d019      	beq.n	8002364 <USART3_IRQHandler+0x22c>
 8002330:	4b11      	ldr	r3, [pc, #68]	; (8002378 <USART3_IRQHandler+0x240>)
 8002332:	f893 322c 	ldrb.w	r3, [r3, #556]	; 0x22c
 8002336:	f003 0310 	and.w	r3, r3, #16
 800233a:	b2db      	uxtb	r3, r3
 800233c:	2b00      	cmp	r3, #0
 800233e:	d011      	beq.n	8002364 <USART3_IRQHandler+0x22c>
			serial.timeout = 100; // Se setea el tiempo maximo de espera.
 8002340:	4b0d      	ldr	r3, [pc, #52]	; (8002378 <USART3_IRQHandler+0x240>)
 8002342:	2264      	movs	r2, #100	; 0x64
 8002344:	805a      	strh	r2, [r3, #2]
			serial.buffer[serial.contador] = serial.aux; // Se guarda el caracter.
 8002346:	4b0c      	ldr	r3, [pc, #48]	; (8002378 <USART3_IRQHandler+0x240>)
 8002348:	791b      	ldrb	r3, [r3, #4]
 800234a:	4619      	mov	r1, r3
 800234c:	4b0a      	ldr	r3, [pc, #40]	; (8002378 <USART3_IRQHandler+0x240>)
 800234e:	881b      	ldrh	r3, [r3, #0]
 8002350:	b2da      	uxtb	r2, r3
 8002352:	4b09      	ldr	r3, [pc, #36]	; (8002378 <USART3_IRQHandler+0x240>)
 8002354:	440b      	add	r3, r1
 8002356:	721a      	strb	r2, [r3, #8]
			serial.contador++;
 8002358:	4b07      	ldr	r3, [pc, #28]	; (8002378 <USART3_IRQHandler+0x240>)
 800235a:	791b      	ldrb	r3, [r3, #4]
 800235c:	3301      	adds	r3, #1
 800235e:	b2da      	uxtb	r2, r3
 8002360:	4b05      	ldr	r3, [pc, #20]	; (8002378 <USART3_IRQHandler+0x240>)
 8002362:	711a      	strb	r2, [r3, #4]
		}

		//Clear interrupt flag
		USART_ClearITPendingBit(USART3, USART_IT_RXNE); // Se limpia la bandera de interrupcion (NOTAR QUE DICE IT)
 8002364:	f240 5125 	movw	r1, #1317	; 0x525
 8002368:	4802      	ldr	r0, [pc, #8]	; (8002374 <USART3_IRQHandler+0x23c>)
 800236a:	f7ff f8a6 	bl	80014ba <USART_ClearITPendingBit>
	}
}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40004800 	.word	0x40004800
 8002378:	2000029c 	.word	0x2000029c
 800237c:	08002f8c 	.word	0x08002f8c
 8002380:	200002a4 	.word	0x200002a4
 8002384:	200003c6 	.word	0x200003c6
 8002388:	200003a4 	.word	0x200003a4
 800238c:	200003b5 	.word	0x200003b5

08002390 <TM_RTC_RequestHandler>:
	return *(uint32_t *)((&RTC->BKP0R) + 4 * location);
}

/* Callbacks */
void TM_RTC_RequestHandler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
	sprintf(texto2, "   %d:%d:%d          ",datatime.hours,datatime.minutes,datatime.seconds);

	//UB_LCD_2x16_String(0,0,texto1); // Texto en la linea 1
	UB_LCD_2x16_String(0,1,texto2); // Texto en la linea 2
*/
}
 8002394:	bf00      	nop
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
	...

080023a0 <TM_RTC_AlarmAHandler>:

void TM_RTC_AlarmAHandler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
	GPIO_ToggleBits(GPIOD,GPIO_Pin_12);
 80023a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023a8:	4807      	ldr	r0, [pc, #28]	; (80023c8 <TM_RTC_AlarmAHandler+0x28>)
 80023aa:	f7fe fc49 	bl	8000c40 <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOD,GPIO_Pin_13);
 80023ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023b2:	4805      	ldr	r0, [pc, #20]	; (80023c8 <TM_RTC_AlarmAHandler+0x28>)
 80023b4:	f7fe fc44 	bl	8000c40 <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOD,GPIO_Pin_14);
 80023b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023bc:	4802      	ldr	r0, [pc, #8]	; (80023c8 <TM_RTC_AlarmAHandler+0x28>)
 80023be:	f7fe fc3f 	bl	8000c40 <GPIO_ToggleBits>
}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40020c00 	.word	0x40020c00

080023cc <TM_RTC_AlarmBHandler>:

void TM_RTC_AlarmBHandler(void) {
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
	...

080023dc <RTC_WKUP_IRQHandler>:

/* Private RTC IRQ handlers */
void RTC_WKUP_IRQHandler(void) {
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
	/* Check for RTC interrupt */
	if (RTC_GetITStatus(RTC_IT_WUT) != RESET) {
 80023e0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80023e4:	f7fe fd70 	bl	8000ec8 <RTC_GetITStatus>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d005      	beq.n	80023fa <RTC_WKUP_IRQHandler+0x1e>
		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 80023ee:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80023f2:	f7fe fd9d 	bl	8000f30 <RTC_ClearITPendingBit>

		/* Call user function */
		TM_RTC_RequestHandler();
 80023f6:	f7ff ffcb 	bl	8002390 <TM_RTC_RequestHandler>
	}

	/* Clear EXTI line 22 bit */
	EXTI->PR = 0x00400000;
 80023fa:	4b03      	ldr	r3, [pc, #12]	; (8002408 <RTC_WKUP_IRQHandler+0x2c>)
 80023fc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002400:	615a      	str	r2, [r3, #20]
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40013c00 	.word	0x40013c00

0800240c <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void) {
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
	/* RTC Alarm A check */
	if (RTC_GetITStatus(RTC_IT_ALRA) != RESET) {
 8002410:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002414:	f7fe fd58 	bl	8000ec8 <RTC_GetITStatus>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d005      	beq.n	800242a <RTC_Alarm_IRQHandler+0x1e>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRA);
 800241e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002422:	f7fe fd85 	bl	8000f30 <RTC_ClearITPendingBit>

		/* Call user function for Alarm A */
		TM_RTC_AlarmAHandler();
 8002426:	f7ff ffbb 	bl	80023a0 <TM_RTC_AlarmAHandler>
	}

	/* RTC Alarm B check */
	if (RTC_GetITStatus(RTC_IT_ALRB) != RESET) {
 800242a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800242e:	f7fe fd4b 	bl	8000ec8 <RTC_GetITStatus>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d005      	beq.n	8002444 <RTC_Alarm_IRQHandler+0x38>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRB);
 8002438:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800243c:	f7fe fd78 	bl	8000f30 <RTC_ClearITPendingBit>

		/* Call user function for Alarm B */
		TM_RTC_AlarmBHandler();
 8002440:	f7ff ffc4 	bl	80023cc <TM_RTC_AlarmBHandler>
	}

	/* Clear EXTI line 17 bit */
	EXTI->PR = 0x00020000;
 8002444:	4b02      	ldr	r3, [pc, #8]	; (8002450 <RTC_Alarm_IRQHandler+0x44>)
 8002446:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800244a:	615a      	str	r2, [r3, #20]
}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}
 8002450:	40013c00 	.word	0x40013c00

08002454 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002454:	f8df d034 	ldr.w	sp, [pc, #52]	; 800248c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002458:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800245a:	e003      	b.n	8002464 <LoopCopyDataInit>

0800245c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800245c:	4b0c      	ldr	r3, [pc, #48]	; (8002490 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800245e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002460:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002462:	3104      	adds	r1, #4

08002464 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002464:	480b      	ldr	r0, [pc, #44]	; (8002494 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002466:	4b0c      	ldr	r3, [pc, #48]	; (8002498 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002468:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800246a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800246c:	d3f6      	bcc.n	800245c <CopyDataInit>
  ldr  r2, =_sbss
 800246e:	4a0b      	ldr	r2, [pc, #44]	; (800249c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002470:	e002      	b.n	8002478 <LoopFillZerobss>

08002472 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002472:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002474:	f842 3b04 	str.w	r3, [r2], #4

08002478 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002478:	4b09      	ldr	r3, [pc, #36]	; (80024a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800247a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800247c:	d3f9      	bcc.n	8002472 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800247e:	f000 fa6d 	bl	800295c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002482:	f000 fc0f 	bl	8002ca4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002486:	f7ff fa8d 	bl	80019a4 <main>
  bx  lr    
 800248a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800248c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002490:	080030a0 	.word	0x080030a0
  ldr  r0, =_sdata
 8002494:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002498:	20000260 	.word	0x20000260
  ldr  r2, =_sbss
 800249c:	20000260 	.word	0x20000260
  ldr  r3, = _ebss
 80024a0:	200005f8 	.word	0x200005f8

080024a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024a4:	e7fe      	b.n	80024a4 <ADC_IRQHandler>
	...

080024a8 <UB_LCD_2x16_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_2x16_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_2x16_InitIO();
 80024ac:	f000 f83a 	bl	8002524 <P_LCD_2x16_InitIO>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_INIT_PAUSE);
 80024b0:	480b      	ldr	r0, [pc, #44]	; (80024e0 <UB_LCD_2x16_Init+0x38>)
 80024b2:	f000 fa14 	bl	80028de <P_LCD_2x16_Delay>
  // Init Sequenz starten
  P_LCD_2x16_InitSequenz();
 80024b6:	f000 f8db 	bl	8002670 <P_LCD_2x16_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_2x16_Cmd(TLCD_CMD_INIT_DISPLAY);
 80024ba:	2028      	movs	r0, #40	; 0x28
 80024bc:	f000 f90c 	bl	80026d8 <P_LCD_2x16_Cmd>
  P_LCD_2x16_Cmd(TLCD_CMD_ENTRY_MODE);
 80024c0:	2006      	movs	r0, #6
 80024c2:	f000 f909 	bl	80026d8 <P_LCD_2x16_Cmd>
  // Display einschalten
  P_LCD_2x16_Cmd(TLCD_CMD_DISP_M1);
 80024c6:	200c      	movs	r0, #12
 80024c8:	f000 f906 	bl	80026d8 <P_LCD_2x16_Cmd>
  // Display lschen
  P_LCD_2x16_Cmd(TLCD_CMD_CLEAR);
 80024cc:	2001      	movs	r0, #1
 80024ce:	f000 f903 	bl	80026d8 <P_LCD_2x16_Cmd>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_PAUSE);
 80024d2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024d6:	f000 fa02 	bl	80028de <P_LCD_2x16_Delay>
}
 80024da:	bf00      	nop
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	000186a0 	.word	0x000186a0

080024e4 <UB_LCD_2x16_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_2x16_String(uint8_t x, uint8_t y, char *ptr)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	603a      	str	r2, [r7, #0]
 80024ee:	71fb      	strb	r3, [r7, #7]
 80024f0:	460b      	mov	r3, r1
 80024f2:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_2x16_Cursor(x,y);
 80024f4:	79ba      	ldrb	r2, [r7, #6]
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	4611      	mov	r1, r2
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 f9ca 	bl	8002894 <P_LCD_2x16_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8002500:	e007      	b.n	8002512 <UB_LCD_2x16_String+0x2e>
    P_LCD_2x16_Data(*ptr);
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	4618      	mov	r0, r3
 8002508:	f000 f955 	bl	80027b6 <P_LCD_2x16_Data>
    ptr++;
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	3301      	adds	r3, #1
 8002510:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1f3      	bne.n	8002502 <UB_LCD_2x16_String+0x1e>
  }
}
 800251a:	bf00      	nop
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <P_LCD_2x16_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_2x16_InitIO(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 800252a:	2300      	movs	r3, #0
 800252c:	73fb      	strb	r3, [r7, #15]
 800252e:	e043      	b.n	80025b8 <P_LCD_2x16_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_2X16[lcd_pin].TLCD_CLK, ENABLE);
 8002530:	7bfa      	ldrb	r2, [r7, #15]
 8002532:	4925      	ldr	r1, [pc, #148]	; (80025c8 <P_LCD_2x16_InitIO+0xa4>)
 8002534:	4613      	mov	r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	4413      	add	r3, r2
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	440b      	add	r3, r1
 800253e:	330c      	adds	r3, #12
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2101      	movs	r1, #1
 8002544:	4618      	mov	r0, r3
 8002546:	f7fe fc7f 	bl	8000e48 <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_2X16[lcd_pin].TLCD_PIN;
 800254a:	7bfa      	ldrb	r2, [r7, #15]
 800254c:	491e      	ldr	r1, [pc, #120]	; (80025c8 <P_LCD_2x16_InitIO+0xa4>)
 800254e:	4613      	mov	r3, r2
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	4413      	add	r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	440b      	add	r3, r1
 8002558:	3308      	adds	r3, #8
 800255a:	881b      	ldrh	r3, [r3, #0]
 800255c:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800255e:	2301      	movs	r3, #1
 8002560:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002562:	2300      	movs	r3, #0
 8002564:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8002566:	2301      	movs	r3, #1
 8002568:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800256a:	2302      	movs	r3, #2
 800256c:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_2X16[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 800256e:	7bfa      	ldrb	r2, [r7, #15]
 8002570:	4915      	ldr	r1, [pc, #84]	; (80025c8 <P_LCD_2x16_InitIO+0xa4>)
 8002572:	4613      	mov	r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	4413      	add	r3, r2
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	440b      	add	r3, r1
 800257c:	3304      	adds	r3, #4
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	1d3a      	adds	r2, r7, #4
 8002582:	4611      	mov	r1, r2
 8002584:	4618      	mov	r0, r3
 8002586:	f7fe fa7d 	bl	8000a84 <GPIO_Init>

    // Default Wert einstellen
    if(LCD_2X16[lcd_pin].TLCD_INIT==Bit_RESET) {
 800258a:	7bfa      	ldrb	r2, [r7, #15]
 800258c:	490e      	ldr	r1, [pc, #56]	; (80025c8 <P_LCD_2x16_InitIO+0xa4>)
 800258e:	4613      	mov	r3, r2
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	4413      	add	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	440b      	add	r3, r1
 8002598:	3310      	adds	r3, #16
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d104      	bne.n	80025aa <P_LCD_2x16_InitIO+0x86>
      P_LCD_2x16_PinLo(lcd_pin);
 80025a0:	7bfb      	ldrb	r3, [r7, #15]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f000 f812 	bl	80025cc <P_LCD_2x16_PinLo>
 80025a8:	e003      	b.n	80025b2 <P_LCD_2x16_InitIO+0x8e>
    }
    else {
      P_LCD_2x16_PinHi(lcd_pin);
 80025aa:	7bfb      	ldrb	r3, [r7, #15]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f000 f82d 	bl	800260c <P_LCD_2x16_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
 80025b4:	3301      	adds	r3, #1
 80025b6:	73fb      	strb	r3, [r7, #15]
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
 80025ba:	2b05      	cmp	r3, #5
 80025bc:	d9b8      	bls.n	8002530 <P_LCD_2x16_InitIO+0xc>
    }
  }  
}
 80025be:	bf00      	nop
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000014 	.word	0x20000014

080025cc <P_LCD_2x16_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinLo(TLCD_NAME_t lcd_pin)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRH = LCD_2X16[lcd_pin].TLCD_PIN;
 80025d6:	79fa      	ldrb	r2, [r7, #7]
 80025d8:	490b      	ldr	r1, [pc, #44]	; (8002608 <P_LCD_2x16_PinLo+0x3c>)
 80025da:	4613      	mov	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	4413      	add	r3, r2
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	440b      	add	r3, r1
 80025e4:	3304      	adds	r3, #4
 80025e6:	6819      	ldr	r1, [r3, #0]
 80025e8:	79fa      	ldrb	r2, [r7, #7]
 80025ea:	4807      	ldr	r0, [pc, #28]	; (8002608 <P_LCD_2x16_PinLo+0x3c>)
 80025ec:	4613      	mov	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	4403      	add	r3, r0
 80025f6:	3308      	adds	r3, #8
 80025f8:	881b      	ldrh	r3, [r3, #0]
 80025fa:	834b      	strh	r3, [r1, #26]
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	20000014 	.word	0x20000014

0800260c <P_LCD_2x16_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_2x16_PinHi(TLCD_NAME_t lcd_pin)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	4603      	mov	r3, r0
 8002614:	71fb      	strb	r3, [r7, #7]
  LCD_2X16[lcd_pin].TLCD_PORT->BSRRL = LCD_2X16[lcd_pin].TLCD_PIN;
 8002616:	79fa      	ldrb	r2, [r7, #7]
 8002618:	490b      	ldr	r1, [pc, #44]	; (8002648 <P_LCD_2x16_PinHi+0x3c>)
 800261a:	4613      	mov	r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	4413      	add	r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	440b      	add	r3, r1
 8002624:	3304      	adds	r3, #4
 8002626:	6819      	ldr	r1, [r3, #0]
 8002628:	79fa      	ldrb	r2, [r7, #7]
 800262a:	4807      	ldr	r0, [pc, #28]	; (8002648 <P_LCD_2x16_PinHi+0x3c>)
 800262c:	4613      	mov	r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	4413      	add	r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	4403      	add	r3, r0
 8002636:	3308      	adds	r3, #8
 8002638:	881b      	ldrh	r3, [r3, #0]
 800263a:	830b      	strh	r3, [r1, #24]
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	20000014 	.word	0x20000014

0800264c <P_LCD_2x16_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_2x16_Clk(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_2x16_PinHi(TLCD_E);
 8002650:	2001      	movs	r0, #1
 8002652:	f7ff ffdb 	bl	800260c <P_LCD_2x16_PinHi>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);
 8002656:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800265a:	f000 f940 	bl	80028de <P_LCD_2x16_Delay>
  // Pin-E auf Lo
  P_LCD_2x16_PinLo(TLCD_E);
 800265e:	2001      	movs	r0, #1
 8002660:	f7ff ffb4 	bl	80025cc <P_LCD_2x16_PinLo>
  // kleine Pause
  P_LCD_2x16_Delay(TLCD_CLK_PAUSE);  
 8002664:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002668:	f000 f939 	bl	80028de <P_LCD_2x16_Delay>
}
 800266c:	bf00      	nop
 800266e:	bd80      	pop	{r7, pc}

08002670 <P_LCD_2x16_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_2x16_InitSequenz(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_2x16_PinHi(TLCD_D4);
 8002674:	2002      	movs	r0, #2
 8002676:	f7ff ffc9 	bl	800260c <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinHi(TLCD_D5);
 800267a:	2003      	movs	r0, #3
 800267c:	f7ff ffc6 	bl	800260c <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 8002680:	2004      	movs	r0, #4
 8002682:	f7ff ffa3 	bl	80025cc <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 8002686:	2005      	movs	r0, #5
 8002688:	f7ff ffa0 	bl	80025cc <P_LCD_2x16_PinLo>
  // Erster Init Impuls
  P_LCD_2x16_Clk();
 800268c:	f7ff ffde 	bl	800264c <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 8002690:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002694:	f000 f923 	bl	80028de <P_LCD_2x16_Delay>
  // Zweiter Init Impuls
  P_LCD_2x16_Clk();
 8002698:	f7ff ffd8 	bl	800264c <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 800269c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026a0:	f000 f91d 	bl	80028de <P_LCD_2x16_Delay>
  // Dritter Init Impuls
  P_LCD_2x16_Clk();
 80026a4:	f7ff ffd2 	bl	800264c <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 80026a8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026ac:	f000 f917 	bl	80028de <P_LCD_2x16_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_2x16_PinLo(TLCD_D4);
 80026b0:	2002      	movs	r0, #2
 80026b2:	f7ff ff8b 	bl	80025cc <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinHi(TLCD_D5);
 80026b6:	2003      	movs	r0, #3
 80026b8:	f7ff ffa8 	bl	800260c <P_LCD_2x16_PinHi>
  P_LCD_2x16_PinLo(TLCD_D6);
 80026bc:	2004      	movs	r0, #4
 80026be:	f7ff ff85 	bl	80025cc <P_LCD_2x16_PinLo>
  P_LCD_2x16_PinLo(TLCD_D7);
 80026c2:	2005      	movs	r0, #5
 80026c4:	f7ff ff82 	bl	80025cc <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 80026c8:	f7ff ffc0 	bl	800264c <P_LCD_2x16_Clk>
  P_LCD_2x16_Delay(TLCD_PAUSE);
 80026cc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026d0:	f000 f905 	bl	80028de <P_LCD_2x16_Delay>
}
 80026d4:	bf00      	nop
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <P_LCD_2x16_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Cmd(uint8_t wert)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_2x16_PinLo(TLCD_RS);
 80026e2:	2000      	movs	r0, #0
 80026e4:	f7ff ff72 	bl	80025cc <P_LCD_2x16_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 80026e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	da03      	bge.n	80026f8 <P_LCD_2x16_Cmd+0x20>
 80026f0:	2005      	movs	r0, #5
 80026f2:	f7ff ff8b 	bl	800260c <P_LCD_2x16_PinHi>
 80026f6:	e002      	b.n	80026fe <P_LCD_2x16_Cmd+0x26>
 80026f8:	2005      	movs	r0, #5
 80026fa:	f7ff ff67 	bl	80025cc <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002704:	2b00      	cmp	r3, #0
 8002706:	d003      	beq.n	8002710 <P_LCD_2x16_Cmd+0x38>
 8002708:	2004      	movs	r0, #4
 800270a:	f7ff ff7f 	bl	800260c <P_LCD_2x16_PinHi>
 800270e:	e002      	b.n	8002716 <P_LCD_2x16_Cmd+0x3e>
 8002710:	2004      	movs	r0, #4
 8002712:	f7ff ff5b 	bl	80025cc <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8002716:	79fb      	ldrb	r3, [r7, #7]
 8002718:	f003 0320 	and.w	r3, r3, #32
 800271c:	2b00      	cmp	r3, #0
 800271e:	d003      	beq.n	8002728 <P_LCD_2x16_Cmd+0x50>
 8002720:	2003      	movs	r0, #3
 8002722:	f7ff ff73 	bl	800260c <P_LCD_2x16_PinHi>
 8002726:	e002      	b.n	800272e <P_LCD_2x16_Cmd+0x56>
 8002728:	2003      	movs	r0, #3
 800272a:	f7ff ff4f 	bl	80025cc <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 800272e:	79fb      	ldrb	r3, [r7, #7]
 8002730:	f003 0310 	and.w	r3, r3, #16
 8002734:	2b00      	cmp	r3, #0
 8002736:	d003      	beq.n	8002740 <P_LCD_2x16_Cmd+0x68>
 8002738:	2002      	movs	r0, #2
 800273a:	f7ff ff67 	bl	800260c <P_LCD_2x16_PinHi>
 800273e:	e002      	b.n	8002746 <P_LCD_2x16_Cmd+0x6e>
 8002740:	2002      	movs	r0, #2
 8002742:	f7ff ff43 	bl	80025cc <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8002746:	f7ff ff81 	bl	800264c <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 800274a:	79fb      	ldrb	r3, [r7, #7]
 800274c:	f003 0308 	and.w	r3, r3, #8
 8002750:	2b00      	cmp	r3, #0
 8002752:	d003      	beq.n	800275c <P_LCD_2x16_Cmd+0x84>
 8002754:	2005      	movs	r0, #5
 8002756:	f7ff ff59 	bl	800260c <P_LCD_2x16_PinHi>
 800275a:	e002      	b.n	8002762 <P_LCD_2x16_Cmd+0x8a>
 800275c:	2005      	movs	r0, #5
 800275e:	f7ff ff35 	bl	80025cc <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8002762:	79fb      	ldrb	r3, [r7, #7]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	2b00      	cmp	r3, #0
 800276a:	d003      	beq.n	8002774 <P_LCD_2x16_Cmd+0x9c>
 800276c:	2004      	movs	r0, #4
 800276e:	f7ff ff4d 	bl	800260c <P_LCD_2x16_PinHi>
 8002772:	e002      	b.n	800277a <P_LCD_2x16_Cmd+0xa2>
 8002774:	2004      	movs	r0, #4
 8002776:	f7ff ff29 	bl	80025cc <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	f003 0302 	and.w	r3, r3, #2
 8002780:	2b00      	cmp	r3, #0
 8002782:	d003      	beq.n	800278c <P_LCD_2x16_Cmd+0xb4>
 8002784:	2003      	movs	r0, #3
 8002786:	f7ff ff41 	bl	800260c <P_LCD_2x16_PinHi>
 800278a:	e002      	b.n	8002792 <P_LCD_2x16_Cmd+0xba>
 800278c:	2003      	movs	r0, #3
 800278e:	f7ff ff1d 	bl	80025cc <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	2b00      	cmp	r3, #0
 800279a:	d003      	beq.n	80027a4 <P_LCD_2x16_Cmd+0xcc>
 800279c:	2002      	movs	r0, #2
 800279e:	f7ff ff35 	bl	800260c <P_LCD_2x16_PinHi>
 80027a2:	e002      	b.n	80027aa <P_LCD_2x16_Cmd+0xd2>
 80027a4:	2002      	movs	r0, #2
 80027a6:	f7ff ff11 	bl	80025cc <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 80027aa:	f7ff ff4f 	bl	800264c <P_LCD_2x16_Clk>
}
 80027ae:	bf00      	nop
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <P_LCD_2x16_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_2x16_Data(uint8_t wert)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b082      	sub	sp, #8
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	4603      	mov	r3, r0
 80027be:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_2x16_PinHi(TLCD_RS);
 80027c0:	2000      	movs	r0, #0
 80027c2:	f7ff ff23 	bl	800260c <P_LCD_2x16_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 80027c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	da03      	bge.n	80027d6 <P_LCD_2x16_Data+0x20>
 80027ce:	2005      	movs	r0, #5
 80027d0:	f7ff ff1c 	bl	800260c <P_LCD_2x16_PinHi>
 80027d4:	e002      	b.n	80027dc <P_LCD_2x16_Data+0x26>
 80027d6:	2005      	movs	r0, #5
 80027d8:	f7ff fef8 	bl	80025cc <P_LCD_2x16_PinLo>
  if((wert&0x40)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 80027dc:	79fb      	ldrb	r3, [r7, #7]
 80027de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d003      	beq.n	80027ee <P_LCD_2x16_Data+0x38>
 80027e6:	2004      	movs	r0, #4
 80027e8:	f7ff ff10 	bl	800260c <P_LCD_2x16_PinHi>
 80027ec:	e002      	b.n	80027f4 <P_LCD_2x16_Data+0x3e>
 80027ee:	2004      	movs	r0, #4
 80027f0:	f7ff feec 	bl	80025cc <P_LCD_2x16_PinLo>
  if((wert&0x20)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 80027f4:	79fb      	ldrb	r3, [r7, #7]
 80027f6:	f003 0320 	and.w	r3, r3, #32
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d003      	beq.n	8002806 <P_LCD_2x16_Data+0x50>
 80027fe:	2003      	movs	r0, #3
 8002800:	f7ff ff04 	bl	800260c <P_LCD_2x16_PinHi>
 8002804:	e002      	b.n	800280c <P_LCD_2x16_Data+0x56>
 8002806:	2003      	movs	r0, #3
 8002808:	f7ff fee0 	bl	80025cc <P_LCD_2x16_PinLo>
  if((wert&0x10)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 800280c:	79fb      	ldrb	r3, [r7, #7]
 800280e:	f003 0310 	and.w	r3, r3, #16
 8002812:	2b00      	cmp	r3, #0
 8002814:	d003      	beq.n	800281e <P_LCD_2x16_Data+0x68>
 8002816:	2002      	movs	r0, #2
 8002818:	f7ff fef8 	bl	800260c <P_LCD_2x16_PinHi>
 800281c:	e002      	b.n	8002824 <P_LCD_2x16_Data+0x6e>
 800281e:	2002      	movs	r0, #2
 8002820:	f7ff fed4 	bl	80025cc <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();
 8002824:	f7ff ff12 	bl	800264c <P_LCD_2x16_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_2x16_PinHi(TLCD_D7); else P_LCD_2x16_PinLo(TLCD_D7);
 8002828:	79fb      	ldrb	r3, [r7, #7]
 800282a:	f003 0308 	and.w	r3, r3, #8
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <P_LCD_2x16_Data+0x84>
 8002832:	2005      	movs	r0, #5
 8002834:	f7ff feea 	bl	800260c <P_LCD_2x16_PinHi>
 8002838:	e002      	b.n	8002840 <P_LCD_2x16_Data+0x8a>
 800283a:	2005      	movs	r0, #5
 800283c:	f7ff fec6 	bl	80025cc <P_LCD_2x16_PinLo>
  if((wert&0x04)!=0) P_LCD_2x16_PinHi(TLCD_D6); else P_LCD_2x16_PinLo(TLCD_D6);
 8002840:	79fb      	ldrb	r3, [r7, #7]
 8002842:	f003 0304 	and.w	r3, r3, #4
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <P_LCD_2x16_Data+0x9c>
 800284a:	2004      	movs	r0, #4
 800284c:	f7ff fede 	bl	800260c <P_LCD_2x16_PinHi>
 8002850:	e002      	b.n	8002858 <P_LCD_2x16_Data+0xa2>
 8002852:	2004      	movs	r0, #4
 8002854:	f7ff feba 	bl	80025cc <P_LCD_2x16_PinLo>
  if((wert&0x02)!=0) P_LCD_2x16_PinHi(TLCD_D5); else P_LCD_2x16_PinLo(TLCD_D5);
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d003      	beq.n	800286a <P_LCD_2x16_Data+0xb4>
 8002862:	2003      	movs	r0, #3
 8002864:	f7ff fed2 	bl	800260c <P_LCD_2x16_PinHi>
 8002868:	e002      	b.n	8002870 <P_LCD_2x16_Data+0xba>
 800286a:	2003      	movs	r0, #3
 800286c:	f7ff feae 	bl	80025cc <P_LCD_2x16_PinLo>
  if((wert&0x01)!=0) P_LCD_2x16_PinHi(TLCD_D4); else P_LCD_2x16_PinLo(TLCD_D4);
 8002870:	79fb      	ldrb	r3, [r7, #7]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d003      	beq.n	8002882 <P_LCD_2x16_Data+0xcc>
 800287a:	2002      	movs	r0, #2
 800287c:	f7ff fec6 	bl	800260c <P_LCD_2x16_PinHi>
 8002880:	e002      	b.n	8002888 <P_LCD_2x16_Data+0xd2>
 8002882:	2002      	movs	r0, #2
 8002884:	f7ff fea2 	bl	80025cc <P_LCD_2x16_PinLo>
  P_LCD_2x16_Clk();  
 8002888:	f7ff fee0 	bl	800264c <P_LCD_2x16_Clk>
}
 800288c:	bf00      	nop
 800288e:	3708      	adds	r7, #8
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <P_LCD_2x16_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen
//--------------------------------------------------------------
void P_LCD_2x16_Cursor(uint8_t x, uint8_t y)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	4603      	mov	r3, r0
 800289c:	460a      	mov	r2, r1
 800289e:	71fb      	strb	r3, [r7, #7]
 80028a0:	4613      	mov	r3, r2
 80028a2:	71bb      	strb	r3, [r7, #6]
  uint8_t wert;

  if(x>=TLCD_MAXX) x=0;
 80028a4:	79fb      	ldrb	r3, [r7, #7]
 80028a6:	2b0f      	cmp	r3, #15
 80028a8:	d901      	bls.n	80028ae <P_LCD_2x16_Cursor+0x1a>
 80028aa:	2300      	movs	r3, #0
 80028ac:	71fb      	strb	r3, [r7, #7]
  if(y>=TLCD_MAXY) y=0;
 80028ae:	79bb      	ldrb	r3, [r7, #6]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d901      	bls.n	80028b8 <P_LCD_2x16_Cursor+0x24>
 80028b4:	2300      	movs	r3, #0
 80028b6:	71bb      	strb	r3, [r7, #6]

  wert=(y<<6);
 80028b8:	79bb      	ldrb	r3, [r7, #6]
 80028ba:	019b      	lsls	r3, r3, #6
 80028bc:	73fb      	strb	r3, [r7, #15]
  wert|=x;
 80028be:	7bfa      	ldrb	r2, [r7, #15]
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	73fb      	strb	r3, [r7, #15]
  wert|=0x80;
 80028c6:	7bfb      	ldrb	r3, [r7, #15]
 80028c8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80028cc:	73fb      	strb	r3, [r7, #15]
  P_LCD_2x16_Cmd(wert);
 80028ce:	7bfb      	ldrb	r3, [r7, #15]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff ff01 	bl	80026d8 <P_LCD_2x16_Cmd>
}
 80028d6:	bf00      	nop
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}

080028de <P_LCD_2x16_Delay>:

//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_2x16_Delay(volatile uint32_t nCount)
{
 80028de:	b480      	push	{r7}
 80028e0:	b083      	sub	sp, #12
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
  while(nCount--)
 80028e6:	bf00      	nop
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	1e5a      	subs	r2, r3, #1
 80028ec:	607a      	str	r2, [r7, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1fa      	bne.n	80028e8 <P_LCD_2x16_Delay+0xa>
  {
  }
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr

080028fe <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80028fe:	b480      	push	{r7}
 8002900:	af00      	add	r7, sp, #0
}
 8002902:	bf00      	nop
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8002910:	e7fe      	b.n	8002910 <HardFault_Handler+0x4>

08002912 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002912:	b480      	push	{r7}
 8002914:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002916:	e7fe      	b.n	8002916 <MemManage_Handler+0x4>

08002918 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800291c:	e7fe      	b.n	800291c <BusFault_Handler+0x4>

0800291e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800291e:	b480      	push	{r7}
 8002920:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002922:	e7fe      	b.n	8002922 <UsageFault_Handler+0x4>

08002924 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
}
 8002928:	bf00      	nop
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002932:	b480      	push	{r7}
 8002934:	af00      	add	r7, sp, #0
}
 8002936:	bf00      	nop
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	af00      	add	r7, sp, #0
	task_scheduler();
 8002952:	f7ff f871 	bl	8001a38 <task_scheduler>
}
 8002956:	bf00      	nop
 8002958:	bd80      	pop	{r7, pc}
	...

0800295c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002960:	4a12      	ldr	r2, [pc, #72]	; (80029ac <SystemInit+0x50>)
 8002962:	4b12      	ldr	r3, [pc, #72]	; (80029ac <SystemInit+0x50>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f043 0301 	orr.w	r3, r3, #1
 800296a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800296c:	4b0f      	ldr	r3, [pc, #60]	; (80029ac <SystemInit+0x50>)
 800296e:	2200      	movs	r2, #0
 8002970:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002972:	4a0e      	ldr	r2, [pc, #56]	; (80029ac <SystemInit+0x50>)
 8002974:	4b0d      	ldr	r3, [pc, #52]	; (80029ac <SystemInit+0x50>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800297c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002980:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002982:	4b0a      	ldr	r3, [pc, #40]	; (80029ac <SystemInit+0x50>)
 8002984:	4a0a      	ldr	r2, [pc, #40]	; (80029b0 <SystemInit+0x54>)
 8002986:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002988:	4a08      	ldr	r2, [pc, #32]	; (80029ac <SystemInit+0x50>)
 800298a:	4b08      	ldr	r3, [pc, #32]	; (80029ac <SystemInit+0x50>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002992:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002994:	4b05      	ldr	r3, [pc, #20]	; (80029ac <SystemInit+0x50>)
 8002996:	2200      	movs	r2, #0
 8002998:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800299a:	f000 f80d 	bl	80029b8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800299e:	4b05      	ldr	r3, [pc, #20]	; (80029b4 <SystemInit+0x58>)
 80029a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80029a4:	609a      	str	r2, [r3, #8]
#endif
}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40023800 	.word	0x40023800
 80029b0:	24003010 	.word	0x24003010
 80029b4:	e000ed00 	.word	0xe000ed00

080029b8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80029be:	2300      	movs	r3, #0
 80029c0:	607b      	str	r3, [r7, #4]
 80029c2:	2300      	movs	r3, #0
 80029c4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80029c6:	4a36      	ldr	r2, [pc, #216]	; (8002aa0 <SetSysClock+0xe8>)
 80029c8:	4b35      	ldr	r3, [pc, #212]	; (8002aa0 <SetSysClock+0xe8>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029d0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80029d2:	4b33      	ldr	r3, [pc, #204]	; (8002aa0 <SetSysClock+0xe8>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029da:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3301      	adds	r3, #1
 80029e0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d103      	bne.n	80029f0 <SetSysClock+0x38>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80029ee:	d1f0      	bne.n	80029d2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80029f0:	4b2b      	ldr	r3, [pc, #172]	; (8002aa0 <SetSysClock+0xe8>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d002      	beq.n	8002a02 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80029fc:	2301      	movs	r3, #1
 80029fe:	603b      	str	r3, [r7, #0]
 8002a00:	e001      	b.n	8002a06 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002a02:	2300      	movs	r3, #0
 8002a04:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d142      	bne.n	8002a92 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002a0c:	4a24      	ldr	r2, [pc, #144]	; (8002aa0 <SetSysClock+0xe8>)
 8002a0e:	4b24      	ldr	r3, [pc, #144]	; (8002aa0 <SetSysClock+0xe8>)
 8002a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a16:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8002a18:	4a22      	ldr	r2, [pc, #136]	; (8002aa4 <SetSysClock+0xec>)
 8002a1a:	4b22      	ldr	r3, [pc, #136]	; (8002aa4 <SetSysClock+0xec>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a22:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002a24:	4a1e      	ldr	r2, [pc, #120]	; (8002aa0 <SetSysClock+0xe8>)
 8002a26:	4b1e      	ldr	r3, [pc, #120]	; (8002aa0 <SetSysClock+0xe8>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002a2c:	4a1c      	ldr	r2, [pc, #112]	; (8002aa0 <SetSysClock+0xe8>)
 8002a2e:	4b1c      	ldr	r3, [pc, #112]	; (8002aa0 <SetSysClock+0xe8>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a36:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002a38:	4a19      	ldr	r2, [pc, #100]	; (8002aa0 <SetSysClock+0xe8>)
 8002a3a:	4b19      	ldr	r3, [pc, #100]	; (8002aa0 <SetSysClock+0xe8>)
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002a42:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002a44:	4b16      	ldr	r3, [pc, #88]	; (8002aa0 <SetSysClock+0xe8>)
 8002a46:	4a18      	ldr	r2, [pc, #96]	; (8002aa8 <SetSysClock+0xf0>)
 8002a48:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002a4a:	4a15      	ldr	r2, [pc, #84]	; (8002aa0 <SetSysClock+0xe8>)
 8002a4c:	4b14      	ldr	r3, [pc, #80]	; (8002aa0 <SetSysClock+0xe8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a54:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002a56:	bf00      	nop
 8002a58:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <SetSysClock+0xe8>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d0f9      	beq.n	8002a58 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8002a64:	4b11      	ldr	r3, [pc, #68]	; (8002aac <SetSysClock+0xf4>)
 8002a66:	f240 6205 	movw	r2, #1541	; 0x605
 8002a6a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002a6c:	4a0c      	ldr	r2, [pc, #48]	; (8002aa0 <SetSysClock+0xe8>)
 8002a6e:	4b0c      	ldr	r3, [pc, #48]	; (8002aa0 <SetSysClock+0xe8>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f023 0303 	bic.w	r3, r3, #3
 8002a76:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002a78:	4a09      	ldr	r2, [pc, #36]	; (8002aa0 <SetSysClock+0xe8>)
 8002a7a:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <SetSysClock+0xe8>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f043 0302 	orr.w	r3, r3, #2
 8002a82:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002a84:	bf00      	nop
 8002a86:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <SetSysClock+0xe8>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f003 030c 	and.w	r3, r3, #12
 8002a8e:	2b08      	cmp	r3, #8
 8002a90:	d1f9      	bne.n	8002a86 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	40023800 	.word	0x40023800
 8002aa4:	40007000 	.word	0x40007000
 8002aa8:	07405408 	.word	0x07405408
 8002aac:	40023c00 	.word	0x40023c00

08002ab0 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b087      	sub	sp, #28
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
	int div = 1;
 8002abc:	2301      	movs	r3, #1
 8002abe:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8002ac0:	e004      	b.n	8002acc <ts_itoa+0x1c>
		div *= base;
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	fb02 f303 	mul.w	r3, r2, r3
 8002aca:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d2f3      	bcs.n	8002ac2 <ts_itoa+0x12>

	while (div != 0)
 8002ada:	e029      	b.n	8002b30 <ts_itoa+0x80>
	{
		int num = d/div;
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ae4:	613b      	str	r3, [r7, #16]
		d = d%div;
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	fbb3 f1f2 	udiv	r1, r3, r2
 8002aee:	fb02 f201 	mul.w	r2, r2, r1
 8002af2:	1a9b      	subs	r3, r3, r2
 8002af4:	60bb      	str	r3, [r7, #8]
		div /= base;
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	fb92 f3f3 	sdiv	r3, r2, r3
 8002afe:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	2b09      	cmp	r3, #9
 8002b04:	dd0a      	ble.n	8002b1c <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	1c59      	adds	r1, r3, #1
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	6011      	str	r1, [r2, #0]
 8002b10:	693a      	ldr	r2, [r7, #16]
 8002b12:	b2d2      	uxtb	r2, r2
 8002b14:	3237      	adds	r2, #55	; 0x37
 8002b16:	b2d2      	uxtb	r2, r2
 8002b18:	701a      	strb	r2, [r3, #0]
 8002b1a:	e009      	b.n	8002b30 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	1c59      	adds	r1, r3, #1
 8002b22:	68fa      	ldr	r2, [r7, #12]
 8002b24:	6011      	str	r1, [r2, #0]
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	b2d2      	uxtb	r2, r2
 8002b2a:	3230      	adds	r2, #48	; 0x30
 8002b2c:	b2d2      	uxtb	r2, r2
 8002b2e:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1d2      	bne.n	8002adc <ts_itoa+0x2c>
	}
}
 8002b36:	bf00      	nop
 8002b38:	371c      	adds	r7, #28
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8002b42:	b580      	push	{r7, lr}
 8002b44:	b088      	sub	sp, #32
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	60f8      	str	r0, [r7, #12]
 8002b4a:	60b9      	str	r1, [r7, #8]
 8002b4c:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8002b52:	e07d      	b.n	8002c50 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	2b25      	cmp	r3, #37	; 0x25
 8002b5a:	d171      	bne.n	8002c40 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	3301      	adds	r3, #1
 8002b60:	60bb      	str	r3, [r7, #8]
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	2b64      	cmp	r3, #100	; 0x64
 8002b68:	d01e      	beq.n	8002ba8 <ts_formatstring+0x66>
 8002b6a:	2b64      	cmp	r3, #100	; 0x64
 8002b6c:	dc06      	bgt.n	8002b7c <ts_formatstring+0x3a>
 8002b6e:	2b58      	cmp	r3, #88	; 0x58
 8002b70:	d050      	beq.n	8002c14 <ts_formatstring+0xd2>
 8002b72:	2b63      	cmp	r3, #99	; 0x63
 8002b74:	d00e      	beq.n	8002b94 <ts_formatstring+0x52>
 8002b76:	2b25      	cmp	r3, #37	; 0x25
 8002b78:	d058      	beq.n	8002c2c <ts_formatstring+0xea>
 8002b7a:	e05d      	b.n	8002c38 <ts_formatstring+0xf6>
 8002b7c:	2b73      	cmp	r3, #115	; 0x73
 8002b7e:	d02b      	beq.n	8002bd8 <ts_formatstring+0x96>
 8002b80:	2b73      	cmp	r3, #115	; 0x73
 8002b82:	dc02      	bgt.n	8002b8a <ts_formatstring+0x48>
 8002b84:	2b69      	cmp	r3, #105	; 0x69
 8002b86:	d00f      	beq.n	8002ba8 <ts_formatstring+0x66>
 8002b88:	e056      	b.n	8002c38 <ts_formatstring+0xf6>
 8002b8a:	2b75      	cmp	r3, #117	; 0x75
 8002b8c:	d037      	beq.n	8002bfe <ts_formatstring+0xbc>
 8002b8e:	2b78      	cmp	r3, #120	; 0x78
 8002b90:	d040      	beq.n	8002c14 <ts_formatstring+0xd2>
 8002b92:	e051      	b.n	8002c38 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	1c5a      	adds	r2, r3, #1
 8002b98:	60fa      	str	r2, [r7, #12]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	1d11      	adds	r1, r2, #4
 8002b9e:	6079      	str	r1, [r7, #4]
 8002ba0:	6812      	ldr	r2, [r2, #0]
 8002ba2:	b2d2      	uxtb	r2, r2
 8002ba4:	701a      	strb	r2, [r3, #0]
				break;
 8002ba6:	e047      	b.n	8002c38 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	1d1a      	adds	r2, r3, #4
 8002bac:	607a      	str	r2, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	da07      	bge.n	8002bc8 <ts_formatstring+0x86>
					{
						val *= -1;
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	425b      	negs	r3, r3
 8002bbc:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	1c5a      	adds	r2, r3, #1
 8002bc2:	60fa      	str	r2, [r7, #12]
 8002bc4:	222d      	movs	r2, #45	; 0x2d
 8002bc6:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8002bc8:	69f9      	ldr	r1, [r7, #28]
 8002bca:	f107 030c 	add.w	r3, r7, #12
 8002bce:	220a      	movs	r2, #10
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff ff6d 	bl	8002ab0 <ts_itoa>
				}
				break;
 8002bd6:	e02f      	b.n	8002c38 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	1d1a      	adds	r2, r3, #4
 8002bdc:	607a      	str	r2, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8002be2:	e007      	b.n	8002bf4 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	1c5a      	adds	r2, r3, #1
 8002be8:	60fa      	str	r2, [r7, #12]
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	1c51      	adds	r1, r2, #1
 8002bee:	61b9      	str	r1, [r7, #24]
 8002bf0:	7812      	ldrb	r2, [r2, #0]
 8002bf2:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d1f3      	bne.n	8002be4 <ts_formatstring+0xa2>
					}
				}
				break;
 8002bfc:	e01c      	b.n	8002c38 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	1d1a      	adds	r2, r3, #4
 8002c02:	607a      	str	r2, [r7, #4]
 8002c04:	6819      	ldr	r1, [r3, #0]
 8002c06:	f107 030c 	add.w	r3, r7, #12
 8002c0a:	220a      	movs	r2, #10
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff ff4f 	bl	8002ab0 <ts_itoa>
				break;
 8002c12:	e011      	b.n	8002c38 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	1d1a      	adds	r2, r3, #4
 8002c18:	607a      	str	r2, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	f107 030c 	add.w	r3, r7, #12
 8002c22:	2210      	movs	r2, #16
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff ff43 	bl	8002ab0 <ts_itoa>
				break;
 8002c2a:	e005      	b.n	8002c38 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	1c5a      	adds	r2, r3, #1
 8002c30:	60fa      	str	r2, [r7, #12]
 8002c32:	2225      	movs	r2, #37	; 0x25
 8002c34:	701a      	strb	r2, [r3, #0]
				  break;
 8002c36:	bf00      	nop
			}
			fmt++;
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	60bb      	str	r3, [r7, #8]
 8002c3e:	e007      	b.n	8002c50 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	1c5a      	adds	r2, r3, #1
 8002c44:	60fa      	str	r2, [r7, #12]
 8002c46:	68ba      	ldr	r2, [r7, #8]
 8002c48:	1c51      	adds	r1, r2, #1
 8002c4a:	60b9      	str	r1, [r7, #8]
 8002c4c:	7812      	ldrb	r2, [r2, #0]
 8002c4e:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f47f af7d 	bne.w	8002b54 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	461a      	mov	r2, r3
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	1ad3      	subs	r3, r2, r3
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3720      	adds	r7, #32
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8002c70:	b40e      	push	{r1, r2, r3}
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b085      	sub	sp, #20
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8002c7a:	f107 0320 	add.w	r3, r7, #32
 8002c7e:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	69f9      	ldr	r1, [r7, #28]
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f7ff ff5c 	bl	8002b42 <ts_formatstring>
 8002c8a:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3714      	adds	r7, #20
 8002c92:	46bd      	mov	sp, r7
 8002c94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002c98:	b003      	add	sp, #12
 8002c9a:	4770      	bx	lr

08002c9c <atoi>:
 8002c9c:	220a      	movs	r2, #10
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	f000 b8c2 	b.w	8002e28 <strtol>

08002ca4 <__libc_init_array>:
 8002ca4:	b570      	push	{r4, r5, r6, lr}
 8002ca6:	4e0d      	ldr	r6, [pc, #52]	; (8002cdc <__libc_init_array+0x38>)
 8002ca8:	4c0d      	ldr	r4, [pc, #52]	; (8002ce0 <__libc_init_array+0x3c>)
 8002caa:	1ba4      	subs	r4, r4, r6
 8002cac:	10a4      	asrs	r4, r4, #2
 8002cae:	2500      	movs	r5, #0
 8002cb0:	42a5      	cmp	r5, r4
 8002cb2:	d109      	bne.n	8002cc8 <__libc_init_array+0x24>
 8002cb4:	4e0b      	ldr	r6, [pc, #44]	; (8002ce4 <__libc_init_array+0x40>)
 8002cb6:	4c0c      	ldr	r4, [pc, #48]	; (8002ce8 <__libc_init_array+0x44>)
 8002cb8:	f000 f8ee 	bl	8002e98 <_init>
 8002cbc:	1ba4      	subs	r4, r4, r6
 8002cbe:	10a4      	asrs	r4, r4, #2
 8002cc0:	2500      	movs	r5, #0
 8002cc2:	42a5      	cmp	r5, r4
 8002cc4:	d105      	bne.n	8002cd2 <__libc_init_array+0x2e>
 8002cc6:	bd70      	pop	{r4, r5, r6, pc}
 8002cc8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ccc:	4798      	blx	r3
 8002cce:	3501      	adds	r5, #1
 8002cd0:	e7ee      	b.n	8002cb0 <__libc_init_array+0xc>
 8002cd2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002cd6:	4798      	blx	r3
 8002cd8:	3501      	adds	r5, #1
 8002cda:	e7f2      	b.n	8002cc2 <__libc_init_array+0x1e>
 8002cdc:	08003098 	.word	0x08003098
 8002ce0:	08003098 	.word	0x08003098
 8002ce4:	08003098 	.word	0x08003098
 8002ce8:	0800309c 	.word	0x0800309c

08002cec <strcpy>:
 8002cec:	4603      	mov	r3, r0
 8002cee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002cf2:	f803 2b01 	strb.w	r2, [r3], #1
 8002cf6:	2a00      	cmp	r2, #0
 8002cf8:	d1f9      	bne.n	8002cee <strcpy+0x2>
 8002cfa:	4770      	bx	lr

08002cfc <strncpy>:
 8002cfc:	b570      	push	{r4, r5, r6, lr}
 8002cfe:	4604      	mov	r4, r0
 8002d00:	b902      	cbnz	r2, 8002d04 <strncpy+0x8>
 8002d02:	bd70      	pop	{r4, r5, r6, pc}
 8002d04:	4623      	mov	r3, r4
 8002d06:	f811 5b01 	ldrb.w	r5, [r1], #1
 8002d0a:	f803 5b01 	strb.w	r5, [r3], #1
 8002d0e:	1e56      	subs	r6, r2, #1
 8002d10:	b91d      	cbnz	r5, 8002d1a <strncpy+0x1e>
 8002d12:	4414      	add	r4, r2
 8002d14:	42a3      	cmp	r3, r4
 8002d16:	d103      	bne.n	8002d20 <strncpy+0x24>
 8002d18:	bd70      	pop	{r4, r5, r6, pc}
 8002d1a:	461c      	mov	r4, r3
 8002d1c:	4632      	mov	r2, r6
 8002d1e:	e7ef      	b.n	8002d00 <strncpy+0x4>
 8002d20:	f803 5b01 	strb.w	r5, [r3], #1
 8002d24:	e7f6      	b.n	8002d14 <strncpy+0x18>

08002d26 <_strtol_l.isra.0>:
 8002d26:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d2a:	4680      	mov	r8, r0
 8002d2c:	4689      	mov	r9, r1
 8002d2e:	4692      	mov	sl, r2
 8002d30:	461f      	mov	r7, r3
 8002d32:	468b      	mov	fp, r1
 8002d34:	465d      	mov	r5, fp
 8002d36:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002d38:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002d3c:	f000 f88a 	bl	8002e54 <__locale_ctype_ptr_l>
 8002d40:	4420      	add	r0, r4
 8002d42:	7846      	ldrb	r6, [r0, #1]
 8002d44:	f016 0608 	ands.w	r6, r6, #8
 8002d48:	d10b      	bne.n	8002d62 <_strtol_l.isra.0+0x3c>
 8002d4a:	2c2d      	cmp	r4, #45	; 0x2d
 8002d4c:	d10b      	bne.n	8002d66 <_strtol_l.isra.0+0x40>
 8002d4e:	782c      	ldrb	r4, [r5, #0]
 8002d50:	2601      	movs	r6, #1
 8002d52:	f10b 0502 	add.w	r5, fp, #2
 8002d56:	b167      	cbz	r7, 8002d72 <_strtol_l.isra.0+0x4c>
 8002d58:	2f10      	cmp	r7, #16
 8002d5a:	d114      	bne.n	8002d86 <_strtol_l.isra.0+0x60>
 8002d5c:	2c30      	cmp	r4, #48	; 0x30
 8002d5e:	d00a      	beq.n	8002d76 <_strtol_l.isra.0+0x50>
 8002d60:	e011      	b.n	8002d86 <_strtol_l.isra.0+0x60>
 8002d62:	46ab      	mov	fp, r5
 8002d64:	e7e6      	b.n	8002d34 <_strtol_l.isra.0+0xe>
 8002d66:	2c2b      	cmp	r4, #43	; 0x2b
 8002d68:	bf04      	itt	eq
 8002d6a:	782c      	ldrbeq	r4, [r5, #0]
 8002d6c:	f10b 0502 	addeq.w	r5, fp, #2
 8002d70:	e7f1      	b.n	8002d56 <_strtol_l.isra.0+0x30>
 8002d72:	2c30      	cmp	r4, #48	; 0x30
 8002d74:	d127      	bne.n	8002dc6 <_strtol_l.isra.0+0xa0>
 8002d76:	782b      	ldrb	r3, [r5, #0]
 8002d78:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8002d7c:	2b58      	cmp	r3, #88	; 0x58
 8002d7e:	d14b      	bne.n	8002e18 <_strtol_l.isra.0+0xf2>
 8002d80:	786c      	ldrb	r4, [r5, #1]
 8002d82:	2710      	movs	r7, #16
 8002d84:	3502      	adds	r5, #2
 8002d86:	2e00      	cmp	r6, #0
 8002d88:	bf0c      	ite	eq
 8002d8a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8002d8e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8002d92:	2200      	movs	r2, #0
 8002d94:	fbb1 fef7 	udiv	lr, r1, r7
 8002d98:	4610      	mov	r0, r2
 8002d9a:	fb07 1c1e 	mls	ip, r7, lr, r1
 8002d9e:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8002da2:	2b09      	cmp	r3, #9
 8002da4:	d811      	bhi.n	8002dca <_strtol_l.isra.0+0xa4>
 8002da6:	461c      	mov	r4, r3
 8002da8:	42a7      	cmp	r7, r4
 8002daa:	dd1d      	ble.n	8002de8 <_strtol_l.isra.0+0xc2>
 8002dac:	1c53      	adds	r3, r2, #1
 8002dae:	d007      	beq.n	8002dc0 <_strtol_l.isra.0+0x9a>
 8002db0:	4586      	cmp	lr, r0
 8002db2:	d316      	bcc.n	8002de2 <_strtol_l.isra.0+0xbc>
 8002db4:	d101      	bne.n	8002dba <_strtol_l.isra.0+0x94>
 8002db6:	45a4      	cmp	ip, r4
 8002db8:	db13      	blt.n	8002de2 <_strtol_l.isra.0+0xbc>
 8002dba:	fb00 4007 	mla	r0, r0, r7, r4
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002dc4:	e7eb      	b.n	8002d9e <_strtol_l.isra.0+0x78>
 8002dc6:	270a      	movs	r7, #10
 8002dc8:	e7dd      	b.n	8002d86 <_strtol_l.isra.0+0x60>
 8002dca:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8002dce:	2b19      	cmp	r3, #25
 8002dd0:	d801      	bhi.n	8002dd6 <_strtol_l.isra.0+0xb0>
 8002dd2:	3c37      	subs	r4, #55	; 0x37
 8002dd4:	e7e8      	b.n	8002da8 <_strtol_l.isra.0+0x82>
 8002dd6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8002dda:	2b19      	cmp	r3, #25
 8002ddc:	d804      	bhi.n	8002de8 <_strtol_l.isra.0+0xc2>
 8002dde:	3c57      	subs	r4, #87	; 0x57
 8002de0:	e7e2      	b.n	8002da8 <_strtol_l.isra.0+0x82>
 8002de2:	f04f 32ff 	mov.w	r2, #4294967295
 8002de6:	e7eb      	b.n	8002dc0 <_strtol_l.isra.0+0x9a>
 8002de8:	1c53      	adds	r3, r2, #1
 8002dea:	d108      	bne.n	8002dfe <_strtol_l.isra.0+0xd8>
 8002dec:	2322      	movs	r3, #34	; 0x22
 8002dee:	f8c8 3000 	str.w	r3, [r8]
 8002df2:	4608      	mov	r0, r1
 8002df4:	f1ba 0f00 	cmp.w	sl, #0
 8002df8:	d107      	bne.n	8002e0a <_strtol_l.isra.0+0xe4>
 8002dfa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dfe:	b106      	cbz	r6, 8002e02 <_strtol_l.isra.0+0xdc>
 8002e00:	4240      	negs	r0, r0
 8002e02:	f1ba 0f00 	cmp.w	sl, #0
 8002e06:	d00c      	beq.n	8002e22 <_strtol_l.isra.0+0xfc>
 8002e08:	b122      	cbz	r2, 8002e14 <_strtol_l.isra.0+0xee>
 8002e0a:	3d01      	subs	r5, #1
 8002e0c:	f8ca 5000 	str.w	r5, [sl]
 8002e10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e14:	464d      	mov	r5, r9
 8002e16:	e7f9      	b.n	8002e0c <_strtol_l.isra.0+0xe6>
 8002e18:	2430      	movs	r4, #48	; 0x30
 8002e1a:	2f00      	cmp	r7, #0
 8002e1c:	d1b3      	bne.n	8002d86 <_strtol_l.isra.0+0x60>
 8002e1e:	2708      	movs	r7, #8
 8002e20:	e7b1      	b.n	8002d86 <_strtol_l.isra.0+0x60>
 8002e22:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08002e28 <strtol>:
 8002e28:	4b08      	ldr	r3, [pc, #32]	; (8002e4c <strtol+0x24>)
 8002e2a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002e2c:	681c      	ldr	r4, [r3, #0]
 8002e2e:	4d08      	ldr	r5, [pc, #32]	; (8002e50 <strtol+0x28>)
 8002e30:	6a23      	ldr	r3, [r4, #32]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	bf08      	it	eq
 8002e36:	462b      	moveq	r3, r5
 8002e38:	9300      	str	r3, [sp, #0]
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	460a      	mov	r2, r1
 8002e3e:	4601      	mov	r1, r0
 8002e40:	4620      	mov	r0, r4
 8002e42:	f7ff ff70 	bl	8002d26 <_strtol_l.isra.0>
 8002e46:	b003      	add	sp, #12
 8002e48:	bd30      	pop	{r4, r5, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20000090 	.word	0x20000090
 8002e50:	200000f4 	.word	0x200000f4

08002e54 <__locale_ctype_ptr_l>:
 8002e54:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8002e58:	4770      	bx	lr

08002e5a <__ascii_mbtowc>:
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	b901      	cbnz	r1, 8002e60 <__ascii_mbtowc+0x6>
 8002e5e:	a901      	add	r1, sp, #4
 8002e60:	b142      	cbz	r2, 8002e74 <__ascii_mbtowc+0x1a>
 8002e62:	b14b      	cbz	r3, 8002e78 <__ascii_mbtowc+0x1e>
 8002e64:	7813      	ldrb	r3, [r2, #0]
 8002e66:	600b      	str	r3, [r1, #0]
 8002e68:	7812      	ldrb	r2, [r2, #0]
 8002e6a:	1c10      	adds	r0, r2, #0
 8002e6c:	bf18      	it	ne
 8002e6e:	2001      	movne	r0, #1
 8002e70:	b002      	add	sp, #8
 8002e72:	4770      	bx	lr
 8002e74:	4610      	mov	r0, r2
 8002e76:	e7fb      	b.n	8002e70 <__ascii_mbtowc+0x16>
 8002e78:	f06f 0001 	mvn.w	r0, #1
 8002e7c:	e7f8      	b.n	8002e70 <__ascii_mbtowc+0x16>

08002e7e <__ascii_wctomb>:
 8002e7e:	b149      	cbz	r1, 8002e94 <__ascii_wctomb+0x16>
 8002e80:	2aff      	cmp	r2, #255	; 0xff
 8002e82:	bf85      	ittet	hi
 8002e84:	238a      	movhi	r3, #138	; 0x8a
 8002e86:	6003      	strhi	r3, [r0, #0]
 8002e88:	700a      	strbls	r2, [r1, #0]
 8002e8a:	f04f 30ff 	movhi.w	r0, #4294967295
 8002e8e:	bf98      	it	ls
 8002e90:	2001      	movls	r0, #1
 8002e92:	4770      	bx	lr
 8002e94:	4608      	mov	r0, r1
 8002e96:	4770      	bx	lr

08002e98 <_init>:
 8002e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e9a:	bf00      	nop
 8002e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e9e:	bc08      	pop	{r3}
 8002ea0:	469e      	mov	lr, r3
 8002ea2:	4770      	bx	lr

08002ea4 <_fini>:
 8002ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ea6:	bf00      	nop
 8002ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eaa:	bc08      	pop	{r3}
 8002eac:	469e      	mov	lr, r3
 8002eae:	4770      	bx	lr
