// Seed: 2104749407
module module_0 (
    output wand id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input tri0 id_6,
    output wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    output tri id_12,
    input tri0 id_13
);
  assign id_0 = 1;
  assign id_0 = 1 ? 1'b0 : 1 ^ id_10 & 1;
  wire id_15;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    output logic id_5,
    input tri id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri1 id_9,
    output tri1 id_10,
    output tri id_11,
    input logic id_12
);
  function void id_14;
    input id_15;
    input reg id_16;
    if (id_7) begin
      id_10 = 1;
      id_15 <= id_3 ? 1 : id_12;
      id_5  <= id_1;
    end
  endfunction
  module_0(
      id_11, id_9, id_2, id_3, id_9, id_3, id_8, id_4, id_0, id_3, id_3, id_10, id_10, id_7
  );
endmodule
