
*** Running vivado
    with args -log system_integrator_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_integrator_top_0_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_integrator_top_0_0.tcl -notrace
Command: synth_design -top system_integrator_top_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_integrator_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 64839
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2086.598 ; gain = 0.000 ; free physical = 653 ; free virtual = 8932
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_integrator_top_0_0' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_integrator_top_0_0/synth/system_integrator_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'integrator_top' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:23]
	Parameter ADC_WIDTH bound to: 14 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'integrator_top' (1#1) [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_integrator_top_0_0' (2#1) [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_integrator_top_0_0/synth/system_integrator_top_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2086.598 ; gain = 0.000 ; free physical = 669 ; free virtual = 8950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2086.598 ; gain = 0.000 ; free physical = 678 ; free virtual = 8966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2086.598 ; gain = 0.000 ; free physical = 678 ; free virtual = 8966
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2086.598 ; gain = 0.000 ; free physical = 675 ; free virtual = 8963
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.480 ; gain = 0.000 ; free physical = 660 ; free virtual = 8954
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2134.480 ; gain = 0.000 ; free physical = 658 ; free virtual = 8952
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 651 ; free virtual = 8805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 651 ; free virtual = 8805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 651 ; free virtual = 8804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 655 ; free virtual = 8809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[15]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[14]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[13]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[12]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[11]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[10]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[9]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[8]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[7]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[6]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[5]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[4]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[3]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[2]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[1]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/integrated_signal_reg[0]__0/Q' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/integrator_top.v:42]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 642 ; free virtual = 8799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 1142 ; free virtual = 9316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 1142 ; free virtual = 9316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 1128 ; free virtual = 9302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 1263 ; free virtual = 9479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 1263 ; free virtual = 9479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 1263 ; free virtual = 9479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 1263 ; free virtual = 9479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 1263 ; free virtual = 9479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 1263 ; free virtual = 9479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2134.480 ; gain = 47.883 ; free physical = 1263 ; free virtual = 9479
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2134.480 ; gain = 0.000 ; free physical = 1345 ; free virtual = 9564
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2134.488 ; gain = 47.883 ; free physical = 1345 ; free virtual = 9564
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.488 ; gain = 0.000 ; free physical = 1336 ; free virtual = 9556
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.488 ; gain = 0.000 ; free physical = 1351 ; free virtual = 9570
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2134.488 ; gain = 47.891 ; free physical = 1474 ; free virtual = 9694
INFO: [Common 17-1381] The checkpoint '/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.runs/system_integrator_top_0_0_synth_1/system_integrator_top_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.runs/system_integrator_top_0_0_synth_1/system_integrator_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_integrator_top_0_0_utilization_synth.rpt -pb system_integrator_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 15:09:00 2025...
