#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024006fd9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000024007242b10_0 .net "PC", 31 0, L_00000240072c0860;  1 drivers
v00000240072435b0_0 .net "cycles_consumed", 31 0, v0000024007243dd0_0;  1 drivers
v0000024007244230_0 .var "input_clk", 0 0;
v00000240072444b0_0 .var "rst", 0 0;
S_0000024006f5d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000024006fd9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000024007181fd0 .functor NOR 1, v0000024007244230_0, v000002400722bae0_0, C4<0>, C4<0>;
L_0000024007180d00 .functor AND 1, v000002400720f2c0_0, v000002400720ed20_0, C4<1>, C4<1>;
L_0000024007181e10 .functor AND 1, L_0000024007180d00, L_0000024007242cf0, C4<1>, C4<1>;
L_0000024007181860 .functor AND 1, v00000240071ffbc0_0, v00000240071fe9a0_0, C4<1>, C4<1>;
L_0000024007180830 .functor AND 1, L_0000024007181860, L_00000240072436f0, C4<1>, C4<1>;
L_00000240071818d0 .functor AND 1, v0000024007229ec0_0, v000002400722b860_0, C4<1>, C4<1>;
L_0000024007181400 .functor AND 1, L_00000240071818d0, L_0000024007241e90, C4<1>, C4<1>;
L_0000024007180a60 .functor AND 1, v000002400720f2c0_0, v000002400720ed20_0, C4<1>, C4<1>;
L_0000024007181e80 .functor AND 1, L_0000024007180a60, L_0000024007242bb0, C4<1>, C4<1>;
L_0000024007182040 .functor AND 1, v00000240071ffbc0_0, v00000240071fe9a0_0, C4<1>, C4<1>;
L_0000024007180e50 .functor AND 1, L_0000024007182040, L_0000024007242c50, C4<1>, C4<1>;
L_0000024007180ad0 .functor AND 1, v0000024007229ec0_0, v000002400722b860_0, C4<1>, C4<1>;
L_00000240071819b0 .functor AND 1, L_0000024007180ad0, L_00000240072438d0, C4<1>, C4<1>;
L_0000024007248740 .functor NOT 1, L_0000024007181fd0, C4<0>, C4<0>, C4<0>;
L_00000240072478d0 .functor NOT 1, L_0000024007181fd0, C4<0>, C4<0>, C4<0>;
L_000002400725ba10 .functor NOT 1, L_0000024007181fd0, C4<0>, C4<0>, C4<0>;
L_000002400725cff0 .functor NOT 1, L_0000024007181fd0, C4<0>, C4<0>, C4<0>;
L_000002400725d0d0 .functor NOT 1, L_0000024007181fd0, C4<0>, C4<0>, C4<0>;
L_00000240072c0860 .functor BUFZ 32, v0000024007227080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002400722d7a0_0 .net "EX1_ALU_OPER1", 31 0, L_00000240072493f0;  1 drivers
v000002400722d660_0 .net "EX1_ALU_OPER2", 31 0, L_000002400725b850;  1 drivers
v000002400722cb20_0 .net "EX1_PC", 31 0, v0000024007210760_0;  1 drivers
v000002400722c260_0 .net "EX1_PFC", 31 0, v00000240072101c0_0;  1 drivers
v000002400722db60_0 .net "EX1_PFC_to_IF", 31 0, L_000002400723f730;  1 drivers
v000002400722c580_0 .net "EX1_forward_to_B", 31 0, v0000024007210260_0;  1 drivers
v000002400722d480_0 .net "EX1_is_beq", 0 0, v00000240072110c0_0;  1 drivers
v000002400722de80_0 .net "EX1_is_bne", 0 0, v0000024007210300_0;  1 drivers
v000002400722df20_0 .net "EX1_is_jal", 0 0, v0000024007211160_0;  1 drivers
v000002400722dc00_0 .net "EX1_is_jr", 0 0, v0000024007210bc0_0;  1 drivers
v000002400722c9e0_0 .net "EX1_is_oper2_immed", 0 0, v0000024007210c60_0;  1 drivers
v000002400722e240_0 .net "EX1_memread", 0 0, v00000240072104e0_0;  1 drivers
v000002400722d520_0 .net "EX1_memwrite", 0 0, v0000024007210440_0;  1 drivers
v000002400722dfc0_0 .net "EX1_opcode", 11 0, v0000024007210800_0;  1 drivers
v000002400722c1c0_0 .net "EX1_predicted", 0 0, v0000024007210620_0;  1 drivers
v000002400722c8a0_0 .net "EX1_rd_ind", 4 0, v0000024007211200_0;  1 drivers
v000002400722bb80_0 .net "EX1_rd_indzero", 0 0, v0000024007210940_0;  1 drivers
v000002400722c080_0 .net "EX1_regwrite", 0 0, v00000240072109e0_0;  1 drivers
v000002400722ca80_0 .net "EX1_rs1", 31 0, v0000024007210da0_0;  1 drivers
v000002400722d340_0 .net "EX1_rs1_ind", 4 0, v0000024007210e40_0;  1 drivers
v000002400722c300_0 .net "EX1_rs2", 31 0, v0000024007210ee0_0;  1 drivers
v000002400722c120_0 .net "EX1_rs2_ind", 4 0, v0000024007210f80_0;  1 drivers
v000002400722bf40_0 .net "EX1_rs2_out", 31 0, L_000002400725cab0;  1 drivers
v000002400722dca0_0 .net "EX2_ALU_OPER1", 31 0, v000002400720fea0_0;  1 drivers
v000002400722cda0_0 .net "EX2_ALU_OPER2", 31 0, v000002400720f0e0_0;  1 drivers
v000002400722d840_0 .net "EX2_ALU_OUT", 31 0, L_00000240072410d0;  1 drivers
v000002400722d020_0 .net "EX2_PC", 31 0, v000002400720dce0_0;  1 drivers
v000002400722c3a0_0 .net "EX2_PFC_to_IF", 31 0, v000002400720ff40_0;  1 drivers
v000002400722bc20_0 .net "EX2_forward_to_B", 31 0, v000002400720f4a0_0;  1 drivers
v000002400722cc60_0 .net "EX2_is_beq", 0 0, v000002400720eaa0_0;  1 drivers
v000002400722c440_0 .net "EX2_is_bne", 0 0, v000002400720ffe0_0;  1 drivers
v000002400722d980_0 .net "EX2_is_jal", 0 0, v000002400720dba0_0;  1 drivers
v000002400722d5c0_0 .net "EX2_is_jr", 0 0, v000002400720db00_0;  1 drivers
v000002400722bcc0_0 .net "EX2_is_oper2_immed", 0 0, v000002400720ef00_0;  1 drivers
v000002400722e1a0_0 .net "EX2_memread", 0 0, v000002400720e460_0;  1 drivers
v000002400722d700_0 .net "EX2_memwrite", 0 0, v000002400720dd80_0;  1 drivers
v000002400722cbc0_0 .net "EX2_opcode", 11 0, v000002400720de20_0;  1 drivers
v000002400722e100_0 .net "EX2_predicted", 0 0, v000002400720ec80_0;  1 drivers
v000002400722d8e0_0 .net "EX2_rd_ind", 4 0, v000002400720dec0_0;  1 drivers
v000002400722dd40_0 .net "EX2_rd_indzero", 0 0, v000002400720ed20_0;  1 drivers
v000002400722c620_0 .net "EX2_regwrite", 0 0, v000002400720f2c0_0;  1 drivers
v000002400722e060_0 .net "EX2_rs1", 31 0, v000002400720f540_0;  1 drivers
v000002400722dde0_0 .net "EX2_rs1_ind", 4 0, v000002400720df60_0;  1 drivers
v000002400722e2e0_0 .net "EX2_rs2_ind", 4 0, v000002400720e000_0;  1 drivers
v000002400722d0c0_0 .net "EX2_rs2_out", 31 0, v000002400720e320_0;  1 drivers
v000002400722da20_0 .net "ID_INST", 31 0, v0000024007216df0_0;  1 drivers
v000002400722dac0_0 .net "ID_PC", 31 0, v0000024007216f30_0;  1 drivers
v000002400722d2a0_0 .net "ID_PFC_to_EX", 31 0, L_0000024007246ad0;  1 drivers
v000002400722d160_0 .net "ID_PFC_to_IF", 31 0, L_0000024007245c70;  1 drivers
v000002400722c6c0_0 .net "ID_forward_to_B", 31 0, L_0000024007244910;  1 drivers
v000002400722bd60_0 .net "ID_is_beq", 0 0, L_00000240072454f0;  1 drivers
v000002400722cd00_0 .net "ID_is_bne", 0 0, L_0000024007245630;  1 drivers
v000002400722be00_0 .net "ID_is_j", 0 0, L_00000240072472f0;  1 drivers
v000002400722bea0_0 .net "ID_is_jal", 0 0, L_0000024007247110;  1 drivers
v000002400722c4e0_0 .net "ID_is_jr", 0 0, L_00000240072456d0;  1 drivers
v000002400722c760_0 .net "ID_is_oper2_immed", 0 0, L_0000024007248ac0;  1 drivers
v000002400722ce40_0 .net "ID_memread", 0 0, L_0000024007246f30;  1 drivers
v000002400722cf80_0 .net "ID_memwrite", 0 0, L_0000024007246d50;  1 drivers
v000002400722cee0_0 .net "ID_opcode", 11 0, v0000024007227440_0;  1 drivers
v000002400722d200_0 .net "ID_predicted", 0 0, v0000024007218fb0_0;  1 drivers
v000002400722e7e0_0 .net "ID_rd_ind", 4 0, v0000024007228200_0;  1 drivers
v000002400722e6a0_0 .net "ID_regwrite", 0 0, L_0000024007247250;  1 drivers
v000002400722e9c0_0 .net "ID_rs1", 31 0, v0000024007212750_0;  1 drivers
v000002400722e880_0 .net "ID_rs1_ind", 4 0, v0000024007226fe0_0;  1 drivers
v000002400722e380_0 .net "ID_rs2", 31 0, v00000240072127f0_0;  1 drivers
v000002400722e920_0 .net "ID_rs2_ind", 4 0, v0000024007227760_0;  1 drivers
v000002400722e740_0 .net "IF_INST", 31 0, L_0000024007247a20;  1 drivers
v000002400722e420_0 .net "IF_pc", 31 0, v0000024007227080_0;  1 drivers
v000002400722ea60_0 .net "MEM_ALU_OUT", 31 0, v00000240071fee00_0;  1 drivers
v000002400722e600_0 .net "MEM_Data_mem_out", 31 0, v000002400722b180_0;  1 drivers
v000002400722e4c0_0 .net "MEM_memread", 0 0, v00000240071ff4e0_0;  1 drivers
v000002400722e560_0 .net "MEM_memwrite", 0 0, v00000240071fdfa0_0;  1 drivers
v0000024007244370_0 .net "MEM_opcode", 11 0, v00000240071fe2c0_0;  1 drivers
v0000024007243790_0 .net "MEM_rd_ind", 4 0, v00000240071fe540_0;  1 drivers
v0000024007243010_0 .net "MEM_rd_indzero", 0 0, v00000240071fe9a0_0;  1 drivers
v0000024007242070_0 .net "MEM_regwrite", 0 0, v00000240071ffbc0_0;  1 drivers
v0000024007241fd0_0 .net "MEM_rs2", 31 0, v00000240071feea0_0;  1 drivers
v00000240072440f0_0 .net "PC", 31 0, L_00000240072c0860;  alias, 1 drivers
v0000024007242570_0 .net "STALL_ID1_FLUSH", 0 0, v0000024007218470_0;  1 drivers
v0000024007243510_0 .net "STALL_ID2_FLUSH", 0 0, v00000240072188d0_0;  1 drivers
v00000240072424d0_0 .net "STALL_IF_FLUSH", 0 0, v000002400721a3b0_0;  1 drivers
v0000024007243d30_0 .net "WB_ALU_OUT", 31 0, v000002400722b680_0;  1 drivers
v00000240072442d0_0 .net "WB_Data_mem_out", 31 0, v000002400722b720_0;  1 drivers
v0000024007244410_0 .net "WB_memread", 0 0, v0000024007229e20_0;  1 drivers
v00000240072422f0_0 .net "WB_rd_ind", 4 0, v000002400722a8c0_0;  1 drivers
v0000024007243150_0 .net "WB_rd_indzero", 0 0, v000002400722b860_0;  1 drivers
v0000024007242110_0 .net "WB_regwrite", 0 0, v0000024007229ec0_0;  1 drivers
v00000240072426b0_0 .net "Wrong_prediction", 0 0, L_000002400725d060;  1 drivers
v0000024007243970_0 .net *"_ivl_1", 0 0, L_0000024007180d00;  1 drivers
v0000024007242750_0 .net *"_ivl_13", 0 0, L_00000240071818d0;  1 drivers
v0000024007242610_0 .net *"_ivl_14", 0 0, L_0000024007241e90;  1 drivers
v0000024007242890_0 .net *"_ivl_19", 0 0, L_0000024007180a60;  1 drivers
v0000024007241d50_0 .net *"_ivl_2", 0 0, L_0000024007242cf0;  1 drivers
v0000024007242f70_0 .net *"_ivl_20", 0 0, L_0000024007242bb0;  1 drivers
v0000024007242930_0 .net *"_ivl_25", 0 0, L_0000024007182040;  1 drivers
v0000024007242ed0_0 .net *"_ivl_26", 0 0, L_0000024007242c50;  1 drivers
v00000240072430b0_0 .net *"_ivl_31", 0 0, L_0000024007180ad0;  1 drivers
v0000024007243830_0 .net *"_ivl_32", 0 0, L_00000240072438d0;  1 drivers
v0000024007243fb0_0 .net *"_ivl_40", 31 0, L_0000024007247070;  1 drivers
L_0000024007260c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240072427f0_0 .net *"_ivl_43", 26 0, L_0000024007260c58;  1 drivers
L_0000024007260ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024007242d90_0 .net/2u *"_ivl_44", 31 0, L_0000024007260ca0;  1 drivers
v0000024007244050_0 .net *"_ivl_52", 31 0, L_00000240072b52b0;  1 drivers
L_0000024007260d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024007243a10_0 .net *"_ivl_55", 26 0, L_0000024007260d30;  1 drivers
L_0000024007260d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024007243ab0_0 .net/2u *"_ivl_56", 31 0, L_0000024007260d78;  1 drivers
v0000024007243b50_0 .net *"_ivl_7", 0 0, L_0000024007181860;  1 drivers
v0000024007243bf0_0 .net *"_ivl_8", 0 0, L_00000240072436f0;  1 drivers
v0000024007242390_0 .net "alu_selA", 1 0, L_0000024007241f30;  1 drivers
v0000024007243290_0 .net "alu_selB", 1 0, L_00000240072465d0;  1 drivers
v0000024007243c90_0 .net "clk", 0 0, L_0000024007181fd0;  1 drivers
v0000024007243dd0_0 .var "cycles_consumed", 31 0;
v0000024007243f10_0 .net "exhaz", 0 0, L_0000024007180830;  1 drivers
v00000240072429d0_0 .net "exhaz2", 0 0, L_0000024007180e50;  1 drivers
v0000024007242a70_0 .net "hlt", 0 0, v000002400722bae0_0;  1 drivers
v0000024007242430_0 .net "idhaz", 0 0, L_0000024007181e10;  1 drivers
v00000240072431f0_0 .net "idhaz2", 0 0, L_0000024007181e80;  1 drivers
v0000024007243330_0 .net "if_id_write", 0 0, v000002400721a310_0;  1 drivers
v00000240072421b0_0 .net "input_clk", 0 0, v0000024007244230_0;  1 drivers
v0000024007243e70_0 .net "is_branch_and_taken", 0 0, L_0000024007248270;  1 drivers
v00000240072433d0_0 .net "memhaz", 0 0, L_0000024007181400;  1 drivers
v0000024007244190_0 .net "memhaz2", 0 0, L_00000240071819b0;  1 drivers
v0000024007243470_0 .net "pc_src", 2 0, L_0000024007246cb0;  1 drivers
v0000024007242250_0 .net "pc_write", 0 0, v0000024007219eb0_0;  1 drivers
v0000024007241df0_0 .net "rst", 0 0, v00000240072444b0_0;  1 drivers
v0000024007243650_0 .net "store_rs2_forward", 1 0, L_00000240072467b0;  1 drivers
v0000024007242e30_0 .net "wdata_to_reg_file", 31 0, L_000002400725d220;  1 drivers
E_0000024007199b10/0 .event negedge, v0000024007219050_0;
E_0000024007199b10/1 .event posedge, v0000024007200020_0;
E_0000024007199b10 .event/or E_0000024007199b10/0, E_0000024007199b10/1;
L_0000024007242cf0 .cmp/eq 5, v000002400720dec0_0, v0000024007210e40_0;
L_00000240072436f0 .cmp/eq 5, v00000240071fe540_0, v0000024007210e40_0;
L_0000024007241e90 .cmp/eq 5, v000002400722a8c0_0, v0000024007210e40_0;
L_0000024007242bb0 .cmp/eq 5, v000002400720dec0_0, v0000024007210f80_0;
L_0000024007242c50 .cmp/eq 5, v00000240071fe540_0, v0000024007210f80_0;
L_00000240072438d0 .cmp/eq 5, v000002400722a8c0_0, v0000024007210f80_0;
L_0000024007247070 .concat [ 5 27 0 0], v0000024007228200_0, L_0000024007260c58;
L_0000024007246fd0 .cmp/ne 32, L_0000024007247070, L_0000024007260ca0;
L_00000240072b52b0 .concat [ 5 27 0 0], v000002400720dec0_0, L_0000024007260d30;
L_00000240072b6c50 .cmp/ne 32, L_00000240072b52b0, L_0000024007260d78;
S_0000024006f5d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000240071808a0 .functor NOT 1, L_0000024007180830, C4<0>, C4<0>, C4<0>;
L_00000240071814e0 .functor AND 1, L_0000024007181400, L_00000240071808a0, C4<1>, C4<1>;
L_00000240071820b0 .functor OR 1, L_0000024007181e10, L_00000240071814e0, C4<0>, C4<0>;
L_00000240071807c0 .functor OR 1, L_0000024007181e10, L_0000024007180830, C4<0>, C4<0>;
v00000240071a7f60_0 .net *"_ivl_12", 0 0, L_00000240071807c0;  1 drivers
v00000240071a7920_0 .net *"_ivl_2", 0 0, L_00000240071808a0;  1 drivers
v00000240071a6e80_0 .net *"_ivl_5", 0 0, L_00000240071814e0;  1 drivers
v00000240071a7560_0 .net *"_ivl_7", 0 0, L_00000240071820b0;  1 drivers
v00000240071a6b60_0 .net "alu_selA", 1 0, L_0000024007241f30;  alias, 1 drivers
v00000240071a74c0_0 .net "exhaz", 0 0, L_0000024007180830;  alias, 1 drivers
v00000240071a7600_0 .net "idhaz", 0 0, L_0000024007181e10;  alias, 1 drivers
v00000240071a7880_0 .net "memhaz", 0 0, L_0000024007181400;  alias, 1 drivers
L_0000024007241f30 .concat8 [ 1 1 0 0], L_00000240071820b0, L_00000240071807c0;
S_0000024006f569c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000024007181940 .functor NOT 1, L_0000024007180e50, C4<0>, C4<0>, C4<0>;
L_0000024007181a90 .functor AND 1, L_00000240071819b0, L_0000024007181940, C4<1>, C4<1>;
L_0000024007180ec0 .functor OR 1, L_0000024007181e80, L_0000024007181a90, C4<0>, C4<0>;
L_0000024007181be0 .functor NOT 1, v0000024007210c60_0, C4<0>, C4<0>, C4<0>;
L_0000024007181c50 .functor AND 1, L_0000024007180ec0, L_0000024007181be0, C4<1>, C4<1>;
L_0000024007181080 .functor OR 1, L_0000024007181e80, L_0000024007180e50, C4<0>, C4<0>;
L_0000024007181cc0 .functor NOT 1, v0000024007210c60_0, C4<0>, C4<0>, C4<0>;
L_0000024007181d30 .functor AND 1, L_0000024007181080, L_0000024007181cc0, C4<1>, C4<1>;
v00000240071a76a0_0 .net "EX1_is_oper2_immed", 0 0, v0000024007210c60_0;  alias, 1 drivers
v00000240071a7740_0 .net *"_ivl_11", 0 0, L_0000024007181c50;  1 drivers
v00000240071a6980_0 .net *"_ivl_16", 0 0, L_0000024007181080;  1 drivers
v00000240071a6f20_0 .net *"_ivl_17", 0 0, L_0000024007181cc0;  1 drivers
v00000240071a6fc0_0 .net *"_ivl_2", 0 0, L_0000024007181940;  1 drivers
v00000240071a6a20_0 .net *"_ivl_20", 0 0, L_0000024007181d30;  1 drivers
v00000240071a7ba0_0 .net *"_ivl_5", 0 0, L_0000024007181a90;  1 drivers
v00000240071a7ec0_0 .net *"_ivl_7", 0 0, L_0000024007180ec0;  1 drivers
v00000240071a77e0_0 .net *"_ivl_8", 0 0, L_0000024007181be0;  1 drivers
v00000240071a6ca0_0 .net "alu_selB", 1 0, L_00000240072465d0;  alias, 1 drivers
v00000240071a81e0_0 .net "exhaz", 0 0, L_0000024007180e50;  alias, 1 drivers
v00000240071a7a60_0 .net "idhaz", 0 0, L_0000024007181e80;  alias, 1 drivers
v00000240071a8280_0 .net "memhaz", 0 0, L_00000240071819b0;  alias, 1 drivers
L_00000240072465d0 .concat8 [ 1 1 0 0], L_0000024007181c50, L_0000024007181d30;
S_0000024006f56b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000024007182430 .functor NOT 1, L_0000024007180e50, C4<0>, C4<0>, C4<0>;
L_0000024007182580 .functor AND 1, L_00000240071819b0, L_0000024007182430, C4<1>, C4<1>;
L_0000024007182660 .functor OR 1, L_0000024007181e80, L_0000024007182580, C4<0>, C4<0>;
L_0000024007182510 .functor OR 1, L_0000024007181e80, L_0000024007180e50, C4<0>, C4<0>;
v00000240071a7060_0 .net *"_ivl_12", 0 0, L_0000024007182510;  1 drivers
v00000240071a6c00_0 .net *"_ivl_2", 0 0, L_0000024007182430;  1 drivers
v00000240071a6d40_0 .net *"_ivl_5", 0 0, L_0000024007182580;  1 drivers
v00000240071a6de0_0 .net *"_ivl_7", 0 0, L_0000024007182660;  1 drivers
v00000240071a8000_0 .net "exhaz", 0 0, L_0000024007180e50;  alias, 1 drivers
v00000240071a80a0_0 .net "idhaz", 0 0, L_0000024007181e80;  alias, 1 drivers
v0000024007122300_0 .net "memhaz", 0 0, L_00000240071819b0;  alias, 1 drivers
v0000024007122580_0 .net "store_rs2_forward", 1 0, L_00000240072467b0;  alias, 1 drivers
L_00000240072467b0 .concat8 [ 1 1 0 0], L_0000024007182660, L_0000024007182510;
S_0000024006fc9aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000024007122bc0_0 .net "EX_ALU_OUT", 31 0, L_00000240072410d0;  alias, 1 drivers
v00000240071233e0_0 .net "EX_memread", 0 0, v000002400720e460_0;  alias, 1 drivers
v00000240070fd560_0 .net "EX_memwrite", 0 0, v000002400720dd80_0;  alias, 1 drivers
v00000240070fe0a0_0 .net "EX_opcode", 11 0, v000002400720de20_0;  alias, 1 drivers
v00000240071fff80_0 .net "EX_rd_ind", 4 0, v000002400720dec0_0;  alias, 1 drivers
v00000240071fefe0_0 .net "EX_rd_indzero", 0 0, L_00000240072b6c50;  1 drivers
v00000240071fec20_0 .net "EX_regwrite", 0 0, v000002400720f2c0_0;  alias, 1 drivers
v00000240071ffb20_0 .net "EX_rs2_out", 31 0, v000002400720e320_0;  alias, 1 drivers
v00000240071fee00_0 .var "MEM_ALU_OUT", 31 0;
v00000240071ff4e0_0 .var "MEM_memread", 0 0;
v00000240071fdfa0_0 .var "MEM_memwrite", 0 0;
v00000240071fe2c0_0 .var "MEM_opcode", 11 0;
v00000240071fe540_0 .var "MEM_rd_ind", 4 0;
v00000240071fe9a0_0 .var "MEM_rd_indzero", 0 0;
v00000240071ffbc0_0 .var "MEM_regwrite", 0 0;
v00000240071feea0_0 .var "MEM_rs2", 31 0;
v00000240071fe5e0_0 .net "clk", 0 0, L_000002400725cff0;  1 drivers
v0000024007200020_0 .net "rst", 0 0, v00000240072444b0_0;  alias, 1 drivers
E_000002400719a2d0 .event posedge, v0000024007200020_0, v00000240071fe5e0_0;
S_0000024006fc9c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000024006fb1490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024006fb14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024006fb1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024006fb1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024006fb1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024006fb15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024006fb15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024006fb1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024006fb1650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024006fb1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024006fb16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024006fb16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024006fb1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024006fb1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024006fb17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024006fb17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024006fb1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024006fb1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024006fb1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024006fb18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024006fb18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024006fb1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024006fb1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024006fb1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024006fb19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002400725c180 .functor XOR 1, L_000002400725c340, v000002400720ec80_0, C4<0>, C4<0>;
L_000002400725c2d0 .functor NOT 1, L_000002400725c180, C4<0>, C4<0>, C4<0>;
L_000002400725d300 .functor OR 1, v00000240072444b0_0, L_000002400725c2d0, C4<0>, C4<0>;
L_000002400725d060 .functor NOT 1, L_000002400725d300, C4<0>, C4<0>, C4<0>;
v00000240072036d0_0 .net "ALU_OP", 3 0, v00000240072034f0_0;  1 drivers
v0000024007204e90_0 .net "BranchDecision", 0 0, L_000002400725c340;  1 drivers
v0000024007205930_0 .net "CF", 0 0, v00000240072024b0_0;  1 drivers
v0000024007204f30_0 .net "EX_opcode", 11 0, v000002400720de20_0;  alias, 1 drivers
v00000240072051b0_0 .net "Wrong_prediction", 0 0, L_000002400725d060;  alias, 1 drivers
v0000024007205390_0 .net "ZF", 0 0, L_000002400725b5b0;  1 drivers
L_0000024007260ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024007204cb0_0 .net/2u *"_ivl_0", 31 0, L_0000024007260ce8;  1 drivers
v0000024007205430_0 .net *"_ivl_11", 0 0, L_000002400725d300;  1 drivers
v00000240072054d0_0 .net *"_ivl_2", 31 0, L_0000024007240090;  1 drivers
v0000024007205890_0 .net *"_ivl_6", 0 0, L_000002400725c180;  1 drivers
v0000024007205250_0 .net *"_ivl_8", 0 0, L_000002400725c2d0;  1 drivers
v00000240072052f0_0 .net "alu_out", 31 0, L_00000240072410d0;  alias, 1 drivers
v0000024007204a30_0 .net "alu_outw", 31 0, v0000024007203450_0;  1 drivers
v0000024007204c10_0 .net "is_beq", 0 0, v000002400720eaa0_0;  alias, 1 drivers
v00000240072057f0_0 .net "is_bne", 0 0, v000002400720ffe0_0;  alias, 1 drivers
v0000024007205570_0 .net "is_jal", 0 0, v000002400720dba0_0;  alias, 1 drivers
v0000024007204490_0 .net "oper1", 31 0, v000002400720fea0_0;  alias, 1 drivers
v00000240072059d0_0 .net "oper2", 31 0, v000002400720f0e0_0;  alias, 1 drivers
v0000024007204fd0_0 .net "pc", 31 0, v000002400720dce0_0;  alias, 1 drivers
v0000024007205610_0 .net "predicted", 0 0, v000002400720ec80_0;  alias, 1 drivers
v00000240072045d0_0 .net "rst", 0 0, v00000240072444b0_0;  alias, 1 drivers
L_0000024007240090 .arith/sum 32, v000002400720dce0_0, L_0000024007260ce8;
L_00000240072410d0 .functor MUXZ 32, v0000024007203450_0, L_0000024007240090, v000002400720dba0_0, C4<>;
S_0000024007010140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000024006fc9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002400725c1f0 .functor AND 1, v000002400720eaa0_0, L_000002400725c650, C4<1>, C4<1>;
L_000002400725b770 .functor NOT 1, L_000002400725c650, C4<0>, C4<0>, C4<0>;
L_000002400725c110 .functor AND 1, v000002400720ffe0_0, L_000002400725b770, C4<1>, C4<1>;
L_000002400725c340 .functor OR 1, L_000002400725c1f0, L_000002400725c110, C4<0>, C4<0>;
v0000024007203ef0_0 .net "BranchDecision", 0 0, L_000002400725c340;  alias, 1 drivers
v0000024007202230_0 .net *"_ivl_2", 0 0, L_000002400725b770;  1 drivers
v0000024007202370_0 .net "is_beq", 0 0, v000002400720eaa0_0;  alias, 1 drivers
v0000024007204170_0 .net "is_beq_taken", 0 0, L_000002400725c1f0;  1 drivers
v0000024007202690_0 .net "is_bne", 0 0, v000002400720ffe0_0;  alias, 1 drivers
v0000024007203c70_0 .net "is_bne_taken", 0 0, L_000002400725c110;  1 drivers
v0000024007204350_0 .net "is_eq", 0 0, L_000002400725c650;  1 drivers
v0000024007203310_0 .net "oper1", 31 0, v000002400720fea0_0;  alias, 1 drivers
v0000024007201c90_0 .net "oper2", 31 0, v000002400720f0e0_0;  alias, 1 drivers
S_00000240070102d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000024007010140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002400725cc00 .functor XOR 1, L_000002400723f910, L_000002400723f9b0, C4<0>, C4<0>;
L_000002400725c880 .functor XOR 1, L_0000024007241170, L_000002400723fa50, C4<0>, C4<0>;
L_000002400725b700 .functor XOR 1, L_0000024007240130, L_0000024007240310, C4<0>, C4<0>;
L_000002400725c9d0 .functor XOR 1, L_000002400723faf0, L_00000240072413f0, C4<0>, C4<0>;
L_000002400725c810 .functor XOR 1, L_00000240072403b0, L_0000024007240450, C4<0>, C4<0>;
L_000002400725cc70 .functor XOR 1, L_0000024007240630, L_00000240072406d0, C4<0>, C4<0>;
L_000002400725cea0 .functor XOR 1, L_00000240072b49f0, L_00000240072b4c70, C4<0>, C4<0>;
L_000002400725ba80 .functor XOR 1, L_00000240072b3b90, L_00000240072b3ff0, C4<0>, C4<0>;
L_000002400725c730 .functor XOR 1, L_00000240072b4450, L_00000240072b4950, C4<0>, C4<0>;
L_000002400725b4d0 .functor XOR 1, L_00000240072b4590, L_00000240072b2f10, C4<0>, C4<0>;
L_000002400725cf10 .functor XOR 1, L_00000240072b4d10, L_00000240072b2790, C4<0>, C4<0>;
L_000002400725c420 .functor XOR 1, L_00000240072b4810, L_00000240072b30f0, C4<0>, C4<0>;
L_000002400725bee0 .functor XOR 1, L_00000240072b4bd0, L_00000240072b3410, C4<0>, C4<0>;
L_000002400725c7a0 .functor XOR 1, L_00000240072b46d0, L_00000240072b4ef0, C4<0>, C4<0>;
L_000002400725b460 .functor XOR 1, L_00000240072b4db0, L_00000240072b4770, C4<0>, C4<0>;
L_000002400725bbd0 .functor XOR 1, L_00000240072b3c30, L_00000240072b37d0, C4<0>, C4<0>;
L_000002400725cce0 .functor XOR 1, L_00000240072b4a90, L_00000240072b4e50, C4<0>, C4<0>;
L_000002400725b9a0 .functor XOR 1, L_00000240072b2bf0, L_00000240072b3e10, C4<0>, C4<0>;
L_000002400725cd50 .functor XOR 1, L_00000240072b3eb0, L_00000240072b2c90, C4<0>, C4<0>;
L_000002400725bcb0 .functor XOR 1, L_00000240072b2830, L_00000240072b48b0, C4<0>, C4<0>;
L_000002400725b620 .functor XOR 1, L_00000240072b3190, L_00000240072b4090, C4<0>, C4<0>;
L_000002400725cdc0 .functor XOR 1, L_00000240072b28d0, L_00000240072b39b0, C4<0>, C4<0>;
L_000002400725bd20 .functor XOR 1, L_00000240072b4b30, L_00000240072b3550, C4<0>, C4<0>;
L_000002400725be00 .functor XOR 1, L_00000240072b3870, L_00000240072b4130, C4<0>, C4<0>;
L_000002400725b8c0 .functor XOR 1, L_00000240072b44f0, L_00000240072b3910, C4<0>, C4<0>;
L_000002400725c5e0 .functor XOR 1, L_00000240072b3cd0, L_00000240072b4630, C4<0>, C4<0>;
L_000002400725be70 .functor XOR 1, L_00000240072b2970, L_00000240072b2a10, C4<0>, C4<0>;
L_000002400725cf80 .functor XOR 1, L_00000240072b2ab0, L_00000240072b34b0, C4<0>, C4<0>;
L_000002400725b3f0 .functor XOR 1, L_00000240072b3a50, L_00000240072b3af0, C4<0>, C4<0>;
L_000002400725b690 .functor XOR 1, L_00000240072b2b50, L_00000240072b2e70, C4<0>, C4<0>;
L_000002400725c500 .functor XOR 1, L_00000240072b2d30, L_00000240072b2dd0, C4<0>, C4<0>;
L_000002400725c030 .functor XOR 1, L_00000240072b41d0, L_00000240072b3050, C4<0>, C4<0>;
L_000002400725c650/0/0 .functor OR 1, L_00000240072b3230, L_00000240072b3d70, L_00000240072b32d0, L_00000240072b3370;
L_000002400725c650/0/4 .functor OR 1, L_00000240072b35f0, L_00000240072b3690, L_00000240072b3f50, L_00000240072b3730;
L_000002400725c650/0/8 .functor OR 1, L_00000240072b4270, L_00000240072b4310, L_00000240072b43b0, L_00000240072b6bb0;
L_000002400725c650/0/12 .functor OR 1, L_00000240072b7470, L_00000240072b7010, L_00000240072b7150, L_00000240072b6f70;
L_000002400725c650/0/16 .functor OR 1, L_00000240072b70b0, L_00000240072b6d90, L_00000240072b67f0, L_00000240072b66b0;
L_000002400725c650/0/20 .functor OR 1, L_00000240072b6e30, L_00000240072b6070, L_00000240072b73d0, L_00000240072b5210;
L_000002400725c650/0/24 .functor OR 1, L_00000240072b71f0, L_00000240072b7330, L_00000240072b6890, L_00000240072b6390;
L_000002400725c650/0/28 .functor OR 1, L_00000240072b6930, L_00000240072b7290, L_00000240072b69d0, L_00000240072b61b0;
L_000002400725c650/1/0 .functor OR 1, L_000002400725c650/0/0, L_000002400725c650/0/4, L_000002400725c650/0/8, L_000002400725c650/0/12;
L_000002400725c650/1/4 .functor OR 1, L_000002400725c650/0/16, L_000002400725c650/0/20, L_000002400725c650/0/24, L_000002400725c650/0/28;
L_000002400725c650 .functor NOR 1, L_000002400725c650/1/0, L_000002400725c650/1/4, C4<0>, C4<0>;
v00000240071fe900_0 .net *"_ivl_0", 0 0, L_000002400725cc00;  1 drivers
v00000240071fde60_0 .net *"_ivl_101", 0 0, L_00000240072b4e50;  1 drivers
v00000240071fe720_0 .net *"_ivl_102", 0 0, L_000002400725b9a0;  1 drivers
v0000024007200200_0 .net *"_ivl_105", 0 0, L_00000240072b2bf0;  1 drivers
v00000240071fdf00_0 .net *"_ivl_107", 0 0, L_00000240072b3e10;  1 drivers
v00000240071fea40_0 .net *"_ivl_108", 0 0, L_000002400725cd50;  1 drivers
v00000240071ff620_0 .net *"_ivl_11", 0 0, L_000002400723fa50;  1 drivers
v00000240071fef40_0 .net *"_ivl_111", 0 0, L_00000240072b3eb0;  1 drivers
v00000240072000c0_0 .net *"_ivl_113", 0 0, L_00000240072b2c90;  1 drivers
v00000240071ffc60_0 .net *"_ivl_114", 0 0, L_000002400725bcb0;  1 drivers
v0000024007200340_0 .net *"_ivl_117", 0 0, L_00000240072b2830;  1 drivers
v00000240071fe360_0 .net *"_ivl_119", 0 0, L_00000240072b48b0;  1 drivers
v00000240071feb80_0 .net *"_ivl_12", 0 0, L_000002400725b700;  1 drivers
v00000240071ff1c0_0 .net *"_ivl_120", 0 0, L_000002400725b620;  1 drivers
v00000240071feae0_0 .net *"_ivl_123", 0 0, L_00000240072b3190;  1 drivers
v00000240071ff440_0 .net *"_ivl_125", 0 0, L_00000240072b4090;  1 drivers
v00000240071ff260_0 .net *"_ivl_126", 0 0, L_000002400725cdc0;  1 drivers
v00000240071ff580_0 .net *"_ivl_129", 0 0, L_00000240072b28d0;  1 drivers
v00000240071ff800_0 .net *"_ivl_131", 0 0, L_00000240072b39b0;  1 drivers
v00000240071ff6c0_0 .net *"_ivl_132", 0 0, L_000002400725bd20;  1 drivers
v00000240071ff300_0 .net *"_ivl_135", 0 0, L_00000240072b4b30;  1 drivers
v00000240071ff8a0_0 .net *"_ivl_137", 0 0, L_00000240072b3550;  1 drivers
v00000240071ff760_0 .net *"_ivl_138", 0 0, L_000002400725be00;  1 drivers
v00000240071ff3a0_0 .net *"_ivl_141", 0 0, L_00000240072b3870;  1 drivers
v00000240071fdbe0_0 .net *"_ivl_143", 0 0, L_00000240072b4130;  1 drivers
v00000240071fecc0_0 .net *"_ivl_144", 0 0, L_000002400725b8c0;  1 drivers
v00000240071fe7c0_0 .net *"_ivl_147", 0 0, L_00000240072b44f0;  1 drivers
v00000240071fe040_0 .net *"_ivl_149", 0 0, L_00000240072b3910;  1 drivers
v00000240071ff940_0 .net *"_ivl_15", 0 0, L_0000024007240130;  1 drivers
v00000240071fed60_0 .net *"_ivl_150", 0 0, L_000002400725c5e0;  1 drivers
v00000240071ff9e0_0 .net *"_ivl_153", 0 0, L_00000240072b3cd0;  1 drivers
v00000240071fe860_0 .net *"_ivl_155", 0 0, L_00000240072b4630;  1 drivers
v00000240071ffa80_0 .net *"_ivl_156", 0 0, L_000002400725be70;  1 drivers
v0000024007200160_0 .net *"_ivl_159", 0 0, L_00000240072b2970;  1 drivers
v00000240071fe680_0 .net *"_ivl_161", 0 0, L_00000240072b2a10;  1 drivers
v00000240071ffda0_0 .net *"_ivl_162", 0 0, L_000002400725cf80;  1 drivers
v00000240071ffee0_0 .net *"_ivl_165", 0 0, L_00000240072b2ab0;  1 drivers
v00000240071fdc80_0 .net *"_ivl_167", 0 0, L_00000240072b34b0;  1 drivers
v00000240071ff080_0 .net *"_ivl_168", 0 0, L_000002400725b3f0;  1 drivers
v00000240071fe4a0_0 .net *"_ivl_17", 0 0, L_0000024007240310;  1 drivers
v00000240071ffd00_0 .net *"_ivl_171", 0 0, L_00000240072b3a50;  1 drivers
v00000240071ff120_0 .net *"_ivl_173", 0 0, L_00000240072b3af0;  1 drivers
v00000240071ffe40_0 .net *"_ivl_174", 0 0, L_000002400725b690;  1 drivers
v00000240071fdd20_0 .net *"_ivl_177", 0 0, L_00000240072b2b50;  1 drivers
v00000240071fddc0_0 .net *"_ivl_179", 0 0, L_00000240072b2e70;  1 drivers
v00000240071fe0e0_0 .net *"_ivl_18", 0 0, L_000002400725c9d0;  1 drivers
v00000240071fe180_0 .net *"_ivl_180", 0 0, L_000002400725c500;  1 drivers
v00000240071fe220_0 .net *"_ivl_183", 0 0, L_00000240072b2d30;  1 drivers
v00000240071fe400_0 .net *"_ivl_185", 0 0, L_00000240072b2dd0;  1 drivers
v00000240072017e0_0 .net *"_ivl_186", 0 0, L_000002400725c030;  1 drivers
v0000024007201880_0 .net *"_ivl_190", 0 0, L_00000240072b41d0;  1 drivers
v0000024007200d40_0 .net *"_ivl_192", 0 0, L_00000240072b3050;  1 drivers
v0000024007201240_0 .net *"_ivl_194", 0 0, L_00000240072b3230;  1 drivers
v0000024007200fc0_0 .net *"_ivl_196", 0 0, L_00000240072b3d70;  1 drivers
v00000240072012e0_0 .net *"_ivl_198", 0 0, L_00000240072b32d0;  1 drivers
v0000024007200840_0 .net *"_ivl_200", 0 0, L_00000240072b3370;  1 drivers
v0000024007201920_0 .net *"_ivl_202", 0 0, L_00000240072b35f0;  1 drivers
v00000240072007a0_0 .net *"_ivl_204", 0 0, L_00000240072b3690;  1 drivers
v0000024007201600_0 .net *"_ivl_206", 0 0, L_00000240072b3f50;  1 drivers
v0000024007201740_0 .net *"_ivl_208", 0 0, L_00000240072b3730;  1 drivers
v0000024007200520_0 .net *"_ivl_21", 0 0, L_000002400723faf0;  1 drivers
v0000024007201a60_0 .net *"_ivl_210", 0 0, L_00000240072b4270;  1 drivers
v00000240072011a0_0 .net *"_ivl_212", 0 0, L_00000240072b4310;  1 drivers
v00000240072016a0_0 .net *"_ivl_214", 0 0, L_00000240072b43b0;  1 drivers
v0000024007200de0_0 .net *"_ivl_216", 0 0, L_00000240072b6bb0;  1 drivers
v0000024007200a20_0 .net *"_ivl_218", 0 0, L_00000240072b7470;  1 drivers
v0000024007200c00_0 .net *"_ivl_220", 0 0, L_00000240072b7010;  1 drivers
v0000024007200f20_0 .net *"_ivl_222", 0 0, L_00000240072b7150;  1 drivers
v0000024007200480_0 .net *"_ivl_224", 0 0, L_00000240072b6f70;  1 drivers
v00000240072019c0_0 .net *"_ivl_226", 0 0, L_00000240072b70b0;  1 drivers
v00000240072003e0_0 .net *"_ivl_228", 0 0, L_00000240072b6d90;  1 drivers
v00000240072005c0_0 .net *"_ivl_23", 0 0, L_00000240072413f0;  1 drivers
v0000024007200ac0_0 .net *"_ivl_230", 0 0, L_00000240072b67f0;  1 drivers
v0000024007200b60_0 .net *"_ivl_232", 0 0, L_00000240072b66b0;  1 drivers
v0000024007200e80_0 .net *"_ivl_234", 0 0, L_00000240072b6e30;  1 drivers
v0000024007200660_0 .net *"_ivl_236", 0 0, L_00000240072b6070;  1 drivers
v00000240072008e0_0 .net *"_ivl_238", 0 0, L_00000240072b73d0;  1 drivers
v0000024007201420_0 .net *"_ivl_24", 0 0, L_000002400725c810;  1 drivers
v0000024007200700_0 .net *"_ivl_240", 0 0, L_00000240072b5210;  1 drivers
v0000024007200980_0 .net *"_ivl_242", 0 0, L_00000240072b71f0;  1 drivers
v0000024007200ca0_0 .net *"_ivl_244", 0 0, L_00000240072b7330;  1 drivers
v0000024007201060_0 .net *"_ivl_246", 0 0, L_00000240072b6890;  1 drivers
v00000240072014c0_0 .net *"_ivl_248", 0 0, L_00000240072b6390;  1 drivers
v0000024007201100_0 .net *"_ivl_250", 0 0, L_00000240072b6930;  1 drivers
v0000024007201380_0 .net *"_ivl_252", 0 0, L_00000240072b7290;  1 drivers
v0000024007201560_0 .net *"_ivl_254", 0 0, L_00000240072b69d0;  1 drivers
v0000024007122b20_0 .net *"_ivl_256", 0 0, L_00000240072b61b0;  1 drivers
v0000024007202e10_0 .net *"_ivl_27", 0 0, L_00000240072403b0;  1 drivers
v0000024007203950_0 .net *"_ivl_29", 0 0, L_0000024007240450;  1 drivers
v0000024007202eb0_0 .net *"_ivl_3", 0 0, L_000002400723f910;  1 drivers
v00000240072029b0_0 .net *"_ivl_30", 0 0, L_000002400725cc70;  1 drivers
v0000024007203d10_0 .net *"_ivl_33", 0 0, L_0000024007240630;  1 drivers
v00000240072042b0_0 .net *"_ivl_35", 0 0, L_00000240072406d0;  1 drivers
v00000240072039f0_0 .net *"_ivl_36", 0 0, L_000002400725cea0;  1 drivers
v0000024007201e70_0 .net *"_ivl_39", 0 0, L_00000240072b49f0;  1 drivers
v00000240072020f0_0 .net *"_ivl_41", 0 0, L_00000240072b4c70;  1 drivers
v0000024007202cd0_0 .net *"_ivl_42", 0 0, L_000002400725ba80;  1 drivers
v0000024007203a90_0 .net *"_ivl_45", 0 0, L_00000240072b3b90;  1 drivers
v00000240072027d0_0 .net *"_ivl_47", 0 0, L_00000240072b3ff0;  1 drivers
v0000024007202730_0 .net *"_ivl_48", 0 0, L_000002400725c730;  1 drivers
v0000024007202d70_0 .net *"_ivl_5", 0 0, L_000002400723f9b0;  1 drivers
v0000024007201f10_0 .net *"_ivl_51", 0 0, L_00000240072b4450;  1 drivers
v0000024007201bf0_0 .net *"_ivl_53", 0 0, L_00000240072b4950;  1 drivers
v00000240072040d0_0 .net *"_ivl_54", 0 0, L_000002400725b4d0;  1 drivers
v00000240072022d0_0 .net *"_ivl_57", 0 0, L_00000240072b4590;  1 drivers
v0000024007202b90_0 .net *"_ivl_59", 0 0, L_00000240072b2f10;  1 drivers
v0000024007202910_0 .net *"_ivl_6", 0 0, L_000002400725c880;  1 drivers
v0000024007203630_0 .net *"_ivl_60", 0 0, L_000002400725cf10;  1 drivers
v0000024007202f50_0 .net *"_ivl_63", 0 0, L_00000240072b4d10;  1 drivers
v0000024007203f90_0 .net *"_ivl_65", 0 0, L_00000240072b2790;  1 drivers
v00000240072038b0_0 .net *"_ivl_66", 0 0, L_000002400725c420;  1 drivers
v0000024007203090_0 .net *"_ivl_69", 0 0, L_00000240072b4810;  1 drivers
v0000024007202a50_0 .net *"_ivl_71", 0 0, L_00000240072b30f0;  1 drivers
v0000024007202190_0 .net *"_ivl_72", 0 0, L_000002400725bee0;  1 drivers
v0000024007201dd0_0 .net *"_ivl_75", 0 0, L_00000240072b4bd0;  1 drivers
v0000024007203bd0_0 .net *"_ivl_77", 0 0, L_00000240072b3410;  1 drivers
v0000024007202870_0 .net *"_ivl_78", 0 0, L_000002400725c7a0;  1 drivers
v0000024007204030_0 .net *"_ivl_81", 0 0, L_00000240072b46d0;  1 drivers
v0000024007202c30_0 .net *"_ivl_83", 0 0, L_00000240072b4ef0;  1 drivers
v0000024007204210_0 .net *"_ivl_84", 0 0, L_000002400725b460;  1 drivers
v0000024007203770_0 .net *"_ivl_87", 0 0, L_00000240072b4db0;  1 drivers
v0000024007202af0_0 .net *"_ivl_89", 0 0, L_00000240072b4770;  1 drivers
v0000024007202ff0_0 .net *"_ivl_9", 0 0, L_0000024007241170;  1 drivers
v0000024007203b30_0 .net *"_ivl_90", 0 0, L_000002400725bbd0;  1 drivers
v0000024007202050_0 .net *"_ivl_93", 0 0, L_00000240072b3c30;  1 drivers
v0000024007201fb0_0 .net *"_ivl_95", 0 0, L_00000240072b37d0;  1 drivers
v0000024007203130_0 .net *"_ivl_96", 0 0, L_000002400725cce0;  1 drivers
v00000240072031d0_0 .net *"_ivl_99", 0 0, L_00000240072b4a90;  1 drivers
v0000024007203db0_0 .net "a", 31 0, v000002400720fea0_0;  alias, 1 drivers
v0000024007201d30_0 .net "b", 31 0, v000002400720f0e0_0;  alias, 1 drivers
v0000024007203810_0 .net "out", 0 0, L_000002400725c650;  alias, 1 drivers
v0000024007203270_0 .net "temp", 31 0, L_00000240072b2fb0;  1 drivers
L_000002400723f910 .part v000002400720fea0_0, 0, 1;
L_000002400723f9b0 .part v000002400720f0e0_0, 0, 1;
L_0000024007241170 .part v000002400720fea0_0, 1, 1;
L_000002400723fa50 .part v000002400720f0e0_0, 1, 1;
L_0000024007240130 .part v000002400720fea0_0, 2, 1;
L_0000024007240310 .part v000002400720f0e0_0, 2, 1;
L_000002400723faf0 .part v000002400720fea0_0, 3, 1;
L_00000240072413f0 .part v000002400720f0e0_0, 3, 1;
L_00000240072403b0 .part v000002400720fea0_0, 4, 1;
L_0000024007240450 .part v000002400720f0e0_0, 4, 1;
L_0000024007240630 .part v000002400720fea0_0, 5, 1;
L_00000240072406d0 .part v000002400720f0e0_0, 5, 1;
L_00000240072b49f0 .part v000002400720fea0_0, 6, 1;
L_00000240072b4c70 .part v000002400720f0e0_0, 6, 1;
L_00000240072b3b90 .part v000002400720fea0_0, 7, 1;
L_00000240072b3ff0 .part v000002400720f0e0_0, 7, 1;
L_00000240072b4450 .part v000002400720fea0_0, 8, 1;
L_00000240072b4950 .part v000002400720f0e0_0, 8, 1;
L_00000240072b4590 .part v000002400720fea0_0, 9, 1;
L_00000240072b2f10 .part v000002400720f0e0_0, 9, 1;
L_00000240072b4d10 .part v000002400720fea0_0, 10, 1;
L_00000240072b2790 .part v000002400720f0e0_0, 10, 1;
L_00000240072b4810 .part v000002400720fea0_0, 11, 1;
L_00000240072b30f0 .part v000002400720f0e0_0, 11, 1;
L_00000240072b4bd0 .part v000002400720fea0_0, 12, 1;
L_00000240072b3410 .part v000002400720f0e0_0, 12, 1;
L_00000240072b46d0 .part v000002400720fea0_0, 13, 1;
L_00000240072b4ef0 .part v000002400720f0e0_0, 13, 1;
L_00000240072b4db0 .part v000002400720fea0_0, 14, 1;
L_00000240072b4770 .part v000002400720f0e0_0, 14, 1;
L_00000240072b3c30 .part v000002400720fea0_0, 15, 1;
L_00000240072b37d0 .part v000002400720f0e0_0, 15, 1;
L_00000240072b4a90 .part v000002400720fea0_0, 16, 1;
L_00000240072b4e50 .part v000002400720f0e0_0, 16, 1;
L_00000240072b2bf0 .part v000002400720fea0_0, 17, 1;
L_00000240072b3e10 .part v000002400720f0e0_0, 17, 1;
L_00000240072b3eb0 .part v000002400720fea0_0, 18, 1;
L_00000240072b2c90 .part v000002400720f0e0_0, 18, 1;
L_00000240072b2830 .part v000002400720fea0_0, 19, 1;
L_00000240072b48b0 .part v000002400720f0e0_0, 19, 1;
L_00000240072b3190 .part v000002400720fea0_0, 20, 1;
L_00000240072b4090 .part v000002400720f0e0_0, 20, 1;
L_00000240072b28d0 .part v000002400720fea0_0, 21, 1;
L_00000240072b39b0 .part v000002400720f0e0_0, 21, 1;
L_00000240072b4b30 .part v000002400720fea0_0, 22, 1;
L_00000240072b3550 .part v000002400720f0e0_0, 22, 1;
L_00000240072b3870 .part v000002400720fea0_0, 23, 1;
L_00000240072b4130 .part v000002400720f0e0_0, 23, 1;
L_00000240072b44f0 .part v000002400720fea0_0, 24, 1;
L_00000240072b3910 .part v000002400720f0e0_0, 24, 1;
L_00000240072b3cd0 .part v000002400720fea0_0, 25, 1;
L_00000240072b4630 .part v000002400720f0e0_0, 25, 1;
L_00000240072b2970 .part v000002400720fea0_0, 26, 1;
L_00000240072b2a10 .part v000002400720f0e0_0, 26, 1;
L_00000240072b2ab0 .part v000002400720fea0_0, 27, 1;
L_00000240072b34b0 .part v000002400720f0e0_0, 27, 1;
L_00000240072b3a50 .part v000002400720fea0_0, 28, 1;
L_00000240072b3af0 .part v000002400720f0e0_0, 28, 1;
L_00000240072b2b50 .part v000002400720fea0_0, 29, 1;
L_00000240072b2e70 .part v000002400720f0e0_0, 29, 1;
L_00000240072b2d30 .part v000002400720fea0_0, 30, 1;
L_00000240072b2dd0 .part v000002400720f0e0_0, 30, 1;
LS_00000240072b2fb0_0_0 .concat8 [ 1 1 1 1], L_000002400725cc00, L_000002400725c880, L_000002400725b700, L_000002400725c9d0;
LS_00000240072b2fb0_0_4 .concat8 [ 1 1 1 1], L_000002400725c810, L_000002400725cc70, L_000002400725cea0, L_000002400725ba80;
LS_00000240072b2fb0_0_8 .concat8 [ 1 1 1 1], L_000002400725c730, L_000002400725b4d0, L_000002400725cf10, L_000002400725c420;
LS_00000240072b2fb0_0_12 .concat8 [ 1 1 1 1], L_000002400725bee0, L_000002400725c7a0, L_000002400725b460, L_000002400725bbd0;
LS_00000240072b2fb0_0_16 .concat8 [ 1 1 1 1], L_000002400725cce0, L_000002400725b9a0, L_000002400725cd50, L_000002400725bcb0;
LS_00000240072b2fb0_0_20 .concat8 [ 1 1 1 1], L_000002400725b620, L_000002400725cdc0, L_000002400725bd20, L_000002400725be00;
LS_00000240072b2fb0_0_24 .concat8 [ 1 1 1 1], L_000002400725b8c0, L_000002400725c5e0, L_000002400725be70, L_000002400725cf80;
LS_00000240072b2fb0_0_28 .concat8 [ 1 1 1 1], L_000002400725b3f0, L_000002400725b690, L_000002400725c500, L_000002400725c030;
LS_00000240072b2fb0_1_0 .concat8 [ 4 4 4 4], LS_00000240072b2fb0_0_0, LS_00000240072b2fb0_0_4, LS_00000240072b2fb0_0_8, LS_00000240072b2fb0_0_12;
LS_00000240072b2fb0_1_4 .concat8 [ 4 4 4 4], LS_00000240072b2fb0_0_16, LS_00000240072b2fb0_0_20, LS_00000240072b2fb0_0_24, LS_00000240072b2fb0_0_28;
L_00000240072b2fb0 .concat8 [ 16 16 0 0], LS_00000240072b2fb0_1_0, LS_00000240072b2fb0_1_4;
L_00000240072b41d0 .part v000002400720fea0_0, 31, 1;
L_00000240072b3050 .part v000002400720f0e0_0, 31, 1;
L_00000240072b3230 .part L_00000240072b2fb0, 0, 1;
L_00000240072b3d70 .part L_00000240072b2fb0, 1, 1;
L_00000240072b32d0 .part L_00000240072b2fb0, 2, 1;
L_00000240072b3370 .part L_00000240072b2fb0, 3, 1;
L_00000240072b35f0 .part L_00000240072b2fb0, 4, 1;
L_00000240072b3690 .part L_00000240072b2fb0, 5, 1;
L_00000240072b3f50 .part L_00000240072b2fb0, 6, 1;
L_00000240072b3730 .part L_00000240072b2fb0, 7, 1;
L_00000240072b4270 .part L_00000240072b2fb0, 8, 1;
L_00000240072b4310 .part L_00000240072b2fb0, 9, 1;
L_00000240072b43b0 .part L_00000240072b2fb0, 10, 1;
L_00000240072b6bb0 .part L_00000240072b2fb0, 11, 1;
L_00000240072b7470 .part L_00000240072b2fb0, 12, 1;
L_00000240072b7010 .part L_00000240072b2fb0, 13, 1;
L_00000240072b7150 .part L_00000240072b2fb0, 14, 1;
L_00000240072b6f70 .part L_00000240072b2fb0, 15, 1;
L_00000240072b70b0 .part L_00000240072b2fb0, 16, 1;
L_00000240072b6d90 .part L_00000240072b2fb0, 17, 1;
L_00000240072b67f0 .part L_00000240072b2fb0, 18, 1;
L_00000240072b66b0 .part L_00000240072b2fb0, 19, 1;
L_00000240072b6e30 .part L_00000240072b2fb0, 20, 1;
L_00000240072b6070 .part L_00000240072b2fb0, 21, 1;
L_00000240072b73d0 .part L_00000240072b2fb0, 22, 1;
L_00000240072b5210 .part L_00000240072b2fb0, 23, 1;
L_00000240072b71f0 .part L_00000240072b2fb0, 24, 1;
L_00000240072b7330 .part L_00000240072b2fb0, 25, 1;
L_00000240072b6890 .part L_00000240072b2fb0, 26, 1;
L_00000240072b6390 .part L_00000240072b2fb0, 27, 1;
L_00000240072b6930 .part L_00000240072b2fb0, 28, 1;
L_00000240072b7290 .part L_00000240072b2fb0, 29, 1;
L_00000240072b69d0 .part L_00000240072b2fb0, 30, 1;
L_00000240072b61b0 .part L_00000240072b2fb0, 31, 1;
S_0000024006fc8200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000024006fc9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002400719a5d0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002400725b5b0 .functor NOT 1, L_000002400723fff0, C4<0>, C4<0>, C4<0>;
v0000024007203e50_0 .net "A", 31 0, v000002400720fea0_0;  alias, 1 drivers
v0000024007202410_0 .net "ALUOP", 3 0, v00000240072034f0_0;  alias, 1 drivers
v00000240072033b0_0 .net "B", 31 0, v000002400720f0e0_0;  alias, 1 drivers
v00000240072024b0_0 .var "CF", 0 0;
v0000024007202550_0 .net "ZF", 0 0, L_000002400725b5b0;  alias, 1 drivers
v00000240072025f0_0 .net *"_ivl_1", 0 0, L_000002400723fff0;  1 drivers
v0000024007203450_0 .var "res", 31 0;
E_0000024007199850 .event anyedge, v0000024007202410_0, v0000024007203db0_0, v0000024007201d30_0, v00000240072024b0_0;
L_000002400723fff0 .reduce/or v0000024007203450_0;
S_0000024006fc8390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000024006fc9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000240072063b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000240072063e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024007206420 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024007206458 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024007206490 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000240072064c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024007206500 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024007206538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024007206570 .param/l "j" 0 9 19, C4<000010000000>;
P_00000240072065a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000240072065e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024007206618 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024007206650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024007206688 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000240072066c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000240072066f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024007206730 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024007206768 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000240072067a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000240072067d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024007206810 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024007206848 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024007206880 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000240072068b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000240072068f0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000240072034f0_0 .var "ALU_OP", 3 0;
v0000024007203590_0 .net "opcode", 11 0, v000002400720de20_0;  alias, 1 drivers
E_0000024007199dd0 .event anyedge, v00000240070fe0a0_0;
S_000002400700d8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000024007210d00_0 .net "EX1_forward_to_B", 31 0, v0000024007210260_0;  alias, 1 drivers
v0000024007210580_0 .net "EX_PFC", 31 0, v00000240072101c0_0;  alias, 1 drivers
v00000240072112a0_0 .net "EX_PFC_to_IF", 31 0, L_000002400723f730;  alias, 1 drivers
v0000024007211020_0 .net "alu_selA", 1 0, L_0000024007241f30;  alias, 1 drivers
v00000240072117a0_0 .net "alu_selB", 1 0, L_00000240072465d0;  alias, 1 drivers
v0000024007210b20_0 .net "ex_haz", 31 0, v00000240071fee00_0;  alias, 1 drivers
v00000240072103a0_0 .net "id_haz", 31 0, L_00000240072410d0;  alias, 1 drivers
v0000024007211480_0 .net "is_jr", 0 0, v0000024007210bc0_0;  alias, 1 drivers
v0000024007211520_0 .net "mem_haz", 31 0, L_000002400725d220;  alias, 1 drivers
v0000024007211660_0 .net "oper1", 31 0, L_00000240072493f0;  alias, 1 drivers
v0000024007211840_0 .net "oper2", 31 0, L_000002400725b850;  alias, 1 drivers
v0000024007210a80_0 .net "pc", 31 0, v0000024007210760_0;  alias, 1 drivers
v00000240072106c0_0 .net "rs1", 31 0, v0000024007210da0_0;  alias, 1 drivers
v0000024007211340_0 .net "rs2_in", 31 0, v0000024007210ee0_0;  alias, 1 drivers
v00000240072108a0_0 .net "rs2_out", 31 0, L_000002400725cab0;  alias, 1 drivers
v00000240072113e0_0 .net "store_rs2_forward", 1 0, L_00000240072467b0;  alias, 1 drivers
L_000002400723f730 .functor MUXZ 32, v00000240072101c0_0, L_00000240072493f0, v0000024007210bc0_0, C4<>;
S_000002400700da30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002400700d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024007199810 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000240072476a0 .functor NOT 1, L_0000024007241710, C4<0>, C4<0>, C4<0>;
L_0000024007248430 .functor NOT 1, L_0000024007241b70, C4<0>, C4<0>, C4<0>;
L_00000240072475c0 .functor NOT 1, L_00000240072404f0, C4<0>, C4<0>, C4<0>;
L_0000024007247780 .functor NOT 1, L_00000240072417b0, C4<0>, C4<0>, C4<0>;
L_0000024007247860 .functor AND 32, L_0000024007249070, v0000024007210da0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024007248350 .functor AND 32, L_00000240072490e0, L_000002400725d220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024007247940 .functor OR 32, L_0000024007247860, L_0000024007248350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024007247be0 .functor AND 32, L_0000024007247710, v00000240071fee00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024007247e80 .functor OR 32, L_0000024007247940, L_0000024007247be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240072491c0 .functor AND 32, L_00000240072482e0, L_00000240072410d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000240072493f0 .functor OR 32, L_0000024007247e80, L_00000240072491c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000240072047b0_0 .net *"_ivl_1", 0 0, L_0000024007241710;  1 drivers
v0000024007204850_0 .net *"_ivl_13", 0 0, L_00000240072404f0;  1 drivers
v0000024007204990_0 .net *"_ivl_14", 0 0, L_00000240072475c0;  1 drivers
v0000024007204ad0_0 .net *"_ivl_19", 0 0, L_0000024007241ad0;  1 drivers
v0000024007204df0_0 .net *"_ivl_2", 0 0, L_00000240072476a0;  1 drivers
v00000240072079a0_0 .net *"_ivl_23", 0 0, L_00000240072418f0;  1 drivers
v0000024007208800_0 .net *"_ivl_27", 0 0, L_00000240072417b0;  1 drivers
v00000240072089e0_0 .net *"_ivl_28", 0 0, L_0000024007247780;  1 drivers
v0000024007207d60_0 .net *"_ivl_33", 0 0, L_000002400723f870;  1 drivers
v0000024007209b60_0 .net *"_ivl_37", 0 0, L_0000024007241530;  1 drivers
v0000024007209ca0_0 .net *"_ivl_40", 31 0, L_0000024007247860;  1 drivers
v000002400720a060_0 .net *"_ivl_42", 31 0, L_0000024007248350;  1 drivers
v00000240072088a0_0 .net *"_ivl_44", 31 0, L_0000024007247940;  1 drivers
v0000024007208260_0 .net *"_ivl_46", 31 0, L_0000024007247be0;  1 drivers
v00000240072097a0_0 .net *"_ivl_48", 31 0, L_0000024007247e80;  1 drivers
v0000024007208620_0 .net *"_ivl_50", 31 0, L_00000240072491c0;  1 drivers
v0000024007209840_0 .net *"_ivl_7", 0 0, L_0000024007241b70;  1 drivers
v0000024007209480_0 .net *"_ivl_8", 0 0, L_0000024007248430;  1 drivers
v0000024007209f20_0 .net "ina", 31 0, v0000024007210da0_0;  alias, 1 drivers
v0000024007209d40_0 .net "inb", 31 0, L_000002400725d220;  alias, 1 drivers
v00000240072092a0_0 .net "inc", 31 0, v00000240071fee00_0;  alias, 1 drivers
v0000024007209340_0 .net "ind", 31 0, L_00000240072410d0;  alias, 1 drivers
v0000024007208440_0 .net "out", 31 0, L_00000240072493f0;  alias, 1 drivers
v0000024007208940_0 .net "s0", 31 0, L_0000024007249070;  1 drivers
v0000024007208da0_0 .net "s1", 31 0, L_00000240072490e0;  1 drivers
v0000024007207ae0_0 .net "s2", 31 0, L_0000024007247710;  1 drivers
v0000024007209c00_0 .net "s3", 31 0, L_00000240072482e0;  1 drivers
v0000024007209e80_0 .net "sel", 1 0, L_0000024007241f30;  alias, 1 drivers
L_0000024007241710 .part L_0000024007241f30, 1, 1;
LS_000002400723fe10_0_0 .concat [ 1 1 1 1], L_00000240072476a0, L_00000240072476a0, L_00000240072476a0, L_00000240072476a0;
LS_000002400723fe10_0_4 .concat [ 1 1 1 1], L_00000240072476a0, L_00000240072476a0, L_00000240072476a0, L_00000240072476a0;
LS_000002400723fe10_0_8 .concat [ 1 1 1 1], L_00000240072476a0, L_00000240072476a0, L_00000240072476a0, L_00000240072476a0;
LS_000002400723fe10_0_12 .concat [ 1 1 1 1], L_00000240072476a0, L_00000240072476a0, L_00000240072476a0, L_00000240072476a0;
LS_000002400723fe10_0_16 .concat [ 1 1 1 1], L_00000240072476a0, L_00000240072476a0, L_00000240072476a0, L_00000240072476a0;
LS_000002400723fe10_0_20 .concat [ 1 1 1 1], L_00000240072476a0, L_00000240072476a0, L_00000240072476a0, L_00000240072476a0;
LS_000002400723fe10_0_24 .concat [ 1 1 1 1], L_00000240072476a0, L_00000240072476a0, L_00000240072476a0, L_00000240072476a0;
LS_000002400723fe10_0_28 .concat [ 1 1 1 1], L_00000240072476a0, L_00000240072476a0, L_00000240072476a0, L_00000240072476a0;
LS_000002400723fe10_1_0 .concat [ 4 4 4 4], LS_000002400723fe10_0_0, LS_000002400723fe10_0_4, LS_000002400723fe10_0_8, LS_000002400723fe10_0_12;
LS_000002400723fe10_1_4 .concat [ 4 4 4 4], LS_000002400723fe10_0_16, LS_000002400723fe10_0_20, LS_000002400723fe10_0_24, LS_000002400723fe10_0_28;
L_000002400723fe10 .concat [ 16 16 0 0], LS_000002400723fe10_1_0, LS_000002400723fe10_1_4;
L_0000024007241b70 .part L_0000024007241f30, 0, 1;
LS_0000024007241210_0_0 .concat [ 1 1 1 1], L_0000024007248430, L_0000024007248430, L_0000024007248430, L_0000024007248430;
LS_0000024007241210_0_4 .concat [ 1 1 1 1], L_0000024007248430, L_0000024007248430, L_0000024007248430, L_0000024007248430;
LS_0000024007241210_0_8 .concat [ 1 1 1 1], L_0000024007248430, L_0000024007248430, L_0000024007248430, L_0000024007248430;
LS_0000024007241210_0_12 .concat [ 1 1 1 1], L_0000024007248430, L_0000024007248430, L_0000024007248430, L_0000024007248430;
LS_0000024007241210_0_16 .concat [ 1 1 1 1], L_0000024007248430, L_0000024007248430, L_0000024007248430, L_0000024007248430;
LS_0000024007241210_0_20 .concat [ 1 1 1 1], L_0000024007248430, L_0000024007248430, L_0000024007248430, L_0000024007248430;
LS_0000024007241210_0_24 .concat [ 1 1 1 1], L_0000024007248430, L_0000024007248430, L_0000024007248430, L_0000024007248430;
LS_0000024007241210_0_28 .concat [ 1 1 1 1], L_0000024007248430, L_0000024007248430, L_0000024007248430, L_0000024007248430;
LS_0000024007241210_1_0 .concat [ 4 4 4 4], LS_0000024007241210_0_0, LS_0000024007241210_0_4, LS_0000024007241210_0_8, LS_0000024007241210_0_12;
LS_0000024007241210_1_4 .concat [ 4 4 4 4], LS_0000024007241210_0_16, LS_0000024007241210_0_20, LS_0000024007241210_0_24, LS_0000024007241210_0_28;
L_0000024007241210 .concat [ 16 16 0 0], LS_0000024007241210_1_0, LS_0000024007241210_1_4;
L_00000240072404f0 .part L_0000024007241f30, 1, 1;
LS_00000240072401d0_0_0 .concat [ 1 1 1 1], L_00000240072475c0, L_00000240072475c0, L_00000240072475c0, L_00000240072475c0;
LS_00000240072401d0_0_4 .concat [ 1 1 1 1], L_00000240072475c0, L_00000240072475c0, L_00000240072475c0, L_00000240072475c0;
LS_00000240072401d0_0_8 .concat [ 1 1 1 1], L_00000240072475c0, L_00000240072475c0, L_00000240072475c0, L_00000240072475c0;
LS_00000240072401d0_0_12 .concat [ 1 1 1 1], L_00000240072475c0, L_00000240072475c0, L_00000240072475c0, L_00000240072475c0;
LS_00000240072401d0_0_16 .concat [ 1 1 1 1], L_00000240072475c0, L_00000240072475c0, L_00000240072475c0, L_00000240072475c0;
LS_00000240072401d0_0_20 .concat [ 1 1 1 1], L_00000240072475c0, L_00000240072475c0, L_00000240072475c0, L_00000240072475c0;
LS_00000240072401d0_0_24 .concat [ 1 1 1 1], L_00000240072475c0, L_00000240072475c0, L_00000240072475c0, L_00000240072475c0;
LS_00000240072401d0_0_28 .concat [ 1 1 1 1], L_00000240072475c0, L_00000240072475c0, L_00000240072475c0, L_00000240072475c0;
LS_00000240072401d0_1_0 .concat [ 4 4 4 4], LS_00000240072401d0_0_0, LS_00000240072401d0_0_4, LS_00000240072401d0_0_8, LS_00000240072401d0_0_12;
LS_00000240072401d0_1_4 .concat [ 4 4 4 4], LS_00000240072401d0_0_16, LS_00000240072401d0_0_20, LS_00000240072401d0_0_24, LS_00000240072401d0_0_28;
L_00000240072401d0 .concat [ 16 16 0 0], LS_00000240072401d0_1_0, LS_00000240072401d0_1_4;
L_0000024007241ad0 .part L_0000024007241f30, 0, 1;
LS_0000024007240b30_0_0 .concat [ 1 1 1 1], L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0;
LS_0000024007240b30_0_4 .concat [ 1 1 1 1], L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0;
LS_0000024007240b30_0_8 .concat [ 1 1 1 1], L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0;
LS_0000024007240b30_0_12 .concat [ 1 1 1 1], L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0;
LS_0000024007240b30_0_16 .concat [ 1 1 1 1], L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0;
LS_0000024007240b30_0_20 .concat [ 1 1 1 1], L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0;
LS_0000024007240b30_0_24 .concat [ 1 1 1 1], L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0;
LS_0000024007240b30_0_28 .concat [ 1 1 1 1], L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0, L_0000024007241ad0;
LS_0000024007240b30_1_0 .concat [ 4 4 4 4], LS_0000024007240b30_0_0, LS_0000024007240b30_0_4, LS_0000024007240b30_0_8, LS_0000024007240b30_0_12;
LS_0000024007240b30_1_4 .concat [ 4 4 4 4], LS_0000024007240b30_0_16, LS_0000024007240b30_0_20, LS_0000024007240b30_0_24, LS_0000024007240b30_0_28;
L_0000024007240b30 .concat [ 16 16 0 0], LS_0000024007240b30_1_0, LS_0000024007240b30_1_4;
L_00000240072418f0 .part L_0000024007241f30, 1, 1;
LS_0000024007241850_0_0 .concat [ 1 1 1 1], L_00000240072418f0, L_00000240072418f0, L_00000240072418f0, L_00000240072418f0;
LS_0000024007241850_0_4 .concat [ 1 1 1 1], L_00000240072418f0, L_00000240072418f0, L_00000240072418f0, L_00000240072418f0;
LS_0000024007241850_0_8 .concat [ 1 1 1 1], L_00000240072418f0, L_00000240072418f0, L_00000240072418f0, L_00000240072418f0;
LS_0000024007241850_0_12 .concat [ 1 1 1 1], L_00000240072418f0, L_00000240072418f0, L_00000240072418f0, L_00000240072418f0;
LS_0000024007241850_0_16 .concat [ 1 1 1 1], L_00000240072418f0, L_00000240072418f0, L_00000240072418f0, L_00000240072418f0;
LS_0000024007241850_0_20 .concat [ 1 1 1 1], L_00000240072418f0, L_00000240072418f0, L_00000240072418f0, L_00000240072418f0;
LS_0000024007241850_0_24 .concat [ 1 1 1 1], L_00000240072418f0, L_00000240072418f0, L_00000240072418f0, L_00000240072418f0;
LS_0000024007241850_0_28 .concat [ 1 1 1 1], L_00000240072418f0, L_00000240072418f0, L_00000240072418f0, L_00000240072418f0;
LS_0000024007241850_1_0 .concat [ 4 4 4 4], LS_0000024007241850_0_0, LS_0000024007241850_0_4, LS_0000024007241850_0_8, LS_0000024007241850_0_12;
LS_0000024007241850_1_4 .concat [ 4 4 4 4], LS_0000024007241850_0_16, LS_0000024007241850_0_20, LS_0000024007241850_0_24, LS_0000024007241850_0_28;
L_0000024007241850 .concat [ 16 16 0 0], LS_0000024007241850_1_0, LS_0000024007241850_1_4;
L_00000240072417b0 .part L_0000024007241f30, 0, 1;
LS_000002400723fd70_0_0 .concat [ 1 1 1 1], L_0000024007247780, L_0000024007247780, L_0000024007247780, L_0000024007247780;
LS_000002400723fd70_0_4 .concat [ 1 1 1 1], L_0000024007247780, L_0000024007247780, L_0000024007247780, L_0000024007247780;
LS_000002400723fd70_0_8 .concat [ 1 1 1 1], L_0000024007247780, L_0000024007247780, L_0000024007247780, L_0000024007247780;
LS_000002400723fd70_0_12 .concat [ 1 1 1 1], L_0000024007247780, L_0000024007247780, L_0000024007247780, L_0000024007247780;
LS_000002400723fd70_0_16 .concat [ 1 1 1 1], L_0000024007247780, L_0000024007247780, L_0000024007247780, L_0000024007247780;
LS_000002400723fd70_0_20 .concat [ 1 1 1 1], L_0000024007247780, L_0000024007247780, L_0000024007247780, L_0000024007247780;
LS_000002400723fd70_0_24 .concat [ 1 1 1 1], L_0000024007247780, L_0000024007247780, L_0000024007247780, L_0000024007247780;
LS_000002400723fd70_0_28 .concat [ 1 1 1 1], L_0000024007247780, L_0000024007247780, L_0000024007247780, L_0000024007247780;
LS_000002400723fd70_1_0 .concat [ 4 4 4 4], LS_000002400723fd70_0_0, LS_000002400723fd70_0_4, LS_000002400723fd70_0_8, LS_000002400723fd70_0_12;
LS_000002400723fd70_1_4 .concat [ 4 4 4 4], LS_000002400723fd70_0_16, LS_000002400723fd70_0_20, LS_000002400723fd70_0_24, LS_000002400723fd70_0_28;
L_000002400723fd70 .concat [ 16 16 0 0], LS_000002400723fd70_1_0, LS_000002400723fd70_1_4;
L_000002400723f870 .part L_0000024007241f30, 1, 1;
LS_0000024007240bd0_0_0 .concat [ 1 1 1 1], L_000002400723f870, L_000002400723f870, L_000002400723f870, L_000002400723f870;
LS_0000024007240bd0_0_4 .concat [ 1 1 1 1], L_000002400723f870, L_000002400723f870, L_000002400723f870, L_000002400723f870;
LS_0000024007240bd0_0_8 .concat [ 1 1 1 1], L_000002400723f870, L_000002400723f870, L_000002400723f870, L_000002400723f870;
LS_0000024007240bd0_0_12 .concat [ 1 1 1 1], L_000002400723f870, L_000002400723f870, L_000002400723f870, L_000002400723f870;
LS_0000024007240bd0_0_16 .concat [ 1 1 1 1], L_000002400723f870, L_000002400723f870, L_000002400723f870, L_000002400723f870;
LS_0000024007240bd0_0_20 .concat [ 1 1 1 1], L_000002400723f870, L_000002400723f870, L_000002400723f870, L_000002400723f870;
LS_0000024007240bd0_0_24 .concat [ 1 1 1 1], L_000002400723f870, L_000002400723f870, L_000002400723f870, L_000002400723f870;
LS_0000024007240bd0_0_28 .concat [ 1 1 1 1], L_000002400723f870, L_000002400723f870, L_000002400723f870, L_000002400723f870;
LS_0000024007240bd0_1_0 .concat [ 4 4 4 4], LS_0000024007240bd0_0_0, LS_0000024007240bd0_0_4, LS_0000024007240bd0_0_8, LS_0000024007240bd0_0_12;
LS_0000024007240bd0_1_4 .concat [ 4 4 4 4], LS_0000024007240bd0_0_16, LS_0000024007240bd0_0_20, LS_0000024007240bd0_0_24, LS_0000024007240bd0_0_28;
L_0000024007240bd0 .concat [ 16 16 0 0], LS_0000024007240bd0_1_0, LS_0000024007240bd0_1_4;
L_0000024007241530 .part L_0000024007241f30, 0, 1;
LS_00000240072409f0_0_0 .concat [ 1 1 1 1], L_0000024007241530, L_0000024007241530, L_0000024007241530, L_0000024007241530;
LS_00000240072409f0_0_4 .concat [ 1 1 1 1], L_0000024007241530, L_0000024007241530, L_0000024007241530, L_0000024007241530;
LS_00000240072409f0_0_8 .concat [ 1 1 1 1], L_0000024007241530, L_0000024007241530, L_0000024007241530, L_0000024007241530;
LS_00000240072409f0_0_12 .concat [ 1 1 1 1], L_0000024007241530, L_0000024007241530, L_0000024007241530, L_0000024007241530;
LS_00000240072409f0_0_16 .concat [ 1 1 1 1], L_0000024007241530, L_0000024007241530, L_0000024007241530, L_0000024007241530;
LS_00000240072409f0_0_20 .concat [ 1 1 1 1], L_0000024007241530, L_0000024007241530, L_0000024007241530, L_0000024007241530;
LS_00000240072409f0_0_24 .concat [ 1 1 1 1], L_0000024007241530, L_0000024007241530, L_0000024007241530, L_0000024007241530;
LS_00000240072409f0_0_28 .concat [ 1 1 1 1], L_0000024007241530, L_0000024007241530, L_0000024007241530, L_0000024007241530;
LS_00000240072409f0_1_0 .concat [ 4 4 4 4], LS_00000240072409f0_0_0, LS_00000240072409f0_0_4, LS_00000240072409f0_0_8, LS_00000240072409f0_0_12;
LS_00000240072409f0_1_4 .concat [ 4 4 4 4], LS_00000240072409f0_0_16, LS_00000240072409f0_0_20, LS_00000240072409f0_0_24, LS_00000240072409f0_0_28;
L_00000240072409f0 .concat [ 16 16 0 0], LS_00000240072409f0_1_0, LS_00000240072409f0_1_4;
S_0000024007000940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002400700da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024007249070 .functor AND 32, L_000002400723fe10, L_0000024007241210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000240072056b0_0 .net "in1", 31 0, L_000002400723fe10;  1 drivers
v0000024007205070_0 .net "in2", 31 0, L_0000024007241210;  1 drivers
v00000240072048f0_0 .net "out", 31 0, L_0000024007249070;  alias, 1 drivers
S_0000024007000ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002400700da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000240072490e0 .functor AND 32, L_00000240072401d0, L_0000024007240b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024007204d50_0 .net "in1", 31 0, L_00000240072401d0;  1 drivers
v0000024007205a70_0 .net "in2", 31 0, L_0000024007240b30;  1 drivers
v0000024007204b70_0 .net "out", 31 0, L_00000240072490e0;  alias, 1 drivers
S_0000024006fac4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002400700da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024007247710 .functor AND 32, L_0000024007241850, L_000002400723fd70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024007204530_0 .net "in1", 31 0, L_0000024007241850;  1 drivers
v0000024007205750_0 .net "in2", 31 0, L_000002400723fd70;  1 drivers
v00000240072043f0_0 .net "out", 31 0, L_0000024007247710;  alias, 1 drivers
S_0000024007207470 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002400700da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000240072482e0 .functor AND 32, L_0000024007240bd0, L_00000240072409f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024007205110_0 .net "in1", 31 0, L_0000024007240bd0;  1 drivers
v0000024007204670_0 .net "in2", 31 0, L_00000240072409f0;  1 drivers
v0000024007204710_0 .net "out", 31 0, L_00000240072482e0;  alias, 1 drivers
S_0000024007206fc0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002400700d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002400719a290 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000024007249230 .functor NOT 1, L_00000240072412b0, C4<0>, C4<0>, C4<0>;
L_00000240072492a0 .functor NOT 1, L_000002400723fcd0, C4<0>, C4<0>, C4<0>;
L_0000024007249310 .functor NOT 1, L_00000240072415d0, C4<0>, C4<0>, C4<0>;
L_0000024007181a20 .functor NOT 1, L_0000024007240770, C4<0>, C4<0>, C4<0>;
L_000002400725c570 .functor AND 32, L_0000024007249150, v0000024007210260_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002400725b540 .functor AND 32, L_0000024007249460, L_000002400725d220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002400725b7e0 .functor OR 32, L_000002400725c570, L_000002400725b540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002400725ce30 .functor AND 32, L_0000024007249380, v00000240071fee00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002400725bd90 .functor OR 32, L_000002400725b7e0, L_000002400725ce30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002400725c960 .functor AND 32, L_000002400725cb20, L_00000240072410d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002400725b850 .functor OR 32, L_000002400725bd90, L_000002400725c960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024007209fc0_0 .net *"_ivl_1", 0 0, L_00000240072412b0;  1 drivers
v0000024007208bc0_0 .net *"_ivl_13", 0 0, L_00000240072415d0;  1 drivers
v00000240072098e0_0 .net *"_ivl_14", 0 0, L_0000024007249310;  1 drivers
v0000024007209160_0 .net *"_ivl_19", 0 0, L_000002400723f5f0;  1 drivers
v0000024007208c60_0 .net *"_ivl_2", 0 0, L_0000024007249230;  1 drivers
v0000024007209a20_0 .net *"_ivl_23", 0 0, L_0000024007241990;  1 drivers
v0000024007208e40_0 .net *"_ivl_27", 0 0, L_0000024007240770;  1 drivers
v0000024007208d00_0 .net *"_ivl_28", 0 0, L_0000024007181a20;  1 drivers
v0000024007207f40_0 .net *"_ivl_33", 0 0, L_0000024007240d10;  1 drivers
v0000024007208f80_0 .net *"_ivl_37", 0 0, L_0000024007240590;  1 drivers
v0000024007208760_0 .net *"_ivl_40", 31 0, L_000002400725c570;  1 drivers
v0000024007209200_0 .net *"_ivl_42", 31 0, L_000002400725b540;  1 drivers
v0000024007207e00_0 .net *"_ivl_44", 31 0, L_000002400725b7e0;  1 drivers
v0000024007207ea0_0 .net *"_ivl_46", 31 0, L_000002400725ce30;  1 drivers
v0000024007209de0_0 .net *"_ivl_48", 31 0, L_000002400725bd90;  1 drivers
v0000024007207fe0_0 .net *"_ivl_50", 31 0, L_000002400725c960;  1 drivers
v0000024007208080_0 .net *"_ivl_7", 0 0, L_000002400723fcd0;  1 drivers
v0000024007207a40_0 .net *"_ivl_8", 0 0, L_00000240072492a0;  1 drivers
v0000024007209020_0 .net "ina", 31 0, v0000024007210260_0;  alias, 1 drivers
v00000240072084e0_0 .net "inb", 31 0, L_000002400725d220;  alias, 1 drivers
v0000024007208120_0 .net "inc", 31 0, v00000240071fee00_0;  alias, 1 drivers
v00000240072093e0_0 .net "ind", 31 0, L_00000240072410d0;  alias, 1 drivers
v00000240072090c0_0 .net "out", 31 0, L_000002400725b850;  alias, 1 drivers
v0000024007209ac0_0 .net "s0", 31 0, L_0000024007249150;  1 drivers
v0000024007207b80_0 .net "s1", 31 0, L_0000024007249460;  1 drivers
v0000024007207cc0_0 .net "s2", 31 0, L_0000024007249380;  1 drivers
v00000240072081c0_0 .net "s3", 31 0, L_000002400725cb20;  1 drivers
v00000240072083a0_0 .net "sel", 1 0, L_00000240072465d0;  alias, 1 drivers
L_00000240072412b0 .part L_00000240072465d0, 1, 1;
LS_0000024007240e50_0_0 .concat [ 1 1 1 1], L_0000024007249230, L_0000024007249230, L_0000024007249230, L_0000024007249230;
LS_0000024007240e50_0_4 .concat [ 1 1 1 1], L_0000024007249230, L_0000024007249230, L_0000024007249230, L_0000024007249230;
LS_0000024007240e50_0_8 .concat [ 1 1 1 1], L_0000024007249230, L_0000024007249230, L_0000024007249230, L_0000024007249230;
LS_0000024007240e50_0_12 .concat [ 1 1 1 1], L_0000024007249230, L_0000024007249230, L_0000024007249230, L_0000024007249230;
LS_0000024007240e50_0_16 .concat [ 1 1 1 1], L_0000024007249230, L_0000024007249230, L_0000024007249230, L_0000024007249230;
LS_0000024007240e50_0_20 .concat [ 1 1 1 1], L_0000024007249230, L_0000024007249230, L_0000024007249230, L_0000024007249230;
LS_0000024007240e50_0_24 .concat [ 1 1 1 1], L_0000024007249230, L_0000024007249230, L_0000024007249230, L_0000024007249230;
LS_0000024007240e50_0_28 .concat [ 1 1 1 1], L_0000024007249230, L_0000024007249230, L_0000024007249230, L_0000024007249230;
LS_0000024007240e50_1_0 .concat [ 4 4 4 4], LS_0000024007240e50_0_0, LS_0000024007240e50_0_4, LS_0000024007240e50_0_8, LS_0000024007240e50_0_12;
LS_0000024007240e50_1_4 .concat [ 4 4 4 4], LS_0000024007240e50_0_16, LS_0000024007240e50_0_20, LS_0000024007240e50_0_24, LS_0000024007240e50_0_28;
L_0000024007240e50 .concat [ 16 16 0 0], LS_0000024007240e50_1_0, LS_0000024007240e50_1_4;
L_000002400723fcd0 .part L_00000240072465d0, 0, 1;
LS_0000024007240c70_0_0 .concat [ 1 1 1 1], L_00000240072492a0, L_00000240072492a0, L_00000240072492a0, L_00000240072492a0;
LS_0000024007240c70_0_4 .concat [ 1 1 1 1], L_00000240072492a0, L_00000240072492a0, L_00000240072492a0, L_00000240072492a0;
LS_0000024007240c70_0_8 .concat [ 1 1 1 1], L_00000240072492a0, L_00000240072492a0, L_00000240072492a0, L_00000240072492a0;
LS_0000024007240c70_0_12 .concat [ 1 1 1 1], L_00000240072492a0, L_00000240072492a0, L_00000240072492a0, L_00000240072492a0;
LS_0000024007240c70_0_16 .concat [ 1 1 1 1], L_00000240072492a0, L_00000240072492a0, L_00000240072492a0, L_00000240072492a0;
LS_0000024007240c70_0_20 .concat [ 1 1 1 1], L_00000240072492a0, L_00000240072492a0, L_00000240072492a0, L_00000240072492a0;
LS_0000024007240c70_0_24 .concat [ 1 1 1 1], L_00000240072492a0, L_00000240072492a0, L_00000240072492a0, L_00000240072492a0;
LS_0000024007240c70_0_28 .concat [ 1 1 1 1], L_00000240072492a0, L_00000240072492a0, L_00000240072492a0, L_00000240072492a0;
LS_0000024007240c70_1_0 .concat [ 4 4 4 4], LS_0000024007240c70_0_0, LS_0000024007240c70_0_4, LS_0000024007240c70_0_8, LS_0000024007240c70_0_12;
LS_0000024007240c70_1_4 .concat [ 4 4 4 4], LS_0000024007240c70_0_16, LS_0000024007240c70_0_20, LS_0000024007240c70_0_24, LS_0000024007240c70_0_28;
L_0000024007240c70 .concat [ 16 16 0 0], LS_0000024007240c70_1_0, LS_0000024007240c70_1_4;
L_00000240072415d0 .part L_00000240072465d0, 1, 1;
LS_0000024007241350_0_0 .concat [ 1 1 1 1], L_0000024007249310, L_0000024007249310, L_0000024007249310, L_0000024007249310;
LS_0000024007241350_0_4 .concat [ 1 1 1 1], L_0000024007249310, L_0000024007249310, L_0000024007249310, L_0000024007249310;
LS_0000024007241350_0_8 .concat [ 1 1 1 1], L_0000024007249310, L_0000024007249310, L_0000024007249310, L_0000024007249310;
LS_0000024007241350_0_12 .concat [ 1 1 1 1], L_0000024007249310, L_0000024007249310, L_0000024007249310, L_0000024007249310;
LS_0000024007241350_0_16 .concat [ 1 1 1 1], L_0000024007249310, L_0000024007249310, L_0000024007249310, L_0000024007249310;
LS_0000024007241350_0_20 .concat [ 1 1 1 1], L_0000024007249310, L_0000024007249310, L_0000024007249310, L_0000024007249310;
LS_0000024007241350_0_24 .concat [ 1 1 1 1], L_0000024007249310, L_0000024007249310, L_0000024007249310, L_0000024007249310;
LS_0000024007241350_0_28 .concat [ 1 1 1 1], L_0000024007249310, L_0000024007249310, L_0000024007249310, L_0000024007249310;
LS_0000024007241350_1_0 .concat [ 4 4 4 4], LS_0000024007241350_0_0, LS_0000024007241350_0_4, LS_0000024007241350_0_8, LS_0000024007241350_0_12;
LS_0000024007241350_1_4 .concat [ 4 4 4 4], LS_0000024007241350_0_16, LS_0000024007241350_0_20, LS_0000024007241350_0_24, LS_0000024007241350_0_28;
L_0000024007241350 .concat [ 16 16 0 0], LS_0000024007241350_1_0, LS_0000024007241350_1_4;
L_000002400723f5f0 .part L_00000240072465d0, 0, 1;
LS_0000024007241cb0_0_0 .concat [ 1 1 1 1], L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0;
LS_0000024007241cb0_0_4 .concat [ 1 1 1 1], L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0;
LS_0000024007241cb0_0_8 .concat [ 1 1 1 1], L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0;
LS_0000024007241cb0_0_12 .concat [ 1 1 1 1], L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0;
LS_0000024007241cb0_0_16 .concat [ 1 1 1 1], L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0;
LS_0000024007241cb0_0_20 .concat [ 1 1 1 1], L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0;
LS_0000024007241cb0_0_24 .concat [ 1 1 1 1], L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0;
LS_0000024007241cb0_0_28 .concat [ 1 1 1 1], L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0, L_000002400723f5f0;
LS_0000024007241cb0_1_0 .concat [ 4 4 4 4], LS_0000024007241cb0_0_0, LS_0000024007241cb0_0_4, LS_0000024007241cb0_0_8, LS_0000024007241cb0_0_12;
LS_0000024007241cb0_1_4 .concat [ 4 4 4 4], LS_0000024007241cb0_0_16, LS_0000024007241cb0_0_20, LS_0000024007241cb0_0_24, LS_0000024007241cb0_0_28;
L_0000024007241cb0 .concat [ 16 16 0 0], LS_0000024007241cb0_1_0, LS_0000024007241cb0_1_4;
L_0000024007241990 .part L_00000240072465d0, 1, 1;
LS_0000024007241a30_0_0 .concat [ 1 1 1 1], L_0000024007241990, L_0000024007241990, L_0000024007241990, L_0000024007241990;
LS_0000024007241a30_0_4 .concat [ 1 1 1 1], L_0000024007241990, L_0000024007241990, L_0000024007241990, L_0000024007241990;
LS_0000024007241a30_0_8 .concat [ 1 1 1 1], L_0000024007241990, L_0000024007241990, L_0000024007241990, L_0000024007241990;
LS_0000024007241a30_0_12 .concat [ 1 1 1 1], L_0000024007241990, L_0000024007241990, L_0000024007241990, L_0000024007241990;
LS_0000024007241a30_0_16 .concat [ 1 1 1 1], L_0000024007241990, L_0000024007241990, L_0000024007241990, L_0000024007241990;
LS_0000024007241a30_0_20 .concat [ 1 1 1 1], L_0000024007241990, L_0000024007241990, L_0000024007241990, L_0000024007241990;
LS_0000024007241a30_0_24 .concat [ 1 1 1 1], L_0000024007241990, L_0000024007241990, L_0000024007241990, L_0000024007241990;
LS_0000024007241a30_0_28 .concat [ 1 1 1 1], L_0000024007241990, L_0000024007241990, L_0000024007241990, L_0000024007241990;
LS_0000024007241a30_1_0 .concat [ 4 4 4 4], LS_0000024007241a30_0_0, LS_0000024007241a30_0_4, LS_0000024007241a30_0_8, LS_0000024007241a30_0_12;
LS_0000024007241a30_1_4 .concat [ 4 4 4 4], LS_0000024007241a30_0_16, LS_0000024007241a30_0_20, LS_0000024007241a30_0_24, LS_0000024007241a30_0_28;
L_0000024007241a30 .concat [ 16 16 0 0], LS_0000024007241a30_1_0, LS_0000024007241a30_1_4;
L_0000024007240770 .part L_00000240072465d0, 0, 1;
LS_000002400723fc30_0_0 .concat [ 1 1 1 1], L_0000024007181a20, L_0000024007181a20, L_0000024007181a20, L_0000024007181a20;
LS_000002400723fc30_0_4 .concat [ 1 1 1 1], L_0000024007181a20, L_0000024007181a20, L_0000024007181a20, L_0000024007181a20;
LS_000002400723fc30_0_8 .concat [ 1 1 1 1], L_0000024007181a20, L_0000024007181a20, L_0000024007181a20, L_0000024007181a20;
LS_000002400723fc30_0_12 .concat [ 1 1 1 1], L_0000024007181a20, L_0000024007181a20, L_0000024007181a20, L_0000024007181a20;
LS_000002400723fc30_0_16 .concat [ 1 1 1 1], L_0000024007181a20, L_0000024007181a20, L_0000024007181a20, L_0000024007181a20;
LS_000002400723fc30_0_20 .concat [ 1 1 1 1], L_0000024007181a20, L_0000024007181a20, L_0000024007181a20, L_0000024007181a20;
LS_000002400723fc30_0_24 .concat [ 1 1 1 1], L_0000024007181a20, L_0000024007181a20, L_0000024007181a20, L_0000024007181a20;
LS_000002400723fc30_0_28 .concat [ 1 1 1 1], L_0000024007181a20, L_0000024007181a20, L_0000024007181a20, L_0000024007181a20;
LS_000002400723fc30_1_0 .concat [ 4 4 4 4], LS_000002400723fc30_0_0, LS_000002400723fc30_0_4, LS_000002400723fc30_0_8, LS_000002400723fc30_0_12;
LS_000002400723fc30_1_4 .concat [ 4 4 4 4], LS_000002400723fc30_0_16, LS_000002400723fc30_0_20, LS_000002400723fc30_0_24, LS_000002400723fc30_0_28;
L_000002400723fc30 .concat [ 16 16 0 0], LS_000002400723fc30_1_0, LS_000002400723fc30_1_4;
L_0000024007240d10 .part L_00000240072465d0, 1, 1;
LS_0000024007240810_0_0 .concat [ 1 1 1 1], L_0000024007240d10, L_0000024007240d10, L_0000024007240d10, L_0000024007240d10;
LS_0000024007240810_0_4 .concat [ 1 1 1 1], L_0000024007240d10, L_0000024007240d10, L_0000024007240d10, L_0000024007240d10;
LS_0000024007240810_0_8 .concat [ 1 1 1 1], L_0000024007240d10, L_0000024007240d10, L_0000024007240d10, L_0000024007240d10;
LS_0000024007240810_0_12 .concat [ 1 1 1 1], L_0000024007240d10, L_0000024007240d10, L_0000024007240d10, L_0000024007240d10;
LS_0000024007240810_0_16 .concat [ 1 1 1 1], L_0000024007240d10, L_0000024007240d10, L_0000024007240d10, L_0000024007240d10;
LS_0000024007240810_0_20 .concat [ 1 1 1 1], L_0000024007240d10, L_0000024007240d10, L_0000024007240d10, L_0000024007240d10;
LS_0000024007240810_0_24 .concat [ 1 1 1 1], L_0000024007240d10, L_0000024007240d10, L_0000024007240d10, L_0000024007240d10;
LS_0000024007240810_0_28 .concat [ 1 1 1 1], L_0000024007240d10, L_0000024007240d10, L_0000024007240d10, L_0000024007240d10;
LS_0000024007240810_1_0 .concat [ 4 4 4 4], LS_0000024007240810_0_0, LS_0000024007240810_0_4, LS_0000024007240810_0_8, LS_0000024007240810_0_12;
LS_0000024007240810_1_4 .concat [ 4 4 4 4], LS_0000024007240810_0_16, LS_0000024007240810_0_20, LS_0000024007240810_0_24, LS_0000024007240810_0_28;
L_0000024007240810 .concat [ 16 16 0 0], LS_0000024007240810_1_0, LS_0000024007240810_1_4;
L_0000024007240590 .part L_00000240072465d0, 0, 1;
LS_000002400723f7d0_0_0 .concat [ 1 1 1 1], L_0000024007240590, L_0000024007240590, L_0000024007240590, L_0000024007240590;
LS_000002400723f7d0_0_4 .concat [ 1 1 1 1], L_0000024007240590, L_0000024007240590, L_0000024007240590, L_0000024007240590;
LS_000002400723f7d0_0_8 .concat [ 1 1 1 1], L_0000024007240590, L_0000024007240590, L_0000024007240590, L_0000024007240590;
LS_000002400723f7d0_0_12 .concat [ 1 1 1 1], L_0000024007240590, L_0000024007240590, L_0000024007240590, L_0000024007240590;
LS_000002400723f7d0_0_16 .concat [ 1 1 1 1], L_0000024007240590, L_0000024007240590, L_0000024007240590, L_0000024007240590;
LS_000002400723f7d0_0_20 .concat [ 1 1 1 1], L_0000024007240590, L_0000024007240590, L_0000024007240590, L_0000024007240590;
LS_000002400723f7d0_0_24 .concat [ 1 1 1 1], L_0000024007240590, L_0000024007240590, L_0000024007240590, L_0000024007240590;
LS_000002400723f7d0_0_28 .concat [ 1 1 1 1], L_0000024007240590, L_0000024007240590, L_0000024007240590, L_0000024007240590;
LS_000002400723f7d0_1_0 .concat [ 4 4 4 4], LS_000002400723f7d0_0_0, LS_000002400723f7d0_0_4, LS_000002400723f7d0_0_8, LS_000002400723f7d0_0_12;
LS_000002400723f7d0_1_4 .concat [ 4 4 4 4], LS_000002400723f7d0_0_16, LS_000002400723f7d0_0_20, LS_000002400723f7d0_0_24, LS_000002400723f7d0_0_28;
L_000002400723f7d0 .concat [ 16 16 0 0], LS_000002400723f7d0_1_0, LS_000002400723f7d0_1_4;
S_0000024007206ca0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024007206fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024007249150 .functor AND 32, L_0000024007240e50, L_0000024007240c70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002400720a100_0 .net "in1", 31 0, L_0000024007240e50;  1 drivers
v00000240072095c0_0 .net "in2", 31 0, L_0000024007240c70;  1 drivers
v0000024007208a80_0 .net "out", 31 0, L_0000024007249150;  alias, 1 drivers
S_0000024007206980 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024007206fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024007249460 .functor AND 32, L_0000024007241350, L_0000024007241cb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024007209520_0 .net "in1", 31 0, L_0000024007241350;  1 drivers
v0000024007209980_0 .net "in2", 31 0, L_0000024007241cb0;  1 drivers
v0000024007208b20_0 .net "out", 31 0, L_0000024007249460;  alias, 1 drivers
S_0000024007207150 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024007206fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024007249380 .functor AND 32, L_0000024007241a30, L_000002400723fc30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024007208300_0 .net "in1", 31 0, L_0000024007241a30;  1 drivers
v0000024007209700_0 .net "in2", 31 0, L_000002400723fc30;  1 drivers
v0000024007209660_0 .net "out", 31 0, L_0000024007249380;  alias, 1 drivers
S_0000024007207600 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024007206fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002400725cb20 .functor AND 32, L_0000024007240810, L_000002400723f7d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024007208ee0_0 .net "in1", 31 0, L_0000024007240810;  1 drivers
v00000240072086c0_0 .net "in2", 31 0, L_000002400723f7d0;  1 drivers
v0000024007207c20_0 .net "out", 31 0, L_000002400725cb20;  alias, 1 drivers
S_0000024007206b10 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002400700d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024007199e10 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002400725b930 .functor NOT 1, L_000002400723fb90, C4<0>, C4<0>, C4<0>;
L_000002400725c3b0 .functor NOT 1, L_000002400723f690, C4<0>, C4<0>, C4<0>;
L_000002400725ca40 .functor NOT 1, L_0000024007241490, C4<0>, C4<0>, C4<0>;
L_000002400725baf0 .functor NOT 1, L_00000240072408b0, C4<0>, C4<0>, C4<0>;
L_000002400725c6c0 .functor AND 32, L_000002400725c490, v0000024007210ee0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002400725bb60 .functor AND 32, L_000002400725c0a0, L_000002400725d220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002400725c8f0 .functor OR 32, L_000002400725c6c0, L_000002400725bb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002400725cb90 .functor AND 32, L_000002400725c260, v00000240071fee00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002400725bfc0 .functor OR 32, L_000002400725c8f0, L_000002400725cb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002400725bc40 .functor AND 32, L_000002400725bf50, L_00000240072410d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002400725cab0 .functor OR 32, L_000002400725bfc0, L_000002400725bc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002400720a740_0 .net *"_ivl_1", 0 0, L_000002400723fb90;  1 drivers
v000002400720a7e0_0 .net *"_ivl_13", 0 0, L_0000024007241490;  1 drivers
v000002400720aba0_0 .net *"_ivl_14", 0 0, L_000002400725ca40;  1 drivers
v000002400720ace0_0 .net *"_ivl_19", 0 0, L_000002400723f550;  1 drivers
v000002400720b500_0 .net *"_ivl_2", 0 0, L_000002400725b930;  1 drivers
v000002400720a380_0 .net *"_ivl_23", 0 0, L_000002400723feb0;  1 drivers
v000002400720a6a0_0 .net *"_ivl_27", 0 0, L_00000240072408b0;  1 drivers
v000002400720a880_0 .net *"_ivl_28", 0 0, L_000002400725baf0;  1 drivers
v000002400720a600_0 .net *"_ivl_33", 0 0, L_0000024007240f90;  1 drivers
v000002400720a420_0 .net *"_ivl_37", 0 0, L_0000024007241670;  1 drivers
v000002400720ad80_0 .net *"_ivl_40", 31 0, L_000002400725c6c0;  1 drivers
v000002400720b320_0 .net *"_ivl_42", 31 0, L_000002400725bb60;  1 drivers
v000002400720a920_0 .net *"_ivl_44", 31 0, L_000002400725c8f0;  1 drivers
v000002400720a9c0_0 .net *"_ivl_46", 31 0, L_000002400725cb90;  1 drivers
v000002400720ae20_0 .net *"_ivl_48", 31 0, L_000002400725bfc0;  1 drivers
v000002400720a2e0_0 .net *"_ivl_50", 31 0, L_000002400725bc40;  1 drivers
v000002400720a1a0_0 .net *"_ivl_7", 0 0, L_000002400723f690;  1 drivers
v000002400720aa60_0 .net *"_ivl_8", 0 0, L_000002400725c3b0;  1 drivers
v000002400720aec0_0 .net "ina", 31 0, v0000024007210ee0_0;  alias, 1 drivers
v000002400720b0a0_0 .net "inb", 31 0, L_000002400725d220;  alias, 1 drivers
v000002400720af60_0 .net "inc", 31 0, v00000240071fee00_0;  alias, 1 drivers
v000002400720b140_0 .net "ind", 31 0, L_00000240072410d0;  alias, 1 drivers
v000002400720b1e0_0 .net "out", 31 0, L_000002400725cab0;  alias, 1 drivers
v000002400720b280_0 .net "s0", 31 0, L_000002400725c490;  1 drivers
v000002400720b780_0 .net "s1", 31 0, L_000002400725c0a0;  1 drivers
v000002400720b820_0 .net "s2", 31 0, L_000002400725c260;  1 drivers
v0000024007211700_0 .net "s3", 31 0, L_000002400725bf50;  1 drivers
v00000240072115c0_0 .net "sel", 1 0, L_00000240072467b0;  alias, 1 drivers
L_000002400723fb90 .part L_00000240072467b0, 1, 1;
LS_0000024007241c10_0_0 .concat [ 1 1 1 1], L_000002400725b930, L_000002400725b930, L_000002400725b930, L_000002400725b930;
LS_0000024007241c10_0_4 .concat [ 1 1 1 1], L_000002400725b930, L_000002400725b930, L_000002400725b930, L_000002400725b930;
LS_0000024007241c10_0_8 .concat [ 1 1 1 1], L_000002400725b930, L_000002400725b930, L_000002400725b930, L_000002400725b930;
LS_0000024007241c10_0_12 .concat [ 1 1 1 1], L_000002400725b930, L_000002400725b930, L_000002400725b930, L_000002400725b930;
LS_0000024007241c10_0_16 .concat [ 1 1 1 1], L_000002400725b930, L_000002400725b930, L_000002400725b930, L_000002400725b930;
LS_0000024007241c10_0_20 .concat [ 1 1 1 1], L_000002400725b930, L_000002400725b930, L_000002400725b930, L_000002400725b930;
LS_0000024007241c10_0_24 .concat [ 1 1 1 1], L_000002400725b930, L_000002400725b930, L_000002400725b930, L_000002400725b930;
LS_0000024007241c10_0_28 .concat [ 1 1 1 1], L_000002400725b930, L_000002400725b930, L_000002400725b930, L_000002400725b930;
LS_0000024007241c10_1_0 .concat [ 4 4 4 4], LS_0000024007241c10_0_0, LS_0000024007241c10_0_4, LS_0000024007241c10_0_8, LS_0000024007241c10_0_12;
LS_0000024007241c10_1_4 .concat [ 4 4 4 4], LS_0000024007241c10_0_16, LS_0000024007241c10_0_20, LS_0000024007241c10_0_24, LS_0000024007241c10_0_28;
L_0000024007241c10 .concat [ 16 16 0 0], LS_0000024007241c10_1_0, LS_0000024007241c10_1_4;
L_000002400723f690 .part L_00000240072467b0, 0, 1;
LS_0000024007240270_0_0 .concat [ 1 1 1 1], L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0;
LS_0000024007240270_0_4 .concat [ 1 1 1 1], L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0;
LS_0000024007240270_0_8 .concat [ 1 1 1 1], L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0;
LS_0000024007240270_0_12 .concat [ 1 1 1 1], L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0;
LS_0000024007240270_0_16 .concat [ 1 1 1 1], L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0;
LS_0000024007240270_0_20 .concat [ 1 1 1 1], L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0;
LS_0000024007240270_0_24 .concat [ 1 1 1 1], L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0;
LS_0000024007240270_0_28 .concat [ 1 1 1 1], L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0, L_000002400725c3b0;
LS_0000024007240270_1_0 .concat [ 4 4 4 4], LS_0000024007240270_0_0, LS_0000024007240270_0_4, LS_0000024007240270_0_8, LS_0000024007240270_0_12;
LS_0000024007240270_1_4 .concat [ 4 4 4 4], LS_0000024007240270_0_16, LS_0000024007240270_0_20, LS_0000024007240270_0_24, LS_0000024007240270_0_28;
L_0000024007240270 .concat [ 16 16 0 0], LS_0000024007240270_1_0, LS_0000024007240270_1_4;
L_0000024007241490 .part L_00000240072467b0, 1, 1;
LS_0000024007240ef0_0_0 .concat [ 1 1 1 1], L_000002400725ca40, L_000002400725ca40, L_000002400725ca40, L_000002400725ca40;
LS_0000024007240ef0_0_4 .concat [ 1 1 1 1], L_000002400725ca40, L_000002400725ca40, L_000002400725ca40, L_000002400725ca40;
LS_0000024007240ef0_0_8 .concat [ 1 1 1 1], L_000002400725ca40, L_000002400725ca40, L_000002400725ca40, L_000002400725ca40;
LS_0000024007240ef0_0_12 .concat [ 1 1 1 1], L_000002400725ca40, L_000002400725ca40, L_000002400725ca40, L_000002400725ca40;
LS_0000024007240ef0_0_16 .concat [ 1 1 1 1], L_000002400725ca40, L_000002400725ca40, L_000002400725ca40, L_000002400725ca40;
LS_0000024007240ef0_0_20 .concat [ 1 1 1 1], L_000002400725ca40, L_000002400725ca40, L_000002400725ca40, L_000002400725ca40;
LS_0000024007240ef0_0_24 .concat [ 1 1 1 1], L_000002400725ca40, L_000002400725ca40, L_000002400725ca40, L_000002400725ca40;
LS_0000024007240ef0_0_28 .concat [ 1 1 1 1], L_000002400725ca40, L_000002400725ca40, L_000002400725ca40, L_000002400725ca40;
LS_0000024007240ef0_1_0 .concat [ 4 4 4 4], LS_0000024007240ef0_0_0, LS_0000024007240ef0_0_4, LS_0000024007240ef0_0_8, LS_0000024007240ef0_0_12;
LS_0000024007240ef0_1_4 .concat [ 4 4 4 4], LS_0000024007240ef0_0_16, LS_0000024007240ef0_0_20, LS_0000024007240ef0_0_24, LS_0000024007240ef0_0_28;
L_0000024007240ef0 .concat [ 16 16 0 0], LS_0000024007240ef0_1_0, LS_0000024007240ef0_1_4;
L_000002400723f550 .part L_00000240072467b0, 0, 1;
LS_0000024007240950_0_0 .concat [ 1 1 1 1], L_000002400723f550, L_000002400723f550, L_000002400723f550, L_000002400723f550;
LS_0000024007240950_0_4 .concat [ 1 1 1 1], L_000002400723f550, L_000002400723f550, L_000002400723f550, L_000002400723f550;
LS_0000024007240950_0_8 .concat [ 1 1 1 1], L_000002400723f550, L_000002400723f550, L_000002400723f550, L_000002400723f550;
LS_0000024007240950_0_12 .concat [ 1 1 1 1], L_000002400723f550, L_000002400723f550, L_000002400723f550, L_000002400723f550;
LS_0000024007240950_0_16 .concat [ 1 1 1 1], L_000002400723f550, L_000002400723f550, L_000002400723f550, L_000002400723f550;
LS_0000024007240950_0_20 .concat [ 1 1 1 1], L_000002400723f550, L_000002400723f550, L_000002400723f550, L_000002400723f550;
LS_0000024007240950_0_24 .concat [ 1 1 1 1], L_000002400723f550, L_000002400723f550, L_000002400723f550, L_000002400723f550;
LS_0000024007240950_0_28 .concat [ 1 1 1 1], L_000002400723f550, L_000002400723f550, L_000002400723f550, L_000002400723f550;
LS_0000024007240950_1_0 .concat [ 4 4 4 4], LS_0000024007240950_0_0, LS_0000024007240950_0_4, LS_0000024007240950_0_8, LS_0000024007240950_0_12;
LS_0000024007240950_1_4 .concat [ 4 4 4 4], LS_0000024007240950_0_16, LS_0000024007240950_0_20, LS_0000024007240950_0_24, LS_0000024007240950_0_28;
L_0000024007240950 .concat [ 16 16 0 0], LS_0000024007240950_1_0, LS_0000024007240950_1_4;
L_000002400723feb0 .part L_00000240072467b0, 1, 1;
LS_0000024007240db0_0_0 .concat [ 1 1 1 1], L_000002400723feb0, L_000002400723feb0, L_000002400723feb0, L_000002400723feb0;
LS_0000024007240db0_0_4 .concat [ 1 1 1 1], L_000002400723feb0, L_000002400723feb0, L_000002400723feb0, L_000002400723feb0;
LS_0000024007240db0_0_8 .concat [ 1 1 1 1], L_000002400723feb0, L_000002400723feb0, L_000002400723feb0, L_000002400723feb0;
LS_0000024007240db0_0_12 .concat [ 1 1 1 1], L_000002400723feb0, L_000002400723feb0, L_000002400723feb0, L_000002400723feb0;
LS_0000024007240db0_0_16 .concat [ 1 1 1 1], L_000002400723feb0, L_000002400723feb0, L_000002400723feb0, L_000002400723feb0;
LS_0000024007240db0_0_20 .concat [ 1 1 1 1], L_000002400723feb0, L_000002400723feb0, L_000002400723feb0, L_000002400723feb0;
LS_0000024007240db0_0_24 .concat [ 1 1 1 1], L_000002400723feb0, L_000002400723feb0, L_000002400723feb0, L_000002400723feb0;
LS_0000024007240db0_0_28 .concat [ 1 1 1 1], L_000002400723feb0, L_000002400723feb0, L_000002400723feb0, L_000002400723feb0;
LS_0000024007240db0_1_0 .concat [ 4 4 4 4], LS_0000024007240db0_0_0, LS_0000024007240db0_0_4, LS_0000024007240db0_0_8, LS_0000024007240db0_0_12;
LS_0000024007240db0_1_4 .concat [ 4 4 4 4], LS_0000024007240db0_0_16, LS_0000024007240db0_0_20, LS_0000024007240db0_0_24, LS_0000024007240db0_0_28;
L_0000024007240db0 .concat [ 16 16 0 0], LS_0000024007240db0_1_0, LS_0000024007240db0_1_4;
L_00000240072408b0 .part L_00000240072467b0, 0, 1;
LS_0000024007240a90_0_0 .concat [ 1 1 1 1], L_000002400725baf0, L_000002400725baf0, L_000002400725baf0, L_000002400725baf0;
LS_0000024007240a90_0_4 .concat [ 1 1 1 1], L_000002400725baf0, L_000002400725baf0, L_000002400725baf0, L_000002400725baf0;
LS_0000024007240a90_0_8 .concat [ 1 1 1 1], L_000002400725baf0, L_000002400725baf0, L_000002400725baf0, L_000002400725baf0;
LS_0000024007240a90_0_12 .concat [ 1 1 1 1], L_000002400725baf0, L_000002400725baf0, L_000002400725baf0, L_000002400725baf0;
LS_0000024007240a90_0_16 .concat [ 1 1 1 1], L_000002400725baf0, L_000002400725baf0, L_000002400725baf0, L_000002400725baf0;
LS_0000024007240a90_0_20 .concat [ 1 1 1 1], L_000002400725baf0, L_000002400725baf0, L_000002400725baf0, L_000002400725baf0;
LS_0000024007240a90_0_24 .concat [ 1 1 1 1], L_000002400725baf0, L_000002400725baf0, L_000002400725baf0, L_000002400725baf0;
LS_0000024007240a90_0_28 .concat [ 1 1 1 1], L_000002400725baf0, L_000002400725baf0, L_000002400725baf0, L_000002400725baf0;
LS_0000024007240a90_1_0 .concat [ 4 4 4 4], LS_0000024007240a90_0_0, LS_0000024007240a90_0_4, LS_0000024007240a90_0_8, LS_0000024007240a90_0_12;
LS_0000024007240a90_1_4 .concat [ 4 4 4 4], LS_0000024007240a90_0_16, LS_0000024007240a90_0_20, LS_0000024007240a90_0_24, LS_0000024007240a90_0_28;
L_0000024007240a90 .concat [ 16 16 0 0], LS_0000024007240a90_1_0, LS_0000024007240a90_1_4;
L_0000024007240f90 .part L_00000240072467b0, 1, 1;
LS_000002400723ff50_0_0 .concat [ 1 1 1 1], L_0000024007240f90, L_0000024007240f90, L_0000024007240f90, L_0000024007240f90;
LS_000002400723ff50_0_4 .concat [ 1 1 1 1], L_0000024007240f90, L_0000024007240f90, L_0000024007240f90, L_0000024007240f90;
LS_000002400723ff50_0_8 .concat [ 1 1 1 1], L_0000024007240f90, L_0000024007240f90, L_0000024007240f90, L_0000024007240f90;
LS_000002400723ff50_0_12 .concat [ 1 1 1 1], L_0000024007240f90, L_0000024007240f90, L_0000024007240f90, L_0000024007240f90;
LS_000002400723ff50_0_16 .concat [ 1 1 1 1], L_0000024007240f90, L_0000024007240f90, L_0000024007240f90, L_0000024007240f90;
LS_000002400723ff50_0_20 .concat [ 1 1 1 1], L_0000024007240f90, L_0000024007240f90, L_0000024007240f90, L_0000024007240f90;
LS_000002400723ff50_0_24 .concat [ 1 1 1 1], L_0000024007240f90, L_0000024007240f90, L_0000024007240f90, L_0000024007240f90;
LS_000002400723ff50_0_28 .concat [ 1 1 1 1], L_0000024007240f90, L_0000024007240f90, L_0000024007240f90, L_0000024007240f90;
LS_000002400723ff50_1_0 .concat [ 4 4 4 4], LS_000002400723ff50_0_0, LS_000002400723ff50_0_4, LS_000002400723ff50_0_8, LS_000002400723ff50_0_12;
LS_000002400723ff50_1_4 .concat [ 4 4 4 4], LS_000002400723ff50_0_16, LS_000002400723ff50_0_20, LS_000002400723ff50_0_24, LS_000002400723ff50_0_28;
L_000002400723ff50 .concat [ 16 16 0 0], LS_000002400723ff50_1_0, LS_000002400723ff50_1_4;
L_0000024007241670 .part L_00000240072467b0, 0, 1;
LS_0000024007241030_0_0 .concat [ 1 1 1 1], L_0000024007241670, L_0000024007241670, L_0000024007241670, L_0000024007241670;
LS_0000024007241030_0_4 .concat [ 1 1 1 1], L_0000024007241670, L_0000024007241670, L_0000024007241670, L_0000024007241670;
LS_0000024007241030_0_8 .concat [ 1 1 1 1], L_0000024007241670, L_0000024007241670, L_0000024007241670, L_0000024007241670;
LS_0000024007241030_0_12 .concat [ 1 1 1 1], L_0000024007241670, L_0000024007241670, L_0000024007241670, L_0000024007241670;
LS_0000024007241030_0_16 .concat [ 1 1 1 1], L_0000024007241670, L_0000024007241670, L_0000024007241670, L_0000024007241670;
LS_0000024007241030_0_20 .concat [ 1 1 1 1], L_0000024007241670, L_0000024007241670, L_0000024007241670, L_0000024007241670;
LS_0000024007241030_0_24 .concat [ 1 1 1 1], L_0000024007241670, L_0000024007241670, L_0000024007241670, L_0000024007241670;
LS_0000024007241030_0_28 .concat [ 1 1 1 1], L_0000024007241670, L_0000024007241670, L_0000024007241670, L_0000024007241670;
LS_0000024007241030_1_0 .concat [ 4 4 4 4], LS_0000024007241030_0_0, LS_0000024007241030_0_4, LS_0000024007241030_0_8, LS_0000024007241030_0_12;
LS_0000024007241030_1_4 .concat [ 4 4 4 4], LS_0000024007241030_0_16, LS_0000024007241030_0_20, LS_0000024007241030_0_24, LS_0000024007241030_0_28;
L_0000024007241030 .concat [ 16 16 0 0], LS_0000024007241030_1_0, LS_0000024007241030_1_4;
S_0000024007206e30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024007206b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002400725c490 .functor AND 32, L_0000024007241c10, L_0000024007240270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024007208580_0 .net "in1", 31 0, L_0000024007241c10;  1 drivers
v000002400720b640_0 .net "in2", 31 0, L_0000024007240270;  1 drivers
v000002400720b6e0_0 .net "out", 31 0, L_000002400725c490;  alias, 1 drivers
S_00000240072072e0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024007206b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002400725c0a0 .functor AND 32, L_0000024007240ef0, L_0000024007240950, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002400720b000_0 .net "in1", 31 0, L_0000024007240ef0;  1 drivers
v000002400720b5a0_0 .net "in2", 31 0, L_0000024007240950;  1 drivers
v000002400720a240_0 .net "out", 31 0, L_000002400725c0a0;  alias, 1 drivers
S_0000024007207790 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024007206b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002400725c260 .functor AND 32, L_0000024007240db0, L_0000024007240a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002400720ac40_0 .net "in1", 31 0, L_0000024007240db0;  1 drivers
v000002400720a560_0 .net "in2", 31 0, L_0000024007240a90;  1 drivers
v000002400720b460_0 .net "out", 31 0, L_000002400725c260;  alias, 1 drivers
S_000002400720c7b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024007206b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002400725bf50 .functor AND 32, L_000002400723ff50, L_0000024007241030, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002400720b3c0_0 .net "in1", 31 0, L_000002400723ff50;  1 drivers
v000002400720ab00_0 .net "in2", 31 0, L_0000024007241030;  1 drivers
v000002400720a4c0_0 .net "out", 31 0, L_000002400725bf50;  alias, 1 drivers
S_000002400720cc60 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000024007211970 .param/l "add" 0 9 6, C4<000000100000>;
P_00000240072119a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000240072119e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024007211a18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024007211a50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024007211a88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024007211ac0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024007211af8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024007211b30 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024007211b68 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024007211ba0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024007211bd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024007211c10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024007211c48 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024007211c80 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024007211cb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024007211cf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024007211d28 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024007211d60 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024007211d98 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024007211dd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024007211e08 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024007211e40 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024007211e78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024007211eb0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024007210760_0 .var "EX1_PC", 31 0;
v00000240072101c0_0 .var "EX1_PFC", 31 0;
v0000024007210260_0 .var "EX1_forward_to_B", 31 0;
v00000240072110c0_0 .var "EX1_is_beq", 0 0;
v0000024007210300_0 .var "EX1_is_bne", 0 0;
v0000024007211160_0 .var "EX1_is_jal", 0 0;
v0000024007210bc0_0 .var "EX1_is_jr", 0 0;
v0000024007210c60_0 .var "EX1_is_oper2_immed", 0 0;
v00000240072104e0_0 .var "EX1_memread", 0 0;
v0000024007210440_0 .var "EX1_memwrite", 0 0;
v0000024007210800_0 .var "EX1_opcode", 11 0;
v0000024007210620_0 .var "EX1_predicted", 0 0;
v0000024007211200_0 .var "EX1_rd_ind", 4 0;
v0000024007210940_0 .var "EX1_rd_indzero", 0 0;
v00000240072109e0_0 .var "EX1_regwrite", 0 0;
v0000024007210da0_0 .var "EX1_rs1", 31 0;
v0000024007210e40_0 .var "EX1_rs1_ind", 4 0;
v0000024007210ee0_0 .var "EX1_rs2", 31 0;
v0000024007210f80_0 .var "EX1_rs2_ind", 4 0;
v000002400720e0a0_0 .net "FLUSH", 0 0, v0000024007218470_0;  alias, 1 drivers
v000002400720f680_0 .net "ID_PC", 31 0, v0000024007216f30_0;  alias, 1 drivers
v000002400720ee60_0 .net "ID_PFC_to_EX", 31 0, L_0000024007246ad0;  alias, 1 drivers
v000002400720e140_0 .net "ID_forward_to_B", 31 0, L_0000024007244910;  alias, 1 drivers
v0000024007210120_0 .net "ID_is_beq", 0 0, L_00000240072454f0;  alias, 1 drivers
v000002400720e640_0 .net "ID_is_bne", 0 0, L_0000024007245630;  alias, 1 drivers
v000002400720f720_0 .net "ID_is_jal", 0 0, L_0000024007247110;  alias, 1 drivers
v000002400720f9a0_0 .net "ID_is_jr", 0 0, L_00000240072456d0;  alias, 1 drivers
v0000024007210080_0 .net "ID_is_oper2_immed", 0 0, L_0000024007248ac0;  alias, 1 drivers
v000002400720f220_0 .net "ID_memread", 0 0, L_0000024007246f30;  alias, 1 drivers
v000002400720fd60_0 .net "ID_memwrite", 0 0, L_0000024007246d50;  alias, 1 drivers
v000002400720f180_0 .net "ID_opcode", 11 0, v0000024007227440_0;  alias, 1 drivers
v000002400720e6e0_0 .net "ID_predicted", 0 0, v0000024007218fb0_0;  alias, 1 drivers
v000002400720f7c0_0 .net "ID_rd_ind", 4 0, v0000024007228200_0;  alias, 1 drivers
v000002400720e780_0 .net "ID_rd_indzero", 0 0, L_0000024007246fd0;  1 drivers
v000002400720e820_0 .net "ID_regwrite", 0 0, L_0000024007247250;  alias, 1 drivers
v000002400720efa0_0 .net "ID_rs1", 31 0, v0000024007212750_0;  alias, 1 drivers
v000002400720f860_0 .net "ID_rs1_ind", 4 0, v0000024007226fe0_0;  alias, 1 drivers
v000002400720f400_0 .net "ID_rs2", 31 0, v00000240072127f0_0;  alias, 1 drivers
v000002400720f040_0 .net "ID_rs2_ind", 4 0, v0000024007227760_0;  alias, 1 drivers
v000002400720d9c0_0 .net "clk", 0 0, L_00000240072478d0;  1 drivers
v000002400720edc0_0 .net "rst", 0 0, v00000240072444b0_0;  alias, 1 drivers
E_0000024007199990 .event posedge, v0000024007200020_0, v000002400720d9c0_0;
S_000002400720cad0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000024007211ef0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024007211f28 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024007211f60 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024007211f98 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024007211fd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024007212008 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024007212040 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024007212078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000240072120b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000240072120e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024007212120 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024007212158 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024007212190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000240072121c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024007212200 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024007212238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024007212270 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000240072122a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000240072122e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024007212318 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024007212350 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024007212388 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000240072123c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000240072123f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024007212430 .param/l "xori" 0 9 12, C4<001110000000>;
v000002400720e3c0_0 .net "EX1_ALU_OPER1", 31 0, L_00000240072493f0;  alias, 1 drivers
v000002400720e500_0 .net "EX1_ALU_OPER2", 31 0, L_000002400725b850;  alias, 1 drivers
v000002400720ebe0_0 .net "EX1_PC", 31 0, v0000024007210760_0;  alias, 1 drivers
v000002400720eb40_0 .net "EX1_PFC_to_IF", 31 0, L_000002400723f730;  alias, 1 drivers
v000002400720f900_0 .net "EX1_forward_to_B", 31 0, v0000024007210260_0;  alias, 1 drivers
v000002400720fc20_0 .net "EX1_is_beq", 0 0, v00000240072110c0_0;  alias, 1 drivers
v000002400720fae0_0 .net "EX1_is_bne", 0 0, v0000024007210300_0;  alias, 1 drivers
v000002400720e280_0 .net "EX1_is_jal", 0 0, v0000024007211160_0;  alias, 1 drivers
v000002400720da60_0 .net "EX1_is_jr", 0 0, v0000024007210bc0_0;  alias, 1 drivers
v000002400720fcc0_0 .net "EX1_is_oper2_immed", 0 0, v0000024007210c60_0;  alias, 1 drivers
v000002400720dc40_0 .net "EX1_memread", 0 0, v00000240072104e0_0;  alias, 1 drivers
v000002400720fb80_0 .net "EX1_memwrite", 0 0, v0000024007210440_0;  alias, 1 drivers
v000002400720fa40_0 .net "EX1_opcode", 11 0, v0000024007210800_0;  alias, 1 drivers
v000002400720f5e0_0 .net "EX1_predicted", 0 0, v0000024007210620_0;  alias, 1 drivers
v000002400720fe00_0 .net "EX1_rd_ind", 4 0, v0000024007211200_0;  alias, 1 drivers
v000002400720e5a0_0 .net "EX1_rd_indzero", 0 0, v0000024007210940_0;  alias, 1 drivers
v000002400720e8c0_0 .net "EX1_regwrite", 0 0, v00000240072109e0_0;  alias, 1 drivers
v000002400720e960_0 .net "EX1_rs1", 31 0, v0000024007210da0_0;  alias, 1 drivers
v000002400720f360_0 .net "EX1_rs1_ind", 4 0, v0000024007210e40_0;  alias, 1 drivers
v000002400720e1e0_0 .net "EX1_rs2_ind", 4 0, v0000024007210f80_0;  alias, 1 drivers
v000002400720ea00_0 .net "EX1_rs2_out", 31 0, L_000002400725cab0;  alias, 1 drivers
v000002400720fea0_0 .var "EX2_ALU_OPER1", 31 0;
v000002400720f0e0_0 .var "EX2_ALU_OPER2", 31 0;
v000002400720dce0_0 .var "EX2_PC", 31 0;
v000002400720ff40_0 .var "EX2_PFC_to_IF", 31 0;
v000002400720f4a0_0 .var "EX2_forward_to_B", 31 0;
v000002400720eaa0_0 .var "EX2_is_beq", 0 0;
v000002400720ffe0_0 .var "EX2_is_bne", 0 0;
v000002400720dba0_0 .var "EX2_is_jal", 0 0;
v000002400720db00_0 .var "EX2_is_jr", 0 0;
v000002400720ef00_0 .var "EX2_is_oper2_immed", 0 0;
v000002400720e460_0 .var "EX2_memread", 0 0;
v000002400720dd80_0 .var "EX2_memwrite", 0 0;
v000002400720de20_0 .var "EX2_opcode", 11 0;
v000002400720ec80_0 .var "EX2_predicted", 0 0;
v000002400720dec0_0 .var "EX2_rd_ind", 4 0;
v000002400720ed20_0 .var "EX2_rd_indzero", 0 0;
v000002400720f2c0_0 .var "EX2_regwrite", 0 0;
v000002400720f540_0 .var "EX2_rs1", 31 0;
v000002400720df60_0 .var "EX2_rs1_ind", 4 0;
v000002400720e000_0 .var "EX2_rs2_ind", 4 0;
v000002400720e320_0 .var "EX2_rs2_out", 31 0;
v0000024007218e70_0 .net "FLUSH", 0 0, v00000240072188d0_0;  alias, 1 drivers
v0000024007217cf0_0 .net "clk", 0 0, L_000002400725ba10;  1 drivers
v0000024007218c90_0 .net "rst", 0 0, v00000240072444b0_0;  alias, 1 drivers
E_0000024007199bd0 .event posedge, v0000024007200020_0, v0000024007217cf0_0;
S_000002400720bb30 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002400721a480 .param/l "add" 0 9 6, C4<000000100000>;
P_000002400721a4b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002400721a4f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002400721a528 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002400721a560 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002400721a598 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002400721a5d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002400721a608 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002400721a640 .param/l "j" 0 9 19, C4<000010000000>;
P_000002400721a678 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002400721a6b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002400721a6e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002400721a720 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002400721a758 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002400721a790 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002400721a7c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002400721a800 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002400721a838 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002400721a870 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002400721a8a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002400721a8e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002400721a918 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002400721a950 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002400721a988 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002400721a9c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024007247550 .functor OR 1, L_00000240072454f0, L_0000024007245630, C4<0>, C4<0>;
L_0000024007248270 .functor AND 1, L_0000024007247550, L_0000024007247b70, C4<1>, C4<1>;
L_0000024007247b00 .functor OR 1, L_00000240072454f0, L_0000024007245630, C4<0>, C4<0>;
L_0000024007248c80 .functor AND 1, L_0000024007247b00, L_0000024007247b70, C4<1>, C4<1>;
L_0000024007248820 .functor OR 1, L_00000240072454f0, L_0000024007245630, C4<0>, C4<0>;
L_0000024007248ba0 .functor AND 1, L_0000024007248820, v0000024007218fb0_0, C4<1>, C4<1>;
v0000024007214f50_0 .net "EX1_memread", 0 0, v00000240072104e0_0;  alias, 1 drivers
v0000024007216030_0 .net "EX1_opcode", 11 0, v0000024007210800_0;  alias, 1 drivers
v0000024007214ff0_0 .net "EX1_rd_ind", 4 0, v0000024007211200_0;  alias, 1 drivers
v00000240072165d0_0 .net "EX1_rd_indzero", 0 0, v0000024007210940_0;  alias, 1 drivers
v00000240072156d0_0 .net "EX2_memread", 0 0, v000002400720e460_0;  alias, 1 drivers
v00000240072154f0_0 .net "EX2_opcode", 11 0, v000002400720de20_0;  alias, 1 drivers
v0000024007215810_0 .net "EX2_rd_ind", 4 0, v000002400720dec0_0;  alias, 1 drivers
v0000024007214cd0_0 .net "EX2_rd_indzero", 0 0, v000002400720ed20_0;  alias, 1 drivers
v0000024007215ef0_0 .net "ID_EX1_flush", 0 0, v0000024007218470_0;  alias, 1 drivers
v0000024007216a30_0 .net "ID_EX2_flush", 0 0, v00000240072188d0_0;  alias, 1 drivers
v0000024007217250_0 .net "ID_is_beq", 0 0, L_00000240072454f0;  alias, 1 drivers
v0000024007216c10_0 .net "ID_is_bne", 0 0, L_0000024007245630;  alias, 1 drivers
v0000024007215a90_0 .net "ID_is_j", 0 0, L_00000240072472f0;  alias, 1 drivers
v0000024007215630_0 .net "ID_is_jal", 0 0, L_0000024007247110;  alias, 1 drivers
v0000024007215770_0 .net "ID_is_jr", 0 0, L_00000240072456d0;  alias, 1 drivers
v0000024007216b70_0 .net "ID_opcode", 11 0, v0000024007227440_0;  alias, 1 drivers
v0000024007216ad0_0 .net "ID_rs1_ind", 4 0, v0000024007226fe0_0;  alias, 1 drivers
v0000024007215270_0 .net "ID_rs2_ind", 4 0, v0000024007227760_0;  alias, 1 drivers
v0000024007216990_0 .net "IF_ID_flush", 0 0, v000002400721a3b0_0;  alias, 1 drivers
v00000240072151d0_0 .net "IF_ID_write", 0 0, v000002400721a310_0;  alias, 1 drivers
v0000024007216490_0 .net "PC_src", 2 0, L_0000024007246cb0;  alias, 1 drivers
v0000024007216670_0 .net "PFC_to_EX", 31 0, L_0000024007246ad0;  alias, 1 drivers
v0000024007215310_0 .net "PFC_to_IF", 31 0, L_0000024007245c70;  alias, 1 drivers
v00000240072158b0_0 .net "WB_rd_ind", 4 0, v000002400722a8c0_0;  alias, 1 drivers
v00000240072159f0_0 .net "Wrong_prediction", 0 0, L_000002400725d060;  alias, 1 drivers
v0000024007216710_0 .net *"_ivl_11", 0 0, L_0000024007248c80;  1 drivers
v0000024007215090_0 .net *"_ivl_13", 9 0, L_0000024007245bd0;  1 drivers
v0000024007214d70_0 .net *"_ivl_15", 9 0, L_0000024007244e10;  1 drivers
v00000240072171b0_0 .net *"_ivl_16", 9 0, L_0000024007245130;  1 drivers
v00000240072153b0_0 .net *"_ivl_19", 9 0, L_00000240072449b0;  1 drivers
v0000024007215c70_0 .net *"_ivl_20", 9 0, L_0000024007245950;  1 drivers
v0000024007215b30_0 .net *"_ivl_25", 0 0, L_0000024007248820;  1 drivers
v0000024007215bd0_0 .net *"_ivl_27", 0 0, L_0000024007248ba0;  1 drivers
v00000240072167b0_0 .net *"_ivl_29", 9 0, L_00000240072451d0;  1 drivers
v0000024007215d10_0 .net *"_ivl_3", 0 0, L_0000024007247550;  1 drivers
L_00000240072601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000024007217070_0 .net/2u *"_ivl_30", 9 0, L_00000240072601f0;  1 drivers
v0000024007216cb0_0 .net *"_ivl_32", 9 0, L_0000024007245810;  1 drivers
v0000024007216170_0 .net *"_ivl_35", 9 0, L_0000024007245db0;  1 drivers
v0000024007215450_0 .net *"_ivl_37", 9 0, L_0000024007246a30;  1 drivers
v0000024007217430_0 .net *"_ivl_38", 9 0, L_0000024007245ef0;  1 drivers
v0000024007217110_0 .net *"_ivl_40", 9 0, L_0000024007244af0;  1 drivers
L_0000024007260238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024007214e10_0 .net/2s *"_ivl_45", 21 0, L_0000024007260238;  1 drivers
L_0000024007260280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024007215db0_0 .net/2s *"_ivl_50", 21 0, L_0000024007260280;  1 drivers
v0000024007215950_0 .net *"_ivl_9", 0 0, L_0000024007247b00;  1 drivers
v00000240072172f0_0 .net "clk", 0 0, L_0000024007181fd0;  alias, 1 drivers
v0000024007215130_0 .net "forward_to_B", 31 0, L_0000024007244910;  alias, 1 drivers
v0000024007216850_0 .net "imm", 31 0, v0000024007214230_0;  1 drivers
v0000024007215590_0 .net "inst", 31 0, v0000024007216df0_0;  alias, 1 drivers
v00000240072168f0_0 .net "is_branch_and_taken", 0 0, L_0000024007248270;  alias, 1 drivers
v0000024007214eb0_0 .net "is_oper2_immed", 0 0, L_0000024007248ac0;  alias, 1 drivers
v0000024007217390_0 .net "mem_read", 0 0, L_0000024007246f30;  alias, 1 drivers
v0000024007216530_0 .net "mem_write", 0 0, L_0000024007246d50;  alias, 1 drivers
v0000024007215e50_0 .net "pc", 31 0, v0000024007216f30_0;  alias, 1 drivers
v0000024007215f90_0 .net "pc_write", 0 0, v0000024007219eb0_0;  alias, 1 drivers
v0000024007216d50_0 .net "predicted", 0 0, L_0000024007247b70;  1 drivers
v0000024007216e90_0 .net "predicted_to_EX", 0 0, v0000024007218fb0_0;  alias, 1 drivers
v00000240072160d0_0 .net "reg_write", 0 0, L_0000024007247250;  alias, 1 drivers
v0000024007216fd0_0 .net "reg_write_from_wb", 0 0, v0000024007229ec0_0;  alias, 1 drivers
v0000024007216210_0 .net "rs1", 31 0, v0000024007212750_0;  alias, 1 drivers
v00000240072162b0_0 .net "rs2", 31 0, v00000240072127f0_0;  alias, 1 drivers
v0000024007216350_0 .net "rst", 0 0, v00000240072444b0_0;  alias, 1 drivers
v00000240072163f0_0 .net "wr_reg_data", 31 0, L_000002400725d220;  alias, 1 drivers
L_0000024007244910 .functor MUXZ 32, v00000240072127f0_0, v0000024007214230_0, L_0000024007248ac0, C4<>;
L_0000024007245bd0 .part v0000024007216f30_0, 0, 10;
L_0000024007244e10 .part v0000024007216df0_0, 0, 10;
L_0000024007245130 .arith/sum 10, L_0000024007245bd0, L_0000024007244e10;
L_00000240072449b0 .part v0000024007216df0_0, 0, 10;
L_0000024007245950 .functor MUXZ 10, L_00000240072449b0, L_0000024007245130, L_0000024007248c80, C4<>;
L_00000240072451d0 .part v0000024007216f30_0, 0, 10;
L_0000024007245810 .arith/sum 10, L_00000240072451d0, L_00000240072601f0;
L_0000024007245db0 .part v0000024007216f30_0, 0, 10;
L_0000024007246a30 .part v0000024007216df0_0, 0, 10;
L_0000024007245ef0 .arith/sum 10, L_0000024007245db0, L_0000024007246a30;
L_0000024007244af0 .functor MUXZ 10, L_0000024007245ef0, L_0000024007245810, L_0000024007248ba0, C4<>;
L_0000024007245c70 .concat8 [ 10 22 0 0], L_0000024007245950, L_0000024007260238;
L_0000024007246ad0 .concat8 [ 10 22 0 0], L_0000024007244af0, L_0000024007260280;
S_000002400720cdf0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002400720bb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002400721aa00 .param/l "add" 0 9 6, C4<000000100000>;
P_000002400721aa38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002400721aa70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002400721aaa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002400721aae0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002400721ab18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002400721ab50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002400721ab88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002400721abc0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002400721abf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002400721ac30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002400721ac68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002400721aca0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002400721acd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002400721ad10 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002400721ad48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002400721ad80 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002400721adb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002400721adf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002400721ae28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002400721ae60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002400721ae98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002400721aed0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002400721af08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002400721af40 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024007248c10 .functor OR 1, L_0000024007247b70, L_0000024007244f50, C4<0>, C4<0>;
L_0000024007247630 .functor OR 1, L_0000024007248c10, L_00000240072459f0, C4<0>, C4<0>;
v0000024007218f10_0 .net "EX1_opcode", 11 0, v0000024007210800_0;  alias, 1 drivers
v00000240072197d0_0 .net "EX2_opcode", 11 0, v000002400720de20_0;  alias, 1 drivers
v00000240072185b0_0 .net "ID_opcode", 11 0, v0000024007227440_0;  alias, 1 drivers
v0000024007219730_0 .net "PC_src", 2 0, L_0000024007246cb0;  alias, 1 drivers
v0000024007219c30_0 .net "Wrong_prediction", 0 0, L_000002400725d060;  alias, 1 drivers
L_00000240072603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000240072174d0_0 .net/2u *"_ivl_0", 2 0, L_00000240072603e8;  1 drivers
v0000024007217bb0_0 .net *"_ivl_10", 0 0, L_0000024007244eb0;  1 drivers
L_0000024007260508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000024007217610_0 .net/2u *"_ivl_12", 2 0, L_0000024007260508;  1 drivers
L_0000024007260550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024007217d90_0 .net/2u *"_ivl_14", 11 0, L_0000024007260550;  1 drivers
v00000240072195f0_0 .net *"_ivl_16", 0 0, L_0000024007244f50;  1 drivers
v00000240072176b0_0 .net *"_ivl_19", 0 0, L_0000024007248c10;  1 drivers
L_0000024007260430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000024007217ed0_0 .net/2u *"_ivl_2", 11 0, L_0000024007260430;  1 drivers
L_0000024007260598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000240072177f0_0 .net/2u *"_ivl_20", 11 0, L_0000024007260598;  1 drivers
v0000024007217e30_0 .net *"_ivl_22", 0 0, L_00000240072459f0;  1 drivers
v0000024007218010_0 .net *"_ivl_25", 0 0, L_0000024007247630;  1 drivers
L_00000240072605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000240072180b0_0 .net/2u *"_ivl_26", 2 0, L_00000240072605e0;  1 drivers
L_0000024007260628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024007218650_0 .net/2u *"_ivl_28", 2 0, L_0000024007260628;  1 drivers
v0000024007217a70_0 .net *"_ivl_30", 2 0, L_00000240072460d0;  1 drivers
v0000024007217890_0 .net *"_ivl_32", 2 0, L_0000024007245a90;  1 drivers
v0000024007219190_0 .net *"_ivl_34", 2 0, L_0000024007246b70;  1 drivers
v0000024007219230_0 .net *"_ivl_4", 0 0, L_0000024007245090;  1 drivers
L_0000024007260478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024007217930_0 .net/2u *"_ivl_6", 2 0, L_0000024007260478;  1 drivers
L_00000240072604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000240072179d0_0 .net/2u *"_ivl_8", 11 0, L_00000240072604c0;  1 drivers
v00000240072183d0_0 .net "clk", 0 0, L_0000024007181fd0;  alias, 1 drivers
v0000024007219370_0 .net "predicted", 0 0, L_0000024007247b70;  alias, 1 drivers
v0000024007217b10_0 .net "predicted_to_EX", 0 0, v0000024007218fb0_0;  alias, 1 drivers
v00000240072194b0_0 .net "rst", 0 0, v00000240072444b0_0;  alias, 1 drivers
v0000024007219550_0 .net "state", 1 0, v0000024007217570_0;  1 drivers
L_0000024007245090 .cmp/eq 12, v0000024007227440_0, L_0000024007260430;
L_0000024007244eb0 .cmp/eq 12, v0000024007210800_0, L_00000240072604c0;
L_0000024007244f50 .cmp/eq 12, v0000024007227440_0, L_0000024007260550;
L_00000240072459f0 .cmp/eq 12, v0000024007227440_0, L_0000024007260598;
L_00000240072460d0 .functor MUXZ 3, L_0000024007260628, L_00000240072605e0, L_0000024007247630, C4<>;
L_0000024007245a90 .functor MUXZ 3, L_00000240072460d0, L_0000024007260508, L_0000024007244eb0, C4<>;
L_0000024007246b70 .functor MUXZ 3, L_0000024007245a90, L_0000024007260478, L_0000024007245090, C4<>;
L_0000024007246cb0 .functor MUXZ 3, L_0000024007246b70, L_00000240072603e8, L_000002400725d060, C4<>;
S_000002400720b9a0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002400720cdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002400721af80 .param/l "add" 0 9 6, C4<000000100000>;
P_000002400721afb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002400721aff0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002400721b028 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002400721b060 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002400721b098 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002400721b0d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002400721b108 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002400721b140 .param/l "j" 0 9 19, C4<000010000000>;
P_000002400721b178 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002400721b1b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002400721b1e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002400721b220 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002400721b258 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002400721b290 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002400721b2c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002400721b300 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002400721b338 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002400721b370 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002400721b3a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002400721b3e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002400721b418 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002400721b450 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002400721b488 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002400721b4c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024007248040 .functor OR 1, L_0000024007245b30, L_0000024007245270, C4<0>, C4<0>;
L_0000024007248d60 .functor OR 1, L_0000024007246030, L_0000024007244cd0, C4<0>, C4<0>;
L_00000240072487b0 .functor AND 1, L_0000024007248040, L_0000024007248d60, C4<1>, C4<1>;
L_00000240072480b0 .functor NOT 1, L_00000240072487b0, C4<0>, C4<0>, C4<0>;
L_0000024007248890 .functor OR 1, v00000240072444b0_0, L_00000240072480b0, C4<0>, C4<0>;
L_0000024007247b70 .functor NOT 1, L_0000024007248890, C4<0>, C4<0>, C4<0>;
v0000024007217750_0 .net "EX_opcode", 11 0, v000002400720de20_0;  alias, 1 drivers
v00000240072186f0_0 .net "ID_opcode", 11 0, v0000024007227440_0;  alias, 1 drivers
v00000240072192d0_0 .net "Wrong_prediction", 0 0, L_000002400725d060;  alias, 1 drivers
L_00000240072602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024007217c50_0 .net/2u *"_ivl_0", 11 0, L_00000240072602c8;  1 drivers
L_0000024007260358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024007219af0_0 .net/2u *"_ivl_10", 1 0, L_0000024007260358;  1 drivers
v0000024007218510_0 .net *"_ivl_12", 0 0, L_0000024007246030;  1 drivers
L_00000240072603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000024007218150_0 .net/2u *"_ivl_14", 1 0, L_00000240072603a0;  1 drivers
v0000024007219870_0 .net *"_ivl_16", 0 0, L_0000024007244cd0;  1 drivers
v0000024007217f70_0 .net *"_ivl_19", 0 0, L_0000024007248d60;  1 drivers
v0000024007219410_0 .net *"_ivl_2", 0 0, L_0000024007245b30;  1 drivers
v0000024007219b90_0 .net *"_ivl_21", 0 0, L_00000240072487b0;  1 drivers
v0000024007218790_0 .net *"_ivl_22", 0 0, L_00000240072480b0;  1 drivers
v00000240072199b0_0 .net *"_ivl_25", 0 0, L_0000024007248890;  1 drivers
L_0000024007260310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024007219a50_0 .net/2u *"_ivl_4", 11 0, L_0000024007260310;  1 drivers
v0000024007219910_0 .net *"_ivl_6", 0 0, L_0000024007245270;  1 drivers
v00000240072181f0_0 .net *"_ivl_9", 0 0, L_0000024007248040;  1 drivers
v0000024007219050_0 .net "clk", 0 0, L_0000024007181fd0;  alias, 1 drivers
v0000024007219690_0 .net "predicted", 0 0, L_0000024007247b70;  alias, 1 drivers
v0000024007218fb0_0 .var "predicted_to_EX", 0 0;
v00000240072190f0_0 .net "rst", 0 0, v00000240072444b0_0;  alias, 1 drivers
v0000024007217570_0 .var "state", 1 0;
E_000002400719a610 .event posedge, v0000024007219050_0, v0000024007200020_0;
L_0000024007245b30 .cmp/eq 12, v0000024007227440_0, L_00000240072602c8;
L_0000024007245270 .cmp/eq 12, v0000024007227440_0, L_0000024007260310;
L_0000024007246030 .cmp/eq 2, v0000024007217570_0, L_0000024007260358;
L_0000024007244cd0 .cmp/eq 2, v0000024007217570_0, L_00000240072603a0;
S_000002400720be50 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002400720bb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002400721d510 .param/l "add" 0 9 6, C4<000000100000>;
P_000002400721d548 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002400721d580 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002400721d5b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002400721d5f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002400721d628 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002400721d660 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002400721d698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002400721d6d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002400721d708 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002400721d740 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002400721d778 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002400721d7b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002400721d7e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002400721d820 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002400721d858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002400721d890 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002400721d8c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002400721d900 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002400721d938 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002400721d970 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002400721d9a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002400721d9e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002400721da18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002400721da50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024007218330_0 .net "EX1_memread", 0 0, v00000240072104e0_0;  alias, 1 drivers
v0000024007218d30_0 .net "EX1_rd_ind", 4 0, v0000024007211200_0;  alias, 1 drivers
v0000024007218290_0 .net "EX1_rd_indzero", 0 0, v0000024007210940_0;  alias, 1 drivers
v0000024007218ab0_0 .net "EX2_memread", 0 0, v000002400720e460_0;  alias, 1 drivers
v0000024007218a10_0 .net "EX2_rd_ind", 4 0, v000002400720dec0_0;  alias, 1 drivers
v0000024007218830_0 .net "EX2_rd_indzero", 0 0, v000002400720ed20_0;  alias, 1 drivers
v0000024007218470_0 .var "ID_EX1_flush", 0 0;
v00000240072188d0_0 .var "ID_EX2_flush", 0 0;
v0000024007218970_0 .net "ID_opcode", 11 0, v0000024007227440_0;  alias, 1 drivers
v0000024007218dd0_0 .net "ID_rs1_ind", 4 0, v0000024007226fe0_0;  alias, 1 drivers
v0000024007218bf0_0 .net "ID_rs2_ind", 4 0, v0000024007227760_0;  alias, 1 drivers
v000002400721a310_0 .var "IF_ID_Write", 0 0;
v000002400721a3b0_0 .var "IF_ID_flush", 0 0;
v0000024007219eb0_0 .var "PC_Write", 0 0;
v000002400721a090_0 .net "Wrong_prediction", 0 0, L_000002400725d060;  alias, 1 drivers
E_0000024007199a90/0 .event anyedge, v00000240072051b0_0, v00000240072104e0_0, v0000024007210940_0, v000002400720f860_0;
E_0000024007199a90/1 .event anyedge, v0000024007211200_0, v000002400720f040_0, v00000240071233e0_0, v000002400720ed20_0;
E_0000024007199a90/2 .event anyedge, v00000240071fff80_0, v000002400720f180_0;
E_0000024007199a90 .event/or E_0000024007199a90/0, E_0000024007199a90/1, E_0000024007199a90/2;
S_000002400720cf80 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002400720bb30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002400721da90 .param/l "add" 0 9 6, C4<000000100000>;
P_000002400721dac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002400721db00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002400721db38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002400721db70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002400721dba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002400721dbe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002400721dc18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002400721dc50 .param/l "j" 0 9 19, C4<000010000000>;
P_000002400721dc88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002400721dcc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002400721dcf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002400721dd30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002400721dd68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002400721dda0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002400721ddd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002400721de10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002400721de48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002400721de80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002400721deb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002400721def0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002400721df28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002400721df60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002400721df98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002400721dfd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024007248a50 .functor OR 1, L_0000024007246170, L_0000024007246210, C4<0>, C4<0>;
L_0000024007248970 .functor OR 1, L_0000024007248a50, L_00000240072462b0, C4<0>, C4<0>;
L_0000024007247f60 .functor OR 1, L_0000024007248970, L_00000240072445f0, C4<0>, C4<0>;
L_00000240072483c0 .functor OR 1, L_0000024007247f60, L_0000024007244690, C4<0>, C4<0>;
L_0000024007248f90 .functor OR 1, L_00000240072483c0, L_0000024007244ff0, C4<0>, C4<0>;
L_00000240072489e0 .functor OR 1, L_0000024007248f90, L_0000024007244730, C4<0>, C4<0>;
L_0000024007248120 .functor OR 1, L_00000240072489e0, L_0000024007245310, C4<0>, C4<0>;
L_0000024007248ac0 .functor OR 1, L_0000024007248120, L_0000024007245450, C4<0>, C4<0>;
L_0000024007247da0 .functor OR 1, L_0000024007247390, L_00000240072471b0, C4<0>, C4<0>;
L_0000024007248cf0 .functor OR 1, L_0000024007247da0, L_0000024007247430, C4<0>, C4<0>;
L_0000024007248f20 .functor OR 1, L_0000024007248cf0, L_0000024007246e90, C4<0>, C4<0>;
L_0000024007249000 .functor OR 1, L_0000024007248f20, L_0000024007246df0, C4<0>, C4<0>;
v0000024007219e10_0 .net "ID_opcode", 11 0, v0000024007227440_0;  alias, 1 drivers
L_0000024007260670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000024007219cd0_0 .net/2u *"_ivl_0", 11 0, L_0000024007260670;  1 drivers
L_0000024007260700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000024007219f50_0 .net/2u *"_ivl_10", 11 0, L_0000024007260700;  1 drivers
L_0000024007260bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000024007219d70_0 .net/2u *"_ivl_102", 11 0, L_0000024007260bc8;  1 drivers
L_0000024007260c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024007219ff0_0 .net/2u *"_ivl_106", 11 0, L_0000024007260c10;  1 drivers
v000002400721a130_0 .net *"_ivl_12", 0 0, L_00000240072462b0;  1 drivers
v000002400721a1d0_0 .net *"_ivl_15", 0 0, L_0000024007248970;  1 drivers
L_0000024007260748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002400721a270_0 .net/2u *"_ivl_16", 11 0, L_0000024007260748;  1 drivers
v0000024007212b10_0 .net *"_ivl_18", 0 0, L_00000240072445f0;  1 drivers
v00000240072142d0_0 .net *"_ivl_2", 0 0, L_0000024007246170;  1 drivers
v00000240072124d0_0 .net *"_ivl_21", 0 0, L_0000024007247f60;  1 drivers
L_0000024007260790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000024007212bb0_0 .net/2u *"_ivl_22", 11 0, L_0000024007260790;  1 drivers
v0000024007213330_0 .net *"_ivl_24", 0 0, L_0000024007244690;  1 drivers
v0000024007212c50_0 .net *"_ivl_27", 0 0, L_00000240072483c0;  1 drivers
L_00000240072607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024007214190_0 .net/2u *"_ivl_28", 11 0, L_00000240072607d8;  1 drivers
v0000024007213f10_0 .net *"_ivl_30", 0 0, L_0000024007244ff0;  1 drivers
v0000024007212cf0_0 .net *"_ivl_33", 0 0, L_0000024007248f90;  1 drivers
L_0000024007260820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000024007213a10_0 .net/2u *"_ivl_34", 11 0, L_0000024007260820;  1 drivers
v00000240072138d0_0 .net *"_ivl_36", 0 0, L_0000024007244730;  1 drivers
v0000024007213ab0_0 .net *"_ivl_39", 0 0, L_00000240072489e0;  1 drivers
L_00000240072606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000024007213010_0 .net/2u *"_ivl_4", 11 0, L_00000240072606b8;  1 drivers
L_0000024007260868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000024007212890_0 .net/2u *"_ivl_40", 11 0, L_0000024007260868;  1 drivers
v0000024007213dd0_0 .net *"_ivl_42", 0 0, L_0000024007245310;  1 drivers
v00000240072135b0_0 .net *"_ivl_45", 0 0, L_0000024007248120;  1 drivers
L_00000240072608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000024007214370_0 .net/2u *"_ivl_46", 11 0, L_00000240072608b0;  1 drivers
v0000024007212d90_0 .net *"_ivl_48", 0 0, L_0000024007245450;  1 drivers
L_00000240072608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024007212930_0 .net/2u *"_ivl_52", 11 0, L_00000240072608f8;  1 drivers
L_0000024007260940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024007213c90_0 .net/2u *"_ivl_56", 11 0, L_0000024007260940;  1 drivers
v0000024007213b50_0 .net *"_ivl_6", 0 0, L_0000024007246210;  1 drivers
L_0000024007260988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024007214870_0 .net/2u *"_ivl_60", 11 0, L_0000024007260988;  1 drivers
L_00000240072609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000024007214910_0 .net/2u *"_ivl_64", 11 0, L_00000240072609d0;  1 drivers
L_0000024007260a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024007213fb0_0 .net/2u *"_ivl_68", 11 0, L_0000024007260a18;  1 drivers
L_0000024007260a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024007212e30_0 .net/2u *"_ivl_72", 11 0, L_0000024007260a60;  1 drivers
v00000240072136f0_0 .net *"_ivl_74", 0 0, L_0000024007247390;  1 drivers
L_0000024007260aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000240072149b0_0 .net/2u *"_ivl_76", 11 0, L_0000024007260aa8;  1 drivers
v0000024007214a50_0 .net *"_ivl_78", 0 0, L_00000240072471b0;  1 drivers
v0000024007214410_0 .net *"_ivl_81", 0 0, L_0000024007247da0;  1 drivers
L_0000024007260af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024007213d30_0 .net/2u *"_ivl_82", 11 0, L_0000024007260af0;  1 drivers
v0000024007214050_0 .net *"_ivl_84", 0 0, L_0000024007247430;  1 drivers
v0000024007213470_0 .net *"_ivl_87", 0 0, L_0000024007248cf0;  1 drivers
L_0000024007260b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024007214af0_0 .net/2u *"_ivl_88", 11 0, L_0000024007260b38;  1 drivers
v00000240072140f0_0 .net *"_ivl_9", 0 0, L_0000024007248a50;  1 drivers
v0000024007212570_0 .net *"_ivl_90", 0 0, L_0000024007246e90;  1 drivers
v0000024007214b90_0 .net *"_ivl_93", 0 0, L_0000024007248f20;  1 drivers
L_0000024007260b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024007213e70_0 .net/2u *"_ivl_94", 11 0, L_0000024007260b80;  1 drivers
v0000024007214c30_0 .net *"_ivl_96", 0 0, L_0000024007246df0;  1 drivers
v00000240072144b0_0 .net *"_ivl_99", 0 0, L_0000024007249000;  1 drivers
v0000024007212f70_0 .net "is_beq", 0 0, L_00000240072454f0;  alias, 1 drivers
v0000024007212610_0 .net "is_bne", 0 0, L_0000024007245630;  alias, 1 drivers
v0000024007213790_0 .net "is_j", 0 0, L_00000240072472f0;  alias, 1 drivers
v0000024007213970_0 .net "is_jal", 0 0, L_0000024007247110;  alias, 1 drivers
v0000024007213510_0 .net "is_jr", 0 0, L_00000240072456d0;  alias, 1 drivers
v0000024007214550_0 .net "is_oper2_immed", 0 0, L_0000024007248ac0;  alias, 1 drivers
v0000024007214730_0 .net "memread", 0 0, L_0000024007246f30;  alias, 1 drivers
v0000024007213bf0_0 .net "memwrite", 0 0, L_0000024007246d50;  alias, 1 drivers
v0000024007214690_0 .net "regwrite", 0 0, L_0000024007247250;  alias, 1 drivers
L_0000024007246170 .cmp/eq 12, v0000024007227440_0, L_0000024007260670;
L_0000024007246210 .cmp/eq 12, v0000024007227440_0, L_00000240072606b8;
L_00000240072462b0 .cmp/eq 12, v0000024007227440_0, L_0000024007260700;
L_00000240072445f0 .cmp/eq 12, v0000024007227440_0, L_0000024007260748;
L_0000024007244690 .cmp/eq 12, v0000024007227440_0, L_0000024007260790;
L_0000024007244ff0 .cmp/eq 12, v0000024007227440_0, L_00000240072607d8;
L_0000024007244730 .cmp/eq 12, v0000024007227440_0, L_0000024007260820;
L_0000024007245310 .cmp/eq 12, v0000024007227440_0, L_0000024007260868;
L_0000024007245450 .cmp/eq 12, v0000024007227440_0, L_00000240072608b0;
L_00000240072454f0 .cmp/eq 12, v0000024007227440_0, L_00000240072608f8;
L_0000024007245630 .cmp/eq 12, v0000024007227440_0, L_0000024007260940;
L_00000240072456d0 .cmp/eq 12, v0000024007227440_0, L_0000024007260988;
L_0000024007247110 .cmp/eq 12, v0000024007227440_0, L_00000240072609d0;
L_00000240072472f0 .cmp/eq 12, v0000024007227440_0, L_0000024007260a18;
L_0000024007247390 .cmp/eq 12, v0000024007227440_0, L_0000024007260a60;
L_00000240072471b0 .cmp/eq 12, v0000024007227440_0, L_0000024007260aa8;
L_0000024007247430 .cmp/eq 12, v0000024007227440_0, L_0000024007260af0;
L_0000024007246e90 .cmp/eq 12, v0000024007227440_0, L_0000024007260b38;
L_0000024007246df0 .cmp/eq 12, v0000024007227440_0, L_0000024007260b80;
L_0000024007247250 .reduce/nor L_0000024007249000;
L_0000024007246f30 .cmp/eq 12, v0000024007227440_0, L_0000024007260bc8;
L_0000024007246d50 .cmp/eq 12, v0000024007227440_0, L_0000024007260c10;
S_000002400720d5c0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002400720bb30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000024007226020 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024007226058 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024007226090 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000240072260c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024007226100 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024007226138 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024007226170 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000240072261a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000240072261e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024007226218 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024007226250 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024007226288 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000240072262c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000240072262f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024007226330 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024007226368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000240072263a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000240072263d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024007226410 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024007226448 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024007226480 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000240072264b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000240072264f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024007226528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024007226560 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024007214230_0 .var "Immed", 31 0;
v00000240072145f0_0 .net "Inst", 31 0, v0000024007216df0_0;  alias, 1 drivers
v00000240072147d0_0 .net "opcode", 11 0, v0000024007227440_0;  alias, 1 drivers
E_000002400719a050 .event anyedge, v000002400720f180_0, v00000240072145f0_0;
S_000002400720d2a0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002400720bb30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000024007212750_0 .var "Read_data1", 31 0;
v00000240072127f0_0 .var "Read_data2", 31 0;
v00000240072129d0_0 .net "Read_reg1", 4 0, v0000024007226fe0_0;  alias, 1 drivers
v0000024007212a70_0 .net "Read_reg2", 4 0, v0000024007227760_0;  alias, 1 drivers
v0000024007213830_0 .net "Write_data", 31 0, L_000002400725d220;  alias, 1 drivers
v0000024007212ed0_0 .net "Write_en", 0 0, v0000024007229ec0_0;  alias, 1 drivers
v00000240072130b0_0 .net "Write_reg", 4 0, v000002400722a8c0_0;  alias, 1 drivers
v0000024007213150_0 .net "clk", 0 0, L_0000024007181fd0;  alias, 1 drivers
v00000240072131f0_0 .var/i "i", 31 0;
v0000024007213290 .array "reg_file", 0 31, 31 0;
v0000024007213650_0 .net "rst", 0 0, v00000240072444b0_0;  alias, 1 drivers
E_000002400719a210 .event posedge, v0000024007219050_0;
S_000002400720c490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002400720d2a0;
 .timescale 0 0;
v00000240072133d0_0 .var/i "i", 31 0;
S_000002400720bcc0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000240072265a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000240072265d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024007226610 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024007226648 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024007226680 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000240072266b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000240072266f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024007226728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024007226760 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024007226798 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000240072267d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024007226808 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024007226840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024007226878 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000240072268b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000240072268e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024007226920 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024007226958 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024007226990 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000240072269c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024007226a00 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024007226a38 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024007226a70 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024007226aa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024007226ae0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024007216df0_0 .var "ID_INST", 31 0;
v0000024007216f30_0 .var "ID_PC", 31 0;
v0000024007227440_0 .var "ID_opcode", 11 0;
v0000024007228200_0 .var "ID_rd_ind", 4 0;
v0000024007226fe0_0 .var "ID_rs1_ind", 4 0;
v0000024007227760_0 .var "ID_rs2_ind", 4 0;
v00000240072282a0_0 .net "IF_FLUSH", 0 0, v000002400721a3b0_0;  alias, 1 drivers
v0000024007227b20_0 .net "IF_INST", 31 0, L_0000024007247a20;  alias, 1 drivers
v00000240072278a0_0 .net "IF_PC", 31 0, v0000024007227080_0;  alias, 1 drivers
v0000024007228660_0 .net "clk", 0 0, L_0000024007248740;  1 drivers
v0000024007227e40_0 .net "if_id_Write", 0 0, v000002400721a310_0;  alias, 1 drivers
v0000024007227bc0_0 .net "rst", 0 0, v00000240072444b0_0;  alias, 1 drivers
E_000002400719a190 .event posedge, v0000024007200020_0, v0000024007228660_0;
S_000002400720c940 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002400722aa00_0 .net "EX1_PFC", 31 0, L_000002400723f730;  alias, 1 drivers
v0000024007229600_0 .net "EX2_PFC", 31 0, v000002400720ff40_0;  alias, 1 drivers
v000002400722a0a0_0 .net "ID_PFC", 31 0, L_0000024007245c70;  alias, 1 drivers
v000002400722a780_0 .net "PC_src", 2 0, L_0000024007246cb0;  alias, 1 drivers
v000002400722a320_0 .net "PC_write", 0 0, v0000024007219eb0_0;  alias, 1 drivers
L_0000024007260088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024007229a60_0 .net/2u *"_ivl_0", 31 0, L_0000024007260088;  1 drivers
v00000240072297e0_0 .net "clk", 0 0, L_0000024007181fd0;  alias, 1 drivers
v000002400722a000_0 .net "inst", 31 0, L_0000024007247a20;  alias, 1 drivers
v0000024007229380_0 .net "inst_mem_in", 31 0, v0000024007227080_0;  alias, 1 drivers
v000002400722ae60_0 .net "pc_reg_in", 31 0, L_0000024007248dd0;  1 drivers
v0000024007229ce0_0 .net "rst", 0 0, v00000240072444b0_0;  alias, 1 drivers
L_0000024007246c10 .arith/sum 32, v0000024007227080_0, L_0000024007260088;
S_000002400720bfe0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002400720c940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000024007247a20 .functor BUFZ 32, L_0000024007246350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024007227ee0_0 .net "Data_Out", 31 0, L_0000024007247a20;  alias, 1 drivers
v00000240072271c0 .array "InstMem", 0 1023, 31 0;
v0000024007228980_0 .net *"_ivl_0", 31 0, L_0000024007246350;  1 drivers
v0000024007227260_0 .net *"_ivl_3", 9 0, L_0000024007244b90;  1 drivers
v00000240072279e0_0 .net *"_ivl_4", 11 0, L_0000024007244d70;  1 drivers
L_00000240072601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024007228840_0 .net *"_ivl_7", 1 0, L_00000240072601a8;  1 drivers
v00000240072285c0_0 .net "addr", 31 0, v0000024007227080_0;  alias, 1 drivers
v0000024007228160_0 .net "clk", 0 0, L_0000024007181fd0;  alias, 1 drivers
v0000024007228b60_0 .var/i "i", 31 0;
L_0000024007246350 .array/port v00000240072271c0, L_0000024007244d70;
L_0000024007244b90 .part v0000024007227080_0, 0, 10;
L_0000024007244d70 .concat [ 10 2 0 0], L_0000024007244b90, L_00000240072601a8;
S_000002400720c170 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002400720c940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000024007199a10 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000240072276c0_0 .net "DataIn", 31 0, L_0000024007248dd0;  alias, 1 drivers
v0000024007227080_0 .var "DataOut", 31 0;
v0000024007227800_0 .net "PC_Write", 0 0, v0000024007219eb0_0;  alias, 1 drivers
v0000024007226b80_0 .net "clk", 0 0, L_0000024007181fd0;  alias, 1 drivers
v0000024007227940_0 .net "rst", 0 0, v00000240072444b0_0;  alias, 1 drivers
S_000002400720c300 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002400720c940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002400719a310 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000240071825f0 .functor NOT 1, L_00000240072468f0, C4<0>, C4<0>, C4<0>;
L_0000024007182350 .functor NOT 1, L_00000240072458b0, C4<0>, C4<0>, C4<0>;
L_00000240071823c0 .functor AND 1, L_00000240071825f0, L_0000024007182350, C4<1>, C4<1>;
L_00000240071824a0 .functor NOT 1, L_00000240072453b0, C4<0>, C4<0>, C4<0>;
L_000002400711c470 .functor AND 1, L_00000240071823c0, L_00000240071824a0, C4<1>, C4<1>;
L_000002400711cf60 .functor AND 32, L_0000024007245d10, L_0000024007246c10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002400711c1d0 .functor NOT 1, L_0000024007246490, C4<0>, C4<0>, C4<0>;
L_000002400711c2b0 .functor NOT 1, L_0000024007246530, C4<0>, C4<0>, C4<0>;
L_00000240072484a0 .functor AND 1, L_000002400711c1d0, L_000002400711c2b0, C4<1>, C4<1>;
L_0000024007248e40 .functor AND 1, L_00000240072484a0, L_0000024007245f90, C4<1>, C4<1>;
L_0000024007248200 .functor AND 32, L_0000024007245e50, L_0000024007245c70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024007248b30 .functor OR 32, L_000002400711cf60, L_0000024007248200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240072477f0 .functor NOT 1, L_0000024007246710, C4<0>, C4<0>, C4<0>;
L_0000024007248190 .functor AND 1, L_00000240072477f0, L_0000024007246670, C4<1>, C4<1>;
L_0000024007248510 .functor NOT 1, L_0000024007244870, C4<0>, C4<0>, C4<0>;
L_00000240072485f0 .functor AND 1, L_0000024007248190, L_0000024007248510, C4<1>, C4<1>;
L_0000024007248eb0 .functor AND 32, L_0000024007245590, v0000024007227080_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024007247c50 .functor OR 32, L_0000024007248b30, L_0000024007248eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024007247fd0 .functor NOT 1, L_0000024007244550, C4<0>, C4<0>, C4<0>;
L_0000024007247ef0 .functor AND 1, L_0000024007247fd0, L_0000024007245770, C4<1>, C4<1>;
L_00000240072486d0 .functor AND 1, L_0000024007247ef0, L_00000240072463f0, C4<1>, C4<1>;
L_0000024007248580 .functor AND 32, L_0000024007244a50, L_000002400723f730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024007247a90 .functor OR 32, L_0000024007247c50, L_0000024007248580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000240072479b0 .functor NOT 1, L_0000024007246990, C4<0>, C4<0>, C4<0>;
L_0000024007247e10 .functor AND 1, L_0000024007246850, L_00000240072479b0, C4<1>, C4<1>;
L_0000024007248900 .functor NOT 1, L_00000240072447d0, C4<0>, C4<0>, C4<0>;
L_0000024007248660 .functor AND 1, L_0000024007247e10, L_0000024007248900, C4<1>, C4<1>;
L_0000024007247cc0 .functor AND 32, L_0000024007244c30, v000002400720ff40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024007248dd0 .functor OR 32, L_0000024007247a90, L_0000024007247cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024007228480_0 .net *"_ivl_1", 0 0, L_00000240072468f0;  1 drivers
v0000024007226e00_0 .net *"_ivl_11", 0 0, L_00000240072453b0;  1 drivers
v0000024007226f40_0 .net *"_ivl_12", 0 0, L_00000240071824a0;  1 drivers
v0000024007228700_0 .net *"_ivl_14", 0 0, L_000002400711c470;  1 drivers
v0000024007228a20_0 .net *"_ivl_16", 31 0, L_0000024007245d10;  1 drivers
v0000024007226c20_0 .net *"_ivl_18", 31 0, L_000002400711cf60;  1 drivers
v00000240072291a0_0 .net *"_ivl_2", 0 0, L_00000240071825f0;  1 drivers
v0000024007227c60_0 .net *"_ivl_21", 0 0, L_0000024007246490;  1 drivers
v0000024007228f20_0 .net *"_ivl_22", 0 0, L_000002400711c1d0;  1 drivers
v0000024007228d40_0 .net *"_ivl_25", 0 0, L_0000024007246530;  1 drivers
v0000024007228e80_0 .net *"_ivl_26", 0 0, L_000002400711c2b0;  1 drivers
v0000024007229240_0 .net *"_ivl_28", 0 0, L_00000240072484a0;  1 drivers
v0000024007227d00_0 .net *"_ivl_31", 0 0, L_0000024007245f90;  1 drivers
v00000240072274e0_0 .net *"_ivl_32", 0 0, L_0000024007248e40;  1 drivers
v0000024007228ac0_0 .net *"_ivl_34", 31 0, L_0000024007245e50;  1 drivers
v0000024007227da0_0 .net *"_ivl_36", 31 0, L_0000024007248200;  1 drivers
v0000024007228c00_0 .net *"_ivl_38", 31 0, L_0000024007248b30;  1 drivers
v0000024007228de0_0 .net *"_ivl_41", 0 0, L_0000024007246710;  1 drivers
v0000024007226cc0_0 .net *"_ivl_42", 0 0, L_00000240072477f0;  1 drivers
v00000240072287a0_0 .net *"_ivl_45", 0 0, L_0000024007246670;  1 drivers
v0000024007227f80_0 .net *"_ivl_46", 0 0, L_0000024007248190;  1 drivers
v0000024007228ca0_0 .net *"_ivl_49", 0 0, L_0000024007244870;  1 drivers
v0000024007228520_0 .net *"_ivl_5", 0 0, L_00000240072458b0;  1 drivers
v0000024007228020_0 .net *"_ivl_50", 0 0, L_0000024007248510;  1 drivers
v00000240072288e0_0 .net *"_ivl_52", 0 0, L_00000240072485f0;  1 drivers
v0000024007228fc0_0 .net *"_ivl_54", 31 0, L_0000024007245590;  1 drivers
v00000240072280c0_0 .net *"_ivl_56", 31 0, L_0000024007248eb0;  1 drivers
v0000024007229060_0 .net *"_ivl_58", 31 0, L_0000024007247c50;  1 drivers
v0000024007227120_0 .net *"_ivl_6", 0 0, L_0000024007182350;  1 drivers
v0000024007228340_0 .net *"_ivl_61", 0 0, L_0000024007244550;  1 drivers
v00000240072283e0_0 .net *"_ivl_62", 0 0, L_0000024007247fd0;  1 drivers
v0000024007229100_0 .net *"_ivl_65", 0 0, L_0000024007245770;  1 drivers
v00000240072292e0_0 .net *"_ivl_66", 0 0, L_0000024007247ef0;  1 drivers
v0000024007227580_0 .net *"_ivl_69", 0 0, L_00000240072463f0;  1 drivers
v0000024007226d60_0 .net *"_ivl_70", 0 0, L_00000240072486d0;  1 drivers
v00000240072273a0_0 .net *"_ivl_72", 31 0, L_0000024007244a50;  1 drivers
v0000024007226ea0_0 .net *"_ivl_74", 31 0, L_0000024007248580;  1 drivers
v0000024007227300_0 .net *"_ivl_76", 31 0, L_0000024007247a90;  1 drivers
v0000024007227620_0 .net *"_ivl_79", 0 0, L_0000024007246850;  1 drivers
v000002400722a6e0_0 .net *"_ivl_8", 0 0, L_00000240071823c0;  1 drivers
v00000240072296a0_0 .net *"_ivl_81", 0 0, L_0000024007246990;  1 drivers
v000002400722ac80_0 .net *"_ivl_82", 0 0, L_00000240072479b0;  1 drivers
v0000024007229ba0_0 .net *"_ivl_84", 0 0, L_0000024007247e10;  1 drivers
v000002400722b360_0 .net *"_ivl_87", 0 0, L_00000240072447d0;  1 drivers
v000002400722a5a0_0 .net *"_ivl_88", 0 0, L_0000024007248900;  1 drivers
v000002400722b0e0_0 .net *"_ivl_90", 0 0, L_0000024007248660;  1 drivers
v000002400722a640_0 .net *"_ivl_92", 31 0, L_0000024007244c30;  1 drivers
v000002400722a140_0 .net *"_ivl_94", 31 0, L_0000024007247cc0;  1 drivers
v000002400722ab40_0 .net "ina", 31 0, L_0000024007246c10;  1 drivers
v000002400722b220_0 .net "inb", 31 0, L_0000024007245c70;  alias, 1 drivers
v000002400722ad20_0 .net "inc", 31 0, v0000024007227080_0;  alias, 1 drivers
v0000024007229920_0 .net "ind", 31 0, L_000002400723f730;  alias, 1 drivers
v000002400722b540_0 .net "ine", 31 0, v000002400720ff40_0;  alias, 1 drivers
L_00000240072600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002400722abe0_0 .net "inf", 31 0, L_00000240072600d0;  1 drivers
L_0000024007260118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002400722adc0_0 .net "ing", 31 0, L_0000024007260118;  1 drivers
L_0000024007260160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000240072299c0_0 .net "inh", 31 0, L_0000024007260160;  1 drivers
v0000024007229b00_0 .net "out", 31 0, L_0000024007248dd0;  alias, 1 drivers
v0000024007229c40_0 .net "sel", 2 0, L_0000024007246cb0;  alias, 1 drivers
L_00000240072468f0 .part L_0000024007246cb0, 2, 1;
L_00000240072458b0 .part L_0000024007246cb0, 1, 1;
L_00000240072453b0 .part L_0000024007246cb0, 0, 1;
LS_0000024007245d10_0_0 .concat [ 1 1 1 1], L_000002400711c470, L_000002400711c470, L_000002400711c470, L_000002400711c470;
LS_0000024007245d10_0_4 .concat [ 1 1 1 1], L_000002400711c470, L_000002400711c470, L_000002400711c470, L_000002400711c470;
LS_0000024007245d10_0_8 .concat [ 1 1 1 1], L_000002400711c470, L_000002400711c470, L_000002400711c470, L_000002400711c470;
LS_0000024007245d10_0_12 .concat [ 1 1 1 1], L_000002400711c470, L_000002400711c470, L_000002400711c470, L_000002400711c470;
LS_0000024007245d10_0_16 .concat [ 1 1 1 1], L_000002400711c470, L_000002400711c470, L_000002400711c470, L_000002400711c470;
LS_0000024007245d10_0_20 .concat [ 1 1 1 1], L_000002400711c470, L_000002400711c470, L_000002400711c470, L_000002400711c470;
LS_0000024007245d10_0_24 .concat [ 1 1 1 1], L_000002400711c470, L_000002400711c470, L_000002400711c470, L_000002400711c470;
LS_0000024007245d10_0_28 .concat [ 1 1 1 1], L_000002400711c470, L_000002400711c470, L_000002400711c470, L_000002400711c470;
LS_0000024007245d10_1_0 .concat [ 4 4 4 4], LS_0000024007245d10_0_0, LS_0000024007245d10_0_4, LS_0000024007245d10_0_8, LS_0000024007245d10_0_12;
LS_0000024007245d10_1_4 .concat [ 4 4 4 4], LS_0000024007245d10_0_16, LS_0000024007245d10_0_20, LS_0000024007245d10_0_24, LS_0000024007245d10_0_28;
L_0000024007245d10 .concat [ 16 16 0 0], LS_0000024007245d10_1_0, LS_0000024007245d10_1_4;
L_0000024007246490 .part L_0000024007246cb0, 2, 1;
L_0000024007246530 .part L_0000024007246cb0, 1, 1;
L_0000024007245f90 .part L_0000024007246cb0, 0, 1;
LS_0000024007245e50_0_0 .concat [ 1 1 1 1], L_0000024007248e40, L_0000024007248e40, L_0000024007248e40, L_0000024007248e40;
LS_0000024007245e50_0_4 .concat [ 1 1 1 1], L_0000024007248e40, L_0000024007248e40, L_0000024007248e40, L_0000024007248e40;
LS_0000024007245e50_0_8 .concat [ 1 1 1 1], L_0000024007248e40, L_0000024007248e40, L_0000024007248e40, L_0000024007248e40;
LS_0000024007245e50_0_12 .concat [ 1 1 1 1], L_0000024007248e40, L_0000024007248e40, L_0000024007248e40, L_0000024007248e40;
LS_0000024007245e50_0_16 .concat [ 1 1 1 1], L_0000024007248e40, L_0000024007248e40, L_0000024007248e40, L_0000024007248e40;
LS_0000024007245e50_0_20 .concat [ 1 1 1 1], L_0000024007248e40, L_0000024007248e40, L_0000024007248e40, L_0000024007248e40;
LS_0000024007245e50_0_24 .concat [ 1 1 1 1], L_0000024007248e40, L_0000024007248e40, L_0000024007248e40, L_0000024007248e40;
LS_0000024007245e50_0_28 .concat [ 1 1 1 1], L_0000024007248e40, L_0000024007248e40, L_0000024007248e40, L_0000024007248e40;
LS_0000024007245e50_1_0 .concat [ 4 4 4 4], LS_0000024007245e50_0_0, LS_0000024007245e50_0_4, LS_0000024007245e50_0_8, LS_0000024007245e50_0_12;
LS_0000024007245e50_1_4 .concat [ 4 4 4 4], LS_0000024007245e50_0_16, LS_0000024007245e50_0_20, LS_0000024007245e50_0_24, LS_0000024007245e50_0_28;
L_0000024007245e50 .concat [ 16 16 0 0], LS_0000024007245e50_1_0, LS_0000024007245e50_1_4;
L_0000024007246710 .part L_0000024007246cb0, 2, 1;
L_0000024007246670 .part L_0000024007246cb0, 1, 1;
L_0000024007244870 .part L_0000024007246cb0, 0, 1;
LS_0000024007245590_0_0 .concat [ 1 1 1 1], L_00000240072485f0, L_00000240072485f0, L_00000240072485f0, L_00000240072485f0;
LS_0000024007245590_0_4 .concat [ 1 1 1 1], L_00000240072485f0, L_00000240072485f0, L_00000240072485f0, L_00000240072485f0;
LS_0000024007245590_0_8 .concat [ 1 1 1 1], L_00000240072485f0, L_00000240072485f0, L_00000240072485f0, L_00000240072485f0;
LS_0000024007245590_0_12 .concat [ 1 1 1 1], L_00000240072485f0, L_00000240072485f0, L_00000240072485f0, L_00000240072485f0;
LS_0000024007245590_0_16 .concat [ 1 1 1 1], L_00000240072485f0, L_00000240072485f0, L_00000240072485f0, L_00000240072485f0;
LS_0000024007245590_0_20 .concat [ 1 1 1 1], L_00000240072485f0, L_00000240072485f0, L_00000240072485f0, L_00000240072485f0;
LS_0000024007245590_0_24 .concat [ 1 1 1 1], L_00000240072485f0, L_00000240072485f0, L_00000240072485f0, L_00000240072485f0;
LS_0000024007245590_0_28 .concat [ 1 1 1 1], L_00000240072485f0, L_00000240072485f0, L_00000240072485f0, L_00000240072485f0;
LS_0000024007245590_1_0 .concat [ 4 4 4 4], LS_0000024007245590_0_0, LS_0000024007245590_0_4, LS_0000024007245590_0_8, LS_0000024007245590_0_12;
LS_0000024007245590_1_4 .concat [ 4 4 4 4], LS_0000024007245590_0_16, LS_0000024007245590_0_20, LS_0000024007245590_0_24, LS_0000024007245590_0_28;
L_0000024007245590 .concat [ 16 16 0 0], LS_0000024007245590_1_0, LS_0000024007245590_1_4;
L_0000024007244550 .part L_0000024007246cb0, 2, 1;
L_0000024007245770 .part L_0000024007246cb0, 1, 1;
L_00000240072463f0 .part L_0000024007246cb0, 0, 1;
LS_0000024007244a50_0_0 .concat [ 1 1 1 1], L_00000240072486d0, L_00000240072486d0, L_00000240072486d0, L_00000240072486d0;
LS_0000024007244a50_0_4 .concat [ 1 1 1 1], L_00000240072486d0, L_00000240072486d0, L_00000240072486d0, L_00000240072486d0;
LS_0000024007244a50_0_8 .concat [ 1 1 1 1], L_00000240072486d0, L_00000240072486d0, L_00000240072486d0, L_00000240072486d0;
LS_0000024007244a50_0_12 .concat [ 1 1 1 1], L_00000240072486d0, L_00000240072486d0, L_00000240072486d0, L_00000240072486d0;
LS_0000024007244a50_0_16 .concat [ 1 1 1 1], L_00000240072486d0, L_00000240072486d0, L_00000240072486d0, L_00000240072486d0;
LS_0000024007244a50_0_20 .concat [ 1 1 1 1], L_00000240072486d0, L_00000240072486d0, L_00000240072486d0, L_00000240072486d0;
LS_0000024007244a50_0_24 .concat [ 1 1 1 1], L_00000240072486d0, L_00000240072486d0, L_00000240072486d0, L_00000240072486d0;
LS_0000024007244a50_0_28 .concat [ 1 1 1 1], L_00000240072486d0, L_00000240072486d0, L_00000240072486d0, L_00000240072486d0;
LS_0000024007244a50_1_0 .concat [ 4 4 4 4], LS_0000024007244a50_0_0, LS_0000024007244a50_0_4, LS_0000024007244a50_0_8, LS_0000024007244a50_0_12;
LS_0000024007244a50_1_4 .concat [ 4 4 4 4], LS_0000024007244a50_0_16, LS_0000024007244a50_0_20, LS_0000024007244a50_0_24, LS_0000024007244a50_0_28;
L_0000024007244a50 .concat [ 16 16 0 0], LS_0000024007244a50_1_0, LS_0000024007244a50_1_4;
L_0000024007246850 .part L_0000024007246cb0, 2, 1;
L_0000024007246990 .part L_0000024007246cb0, 1, 1;
L_00000240072447d0 .part L_0000024007246cb0, 0, 1;
LS_0000024007244c30_0_0 .concat [ 1 1 1 1], L_0000024007248660, L_0000024007248660, L_0000024007248660, L_0000024007248660;
LS_0000024007244c30_0_4 .concat [ 1 1 1 1], L_0000024007248660, L_0000024007248660, L_0000024007248660, L_0000024007248660;
LS_0000024007244c30_0_8 .concat [ 1 1 1 1], L_0000024007248660, L_0000024007248660, L_0000024007248660, L_0000024007248660;
LS_0000024007244c30_0_12 .concat [ 1 1 1 1], L_0000024007248660, L_0000024007248660, L_0000024007248660, L_0000024007248660;
LS_0000024007244c30_0_16 .concat [ 1 1 1 1], L_0000024007248660, L_0000024007248660, L_0000024007248660, L_0000024007248660;
LS_0000024007244c30_0_20 .concat [ 1 1 1 1], L_0000024007248660, L_0000024007248660, L_0000024007248660, L_0000024007248660;
LS_0000024007244c30_0_24 .concat [ 1 1 1 1], L_0000024007248660, L_0000024007248660, L_0000024007248660, L_0000024007248660;
LS_0000024007244c30_0_28 .concat [ 1 1 1 1], L_0000024007248660, L_0000024007248660, L_0000024007248660, L_0000024007248660;
LS_0000024007244c30_1_0 .concat [ 4 4 4 4], LS_0000024007244c30_0_0, LS_0000024007244c30_0_4, LS_0000024007244c30_0_8, LS_0000024007244c30_0_12;
LS_0000024007244c30_1_4 .concat [ 4 4 4 4], LS_0000024007244c30_0_16, LS_0000024007244c30_0_20, LS_0000024007244c30_0_24, LS_0000024007244c30_0_28;
L_0000024007244c30 .concat [ 16 16 0 0], LS_0000024007244c30_1_0, LS_0000024007244c30_1_4;
S_000002400720c620 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002400722afa0_0 .net "Write_Data", 31 0, v00000240071feea0_0;  alias, 1 drivers
v000002400722ba40_0 .net "addr", 31 0, v00000240071fee00_0;  alias, 1 drivers
v000002400722a280_0 .net "clk", 0 0, L_0000024007181fd0;  alias, 1 drivers
v000002400722b400_0 .net "mem_out", 31 0, v000002400722b180_0;  alias, 1 drivers
v000002400722b7c0_0 .net "mem_read", 0 0, v00000240071ff4e0_0;  alias, 1 drivers
v000002400722aaa0_0 .net "mem_write", 0 0, v00000240071fdfa0_0;  alias, 1 drivers
S_000002400720d110 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002400720c620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000024007229740 .array "DataMem", 1023 0, 31 0;
v000002400722af00_0 .net "Data_In", 31 0, v00000240071feea0_0;  alias, 1 drivers
v000002400722b180_0 .var "Data_Out", 31 0;
v0000024007229420_0 .net "Write_en", 0 0, v00000240071fdfa0_0;  alias, 1 drivers
v000002400722b9a0_0 .net "addr", 31 0, v00000240071fee00_0;  alias, 1 drivers
v000002400722a820_0 .net "clk", 0 0, L_0000024007181fd0;  alias, 1 drivers
v000002400722a3c0_0 .var/i "i", 31 0;
S_000002400720d430 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000024007236f60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024007236f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024007236fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024007237008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024007237040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024007237078 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000240072370b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000240072370e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024007237120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024007237158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024007237190 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000240072371c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024007237200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024007237238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024007237270 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000240072372a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000240072372e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024007237318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024007237350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024007237388 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000240072373c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000240072373f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024007237430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024007237468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000240072374a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002400722a500_0 .net "MEM_ALU_OUT", 31 0, v00000240071fee00_0;  alias, 1 drivers
v000002400722b2c0_0 .net "MEM_Data_mem_out", 31 0, v000002400722b180_0;  alias, 1 drivers
v0000024007229d80_0 .net "MEM_memread", 0 0, v00000240071ff4e0_0;  alias, 1 drivers
v000002400722b040_0 .net "MEM_opcode", 11 0, v00000240071fe2c0_0;  alias, 1 drivers
v000002400722b4a0_0 .net "MEM_rd_ind", 4 0, v00000240071fe540_0;  alias, 1 drivers
v0000024007229880_0 .net "MEM_rd_indzero", 0 0, v00000240071fe9a0_0;  alias, 1 drivers
v000002400722b5e0_0 .net "MEM_regwrite", 0 0, v00000240071ffbc0_0;  alias, 1 drivers
v000002400722b680_0 .var "WB_ALU_OUT", 31 0;
v000002400722b720_0 .var "WB_Data_mem_out", 31 0;
v0000024007229e20_0 .var "WB_memread", 0 0;
v000002400722a8c0_0 .var "WB_rd_ind", 4 0;
v000002400722b860_0 .var "WB_rd_indzero", 0 0;
v0000024007229ec0_0 .var "WB_regwrite", 0 0;
v000002400722b900_0 .net "clk", 0 0, L_000002400725d0d0;  1 drivers
v000002400722bae0_0 .var "hlt", 0 0;
v000002400722a960_0 .net "rst", 0 0, v00000240072444b0_0;  alias, 1 drivers
E_0000024007199ed0 .event posedge, v0000024007200020_0, v000002400722b900_0;
S_000002400720d750 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000024006f5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002400725d290 .functor AND 32, v000002400722b720_0, L_00000240072b5530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002400725d1b0 .functor NOT 1, v0000024007229e20_0, C4<0>, C4<0>, C4<0>;
L_000002400725d140 .functor AND 32, v000002400722b680_0, L_00000240072b6ed0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002400725d220 .functor OR 32, L_000002400725d290, L_000002400725d140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024007229f60_0 .net "Write_Data_RegFile", 31 0, L_000002400725d220;  alias, 1 drivers
v00000240072294c0_0 .net *"_ivl_0", 31 0, L_00000240072b5530;  1 drivers
v000002400722a1e0_0 .net *"_ivl_2", 31 0, L_000002400725d290;  1 drivers
v0000024007229560_0 .net *"_ivl_4", 0 0, L_000002400725d1b0;  1 drivers
v000002400722a460_0 .net *"_ivl_6", 31 0, L_00000240072b6ed0;  1 drivers
v000002400722c940_0 .net *"_ivl_8", 31 0, L_000002400725d140;  1 drivers
v000002400722d3e0_0 .net "alu_out", 31 0, v000002400722b680_0;  alias, 1 drivers
v000002400722bfe0_0 .net "mem_out", 31 0, v000002400722b720_0;  alias, 1 drivers
v000002400722c800_0 .net "mem_read", 0 0, v0000024007229e20_0;  alias, 1 drivers
LS_00000240072b5530_0_0 .concat [ 1 1 1 1], v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0;
LS_00000240072b5530_0_4 .concat [ 1 1 1 1], v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0;
LS_00000240072b5530_0_8 .concat [ 1 1 1 1], v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0;
LS_00000240072b5530_0_12 .concat [ 1 1 1 1], v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0;
LS_00000240072b5530_0_16 .concat [ 1 1 1 1], v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0;
LS_00000240072b5530_0_20 .concat [ 1 1 1 1], v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0;
LS_00000240072b5530_0_24 .concat [ 1 1 1 1], v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0;
LS_00000240072b5530_0_28 .concat [ 1 1 1 1], v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0, v0000024007229e20_0;
LS_00000240072b5530_1_0 .concat [ 4 4 4 4], LS_00000240072b5530_0_0, LS_00000240072b5530_0_4, LS_00000240072b5530_0_8, LS_00000240072b5530_0_12;
LS_00000240072b5530_1_4 .concat [ 4 4 4 4], LS_00000240072b5530_0_16, LS_00000240072b5530_0_20, LS_00000240072b5530_0_24, LS_00000240072b5530_0_28;
L_00000240072b5530 .concat [ 16 16 0 0], LS_00000240072b5530_1_0, LS_00000240072b5530_1_4;
LS_00000240072b6ed0_0_0 .concat [ 1 1 1 1], L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0;
LS_00000240072b6ed0_0_4 .concat [ 1 1 1 1], L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0;
LS_00000240072b6ed0_0_8 .concat [ 1 1 1 1], L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0;
LS_00000240072b6ed0_0_12 .concat [ 1 1 1 1], L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0;
LS_00000240072b6ed0_0_16 .concat [ 1 1 1 1], L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0;
LS_00000240072b6ed0_0_20 .concat [ 1 1 1 1], L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0;
LS_00000240072b6ed0_0_24 .concat [ 1 1 1 1], L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0;
LS_00000240072b6ed0_0_28 .concat [ 1 1 1 1], L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0, L_000002400725d1b0;
LS_00000240072b6ed0_1_0 .concat [ 4 4 4 4], LS_00000240072b6ed0_0_0, LS_00000240072b6ed0_0_4, LS_00000240072b6ed0_0_8, LS_00000240072b6ed0_0_12;
LS_00000240072b6ed0_1_4 .concat [ 4 4 4 4], LS_00000240072b6ed0_0_16, LS_00000240072b6ed0_0_20, LS_00000240072b6ed0_0_24, LS_00000240072b6ed0_0_28;
L_00000240072b6ed0 .concat [ 16 16 0 0], LS_00000240072b6ed0_1_0, LS_00000240072b6ed0_1_4;
    .scope S_000002400720c170;
T_0 ;
    %wait E_000002400719a610;
    %load/vec4 v0000024007227940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024007227080_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024007227800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000240072276c0_0;
    %assign/vec4 v0000024007227080_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002400720bfe0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024007228b60_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000024007228b60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024007228b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %load/vec4 v0000024007228b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024007228b60_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000240072271c0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002400720bcc0;
T_2 ;
    %wait E_000002400719a190;
    %load/vec4 v0000024007227bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000024007216f30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024007216df0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024007228200_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024007227760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024007226fe0_0, 0;
    %assign/vec4 v0000024007227440_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024007227e40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000240072282a0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000024007216f30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024007216df0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024007228200_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024007227760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024007226fe0_0, 0;
    %assign/vec4 v0000024007227440_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000024007227e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000024007227b20_0;
    %assign/vec4 v0000024007216df0_0, 0;
    %load/vec4 v00000240072278a0_0;
    %assign/vec4 v0000024007216f30_0, 0;
    %load/vec4 v0000024007227b20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000024007227760_0, 0;
    %load/vec4 v0000024007227b20_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024007227440_0, 4, 5;
    %load/vec4 v0000024007227b20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000024007227b20_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024007227440_0, 4, 5;
    %load/vec4 v0000024007227b20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000024007227b20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024007227b20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000024007227b20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000024007227b20_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000024007227b20_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000024007226fe0_0, 0;
    %load/vec4 v0000024007227b20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000024007227b20_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000024007228200_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000024007227b20_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000024007228200_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000024007227b20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000024007228200_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002400720d2a0;
T_3 ;
    %wait E_000002400719a610;
    %load/vec4 v0000024007213650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000240072131f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000240072131f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000240072131f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024007213290, 0, 4;
    %load/vec4 v00000240072131f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000240072131f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000240072130b0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000024007212ed0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000024007213830_0;
    %load/vec4 v00000240072130b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024007213290, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024007213290, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002400720d2a0;
T_4 ;
    %wait E_000002400719a210;
    %load/vec4 v00000240072130b0_0;
    %load/vec4 v00000240072129d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000240072130b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000024007212ed0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000024007213830_0;
    %assign/vec4 v0000024007212750_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000240072129d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024007213290, 4;
    %assign/vec4 v0000024007212750_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002400720d2a0;
T_5 ;
    %wait E_000002400719a210;
    %load/vec4 v00000240072130b0_0;
    %load/vec4 v0000024007212a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000240072130b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000024007212ed0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000024007213830_0;
    %assign/vec4 v00000240072127f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024007212a70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024007213290, 4;
    %assign/vec4 v00000240072127f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002400720d2a0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002400720c490;
    %jmp t_0;
    .scope S_000002400720c490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000240072133d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000240072133d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000240072133d0_0;
    %ix/getv/s 4, v00000240072133d0_0;
    %load/vec4a v0000024007213290, 4;
    %ix/getv/s 4, v00000240072133d0_0;
    %load/vec4a v0000024007213290, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000240072133d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000240072133d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002400720d2a0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002400720d5c0;
T_7 ;
    %wait E_000002400719a050;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024007214230_0, 0, 32;
    %load/vec4 v00000240072147d0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000240072147d0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000240072145f0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024007214230_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000240072147d0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000240072147d0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000240072147d0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000240072145f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024007214230_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000240072145f0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000240072145f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024007214230_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002400720b9a0;
T_8 ;
    %wait E_000002400719a610;
    %load/vec4 v00000240072190f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024007217570_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024007217750_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024007217750_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000024007217570_0;
    %load/vec4 v00000240072192d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024007217570_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024007217570_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024007217570_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000024007217570_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024007217570_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024007217570_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002400720b9a0;
T_9 ;
    %wait E_000002400719a610;
    %load/vec4 v00000240072190f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024007218fb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000024007219690_0;
    %assign/vec4 v0000024007218fb0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002400720be50;
T_10 ;
    %wait E_0000024007199a90;
    %load/vec4 v000002400721a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024007219eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002400721a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002400721a3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024007218470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000240072188d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024007218330_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000024007218290_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000024007218dd0_0;
    %load/vec4 v0000024007218d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000024007218bf0_0;
    %load/vec4 v0000024007218d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000024007218ab0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000024007218830_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000024007218dd0_0;
    %load/vec4 v0000024007218a10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000024007218bf0_0;
    %load/vec4 v0000024007218a10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024007219eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002400721a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002400721a3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024007218470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240072188d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000024007218970_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024007219eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002400721a310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002400721a3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024007218470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240072188d0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024007219eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002400721a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002400721a3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024007218470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240072188d0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002400720cc60;
T_11 ;
    %wait E_0000024007199990;
    %load/vec4 v000002400720edc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000024007210940_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024007210260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007211160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007210bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007210300_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000240072110c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007210c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007210620_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000240072101c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007210440_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000240072104e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000240072109e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024007210ee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024007210da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024007210760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024007211200_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024007210f80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024007210e40_0, 0;
    %assign/vec4 v0000024007210800_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002400720e0a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002400720f180_0;
    %assign/vec4 v0000024007210800_0, 0;
    %load/vec4 v000002400720f860_0;
    %assign/vec4 v0000024007210e40_0, 0;
    %load/vec4 v000002400720f040_0;
    %assign/vec4 v0000024007210f80_0, 0;
    %load/vec4 v000002400720f7c0_0;
    %assign/vec4 v0000024007211200_0, 0;
    %load/vec4 v000002400720f680_0;
    %assign/vec4 v0000024007210760_0, 0;
    %load/vec4 v000002400720efa0_0;
    %assign/vec4 v0000024007210da0_0, 0;
    %load/vec4 v000002400720f400_0;
    %assign/vec4 v0000024007210ee0_0, 0;
    %load/vec4 v000002400720e820_0;
    %assign/vec4 v00000240072109e0_0, 0;
    %load/vec4 v000002400720f220_0;
    %assign/vec4 v00000240072104e0_0, 0;
    %load/vec4 v000002400720fd60_0;
    %assign/vec4 v0000024007210440_0, 0;
    %load/vec4 v000002400720ee60_0;
    %assign/vec4 v00000240072101c0_0, 0;
    %load/vec4 v000002400720e6e0_0;
    %assign/vec4 v0000024007210620_0, 0;
    %load/vec4 v0000024007210080_0;
    %assign/vec4 v0000024007210c60_0, 0;
    %load/vec4 v0000024007210120_0;
    %assign/vec4 v00000240072110c0_0, 0;
    %load/vec4 v000002400720e640_0;
    %assign/vec4 v0000024007210300_0, 0;
    %load/vec4 v000002400720f9a0_0;
    %assign/vec4 v0000024007210bc0_0, 0;
    %load/vec4 v000002400720f720_0;
    %assign/vec4 v0000024007211160_0, 0;
    %load/vec4 v000002400720e140_0;
    %assign/vec4 v0000024007210260_0, 0;
    %load/vec4 v000002400720e780_0;
    %assign/vec4 v0000024007210940_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000024007210940_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024007210260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007211160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007210bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007210300_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000240072110c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007210c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007210620_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000240072101c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007210440_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000240072104e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000240072109e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024007210ee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024007210da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024007210760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024007211200_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024007210f80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024007210e40_0, 0;
    %assign/vec4 v0000024007210800_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002400720cad0;
T_12 ;
    %wait E_0000024007199bd0;
    %load/vec4 v0000024007218c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002400720ed20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400720ff40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400720f4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720dba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720ffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720eaa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720ef00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720dd80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720f2c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400720e320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400720f540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400720dce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002400720dec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002400720e000_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002400720df60_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002400720de20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400720f0e0_0, 0;
    %assign/vec4 v000002400720fea0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000024007218e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002400720e3c0_0;
    %assign/vec4 v000002400720fea0_0, 0;
    %load/vec4 v000002400720e500_0;
    %assign/vec4 v000002400720f0e0_0, 0;
    %load/vec4 v000002400720fa40_0;
    %assign/vec4 v000002400720de20_0, 0;
    %load/vec4 v000002400720f360_0;
    %assign/vec4 v000002400720df60_0, 0;
    %load/vec4 v000002400720e1e0_0;
    %assign/vec4 v000002400720e000_0, 0;
    %load/vec4 v000002400720fe00_0;
    %assign/vec4 v000002400720dec0_0, 0;
    %load/vec4 v000002400720ebe0_0;
    %assign/vec4 v000002400720dce0_0, 0;
    %load/vec4 v000002400720e960_0;
    %assign/vec4 v000002400720f540_0, 0;
    %load/vec4 v000002400720ea00_0;
    %assign/vec4 v000002400720e320_0, 0;
    %load/vec4 v000002400720e8c0_0;
    %assign/vec4 v000002400720f2c0_0, 0;
    %load/vec4 v000002400720dc40_0;
    %assign/vec4 v000002400720e460_0, 0;
    %load/vec4 v000002400720fb80_0;
    %assign/vec4 v000002400720dd80_0, 0;
    %load/vec4 v000002400720f5e0_0;
    %assign/vec4 v000002400720ec80_0, 0;
    %load/vec4 v000002400720fcc0_0;
    %assign/vec4 v000002400720ef00_0, 0;
    %load/vec4 v000002400720fc20_0;
    %assign/vec4 v000002400720eaa0_0, 0;
    %load/vec4 v000002400720fae0_0;
    %assign/vec4 v000002400720ffe0_0, 0;
    %load/vec4 v000002400720da60_0;
    %assign/vec4 v000002400720db00_0, 0;
    %load/vec4 v000002400720e280_0;
    %assign/vec4 v000002400720dba0_0, 0;
    %load/vec4 v000002400720f900_0;
    %assign/vec4 v000002400720f4a0_0, 0;
    %load/vec4 v000002400720eb40_0;
    %assign/vec4 v000002400720ff40_0, 0;
    %load/vec4 v000002400720e5a0_0;
    %assign/vec4 v000002400720ed20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002400720ed20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400720ff40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400720f4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720dba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720ffe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720eaa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720ef00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720dd80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720e460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400720f2c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400720e320_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400720f540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400720dce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002400720dec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002400720e000_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002400720df60_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002400720de20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400720f0e0_0, 0;
    %assign/vec4 v000002400720fea0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024006fc8390;
T_13 ;
    %wait E_0000024007199dd0;
    %load/vec4 v0000024007203590_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000240072034f0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000024006fc8200;
T_14 ;
    %wait E_0000024007199850;
    %load/vec4 v0000024007202410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000024007203e50_0;
    %pad/u 33;
    %load/vec4 v00000240072033b0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000024007203450_0, 0;
    %assign/vec4 v00000240072024b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000024007203e50_0;
    %pad/u 33;
    %load/vec4 v00000240072033b0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000024007203450_0, 0;
    %assign/vec4 v00000240072024b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000024007203e50_0;
    %pad/u 33;
    %load/vec4 v00000240072033b0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000024007203450_0, 0;
    %assign/vec4 v00000240072024b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000024007203e50_0;
    %pad/u 33;
    %load/vec4 v00000240072033b0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000024007203450_0, 0;
    %assign/vec4 v00000240072024b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000024007203e50_0;
    %pad/u 33;
    %load/vec4 v00000240072033b0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000024007203450_0, 0;
    %assign/vec4 v00000240072024b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000024007203e50_0;
    %pad/u 33;
    %load/vec4 v00000240072033b0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000024007203450_0, 0;
    %assign/vec4 v00000240072024b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000240072033b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000240072024b0_0;
    %load/vec4 v00000240072033b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024007203e50_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000240072033b0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000240072033b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000240072024b0_0, 0;
    %load/vec4 v0000024007203e50_0;
    %ix/getv 4, v00000240072033b0_0;
    %shiftl 4;
    %assign/vec4 v0000024007203450_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000240072033b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000240072024b0_0;
    %load/vec4 v00000240072033b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024007203e50_0;
    %load/vec4 v00000240072033b0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000240072033b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000240072024b0_0, 0;
    %load/vec4 v0000024007203e50_0;
    %ix/getv 4, v00000240072033b0_0;
    %shiftr 4;
    %assign/vec4 v0000024007203450_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240072024b0_0, 0;
    %load/vec4 v0000024007203e50_0;
    %load/vec4 v00000240072033b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000024007203450_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000240072024b0_0, 0;
    %load/vec4 v00000240072033b0_0;
    %load/vec4 v0000024007203e50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000024007203450_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000024006fc9aa0;
T_15 ;
    %wait E_000002400719a2d0;
    %load/vec4 v0000024007200020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000240071fe9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000240071ffbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000240071fdfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000240071ff4e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000240071fe2c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000240071fe540_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000240071feea0_0, 0;
    %assign/vec4 v00000240071fee00_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000024007122bc0_0;
    %assign/vec4 v00000240071fee00_0, 0;
    %load/vec4 v00000240071ffb20_0;
    %assign/vec4 v00000240071feea0_0, 0;
    %load/vec4 v00000240071fff80_0;
    %assign/vec4 v00000240071fe540_0, 0;
    %load/vec4 v00000240070fe0a0_0;
    %assign/vec4 v00000240071fe2c0_0, 0;
    %load/vec4 v00000240071233e0_0;
    %assign/vec4 v00000240071ff4e0_0, 0;
    %load/vec4 v00000240070fd560_0;
    %assign/vec4 v00000240071fdfa0_0, 0;
    %load/vec4 v00000240071fec20_0;
    %assign/vec4 v00000240071ffbc0_0, 0;
    %load/vec4 v00000240071fefe0_0;
    %assign/vec4 v00000240071fe9a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002400720d110;
T_16 ;
    %wait E_000002400719a210;
    %load/vec4 v0000024007229420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002400722af00_0;
    %load/vec4 v000002400722b9a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024007229740, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002400720d110;
T_17 ;
    %wait E_000002400719a210;
    %load/vec4 v000002400722b9a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024007229740, 4;
    %assign/vec4 v000002400722b180_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002400720d110;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002400722a3c0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002400722a3c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002400722a3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024007229740, 0, 4;
    %load/vec4 v000002400722a3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002400722a3c0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024007229740, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002400720d110;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002400722a3c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002400722a3c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002400722a3c0_0;
    %load/vec4a v0000024007229740, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002400722a3c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002400722a3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002400722a3c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002400720d430;
T_20 ;
    %wait E_0000024007199ed0;
    %load/vec4 v000002400722a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002400722b860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002400722bae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007229ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024007229e20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002400722a8c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002400722b720_0, 0;
    %assign/vec4 v000002400722b680_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002400722a500_0;
    %assign/vec4 v000002400722b680_0, 0;
    %load/vec4 v000002400722b2c0_0;
    %assign/vec4 v000002400722b720_0, 0;
    %load/vec4 v0000024007229d80_0;
    %assign/vec4 v0000024007229e20_0, 0;
    %load/vec4 v000002400722b4a0_0;
    %assign/vec4 v000002400722a8c0_0, 0;
    %load/vec4 v000002400722b5e0_0;
    %assign/vec4 v0000024007229ec0_0, 0;
    %load/vec4 v0000024007229880_0;
    %assign/vec4 v000002400722b860_0, 0;
    %load/vec4 v000002400722b040_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002400722bae0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000024006f5d800;
T_21 ;
    %wait E_0000024007199b10;
    %load/vec4 v0000024007241df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024007243dd0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000024007243dd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024007243dd0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000024006fd9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024007244230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240072444b0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000024006fd9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000024007244230_0;
    %inv;
    %assign/vec4 v0000024007244230_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000024006fd9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000240072444b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000240072444b0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000240072435b0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
