[N
38
34
8 iInstExt
29
8 onescomp
5
10 ADDR_WIDTH
16
11 mux2t1_5bit
8
1 N
17
6 andg2n
13
5 mixed
31
18 execute_memory_reg
32
20 memory_writeback_reg
25
8 mux2t1_n
30
10 nbitaddsub
28
6 i_sign
3
3 rtl
1
74 /home/abrahimt/CPR E 381/Project/cpr-e-381/containers/sim_container_0/work
11
9 nbitadder
18
8 nbit_reg
10
9 structure
33
14 mips_processor
24
18 decode_execute_reg
38
12 OUTPUT_TRACE
36
2 tb
4
10 DATA_WIDTH
12
12 fivebit_dffg
26
14 barrel_shifter
21
5 i_RST
15
16 fetch_decode_reg
22
12 mipsregister
20
4 i_WE
14
9 nbit_dffg
7
10 structural
2
3 mem
23
12 fourbit_dffg
6
11 nbit_reg_pc
37
9 gCLK_HPER
9
10 pcregister
35
9 iInstAddr
19
4 dffg
27
11 i_leftShift
]
[G
1
29
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
31
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
32
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
30
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
36
13
1
37
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
36
13
1
8
1
0
32
0
0 0
0
0
]
[G
1
11
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
33
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
12
13
1
8
1
0
5
0
0 0
0
0
]
[G
1
24
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
14
13
1
8
1
0
32
0
0 0
0
0
]
[G
1
16
7
1
8
1
0
5
0
0 0
0
0
]
[G
1
17
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
23
13
1
8
1
0
4
0
0 0
0
0
]
[G
1
25
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
18
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
18
7
2
8
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
36
13
1
38
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
22
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[P
1
33
10
34
35
1
0
0
]
[P
1
18
7
20
21
1
0
0
]
[P
1
19
13
20
21
2
0
0
]
[P
1
26
7
27
28
2
0
0
]
