Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : GPU

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../GPU/GPU.vhd" into library work
Parsing entity <GPU>.
Parsing architecture <behv> of entity <gpu>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../GMEM/GMEM.vhd" into library work
Parsing entity <GM>.
Parsing architecture <GMbehv> of entity <gm>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../leddriver.vhd" into library work
Parsing entity <leddriver>.
Parsing architecture <Behavioral> of entity <leddriver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <GPU> (architecture <behv>) from library <work>.
WARNING:HDLCompiler:92 - "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../GPU/GPU.vhd" Line 96: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../GPU/GPU.vhd" Line 111: rst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../GPU/GPU.vhd" Line 149: test_clk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../GPU/GPU.vhd" Line 150: test_clk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../GPU/GPU.vhd" Line 151: pxx_led should be on the sensitivity list of the process

Elaborating entity <leddriver> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <GPU>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/GPU/GPU.vhd".
    Found 10-bit register for signal <pxX>.
    Found 10-bit register for signal <pxY>.
    Found 26-bit adder for signal <test_clk> created at line 149.
    Found 16-bit adder for signal <pxX_led[15]_GND_6_o_add_67_OUT> created at line 151.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pxX_led<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <PWR_6_o_pxX[9]_LessThan_26_o> created at line 125
    Found 10-bit comparator greater for signal <pxX[9]_PWR_6_o_LessThan_27_o> created at line 125
    Found 10-bit comparator greater for signal <GND_6_o_pxY[9]_LessThan_28_o> created at line 127
    Found 10-bit comparator greater for signal <pxY[9]_GND_6_o_LessThan_29_o> created at line 127
    Found 10-bit comparator greater for signal <pxX[9]_GND_6_o_LessThan_33_o> created at line 136
    Found 10-bit comparator greater for signal <pxY[9]_GND_6_o_LessThan_34_o> created at line 136
    Found 10-bit comparator greater for signal <PWR_6_o_pxX[9]_LessThan_36_o> created at line 137
    Found 10-bit comparator greater for signal <GND_6_o_pxY[9]_LessThan_38_o> created at line 137
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  16 Latch(s).
	inferred   8 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <GPU> synthesized.

Synthesizing Unit <leddriver>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/leddriver.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <segments>.
    Found 4-bit register for signal <an>.
    Found 18-bit register for signal <counter_r>.
    Found 18-bit adder for signal <counter_r[17]_GND_23_o_add_2_OUT> created at line 1241.
    Found 16x7-bit Read Only RAM for signal <v[3]_GND_23_o_wide_mux_3_OUT>
    Found 4x4-bit Read Only RAM for signal <counter_r[17]_PWR_7_o_wide_mux_4_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <v<3>> created at line 39.
    Found 1-bit 4-to-1 multiplexer for signal <v<2>> created at line 39.
    Found 1-bit 4-to-1 multiplexer for signal <v<1>> created at line 39.
    Found 1-bit 4-to-1 multiplexer for signal <v<0>> created at line 39.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <leddriver> synthesized.
RTL-Simplification CPUSTAT: 0.01 
RTL-BasicInf CPUSTAT: 0.12 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 18-bit adder                                          : 1
 26-bit adder                                          : 1
# Registers                                            : 5
 10-bit register                                       : 2
 18-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
# Latches                                              : 16
 1-bit latch                                           : 16
# Comparators                                          : 8
 10-bit comparator greater                             : 8
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <leddriver>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
INFO:Xst:3048 - The small RAM <Mram_v[3]_GND_23_o_wide_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <v>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_counter_r[17]_PWR_7_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_r>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <leddriver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 26-bit adder                                          : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 31
 Flip-Flops                                            : 31
# Comparators                                          : 8
 10-bit comparator greater                             : 8
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <pxY_9> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxY_8> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxY_7> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxY_6> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxY_5> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxY_4> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxY_3> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxY_2> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxY_1> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxY_0> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxX_9> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxX_8> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxX_7> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxX_6> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxX_5> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxX_4> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxX_3> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxX_2> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxX_1> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pxX_0> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: Madd_test_clk_cy<6>, Madd_test_clk_cy<0>, Madd_test_clk_cy<16>, Madd_test_clk_cy<4>, Madd_test_clk_cy<1>, Madd_test_clk_cy<10>, Madd_test_clk_cy<9>, Madd_test_clk_cy<18>, Madd_test_clk_cy<20>, Madd_test_clk_cy<23>, Madd_test_clk_cy<2>, test_clk<0>, Madd_test_clk_lut<0>, Madd_test_clk_cy<12>, Madd_test_clk_cy<5>, Madd_test_clk_cy<15>, Madd_test_clk_cy<17>, test_clk<25>, test_clk[25]_GND_6_o_equal_67_o, Madd_test_clk_cy<13>, Madd_test_clk_cy<22>, Madd_test_clk_cy<24>, Madd_test_clk_cy<19>, Madd_test_clk_cy<11>, Madd_test_clk_cy<3>, Madd_test_clk_cy<8>, Madd_test_clk_cy<21>, Madd_test_clk_cy<7>, Madd_test_clk_cy<14>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<25>.

Optimizing unit <GPU> ...

Optimizing unit <leddriver> ...

Mapping all equations...
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<10>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<11>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<12>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<14>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<18>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<19>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<17>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<20>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<21>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<22>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<9>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<7>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<8>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<24>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<1>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<2>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<3>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<4>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<15>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<16>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<5>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<13>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<6>.
WARNING:Xst:2170 - Unit GPU : the following signal(s) form a combinatorial loop: test_clk<23>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block GPU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 204
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 57
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT4                        : 10
#      LUT6                        : 9
#      MUXCY                       : 57
#      VCC                         : 1
#      XORCY                       : 60
# FlipFlops/Latches                : 45
#      FD                          : 29
#      LD                          : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 4
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              45  out of  18224     0%  
 Number of Slice LUTs:                   85  out of   9112     0%  
    Number used as Logic:                85  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     85
   Number with an unused Flip Flop:      40  out of     85    47%  
   Number with an unused LUT:             0  out of     85     0%  
   Number of fully used LUT-FF pairs:    45  out of     85    52%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  37  out of    232    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------------+------------------------+-------+
test_clk[25]_GND_6_o_equal_67_o(test_clk[25]_GND_6_o_equal_67_o<25>5:O)| NONE(*)(pxX_led_14)    | 16    |
clk                                                                    | BUFGP                  | 29    |
-----------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.909ns (Maximum Frequency: 343.713MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 5.574ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'test_clk[25]_GND_6_o_equal_67_o'
  Clock period: 1.975ns (frequency: 506.265MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               1.975ns (Levels of Logic = 17)
  Source:            pxX_led_0 (LATCH)
  Destination:       pxX_led_15 (LATCH)
  Source Clock:      test_clk[25]_GND_6_o_equal_67_o falling
  Destination Clock: test_clk[25]_GND_6_o_equal_67_o falling

  Data Path: pxX_led_0 to pxX_led_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.616  pxX_led_0 (pxX_led_0)
     INV:I->O              1   0.206   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_lut<0>_INV_0 (Madd_pxX_led[15]_GND_6_o_add_67_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<0> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<1> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<2> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<3> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<4> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<5> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<6> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<7> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<8> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<9> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<10> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<11> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<12> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<13> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<14> (Madd_pxX_led[15]_GND_6_o_add_67_OUT_cy<14>)
     XORCY:CI->O           1   0.180   0.000  Madd_pxX_led[15]_GND_6_o_add_67_OUT_xor<15> (pxX_led[15]_GND_6_o_add_67_OUT<15>)
     LD:D                      0.037          pxX_led_15
    ----------------------------------------
    Total                      1.975ns (1.359ns logic, 0.616ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.909ns (frequency: 343.713MHz)
  Total number of paths / destination ports: 235 / 29
-------------------------------------------------------------------------
Delay:               2.909ns (Levels of Logic = 2)
  Source:            led/counter_r_17 (FF)
  Destination:       led/segments_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: led/counter_r_17 to led/segments_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   0.934  led/counter_r_17 (led/counter_r_17)
     LUT6:I4->O            7   0.203   1.021  led/Mmux_v<3>11 (led/v<3>)
     LUT4:I0->O            1   0.203   0.000  led/Mram_v[3]_GND_23_o_wide_mux_3_OUT111 (led/Mram_v[3]_GND_23_o_wide_mux_3_OUT1)
     FD:D                      0.102          led/segments_1
    ----------------------------------------
    Total                      2.909ns (0.955ns logic, 1.954ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            led/segments_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: led/segments_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  led/segments_6 (led/segments_6)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 25 / 7
-------------------------------------------------------------------------
Delay:               5.574ns (Levels of Logic = 3)
  Source:            tile_type<3> (PAD)
  Destination:       vgaRed<1> (PAD)

  Data Path: tile_type<3> to vgaRed<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.962  tile_type_3_IBUF (tile_type_3_IBUF)
     LUT4:I0->O            2   0.203   0.616  _n0114<1>1 (vgaRed_1_OBUF)
     OBUF:I->O                 2.571          vgaRed_1_OBUF (vgaRed<1>)
    ----------------------------------------
    Total                      5.574ns (3.996ns logic, 1.578ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clk                            |    2.909|         |         |         |
test_clk[25]_GND_6_o_equal_67_o|         |    3.008|         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock test_clk[25]_GND_6_o_equal_67_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
test_clk[25]_GND_6_o_equal_67_o|         |         |    1.975|         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.04 secs
 
--> 


Total memory usage is 461788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   69 (   0 filtered)
Number of infos    :    3 (   0 filtered)

