{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645216186006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645216186008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 21:29:45 2022 " "Processing started: Fri Feb 18 21:29:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645216186008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216186008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216186009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645216187078 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hello_adc.qsys " "Elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645216202745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:09 Progress: Loading VHDL-ING2/hello_adc.qsys " "2022.02.18.21:30:09 Progress: Loading VHDL-ING2/hello_adc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216209842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:10 Progress: Reading input file " "2022.02.18.21:30:10 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216210607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:10 Progress: Adding adc_control_core \[altera_modular_adc 18.1\] " "2022.02.18.21:30:10 Progress: Adding adc_control_core \[altera_modular_adc 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216210719 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_control_core: Used altera_modular_adc 21.1 (instead of 18.1) " "Adc_control_core: Used altera_modular_adc 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216211325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:11 Progress: Parameterizing module adc_control_core " "2022.02.18.21:30:11 Progress: Parameterizing module adc_control_core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216211326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:11 Progress: Adding altpll \[altpll 18.1\] " "2022.02.18.21:30:11 Progress: Adding altpll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216211391 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altpll: Used altpll 21.1 (instead of 18.1) " "Altpll: Used altpll 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216212454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:12 Progress: Parameterizing module altpll " "2022.02.18.21:30:12 Progress: Parameterizing module altpll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216212454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:12 Progress: Adding clk_50 \[clock_source 18.1\] " "2022.02.18.21:30:12 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216212459 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_50: Used clock_source 21.1 (instead of 18.1) " "Clk_50: Used clock_source 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216212533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:12 Progress: Parameterizing module clk_50 " "2022.02.18.21:30:12 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216212534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:12 Progress: Adding clock_bridge \[altera_clock_bridge 18.1\] " "2022.02.18.21:30:12 Progress: Adding clock_bridge \[altera_clock_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216212535 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clock_bridge: Used altera_clock_bridge 21.1 (instead of 18.1) " "Clock_bridge: Used altera_clock_bridge 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216212596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:12 Progress: Parameterizing module clock_bridge " "2022.02.18.21:30:12 Progress: Parameterizing module clock_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216212597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:12 Progress: Building connections " "2022.02.18.21:30:12 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216212598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:12 Progress: Parameterizing connections " "2022.02.18.21:30:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216212642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:12 Progress: Validating " "2022.02.18.21:30:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216212651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.18.21:30:14 Progress: Done reading input file " "2022.02.18.21:30:14 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216214018 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit. " "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216214713 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master " "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216214713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH " "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216221478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\" " "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216223445 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Quartus Prime Generate HDL Interface was unsuccessful. 0 errors, 0 warnings " "Quartus Prime Generate HDL Interface was unsuccessful. 0 errors, 0 warnings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216241698 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "    Peak virtual memory: 0 megabytes " "    Peak virtual memory: 0 megabytes" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216241698 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "    Processing ended: Fri Feb 18 21:30:41 2022 " "    Processing ended: Fri Feb 18 21:30:41 2022" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216241698 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "    Elapsed time: 00:00:01 " "    Elapsed time: 00:00:01" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216241698 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "    Total CPU time (on all processors): 00:00:01 " "    Total CPU time (on all processors): 00:00:01" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216241699 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Altpll: File C:/users/crossover/Temp/alt9041_4734952109933667414.dir/0002_sopcgen/hello_adc_altpll.v written by generation callback did not contain a module called hello_adc_altpll " "Altpll: File C:/users/crossover/Temp/alt9041_4734952109933667414.dir/0002_sopcgen/hello_adc_altpll.v written by generation callback did not contain a module called hello_adc_altpll" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216241700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll: \"hello_adc\" instantiated altpll \"altpll\" " "Altpll: \"hello_adc\" instantiated altpll \"altpll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216241704 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Generation stopped, 3 or more modules remaining " "Generation stopped, 3 or more modules remaining" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216241706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Done \"hello_adc\" with 5 modules, 3 files " "Hello_adc: Done \"hello_adc\" with 5 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216241707 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hello_adc.qsys " "Finished elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645216242662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_sample_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_sample_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_sample_to_BCD-A " "Found design unit 1: adc_sample_to_BCD-A" {  } { { "adc_sample_to_BCD.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243226 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_sample_to_BCD " "Found entity 1: adc_sample_to_BCD" {  } { { "adc_sample_to_BCD.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_on.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_on.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_ON-structural " "Found design unit 1: LED_ON-structural" {  } { { "LED_ON.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/LED_ON.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243231 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_ON " "Found entity 1: LED_ON" {  } { { "LED_ON.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/LED_ON.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 afficheur-structural " "Found design unit 1: afficheur-structural" {  } { { "afficheur.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/afficheur.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243233 ""} { "Info" "ISGN_ENTITY_NAME" "1 afficheur " "Found entity 1: afficheur" {  } { { "afficheur.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/afficheur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockM-structural " "Found design unit 1: clockM-structural" {  } { { "clock.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243235 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockM " "Found entity 1: clockM" {  } { { "clock.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_afficheur-structural " "Found design unit 1: clock_afficheur-structural" {  } { { "clock_afficheur.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/clock_afficheur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243237 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_afficheur " "Found entity 1: clock_afficheur" {  } { { "clock_afficheur.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/clock_afficheur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etatfeu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file etatfeu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EtatFeu-structural " "Found design unit 1: EtatFeu-structural" {  } { { "EtatFeu.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/EtatFeu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243239 ""} { "Info" "ISGN_ENTITY_NAME" "1 EtatFeu " "Found entity 1: EtatFeu" {  } { { "EtatFeu.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/EtatFeu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_value-structural " "Found design unit 1: max_value-structural" {  } { { "max_value.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/max_value.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243241 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_value " "Found entity 1: max_value" {  } { { "max_value.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/max_value.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "affichagetemps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file affichagetemps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AffichageTemps-structural " "Found design unit 1: AffichageTemps-structural" {  } { { "AffichageTemps.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/AffichageTemps.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243243 ""} { "Info" "ISGN_ENTITY_NAME" "1 AffichageTemps " "Found entity 1: AffichageTemps" {  } { { "AffichageTemps.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/AffichageTemps.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-description " "Found design unit 1: VGA-description" {  } { { "VGA.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/VGA.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243245 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/VGA.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerLED-structural " "Found design unit 1: registerLED-structural" {  } { { "RegisterLED.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/RegisterLED.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243247 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterLED " "Found entity 1: RegisterLED" {  } { { "RegisterLED.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/RegisterLED.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-structural " "Found design unit 1: debounce-structural" {  } { { "Button.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/Button.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243249 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "Button.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/Button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_DISPLAY-structural " "Found design unit 1: VGA_DISPLAY-structural" {  } { { "VGA_display.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/VGA_display.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243255 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_display " "Found entity 1: VGA_display" {  } { { "VGA_display.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/VGA_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sirene.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sirene.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sirene-structural " "Found design unit 1: Sirene-structural" {  } { { "Sirene.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/Sirene.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243257 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sirene " "Found entity 1: Sirene" {  } { { "Sirene.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/Sirene.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_ADC-structural " "Found design unit 1: top_level_ADC-structural" {  } { { "ADC.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/ADC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243259 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_ADC " "Found entity 1: top_level_ADC" {  } { { "ADC.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/ADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changementvaleur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file changementvaleur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 changementValeur-structural " "Found design unit 1: changementValeur-structural" {  } { { "ChangementValeur.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/ChangementValeur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243262 ""} { "Info" "ISGN_ENTITY_NAME" "1 changementValeur " "Found entity 1: changementValeur" {  } { { "ChangementValeur.vhd" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/ChangementValeur.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/hello_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/hello_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc " "Found entity 1: hello_adc" {  } { { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_adc_control_core " "Found entity 1: hello_adc_adc_control_core" {  } { { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/hello_adc/submodules/hello_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_altpll_dffpipe_l2c " "Found entity 1: hello_adc_altpll_dffpipe_l2c" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243281 ""} { "Info" "ISGN_ENTITY_NAME" "2 hello_adc_altpll_stdsync_sv6 " "Found entity 2: hello_adc_altpll_stdsync_sv6" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243281 ""} { "Info" "ISGN_ENTITY_NAME" "3 hello_adc_altpll_altpll_5b92 " "Found entity 3: hello_adc_altpll_altpll_5b92" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243281 ""} { "Info" "ISGN_ENTITY_NAME" "4 hello_adc_altpll " "Found entity 4: hello_adc_altpll" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/users/crossover/My Documents/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645216243281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_ON " "Elaborating entity \"LED_ON\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645216243366 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645216243398 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645216243622 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 18 21:30:43 2022 " "Processing ended: Fri Feb 18 21:30:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645216243622 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645216243622 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645216243622 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645216243622 ""}
