
RTC_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08003d7c  08003d7c  00004d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003df8  08003df8  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003df8  08003df8  00004df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e00  08003e00  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e00  08003e00  00004e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e04  08003e04  00004e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003e08  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000505c  2**0
                  CONTENTS
 10 .bss          00000220  2000005c  2000005c  0000505c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000027c  2000027c  0000505c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ab90  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cc9  00000000  00000000  0000fc1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000960  00000000  00000000  000118e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000072b  00000000  00000000  00012248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021135  00000000  00000000  00012973  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bcfd  00000000  00000000  00033aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c92fa  00000000  00000000  0003f7a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00108a9f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002adc  00000000  00000000  00108ae4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000043  00000000  00000000  0010b5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003d64 	.word	0x08003d64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08003d64 	.word	0x08003d64

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b5b0      	push	{r4, r5, r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b2:	f000 fad3 	bl	8000b5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b6:	f000 f873 	bl	80006a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ba:	f000 f92b 	bl	8000814 <MX_GPIO_Init>
  MX_RTC_Init();
 80005be:	f000 f8d9 	bl	8000774 <MX_RTC_Init>
  MX_USART3_UART_Init();
 80005c2:	f000 f8fd 	bl	80007c0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x1234)
 80005c6:	2101      	movs	r1, #1
 80005c8:	482f      	ldr	r0, [pc, #188]	@ (8000688 <main+0xdc>)
 80005ca:	f001 fefb 	bl	80023c4 <HAL_RTCEx_BKUPRead>
 80005ce:	4603      	mov	r3, r0
 80005d0:	f241 2234 	movw	r2, #4660	@ 0x1234
 80005d4:	4293      	cmp	r3, r2
 80005d6:	d021      	beq.n	800061c <main+0x70>
  {
      sTime.Hours   = 10;
 80005d8:	4b2c      	ldr	r3, [pc, #176]	@ (800068c <main+0xe0>)
 80005da:	220a      	movs	r2, #10
 80005dc:	701a      	strb	r2, [r3, #0]
      sTime.Minutes = 30;
 80005de:	4b2b      	ldr	r3, [pc, #172]	@ (800068c <main+0xe0>)
 80005e0:	221e      	movs	r2, #30
 80005e2:	705a      	strb	r2, [r3, #1]
      sTime.Seconds = 0;
 80005e4:	4b29      	ldr	r3, [pc, #164]	@ (800068c <main+0xe0>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	709a      	strb	r2, [r3, #2]
      HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80005ea:	2200      	movs	r2, #0
 80005ec:	4927      	ldr	r1, [pc, #156]	@ (800068c <main+0xe0>)
 80005ee:	4826      	ldr	r0, [pc, #152]	@ (8000688 <main+0xdc>)
 80005f0:	f001 fc45 	bl	8001e7e <HAL_RTC_SetTime>

      sDate.Date  = 15;
 80005f4:	4b26      	ldr	r3, [pc, #152]	@ (8000690 <main+0xe4>)
 80005f6:	220f      	movs	r2, #15
 80005f8:	709a      	strb	r2, [r3, #2]
      sDate.Month = RTC_MONTH_JANUARY;
 80005fa:	4b25      	ldr	r3, [pc, #148]	@ (8000690 <main+0xe4>)
 80005fc:	2201      	movs	r2, #1
 80005fe:	705a      	strb	r2, [r3, #1]
      sDate.Year  = 26;   // 2026
 8000600:	4b23      	ldr	r3, [pc, #140]	@ (8000690 <main+0xe4>)
 8000602:	221a      	movs	r2, #26
 8000604:	70da      	strb	r2, [r3, #3]
      HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000606:	2200      	movs	r2, #0
 8000608:	4921      	ldr	r1, [pc, #132]	@ (8000690 <main+0xe4>)
 800060a:	481f      	ldr	r0, [pc, #124]	@ (8000688 <main+0xdc>)
 800060c:	f001 fd2f 	bl	800206e <HAL_RTC_SetDate>

      HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x1234);
 8000610:	f241 2234 	movw	r2, #4660	@ 0x1234
 8000614:	2101      	movs	r1, #1
 8000616:	481c      	ldr	r0, [pc, #112]	@ (8000688 <main+0xdc>)
 8000618:	f001 feba 	bl	8002390 <HAL_RTCEx_BKUPWrite>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800061c:	2200      	movs	r2, #0
 800061e:	491b      	ldr	r1, [pc, #108]	@ (800068c <main+0xe0>)
 8000620:	4819      	ldr	r0, [pc, #100]	@ (8000688 <main+0xdc>)
 8000622:	f001 fcc6 	bl	8001fb2 <HAL_RTC_GetTime>
	      HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000626:	2200      	movs	r2, #0
 8000628:	4919      	ldr	r1, [pc, #100]	@ (8000690 <main+0xe4>)
 800062a:	4817      	ldr	r0, [pc, #92]	@ (8000688 <main+0xdc>)
 800062c:	f001 fda3 	bl	8002176 <HAL_RTC_GetDate>

	      sprintf(uartBuf,
	              "Time: %02d:%02d:%02d  Date: %02d/%02d/20%02d\r\n",
	              sTime.Hours,
 8000630:	4b16      	ldr	r3, [pc, #88]	@ (800068c <main+0xe0>)
 8000632:	781b      	ldrb	r3, [r3, #0]
	      sprintf(uartBuf,
 8000634:	461c      	mov	r4, r3
	              sTime.Minutes,
 8000636:	4b15      	ldr	r3, [pc, #84]	@ (800068c <main+0xe0>)
 8000638:	785b      	ldrb	r3, [r3, #1]
	      sprintf(uartBuf,
 800063a:	461d      	mov	r5, r3
	              sTime.Seconds,
 800063c:	4b13      	ldr	r3, [pc, #76]	@ (800068c <main+0xe0>)
 800063e:	789b      	ldrb	r3, [r3, #2]
	      sprintf(uartBuf,
 8000640:	461a      	mov	r2, r3
	              sDate.Date,
 8000642:	4b13      	ldr	r3, [pc, #76]	@ (8000690 <main+0xe4>)
 8000644:	789b      	ldrb	r3, [r3, #2]
	      sprintf(uartBuf,
 8000646:	4619      	mov	r1, r3
	              sDate.Month,
 8000648:	4b11      	ldr	r3, [pc, #68]	@ (8000690 <main+0xe4>)
 800064a:	785b      	ldrb	r3, [r3, #1]
	      sprintf(uartBuf,
 800064c:	4618      	mov	r0, r3
	              sDate.Year);
 800064e:	4b10      	ldr	r3, [pc, #64]	@ (8000690 <main+0xe4>)
 8000650:	78db      	ldrb	r3, [r3, #3]
	      sprintf(uartBuf,
 8000652:	9303      	str	r3, [sp, #12]
 8000654:	9002      	str	r0, [sp, #8]
 8000656:	9101      	str	r1, [sp, #4]
 8000658:	9200      	str	r2, [sp, #0]
 800065a:	462b      	mov	r3, r5
 800065c:	4622      	mov	r2, r4
 800065e:	490d      	ldr	r1, [pc, #52]	@ (8000694 <main+0xe8>)
 8000660:	480d      	ldr	r0, [pc, #52]	@ (8000698 <main+0xec>)
 8000662:	f002 fedf 	bl	8003424 <siprintf>

	      HAL_UART_Transmit(&huart3,
	                        (uint8_t*)uartBuf,
	                        strlen(uartBuf),
 8000666:	480c      	ldr	r0, [pc, #48]	@ (8000698 <main+0xec>)
 8000668:	f7ff fdb2 	bl	80001d0 <strlen>
 800066c:	4603      	mov	r3, r0
	      HAL_UART_Transmit(&huart3,
 800066e:	b29a      	uxth	r2, r3
 8000670:	f04f 33ff 	mov.w	r3, #4294967295
 8000674:	4908      	ldr	r1, [pc, #32]	@ (8000698 <main+0xec>)
 8000676:	4809      	ldr	r0, [pc, #36]	@ (800069c <main+0xf0>)
 8000678:	f001 ff0c 	bl	8002494 <HAL_UART_Transmit>
	                        HAL_MAX_DELAY);

	      HAL_Delay(1000);
 800067c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000680:	f000 fade 	bl	8000c40 <HAL_Delay>
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000684:	bf00      	nop
 8000686:	e7c9      	b.n	800061c <main+0x70>
 8000688:	200000c4 	.word	0x200000c4
 800068c:	20000078 	.word	0x20000078
 8000690:	2000008c 	.word	0x2000008c
 8000694:	08003d7c 	.word	0x08003d7c
 8000698:	20000090 	.word	0x20000090
 800069c:	200000e4 	.word	0x200000e4

080006a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b094      	sub	sp, #80	@ 0x50
 80006a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a6:	f107 0320 	add.w	r3, r7, #32
 80006aa:	2230      	movs	r2, #48	@ 0x30
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f002 feda 	bl	8003468 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b4:	f107 030c 	add.w	r3, r7, #12
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c4:	2300      	movs	r3, #0
 80006c6:	60bb      	str	r3, [r7, #8]
 80006c8:	4b28      	ldr	r3, [pc, #160]	@ (800076c <SystemClock_Config+0xcc>)
 80006ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006cc:	4a27      	ldr	r2, [pc, #156]	@ (800076c <SystemClock_Config+0xcc>)
 80006ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006d4:	4b25      	ldr	r3, [pc, #148]	@ (800076c <SystemClock_Config+0xcc>)
 80006d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006dc:	60bb      	str	r3, [r7, #8]
 80006de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e0:	2300      	movs	r3, #0
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	4b22      	ldr	r3, [pc, #136]	@ (8000770 <SystemClock_Config+0xd0>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a21      	ldr	r2, [pc, #132]	@ (8000770 <SystemClock_Config+0xd0>)
 80006ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006ee:	6013      	str	r3, [r2, #0]
 80006f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000770 <SystemClock_Config+0xd0>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006f8:	607b      	str	r3, [r7, #4]
 80006fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80006fc:	2306      	movs	r3, #6
 80006fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000700:	2301      	movs	r3, #1
 8000702:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000704:	2301      	movs	r3, #1
 8000706:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000708:	2310      	movs	r3, #16
 800070a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070c:	2302      	movs	r3, #2
 800070e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000710:	2300      	movs	r3, #0
 8000712:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000714:	2308      	movs	r3, #8
 8000716:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000718:	2354      	movs	r3, #84	@ 0x54
 800071a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800071c:	2302      	movs	r3, #2
 800071e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000720:	2304      	movs	r3, #4
 8000722:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000724:	f107 0320 	add.w	r3, r7, #32
 8000728:	4618      	mov	r0, r3
 800072a:	f000 fded 	bl	8001308 <HAL_RCC_OscConfig>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000734:	f000 f8b2 	bl	800089c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000738:	230f      	movs	r3, #15
 800073a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800073c:	2302      	movs	r3, #2
 800073e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000744:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000748:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800074a:	2300      	movs	r3, #0
 800074c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800074e:	f107 030c 	add.w	r3, r7, #12
 8000752:	2102      	movs	r1, #2
 8000754:	4618      	mov	r0, r3
 8000756:	f001 f84f 	bl	80017f8 <HAL_RCC_ClockConfig>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000760:	f000 f89c 	bl	800089c <Error_Handler>
  }
}
 8000764:	bf00      	nop
 8000766:	3750      	adds	r7, #80	@ 0x50
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40023800 	.word	0x40023800
 8000770:	40007000 	.word	0x40007000

08000774 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000778:	4b0f      	ldr	r3, [pc, #60]	@ (80007b8 <MX_RTC_Init+0x44>)
 800077a:	4a10      	ldr	r2, [pc, #64]	@ (80007bc <MX_RTC_Init+0x48>)
 800077c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800077e:	4b0e      	ldr	r3, [pc, #56]	@ (80007b8 <MX_RTC_Init+0x44>)
 8000780:	2200      	movs	r2, #0
 8000782:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000784:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <MX_RTC_Init+0x44>)
 8000786:	227f      	movs	r2, #127	@ 0x7f
 8000788:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800078a:	4b0b      	ldr	r3, [pc, #44]	@ (80007b8 <MX_RTC_Init+0x44>)
 800078c:	22ff      	movs	r2, #255	@ 0xff
 800078e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000790:	4b09      	ldr	r3, [pc, #36]	@ (80007b8 <MX_RTC_Init+0x44>)
 8000792:	2200      	movs	r2, #0
 8000794:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000796:	4b08      	ldr	r3, [pc, #32]	@ (80007b8 <MX_RTC_Init+0x44>)
 8000798:	2200      	movs	r2, #0
 800079a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800079c:	4b06      	ldr	r3, [pc, #24]	@ (80007b8 <MX_RTC_Init+0x44>)
 800079e:	2200      	movs	r2, #0
 80007a0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007a2:	4805      	ldr	r0, [pc, #20]	@ (80007b8 <MX_RTC_Init+0x44>)
 80007a4:	f001 faea 	bl	8001d7c <HAL_RTC_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80007ae:	f000 f875 	bl	800089c <Error_Handler>
//  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	200000c4 	.word	0x200000c4
 80007bc:	40002800 	.word	0x40002800

080007c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007c4:	4b11      	ldr	r3, [pc, #68]	@ (800080c <MX_USART3_UART_Init+0x4c>)
 80007c6:	4a12      	ldr	r2, [pc, #72]	@ (8000810 <MX_USART3_UART_Init+0x50>)
 80007c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007ca:	4b10      	ldr	r3, [pc, #64]	@ (800080c <MX_USART3_UART_Init+0x4c>)
 80007cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007d2:	4b0e      	ldr	r3, [pc, #56]	@ (800080c <MX_USART3_UART_Init+0x4c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007d8:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <MX_USART3_UART_Init+0x4c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007de:	4b0b      	ldr	r3, [pc, #44]	@ (800080c <MX_USART3_UART_Init+0x4c>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007e4:	4b09      	ldr	r3, [pc, #36]	@ (800080c <MX_USART3_UART_Init+0x4c>)
 80007e6:	220c      	movs	r2, #12
 80007e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ea:	4b08      	ldr	r3, [pc, #32]	@ (800080c <MX_USART3_UART_Init+0x4c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f0:	4b06      	ldr	r3, [pc, #24]	@ (800080c <MX_USART3_UART_Init+0x4c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007f6:	4805      	ldr	r0, [pc, #20]	@ (800080c <MX_USART3_UART_Init+0x4c>)
 80007f8:	f001 fdfc 	bl	80023f4 <HAL_UART_Init>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000802:	f000 f84b 	bl	800089c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	200000e4 	.word	0x200000e4
 8000810:	40004800 	.word	0x40004800

08000814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000814:	b480      	push	{r7}
 8000816:	b085      	sub	sp, #20
 8000818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	4b1e      	ldr	r3, [pc, #120]	@ (8000898 <MX_GPIO_Init+0x84>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a1d      	ldr	r2, [pc, #116]	@ (8000898 <MX_GPIO_Init+0x84>)
 8000824:	f043 0304 	orr.w	r3, r3, #4
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b1b      	ldr	r3, [pc, #108]	@ (8000898 <MX_GPIO_Init+0x84>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0304 	and.w	r3, r3, #4
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	4b17      	ldr	r3, [pc, #92]	@ (8000898 <MX_GPIO_Init+0x84>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a16      	ldr	r2, [pc, #88]	@ (8000898 <MX_GPIO_Init+0x84>)
 8000840:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b14      	ldr	r3, [pc, #80]	@ (8000898 <MX_GPIO_Init+0x84>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800084e:	60bb      	str	r3, [r7, #8]
 8000850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <MX_GPIO_Init+0x84>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	4a0f      	ldr	r2, [pc, #60]	@ (8000898 <MX_GPIO_Init+0x84>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	6313      	str	r3, [r2, #48]	@ 0x30
 8000862:	4b0d      	ldr	r3, [pc, #52]	@ (8000898 <MX_GPIO_Init+0x84>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	603b      	str	r3, [r7, #0]
 8000872:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <MX_GPIO_Init+0x84>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a08      	ldr	r2, [pc, #32]	@ (8000898 <MX_GPIO_Init+0x84>)
 8000878:	f043 0301 	orr.w	r3, r3, #1
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <MX_GPIO_Init+0x84>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0301 	and.w	r3, r3, #1
 8000886:	603b      	str	r3, [r7, #0]
 8000888:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800088a:	bf00      	nop
 800088c:	3714      	adds	r7, #20
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	40023800 	.word	0x40023800

0800089c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a0:	b672      	cpsid	i
}
 80008a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <Error_Handler+0x8>

080008a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	607b      	str	r3, [r7, #4]
 80008b2:	4b13      	ldr	r3, [pc, #76]	@ (8000900 <HAL_MspInit+0x58>)
 80008b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008b6:	4a12      	ldr	r2, [pc, #72]	@ (8000900 <HAL_MspInit+0x58>)
 80008b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80008be:	4b10      	ldr	r3, [pc, #64]	@ (8000900 <HAL_MspInit+0x58>)
 80008c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	603b      	str	r3, [r7, #0]
 80008ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000900 <HAL_MspInit+0x58>)
 80008d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d2:	4a0b      	ldr	r2, [pc, #44]	@ (8000900 <HAL_MspInit+0x58>)
 80008d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80008da:	4b09      	ldr	r3, [pc, #36]	@ (8000900 <HAL_MspInit+0x58>)
 80008dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008e2:	603b      	str	r3, [r7, #0]
 80008e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2100      	movs	r1, #0
 80008ea:	2005      	movs	r0, #5
 80008ec:	f000 faa7 	bl	8000e3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80008f0:	2005      	movs	r0, #5
 80008f2:	f000 fac0 	bl	8000e76 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40023800 	.word	0x40023800

08000904 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b086      	sub	sp, #24
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800090c:	f107 0308 	add.w	r3, r7, #8
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a0c      	ldr	r2, [pc, #48]	@ (8000950 <HAL_RTC_MspInit+0x4c>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d111      	bne.n	8000948 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000924:	2302      	movs	r3, #2
 8000926:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000928:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800092c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800092e:	f107 0308 	add.w	r3, r7, #8
 8000932:	4618      	mov	r0, r3
 8000934:	f001 f940 	bl	8001bb8 <HAL_RCCEx_PeriphCLKConfig>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800093e:	f7ff ffad 	bl	800089c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000942:	4b04      	ldr	r3, [pc, #16]	@ (8000954 <HAL_RTC_MspInit+0x50>)
 8000944:	2201      	movs	r2, #1
 8000946:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000948:	bf00      	nop
 800094a:	3718      	adds	r7, #24
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	40002800 	.word	0x40002800
 8000954:	42470e3c 	.word	0x42470e3c

08000958 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b08a      	sub	sp, #40	@ 0x28
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000960:	f107 0314 	add.w	r3, r7, #20
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a1d      	ldr	r2, [pc, #116]	@ (80009ec <HAL_UART_MspInit+0x94>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d134      	bne.n	80009e4 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800097a:	2300      	movs	r3, #0
 800097c:	613b      	str	r3, [r7, #16]
 800097e:	4b1c      	ldr	r3, [pc, #112]	@ (80009f0 <HAL_UART_MspInit+0x98>)
 8000980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000982:	4a1b      	ldr	r2, [pc, #108]	@ (80009f0 <HAL_UART_MspInit+0x98>)
 8000984:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000988:	6413      	str	r3, [r2, #64]	@ 0x40
 800098a:	4b19      	ldr	r3, [pc, #100]	@ (80009f0 <HAL_UART_MspInit+0x98>)
 800098c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000992:	613b      	str	r3, [r7, #16]
 8000994:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	60fb      	str	r3, [r7, #12]
 800099a:	4b15      	ldr	r3, [pc, #84]	@ (80009f0 <HAL_UART_MspInit+0x98>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099e:	4a14      	ldr	r2, [pc, #80]	@ (80009f0 <HAL_UART_MspInit+0x98>)
 80009a0:	f043 0302 	orr.w	r3, r3, #2
 80009a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a6:	4b12      	ldr	r3, [pc, #72]	@ (80009f0 <HAL_UART_MspInit+0x98>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009aa:	f003 0302 	and.w	r3, r3, #2
 80009ae:	60fb      	str	r3, [r7, #12]
 80009b0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80009b2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80009b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b8:	2302      	movs	r3, #2
 80009ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009bc:	2300      	movs	r3, #0
 80009be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c0:	2303      	movs	r3, #3
 80009c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80009c4:	2307      	movs	r3, #7
 80009c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c8:	f107 0314 	add.w	r3, r7, #20
 80009cc:	4619      	mov	r1, r3
 80009ce:	4809      	ldr	r0, [pc, #36]	@ (80009f4 <HAL_UART_MspInit+0x9c>)
 80009d0:	f000 fafe 	bl	8000fd0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80009d4:	2200      	movs	r2, #0
 80009d6:	2100      	movs	r1, #0
 80009d8:	2027      	movs	r0, #39	@ 0x27
 80009da:	f000 fa30 	bl	8000e3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80009de:	2027      	movs	r0, #39	@ 0x27
 80009e0:	f000 fa49 	bl	8000e76 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80009e4:	bf00      	nop
 80009e6:	3728      	adds	r7, #40	@ 0x28
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	40004800 	.word	0x40004800
 80009f0:	40023800 	.word	0x40023800
 80009f4:	40020400 	.word	0x40020400

080009f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009fc:	bf00      	nop
 80009fe:	e7fd      	b.n	80009fc <NMI_Handler+0x4>

08000a00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <HardFault_Handler+0x4>

08000a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <MemManage_Handler+0x4>

08000a10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a14:	bf00      	nop
 8000a16:	e7fd      	b.n	8000a14 <BusFault_Handler+0x4>

08000a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <UsageFault_Handler+0x4>

08000a20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr

08000a2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a32:	bf00      	nop
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr

08000a4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a4e:	f000 f8d7 	bl	8000c00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000a68:	4802      	ldr	r0, [pc, #8]	@ (8000a74 <USART3_IRQHandler+0x10>)
 8000a6a:	f001 fd9f 	bl	80025ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	200000e4 	.word	0x200000e4

08000a78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a80:	4a14      	ldr	r2, [pc, #80]	@ (8000ad4 <_sbrk+0x5c>)
 8000a82:	4b15      	ldr	r3, [pc, #84]	@ (8000ad8 <_sbrk+0x60>)
 8000a84:	1ad3      	subs	r3, r2, r3
 8000a86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a8c:	4b13      	ldr	r3, [pc, #76]	@ (8000adc <_sbrk+0x64>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d102      	bne.n	8000a9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a94:	4b11      	ldr	r3, [pc, #68]	@ (8000adc <_sbrk+0x64>)
 8000a96:	4a12      	ldr	r2, [pc, #72]	@ (8000ae0 <_sbrk+0x68>)
 8000a98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a9a:	4b10      	ldr	r3, [pc, #64]	@ (8000adc <_sbrk+0x64>)
 8000a9c:	681a      	ldr	r2, [r3, #0]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4413      	add	r3, r2
 8000aa2:	693a      	ldr	r2, [r7, #16]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	d207      	bcs.n	8000ab8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000aa8:	f002 fce6 	bl	8003478 <__errno>
 8000aac:	4603      	mov	r3, r0
 8000aae:	220c      	movs	r2, #12
 8000ab0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab6:	e009      	b.n	8000acc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ab8:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <_sbrk+0x64>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000abe:	4b07      	ldr	r3, [pc, #28]	@ (8000adc <_sbrk+0x64>)
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	4a05      	ldr	r2, [pc, #20]	@ (8000adc <_sbrk+0x64>)
 8000ac8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aca:	68fb      	ldr	r3, [r7, #12]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3718      	adds	r7, #24
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	20020000 	.word	0x20020000
 8000ad8:	00000400 	.word	0x00000400
 8000adc:	2000012c 	.word	0x2000012c
 8000ae0:	20000280 	.word	0x20000280

08000ae4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ae8:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <SystemInit+0x20>)
 8000aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aee:	4a05      	ldr	r2, [pc, #20]	@ (8000b04 <SystemInit+0x20>)
 8000af0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000af4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	e000ed00 	.word	0xe000ed00

08000b08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b40 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b0c:	f7ff ffea 	bl	8000ae4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b10:	480c      	ldr	r0, [pc, #48]	@ (8000b44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b12:	490d      	ldr	r1, [pc, #52]	@ (8000b48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b14:	4a0d      	ldr	r2, [pc, #52]	@ (8000b4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b18:	e002      	b.n	8000b20 <LoopCopyDataInit>

08000b1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b1e:	3304      	adds	r3, #4

08000b20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b24:	d3f9      	bcc.n	8000b1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b26:	4a0a      	ldr	r2, [pc, #40]	@ (8000b50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b28:	4c0a      	ldr	r4, [pc, #40]	@ (8000b54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b2c:	e001      	b.n	8000b32 <LoopFillZerobss>

08000b2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b30:	3204      	adds	r2, #4

08000b32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b34:	d3fb      	bcc.n	8000b2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b36:	f002 fca5 	bl	8003484 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b3a:	f7ff fd37 	bl	80005ac <main>
  bx  lr    
 8000b3e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b48:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b4c:	08003e08 	.word	0x08003e08
  ldr r2, =_sbss
 8000b50:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b54:	2000027c 	.word	0x2000027c

08000b58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b58:	e7fe      	b.n	8000b58 <ADC_IRQHandler>
	...

08000b5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b60:	4b0e      	ldr	r3, [pc, #56]	@ (8000b9c <HAL_Init+0x40>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a0d      	ldr	r2, [pc, #52]	@ (8000b9c <HAL_Init+0x40>)
 8000b66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b9c <HAL_Init+0x40>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a0a      	ldr	r2, [pc, #40]	@ (8000b9c <HAL_Init+0x40>)
 8000b72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b78:	4b08      	ldr	r3, [pc, #32]	@ (8000b9c <HAL_Init+0x40>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a07      	ldr	r2, [pc, #28]	@ (8000b9c <HAL_Init+0x40>)
 8000b7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b84:	2003      	movs	r0, #3
 8000b86:	f000 f94f 	bl	8000e28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b8a:	200f      	movs	r0, #15
 8000b8c:	f000 f808 	bl	8000ba0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b90:	f7ff fe8a 	bl	80008a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b94:	2300      	movs	r3, #0
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40023c00 	.word	0x40023c00

08000ba0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ba8:	4b12      	ldr	r3, [pc, #72]	@ (8000bf4 <HAL_InitTick+0x54>)
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <HAL_InitTick+0x58>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f000 f967 	bl	8000e92 <HAL_SYSTICK_Config>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	e00e      	b.n	8000bec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2b0f      	cmp	r3, #15
 8000bd2:	d80a      	bhi.n	8000bea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	6879      	ldr	r1, [r7, #4]
 8000bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bdc:	f000 f92f 	bl	8000e3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000be0:	4a06      	ldr	r2, [pc, #24]	@ (8000bfc <HAL_InitTick+0x5c>)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000be6:	2300      	movs	r3, #0
 8000be8:	e000      	b.n	8000bec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bea:	2301      	movs	r3, #1
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3708      	adds	r7, #8
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000000 	.word	0x20000000
 8000bf8:	20000008 	.word	0x20000008
 8000bfc:	20000004 	.word	0x20000004

08000c00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c04:	4b06      	ldr	r3, [pc, #24]	@ (8000c20 <HAL_IncTick+0x20>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	461a      	mov	r2, r3
 8000c0a:	4b06      	ldr	r3, [pc, #24]	@ (8000c24 <HAL_IncTick+0x24>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4413      	add	r3, r2
 8000c10:	4a04      	ldr	r2, [pc, #16]	@ (8000c24 <HAL_IncTick+0x24>)
 8000c12:	6013      	str	r3, [r2, #0]
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	20000008 	.word	0x20000008
 8000c24:	20000130 	.word	0x20000130

08000c28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c2c:	4b03      	ldr	r3, [pc, #12]	@ (8000c3c <HAL_GetTick+0x14>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	20000130 	.word	0x20000130

08000c40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c48:	f7ff ffee 	bl	8000c28 <HAL_GetTick>
 8000c4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c58:	d005      	beq.n	8000c66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c84 <HAL_Delay+0x44>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	461a      	mov	r2, r3
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	4413      	add	r3, r2
 8000c64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c66:	bf00      	nop
 8000c68:	f7ff ffde 	bl	8000c28 <HAL_GetTick>
 8000c6c:	4602      	mov	r2, r0
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	68fa      	ldr	r2, [r7, #12]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d8f7      	bhi.n	8000c68 <HAL_Delay+0x28>
  {
  }
}
 8000c78:	bf00      	nop
 8000c7a:	bf00      	nop
 8000c7c:	3710      	adds	r7, #16
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	20000008 	.word	0x20000008

08000c88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b085      	sub	sp, #20
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	f003 0307 	and.w	r3, r3, #7
 8000c96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c98:	4b0c      	ldr	r3, [pc, #48]	@ (8000ccc <__NVIC_SetPriorityGrouping+0x44>)
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c9e:	68ba      	ldr	r2, [r7, #8]
 8000ca0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cb0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cba:	4a04      	ldr	r2, [pc, #16]	@ (8000ccc <__NVIC_SetPriorityGrouping+0x44>)
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	60d3      	str	r3, [r2, #12]
}
 8000cc0:	bf00      	nop
 8000cc2:	3714      	adds	r7, #20
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cd4:	4b04      	ldr	r3, [pc, #16]	@ (8000ce8 <__NVIC_GetPriorityGrouping+0x18>)
 8000cd6:	68db      	ldr	r3, [r3, #12]
 8000cd8:	0a1b      	lsrs	r3, r3, #8
 8000cda:	f003 0307 	and.w	r3, r3, #7
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	db0b      	blt.n	8000d16 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	f003 021f 	and.w	r2, r3, #31
 8000d04:	4907      	ldr	r1, [pc, #28]	@ (8000d24 <__NVIC_EnableIRQ+0x38>)
 8000d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0a:	095b      	lsrs	r3, r3, #5
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	e000e100 	.word	0xe000e100

08000d28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	6039      	str	r1, [r7, #0]
 8000d32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	db0a      	blt.n	8000d52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	b2da      	uxtb	r2, r3
 8000d40:	490c      	ldr	r1, [pc, #48]	@ (8000d74 <__NVIC_SetPriority+0x4c>)
 8000d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d46:	0112      	lsls	r2, r2, #4
 8000d48:	b2d2      	uxtb	r2, r2
 8000d4a:	440b      	add	r3, r1
 8000d4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d50:	e00a      	b.n	8000d68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	b2da      	uxtb	r2, r3
 8000d56:	4908      	ldr	r1, [pc, #32]	@ (8000d78 <__NVIC_SetPriority+0x50>)
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	f003 030f 	and.w	r3, r3, #15
 8000d5e:	3b04      	subs	r3, #4
 8000d60:	0112      	lsls	r2, r2, #4
 8000d62:	b2d2      	uxtb	r2, r2
 8000d64:	440b      	add	r3, r1
 8000d66:	761a      	strb	r2, [r3, #24]
}
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	e000e100 	.word	0xe000e100
 8000d78:	e000ed00 	.word	0xe000ed00

08000d7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b089      	sub	sp, #36	@ 0x24
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	f003 0307 	and.w	r3, r3, #7
 8000d8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d90:	69fb      	ldr	r3, [r7, #28]
 8000d92:	f1c3 0307 	rsb	r3, r3, #7
 8000d96:	2b04      	cmp	r3, #4
 8000d98:	bf28      	it	cs
 8000d9a:	2304      	movcs	r3, #4
 8000d9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d9e:	69fb      	ldr	r3, [r7, #28]
 8000da0:	3304      	adds	r3, #4
 8000da2:	2b06      	cmp	r3, #6
 8000da4:	d902      	bls.n	8000dac <NVIC_EncodePriority+0x30>
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	3b03      	subs	r3, #3
 8000daa:	e000      	b.n	8000dae <NVIC_EncodePriority+0x32>
 8000dac:	2300      	movs	r3, #0
 8000dae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db0:	f04f 32ff 	mov.w	r2, #4294967295
 8000db4:	69bb      	ldr	r3, [r7, #24]
 8000db6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dba:	43da      	mvns	r2, r3
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	401a      	ands	r2, r3
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dc4:	f04f 31ff 	mov.w	r1, #4294967295
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	fa01 f303 	lsl.w	r3, r1, r3
 8000dce:	43d9      	mvns	r1, r3
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd4:	4313      	orrs	r3, r2
         );
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3724      	adds	r7, #36	@ 0x24
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
	...

08000de4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3b01      	subs	r3, #1
 8000df0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000df4:	d301      	bcc.n	8000dfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000df6:	2301      	movs	r3, #1
 8000df8:	e00f      	b.n	8000e1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8000e24 <SysTick_Config+0x40>)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	3b01      	subs	r3, #1
 8000e00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e02:	210f      	movs	r1, #15
 8000e04:	f04f 30ff 	mov.w	r0, #4294967295
 8000e08:	f7ff ff8e 	bl	8000d28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e0c:	4b05      	ldr	r3, [pc, #20]	@ (8000e24 <SysTick_Config+0x40>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e12:	4b04      	ldr	r3, [pc, #16]	@ (8000e24 <SysTick_Config+0x40>)
 8000e14:	2207      	movs	r2, #7
 8000e16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e18:	2300      	movs	r3, #0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	e000e010 	.word	0xe000e010

08000e28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e30:	6878      	ldr	r0, [r7, #4]
 8000e32:	f7ff ff29 	bl	8000c88 <__NVIC_SetPriorityGrouping>
}
 8000e36:	bf00      	nop
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b086      	sub	sp, #24
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	4603      	mov	r3, r0
 8000e46:	60b9      	str	r1, [r7, #8]
 8000e48:	607a      	str	r2, [r7, #4]
 8000e4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e50:	f7ff ff3e 	bl	8000cd0 <__NVIC_GetPriorityGrouping>
 8000e54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	68b9      	ldr	r1, [r7, #8]
 8000e5a:	6978      	ldr	r0, [r7, #20]
 8000e5c:	f7ff ff8e 	bl	8000d7c <NVIC_EncodePriority>
 8000e60:	4602      	mov	r2, r0
 8000e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e66:	4611      	mov	r1, r2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff ff5d 	bl	8000d28 <__NVIC_SetPriority>
}
 8000e6e:	bf00      	nop
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b082      	sub	sp, #8
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff ff31 	bl	8000cec <__NVIC_EnableIRQ>
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b082      	sub	sp, #8
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f7ff ffa2 	bl	8000de4 <SysTick_Config>
 8000ea0:	4603      	mov	r3, r0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b084      	sub	sp, #16
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000eb8:	f7ff feb6 	bl	8000c28 <HAL_GetTick>
 8000ebc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d008      	beq.n	8000edc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2280      	movs	r2, #128	@ 0x80
 8000ece:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e052      	b.n	8000f82 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f022 0216 	bic.w	r2, r2, #22
 8000eea:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	695a      	ldr	r2, [r3, #20]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000efa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d103      	bne.n	8000f0c <HAL_DMA_Abort+0x62>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d007      	beq.n	8000f1c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f022 0208 	bic.w	r2, r2, #8
 8000f1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f022 0201 	bic.w	r2, r2, #1
 8000f2a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f2c:	e013      	b.n	8000f56 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000f2e:	f7ff fe7b 	bl	8000c28 <HAL_GetTick>
 8000f32:	4602      	mov	r2, r0
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	2b05      	cmp	r3, #5
 8000f3a:	d90c      	bls.n	8000f56 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2220      	movs	r2, #32
 8000f40:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2203      	movs	r2, #3
 8000f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8000f52:	2303      	movs	r3, #3
 8000f54:	e015      	b.n	8000f82 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f003 0301 	and.w	r3, r3, #1
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d1e4      	bne.n	8000f2e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f68:	223f      	movs	r2, #63	@ 0x3f
 8000f6a:	409a      	lsls	r2, r3
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2201      	movs	r2, #1
 8000f74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	b083      	sub	sp, #12
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d004      	beq.n	8000fa8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2280      	movs	r2, #128	@ 0x80
 8000fa2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	e00c      	b.n	8000fc2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2205      	movs	r2, #5
 8000fac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f022 0201 	bic.w	r2, r2, #1
 8000fbe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
	...

08000fd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b089      	sub	sp, #36	@ 0x24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61fb      	str	r3, [r7, #28]
 8000fea:	e16b      	b.n	80012c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fec:	2201      	movs	r2, #1
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	697a      	ldr	r2, [r7, #20]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	429a      	cmp	r2, r3
 8001006:	f040 815a 	bne.w	80012be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f003 0303 	and.w	r3, r3, #3
 8001012:	2b01      	cmp	r3, #1
 8001014:	d005      	beq.n	8001022 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800101e:	2b02      	cmp	r3, #2
 8001020:	d130      	bne.n	8001084 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	2203      	movs	r2, #3
 800102e:	fa02 f303 	lsl.w	r3, r2, r3
 8001032:	43db      	mvns	r3, r3
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	4013      	ands	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	68da      	ldr	r2, [r3, #12]
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4313      	orrs	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001058:	2201      	movs	r2, #1
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	43db      	mvns	r3, r3
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	4013      	ands	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	091b      	lsrs	r3, r3, #4
 800106e:	f003 0201 	and.w	r2, r3, #1
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	4313      	orrs	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f003 0303 	and.w	r3, r3, #3
 800108c:	2b03      	cmp	r3, #3
 800108e:	d017      	beq.n	80010c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	2203      	movs	r2, #3
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	4013      	ands	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	689a      	ldr	r2, [r3, #8]
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f003 0303 	and.w	r3, r3, #3
 80010c8:	2b02      	cmp	r3, #2
 80010ca:	d123      	bne.n	8001114 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	08da      	lsrs	r2, r3, #3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	3208      	adds	r2, #8
 80010d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	f003 0307 	and.w	r3, r3, #7
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	220f      	movs	r2, #15
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	43db      	mvns	r3, r3
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	4013      	ands	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	691a      	ldr	r2, [r3, #16]
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f003 0307 	and.w	r3, r3, #7
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	4313      	orrs	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	08da      	lsrs	r2, r3, #3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3208      	adds	r2, #8
 800110e:	69b9      	ldr	r1, [r7, #24]
 8001110:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	2203      	movs	r2, #3
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	4013      	ands	r3, r2
 800112a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f003 0203 	and.w	r2, r3, #3
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	4313      	orrs	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001150:	2b00      	cmp	r3, #0
 8001152:	f000 80b4 	beq.w	80012be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	4b60      	ldr	r3, [pc, #384]	@ (80012dc <HAL_GPIO_Init+0x30c>)
 800115c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800115e:	4a5f      	ldr	r2, [pc, #380]	@ (80012dc <HAL_GPIO_Init+0x30c>)
 8001160:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001164:	6453      	str	r3, [r2, #68]	@ 0x44
 8001166:	4b5d      	ldr	r3, [pc, #372]	@ (80012dc <HAL_GPIO_Init+0x30c>)
 8001168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800116a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001172:	4a5b      	ldr	r2, [pc, #364]	@ (80012e0 <HAL_GPIO_Init+0x310>)
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	089b      	lsrs	r3, r3, #2
 8001178:	3302      	adds	r3, #2
 800117a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800117e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	f003 0303 	and.w	r3, r3, #3
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	220f      	movs	r2, #15
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43db      	mvns	r3, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4013      	ands	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a52      	ldr	r2, [pc, #328]	@ (80012e4 <HAL_GPIO_Init+0x314>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d02b      	beq.n	80011f6 <HAL_GPIO_Init+0x226>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a51      	ldr	r2, [pc, #324]	@ (80012e8 <HAL_GPIO_Init+0x318>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d025      	beq.n	80011f2 <HAL_GPIO_Init+0x222>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4a50      	ldr	r2, [pc, #320]	@ (80012ec <HAL_GPIO_Init+0x31c>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d01f      	beq.n	80011ee <HAL_GPIO_Init+0x21e>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a4f      	ldr	r2, [pc, #316]	@ (80012f0 <HAL_GPIO_Init+0x320>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d019      	beq.n	80011ea <HAL_GPIO_Init+0x21a>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a4e      	ldr	r2, [pc, #312]	@ (80012f4 <HAL_GPIO_Init+0x324>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d013      	beq.n	80011e6 <HAL_GPIO_Init+0x216>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a4d      	ldr	r2, [pc, #308]	@ (80012f8 <HAL_GPIO_Init+0x328>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d00d      	beq.n	80011e2 <HAL_GPIO_Init+0x212>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a4c      	ldr	r2, [pc, #304]	@ (80012fc <HAL_GPIO_Init+0x32c>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d007      	beq.n	80011de <HAL_GPIO_Init+0x20e>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a4b      	ldr	r2, [pc, #300]	@ (8001300 <HAL_GPIO_Init+0x330>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d101      	bne.n	80011da <HAL_GPIO_Init+0x20a>
 80011d6:	2307      	movs	r3, #7
 80011d8:	e00e      	b.n	80011f8 <HAL_GPIO_Init+0x228>
 80011da:	2308      	movs	r3, #8
 80011dc:	e00c      	b.n	80011f8 <HAL_GPIO_Init+0x228>
 80011de:	2306      	movs	r3, #6
 80011e0:	e00a      	b.n	80011f8 <HAL_GPIO_Init+0x228>
 80011e2:	2305      	movs	r3, #5
 80011e4:	e008      	b.n	80011f8 <HAL_GPIO_Init+0x228>
 80011e6:	2304      	movs	r3, #4
 80011e8:	e006      	b.n	80011f8 <HAL_GPIO_Init+0x228>
 80011ea:	2303      	movs	r3, #3
 80011ec:	e004      	b.n	80011f8 <HAL_GPIO_Init+0x228>
 80011ee:	2302      	movs	r3, #2
 80011f0:	e002      	b.n	80011f8 <HAL_GPIO_Init+0x228>
 80011f2:	2301      	movs	r3, #1
 80011f4:	e000      	b.n	80011f8 <HAL_GPIO_Init+0x228>
 80011f6:	2300      	movs	r3, #0
 80011f8:	69fa      	ldr	r2, [r7, #28]
 80011fa:	f002 0203 	and.w	r2, r2, #3
 80011fe:	0092      	lsls	r2, r2, #2
 8001200:	4093      	lsls	r3, r2
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	4313      	orrs	r3, r2
 8001206:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001208:	4935      	ldr	r1, [pc, #212]	@ (80012e0 <HAL_GPIO_Init+0x310>)
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	089b      	lsrs	r3, r3, #2
 800120e:	3302      	adds	r3, #2
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001216:	4b3b      	ldr	r3, [pc, #236]	@ (8001304 <HAL_GPIO_Init+0x334>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	43db      	mvns	r3, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4013      	ands	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d003      	beq.n	800123a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	4313      	orrs	r3, r2
 8001238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800123a:	4a32      	ldr	r2, [pc, #200]	@ (8001304 <HAL_GPIO_Init+0x334>)
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001240:	4b30      	ldr	r3, [pc, #192]	@ (8001304 <HAL_GPIO_Init+0x334>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	43db      	mvns	r3, r3
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	4013      	ands	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d003      	beq.n	8001264 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	4313      	orrs	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001264:	4a27      	ldr	r2, [pc, #156]	@ (8001304 <HAL_GPIO_Init+0x334>)
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800126a:	4b26      	ldr	r3, [pc, #152]	@ (8001304 <HAL_GPIO_Init+0x334>)
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	43db      	mvns	r3, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4013      	ands	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d003      	beq.n	800128e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001286:	69ba      	ldr	r2, [r7, #24]
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	4313      	orrs	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800128e:	4a1d      	ldr	r2, [pc, #116]	@ (8001304 <HAL_GPIO_Init+0x334>)
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001294:	4b1b      	ldr	r3, [pc, #108]	@ (8001304 <HAL_GPIO_Init+0x334>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	43db      	mvns	r3, r3
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d003      	beq.n	80012b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012b8:	4a12      	ldr	r2, [pc, #72]	@ (8001304 <HAL_GPIO_Init+0x334>)
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	3301      	adds	r3, #1
 80012c2:	61fb      	str	r3, [r7, #28]
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	2b0f      	cmp	r3, #15
 80012c8:	f67f ae90 	bls.w	8000fec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012cc:	bf00      	nop
 80012ce:	bf00      	nop
 80012d0:	3724      	adds	r7, #36	@ 0x24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	40023800 	.word	0x40023800
 80012e0:	40013800 	.word	0x40013800
 80012e4:	40020000 	.word	0x40020000
 80012e8:	40020400 	.word	0x40020400
 80012ec:	40020800 	.word	0x40020800
 80012f0:	40020c00 	.word	0x40020c00
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40021400 	.word	0x40021400
 80012fc:	40021800 	.word	0x40021800
 8001300:	40021c00 	.word	0x40021c00
 8001304:	40013c00 	.word	0x40013c00

08001308 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d101      	bne.n	800131a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e267      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	2b00      	cmp	r3, #0
 8001324:	d075      	beq.n	8001412 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001326:	4b88      	ldr	r3, [pc, #544]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	f003 030c 	and.w	r3, r3, #12
 800132e:	2b04      	cmp	r3, #4
 8001330:	d00c      	beq.n	800134c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001332:	4b85      	ldr	r3, [pc, #532]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800133a:	2b08      	cmp	r3, #8
 800133c:	d112      	bne.n	8001364 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800133e:	4b82      	ldr	r3, [pc, #520]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001346:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800134a:	d10b      	bne.n	8001364 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800134c:	4b7e      	ldr	r3, [pc, #504]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d05b      	beq.n	8001410 <HAL_RCC_OscConfig+0x108>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d157      	bne.n	8001410 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e242      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800136c:	d106      	bne.n	800137c <HAL_RCC_OscConfig+0x74>
 800136e:	4b76      	ldr	r3, [pc, #472]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a75      	ldr	r2, [pc, #468]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 8001374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001378:	6013      	str	r3, [r2, #0]
 800137a:	e01d      	b.n	80013b8 <HAL_RCC_OscConfig+0xb0>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001384:	d10c      	bne.n	80013a0 <HAL_RCC_OscConfig+0x98>
 8001386:	4b70      	ldr	r3, [pc, #448]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a6f      	ldr	r2, [pc, #444]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 800138c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001390:	6013      	str	r3, [r2, #0]
 8001392:	4b6d      	ldr	r3, [pc, #436]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a6c      	ldr	r2, [pc, #432]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 8001398:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800139c:	6013      	str	r3, [r2, #0]
 800139e:	e00b      	b.n	80013b8 <HAL_RCC_OscConfig+0xb0>
 80013a0:	4b69      	ldr	r3, [pc, #420]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a68      	ldr	r2, [pc, #416]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 80013a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013aa:	6013      	str	r3, [r2, #0]
 80013ac:	4b66      	ldr	r3, [pc, #408]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a65      	ldr	r2, [pc, #404]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 80013b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d013      	beq.n	80013e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c0:	f7ff fc32 	bl	8000c28 <HAL_GetTick>
 80013c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c6:	e008      	b.n	80013da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013c8:	f7ff fc2e 	bl	8000c28 <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	2b64      	cmp	r3, #100	@ 0x64
 80013d4:	d901      	bls.n	80013da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e207      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013da:	4b5b      	ldr	r3, [pc, #364]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d0f0      	beq.n	80013c8 <HAL_RCC_OscConfig+0xc0>
 80013e6:	e014      	b.n	8001412 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e8:	f7ff fc1e 	bl	8000c28 <HAL_GetTick>
 80013ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ee:	e008      	b.n	8001402 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013f0:	f7ff fc1a 	bl	8000c28 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	2b64      	cmp	r3, #100	@ 0x64
 80013fc:	d901      	bls.n	8001402 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013fe:	2303      	movs	r3, #3
 8001400:	e1f3      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001402:	4b51      	ldr	r3, [pc, #324]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1f0      	bne.n	80013f0 <HAL_RCC_OscConfig+0xe8>
 800140e:	e000      	b.n	8001412 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001410:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f003 0302 	and.w	r3, r3, #2
 800141a:	2b00      	cmp	r3, #0
 800141c:	d063      	beq.n	80014e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800141e:	4b4a      	ldr	r3, [pc, #296]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f003 030c 	and.w	r3, r3, #12
 8001426:	2b00      	cmp	r3, #0
 8001428:	d00b      	beq.n	8001442 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800142a:	4b47      	ldr	r3, [pc, #284]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001432:	2b08      	cmp	r3, #8
 8001434:	d11c      	bne.n	8001470 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001436:	4b44      	ldr	r3, [pc, #272]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d116      	bne.n	8001470 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001442:	4b41      	ldr	r3, [pc, #260]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d005      	beq.n	800145a <HAL_RCC_OscConfig+0x152>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	2b01      	cmp	r3, #1
 8001454:	d001      	beq.n	800145a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e1c7      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800145a:	4b3b      	ldr	r3, [pc, #236]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	691b      	ldr	r3, [r3, #16]
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	4937      	ldr	r1, [pc, #220]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 800146a:	4313      	orrs	r3, r2
 800146c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800146e:	e03a      	b.n	80014e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d020      	beq.n	80014ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001478:	4b34      	ldr	r3, [pc, #208]	@ (800154c <HAL_RCC_OscConfig+0x244>)
 800147a:	2201      	movs	r2, #1
 800147c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147e:	f7ff fbd3 	bl	8000c28 <HAL_GetTick>
 8001482:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001484:	e008      	b.n	8001498 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001486:	f7ff fbcf 	bl	8000c28 <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b02      	cmp	r3, #2
 8001492:	d901      	bls.n	8001498 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001494:	2303      	movs	r3, #3
 8001496:	e1a8      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001498:	4b2b      	ldr	r3, [pc, #172]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 0302 	and.w	r3, r3, #2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d0f0      	beq.n	8001486 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a4:	4b28      	ldr	r3, [pc, #160]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	691b      	ldr	r3, [r3, #16]
 80014b0:	00db      	lsls	r3, r3, #3
 80014b2:	4925      	ldr	r1, [pc, #148]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 80014b4:	4313      	orrs	r3, r2
 80014b6:	600b      	str	r3, [r1, #0]
 80014b8:	e015      	b.n	80014e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014ba:	4b24      	ldr	r3, [pc, #144]	@ (800154c <HAL_RCC_OscConfig+0x244>)
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014c0:	f7ff fbb2 	bl	8000c28 <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014c8:	f7ff fbae 	bl	8000c28 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e187      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014da:	4b1b      	ldr	r3, [pc, #108]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d1f0      	bne.n	80014c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0308 	and.w	r3, r3, #8
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d036      	beq.n	8001560 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	695b      	ldr	r3, [r3, #20]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d016      	beq.n	8001528 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014fa:	4b15      	ldr	r3, [pc, #84]	@ (8001550 <HAL_RCC_OscConfig+0x248>)
 80014fc:	2201      	movs	r2, #1
 80014fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001500:	f7ff fb92 	bl	8000c28 <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001508:	f7ff fb8e 	bl	8000c28 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b02      	cmp	r3, #2
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e167      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800151a:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <HAL_RCC_OscConfig+0x240>)
 800151c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d0f0      	beq.n	8001508 <HAL_RCC_OscConfig+0x200>
 8001526:	e01b      	b.n	8001560 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001528:	4b09      	ldr	r3, [pc, #36]	@ (8001550 <HAL_RCC_OscConfig+0x248>)
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800152e:	f7ff fb7b 	bl	8000c28 <HAL_GetTick>
 8001532:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001534:	e00e      	b.n	8001554 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001536:	f7ff fb77 	bl	8000c28 <HAL_GetTick>
 800153a:	4602      	mov	r2, r0
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	2b02      	cmp	r3, #2
 8001542:	d907      	bls.n	8001554 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001544:	2303      	movs	r3, #3
 8001546:	e150      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
 8001548:	40023800 	.word	0x40023800
 800154c:	42470000 	.word	0x42470000
 8001550:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001554:	4b88      	ldr	r3, [pc, #544]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001558:	f003 0302 	and.w	r3, r3, #2
 800155c:	2b00      	cmp	r3, #0
 800155e:	d1ea      	bne.n	8001536 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0304 	and.w	r3, r3, #4
 8001568:	2b00      	cmp	r3, #0
 800156a:	f000 8097 	beq.w	800169c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800156e:	2300      	movs	r3, #0
 8001570:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001572:	4b81      	ldr	r3, [pc, #516]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d10f      	bne.n	800159e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	60bb      	str	r3, [r7, #8]
 8001582:	4b7d      	ldr	r3, [pc, #500]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001586:	4a7c      	ldr	r2, [pc, #496]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001588:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800158c:	6413      	str	r3, [r2, #64]	@ 0x40
 800158e:	4b7a      	ldr	r3, [pc, #488]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800159a:	2301      	movs	r3, #1
 800159c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800159e:	4b77      	ldr	r3, [pc, #476]	@ (800177c <HAL_RCC_OscConfig+0x474>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d118      	bne.n	80015dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015aa:	4b74      	ldr	r3, [pc, #464]	@ (800177c <HAL_RCC_OscConfig+0x474>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a73      	ldr	r2, [pc, #460]	@ (800177c <HAL_RCC_OscConfig+0x474>)
 80015b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015b6:	f7ff fb37 	bl	8000c28 <HAL_GetTick>
 80015ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015bc:	e008      	b.n	80015d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015be:	f7ff fb33 	bl	8000c28 <HAL_GetTick>
 80015c2:	4602      	mov	r2, r0
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d901      	bls.n	80015d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e10c      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d0:	4b6a      	ldr	r3, [pc, #424]	@ (800177c <HAL_RCC_OscConfig+0x474>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d0f0      	beq.n	80015be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d106      	bne.n	80015f2 <HAL_RCC_OscConfig+0x2ea>
 80015e4:	4b64      	ldr	r3, [pc, #400]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 80015e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015e8:	4a63      	ldr	r2, [pc, #396]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 80015ea:	f043 0301 	orr.w	r3, r3, #1
 80015ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80015f0:	e01c      	b.n	800162c <HAL_RCC_OscConfig+0x324>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	2b05      	cmp	r3, #5
 80015f8:	d10c      	bne.n	8001614 <HAL_RCC_OscConfig+0x30c>
 80015fa:	4b5f      	ldr	r3, [pc, #380]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 80015fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015fe:	4a5e      	ldr	r2, [pc, #376]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001600:	f043 0304 	orr.w	r3, r3, #4
 8001604:	6713      	str	r3, [r2, #112]	@ 0x70
 8001606:	4b5c      	ldr	r3, [pc, #368]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800160a:	4a5b      	ldr	r2, [pc, #364]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 800160c:	f043 0301 	orr.w	r3, r3, #1
 8001610:	6713      	str	r3, [r2, #112]	@ 0x70
 8001612:	e00b      	b.n	800162c <HAL_RCC_OscConfig+0x324>
 8001614:	4b58      	ldr	r3, [pc, #352]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001618:	4a57      	ldr	r2, [pc, #348]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 800161a:	f023 0301 	bic.w	r3, r3, #1
 800161e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001620:	4b55      	ldr	r3, [pc, #340]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001624:	4a54      	ldr	r2, [pc, #336]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001626:	f023 0304 	bic.w	r3, r3, #4
 800162a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d015      	beq.n	8001660 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001634:	f7ff faf8 	bl	8000c28 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800163a:	e00a      	b.n	8001652 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800163c:	f7ff faf4 	bl	8000c28 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800164a:	4293      	cmp	r3, r2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e0cb      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001652:	4b49      	ldr	r3, [pc, #292]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d0ee      	beq.n	800163c <HAL_RCC_OscConfig+0x334>
 800165e:	e014      	b.n	800168a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001660:	f7ff fae2 	bl	8000c28 <HAL_GetTick>
 8001664:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001666:	e00a      	b.n	800167e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001668:	f7ff fade 	bl	8000c28 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001676:	4293      	cmp	r3, r2
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e0b5      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800167e:	4b3e      	ldr	r3, [pc, #248]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001682:	f003 0302 	and.w	r3, r3, #2
 8001686:	2b00      	cmp	r3, #0
 8001688:	d1ee      	bne.n	8001668 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800168a:	7dfb      	ldrb	r3, [r7, #23]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d105      	bne.n	800169c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001690:	4b39      	ldr	r3, [pc, #228]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001694:	4a38      	ldr	r2, [pc, #224]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001696:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800169a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	f000 80a1 	beq.w	80017e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016a6:	4b34      	ldr	r3, [pc, #208]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	f003 030c 	and.w	r3, r3, #12
 80016ae:	2b08      	cmp	r3, #8
 80016b0:	d05c      	beq.n	800176c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d141      	bne.n	800173e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ba:	4b31      	ldr	r3, [pc, #196]	@ (8001780 <HAL_RCC_OscConfig+0x478>)
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c0:	f7ff fab2 	bl	8000c28 <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016c6:	e008      	b.n	80016da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c8:	f7ff faae 	bl	8000c28 <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e087      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016da:	4b27      	ldr	r3, [pc, #156]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1f0      	bne.n	80016c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	69da      	ldr	r2, [r3, #28]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6a1b      	ldr	r3, [r3, #32]
 80016ee:	431a      	orrs	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f4:	019b      	lsls	r3, r3, #6
 80016f6:	431a      	orrs	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016fc:	085b      	lsrs	r3, r3, #1
 80016fe:	3b01      	subs	r3, #1
 8001700:	041b      	lsls	r3, r3, #16
 8001702:	431a      	orrs	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001708:	061b      	lsls	r3, r3, #24
 800170a:	491b      	ldr	r1, [pc, #108]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 800170c:	4313      	orrs	r3, r2
 800170e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001710:	4b1b      	ldr	r3, [pc, #108]	@ (8001780 <HAL_RCC_OscConfig+0x478>)
 8001712:	2201      	movs	r2, #1
 8001714:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001716:	f7ff fa87 	bl	8000c28 <HAL_GetTick>
 800171a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800171c:	e008      	b.n	8001730 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800171e:	f7ff fa83 	bl	8000c28 <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d901      	bls.n	8001730 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800172c:	2303      	movs	r3, #3
 800172e:	e05c      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001730:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d0f0      	beq.n	800171e <HAL_RCC_OscConfig+0x416>
 800173c:	e054      	b.n	80017e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800173e:	4b10      	ldr	r3, [pc, #64]	@ (8001780 <HAL_RCC_OscConfig+0x478>)
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001744:	f7ff fa70 	bl	8000c28 <HAL_GetTick>
 8001748:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800174a:	e008      	b.n	800175e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800174c:	f7ff fa6c 	bl	8000c28 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d901      	bls.n	800175e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e045      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800175e:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <HAL_RCC_OscConfig+0x470>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1f0      	bne.n	800174c <HAL_RCC_OscConfig+0x444>
 800176a:	e03d      	b.n	80017e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d107      	bne.n	8001784 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e038      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
 8001778:	40023800 	.word	0x40023800
 800177c:	40007000 	.word	0x40007000
 8001780:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001784:	4b1b      	ldr	r3, [pc, #108]	@ (80017f4 <HAL_RCC_OscConfig+0x4ec>)
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	2b01      	cmp	r3, #1
 8001790:	d028      	beq.n	80017e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800179c:	429a      	cmp	r2, r3
 800179e:	d121      	bne.n	80017e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d11a      	bne.n	80017e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80017b4:	4013      	ands	r3, r2
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80017ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017bc:	4293      	cmp	r3, r2
 80017be:	d111      	bne.n	80017e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ca:	085b      	lsrs	r3, r3, #1
 80017cc:	3b01      	subs	r3, #1
 80017ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d107      	bne.n	80017e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d001      	beq.n	80017e8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	e000      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40023800 	.word	0x40023800

080017f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d101      	bne.n	800180c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e0cc      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800180c:	4b68      	ldr	r3, [pc, #416]	@ (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0307 	and.w	r3, r3, #7
 8001814:	683a      	ldr	r2, [r7, #0]
 8001816:	429a      	cmp	r2, r3
 8001818:	d90c      	bls.n	8001834 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800181a:	4b65      	ldr	r3, [pc, #404]	@ (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	b2d2      	uxtb	r2, r2
 8001820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001822:	4b63      	ldr	r3, [pc, #396]	@ (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	683a      	ldr	r2, [r7, #0]
 800182c:	429a      	cmp	r2, r3
 800182e:	d001      	beq.n	8001834 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e0b8      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d020      	beq.n	8001882 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	d005      	beq.n	8001858 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800184c:	4b59      	ldr	r3, [pc, #356]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	4a58      	ldr	r2, [pc, #352]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001852:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001856:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0308 	and.w	r3, r3, #8
 8001860:	2b00      	cmp	r3, #0
 8001862:	d005      	beq.n	8001870 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001864:	4b53      	ldr	r3, [pc, #332]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	4a52      	ldr	r2, [pc, #328]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800186a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800186e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001870:	4b50      	ldr	r3, [pc, #320]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	494d      	ldr	r1, [pc, #308]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800187e:	4313      	orrs	r3, r2
 8001880:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	2b00      	cmp	r3, #0
 800188c:	d044      	beq.n	8001918 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2b01      	cmp	r3, #1
 8001894:	d107      	bne.n	80018a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001896:	4b47      	ldr	r3, [pc, #284]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d119      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e07f      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d003      	beq.n	80018b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018b2:	2b03      	cmp	r3, #3
 80018b4:	d107      	bne.n	80018c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018b6:	4b3f      	ldr	r3, [pc, #252]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d109      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e06f      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c6:	4b3b      	ldr	r3, [pc, #236]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d101      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e067      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018d6:	4b37      	ldr	r3, [pc, #220]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f023 0203 	bic.w	r2, r3, #3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	4934      	ldr	r1, [pc, #208]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 80018e4:	4313      	orrs	r3, r2
 80018e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018e8:	f7ff f99e 	bl	8000c28 <HAL_GetTick>
 80018ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ee:	e00a      	b.n	8001906 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018f0:	f7ff f99a 	bl	8000c28 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018fe:	4293      	cmp	r3, r2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e04f      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001906:	4b2b      	ldr	r3, [pc, #172]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f003 020c 	and.w	r2, r3, #12
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	429a      	cmp	r2, r3
 8001916:	d1eb      	bne.n	80018f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001918:	4b25      	ldr	r3, [pc, #148]	@ (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0307 	and.w	r3, r3, #7
 8001920:	683a      	ldr	r2, [r7, #0]
 8001922:	429a      	cmp	r2, r3
 8001924:	d20c      	bcs.n	8001940 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001926:	4b22      	ldr	r3, [pc, #136]	@ (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001928:	683a      	ldr	r2, [r7, #0]
 800192a:	b2d2      	uxtb	r2, r2
 800192c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800192e:	4b20      	ldr	r3, [pc, #128]	@ (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 0307 	and.w	r3, r3, #7
 8001936:	683a      	ldr	r2, [r7, #0]
 8001938:	429a      	cmp	r2, r3
 800193a:	d001      	beq.n	8001940 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e032      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	2b00      	cmp	r3, #0
 800194a:	d008      	beq.n	800195e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800194c:	4b19      	ldr	r3, [pc, #100]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	4916      	ldr	r1, [pc, #88]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800195a:	4313      	orrs	r3, r2
 800195c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0308 	and.w	r3, r3, #8
 8001966:	2b00      	cmp	r3, #0
 8001968:	d009      	beq.n	800197e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800196a:	4b12      	ldr	r3, [pc, #72]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	691b      	ldr	r3, [r3, #16]
 8001976:	00db      	lsls	r3, r3, #3
 8001978:	490e      	ldr	r1, [pc, #56]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800197a:	4313      	orrs	r3, r2
 800197c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800197e:	f000 f821 	bl	80019c4 <HAL_RCC_GetSysClockFreq>
 8001982:	4602      	mov	r2, r0
 8001984:	4b0b      	ldr	r3, [pc, #44]	@ (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	091b      	lsrs	r3, r3, #4
 800198a:	f003 030f 	and.w	r3, r3, #15
 800198e:	490a      	ldr	r1, [pc, #40]	@ (80019b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001990:	5ccb      	ldrb	r3, [r1, r3]
 8001992:	fa22 f303 	lsr.w	r3, r2, r3
 8001996:	4a09      	ldr	r2, [pc, #36]	@ (80019bc <HAL_RCC_ClockConfig+0x1c4>)
 8001998:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800199a:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <HAL_RCC_ClockConfig+0x1c8>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff f8fe 	bl	8000ba0 <HAL_InitTick>

  return HAL_OK;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40023c00 	.word	0x40023c00
 80019b4:	40023800 	.word	0x40023800
 80019b8:	08003dac 	.word	0x08003dac
 80019bc:	20000000 	.word	0x20000000
 80019c0:	20000004 	.word	0x20000004

080019c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019c8:	b090      	sub	sp, #64	@ 0x40
 80019ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80019cc:	2300      	movs	r3, #0
 80019ce:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80019d0:	2300      	movs	r3, #0
 80019d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80019d8:	2300      	movs	r3, #0
 80019da:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019dc:	4b59      	ldr	r3, [pc, #356]	@ (8001b44 <HAL_RCC_GetSysClockFreq+0x180>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f003 030c 	and.w	r3, r3, #12
 80019e4:	2b08      	cmp	r3, #8
 80019e6:	d00d      	beq.n	8001a04 <HAL_RCC_GetSysClockFreq+0x40>
 80019e8:	2b08      	cmp	r3, #8
 80019ea:	f200 80a1 	bhi.w	8001b30 <HAL_RCC_GetSysClockFreq+0x16c>
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d002      	beq.n	80019f8 <HAL_RCC_GetSysClockFreq+0x34>
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	d003      	beq.n	80019fe <HAL_RCC_GetSysClockFreq+0x3a>
 80019f6:	e09b      	b.n	8001b30 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019f8:	4b53      	ldr	r3, [pc, #332]	@ (8001b48 <HAL_RCC_GetSysClockFreq+0x184>)
 80019fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80019fc:	e09b      	b.n	8001b36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019fe:	4b53      	ldr	r3, [pc, #332]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x188>)
 8001a00:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001a02:	e098      	b.n	8001b36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a04:	4b4f      	ldr	r3, [pc, #316]	@ (8001b44 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a0c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a0e:	4b4d      	ldr	r3, [pc, #308]	@ (8001b44 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d028      	beq.n	8001a6c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a1a:	4b4a      	ldr	r3, [pc, #296]	@ (8001b44 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	099b      	lsrs	r3, r3, #6
 8001a20:	2200      	movs	r2, #0
 8001a22:	623b      	str	r3, [r7, #32]
 8001a24:	627a      	str	r2, [r7, #36]	@ 0x24
 8001a26:	6a3b      	ldr	r3, [r7, #32]
 8001a28:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	4b47      	ldr	r3, [pc, #284]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x188>)
 8001a30:	fb03 f201 	mul.w	r2, r3, r1
 8001a34:	2300      	movs	r3, #0
 8001a36:	fb00 f303 	mul.w	r3, r0, r3
 8001a3a:	4413      	add	r3, r2
 8001a3c:	4a43      	ldr	r2, [pc, #268]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x188>)
 8001a3e:	fba0 1202 	umull	r1, r2, r0, r2
 8001a42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a44:	460a      	mov	r2, r1
 8001a46:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001a48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a4a:	4413      	add	r3, r2
 8001a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a50:	2200      	movs	r2, #0
 8001a52:	61bb      	str	r3, [r7, #24]
 8001a54:	61fa      	str	r2, [r7, #28]
 8001a56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001a5e:	f7fe fc0f 	bl	8000280 <__aeabi_uldivmod>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	4613      	mov	r3, r2
 8001a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001a6a:	e053      	b.n	8001b14 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a6c:	4b35      	ldr	r3, [pc, #212]	@ (8001b44 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	099b      	lsrs	r3, r3, #6
 8001a72:	2200      	movs	r2, #0
 8001a74:	613b      	str	r3, [r7, #16]
 8001a76:	617a      	str	r2, [r7, #20]
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001a7e:	f04f 0b00 	mov.w	fp, #0
 8001a82:	4652      	mov	r2, sl
 8001a84:	465b      	mov	r3, fp
 8001a86:	f04f 0000 	mov.w	r0, #0
 8001a8a:	f04f 0100 	mov.w	r1, #0
 8001a8e:	0159      	lsls	r1, r3, #5
 8001a90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a94:	0150      	lsls	r0, r2, #5
 8001a96:	4602      	mov	r2, r0
 8001a98:	460b      	mov	r3, r1
 8001a9a:	ebb2 080a 	subs.w	r8, r2, sl
 8001a9e:	eb63 090b 	sbc.w	r9, r3, fp
 8001aa2:	f04f 0200 	mov.w	r2, #0
 8001aa6:	f04f 0300 	mov.w	r3, #0
 8001aaa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001aae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001ab2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001ab6:	ebb2 0408 	subs.w	r4, r2, r8
 8001aba:	eb63 0509 	sbc.w	r5, r3, r9
 8001abe:	f04f 0200 	mov.w	r2, #0
 8001ac2:	f04f 0300 	mov.w	r3, #0
 8001ac6:	00eb      	lsls	r3, r5, #3
 8001ac8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001acc:	00e2      	lsls	r2, r4, #3
 8001ace:	4614      	mov	r4, r2
 8001ad0:	461d      	mov	r5, r3
 8001ad2:	eb14 030a 	adds.w	r3, r4, sl
 8001ad6:	603b      	str	r3, [r7, #0]
 8001ad8:	eb45 030b 	adc.w	r3, r5, fp
 8001adc:	607b      	str	r3, [r7, #4]
 8001ade:	f04f 0200 	mov.w	r2, #0
 8001ae2:	f04f 0300 	mov.w	r3, #0
 8001ae6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001aea:	4629      	mov	r1, r5
 8001aec:	028b      	lsls	r3, r1, #10
 8001aee:	4621      	mov	r1, r4
 8001af0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001af4:	4621      	mov	r1, r4
 8001af6:	028a      	lsls	r2, r1, #10
 8001af8:	4610      	mov	r0, r2
 8001afa:	4619      	mov	r1, r3
 8001afc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001afe:	2200      	movs	r2, #0
 8001b00:	60bb      	str	r3, [r7, #8]
 8001b02:	60fa      	str	r2, [r7, #12]
 8001b04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b08:	f7fe fbba 	bl	8000280 <__aeabi_uldivmod>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4613      	mov	r3, r2
 8001b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b14:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	0c1b      	lsrs	r3, r3, #16
 8001b1a:	f003 0303 	and.w	r3, r3, #3
 8001b1e:	3301      	adds	r3, #1
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001b24:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b2e:	e002      	b.n	8001b36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b30:	4b05      	ldr	r3, [pc, #20]	@ (8001b48 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b32:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3740      	adds	r7, #64	@ 0x40
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b42:	bf00      	nop
 8001b44:	40023800 	.word	0x40023800
 8001b48:	00f42400 	.word	0x00f42400
 8001b4c:	017d7840 	.word	0x017d7840

08001b50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b54:	4b03      	ldr	r3, [pc, #12]	@ (8001b64 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b56:	681b      	ldr	r3, [r3, #0]
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	20000000 	.word	0x20000000

08001b68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b6c:	f7ff fff0 	bl	8001b50 <HAL_RCC_GetHCLKFreq>
 8001b70:	4602      	mov	r2, r0
 8001b72:	4b05      	ldr	r3, [pc, #20]	@ (8001b88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	0a9b      	lsrs	r3, r3, #10
 8001b78:	f003 0307 	and.w	r3, r3, #7
 8001b7c:	4903      	ldr	r1, [pc, #12]	@ (8001b8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b7e:	5ccb      	ldrb	r3, [r1, r3]
 8001b80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40023800 	.word	0x40023800
 8001b8c:	08003dbc 	.word	0x08003dbc

08001b90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b94:	f7ff ffdc 	bl	8001b50 <HAL_RCC_GetHCLKFreq>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	4b05      	ldr	r3, [pc, #20]	@ (8001bb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	0b5b      	lsrs	r3, r3, #13
 8001ba0:	f003 0307 	and.w	r3, r3, #7
 8001ba4:	4903      	ldr	r1, [pc, #12]	@ (8001bb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ba6:	5ccb      	ldrb	r3, [r1, r3]
 8001ba8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	08003dbc 	.word	0x08003dbc

08001bb8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0301 	and.w	r3, r3, #1
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d105      	bne.n	8001be0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d035      	beq.n	8001c4c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001be0:	4b62      	ldr	r3, [pc, #392]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001be6:	f7ff f81f 	bl	8000c28 <HAL_GetTick>
 8001bea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001bec:	e008      	b.n	8001c00 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001bee:	f7ff f81b 	bl	8000c28 <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d901      	bls.n	8001c00 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e0b0      	b.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c00:	4b5b      	ldr	r3, [pc, #364]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d1f0      	bne.n	8001bee <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	019a      	lsls	r2, r3, #6
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	071b      	lsls	r3, r3, #28
 8001c18:	4955      	ldr	r1, [pc, #340]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001c20:	4b52      	ldr	r3, [pc, #328]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001c22:	2201      	movs	r2, #1
 8001c24:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001c26:	f7fe ffff 	bl	8000c28 <HAL_GetTick>
 8001c2a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c2c:	e008      	b.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001c2e:	f7fe fffb 	bl	8000c28 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e090      	b.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c40:	4b4b      	ldr	r3, [pc, #300]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d0f0      	beq.n	8001c2e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0302 	and.w	r3, r3, #2
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	f000 8083 	beq.w	8001d60 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	4b44      	ldr	r3, [pc, #272]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c62:	4a43      	ldr	r2, [pc, #268]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c68:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c6a:	4b41      	ldr	r3, [pc, #260]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001c76:	4b3f      	ldr	r3, [pc, #252]	@ (8001d74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a3e      	ldr	r2, [pc, #248]	@ (8001d74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001c7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c80:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001c82:	f7fe ffd1 	bl	8000c28 <HAL_GetTick>
 8001c86:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001c88:	e008      	b.n	8001c9c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c8a:	f7fe ffcd 	bl	8000c28 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e062      	b.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001c9c:	4b35      	ldr	r3, [pc, #212]	@ (8001d74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d0f0      	beq.n	8001c8a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ca8:	4b31      	ldr	r3, [pc, #196]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001caa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cb0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d02f      	beq.n	8001d18 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d028      	beq.n	8001d18 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001cc6:	4b2a      	ldr	r3, [pc, #168]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001cc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001cce:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001cd0:	4b29      	ldr	r3, [pc, #164]	@ (8001d78 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001cd6:	4b28      	ldr	r3, [pc, #160]	@ (8001d78 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001cdc:	4a24      	ldr	r2, [pc, #144]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001ce2:	4b23      	ldr	r3, [pc, #140]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d114      	bne.n	8001d18 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001cee:	f7fe ff9b 	bl	8000c28 <HAL_GetTick>
 8001cf2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cf4:	e00a      	b.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cf6:	f7fe ff97 	bl	8000c28 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e02a      	b.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d0c:	4b18      	ldr	r3, [pc, #96]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0ee      	beq.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001d24:	d10d      	bne.n	8001d42 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001d26:	4b12      	ldr	r3, [pc, #72]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001d36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d3a:	490d      	ldr	r1, [pc, #52]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	608b      	str	r3, [r1, #8]
 8001d40:	e005      	b.n	8001d4e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001d42:	4b0b      	ldr	r3, [pc, #44]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	4a0a      	ldr	r2, [pc, #40]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d48:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001d4c:	6093      	str	r3, [r2, #8]
 8001d4e:	4b08      	ldr	r3, [pc, #32]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d50:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d5a:	4905      	ldr	r1, [pc, #20]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3718      	adds	r7, #24
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	42470068 	.word	0x42470068
 8001d70:	40023800 	.word	0x40023800
 8001d74:	40007000 	.word	0x40007000
 8001d78:	42470e40 	.word	0x42470e40

08001d7c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d101      	bne.n	8001d8e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e073      	b.n	8001e76 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	7f5b      	ldrb	r3, [r3, #29]
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d105      	bne.n	8001da4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f7fe fdb0 	bl	8000904 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2202      	movs	r2, #2
 8001da8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	f003 0310 	and.w	r3, r3, #16
 8001db4:	2b10      	cmp	r3, #16
 8001db6:	d055      	beq.n	8001e64 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	22ca      	movs	r2, #202	@ 0xca
 8001dbe:	625a      	str	r2, [r3, #36]	@ 0x24
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2253      	movs	r2, #83	@ 0x53
 8001dc6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f000 fa49 	bl	8002260 <RTC_EnterInitMode>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8001dd2:	7bfb      	ldrb	r3, [r7, #15]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d12c      	bne.n	8001e32 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	6812      	ldr	r2, [r2, #0]
 8001de2:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8001de6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001dea:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	6899      	ldr	r1, [r3, #8]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685a      	ldr	r2, [r3, #4]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	691b      	ldr	r3, [r3, #16]
 8001dfa:	431a      	orrs	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	695b      	ldr	r3, [r3, #20]
 8001e00:	431a      	orrs	r2, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	430a      	orrs	r2, r1
 8001e08:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	68d2      	ldr	r2, [r2, #12]
 8001e12:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	6919      	ldr	r1, [r3, #16]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	041a      	lsls	r2, r3, #16
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f000 fa50 	bl	80022ce <RTC_ExitInitMode>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8001e32:	7bfb      	ldrb	r3, [r7, #15]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d110      	bne.n	8001e5a <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001e46:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	699a      	ldr	r2, [r3, #24]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	430a      	orrs	r2, r1
 8001e58:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	22ff      	movs	r2, #255	@ 0xff
 8001e60:	625a      	str	r2, [r3, #36]	@ 0x24
 8001e62:	e001      	b.n	8001e68 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8001e64:	2300      	movs	r3, #0
 8001e66:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8001e68:	7bfb      	ldrb	r3, [r7, #15]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d102      	bne.n	8001e74 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2201      	movs	r2, #1
 8001e72:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8001e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001e7e:	b590      	push	{r4, r7, lr}
 8001e80:	b087      	sub	sp, #28
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	60f8      	str	r0, [r7, #12]
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	7f1b      	ldrb	r3, [r3, #28]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d101      	bne.n	8001e9a <HAL_RTC_SetTime+0x1c>
 8001e96:	2302      	movs	r3, #2
 8001e98:	e087      	b.n	8001faa <HAL_RTC_SetTime+0x12c>
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2202      	movs	r2, #2
 8001ea4:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d126      	bne.n	8001efa <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d102      	bne.n	8001ec0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f000 fa27 	bl	8002318 <RTC_ByteToBcd2>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	785b      	ldrb	r3, [r3, #1]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f000 fa20 	bl	8002318 <RTC_ByteToBcd2>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001edc:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	789b      	ldrb	r3, [r3, #2]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f000 fa18 	bl	8002318 <RTC_ByteToBcd2>
 8001ee8:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001eea:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	78db      	ldrb	r3, [r3, #3]
 8001ef2:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	617b      	str	r3, [r7, #20]
 8001ef8:	e018      	b.n	8001f2c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d102      	bne.n	8001f0e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	785b      	ldrb	r3, [r3, #1]
 8001f18:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001f1a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8001f1c:	68ba      	ldr	r2, [r7, #8]
 8001f1e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001f20:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	78db      	ldrb	r3, [r3, #3]
 8001f26:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	22ca      	movs	r2, #202	@ 0xca
 8001f32:	625a      	str	r2, [r3, #36]	@ 0x24
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2253      	movs	r2, #83	@ 0x53
 8001f3a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001f3c:	68f8      	ldr	r0, [r7, #12]
 8001f3e:	f000 f98f 	bl	8002260 <RTC_EnterInitMode>
 8001f42:	4603      	mov	r3, r0
 8001f44:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8001f46:	7cfb      	ldrb	r3, [r7, #19]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d120      	bne.n	8001f8e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8001f56:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001f5a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	689a      	ldr	r2, [r3, #8]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001f6a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	6899      	ldr	r1, [r3, #8]
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	68da      	ldr	r2, [r3, #12]
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	430a      	orrs	r2, r1
 8001f82:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001f84:	68f8      	ldr	r0, [r7, #12]
 8001f86:	f000 f9a2 	bl	80022ce <RTC_ExitInitMode>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8001f8e:	7cfb      	ldrb	r3, [r7, #19]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d102      	bne.n	8001f9a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	2201      	movs	r2, #1
 8001f98:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	22ff      	movs	r2, #255	@ 0xff
 8001fa0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	771a      	strb	r2, [r3, #28]

  return status;
 8001fa8:	7cfb      	ldrb	r3, [r7, #19]
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	371c      	adds	r7, #28
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd90      	pop	{r4, r7, pc}

08001fb2 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b086      	sub	sp, #24
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	60f8      	str	r0, [r7, #12]
 8001fba:	60b9      	str	r1, [r7, #8]
 8001fbc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8001fe4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001fe8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	0c1b      	lsrs	r3, r3, #16
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ff4:	b2da      	uxtb	r2, r3
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	0a1b      	lsrs	r3, r3, #8
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002004:	b2da      	uxtb	r2, r3
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	b2db      	uxtb	r3, r3
 800200e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002012:	b2da      	uxtb	r2, r3
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	0d9b      	lsrs	r3, r3, #22
 800201c:	b2db      	uxtb	r3, r3
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	b2da      	uxtb	r2, r3
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d11a      	bne.n	8002064 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	4618      	mov	r0, r3
 8002034:	f000 f98e 	bl	8002354 <RTC_Bcd2ToByte>
 8002038:	4603      	mov	r3, r0
 800203a:	461a      	mov	r2, r3
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	785b      	ldrb	r3, [r3, #1]
 8002044:	4618      	mov	r0, r3
 8002046:	f000 f985 	bl	8002354 <RTC_Bcd2ToByte>
 800204a:	4603      	mov	r3, r0
 800204c:	461a      	mov	r2, r3
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	789b      	ldrb	r3, [r3, #2]
 8002056:	4618      	mov	r0, r3
 8002058:	f000 f97c 	bl	8002354 <RTC_Bcd2ToByte>
 800205c:	4603      	mov	r3, r0
 800205e:	461a      	mov	r2, r3
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3718      	adds	r7, #24
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800206e:	b590      	push	{r4, r7, lr}
 8002070:	b087      	sub	sp, #28
 8002072:	af00      	add	r7, sp, #0
 8002074:	60f8      	str	r0, [r7, #12]
 8002076:	60b9      	str	r1, [r7, #8]
 8002078:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800207a:	2300      	movs	r3, #0
 800207c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	7f1b      	ldrb	r3, [r3, #28]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <HAL_RTC_SetDate+0x1c>
 8002086:	2302      	movs	r3, #2
 8002088:	e071      	b.n	800216e <HAL_RTC_SetDate+0x100>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2201      	movs	r2, #1
 800208e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2202      	movs	r2, #2
 8002094:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d10e      	bne.n	80020ba <HAL_RTC_SetDate+0x4c>
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	785b      	ldrb	r3, [r3, #1]
 80020a0:	f003 0310 	and.w	r3, r3, #16
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d008      	beq.n	80020ba <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	785b      	ldrb	r3, [r3, #1]
 80020ac:	f023 0310 	bic.w	r3, r3, #16
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	330a      	adds	r3, #10
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d11c      	bne.n	80020fa <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	78db      	ldrb	r3, [r3, #3]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f000 f927 	bl	8002318 <RTC_ByteToBcd2>
 80020ca:	4603      	mov	r3, r0
 80020cc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	785b      	ldrb	r3, [r3, #1]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f000 f920 	bl	8002318 <RTC_ByteToBcd2>
 80020d8:	4603      	mov	r3, r0
 80020da:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80020dc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	789b      	ldrb	r3, [r3, #2]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f000 f918 	bl	8002318 <RTC_ByteToBcd2>
 80020e8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80020ea:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80020f4:	4313      	orrs	r3, r2
 80020f6:	617b      	str	r3, [r7, #20]
 80020f8:	e00e      	b.n	8002118 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	78db      	ldrb	r3, [r3, #3]
 80020fe:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	785b      	ldrb	r3, [r3, #1]
 8002104:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002106:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002108:	68ba      	ldr	r2, [r7, #8]
 800210a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800210c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002114:	4313      	orrs	r3, r2
 8002116:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	22ca      	movs	r2, #202	@ 0xca
 800211e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2253      	movs	r2, #83	@ 0x53
 8002126:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002128:	68f8      	ldr	r0, [r7, #12]
 800212a:	f000 f899 	bl	8002260 <RTC_EnterInitMode>
 800212e:	4603      	mov	r3, r0
 8002130:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002132:	7cfb      	ldrb	r3, [r7, #19]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10c      	bne.n	8002152 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002142:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002146:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002148:	68f8      	ldr	r0, [r7, #12]
 800214a:	f000 f8c0 	bl	80022ce <RTC_ExitInitMode>
 800214e:	4603      	mov	r3, r0
 8002150:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002152:	7cfb      	ldrb	r3, [r7, #19]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d102      	bne.n	800215e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2201      	movs	r2, #1
 800215c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	22ff      	movs	r2, #255	@ 0xff
 8002164:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2200      	movs	r2, #0
 800216a:	771a      	strb	r2, [r3, #28]

  return status;
 800216c:	7cfb      	ldrb	r3, [r7, #19]
}
 800216e:	4618      	mov	r0, r3
 8002170:	371c      	adds	r7, #28
 8002172:	46bd      	mov	sp, r7
 8002174:	bd90      	pop	{r4, r7, pc}

08002176 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b086      	sub	sp, #24
 800217a:	af00      	add	r7, sp, #0
 800217c:	60f8      	str	r0, [r7, #12]
 800217e:	60b9      	str	r1, [r7, #8]
 8002180:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002182:	2300      	movs	r3, #0
 8002184:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002190:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002194:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	0c1b      	lsrs	r3, r3, #16
 800219a:	b2da      	uxtb	r2, r3
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	0a1b      	lsrs	r3, r3, #8
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	f003 031f 	and.w	r3, r3, #31
 80021aa:	b2da      	uxtb	r2, r3
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021b8:	b2da      	uxtb	r2, r3
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	0b5b      	lsrs	r3, r3, #13
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	f003 0307 	and.w	r3, r3, #7
 80021c8:	b2da      	uxtb	r2, r3
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d11a      	bne.n	800220a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	78db      	ldrb	r3, [r3, #3]
 80021d8:	4618      	mov	r0, r3
 80021da:	f000 f8bb 	bl	8002354 <RTC_Bcd2ToByte>
 80021de:	4603      	mov	r3, r0
 80021e0:	461a      	mov	r2, r3
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	785b      	ldrb	r3, [r3, #1]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f000 f8b2 	bl	8002354 <RTC_Bcd2ToByte>
 80021f0:	4603      	mov	r3, r0
 80021f2:	461a      	mov	r2, r3
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	789b      	ldrb	r3, [r3, #2]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 f8a9 	bl	8002354 <RTC_Bcd2ToByte>
 8002202:	4603      	mov	r3, r0
 8002204:	461a      	mov	r2, r3
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3718      	adds	r7, #24
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800221c:	2300      	movs	r3, #0
 800221e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a0d      	ldr	r2, [pc, #52]	@ (800225c <HAL_RTC_WaitForSynchro+0x48>)
 8002226:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002228:	f7fe fcfe 	bl	8000c28 <HAL_GetTick>
 800222c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800222e:	e009      	b.n	8002244 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002230:	f7fe fcfa 	bl	8000c28 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800223e:	d901      	bls.n	8002244 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8002240:	2303      	movs	r3, #3
 8002242:	e007      	b.n	8002254 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	f003 0320 	and.w	r3, r3, #32
 800224e:	2b00      	cmp	r3, #0
 8002250:	d0ee      	beq.n	8002230 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3710      	adds	r7, #16
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	00017f5f 	.word	0x00017f5f

08002260 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002268:	2300      	movs	r3, #0
 800226a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800226c:	2300      	movs	r3, #0
 800226e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800227a:	2b00      	cmp	r3, #0
 800227c:	d122      	bne.n	80022c4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	68da      	ldr	r2, [r3, #12]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800228c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800228e:	f7fe fccb 	bl	8000c28 <HAL_GetTick>
 8002292:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002294:	e00c      	b.n	80022b0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002296:	f7fe fcc7 	bl	8000c28 <HAL_GetTick>
 800229a:	4602      	mov	r2, r0
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022a4:	d904      	bls.n	80022b0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2204      	movs	r2, #4
 80022aa:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d102      	bne.n	80022c4 <RTC_EnterInitMode+0x64>
 80022be:	7bfb      	ldrb	r3, [r7, #15]
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d1e8      	bne.n	8002296 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80022c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b084      	sub	sp, #16
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022d6:	2300      	movs	r3, #0
 80022d8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68da      	ldr	r2, [r3, #12]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022e8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f003 0320 	and.w	r3, r3, #32
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d10a      	bne.n	800230e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f7ff ff8b 	bl	8002214 <HAL_RTC_WaitForSynchro>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d004      	beq.n	800230e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2204      	movs	r2, #4
 8002308:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800230e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002310:	4618      	mov	r0, r3
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002322:	2300      	movs	r3, #0
 8002324:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002326:	e005      	b.n	8002334 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	3301      	adds	r3, #1
 800232c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	3b0a      	subs	r3, #10
 8002332:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002334:	79fb      	ldrb	r3, [r7, #7]
 8002336:	2b09      	cmp	r3, #9
 8002338:	d8f6      	bhi.n	8002328 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	b2db      	uxtb	r3, r3
 800233e:	011b      	lsls	r3, r3, #4
 8002340:	b2da      	uxtb	r2, r3
 8002342:	79fb      	ldrb	r3, [r7, #7]
 8002344:	4313      	orrs	r3, r2
 8002346:	b2db      	uxtb	r3, r3
}
 8002348:	4618      	mov	r0, r3
 800234a:	3714      	adds	r7, #20
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800235e:	2300      	movs	r3, #0
 8002360:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	091b      	lsrs	r3, r3, #4
 8002366:	b2db      	uxtb	r3, r3
 8002368:	461a      	mov	r2, r3
 800236a:	4613      	mov	r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	4413      	add	r3, r2
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	b2da      	uxtb	r2, r3
 8002378:	79fb      	ldrb	r3, [r7, #7]
 800237a:	f003 030f 	and.w	r3, r3, #15
 800237e:	b2db      	uxtb	r3, r3
 8002380:	4413      	add	r3, r2
 8002382:	b2db      	uxtb	r3, r3
}
 8002384:	4618      	mov	r0, r3
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8002390:	b480      	push	{r7}
 8002392:	b087      	sub	sp, #28
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	3350      	adds	r3, #80	@ 0x50
 80023a6:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	697a      	ldr	r2, [r7, #20]
 80023ae:	4413      	add	r3, r2
 80023b0:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	601a      	str	r2, [r3, #0]
}
 80023b8:	bf00      	nop
 80023ba:	371c      	adds	r7, #28
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	3350      	adds	r3, #80	@ 0x50
 80023d8:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	4413      	add	r3, r2
 80023e2:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3714      	adds	r7, #20
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d101      	bne.n	8002406 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e042      	b.n	800248c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d106      	bne.n	8002420 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f7fe fa9c 	bl	8000958 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2224      	movs	r2, #36	@ 0x24
 8002424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68da      	ldr	r2, [r3, #12]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002436:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f000 fd7f 	bl	8002f3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	691a      	ldr	r2, [r3, #16]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800244c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	695a      	ldr	r2, [r3, #20]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800245c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800246c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2220      	movs	r2, #32
 8002478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2220      	movs	r2, #32
 8002480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b08a      	sub	sp, #40	@ 0x28
 8002498:	af02      	add	r7, sp, #8
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	603b      	str	r3, [r7, #0]
 80024a0:	4613      	mov	r3, r2
 80024a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	2b20      	cmp	r3, #32
 80024b2:	d175      	bne.n	80025a0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d002      	beq.n	80024c0 <HAL_UART_Transmit+0x2c>
 80024ba:	88fb      	ldrh	r3, [r7, #6]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d101      	bne.n	80024c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e06e      	b.n	80025a2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2200      	movs	r2, #0
 80024c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2221      	movs	r2, #33	@ 0x21
 80024ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024d2:	f7fe fba9 	bl	8000c28 <HAL_GetTick>
 80024d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	88fa      	ldrh	r2, [r7, #6]
 80024dc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	88fa      	ldrh	r2, [r7, #6]
 80024e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024ec:	d108      	bne.n	8002500 <HAL_UART_Transmit+0x6c>
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d104      	bne.n	8002500 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	61bb      	str	r3, [r7, #24]
 80024fe:	e003      	b.n	8002508 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002504:	2300      	movs	r3, #0
 8002506:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002508:	e02e      	b.n	8002568 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	9300      	str	r3, [sp, #0]
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	2200      	movs	r2, #0
 8002512:	2180      	movs	r1, #128	@ 0x80
 8002514:	68f8      	ldr	r0, [r7, #12]
 8002516:	f000 fb1d 	bl	8002b54 <UART_WaitOnFlagUntilTimeout>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d005      	beq.n	800252c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2220      	movs	r2, #32
 8002524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e03a      	b.n	80025a2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10b      	bne.n	800254a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	881b      	ldrh	r3, [r3, #0]
 8002536:	461a      	mov	r2, r3
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002540:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	3302      	adds	r3, #2
 8002546:	61bb      	str	r3, [r7, #24]
 8002548:	e007      	b.n	800255a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	781a      	ldrb	r2, [r3, #0]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	3301      	adds	r3, #1
 8002558:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800255e:	b29b      	uxth	r3, r3
 8002560:	3b01      	subs	r3, #1
 8002562:	b29a      	uxth	r2, r3
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800256c:	b29b      	uxth	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d1cb      	bne.n	800250a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	9300      	str	r3, [sp, #0]
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	2200      	movs	r2, #0
 800257a:	2140      	movs	r1, #64	@ 0x40
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f000 fae9 	bl	8002b54 <UART_WaitOnFlagUntilTimeout>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d005      	beq.n	8002594 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2220      	movs	r2, #32
 800258c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e006      	b.n	80025a2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2220      	movs	r2, #32
 8002598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800259c:	2300      	movs	r3, #0
 800259e:	e000      	b.n	80025a2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80025a0:	2302      	movs	r3, #2
  }
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3720      	adds	r7, #32
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
	...

080025ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b0ba      	sub	sp, #232	@ 0xe8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80025d8:	2300      	movs	r3, #0
 80025da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80025de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80025ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10f      	bne.n	8002612 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80025f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025f6:	f003 0320 	and.w	r3, r3, #32
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d009      	beq.n	8002612 <HAL_UART_IRQHandler+0x66>
 80025fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002602:	f003 0320 	and.w	r3, r3, #32
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f000 fbd7 	bl	8002dbe <UART_Receive_IT>
      return;
 8002610:	e273      	b.n	8002afa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002612:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002616:	2b00      	cmp	r3, #0
 8002618:	f000 80de 	beq.w	80027d8 <HAL_UART_IRQHandler+0x22c>
 800261c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	2b00      	cmp	r3, #0
 8002626:	d106      	bne.n	8002636 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800262c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002630:	2b00      	cmp	r3, #0
 8002632:	f000 80d1 	beq.w	80027d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00b      	beq.n	800265a <HAL_UART_IRQHandler+0xae>
 8002642:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002646:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800264a:	2b00      	cmp	r3, #0
 800264c:	d005      	beq.n	800265a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002652:	f043 0201 	orr.w	r2, r3, #1
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800265a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800265e:	f003 0304 	and.w	r3, r3, #4
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00b      	beq.n	800267e <HAL_UART_IRQHandler+0xd2>
 8002666:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	2b00      	cmp	r3, #0
 8002670:	d005      	beq.n	800267e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002676:	f043 0202 	orr.w	r2, r3, #2
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800267e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002682:	f003 0302 	and.w	r3, r3, #2
 8002686:	2b00      	cmp	r3, #0
 8002688:	d00b      	beq.n	80026a2 <HAL_UART_IRQHandler+0xf6>
 800268a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d005      	beq.n	80026a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269a:	f043 0204 	orr.w	r2, r3, #4
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80026a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026a6:	f003 0308 	and.w	r3, r3, #8
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d011      	beq.n	80026d2 <HAL_UART_IRQHandler+0x126>
 80026ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026b2:	f003 0320 	and.w	r3, r3, #32
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d105      	bne.n	80026c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80026ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d005      	beq.n	80026d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ca:	f043 0208 	orr.w	r2, r3, #8
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f000 820a 	beq.w	8002af0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80026dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026e0:	f003 0320 	and.w	r3, r3, #32
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d008      	beq.n	80026fa <HAL_UART_IRQHandler+0x14e>
 80026e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026ec:	f003 0320 	and.w	r3, r3, #32
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d002      	beq.n	80026fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f000 fb62 	bl	8002dbe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	695b      	ldr	r3, [r3, #20]
 8002700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002704:	2b40      	cmp	r3, #64	@ 0x40
 8002706:	bf0c      	ite	eq
 8002708:	2301      	moveq	r3, #1
 800270a:	2300      	movne	r3, #0
 800270c:	b2db      	uxtb	r3, r3
 800270e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002716:	f003 0308 	and.w	r3, r3, #8
 800271a:	2b00      	cmp	r3, #0
 800271c:	d103      	bne.n	8002726 <HAL_UART_IRQHandler+0x17a>
 800271e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002722:	2b00      	cmp	r3, #0
 8002724:	d04f      	beq.n	80027c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 fa6d 	bl	8002c06 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002736:	2b40      	cmp	r3, #64	@ 0x40
 8002738:	d141      	bne.n	80027be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	3314      	adds	r3, #20
 8002740:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002744:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002748:	e853 3f00 	ldrex	r3, [r3]
 800274c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002750:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002754:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002758:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	3314      	adds	r3, #20
 8002762:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002766:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800276a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800276e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002772:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002776:	e841 2300 	strex	r3, r2, [r1]
 800277a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800277e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1d9      	bne.n	800273a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800278a:	2b00      	cmp	r3, #0
 800278c:	d013      	beq.n	80027b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002792:	4a8a      	ldr	r2, [pc, #552]	@ (80029bc <HAL_UART_IRQHandler+0x410>)
 8002794:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800279a:	4618      	mov	r0, r3
 800279c:	f7fe fbf5 	bl	8000f8a <HAL_DMA_Abort_IT>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d016      	beq.n	80027d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80027b0:	4610      	mov	r0, r2
 80027b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027b4:	e00e      	b.n	80027d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f000 f9b6 	bl	8002b28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027bc:	e00a      	b.n	80027d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f000 f9b2 	bl	8002b28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027c4:	e006      	b.n	80027d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f9ae 	bl	8002b28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80027d2:	e18d      	b.n	8002af0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027d4:	bf00      	nop
    return;
 80027d6:	e18b      	b.n	8002af0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027dc:	2b01      	cmp	r3, #1
 80027de:	f040 8167 	bne.w	8002ab0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80027e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027e6:	f003 0310 	and.w	r3, r3, #16
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	f000 8160 	beq.w	8002ab0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80027f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027f4:	f003 0310 	and.w	r3, r3, #16
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f000 8159 	beq.w	8002ab0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80027fe:	2300      	movs	r3, #0
 8002800:	60bb      	str	r3, [r7, #8]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	60bb      	str	r3, [r7, #8]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	60bb      	str	r3, [r7, #8]
 8002812:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	695b      	ldr	r3, [r3, #20]
 800281a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800281e:	2b40      	cmp	r3, #64	@ 0x40
 8002820:	f040 80ce 	bne.w	80029c0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002830:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 80a9 	beq.w	800298c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800283e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002842:	429a      	cmp	r2, r3
 8002844:	f080 80a2 	bcs.w	800298c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800284e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800285a:	f000 8088 	beq.w	800296e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	330c      	adds	r3, #12
 8002864:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002868:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800286c:	e853 3f00 	ldrex	r3, [r3]
 8002870:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002874:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002878:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800287c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	330c      	adds	r3, #12
 8002886:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800288a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800288e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002892:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002896:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800289a:	e841 2300 	strex	r3, r2, [r1]
 800289e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80028a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1d9      	bne.n	800285e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	3314      	adds	r3, #20
 80028b0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028b4:	e853 3f00 	ldrex	r3, [r3]
 80028b8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80028ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80028bc:	f023 0301 	bic.w	r3, r3, #1
 80028c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	3314      	adds	r3, #20
 80028ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80028ce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80028d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028d4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80028d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80028da:	e841 2300 	strex	r3, r2, [r1]
 80028de:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80028e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1e1      	bne.n	80028aa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	3314      	adds	r3, #20
 80028ec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80028f0:	e853 3f00 	ldrex	r3, [r3]
 80028f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80028f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	3314      	adds	r3, #20
 8002906:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800290a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800290c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800290e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002910:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002912:	e841 2300 	strex	r3, r2, [r1]
 8002916:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002918:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800291a:	2b00      	cmp	r3, #0
 800291c:	d1e3      	bne.n	80028e6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2220      	movs	r2, #32
 8002922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	330c      	adds	r3, #12
 8002932:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002936:	e853 3f00 	ldrex	r3, [r3]
 800293a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800293c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800293e:	f023 0310 	bic.w	r3, r3, #16
 8002942:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	330c      	adds	r3, #12
 800294c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002950:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002952:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002954:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002956:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002958:	e841 2300 	strex	r3, r2, [r1]
 800295c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800295e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1e3      	bne.n	800292c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002968:	4618      	mov	r0, r3
 800296a:	f7fe fa9e 	bl	8000eaa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2202      	movs	r2, #2
 8002972:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800297c:	b29b      	uxth	r3, r3
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	b29b      	uxth	r3, r3
 8002982:	4619      	mov	r1, r3
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 f8d9 	bl	8002b3c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800298a:	e0b3      	b.n	8002af4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002990:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002994:	429a      	cmp	r2, r3
 8002996:	f040 80ad 	bne.w	8002af4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800299e:	69db      	ldr	r3, [r3, #28]
 80029a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029a4:	f040 80a6 	bne.w	8002af4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2202      	movs	r2, #2
 80029ac:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80029b2:	4619      	mov	r1, r3
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f000 f8c1 	bl	8002b3c <HAL_UARTEx_RxEventCallback>
      return;
 80029ba:	e09b      	b.n	8002af4 <HAL_UART_IRQHandler+0x548>
 80029bc:	08002ccd 	.word	0x08002ccd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f000 808e 	beq.w	8002af8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80029dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	f000 8089 	beq.w	8002af8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	330c      	adds	r3, #12
 80029ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029f0:	e853 3f00 	ldrex	r3, [r3]
 80029f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80029f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80029fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	330c      	adds	r3, #12
 8002a06:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002a0a:	647a      	str	r2, [r7, #68]	@ 0x44
 8002a0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002a10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a12:	e841 2300 	strex	r3, r2, [r1]
 8002a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1e3      	bne.n	80029e6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	3314      	adds	r3, #20
 8002a24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a28:	e853 3f00 	ldrex	r3, [r3]
 8002a2c:	623b      	str	r3, [r7, #32]
   return(result);
 8002a2e:	6a3b      	ldr	r3, [r7, #32]
 8002a30:	f023 0301 	bic.w	r3, r3, #1
 8002a34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	3314      	adds	r3, #20
 8002a3e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002a42:	633a      	str	r2, [r7, #48]	@ 0x30
 8002a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a4a:	e841 2300 	strex	r3, r2, [r1]
 8002a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1e3      	bne.n	8002a1e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2220      	movs	r2, #32
 8002a5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	330c      	adds	r3, #12
 8002a6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	e853 3f00 	ldrex	r3, [r3]
 8002a72:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	f023 0310 	bic.w	r3, r3, #16
 8002a7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	330c      	adds	r3, #12
 8002a84:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002a88:	61fa      	str	r2, [r7, #28]
 8002a8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a8c:	69b9      	ldr	r1, [r7, #24]
 8002a8e:	69fa      	ldr	r2, [r7, #28]
 8002a90:	e841 2300 	strex	r3, r2, [r1]
 8002a94:	617b      	str	r3, [r7, #20]
   return(result);
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d1e3      	bne.n	8002a64 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002aa2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f000 f847 	bl	8002b3c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002aae:	e023      	b.n	8002af8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ab4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d009      	beq.n	8002ad0 <HAL_UART_IRQHandler+0x524>
 8002abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f000 f910 	bl	8002cee <UART_Transmit_IT>
    return;
 8002ace:	e014      	b.n	8002afa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00e      	beq.n	8002afa <HAL_UART_IRQHandler+0x54e>
 8002adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d008      	beq.n	8002afa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 f950 	bl	8002d8e <UART_EndTransmit_IT>
    return;
 8002aee:	e004      	b.n	8002afa <HAL_UART_IRQHandler+0x54e>
    return;
 8002af0:	bf00      	nop
 8002af2:	e002      	b.n	8002afa <HAL_UART_IRQHandler+0x54e>
      return;
 8002af4:	bf00      	nop
 8002af6:	e000      	b.n	8002afa <HAL_UART_IRQHandler+0x54e>
      return;
 8002af8:	bf00      	nop
  }
}
 8002afa:	37e8      	adds	r7, #232	@ 0xe8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	460b      	mov	r3, r1
 8002b46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b086      	sub	sp, #24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	603b      	str	r3, [r7, #0]
 8002b60:	4613      	mov	r3, r2
 8002b62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b64:	e03b      	b.n	8002bde <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b66:	6a3b      	ldr	r3, [r7, #32]
 8002b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b6c:	d037      	beq.n	8002bde <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b6e:	f7fe f85b 	bl	8000c28 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	6a3a      	ldr	r2, [r7, #32]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d302      	bcc.n	8002b84 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b7e:	6a3b      	ldr	r3, [r7, #32]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	e03a      	b.n	8002bfe <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d023      	beq.n	8002bde <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	2b80      	cmp	r3, #128	@ 0x80
 8002b9a:	d020      	beq.n	8002bde <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	2b40      	cmp	r3, #64	@ 0x40
 8002ba0:	d01d      	beq.n	8002bde <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0308 	and.w	r3, r3, #8
 8002bac:	2b08      	cmp	r3, #8
 8002bae:	d116      	bne.n	8002bde <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	617b      	str	r3, [r7, #20]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	617b      	str	r3, [r7, #20]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	617b      	str	r3, [r7, #20]
 8002bc4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f000 f81d 	bl	8002c06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2208      	movs	r2, #8
 8002bd0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e00f      	b.n	8002bfe <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	4013      	ands	r3, r2
 8002be8:	68ba      	ldr	r2, [r7, #8]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	bf0c      	ite	eq
 8002bee:	2301      	moveq	r3, #1
 8002bf0:	2300      	movne	r3, #0
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	79fb      	ldrb	r3, [r7, #7]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d0b4      	beq.n	8002b66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bfc:	2300      	movs	r3, #0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3718      	adds	r7, #24
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c06:	b480      	push	{r7}
 8002c08:	b095      	sub	sp, #84	@ 0x54
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	330c      	adds	r3, #12
 8002c14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c18:	e853 3f00 	ldrex	r3, [r3]
 8002c1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002c24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	330c      	adds	r3, #12
 8002c2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c2e:	643a      	str	r2, [r7, #64]	@ 0x40
 8002c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002c34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002c36:	e841 2300 	strex	r3, r2, [r1]
 8002c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1e5      	bne.n	8002c0e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	3314      	adds	r3, #20
 8002c48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c4a:	6a3b      	ldr	r3, [r7, #32]
 8002c4c:	e853 3f00 	ldrex	r3, [r3]
 8002c50:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	f023 0301 	bic.w	r3, r3, #1
 8002c58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	3314      	adds	r3, #20
 8002c60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c64:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c6a:	e841 2300 	strex	r3, r2, [r1]
 8002c6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1e5      	bne.n	8002c42 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d119      	bne.n	8002cb2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	330c      	adds	r3, #12
 8002c84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	e853 3f00 	ldrex	r3, [r3]
 8002c8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	f023 0310 	bic.w	r3, r3, #16
 8002c94:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	330c      	adds	r3, #12
 8002c9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c9e:	61ba      	str	r2, [r7, #24]
 8002ca0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ca2:	6979      	ldr	r1, [r7, #20]
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	e841 2300 	strex	r3, r2, [r1]
 8002caa:	613b      	str	r3, [r7, #16]
   return(result);
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1e5      	bne.n	8002c7e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2220      	movs	r2, #32
 8002cb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002cc0:	bf00      	nop
 8002cc2:	3754      	adds	r7, #84	@ 0x54
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cd8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002ce0:	68f8      	ldr	r0, [r7, #12]
 8002ce2:	f7ff ff21 	bl	8002b28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002ce6:	bf00      	nop
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}

08002cee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b085      	sub	sp, #20
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b21      	cmp	r3, #33	@ 0x21
 8002d00:	d13e      	bne.n	8002d80 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d0a:	d114      	bne.n	8002d36 <UART_Transmit_IT+0x48>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	691b      	ldr	r3, [r3, #16]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d110      	bne.n	8002d36 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	881b      	ldrh	r3, [r3, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d28:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a1b      	ldr	r3, [r3, #32]
 8002d2e:	1c9a      	adds	r2, r3, #2
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	621a      	str	r2, [r3, #32]
 8002d34:	e008      	b.n	8002d48 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	1c59      	adds	r1, r3, #1
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	6211      	str	r1, [r2, #32]
 8002d40:	781a      	ldrb	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	4619      	mov	r1, r3
 8002d56:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d10f      	bne.n	8002d7c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	68da      	ldr	r2, [r3, #12]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d6a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68da      	ldr	r2, [r3, #12]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d7a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	e000      	b.n	8002d82 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002d80:	2302      	movs	r3, #2
  }
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3714      	adds	r7, #20
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b082      	sub	sp, #8
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68da      	ldr	r2, [r3, #12]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002da4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2220      	movs	r2, #32
 8002daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7ff fea6 	bl	8002b00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3708      	adds	r7, #8
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b08c      	sub	sp, #48	@ 0x30
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b22      	cmp	r3, #34	@ 0x22
 8002dd8:	f040 80aa 	bne.w	8002f30 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002de4:	d115      	bne.n	8002e12 <UART_Receive_IT+0x54>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d111      	bne.n	8002e12 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e04:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0a:	1c9a      	adds	r2, r3, #2
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e10:	e024      	b.n	8002e5c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e20:	d007      	beq.n	8002e32 <UART_Receive_IT+0x74>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10a      	bne.n	8002e40 <UART_Receive_IT+0x82>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d106      	bne.n	8002e40 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e3c:	701a      	strb	r2, [r3, #0]
 8002e3e:	e008      	b.n	8002e52 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e4c:	b2da      	uxtb	r2, r3
 8002e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e50:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e56:	1c5a      	adds	r2, r3, #1
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	3b01      	subs	r3, #1
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	4619      	mov	r1, r3
 8002e6a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d15d      	bne.n	8002f2c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	68da      	ldr	r2, [r3, #12]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 0220 	bic.w	r2, r2, #32
 8002e7e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68da      	ldr	r2, [r3, #12]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e8e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	695a      	ldr	r2, [r3, #20]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 0201 	bic.w	r2, r2, #1
 8002e9e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d135      	bne.n	8002f22 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	330c      	adds	r3, #12
 8002ec2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	e853 3f00 	ldrex	r3, [r3]
 8002eca:	613b      	str	r3, [r7, #16]
   return(result);
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	f023 0310 	bic.w	r3, r3, #16
 8002ed2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	330c      	adds	r3, #12
 8002eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002edc:	623a      	str	r2, [r7, #32]
 8002ede:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee0:	69f9      	ldr	r1, [r7, #28]
 8002ee2:	6a3a      	ldr	r2, [r7, #32]
 8002ee4:	e841 2300 	strex	r3, r2, [r1]
 8002ee8:	61bb      	str	r3, [r7, #24]
   return(result);
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d1e5      	bne.n	8002ebc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0310 	and.w	r3, r3, #16
 8002efa:	2b10      	cmp	r3, #16
 8002efc:	d10a      	bne.n	8002f14 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002efe:	2300      	movs	r3, #0
 8002f00:	60fb      	str	r3, [r7, #12]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	60fb      	str	r3, [r7, #12]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f18:	4619      	mov	r1, r3
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff fe0e 	bl	8002b3c <HAL_UARTEx_RxEventCallback>
 8002f20:	e002      	b.n	8002f28 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f7ff fdf6 	bl	8002b14 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	e002      	b.n	8002f32 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	e000      	b.n	8002f32 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002f30:	2302      	movs	r3, #2
  }
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3730      	adds	r7, #48	@ 0x30
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f40:	b0c0      	sub	sp, #256	@ 0x100
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	691b      	ldr	r3, [r3, #16]
 8002f50:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f58:	68d9      	ldr	r1, [r3, #12]
 8002f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	ea40 0301 	orr.w	r3, r0, r1
 8002f64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f70:	691b      	ldr	r3, [r3, #16]
 8002f72:	431a      	orrs	r2, r3
 8002f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	431a      	orrs	r2, r3
 8002f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002f94:	f021 010c 	bic.w	r1, r1, #12
 8002f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002fa2:	430b      	orrs	r3, r1
 8002fa4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fb6:	6999      	ldr	r1, [r3, #24]
 8002fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	ea40 0301 	orr.w	r3, r0, r1
 8002fc2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	4b8f      	ldr	r3, [pc, #572]	@ (8003208 <UART_SetConfig+0x2cc>)
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d005      	beq.n	8002fdc <UART_SetConfig+0xa0>
 8002fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	4b8d      	ldr	r3, [pc, #564]	@ (800320c <UART_SetConfig+0x2d0>)
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d104      	bne.n	8002fe6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002fdc:	f7fe fdd8 	bl	8001b90 <HAL_RCC_GetPCLK2Freq>
 8002fe0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002fe4:	e003      	b.n	8002fee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002fe6:	f7fe fdbf 	bl	8001b68 <HAL_RCC_GetPCLK1Freq>
 8002fea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ff2:	69db      	ldr	r3, [r3, #28]
 8002ff4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ff8:	f040 810c 	bne.w	8003214 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ffc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003000:	2200      	movs	r2, #0
 8003002:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003006:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800300a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800300e:	4622      	mov	r2, r4
 8003010:	462b      	mov	r3, r5
 8003012:	1891      	adds	r1, r2, r2
 8003014:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003016:	415b      	adcs	r3, r3
 8003018:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800301a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800301e:	4621      	mov	r1, r4
 8003020:	eb12 0801 	adds.w	r8, r2, r1
 8003024:	4629      	mov	r1, r5
 8003026:	eb43 0901 	adc.w	r9, r3, r1
 800302a:	f04f 0200 	mov.w	r2, #0
 800302e:	f04f 0300 	mov.w	r3, #0
 8003032:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003036:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800303a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800303e:	4690      	mov	r8, r2
 8003040:	4699      	mov	r9, r3
 8003042:	4623      	mov	r3, r4
 8003044:	eb18 0303 	adds.w	r3, r8, r3
 8003048:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800304c:	462b      	mov	r3, r5
 800304e:	eb49 0303 	adc.w	r3, r9, r3
 8003052:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003062:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003066:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800306a:	460b      	mov	r3, r1
 800306c:	18db      	adds	r3, r3, r3
 800306e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003070:	4613      	mov	r3, r2
 8003072:	eb42 0303 	adc.w	r3, r2, r3
 8003076:	657b      	str	r3, [r7, #84]	@ 0x54
 8003078:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800307c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003080:	f7fd f8fe 	bl	8000280 <__aeabi_uldivmod>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	4b61      	ldr	r3, [pc, #388]	@ (8003210 <UART_SetConfig+0x2d4>)
 800308a:	fba3 2302 	umull	r2, r3, r3, r2
 800308e:	095b      	lsrs	r3, r3, #5
 8003090:	011c      	lsls	r4, r3, #4
 8003092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003096:	2200      	movs	r2, #0
 8003098:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800309c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80030a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80030a4:	4642      	mov	r2, r8
 80030a6:	464b      	mov	r3, r9
 80030a8:	1891      	adds	r1, r2, r2
 80030aa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80030ac:	415b      	adcs	r3, r3
 80030ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80030b4:	4641      	mov	r1, r8
 80030b6:	eb12 0a01 	adds.w	sl, r2, r1
 80030ba:	4649      	mov	r1, r9
 80030bc:	eb43 0b01 	adc.w	fp, r3, r1
 80030c0:	f04f 0200 	mov.w	r2, #0
 80030c4:	f04f 0300 	mov.w	r3, #0
 80030c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030d4:	4692      	mov	sl, r2
 80030d6:	469b      	mov	fp, r3
 80030d8:	4643      	mov	r3, r8
 80030da:	eb1a 0303 	adds.w	r3, sl, r3
 80030de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030e2:	464b      	mov	r3, r9
 80030e4:	eb4b 0303 	adc.w	r3, fp, r3
 80030e8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80030ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80030f8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80030fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003100:	460b      	mov	r3, r1
 8003102:	18db      	adds	r3, r3, r3
 8003104:	643b      	str	r3, [r7, #64]	@ 0x40
 8003106:	4613      	mov	r3, r2
 8003108:	eb42 0303 	adc.w	r3, r2, r3
 800310c:	647b      	str	r3, [r7, #68]	@ 0x44
 800310e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003112:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003116:	f7fd f8b3 	bl	8000280 <__aeabi_uldivmod>
 800311a:	4602      	mov	r2, r0
 800311c:	460b      	mov	r3, r1
 800311e:	4611      	mov	r1, r2
 8003120:	4b3b      	ldr	r3, [pc, #236]	@ (8003210 <UART_SetConfig+0x2d4>)
 8003122:	fba3 2301 	umull	r2, r3, r3, r1
 8003126:	095b      	lsrs	r3, r3, #5
 8003128:	2264      	movs	r2, #100	@ 0x64
 800312a:	fb02 f303 	mul.w	r3, r2, r3
 800312e:	1acb      	subs	r3, r1, r3
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003136:	4b36      	ldr	r3, [pc, #216]	@ (8003210 <UART_SetConfig+0x2d4>)
 8003138:	fba3 2302 	umull	r2, r3, r3, r2
 800313c:	095b      	lsrs	r3, r3, #5
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003144:	441c      	add	r4, r3
 8003146:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800314a:	2200      	movs	r2, #0
 800314c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003150:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003154:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003158:	4642      	mov	r2, r8
 800315a:	464b      	mov	r3, r9
 800315c:	1891      	adds	r1, r2, r2
 800315e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003160:	415b      	adcs	r3, r3
 8003162:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003164:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003168:	4641      	mov	r1, r8
 800316a:	1851      	adds	r1, r2, r1
 800316c:	6339      	str	r1, [r7, #48]	@ 0x30
 800316e:	4649      	mov	r1, r9
 8003170:	414b      	adcs	r3, r1
 8003172:	637b      	str	r3, [r7, #52]	@ 0x34
 8003174:	f04f 0200 	mov.w	r2, #0
 8003178:	f04f 0300 	mov.w	r3, #0
 800317c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003180:	4659      	mov	r1, fp
 8003182:	00cb      	lsls	r3, r1, #3
 8003184:	4651      	mov	r1, sl
 8003186:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800318a:	4651      	mov	r1, sl
 800318c:	00ca      	lsls	r2, r1, #3
 800318e:	4610      	mov	r0, r2
 8003190:	4619      	mov	r1, r3
 8003192:	4603      	mov	r3, r0
 8003194:	4642      	mov	r2, r8
 8003196:	189b      	adds	r3, r3, r2
 8003198:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800319c:	464b      	mov	r3, r9
 800319e:	460a      	mov	r2, r1
 80031a0:	eb42 0303 	adc.w	r3, r2, r3
 80031a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80031a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80031b4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80031b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80031bc:	460b      	mov	r3, r1
 80031be:	18db      	adds	r3, r3, r3
 80031c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031c2:	4613      	mov	r3, r2
 80031c4:	eb42 0303 	adc.w	r3, r2, r3
 80031c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80031ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80031d2:	f7fd f855 	bl	8000280 <__aeabi_uldivmod>
 80031d6:	4602      	mov	r2, r0
 80031d8:	460b      	mov	r3, r1
 80031da:	4b0d      	ldr	r3, [pc, #52]	@ (8003210 <UART_SetConfig+0x2d4>)
 80031dc:	fba3 1302 	umull	r1, r3, r3, r2
 80031e0:	095b      	lsrs	r3, r3, #5
 80031e2:	2164      	movs	r1, #100	@ 0x64
 80031e4:	fb01 f303 	mul.w	r3, r1, r3
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	3332      	adds	r3, #50	@ 0x32
 80031ee:	4a08      	ldr	r2, [pc, #32]	@ (8003210 <UART_SetConfig+0x2d4>)
 80031f0:	fba2 2303 	umull	r2, r3, r2, r3
 80031f4:	095b      	lsrs	r3, r3, #5
 80031f6:	f003 0207 	and.w	r2, r3, #7
 80031fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4422      	add	r2, r4
 8003202:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003204:	e106      	b.n	8003414 <UART_SetConfig+0x4d8>
 8003206:	bf00      	nop
 8003208:	40011000 	.word	0x40011000
 800320c:	40011400 	.word	0x40011400
 8003210:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003214:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003218:	2200      	movs	r2, #0
 800321a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800321e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003222:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003226:	4642      	mov	r2, r8
 8003228:	464b      	mov	r3, r9
 800322a:	1891      	adds	r1, r2, r2
 800322c:	6239      	str	r1, [r7, #32]
 800322e:	415b      	adcs	r3, r3
 8003230:	627b      	str	r3, [r7, #36]	@ 0x24
 8003232:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003236:	4641      	mov	r1, r8
 8003238:	1854      	adds	r4, r2, r1
 800323a:	4649      	mov	r1, r9
 800323c:	eb43 0501 	adc.w	r5, r3, r1
 8003240:	f04f 0200 	mov.w	r2, #0
 8003244:	f04f 0300 	mov.w	r3, #0
 8003248:	00eb      	lsls	r3, r5, #3
 800324a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800324e:	00e2      	lsls	r2, r4, #3
 8003250:	4614      	mov	r4, r2
 8003252:	461d      	mov	r5, r3
 8003254:	4643      	mov	r3, r8
 8003256:	18e3      	adds	r3, r4, r3
 8003258:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800325c:	464b      	mov	r3, r9
 800325e:	eb45 0303 	adc.w	r3, r5, r3
 8003262:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003272:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003276:	f04f 0200 	mov.w	r2, #0
 800327a:	f04f 0300 	mov.w	r3, #0
 800327e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003282:	4629      	mov	r1, r5
 8003284:	008b      	lsls	r3, r1, #2
 8003286:	4621      	mov	r1, r4
 8003288:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800328c:	4621      	mov	r1, r4
 800328e:	008a      	lsls	r2, r1, #2
 8003290:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003294:	f7fc fff4 	bl	8000280 <__aeabi_uldivmod>
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	4b60      	ldr	r3, [pc, #384]	@ (8003420 <UART_SetConfig+0x4e4>)
 800329e:	fba3 2302 	umull	r2, r3, r3, r2
 80032a2:	095b      	lsrs	r3, r3, #5
 80032a4:	011c      	lsls	r4, r3, #4
 80032a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032aa:	2200      	movs	r2, #0
 80032ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80032b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80032b8:	4642      	mov	r2, r8
 80032ba:	464b      	mov	r3, r9
 80032bc:	1891      	adds	r1, r2, r2
 80032be:	61b9      	str	r1, [r7, #24]
 80032c0:	415b      	adcs	r3, r3
 80032c2:	61fb      	str	r3, [r7, #28]
 80032c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032c8:	4641      	mov	r1, r8
 80032ca:	1851      	adds	r1, r2, r1
 80032cc:	6139      	str	r1, [r7, #16]
 80032ce:	4649      	mov	r1, r9
 80032d0:	414b      	adcs	r3, r1
 80032d2:	617b      	str	r3, [r7, #20]
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032e0:	4659      	mov	r1, fp
 80032e2:	00cb      	lsls	r3, r1, #3
 80032e4:	4651      	mov	r1, sl
 80032e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032ea:	4651      	mov	r1, sl
 80032ec:	00ca      	lsls	r2, r1, #3
 80032ee:	4610      	mov	r0, r2
 80032f0:	4619      	mov	r1, r3
 80032f2:	4603      	mov	r3, r0
 80032f4:	4642      	mov	r2, r8
 80032f6:	189b      	adds	r3, r3, r2
 80032f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032fc:	464b      	mov	r3, r9
 80032fe:	460a      	mov	r2, r1
 8003300:	eb42 0303 	adc.w	r3, r2, r3
 8003304:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003312:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003314:	f04f 0200 	mov.w	r2, #0
 8003318:	f04f 0300 	mov.w	r3, #0
 800331c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003320:	4649      	mov	r1, r9
 8003322:	008b      	lsls	r3, r1, #2
 8003324:	4641      	mov	r1, r8
 8003326:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800332a:	4641      	mov	r1, r8
 800332c:	008a      	lsls	r2, r1, #2
 800332e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003332:	f7fc ffa5 	bl	8000280 <__aeabi_uldivmod>
 8003336:	4602      	mov	r2, r0
 8003338:	460b      	mov	r3, r1
 800333a:	4611      	mov	r1, r2
 800333c:	4b38      	ldr	r3, [pc, #224]	@ (8003420 <UART_SetConfig+0x4e4>)
 800333e:	fba3 2301 	umull	r2, r3, r3, r1
 8003342:	095b      	lsrs	r3, r3, #5
 8003344:	2264      	movs	r2, #100	@ 0x64
 8003346:	fb02 f303 	mul.w	r3, r2, r3
 800334a:	1acb      	subs	r3, r1, r3
 800334c:	011b      	lsls	r3, r3, #4
 800334e:	3332      	adds	r3, #50	@ 0x32
 8003350:	4a33      	ldr	r2, [pc, #204]	@ (8003420 <UART_SetConfig+0x4e4>)
 8003352:	fba2 2303 	umull	r2, r3, r2, r3
 8003356:	095b      	lsrs	r3, r3, #5
 8003358:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800335c:	441c      	add	r4, r3
 800335e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003362:	2200      	movs	r2, #0
 8003364:	673b      	str	r3, [r7, #112]	@ 0x70
 8003366:	677a      	str	r2, [r7, #116]	@ 0x74
 8003368:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800336c:	4642      	mov	r2, r8
 800336e:	464b      	mov	r3, r9
 8003370:	1891      	adds	r1, r2, r2
 8003372:	60b9      	str	r1, [r7, #8]
 8003374:	415b      	adcs	r3, r3
 8003376:	60fb      	str	r3, [r7, #12]
 8003378:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800337c:	4641      	mov	r1, r8
 800337e:	1851      	adds	r1, r2, r1
 8003380:	6039      	str	r1, [r7, #0]
 8003382:	4649      	mov	r1, r9
 8003384:	414b      	adcs	r3, r1
 8003386:	607b      	str	r3, [r7, #4]
 8003388:	f04f 0200 	mov.w	r2, #0
 800338c:	f04f 0300 	mov.w	r3, #0
 8003390:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003394:	4659      	mov	r1, fp
 8003396:	00cb      	lsls	r3, r1, #3
 8003398:	4651      	mov	r1, sl
 800339a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800339e:	4651      	mov	r1, sl
 80033a0:	00ca      	lsls	r2, r1, #3
 80033a2:	4610      	mov	r0, r2
 80033a4:	4619      	mov	r1, r3
 80033a6:	4603      	mov	r3, r0
 80033a8:	4642      	mov	r2, r8
 80033aa:	189b      	adds	r3, r3, r2
 80033ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033ae:	464b      	mov	r3, r9
 80033b0:	460a      	mov	r2, r1
 80033b2:	eb42 0303 	adc.w	r3, r2, r3
 80033b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80033b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80033c2:	667a      	str	r2, [r7, #100]	@ 0x64
 80033c4:	f04f 0200 	mov.w	r2, #0
 80033c8:	f04f 0300 	mov.w	r3, #0
 80033cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80033d0:	4649      	mov	r1, r9
 80033d2:	008b      	lsls	r3, r1, #2
 80033d4:	4641      	mov	r1, r8
 80033d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033da:	4641      	mov	r1, r8
 80033dc:	008a      	lsls	r2, r1, #2
 80033de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80033e2:	f7fc ff4d 	bl	8000280 <__aeabi_uldivmod>
 80033e6:	4602      	mov	r2, r0
 80033e8:	460b      	mov	r3, r1
 80033ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003420 <UART_SetConfig+0x4e4>)
 80033ec:	fba3 1302 	umull	r1, r3, r3, r2
 80033f0:	095b      	lsrs	r3, r3, #5
 80033f2:	2164      	movs	r1, #100	@ 0x64
 80033f4:	fb01 f303 	mul.w	r3, r1, r3
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	011b      	lsls	r3, r3, #4
 80033fc:	3332      	adds	r3, #50	@ 0x32
 80033fe:	4a08      	ldr	r2, [pc, #32]	@ (8003420 <UART_SetConfig+0x4e4>)
 8003400:	fba2 2303 	umull	r2, r3, r2, r3
 8003404:	095b      	lsrs	r3, r3, #5
 8003406:	f003 020f 	and.w	r2, r3, #15
 800340a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4422      	add	r2, r4
 8003412:	609a      	str	r2, [r3, #8]
}
 8003414:	bf00      	nop
 8003416:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800341a:	46bd      	mov	sp, r7
 800341c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003420:	51eb851f 	.word	0x51eb851f

08003424 <siprintf>:
 8003424:	b40e      	push	{r1, r2, r3}
 8003426:	b510      	push	{r4, lr}
 8003428:	b09d      	sub	sp, #116	@ 0x74
 800342a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800342c:	9002      	str	r0, [sp, #8]
 800342e:	9006      	str	r0, [sp, #24]
 8003430:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003434:	480a      	ldr	r0, [pc, #40]	@ (8003460 <siprintf+0x3c>)
 8003436:	9107      	str	r1, [sp, #28]
 8003438:	9104      	str	r1, [sp, #16]
 800343a:	490a      	ldr	r1, [pc, #40]	@ (8003464 <siprintf+0x40>)
 800343c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003440:	9105      	str	r1, [sp, #20]
 8003442:	2400      	movs	r4, #0
 8003444:	a902      	add	r1, sp, #8
 8003446:	6800      	ldr	r0, [r0, #0]
 8003448:	9301      	str	r3, [sp, #4]
 800344a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800344c:	f000 f994 	bl	8003778 <_svfiprintf_r>
 8003450:	9b02      	ldr	r3, [sp, #8]
 8003452:	701c      	strb	r4, [r3, #0]
 8003454:	b01d      	add	sp, #116	@ 0x74
 8003456:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800345a:	b003      	add	sp, #12
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	2000000c 	.word	0x2000000c
 8003464:	ffff0208 	.word	0xffff0208

08003468 <memset>:
 8003468:	4402      	add	r2, r0
 800346a:	4603      	mov	r3, r0
 800346c:	4293      	cmp	r3, r2
 800346e:	d100      	bne.n	8003472 <memset+0xa>
 8003470:	4770      	bx	lr
 8003472:	f803 1b01 	strb.w	r1, [r3], #1
 8003476:	e7f9      	b.n	800346c <memset+0x4>

08003478 <__errno>:
 8003478:	4b01      	ldr	r3, [pc, #4]	@ (8003480 <__errno+0x8>)
 800347a:	6818      	ldr	r0, [r3, #0]
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	2000000c 	.word	0x2000000c

08003484 <__libc_init_array>:
 8003484:	b570      	push	{r4, r5, r6, lr}
 8003486:	4d0d      	ldr	r5, [pc, #52]	@ (80034bc <__libc_init_array+0x38>)
 8003488:	4c0d      	ldr	r4, [pc, #52]	@ (80034c0 <__libc_init_array+0x3c>)
 800348a:	1b64      	subs	r4, r4, r5
 800348c:	10a4      	asrs	r4, r4, #2
 800348e:	2600      	movs	r6, #0
 8003490:	42a6      	cmp	r6, r4
 8003492:	d109      	bne.n	80034a8 <__libc_init_array+0x24>
 8003494:	4d0b      	ldr	r5, [pc, #44]	@ (80034c4 <__libc_init_array+0x40>)
 8003496:	4c0c      	ldr	r4, [pc, #48]	@ (80034c8 <__libc_init_array+0x44>)
 8003498:	f000 fc64 	bl	8003d64 <_init>
 800349c:	1b64      	subs	r4, r4, r5
 800349e:	10a4      	asrs	r4, r4, #2
 80034a0:	2600      	movs	r6, #0
 80034a2:	42a6      	cmp	r6, r4
 80034a4:	d105      	bne.n	80034b2 <__libc_init_array+0x2e>
 80034a6:	bd70      	pop	{r4, r5, r6, pc}
 80034a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80034ac:	4798      	blx	r3
 80034ae:	3601      	adds	r6, #1
 80034b0:	e7ee      	b.n	8003490 <__libc_init_array+0xc>
 80034b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80034b6:	4798      	blx	r3
 80034b8:	3601      	adds	r6, #1
 80034ba:	e7f2      	b.n	80034a2 <__libc_init_array+0x1e>
 80034bc:	08003e00 	.word	0x08003e00
 80034c0:	08003e00 	.word	0x08003e00
 80034c4:	08003e00 	.word	0x08003e00
 80034c8:	08003e04 	.word	0x08003e04

080034cc <__retarget_lock_acquire_recursive>:
 80034cc:	4770      	bx	lr

080034ce <__retarget_lock_release_recursive>:
 80034ce:	4770      	bx	lr

080034d0 <_free_r>:
 80034d0:	b538      	push	{r3, r4, r5, lr}
 80034d2:	4605      	mov	r5, r0
 80034d4:	2900      	cmp	r1, #0
 80034d6:	d041      	beq.n	800355c <_free_r+0x8c>
 80034d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034dc:	1f0c      	subs	r4, r1, #4
 80034de:	2b00      	cmp	r3, #0
 80034e0:	bfb8      	it	lt
 80034e2:	18e4      	addlt	r4, r4, r3
 80034e4:	f000 f8e0 	bl	80036a8 <__malloc_lock>
 80034e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003560 <_free_r+0x90>)
 80034ea:	6813      	ldr	r3, [r2, #0]
 80034ec:	b933      	cbnz	r3, 80034fc <_free_r+0x2c>
 80034ee:	6063      	str	r3, [r4, #4]
 80034f0:	6014      	str	r4, [r2, #0]
 80034f2:	4628      	mov	r0, r5
 80034f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034f8:	f000 b8dc 	b.w	80036b4 <__malloc_unlock>
 80034fc:	42a3      	cmp	r3, r4
 80034fe:	d908      	bls.n	8003512 <_free_r+0x42>
 8003500:	6820      	ldr	r0, [r4, #0]
 8003502:	1821      	adds	r1, r4, r0
 8003504:	428b      	cmp	r3, r1
 8003506:	bf01      	itttt	eq
 8003508:	6819      	ldreq	r1, [r3, #0]
 800350a:	685b      	ldreq	r3, [r3, #4]
 800350c:	1809      	addeq	r1, r1, r0
 800350e:	6021      	streq	r1, [r4, #0]
 8003510:	e7ed      	b.n	80034ee <_free_r+0x1e>
 8003512:	461a      	mov	r2, r3
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	b10b      	cbz	r3, 800351c <_free_r+0x4c>
 8003518:	42a3      	cmp	r3, r4
 800351a:	d9fa      	bls.n	8003512 <_free_r+0x42>
 800351c:	6811      	ldr	r1, [r2, #0]
 800351e:	1850      	adds	r0, r2, r1
 8003520:	42a0      	cmp	r0, r4
 8003522:	d10b      	bne.n	800353c <_free_r+0x6c>
 8003524:	6820      	ldr	r0, [r4, #0]
 8003526:	4401      	add	r1, r0
 8003528:	1850      	adds	r0, r2, r1
 800352a:	4283      	cmp	r3, r0
 800352c:	6011      	str	r1, [r2, #0]
 800352e:	d1e0      	bne.n	80034f2 <_free_r+0x22>
 8003530:	6818      	ldr	r0, [r3, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	6053      	str	r3, [r2, #4]
 8003536:	4408      	add	r0, r1
 8003538:	6010      	str	r0, [r2, #0]
 800353a:	e7da      	b.n	80034f2 <_free_r+0x22>
 800353c:	d902      	bls.n	8003544 <_free_r+0x74>
 800353e:	230c      	movs	r3, #12
 8003540:	602b      	str	r3, [r5, #0]
 8003542:	e7d6      	b.n	80034f2 <_free_r+0x22>
 8003544:	6820      	ldr	r0, [r4, #0]
 8003546:	1821      	adds	r1, r4, r0
 8003548:	428b      	cmp	r3, r1
 800354a:	bf04      	itt	eq
 800354c:	6819      	ldreq	r1, [r3, #0]
 800354e:	685b      	ldreq	r3, [r3, #4]
 8003550:	6063      	str	r3, [r4, #4]
 8003552:	bf04      	itt	eq
 8003554:	1809      	addeq	r1, r1, r0
 8003556:	6021      	streq	r1, [r4, #0]
 8003558:	6054      	str	r4, [r2, #4]
 800355a:	e7ca      	b.n	80034f2 <_free_r+0x22>
 800355c:	bd38      	pop	{r3, r4, r5, pc}
 800355e:	bf00      	nop
 8003560:	20000278 	.word	0x20000278

08003564 <sbrk_aligned>:
 8003564:	b570      	push	{r4, r5, r6, lr}
 8003566:	4e0f      	ldr	r6, [pc, #60]	@ (80035a4 <sbrk_aligned+0x40>)
 8003568:	460c      	mov	r4, r1
 800356a:	6831      	ldr	r1, [r6, #0]
 800356c:	4605      	mov	r5, r0
 800356e:	b911      	cbnz	r1, 8003576 <sbrk_aligned+0x12>
 8003570:	f000 fba4 	bl	8003cbc <_sbrk_r>
 8003574:	6030      	str	r0, [r6, #0]
 8003576:	4621      	mov	r1, r4
 8003578:	4628      	mov	r0, r5
 800357a:	f000 fb9f 	bl	8003cbc <_sbrk_r>
 800357e:	1c43      	adds	r3, r0, #1
 8003580:	d103      	bne.n	800358a <sbrk_aligned+0x26>
 8003582:	f04f 34ff 	mov.w	r4, #4294967295
 8003586:	4620      	mov	r0, r4
 8003588:	bd70      	pop	{r4, r5, r6, pc}
 800358a:	1cc4      	adds	r4, r0, #3
 800358c:	f024 0403 	bic.w	r4, r4, #3
 8003590:	42a0      	cmp	r0, r4
 8003592:	d0f8      	beq.n	8003586 <sbrk_aligned+0x22>
 8003594:	1a21      	subs	r1, r4, r0
 8003596:	4628      	mov	r0, r5
 8003598:	f000 fb90 	bl	8003cbc <_sbrk_r>
 800359c:	3001      	adds	r0, #1
 800359e:	d1f2      	bne.n	8003586 <sbrk_aligned+0x22>
 80035a0:	e7ef      	b.n	8003582 <sbrk_aligned+0x1e>
 80035a2:	bf00      	nop
 80035a4:	20000274 	.word	0x20000274

080035a8 <_malloc_r>:
 80035a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035ac:	1ccd      	adds	r5, r1, #3
 80035ae:	f025 0503 	bic.w	r5, r5, #3
 80035b2:	3508      	adds	r5, #8
 80035b4:	2d0c      	cmp	r5, #12
 80035b6:	bf38      	it	cc
 80035b8:	250c      	movcc	r5, #12
 80035ba:	2d00      	cmp	r5, #0
 80035bc:	4606      	mov	r6, r0
 80035be:	db01      	blt.n	80035c4 <_malloc_r+0x1c>
 80035c0:	42a9      	cmp	r1, r5
 80035c2:	d904      	bls.n	80035ce <_malloc_r+0x26>
 80035c4:	230c      	movs	r3, #12
 80035c6:	6033      	str	r3, [r6, #0]
 80035c8:	2000      	movs	r0, #0
 80035ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80036a4 <_malloc_r+0xfc>
 80035d2:	f000 f869 	bl	80036a8 <__malloc_lock>
 80035d6:	f8d8 3000 	ldr.w	r3, [r8]
 80035da:	461c      	mov	r4, r3
 80035dc:	bb44      	cbnz	r4, 8003630 <_malloc_r+0x88>
 80035de:	4629      	mov	r1, r5
 80035e0:	4630      	mov	r0, r6
 80035e2:	f7ff ffbf 	bl	8003564 <sbrk_aligned>
 80035e6:	1c43      	adds	r3, r0, #1
 80035e8:	4604      	mov	r4, r0
 80035ea:	d158      	bne.n	800369e <_malloc_r+0xf6>
 80035ec:	f8d8 4000 	ldr.w	r4, [r8]
 80035f0:	4627      	mov	r7, r4
 80035f2:	2f00      	cmp	r7, #0
 80035f4:	d143      	bne.n	800367e <_malloc_r+0xd6>
 80035f6:	2c00      	cmp	r4, #0
 80035f8:	d04b      	beq.n	8003692 <_malloc_r+0xea>
 80035fa:	6823      	ldr	r3, [r4, #0]
 80035fc:	4639      	mov	r1, r7
 80035fe:	4630      	mov	r0, r6
 8003600:	eb04 0903 	add.w	r9, r4, r3
 8003604:	f000 fb5a 	bl	8003cbc <_sbrk_r>
 8003608:	4581      	cmp	r9, r0
 800360a:	d142      	bne.n	8003692 <_malloc_r+0xea>
 800360c:	6821      	ldr	r1, [r4, #0]
 800360e:	1a6d      	subs	r5, r5, r1
 8003610:	4629      	mov	r1, r5
 8003612:	4630      	mov	r0, r6
 8003614:	f7ff ffa6 	bl	8003564 <sbrk_aligned>
 8003618:	3001      	adds	r0, #1
 800361a:	d03a      	beq.n	8003692 <_malloc_r+0xea>
 800361c:	6823      	ldr	r3, [r4, #0]
 800361e:	442b      	add	r3, r5
 8003620:	6023      	str	r3, [r4, #0]
 8003622:	f8d8 3000 	ldr.w	r3, [r8]
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	bb62      	cbnz	r2, 8003684 <_malloc_r+0xdc>
 800362a:	f8c8 7000 	str.w	r7, [r8]
 800362e:	e00f      	b.n	8003650 <_malloc_r+0xa8>
 8003630:	6822      	ldr	r2, [r4, #0]
 8003632:	1b52      	subs	r2, r2, r5
 8003634:	d420      	bmi.n	8003678 <_malloc_r+0xd0>
 8003636:	2a0b      	cmp	r2, #11
 8003638:	d917      	bls.n	800366a <_malloc_r+0xc2>
 800363a:	1961      	adds	r1, r4, r5
 800363c:	42a3      	cmp	r3, r4
 800363e:	6025      	str	r5, [r4, #0]
 8003640:	bf18      	it	ne
 8003642:	6059      	strne	r1, [r3, #4]
 8003644:	6863      	ldr	r3, [r4, #4]
 8003646:	bf08      	it	eq
 8003648:	f8c8 1000 	streq.w	r1, [r8]
 800364c:	5162      	str	r2, [r4, r5]
 800364e:	604b      	str	r3, [r1, #4]
 8003650:	4630      	mov	r0, r6
 8003652:	f000 f82f 	bl	80036b4 <__malloc_unlock>
 8003656:	f104 000b 	add.w	r0, r4, #11
 800365a:	1d23      	adds	r3, r4, #4
 800365c:	f020 0007 	bic.w	r0, r0, #7
 8003660:	1ac2      	subs	r2, r0, r3
 8003662:	bf1c      	itt	ne
 8003664:	1a1b      	subne	r3, r3, r0
 8003666:	50a3      	strne	r3, [r4, r2]
 8003668:	e7af      	b.n	80035ca <_malloc_r+0x22>
 800366a:	6862      	ldr	r2, [r4, #4]
 800366c:	42a3      	cmp	r3, r4
 800366e:	bf0c      	ite	eq
 8003670:	f8c8 2000 	streq.w	r2, [r8]
 8003674:	605a      	strne	r2, [r3, #4]
 8003676:	e7eb      	b.n	8003650 <_malloc_r+0xa8>
 8003678:	4623      	mov	r3, r4
 800367a:	6864      	ldr	r4, [r4, #4]
 800367c:	e7ae      	b.n	80035dc <_malloc_r+0x34>
 800367e:	463c      	mov	r4, r7
 8003680:	687f      	ldr	r7, [r7, #4]
 8003682:	e7b6      	b.n	80035f2 <_malloc_r+0x4a>
 8003684:	461a      	mov	r2, r3
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	42a3      	cmp	r3, r4
 800368a:	d1fb      	bne.n	8003684 <_malloc_r+0xdc>
 800368c:	2300      	movs	r3, #0
 800368e:	6053      	str	r3, [r2, #4]
 8003690:	e7de      	b.n	8003650 <_malloc_r+0xa8>
 8003692:	230c      	movs	r3, #12
 8003694:	6033      	str	r3, [r6, #0]
 8003696:	4630      	mov	r0, r6
 8003698:	f000 f80c 	bl	80036b4 <__malloc_unlock>
 800369c:	e794      	b.n	80035c8 <_malloc_r+0x20>
 800369e:	6005      	str	r5, [r0, #0]
 80036a0:	e7d6      	b.n	8003650 <_malloc_r+0xa8>
 80036a2:	bf00      	nop
 80036a4:	20000278 	.word	0x20000278

080036a8 <__malloc_lock>:
 80036a8:	4801      	ldr	r0, [pc, #4]	@ (80036b0 <__malloc_lock+0x8>)
 80036aa:	f7ff bf0f 	b.w	80034cc <__retarget_lock_acquire_recursive>
 80036ae:	bf00      	nop
 80036b0:	20000270 	.word	0x20000270

080036b4 <__malloc_unlock>:
 80036b4:	4801      	ldr	r0, [pc, #4]	@ (80036bc <__malloc_unlock+0x8>)
 80036b6:	f7ff bf0a 	b.w	80034ce <__retarget_lock_release_recursive>
 80036ba:	bf00      	nop
 80036bc:	20000270 	.word	0x20000270

080036c0 <__ssputs_r>:
 80036c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036c4:	688e      	ldr	r6, [r1, #8]
 80036c6:	461f      	mov	r7, r3
 80036c8:	42be      	cmp	r6, r7
 80036ca:	680b      	ldr	r3, [r1, #0]
 80036cc:	4682      	mov	sl, r0
 80036ce:	460c      	mov	r4, r1
 80036d0:	4690      	mov	r8, r2
 80036d2:	d82d      	bhi.n	8003730 <__ssputs_r+0x70>
 80036d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80036d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80036dc:	d026      	beq.n	800372c <__ssputs_r+0x6c>
 80036de:	6965      	ldr	r5, [r4, #20]
 80036e0:	6909      	ldr	r1, [r1, #16]
 80036e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80036e6:	eba3 0901 	sub.w	r9, r3, r1
 80036ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80036ee:	1c7b      	adds	r3, r7, #1
 80036f0:	444b      	add	r3, r9
 80036f2:	106d      	asrs	r5, r5, #1
 80036f4:	429d      	cmp	r5, r3
 80036f6:	bf38      	it	cc
 80036f8:	461d      	movcc	r5, r3
 80036fa:	0553      	lsls	r3, r2, #21
 80036fc:	d527      	bpl.n	800374e <__ssputs_r+0x8e>
 80036fe:	4629      	mov	r1, r5
 8003700:	f7ff ff52 	bl	80035a8 <_malloc_r>
 8003704:	4606      	mov	r6, r0
 8003706:	b360      	cbz	r0, 8003762 <__ssputs_r+0xa2>
 8003708:	6921      	ldr	r1, [r4, #16]
 800370a:	464a      	mov	r2, r9
 800370c:	f000 fae6 	bl	8003cdc <memcpy>
 8003710:	89a3      	ldrh	r3, [r4, #12]
 8003712:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003716:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800371a:	81a3      	strh	r3, [r4, #12]
 800371c:	6126      	str	r6, [r4, #16]
 800371e:	6165      	str	r5, [r4, #20]
 8003720:	444e      	add	r6, r9
 8003722:	eba5 0509 	sub.w	r5, r5, r9
 8003726:	6026      	str	r6, [r4, #0]
 8003728:	60a5      	str	r5, [r4, #8]
 800372a:	463e      	mov	r6, r7
 800372c:	42be      	cmp	r6, r7
 800372e:	d900      	bls.n	8003732 <__ssputs_r+0x72>
 8003730:	463e      	mov	r6, r7
 8003732:	6820      	ldr	r0, [r4, #0]
 8003734:	4632      	mov	r2, r6
 8003736:	4641      	mov	r1, r8
 8003738:	f000 faa6 	bl	8003c88 <memmove>
 800373c:	68a3      	ldr	r3, [r4, #8]
 800373e:	1b9b      	subs	r3, r3, r6
 8003740:	60a3      	str	r3, [r4, #8]
 8003742:	6823      	ldr	r3, [r4, #0]
 8003744:	4433      	add	r3, r6
 8003746:	6023      	str	r3, [r4, #0]
 8003748:	2000      	movs	r0, #0
 800374a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800374e:	462a      	mov	r2, r5
 8003750:	f000 fad2 	bl	8003cf8 <_realloc_r>
 8003754:	4606      	mov	r6, r0
 8003756:	2800      	cmp	r0, #0
 8003758:	d1e0      	bne.n	800371c <__ssputs_r+0x5c>
 800375a:	6921      	ldr	r1, [r4, #16]
 800375c:	4650      	mov	r0, sl
 800375e:	f7ff feb7 	bl	80034d0 <_free_r>
 8003762:	230c      	movs	r3, #12
 8003764:	f8ca 3000 	str.w	r3, [sl]
 8003768:	89a3      	ldrh	r3, [r4, #12]
 800376a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800376e:	81a3      	strh	r3, [r4, #12]
 8003770:	f04f 30ff 	mov.w	r0, #4294967295
 8003774:	e7e9      	b.n	800374a <__ssputs_r+0x8a>
	...

08003778 <_svfiprintf_r>:
 8003778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800377c:	4698      	mov	r8, r3
 800377e:	898b      	ldrh	r3, [r1, #12]
 8003780:	061b      	lsls	r3, r3, #24
 8003782:	b09d      	sub	sp, #116	@ 0x74
 8003784:	4607      	mov	r7, r0
 8003786:	460d      	mov	r5, r1
 8003788:	4614      	mov	r4, r2
 800378a:	d510      	bpl.n	80037ae <_svfiprintf_r+0x36>
 800378c:	690b      	ldr	r3, [r1, #16]
 800378e:	b973      	cbnz	r3, 80037ae <_svfiprintf_r+0x36>
 8003790:	2140      	movs	r1, #64	@ 0x40
 8003792:	f7ff ff09 	bl	80035a8 <_malloc_r>
 8003796:	6028      	str	r0, [r5, #0]
 8003798:	6128      	str	r0, [r5, #16]
 800379a:	b930      	cbnz	r0, 80037aa <_svfiprintf_r+0x32>
 800379c:	230c      	movs	r3, #12
 800379e:	603b      	str	r3, [r7, #0]
 80037a0:	f04f 30ff 	mov.w	r0, #4294967295
 80037a4:	b01d      	add	sp, #116	@ 0x74
 80037a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037aa:	2340      	movs	r3, #64	@ 0x40
 80037ac:	616b      	str	r3, [r5, #20]
 80037ae:	2300      	movs	r3, #0
 80037b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80037b2:	2320      	movs	r3, #32
 80037b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80037b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80037bc:	2330      	movs	r3, #48	@ 0x30
 80037be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800395c <_svfiprintf_r+0x1e4>
 80037c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80037c6:	f04f 0901 	mov.w	r9, #1
 80037ca:	4623      	mov	r3, r4
 80037cc:	469a      	mov	sl, r3
 80037ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037d2:	b10a      	cbz	r2, 80037d8 <_svfiprintf_r+0x60>
 80037d4:	2a25      	cmp	r2, #37	@ 0x25
 80037d6:	d1f9      	bne.n	80037cc <_svfiprintf_r+0x54>
 80037d8:	ebba 0b04 	subs.w	fp, sl, r4
 80037dc:	d00b      	beq.n	80037f6 <_svfiprintf_r+0x7e>
 80037de:	465b      	mov	r3, fp
 80037e0:	4622      	mov	r2, r4
 80037e2:	4629      	mov	r1, r5
 80037e4:	4638      	mov	r0, r7
 80037e6:	f7ff ff6b 	bl	80036c0 <__ssputs_r>
 80037ea:	3001      	adds	r0, #1
 80037ec:	f000 80a7 	beq.w	800393e <_svfiprintf_r+0x1c6>
 80037f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80037f2:	445a      	add	r2, fp
 80037f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80037f6:	f89a 3000 	ldrb.w	r3, [sl]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	f000 809f 	beq.w	800393e <_svfiprintf_r+0x1c6>
 8003800:	2300      	movs	r3, #0
 8003802:	f04f 32ff 	mov.w	r2, #4294967295
 8003806:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800380a:	f10a 0a01 	add.w	sl, sl, #1
 800380e:	9304      	str	r3, [sp, #16]
 8003810:	9307      	str	r3, [sp, #28]
 8003812:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003816:	931a      	str	r3, [sp, #104]	@ 0x68
 8003818:	4654      	mov	r4, sl
 800381a:	2205      	movs	r2, #5
 800381c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003820:	484e      	ldr	r0, [pc, #312]	@ (800395c <_svfiprintf_r+0x1e4>)
 8003822:	f7fc fcdd 	bl	80001e0 <memchr>
 8003826:	9a04      	ldr	r2, [sp, #16]
 8003828:	b9d8      	cbnz	r0, 8003862 <_svfiprintf_r+0xea>
 800382a:	06d0      	lsls	r0, r2, #27
 800382c:	bf44      	itt	mi
 800382e:	2320      	movmi	r3, #32
 8003830:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003834:	0711      	lsls	r1, r2, #28
 8003836:	bf44      	itt	mi
 8003838:	232b      	movmi	r3, #43	@ 0x2b
 800383a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800383e:	f89a 3000 	ldrb.w	r3, [sl]
 8003842:	2b2a      	cmp	r3, #42	@ 0x2a
 8003844:	d015      	beq.n	8003872 <_svfiprintf_r+0xfa>
 8003846:	9a07      	ldr	r2, [sp, #28]
 8003848:	4654      	mov	r4, sl
 800384a:	2000      	movs	r0, #0
 800384c:	f04f 0c0a 	mov.w	ip, #10
 8003850:	4621      	mov	r1, r4
 8003852:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003856:	3b30      	subs	r3, #48	@ 0x30
 8003858:	2b09      	cmp	r3, #9
 800385a:	d94b      	bls.n	80038f4 <_svfiprintf_r+0x17c>
 800385c:	b1b0      	cbz	r0, 800388c <_svfiprintf_r+0x114>
 800385e:	9207      	str	r2, [sp, #28]
 8003860:	e014      	b.n	800388c <_svfiprintf_r+0x114>
 8003862:	eba0 0308 	sub.w	r3, r0, r8
 8003866:	fa09 f303 	lsl.w	r3, r9, r3
 800386a:	4313      	orrs	r3, r2
 800386c:	9304      	str	r3, [sp, #16]
 800386e:	46a2      	mov	sl, r4
 8003870:	e7d2      	b.n	8003818 <_svfiprintf_r+0xa0>
 8003872:	9b03      	ldr	r3, [sp, #12]
 8003874:	1d19      	adds	r1, r3, #4
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	9103      	str	r1, [sp, #12]
 800387a:	2b00      	cmp	r3, #0
 800387c:	bfbb      	ittet	lt
 800387e:	425b      	neglt	r3, r3
 8003880:	f042 0202 	orrlt.w	r2, r2, #2
 8003884:	9307      	strge	r3, [sp, #28]
 8003886:	9307      	strlt	r3, [sp, #28]
 8003888:	bfb8      	it	lt
 800388a:	9204      	strlt	r2, [sp, #16]
 800388c:	7823      	ldrb	r3, [r4, #0]
 800388e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003890:	d10a      	bne.n	80038a8 <_svfiprintf_r+0x130>
 8003892:	7863      	ldrb	r3, [r4, #1]
 8003894:	2b2a      	cmp	r3, #42	@ 0x2a
 8003896:	d132      	bne.n	80038fe <_svfiprintf_r+0x186>
 8003898:	9b03      	ldr	r3, [sp, #12]
 800389a:	1d1a      	adds	r2, r3, #4
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	9203      	str	r2, [sp, #12]
 80038a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80038a4:	3402      	adds	r4, #2
 80038a6:	9305      	str	r3, [sp, #20]
 80038a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800396c <_svfiprintf_r+0x1f4>
 80038ac:	7821      	ldrb	r1, [r4, #0]
 80038ae:	2203      	movs	r2, #3
 80038b0:	4650      	mov	r0, sl
 80038b2:	f7fc fc95 	bl	80001e0 <memchr>
 80038b6:	b138      	cbz	r0, 80038c8 <_svfiprintf_r+0x150>
 80038b8:	9b04      	ldr	r3, [sp, #16]
 80038ba:	eba0 000a 	sub.w	r0, r0, sl
 80038be:	2240      	movs	r2, #64	@ 0x40
 80038c0:	4082      	lsls	r2, r0
 80038c2:	4313      	orrs	r3, r2
 80038c4:	3401      	adds	r4, #1
 80038c6:	9304      	str	r3, [sp, #16]
 80038c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038cc:	4824      	ldr	r0, [pc, #144]	@ (8003960 <_svfiprintf_r+0x1e8>)
 80038ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80038d2:	2206      	movs	r2, #6
 80038d4:	f7fc fc84 	bl	80001e0 <memchr>
 80038d8:	2800      	cmp	r0, #0
 80038da:	d036      	beq.n	800394a <_svfiprintf_r+0x1d2>
 80038dc:	4b21      	ldr	r3, [pc, #132]	@ (8003964 <_svfiprintf_r+0x1ec>)
 80038de:	bb1b      	cbnz	r3, 8003928 <_svfiprintf_r+0x1b0>
 80038e0:	9b03      	ldr	r3, [sp, #12]
 80038e2:	3307      	adds	r3, #7
 80038e4:	f023 0307 	bic.w	r3, r3, #7
 80038e8:	3308      	adds	r3, #8
 80038ea:	9303      	str	r3, [sp, #12]
 80038ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038ee:	4433      	add	r3, r6
 80038f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80038f2:	e76a      	b.n	80037ca <_svfiprintf_r+0x52>
 80038f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80038f8:	460c      	mov	r4, r1
 80038fa:	2001      	movs	r0, #1
 80038fc:	e7a8      	b.n	8003850 <_svfiprintf_r+0xd8>
 80038fe:	2300      	movs	r3, #0
 8003900:	3401      	adds	r4, #1
 8003902:	9305      	str	r3, [sp, #20]
 8003904:	4619      	mov	r1, r3
 8003906:	f04f 0c0a 	mov.w	ip, #10
 800390a:	4620      	mov	r0, r4
 800390c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003910:	3a30      	subs	r2, #48	@ 0x30
 8003912:	2a09      	cmp	r2, #9
 8003914:	d903      	bls.n	800391e <_svfiprintf_r+0x1a6>
 8003916:	2b00      	cmp	r3, #0
 8003918:	d0c6      	beq.n	80038a8 <_svfiprintf_r+0x130>
 800391a:	9105      	str	r1, [sp, #20]
 800391c:	e7c4      	b.n	80038a8 <_svfiprintf_r+0x130>
 800391e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003922:	4604      	mov	r4, r0
 8003924:	2301      	movs	r3, #1
 8003926:	e7f0      	b.n	800390a <_svfiprintf_r+0x192>
 8003928:	ab03      	add	r3, sp, #12
 800392a:	9300      	str	r3, [sp, #0]
 800392c:	462a      	mov	r2, r5
 800392e:	4b0e      	ldr	r3, [pc, #56]	@ (8003968 <_svfiprintf_r+0x1f0>)
 8003930:	a904      	add	r1, sp, #16
 8003932:	4638      	mov	r0, r7
 8003934:	f3af 8000 	nop.w
 8003938:	1c42      	adds	r2, r0, #1
 800393a:	4606      	mov	r6, r0
 800393c:	d1d6      	bne.n	80038ec <_svfiprintf_r+0x174>
 800393e:	89ab      	ldrh	r3, [r5, #12]
 8003940:	065b      	lsls	r3, r3, #25
 8003942:	f53f af2d 	bmi.w	80037a0 <_svfiprintf_r+0x28>
 8003946:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003948:	e72c      	b.n	80037a4 <_svfiprintf_r+0x2c>
 800394a:	ab03      	add	r3, sp, #12
 800394c:	9300      	str	r3, [sp, #0]
 800394e:	462a      	mov	r2, r5
 8003950:	4b05      	ldr	r3, [pc, #20]	@ (8003968 <_svfiprintf_r+0x1f0>)
 8003952:	a904      	add	r1, sp, #16
 8003954:	4638      	mov	r0, r7
 8003956:	f000 f879 	bl	8003a4c <_printf_i>
 800395a:	e7ed      	b.n	8003938 <_svfiprintf_r+0x1c0>
 800395c:	08003dc4 	.word	0x08003dc4
 8003960:	08003dce 	.word	0x08003dce
 8003964:	00000000 	.word	0x00000000
 8003968:	080036c1 	.word	0x080036c1
 800396c:	08003dca 	.word	0x08003dca

08003970 <_printf_common>:
 8003970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003974:	4616      	mov	r6, r2
 8003976:	4698      	mov	r8, r3
 8003978:	688a      	ldr	r2, [r1, #8]
 800397a:	690b      	ldr	r3, [r1, #16]
 800397c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003980:	4293      	cmp	r3, r2
 8003982:	bfb8      	it	lt
 8003984:	4613      	movlt	r3, r2
 8003986:	6033      	str	r3, [r6, #0]
 8003988:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800398c:	4607      	mov	r7, r0
 800398e:	460c      	mov	r4, r1
 8003990:	b10a      	cbz	r2, 8003996 <_printf_common+0x26>
 8003992:	3301      	adds	r3, #1
 8003994:	6033      	str	r3, [r6, #0]
 8003996:	6823      	ldr	r3, [r4, #0]
 8003998:	0699      	lsls	r1, r3, #26
 800399a:	bf42      	ittt	mi
 800399c:	6833      	ldrmi	r3, [r6, #0]
 800399e:	3302      	addmi	r3, #2
 80039a0:	6033      	strmi	r3, [r6, #0]
 80039a2:	6825      	ldr	r5, [r4, #0]
 80039a4:	f015 0506 	ands.w	r5, r5, #6
 80039a8:	d106      	bne.n	80039b8 <_printf_common+0x48>
 80039aa:	f104 0a19 	add.w	sl, r4, #25
 80039ae:	68e3      	ldr	r3, [r4, #12]
 80039b0:	6832      	ldr	r2, [r6, #0]
 80039b2:	1a9b      	subs	r3, r3, r2
 80039b4:	42ab      	cmp	r3, r5
 80039b6:	dc26      	bgt.n	8003a06 <_printf_common+0x96>
 80039b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80039bc:	6822      	ldr	r2, [r4, #0]
 80039be:	3b00      	subs	r3, #0
 80039c0:	bf18      	it	ne
 80039c2:	2301      	movne	r3, #1
 80039c4:	0692      	lsls	r2, r2, #26
 80039c6:	d42b      	bmi.n	8003a20 <_printf_common+0xb0>
 80039c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80039cc:	4641      	mov	r1, r8
 80039ce:	4638      	mov	r0, r7
 80039d0:	47c8      	blx	r9
 80039d2:	3001      	adds	r0, #1
 80039d4:	d01e      	beq.n	8003a14 <_printf_common+0xa4>
 80039d6:	6823      	ldr	r3, [r4, #0]
 80039d8:	6922      	ldr	r2, [r4, #16]
 80039da:	f003 0306 	and.w	r3, r3, #6
 80039de:	2b04      	cmp	r3, #4
 80039e0:	bf02      	ittt	eq
 80039e2:	68e5      	ldreq	r5, [r4, #12]
 80039e4:	6833      	ldreq	r3, [r6, #0]
 80039e6:	1aed      	subeq	r5, r5, r3
 80039e8:	68a3      	ldr	r3, [r4, #8]
 80039ea:	bf0c      	ite	eq
 80039ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039f0:	2500      	movne	r5, #0
 80039f2:	4293      	cmp	r3, r2
 80039f4:	bfc4      	itt	gt
 80039f6:	1a9b      	subgt	r3, r3, r2
 80039f8:	18ed      	addgt	r5, r5, r3
 80039fa:	2600      	movs	r6, #0
 80039fc:	341a      	adds	r4, #26
 80039fe:	42b5      	cmp	r5, r6
 8003a00:	d11a      	bne.n	8003a38 <_printf_common+0xc8>
 8003a02:	2000      	movs	r0, #0
 8003a04:	e008      	b.n	8003a18 <_printf_common+0xa8>
 8003a06:	2301      	movs	r3, #1
 8003a08:	4652      	mov	r2, sl
 8003a0a:	4641      	mov	r1, r8
 8003a0c:	4638      	mov	r0, r7
 8003a0e:	47c8      	blx	r9
 8003a10:	3001      	adds	r0, #1
 8003a12:	d103      	bne.n	8003a1c <_printf_common+0xac>
 8003a14:	f04f 30ff 	mov.w	r0, #4294967295
 8003a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a1c:	3501      	adds	r5, #1
 8003a1e:	e7c6      	b.n	80039ae <_printf_common+0x3e>
 8003a20:	18e1      	adds	r1, r4, r3
 8003a22:	1c5a      	adds	r2, r3, #1
 8003a24:	2030      	movs	r0, #48	@ 0x30
 8003a26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003a2a:	4422      	add	r2, r4
 8003a2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003a30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003a34:	3302      	adds	r3, #2
 8003a36:	e7c7      	b.n	80039c8 <_printf_common+0x58>
 8003a38:	2301      	movs	r3, #1
 8003a3a:	4622      	mov	r2, r4
 8003a3c:	4641      	mov	r1, r8
 8003a3e:	4638      	mov	r0, r7
 8003a40:	47c8      	blx	r9
 8003a42:	3001      	adds	r0, #1
 8003a44:	d0e6      	beq.n	8003a14 <_printf_common+0xa4>
 8003a46:	3601      	adds	r6, #1
 8003a48:	e7d9      	b.n	80039fe <_printf_common+0x8e>
	...

08003a4c <_printf_i>:
 8003a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a50:	7e0f      	ldrb	r7, [r1, #24]
 8003a52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003a54:	2f78      	cmp	r7, #120	@ 0x78
 8003a56:	4691      	mov	r9, r2
 8003a58:	4680      	mov	r8, r0
 8003a5a:	460c      	mov	r4, r1
 8003a5c:	469a      	mov	sl, r3
 8003a5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003a62:	d807      	bhi.n	8003a74 <_printf_i+0x28>
 8003a64:	2f62      	cmp	r7, #98	@ 0x62
 8003a66:	d80a      	bhi.n	8003a7e <_printf_i+0x32>
 8003a68:	2f00      	cmp	r7, #0
 8003a6a:	f000 80d1 	beq.w	8003c10 <_printf_i+0x1c4>
 8003a6e:	2f58      	cmp	r7, #88	@ 0x58
 8003a70:	f000 80b8 	beq.w	8003be4 <_printf_i+0x198>
 8003a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003a7c:	e03a      	b.n	8003af4 <_printf_i+0xa8>
 8003a7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003a82:	2b15      	cmp	r3, #21
 8003a84:	d8f6      	bhi.n	8003a74 <_printf_i+0x28>
 8003a86:	a101      	add	r1, pc, #4	@ (adr r1, 8003a8c <_printf_i+0x40>)
 8003a88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a8c:	08003ae5 	.word	0x08003ae5
 8003a90:	08003af9 	.word	0x08003af9
 8003a94:	08003a75 	.word	0x08003a75
 8003a98:	08003a75 	.word	0x08003a75
 8003a9c:	08003a75 	.word	0x08003a75
 8003aa0:	08003a75 	.word	0x08003a75
 8003aa4:	08003af9 	.word	0x08003af9
 8003aa8:	08003a75 	.word	0x08003a75
 8003aac:	08003a75 	.word	0x08003a75
 8003ab0:	08003a75 	.word	0x08003a75
 8003ab4:	08003a75 	.word	0x08003a75
 8003ab8:	08003bf7 	.word	0x08003bf7
 8003abc:	08003b23 	.word	0x08003b23
 8003ac0:	08003bb1 	.word	0x08003bb1
 8003ac4:	08003a75 	.word	0x08003a75
 8003ac8:	08003a75 	.word	0x08003a75
 8003acc:	08003c19 	.word	0x08003c19
 8003ad0:	08003a75 	.word	0x08003a75
 8003ad4:	08003b23 	.word	0x08003b23
 8003ad8:	08003a75 	.word	0x08003a75
 8003adc:	08003a75 	.word	0x08003a75
 8003ae0:	08003bb9 	.word	0x08003bb9
 8003ae4:	6833      	ldr	r3, [r6, #0]
 8003ae6:	1d1a      	adds	r2, r3, #4
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	6032      	str	r2, [r6, #0]
 8003aec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003af0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003af4:	2301      	movs	r3, #1
 8003af6:	e09c      	b.n	8003c32 <_printf_i+0x1e6>
 8003af8:	6833      	ldr	r3, [r6, #0]
 8003afa:	6820      	ldr	r0, [r4, #0]
 8003afc:	1d19      	adds	r1, r3, #4
 8003afe:	6031      	str	r1, [r6, #0]
 8003b00:	0606      	lsls	r6, r0, #24
 8003b02:	d501      	bpl.n	8003b08 <_printf_i+0xbc>
 8003b04:	681d      	ldr	r5, [r3, #0]
 8003b06:	e003      	b.n	8003b10 <_printf_i+0xc4>
 8003b08:	0645      	lsls	r5, r0, #25
 8003b0a:	d5fb      	bpl.n	8003b04 <_printf_i+0xb8>
 8003b0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003b10:	2d00      	cmp	r5, #0
 8003b12:	da03      	bge.n	8003b1c <_printf_i+0xd0>
 8003b14:	232d      	movs	r3, #45	@ 0x2d
 8003b16:	426d      	negs	r5, r5
 8003b18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b1c:	4858      	ldr	r0, [pc, #352]	@ (8003c80 <_printf_i+0x234>)
 8003b1e:	230a      	movs	r3, #10
 8003b20:	e011      	b.n	8003b46 <_printf_i+0xfa>
 8003b22:	6821      	ldr	r1, [r4, #0]
 8003b24:	6833      	ldr	r3, [r6, #0]
 8003b26:	0608      	lsls	r0, r1, #24
 8003b28:	f853 5b04 	ldr.w	r5, [r3], #4
 8003b2c:	d402      	bmi.n	8003b34 <_printf_i+0xe8>
 8003b2e:	0649      	lsls	r1, r1, #25
 8003b30:	bf48      	it	mi
 8003b32:	b2ad      	uxthmi	r5, r5
 8003b34:	2f6f      	cmp	r7, #111	@ 0x6f
 8003b36:	4852      	ldr	r0, [pc, #328]	@ (8003c80 <_printf_i+0x234>)
 8003b38:	6033      	str	r3, [r6, #0]
 8003b3a:	bf14      	ite	ne
 8003b3c:	230a      	movne	r3, #10
 8003b3e:	2308      	moveq	r3, #8
 8003b40:	2100      	movs	r1, #0
 8003b42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003b46:	6866      	ldr	r6, [r4, #4]
 8003b48:	60a6      	str	r6, [r4, #8]
 8003b4a:	2e00      	cmp	r6, #0
 8003b4c:	db05      	blt.n	8003b5a <_printf_i+0x10e>
 8003b4e:	6821      	ldr	r1, [r4, #0]
 8003b50:	432e      	orrs	r6, r5
 8003b52:	f021 0104 	bic.w	r1, r1, #4
 8003b56:	6021      	str	r1, [r4, #0]
 8003b58:	d04b      	beq.n	8003bf2 <_printf_i+0x1a6>
 8003b5a:	4616      	mov	r6, r2
 8003b5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b60:	fb03 5711 	mls	r7, r3, r1, r5
 8003b64:	5dc7      	ldrb	r7, [r0, r7]
 8003b66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003b6a:	462f      	mov	r7, r5
 8003b6c:	42bb      	cmp	r3, r7
 8003b6e:	460d      	mov	r5, r1
 8003b70:	d9f4      	bls.n	8003b5c <_printf_i+0x110>
 8003b72:	2b08      	cmp	r3, #8
 8003b74:	d10b      	bne.n	8003b8e <_printf_i+0x142>
 8003b76:	6823      	ldr	r3, [r4, #0]
 8003b78:	07df      	lsls	r7, r3, #31
 8003b7a:	d508      	bpl.n	8003b8e <_printf_i+0x142>
 8003b7c:	6923      	ldr	r3, [r4, #16]
 8003b7e:	6861      	ldr	r1, [r4, #4]
 8003b80:	4299      	cmp	r1, r3
 8003b82:	bfde      	ittt	le
 8003b84:	2330      	movle	r3, #48	@ 0x30
 8003b86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b8a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b8e:	1b92      	subs	r2, r2, r6
 8003b90:	6122      	str	r2, [r4, #16]
 8003b92:	f8cd a000 	str.w	sl, [sp]
 8003b96:	464b      	mov	r3, r9
 8003b98:	aa03      	add	r2, sp, #12
 8003b9a:	4621      	mov	r1, r4
 8003b9c:	4640      	mov	r0, r8
 8003b9e:	f7ff fee7 	bl	8003970 <_printf_common>
 8003ba2:	3001      	adds	r0, #1
 8003ba4:	d14a      	bne.n	8003c3c <_printf_i+0x1f0>
 8003ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8003baa:	b004      	add	sp, #16
 8003bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bb0:	6823      	ldr	r3, [r4, #0]
 8003bb2:	f043 0320 	orr.w	r3, r3, #32
 8003bb6:	6023      	str	r3, [r4, #0]
 8003bb8:	4832      	ldr	r0, [pc, #200]	@ (8003c84 <_printf_i+0x238>)
 8003bba:	2778      	movs	r7, #120	@ 0x78
 8003bbc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003bc0:	6823      	ldr	r3, [r4, #0]
 8003bc2:	6831      	ldr	r1, [r6, #0]
 8003bc4:	061f      	lsls	r7, r3, #24
 8003bc6:	f851 5b04 	ldr.w	r5, [r1], #4
 8003bca:	d402      	bmi.n	8003bd2 <_printf_i+0x186>
 8003bcc:	065f      	lsls	r7, r3, #25
 8003bce:	bf48      	it	mi
 8003bd0:	b2ad      	uxthmi	r5, r5
 8003bd2:	6031      	str	r1, [r6, #0]
 8003bd4:	07d9      	lsls	r1, r3, #31
 8003bd6:	bf44      	itt	mi
 8003bd8:	f043 0320 	orrmi.w	r3, r3, #32
 8003bdc:	6023      	strmi	r3, [r4, #0]
 8003bde:	b11d      	cbz	r5, 8003be8 <_printf_i+0x19c>
 8003be0:	2310      	movs	r3, #16
 8003be2:	e7ad      	b.n	8003b40 <_printf_i+0xf4>
 8003be4:	4826      	ldr	r0, [pc, #152]	@ (8003c80 <_printf_i+0x234>)
 8003be6:	e7e9      	b.n	8003bbc <_printf_i+0x170>
 8003be8:	6823      	ldr	r3, [r4, #0]
 8003bea:	f023 0320 	bic.w	r3, r3, #32
 8003bee:	6023      	str	r3, [r4, #0]
 8003bf0:	e7f6      	b.n	8003be0 <_printf_i+0x194>
 8003bf2:	4616      	mov	r6, r2
 8003bf4:	e7bd      	b.n	8003b72 <_printf_i+0x126>
 8003bf6:	6833      	ldr	r3, [r6, #0]
 8003bf8:	6825      	ldr	r5, [r4, #0]
 8003bfa:	6961      	ldr	r1, [r4, #20]
 8003bfc:	1d18      	adds	r0, r3, #4
 8003bfe:	6030      	str	r0, [r6, #0]
 8003c00:	062e      	lsls	r6, r5, #24
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	d501      	bpl.n	8003c0a <_printf_i+0x1be>
 8003c06:	6019      	str	r1, [r3, #0]
 8003c08:	e002      	b.n	8003c10 <_printf_i+0x1c4>
 8003c0a:	0668      	lsls	r0, r5, #25
 8003c0c:	d5fb      	bpl.n	8003c06 <_printf_i+0x1ba>
 8003c0e:	8019      	strh	r1, [r3, #0]
 8003c10:	2300      	movs	r3, #0
 8003c12:	6123      	str	r3, [r4, #16]
 8003c14:	4616      	mov	r6, r2
 8003c16:	e7bc      	b.n	8003b92 <_printf_i+0x146>
 8003c18:	6833      	ldr	r3, [r6, #0]
 8003c1a:	1d1a      	adds	r2, r3, #4
 8003c1c:	6032      	str	r2, [r6, #0]
 8003c1e:	681e      	ldr	r6, [r3, #0]
 8003c20:	6862      	ldr	r2, [r4, #4]
 8003c22:	2100      	movs	r1, #0
 8003c24:	4630      	mov	r0, r6
 8003c26:	f7fc fadb 	bl	80001e0 <memchr>
 8003c2a:	b108      	cbz	r0, 8003c30 <_printf_i+0x1e4>
 8003c2c:	1b80      	subs	r0, r0, r6
 8003c2e:	6060      	str	r0, [r4, #4]
 8003c30:	6863      	ldr	r3, [r4, #4]
 8003c32:	6123      	str	r3, [r4, #16]
 8003c34:	2300      	movs	r3, #0
 8003c36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c3a:	e7aa      	b.n	8003b92 <_printf_i+0x146>
 8003c3c:	6923      	ldr	r3, [r4, #16]
 8003c3e:	4632      	mov	r2, r6
 8003c40:	4649      	mov	r1, r9
 8003c42:	4640      	mov	r0, r8
 8003c44:	47d0      	blx	sl
 8003c46:	3001      	adds	r0, #1
 8003c48:	d0ad      	beq.n	8003ba6 <_printf_i+0x15a>
 8003c4a:	6823      	ldr	r3, [r4, #0]
 8003c4c:	079b      	lsls	r3, r3, #30
 8003c4e:	d413      	bmi.n	8003c78 <_printf_i+0x22c>
 8003c50:	68e0      	ldr	r0, [r4, #12]
 8003c52:	9b03      	ldr	r3, [sp, #12]
 8003c54:	4298      	cmp	r0, r3
 8003c56:	bfb8      	it	lt
 8003c58:	4618      	movlt	r0, r3
 8003c5a:	e7a6      	b.n	8003baa <_printf_i+0x15e>
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	4632      	mov	r2, r6
 8003c60:	4649      	mov	r1, r9
 8003c62:	4640      	mov	r0, r8
 8003c64:	47d0      	blx	sl
 8003c66:	3001      	adds	r0, #1
 8003c68:	d09d      	beq.n	8003ba6 <_printf_i+0x15a>
 8003c6a:	3501      	adds	r5, #1
 8003c6c:	68e3      	ldr	r3, [r4, #12]
 8003c6e:	9903      	ldr	r1, [sp, #12]
 8003c70:	1a5b      	subs	r3, r3, r1
 8003c72:	42ab      	cmp	r3, r5
 8003c74:	dcf2      	bgt.n	8003c5c <_printf_i+0x210>
 8003c76:	e7eb      	b.n	8003c50 <_printf_i+0x204>
 8003c78:	2500      	movs	r5, #0
 8003c7a:	f104 0619 	add.w	r6, r4, #25
 8003c7e:	e7f5      	b.n	8003c6c <_printf_i+0x220>
 8003c80:	08003dd5 	.word	0x08003dd5
 8003c84:	08003de6 	.word	0x08003de6

08003c88 <memmove>:
 8003c88:	4288      	cmp	r0, r1
 8003c8a:	b510      	push	{r4, lr}
 8003c8c:	eb01 0402 	add.w	r4, r1, r2
 8003c90:	d902      	bls.n	8003c98 <memmove+0x10>
 8003c92:	4284      	cmp	r4, r0
 8003c94:	4623      	mov	r3, r4
 8003c96:	d807      	bhi.n	8003ca8 <memmove+0x20>
 8003c98:	1e43      	subs	r3, r0, #1
 8003c9a:	42a1      	cmp	r1, r4
 8003c9c:	d008      	beq.n	8003cb0 <memmove+0x28>
 8003c9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ca2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ca6:	e7f8      	b.n	8003c9a <memmove+0x12>
 8003ca8:	4402      	add	r2, r0
 8003caa:	4601      	mov	r1, r0
 8003cac:	428a      	cmp	r2, r1
 8003cae:	d100      	bne.n	8003cb2 <memmove+0x2a>
 8003cb0:	bd10      	pop	{r4, pc}
 8003cb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003cb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003cba:	e7f7      	b.n	8003cac <memmove+0x24>

08003cbc <_sbrk_r>:
 8003cbc:	b538      	push	{r3, r4, r5, lr}
 8003cbe:	4d06      	ldr	r5, [pc, #24]	@ (8003cd8 <_sbrk_r+0x1c>)
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	4604      	mov	r4, r0
 8003cc4:	4608      	mov	r0, r1
 8003cc6:	602b      	str	r3, [r5, #0]
 8003cc8:	f7fc fed6 	bl	8000a78 <_sbrk>
 8003ccc:	1c43      	adds	r3, r0, #1
 8003cce:	d102      	bne.n	8003cd6 <_sbrk_r+0x1a>
 8003cd0:	682b      	ldr	r3, [r5, #0]
 8003cd2:	b103      	cbz	r3, 8003cd6 <_sbrk_r+0x1a>
 8003cd4:	6023      	str	r3, [r4, #0]
 8003cd6:	bd38      	pop	{r3, r4, r5, pc}
 8003cd8:	2000026c 	.word	0x2000026c

08003cdc <memcpy>:
 8003cdc:	440a      	add	r2, r1
 8003cde:	4291      	cmp	r1, r2
 8003ce0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003ce4:	d100      	bne.n	8003ce8 <memcpy+0xc>
 8003ce6:	4770      	bx	lr
 8003ce8:	b510      	push	{r4, lr}
 8003cea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003cee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003cf2:	4291      	cmp	r1, r2
 8003cf4:	d1f9      	bne.n	8003cea <memcpy+0xe>
 8003cf6:	bd10      	pop	{r4, pc}

08003cf8 <_realloc_r>:
 8003cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cfc:	4607      	mov	r7, r0
 8003cfe:	4614      	mov	r4, r2
 8003d00:	460d      	mov	r5, r1
 8003d02:	b921      	cbnz	r1, 8003d0e <_realloc_r+0x16>
 8003d04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d08:	4611      	mov	r1, r2
 8003d0a:	f7ff bc4d 	b.w	80035a8 <_malloc_r>
 8003d0e:	b92a      	cbnz	r2, 8003d1c <_realloc_r+0x24>
 8003d10:	f7ff fbde 	bl	80034d0 <_free_r>
 8003d14:	4625      	mov	r5, r4
 8003d16:	4628      	mov	r0, r5
 8003d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d1c:	f000 f81a 	bl	8003d54 <_malloc_usable_size_r>
 8003d20:	4284      	cmp	r4, r0
 8003d22:	4606      	mov	r6, r0
 8003d24:	d802      	bhi.n	8003d2c <_realloc_r+0x34>
 8003d26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003d2a:	d8f4      	bhi.n	8003d16 <_realloc_r+0x1e>
 8003d2c:	4621      	mov	r1, r4
 8003d2e:	4638      	mov	r0, r7
 8003d30:	f7ff fc3a 	bl	80035a8 <_malloc_r>
 8003d34:	4680      	mov	r8, r0
 8003d36:	b908      	cbnz	r0, 8003d3c <_realloc_r+0x44>
 8003d38:	4645      	mov	r5, r8
 8003d3a:	e7ec      	b.n	8003d16 <_realloc_r+0x1e>
 8003d3c:	42b4      	cmp	r4, r6
 8003d3e:	4622      	mov	r2, r4
 8003d40:	4629      	mov	r1, r5
 8003d42:	bf28      	it	cs
 8003d44:	4632      	movcs	r2, r6
 8003d46:	f7ff ffc9 	bl	8003cdc <memcpy>
 8003d4a:	4629      	mov	r1, r5
 8003d4c:	4638      	mov	r0, r7
 8003d4e:	f7ff fbbf 	bl	80034d0 <_free_r>
 8003d52:	e7f1      	b.n	8003d38 <_realloc_r+0x40>

08003d54 <_malloc_usable_size_r>:
 8003d54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d58:	1f18      	subs	r0, r3, #4
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	bfbc      	itt	lt
 8003d5e:	580b      	ldrlt	r3, [r1, r0]
 8003d60:	18c0      	addlt	r0, r0, r3
 8003d62:	4770      	bx	lr

08003d64 <_init>:
 8003d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d66:	bf00      	nop
 8003d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d6a:	bc08      	pop	{r3}
 8003d6c:	469e      	mov	lr, r3
 8003d6e:	4770      	bx	lr

08003d70 <_fini>:
 8003d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d72:	bf00      	nop
 8003d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d76:	bc08      	pop	{r3}
 8003d78:	469e      	mov	lr, r3
 8003d7a:	4770      	bx	lr
