OpenROAD v2.0-4194-g9d55eaa0c 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/opentools/OpenLane/designs/wbqspiflash/runs/20ns_full_congestion_friendly/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/opentools/OpenLane/designs/wbqspiflash/runs/20ns_full_congestion_friendly/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /home/opentools/OpenLane/designs/wbqspiflash/runs/20ns_full_congestion_friendly/tmp/routing/19-fill.def
[INFO ODB-0128] Design: wbqspiflash
[INFO ODB-0130]     Created 106 pins.
[INFO ODB-0131]     Created 6835 components and 33901 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 25896 connections.
[INFO ODB-0133]     Created 2049 nets and 8005 connections.
[INFO ODB-0134] Finished DEF file: /home/opentools/OpenLane/designs/wbqspiflash/runs/20ns_full_congestion_friendly/tmp/routing/19-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   wbqspiflash
Die area:                 ( 0 0 ) ( 238635 249355 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     6835
Number of terminals:      106
Number of snets:          2
Number of nets:           2049

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 247.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 86324.
[INFO DRT-0033] mcon shape region query size = 83686.
[INFO DRT-0033] met1 shape region query size = 18183.
[INFO DRT-0033] via shape region query size = 2520.
[INFO DRT-0033] met2 shape region query size = 631.
[INFO DRT-0033] via2 shape region query size = 1152.
[INFO DRT-0033] met3 shape region query size = 217.
[INFO DRT-0033] via3 shape region query size = 1152.
[INFO DRT-0033] met4 shape region query size = 232.
[INFO DRT-0033] via4 shape region query size = 128.
[INFO DRT-0033] met5 shape region query size = 160.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0078]   Complete 969 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 239 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1995 groups.
#scanned instances     = 6835
#unique  instances     = 247
#stdCellGenAp          = 7262
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 5657
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 8005
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 121.21 (MB), peak = 121.21 (MB)

Number of guides:     0

[INFO DRT-0185] Post process initialize RPin region query.

Generating GCell with size = 15 tracks, using layer li1 pitch  = 0.46
li1 V Track-Pitch = 0.46000  line-2-Via Pitch = 0.34000
met1 H Track-Pitch = 0.34000  line-2-Via Pitch = 0.32500
met2 V Track-Pitch = 0.46000  line-2-Via Pitch = 0.34000
met3 H Track-Pitch = 0.68000  line-2-Via Pitch = 0.61000
met4 V Track-Pitch = 0.92000  line-2-Via Pitch = 0.61500
met5 H Track-Pitch = 3.40000  line-2-Via Pitch = 3.11000

initializing congestion map...

start routing resource analysis ...

             Routing   #Avail     #Track     #Total     %Gcell
Layer      Direction    Track    Blocked      Gcell    Blocked
--------------------------------------------------------------
li1             V         519          0       1224     88.89%
met1            H         733          0       1224      0.00%
met2            V         519          0       1224      0.00%
met3            H         367          0       1224      0.00%
met4            V         259          0       1224      0.00%
met5            H          73          0       1224     25.00%
--------------------------------------------------------------
Total                    2470      0.00%       7344     18.98%

[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 121.33 (MB), peak = 121.33 (MB)


generating net topology...
done net topology...
[INFO DRT-0032] FR_MASTERSLICE grObj region query size = 0.
[INFO DRT-0032] FR_VIA grObj region query size = 0.
[INFO DRT-0032] li1 grObj region query size = 7045.
[INFO DRT-0032] mcon grObj region query size = 0.
[INFO DRT-0032] met1 grObj region query size = 0.
[INFO DRT-0032] via grObj region query size = 0.
[INFO DRT-0032] met2 grObj region query size = 0.
[INFO DRT-0032] via2 grObj region query size = 0.
[INFO DRT-0032] met3 grObj region query size = 0.
[INFO DRT-0032] via3 grObj region query size = 0.
[INFO DRT-0032] met4 grObj region query size = 0.
[INFO DRT-0032] via4 grObj region query size = 0.
[INFO DRT-0032] met5 grObj region query size = 0.

start reporting 2D congestion ...

              #OverCon  %OverCon
Direction        GCell     GCell
--------------------------------
    H               0     0.00%
    V               0     0.00%
worstConH:  96.77%
worstConV:  86.36%


start 0th optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 149.04 (MB), peak = 149.04 (MB)


start 1st optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 149.04 (MB), peak = 149.04 (MB)


start 2nd optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 149.04 (MB), peak = 149.04 (MB)


start reporting 2D congestion ...

              #OverCon  %OverCon
Direction        GCell     GCell
--------------------------------
    H               0     0.00%
    V               0     0.00%
worstConH:  78.79%
worstConV:  78.26%

layer assignment...
done layer assignment...

start 0th optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.66 (MB), peak = 152.66 (MB)


start reporting 3D congestion ...

---------- li1 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met1 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met2 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met3 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met4 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met5 ----------
numOverConGCell: 0, %OverConGCell:   0.00%

[WARNING DRT-0203] dbGcellGrid already exists in db. Clearing existing dbGCellGrid.

Number of guides:     39010

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X -5 DO 34 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y -5 DO 36 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 6973.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 5825.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3949.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1443.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 348.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 77.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 11270 vertical wires in 1 frboxes and 7345 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 2004 vertical wires in 1 frboxes and 1673 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 196.41 (MB), peak = 196.41 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 196.41 (MB), peak = 196.41 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 277.93 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 356.68 (MB).
    Completing 30% with 190 violations.
    elapsed time = 00:00:10, memory = 382.20 (MB).
    Completing 40% with 190 violations.
    elapsed time = 00:00:11, memory = 394.70 (MB).
    Completing 50% with 190 violations.
    elapsed time = 00:00:18, memory = 419.25 (MB).
    Completing 60% with 190 violations.
    elapsed time = 00:00:20, memory = 444.23 (MB).
    Completing 70% with 396 violations.
    elapsed time = 00:00:27, memory = 459.10 (MB).
    Completing 80% with 396 violations.
    elapsed time = 00:00:36, memory = 473.23 (MB).
    Completing 90% with 589 violations.
    elapsed time = 00:00:41, memory = 479.73 (MB).
    Completing 100% with 794 violations.
    elapsed time = 00:00:47, memory = 450.02 (MB).
[INFO DRT-0199]   Number of violations = 1675.
[INFO DRT-0267] cpu time = 00:01:21, elapsed time = 00:00:48, memory = 671.02 (MB), peak = 671.02 (MB)
Total wire length = 102560 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 29372 um.
Total wire length on LAYER met2 = 38037 um.
Total wire length on LAYER met3 = 22356 um.
Total wire length on LAYER met4 = 9662 um.
Total wire length on LAYER met5 = 3130 um.
Total number of vias = 19509.
Up-via summary (total 19509):.

------------------------
 FR_MASTERSLICE        0
            li1     8006
           met1     8828
           met2     2037
           met3      522
           met4      116
------------------------
                   19509


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1675 violations.
    elapsed time = 00:00:01, memory = 671.02 (MB).
    Completing 20% with 1675 violations.
    elapsed time = 00:00:06, memory = 671.02 (MB).
    Completing 30% with 1413 violations.
    elapsed time = 00:00:08, memory = 671.02 (MB).
    Completing 40% with 1413 violations.
    elapsed time = 00:00:12, memory = 671.02 (MB).
    Completing 50% with 1413 violations.
    elapsed time = 00:00:16, memory = 671.02 (MB).
    Completing 60% with 1101 violations.
    elapsed time = 00:00:22, memory = 671.69 (MB).
    Completing 70% with 1101 violations.
    elapsed time = 00:00:23, memory = 671.69 (MB).
    Completing 80% with 720 violations.
    elapsed time = 00:00:29, memory = 671.69 (MB).
    Completing 90% with 720 violations.
    elapsed time = 00:00:33, memory = 689.31 (MB).
    Completing 100% with 467 violations.
    elapsed time = 00:00:37, memory = 671.69 (MB).
[INFO DRT-0199]   Number of violations = 467.
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:38, memory = 674.69 (MB), peak = 689.31 (MB)
Total wire length = 101884 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 29687 um.
Total wire length on LAYER met2 = 37762 um.
Total wire length on LAYER met3 = 22136 um.
Total wire length on LAYER met4 = 9529 um.
Total wire length on LAYER met5 = 2768 um.
Total number of vias = 19413.
Up-via summary (total 19413):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     8838
           met2     1978
           met3      498
           met4       94
------------------------
                   19413


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 467 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 20% with 467 violations.
    elapsed time = 00:00:05, memory = 674.69 (MB).
    Completing 30% with 481 violations.
    elapsed time = 00:00:08, memory = 674.69 (MB).
    Completing 40% with 481 violations.
    elapsed time = 00:00:11, memory = 674.69 (MB).
    Completing 50% with 481 violations.
    elapsed time = 00:00:16, memory = 674.69 (MB).
    Completing 60% with 467 violations.
    elapsed time = 00:00:20, memory = 674.69 (MB).
    Completing 70% with 467 violations.
    elapsed time = 00:00:24, memory = 674.69 (MB).
    Completing 80% with 402 violations.
    elapsed time = 00:00:26, memory = 674.69 (MB).
    Completing 90% with 402 violations.
    elapsed time = 00:00:30, memory = 674.69 (MB).
    Completing 100% with 362 violations.
    elapsed time = 00:00:34, memory = 674.69 (MB).
[INFO DRT-0199]   Number of violations = 362.
[INFO DRT-0267] cpu time = 00:01:03, elapsed time = 00:00:34, memory = 674.69 (MB), peak = 689.31 (MB)
Total wire length = 101401 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 29725 um.
Total wire length on LAYER met2 = 37689 um.
Total wire length on LAYER met3 = 22033 um.
Total wire length on LAYER met4 = 9422 um.
Total wire length on LAYER met5 = 2530 um.
Total number of vias = 19293.
Up-via summary (total 19293):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     8778
           met2     1954
           met3      476
           met4       80
------------------------
                   19293


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 362 violations.
    elapsed time = 00:00:07, memory = 674.69 (MB).
    Completing 20% with 362 violations.
    elapsed time = 00:00:12, memory = 674.69 (MB).
    Completing 30% with 298 violations.
    elapsed time = 00:00:13, memory = 674.69 (MB).
    Completing 40% with 298 violations.
    elapsed time = 00:00:17, memory = 674.69 (MB).
    Completing 50% with 298 violations.
    elapsed time = 00:00:19, memory = 674.69 (MB).
    Completing 60% with 298 violations.
    elapsed time = 00:00:23, memory = 674.69 (MB).
    Completing 70% with 263 violations.
    elapsed time = 00:00:30, memory = 674.69 (MB).
    Completing 80% with 263 violations.
    elapsed time = 00:00:52, memory = 674.69 (MB).
    Completing 90% with 202 violations.
    elapsed time = 00:01:00, memory = 674.69 (MB).
    Completing 100% with 133 violations.
    elapsed time = 00:01:14, memory = 674.69 (MB).
[INFO DRT-0199]   Number of violations = 133.
[INFO DRT-0267] cpu time = 00:01:56, elapsed time = 00:01:14, memory = 674.69 (MB), peak = 689.31 (MB)
Total wire length = 101436 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30285 um.
Total wire length on LAYER met2 = 37987 um.
Total wire length on LAYER met3 = 21479 um.
Total wire length on LAYER met4 = 9166 um.
Total wire length on LAYER met5 = 2516 um.
Total number of vias = 19386.
Up-via summary (total 19386):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     8928
           met2     1907
           met3      466
           met4       80
------------------------
                   19386


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 133 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 20% with 133 violations.
    elapsed time = 00:00:02, memory = 674.69 (MB).
    Completing 30% with 120 violations.
    elapsed time = 00:00:05, memory = 674.69 (MB).
    Completing 40% with 120 violations.
    elapsed time = 00:00:05, memory = 674.69 (MB).
    Completing 50% with 120 violations.
    elapsed time = 00:00:06, memory = 674.69 (MB).
    Completing 60% with 120 violations.
    elapsed time = 00:00:10, memory = 674.69 (MB).
    Completing 70% with 100 violations.
    elapsed time = 00:00:13, memory = 674.69 (MB).
    Completing 80% with 100 violations.
    elapsed time = 00:00:21, memory = 674.69 (MB).
    Completing 90% with 71 violations.
    elapsed time = 00:00:28, memory = 674.69 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:00:30, memory = 674.69 (MB).
[INFO DRT-0199]   Number of violations = 48.
[INFO DRT-0267] cpu time = 00:00:51, elapsed time = 00:00:30, memory = 674.69 (MB), peak = 689.31 (MB)
Total wire length = 101517 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30574 um.
Total wire length on LAYER met2 = 38121 um.
Total wire length on LAYER met3 = 21234 um.
Total wire length on LAYER met4 = 9079 um.
Total wire length on LAYER met5 = 2507 um.
Total number of vias = 19417.
Up-via summary (total 19417):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     9000
           met2     1878
           met3      454
           met4       80
------------------------
                   19417


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 48 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 20% with 48 violations.
    elapsed time = 00:00:01, memory = 674.69 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:02, memory = 674.69 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:02, memory = 674.69 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:09, memory = 674.69 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:13, memory = 674.69 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:13, memory = 674.69 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:16, memory = 674.69 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:17, memory = 674.69 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:17, memory = 674.69 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:17, memory = 674.69 (MB), peak = 689.31 (MB)
Total wire length = 101502 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30627 um.
Total wire length on LAYER met2 = 38141 um.
Total wire length on LAYER met3 = 21180 um.
Total wire length on LAYER met4 = 9056 um.
Total wire length on LAYER met5 = 2497 um.
Total number of vias = 19388.
Up-via summary (total 19388):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     8987
           met2     1864
           met3      452
           met4       80
------------------------
                   19388


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:04, memory = 674.69 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:04, memory = 674.69 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:04, memory = 674.69 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:04, memory = 674.69 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:04, memory = 674.69 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:04, memory = 674.69 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:04, memory = 674.69 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:04, memory = 674.69 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 674.69 (MB), peak = 689.31 (MB)
Total wire length = 101498 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30625 um.
Total wire length on LAYER met2 = 38138 um.
Total wire length on LAYER met3 = 21180 um.
Total wire length on LAYER met4 = 9056 um.
Total wire length on LAYER met5 = 2497 um.
Total number of vias = 19387.
Up-via summary (total 19387):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     8986
           met2     1864
           met3      452
           met4       80
------------------------
                   19387


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:08, memory = 674.69 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:08, memory = 674.69 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:08, memory = 674.69 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:08, memory = 674.69 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:08, memory = 674.69 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:08, memory = 674.69 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 674.69 (MB), peak = 689.31 (MB)
Total wire length = 101498 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30625 um.
Total wire length on LAYER met2 = 38138 um.
Total wire length on LAYER met3 = 21180 um.
Total wire length on LAYER met4 = 9056 um.
Total wire length on LAYER met5 = 2497 um.
Total number of vias = 19387.
Up-via summary (total 19387):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     8986
           met2     1864
           met3      452
           met4       80
------------------------
                   19387


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:15, memory = 674.69 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:15, memory = 674.69 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:15, memory = 674.69 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:15, memory = 674.69 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:15, memory = 674.69 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:15, memory = 674.69 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:15, memory = 674.69 (MB), peak = 689.31 (MB)
Total wire length = 101498 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30625 um.
Total wire length on LAYER met2 = 38138 um.
Total wire length on LAYER met3 = 21180 um.
Total wire length on LAYER met4 = 9056 um.
Total wire length on LAYER met5 = 2497 um.
Total number of vias = 19387.
Up-via summary (total 19387):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     8986
           met2     1864
           met3      452
           met4       80
------------------------
                   19387


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:17, memory = 674.69 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:17, memory = 674.69 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:17, memory = 674.69 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:17, memory = 674.69 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:17, memory = 674.69 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:17, memory = 674.69 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:17, memory = 674.69 (MB), peak = 689.31 (MB)
Total wire length = 101476 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30558 um.
Total wire length on LAYER met2 = 38169 um.
Total wire length on LAYER met3 = 21207 um.
Total wire length on LAYER met4 = 9043 um.
Total wire length on LAYER met5 = 2497 um.
Total number of vias = 19387.
Up-via summary (total 19387):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     8985
           met2     1866
           met3      451
           met4       80
------------------------
                   19387


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:15, memory = 674.69 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:15, memory = 674.69 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:15, memory = 674.69 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:15, memory = 674.69 (MB), peak = 689.31 (MB)
Total wire length = 101487 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30581 um.
Total wire length on LAYER met2 = 38177 um.
Total wire length on LAYER met3 = 21191 um.
Total wire length on LAYER met4 = 9039 um.
Total wire length on LAYER met5 = 2497 um.
Total number of vias = 19380.
Up-via summary (total 19380):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     8980
           met2     1864
           met3      451
           met4       80
------------------------
                   19380


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:07, memory = 674.69 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:07, memory = 674.69 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:07, memory = 674.69 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 674.69 (MB), peak = 689.31 (MB)
Total wire length = 101484 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30587 um.
Total wire length on LAYER met2 = 38181 um.
Total wire length on LAYER met3 = 21176 um.
Total wire length on LAYER met4 = 9042 um.
Total wire length on LAYER met5 = 2497 um.
Total number of vias = 19380.
Up-via summary (total 19380):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     8984
           met2     1860
           met3      451
           met4       80
------------------------
                   19380


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 674.69 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 674.69 (MB), peak = 689.31 (MB)
Total wire length = 101480 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30587 um.
Total wire length on LAYER met2 = 38176 um.
Total wire length on LAYER met3 = 21176 um.
Total wire length on LAYER met4 = 9042 um.
Total wire length on LAYER met5 = 2497 um.
Total number of vias = 19379.
Up-via summary (total 19379):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     8983
           met2     1860
           met3      451
           met4       80
------------------------
                   19379


[INFO DRT-0198] Complete detail routing.
Total wire length = 101480 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30587 um.
Total wire length on LAYER met2 = 38176 um.
Total wire length on LAYER met3 = 21176 um.
Total wire length on LAYER met4 = 9042 um.
Total wire length on LAYER met5 = 2497 um.
Total number of vias = 19379.
Up-via summary (total 19379):.

------------------------
 FR_MASTERSLICE        0
            li1     8005
           met1     8983
           met2     1860
           met3      451
           met4       80
------------------------
                   19379


[INFO DRT-0267] cpu time = 00:07:51, elapsed time = 00:05:13, memory = 674.69 (MB), peak = 689.31 (MB)

[INFO DRT-0180] Post processing.
Saving to /home/opentools/OpenLane/designs/wbqspiflash/runs/20ns_full_congestion_friendly/results/routing/wbqspiflash.def
