Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 17 21:35:33 2017
| Host         : MokeyBoy-DPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_example_control_sets_placed.rpt
| Design       : vga_example
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            7 |
| Yes          | No                    | No                     |              38 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+---------------+-------------------+------------------+----------------+
| Clock Signal | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------+-------------------+------------------+----------------+
|  pclk        | mode          |                   |                1 |              2 |
|  pclk        |               | b[3]_i_1_n_0      |                2 |              4 |
|  pclk        | beam          |                   |                2 |              4 |
|  clk_ss      |               |                   |                1 |              8 |
|  pclk        |               | r[3]_i_1_n_0      |                2 |              8 |
|  pclk        | stax          |                   |                3 |              8 |
|  pclk        | stay          |                   |                3 |              8 |
|  pclk        | endx          |                   |                3 |              8 |
|  pclk        | endy          |                   |                5 |              8 |
|  pclk        |               | my_timing/htc     |                3 |             11 |
|  pclk        | my_timing/htc | my_timing/vPixles |                4 |             11 |
|  pclk        |               |                   |               20 |             45 |
+--------------+---------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     2 |
| 8      |                     6 |
| 11     |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


