$date
	Thu May 05 22:52:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bcd_tb $end
$scope module bcd_1 $end
$var wire 1 ! clk $end
$var wire 1 " rst_syn $end
$var reg 4 # out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
1!
$end
#5000
1"
#10000
0!
#20000
b1 #
1!
#30000
0!
#40000
b10 #
1!
#50000
0!
#60000
b11 #
1!
#70000
0!
#80000
b100 #
1!
#90000
0!
#100000
b101 #
1!
#110000
0!
#120000
b110 #
1!
#130000
0!
#140000
b111 #
1!
#150000
0!
#160000
b1000 #
1!
#170000
0!
#180000
b1001 #
1!
#190000
0!
#200000
b0 #
1!
0"
#205000
1"
#210000
0!
#220000
b1 #
1!
#230000
0!
#240000
b10 #
1!
#250000
0!
#260000
b11 #
1!
