# Voting Machine using Verilog HDL

This project presents the design and simulation of a **digital electronic voting machine** using **Verilog Hardware Description Language (HDL)**.  
The system focuses on reliable vote capture, modular RTL design, and functional verification through simulation.