5 18 1fd81 4 7 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (func2.vcd) 2 -o (func2.cdd) 2 -v (func2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 func2.v 1 32 1 
2 1 4 4 4 110011 2 1 100c 0 0 1 1 b
2 2 4 4 4 110011 2 47 c 1 0 invert.a
2 3 4 4 4 90013 2 3a 500c 0 2 1 18 0 1 1 1 0 0 invert
2 4 4 4 4 50005 0 1 1410 0 0 1 1 a
2 5 4 4 4 50013 3 36 e 3 4
1 b 1 3 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 a 2 4 60005 1 0 0 0 1 17 1 1 0 0 1 0
4 5 f 5 5 5
3 1 main.u$0 "main.u$0" 0 func2.v 6 16 1 
3 42 main.invert "main.invert" 0 func2.v 18 23 1 
2 6 20 20 20 4 2 3d 5802 0 0 1 18 0 1 0 0 0 0 u$1
1 invert 3 18 1090009 1 0 0 0 1 17 1 1 0 0 1 0
1 a 4 19 1000006 1 0 0 0 1 17 1 1 0 1 0 0
4 6 11 0 0 6
3 1 main.invert.u$1 "main.invert.u$1" 0 func2.v 20 22 1 
2 7 21 21 21 140014 2 1 180c 0 0 1 1 a
2 8 21 21 21 140014 2 47 80c 7 0 buffer.c
2 9 21 21 21 c0016 2 3a 580c 0 8 1 18 0 1 1 1 0 0 buffer
2 10 21 21 21 b0016 2 1b 180c 9 0 1 18 0 1 1 1 0 0
2 11 21 21 21 20007 0 1 1c10 0 0 1 1 invert
2 12 21 21 21 20016 2 37 81e 10 11
4 12 11 0 0 12
3 42 main.buffer "main.buffer" 0 func2.v 25 30 1 
2 13 27 27 27 4 2 3d 5802 0 0 1 18 0 1 0 0 0 0 u$2
1 buffer 5 25 1090009 1 0 0 0 1 17 1 1 0 1 0 0
1 c 6 26 1000006 1 0 0 0 1 17 1 1 0 1 0 0
4 13 11 0 0 13
3 1 main.buffer.u$2 "main.buffer.u$2" 0 func2.v 27 29 1 
2 14 28 28 28 b000b 2 1 180c 0 0 1 1 c
2 15 28 28 28 20007 0 1 1c10 0 0 1 1 buffer
2 16 28 28 28 2000b 2 37 81e 14 15
4 16 11 0 0 16
