# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../task_2.srcs/sources_1/new/polynomial.vhd" \
"../../../../task_2.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
