<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="scw_hwspec" value="C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\zybo16_vitis_concat"/>
</section>
