{
  "id": "32",
  "stream": "electronics-and-communication-engineering",
  "packet": "2023",
  "year": "2023",
  "type": "MCQ",
  "key": "1.36 (1.30 to 1.40)\n 80 (80 to 80)\n 2 (02 to 02)",
  "question_text": "Question 32  \n \n \n \n \nNetwork Theory : Basic Concepts of Networks\n \n \nIn the circuit shown below, the current \ni \nflowing through 200\n\uf057\n  resistor is ________ mA (rounded off \nto two decimal places).",
  "answer_text": "1.36 (1.30 to 1.40)\n 80 (80 to 80)\n 2 (02 to 02)",
  "explanation_text": "Sol. \nGiven circuit is,\n1 mA\n1 k\n\uf057\nL\ni\n2k\n\uf057\n2k\n\uf057\n200\n \uf057\n1 mA\n+\u2013\n2V\nApplying source transformation,\n+\n\u2013\n1 V\nV\n1 k\n\uf057\nL\ni\n2 k\n\uf057\n1 mA\n2 k\n\uf057\n200 \n\uf057\n+\u2013\n 2V\nApplying nodal analysis at node \nV\n,\n2\n3\n\uf03d\n\uf02b\n\uf02b\n\uf02d\n\uf02b\n\uf02d\n\uf02d\nV\nV\nV\n1\n10\n2000\n2000\n0\n1200\nV\n637\n.0\n\uf03d\nV\n\nGATE 2023 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n21\n\nCurrent through \n\uf057\n200\n is,\n1\n\uf02b\n\uf03d\n\uf02b\n\uf03d\nV\ni\nL\n1\n637\n.0\n1200\n1200\nmA\n36\n.1\n\uf03d\nL\ni\nHence, the correct answer is 1.36.\n \nQuestion 33  \n \n \n \n \n \nNetwork Theory : Two port Networks\n \n \nFor the two port network below, the [Y]-parameters is given as\n\uf02d\n\uf0e9\n\uf0f9\n\uf0ea\n\uf0fa\n\uf03d\n\uf0ea\n\uf0fa\n\uf02d\n\uf0eb\n\uf0fb\n2\n1\n1\nS\n4\n100\n1\n3\n[Y]\n\nThe value of load impedance \nZ\nL\n (in \n\uf057\n), for maximum power transfer will be _______ (rounded off to the \nnearest integer).\nSol. \n:\n Method 1 \n:\nGiven two-port network and Y-parameters are given below,\n\n\uf02d\n\uf0e9\n\uf0f9\n\uf0ea\n\uf0fa\n\uf03d\n\uf0ea\n\uf0fa\n\uf02d\n\uf0eb\n\uf0fb\n2\n1\n1\n[ ]\n4\n100\n1\n3\nY\n\n\n\uf02d\n\uf0e9\n\uf0f9\n\uf0ea\n\uf0fa\n\uf03d\uf0ea\n\uf0fa\n\uf02d\n\uf0ea\n\uf0fa\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\n2\n1\n100\n100\n[ ]\n1\n4\n100\n300\nY\n\n\nObtaining \n\uf070\n-network from given [\nY\n] parameters\n\nGATE 2023 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n22\n\nB\nY\n+\n+\n1\nV\nA\nY\nC\nY\n2\nV\n\u2013\n\u2013\n\n2\n100\nA\nB\nY\nY\nY\n\uf03d\n\uf02b\n\uf03d\n11\n1\n100\nB\nY\nY\nY\n\uf02d\n\uf03d\n\uf03d\uf02d\n\uf03d\n12\n21\n4\n300\nB\nC\nY\nY\nY\n\uf03d\n\uf02b\n\uf03d\n22\nFrom the above equations,\n1\n1\n1\n,\n,\n100\n100\n300\nA\nB\nC\nY\nS Y\nS Y\nS\n\uf03d\n\uf03d\n\uf03d\nNow replacing this pie network in two port network.\n10\n\uf057\n100\n\uf057\n100\n\uf057\n300\n\uf057\nL\nZ\n120 V\nFor maximum power transfer, \nL\nth\nZ\nZ\n\uf03d\n.\nFor \nth\nZ\n , circuit becomes.\n10\n\uf057\n100\n\uf057\n100\n\uf057\n300\n\uf057\n9.09\n\uf057\n100\n\uf057\n300\n\uf057\nth\nZ\nth\nZ\n\uf057\n\uf03d\n\uf03d\n99\n.\n79\n09\n.\n109\n||\n300\nth\nZ\n\uf057\n\uf03d\n80\nth\nZ\nFor maximum power transfer\n\uf057\n\uf03d\n\uf03d\n80\nth\nL\nZ\nZ\nHence, the correct answer is 80. \n \n:\n Method 2 \n:\n\uf02d\n\uf0e9\n\uf0f9\n\uf0ea\n\uf0fa\n\uf03d\n\uf0ea\n\uf0fa\n\uf02d\n\uf0eb\n\uf0fb\n2\n1\n1\n[ ]\nS\n4\n100\n1\n3\nY\nGiven :\n\n\nGATE 2023 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n23\n\nTo find the value of \nL\nZ\n  for maximum power transfer, all the independent sources will be disabled and\nthe given 2-port network can be drawn as shown below,\n1\nI\n2\nI\nI\n10 \n\uf057\n+\n+\n+\u2013\n1 V\n[ ]\nY\n1\nV\n2\nV\n\u2013\n\u2013\n1\nL\nZ\nI\n=\nFigure (a) : Two-port network for maximum power transfer to \nL\nZ\nEquations for Y-parameter\u2019s are,\n1\n1\n2\n2\n1\n100\n100\nI\nV\nV\n\uf03d\n\uf02d\n \n \n \n\u2026(i)\n2\n1\n2\n1\n4\n100\n300\nI\nV\nV\n\uf02d\n\uf03d\n\uf02d\n \n \n \n\u2026(ii)\nFrom figure (A),\nV\nV\nI\nI\n\uf02d\n\uf03d\uf02d\n\uf0de\n\uf03d\n \n \n\u2026(iii)\n1\n1\n1\n1\n10\n10\n2\n1\nV\n \uf03d\n  \n \n \n \n\u2026(iv)\n2\nI\nI\n\uf03d\n  \n \n \n \n\u2026(v)\nSubstituting equation (iii) and (iv) in equation (i), we get\n1\n2\n1\n10\n100\n100\nV\nV\n\uf02d\n\uf03d\n\uf02d\n1\n1\n12\n1\n100\n100\nV\n \uf03d\n1\n12\n1\nV\n \uf03d\n1\n12\nV\n \uf03d\n \n \n \n \n\u2026(vi)\n1\nSubstituting equation (v) and (vi) in equation (ii), we get\n1\n1\n4\n100\n12\n300\nI\n \uf03d\uf02d\n\uf0b4\n\uf02b\n16 1\n15\n1200\n1200\nI\n\uf02d\n\uf03d\n\uf03d\n\uf05c\n \n1\n1200\n80\n15\nL\nZ\nI\n\uf03d\n\uf03d\n\uf03d\nHence, the correct answer is 80. \nQuestion 34 \n \n \n \n \n \n \nDigital Electronics : Logic Gates\n\nGATE 2023 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n24\n\nFor the circuit shown below, the propagation delay of each NAND gate is 1 ns. The critical path delay, in \nns, is _______ (rounded off to the nearest integer).\nA\nQ\nQ\nB\nSol. \nGiven circuit is\nA\nQ\nQ\nB\nRedrawing the circuit as\nns\n1\nA\nns\n1\nB\nCritical path delay \n1 1\n\uf03d\uf02b\n2ns\n\uf03d\nHence, the correct answer is 2."
}