Info: Generated by version: 18.1 build 222
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top.qsys --synthesis=VERILOG --output-directory=/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/qsys_top --family="Arria 10" --part=10AS066N3F40E2SG
Progress: Loading arria10/qsys_top.qsys
Progress: Reading input file
Progress: Adding a10_hps [altera_arria10_hps 18.1]
Progress: Parameterizing module a10_hps
Progress: Adding clock_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding emif_hps [altera_generic_component 1.0]
Progress: Parameterizing module emif_hps
Progress: Adding num1 [altera_generic_component 1.0]
Progress: Parameterizing module num1
Progress: Adding num2 [altera_generic_component 1.0]
Progress: Parameterizing module num2
Progress: Adding result [altera_generic_component 1.0]
Progress: Parameterizing module result
Progress: Adding rst_bdg [altera_generic_component 1.0]
Progress: Parameterizing module rst_bdg
Progress: Adding rst_in [altera_generic_component 1.0]
Progress: Parameterizing module rst_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top.a10_hps: HPS NOC (L3 clock) is set to 200 MHz When the Max Speed for this part is 400 MHz.
Info: qsys_top: "Transforming system: qsys_top"
Info: a10_hps: HPS NOC (L3 clock) is set to 200 MHz When the Max Speed for this part is 400 MHz.
Warning: a10_hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: a10_hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: a10_hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: a10_hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: qsys_top_altera_arria10_hps_181_2xyroxa"
Info: qsys_top: "Generating: qsys_top_clock_bridge_0"
Info: qsys_top: "Generating: emif_hps"
Info: qsys_top: "Generating: num1"
Info: qsys_top: "Generating: result"
Info: qsys_top: "Generating: rst_bdg"
Info: qsys_top: "Generating: rst_in"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_181_sqn6eoa"
Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_181_qd5nila"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_arria10_interface_generator_140_hgum2rq"
Info: qsys_top: "Generating: qsys_top_altera_arria10_hps_io_181_fk2aczy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_181_5aswt6a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_181_dp4ifgy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_181_a7g37xa"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_181_hseo73i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_181_7nqkolq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_181_fqgo25q"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_181_reppfiq"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_181_efhh5ua"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_181_ibonxii"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_181_63w2npy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_181_dbzr4fa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_181_ua4lkca"
Info: qsys_top: "Generating: altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_arria10_interface_generator_140_54e66ui"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_181_vzi2hjq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_181_62jycta"
Info: qsys_top: "Generating: qsys_top_alt_hiconnect_sc_fifo_181_cjmuh4a"
Info: qsys_top: Done "qsys_top" with 30 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
