// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vmycpu_top_mycpu_top.h"

VL_ATTR_COLD void Vmycpu_top_mycpu_top___eval_initial__TOP__mycpu_top(Vmycpu_top_mycpu_top* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vmycpu_top_mycpu_top___eval_initial__TOP__mycpu_top\n"); );
    // Body
    vlSelf->axi_mem_port_0_arid = 0U;
    vlSelf->axi_mem_port_0_arsize = 2U;
    vlSelf->axi_mem_port_0_arlock = 0U;
    vlSelf->axi_mem_port_0_arcache = 0U;
    vlSelf->axi_mem_port_0_arprot = 0U;
    vlSelf->axi_mem_port_0_rready = 1U;
    vlSelf->axi_mem_port_0_awid = 1U;
    vlSelf->axi_mem_port_0_awaddr = 0ULL;
    vlSelf->axi_mem_port_0_awlen = 0U;
    vlSelf->axi_mem_port_0_awsize = 2U;
    vlSelf->axi_mem_port_0_awburst = 0U;
    vlSelf->axi_mem_port_0_awlock = 0U;
    vlSelf->axi_mem_port_0_awcache = 0U;
    vlSelf->axi_mem_port_0_awprot = 0U;
    vlSelf->axi_mem_port_0_awvalid = 0U;
    vlSelf->axi_mem_port_0_wid = 1U;
    vlSelf->axi_mem_port_0_wdata = 0ULL;
    vlSelf->axi_mem_port_0_wstrb = 0U;
    vlSelf->axi_mem_port_0_wlast = 0U;
    vlSelf->axi_mem_port_0_wvalid = 0U;
    vlSelf->axi_mem_port_0_bready = 0U;
    vlSelf->axi_mem_port_1_arid = 1U;
    vlSelf->axi_mem_port_1_arlock = 0U;
    vlSelf->axi_mem_port_1_arcache = 0U;
    vlSelf->axi_mem_port_1_arprot = 0U;
    vlSelf->axi_mem_port_1_rready = 1U;
    vlSelf->axi_mem_port_1_awid = 1U;
    vlSelf->axi_mem_port_1_awlock = 0U;
    vlSelf->axi_mem_port_1_awcache = 0U;
    vlSelf->axi_mem_port_1_awprot = 0U;
    vlSelf->axi_mem_port_1_wid = 1U;
    vlSelf->axi_mem_port_1_bready = 1U;
}

VL_ATTR_COLD void Vmycpu_top_mycpu_top___ctor_var_reset(Vmycpu_top_mycpu_top* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vmycpu_top_mycpu_top___ctor_var_reset\n"); );
    // Body
    vlSelf->aresetn = 0;
    vlSelf->aclk = 0;
    vlSelf->ext_int = 0;
    vlSelf->axi_mem_port_0_arid = 0;
    vlSelf->axi_mem_port_0_araddr = 0;
    vlSelf->axi_mem_port_0_arlen = 0;
    vlSelf->axi_mem_port_0_arsize = 0;
    vlSelf->axi_mem_port_0_arburst = 0;
    vlSelf->axi_mem_port_0_arlock = 0;
    vlSelf->axi_mem_port_0_arcache = 0;
    vlSelf->axi_mem_port_0_arprot = 0;
    vlSelf->axi_mem_port_0_arvalid = 0;
    vlSelf->axi_mem_port_0_arready = 0;
    vlSelf->axi_mem_port_0_rid = 0;
    vlSelf->axi_mem_port_0_rdata = 0;
    vlSelf->axi_mem_port_0_rresp = 0;
    vlSelf->axi_mem_port_0_rlast = 0;
    vlSelf->axi_mem_port_0_rvalid = 0;
    vlSelf->axi_mem_port_0_rready = 0;
    vlSelf->axi_mem_port_0_awid = 0;
    vlSelf->axi_mem_port_0_awaddr = 0;
    vlSelf->axi_mem_port_0_awlen = 0;
    vlSelf->axi_mem_port_0_awsize = 0;
    vlSelf->axi_mem_port_0_awburst = 0;
    vlSelf->axi_mem_port_0_awlock = 0;
    vlSelf->axi_mem_port_0_awcache = 0;
    vlSelf->axi_mem_port_0_awprot = 0;
    vlSelf->axi_mem_port_0_awvalid = 0;
    vlSelf->axi_mem_port_0_awready = 0;
    vlSelf->axi_mem_port_0_wid = 0;
    vlSelf->axi_mem_port_0_wdata = 0;
    vlSelf->axi_mem_port_0_wstrb = 0;
    vlSelf->axi_mem_port_0_wlast = 0;
    vlSelf->axi_mem_port_0_wvalid = 0;
    vlSelf->axi_mem_port_0_wready = 0;
    vlSelf->axi_mem_port_0_bid = 0;
    vlSelf->axi_mem_port_0_bresp = 0;
    vlSelf->axi_mem_port_0_bvalid = 0;
    vlSelf->axi_mem_port_0_bready = 0;
    vlSelf->axi_mem_port_1_arid = 0;
    vlSelf->axi_mem_port_1_araddr = 0;
    vlSelf->axi_mem_port_1_arlen = 0;
    vlSelf->axi_mem_port_1_arsize = 0;
    vlSelf->axi_mem_port_1_arburst = 0;
    vlSelf->axi_mem_port_1_arlock = 0;
    vlSelf->axi_mem_port_1_arcache = 0;
    vlSelf->axi_mem_port_1_arprot = 0;
    vlSelf->axi_mem_port_1_arvalid = 0;
    vlSelf->axi_mem_port_1_arready = 0;
    vlSelf->axi_mem_port_1_rid = 0;
    vlSelf->axi_mem_port_1_rdata = 0;
    vlSelf->axi_mem_port_1_rresp = 0;
    vlSelf->axi_mem_port_1_rlast = 0;
    vlSelf->axi_mem_port_1_rvalid = 0;
    vlSelf->axi_mem_port_1_rready = 0;
    vlSelf->axi_mem_port_1_awid = 0;
    vlSelf->axi_mem_port_1_awaddr = 0;
    vlSelf->axi_mem_port_1_awlen = 0;
    vlSelf->axi_mem_port_1_awsize = 0;
    vlSelf->axi_mem_port_1_awburst = 0;
    vlSelf->axi_mem_port_1_awlock = 0;
    vlSelf->axi_mem_port_1_awcache = 0;
    vlSelf->axi_mem_port_1_awprot = 0;
    vlSelf->axi_mem_port_1_awvalid = 0;
    vlSelf->axi_mem_port_1_awready = 0;
    vlSelf->axi_mem_port_1_wid = 0;
    vlSelf->axi_mem_port_1_wdata = 0;
    vlSelf->axi_mem_port_1_wstrb = 0;
    vlSelf->axi_mem_port_1_wlast = 0;
    vlSelf->axi_mem_port_1_wvalid = 0;
    vlSelf->axi_mem_port_1_wready = 0;
    vlSelf->axi_mem_port_1_bid = 0;
    vlSelf->axi_mem_port_1_bresp = 0;
    vlSelf->axi_mem_port_1_bvalid = 0;
    vlSelf->axi_mem_port_1_bready = 0;
    vlSelf->debug_wb_pc = 0;
    vlSelf->debug_wb_rf_wen = 0;
    vlSelf->debug_wb_rf_wnum = 0;
    vlSelf->debug_wb_rf_wdata = 0;
    vlSelf->__PVT__u_riscv_cpu_ext_int = 0;
    vlSelf->__PVT__u_riscv_cpu_resetn = 0;
    vlSelf->__PVT__u_riscv_cpu_clk = 0;
    vlSelf->__PVT__u_riscv_cpu_inst_cache = 0;
    vlSelf->__PVT__u_riscv_cpu_inst_sram_en = 0;
    vlSelf->__PVT__u_riscv_cpu_inst_sram_addr = 0;
    vlSelf->__PVT__u_riscv_cpu_inst_sram_rdata_L = 0;
    vlSelf->__PVT__u_riscv_cpu_inst_write_en = 0;
    vlSelf->__PVT__u_riscv_cpu_stage2_flush = 0;
    vlSelf->__PVT__u_riscv_cpu_stage2_stall = 0;
    vlSelf->__PVT__u_riscv_cpu_stage1_valid_flush = 0;
    vlSelf->__PVT__u_riscv_cpu_inst_ready_to_use = 0;
    vlSelf->__PVT__u_riscv_cpu_inst_buffer_full = 0;
    vlSelf->__PVT__u_riscv_cpu_data_sram_en = 0;
    vlSelf->__PVT__u_riscv_cpu_data_sram_wen = 0;
    vlSelf->__PVT__u_riscv_cpu_data_size = 0;
    vlSelf->__PVT__u_riscv_cpu_data_sram_addr = 0;
    vlSelf->__PVT__u_riscv_cpu_data_sram_wdata = 0;
    vlSelf->__PVT__u_riscv_cpu_data_cache = 0;
    vlSelf->__PVT__u_riscv_cpu_data_sram_rdata = 0;
    vlSelf->__PVT__u_riscv_cpu_data_stage2_stall = 0;
    vlSelf->__PVT__u_riscv_cpu_data_wstrb = 0;
    vlSelf->__PVT__u_riscv_cpu_debug_wb_pc = 0;
    vlSelf->__PVT__u_riscv_cpu_debug_wb_rf_wen = 0;
    vlSelf->__PVT__u_riscv_cpu_debug_wb_rf_wnum = 0;
    vlSelf->__PVT__u_riscv_cpu_debug_wb_rf_wdata = 0;
    vlSelf->__PVT__inst_cache_clock = 0;
    vlSelf->__PVT__inst_cache_reset = 0;
    vlSelf->__PVT__inst_cache_io_port_araddr = 0;
    vlSelf->__PVT__inst_cache_io_port_arlen = 0;
    vlSelf->__PVT__inst_cache_io_port_arburst = 0;
    vlSelf->__PVT__inst_cache_io_port_arvalid = 0;
    vlSelf->__PVT__inst_cache_io_port_arready = 0;
    vlSelf->__PVT__inst_cache_io_port_rdata = 0;
    vlSelf->__PVT__inst_cache_io_port_rlast = 0;
    vlSelf->__PVT__inst_cache_io_port_rvalid = 0;
    vlSelf->__PVT__inst_cache_io_stage2_flush = 0;
    vlSelf->__PVT__inst_cache_io_stage2_stall = 0;
    vlSelf->__PVT__inst_cache_io_stage1_valid_flush = 0;
    vlSelf->__PVT__inst_cache_io_inst_ready_to_use = 0;
    vlSelf->__PVT__inst_cache_io_inst_buffer_full = 0;
    vlSelf->__PVT__inst_cache_io_v_addr_for_tlb = 0;
    vlSelf->__PVT__inst_cache_io_p_addr_for_tlb = 0;
    vlSelf->__PVT__inst_cache_io_sram_req = 0;
    vlSelf->__PVT__inst_cache_io_sram_addr = 0;
    vlSelf->__PVT__inst_cache_io_sram_write_en = 0;
    vlSelf->__PVT__inst_cache_io_sram_rdata_L = 0;
    vlSelf->__PVT__inst_cache_io_sram_cache = 0;
    vlSelf->__PVT__data_cache_clock = 0;
    vlSelf->__PVT__data_cache_reset = 0;
    vlSelf->__PVT__data_cache_io_port_araddr = 0;
    vlSelf->__PVT__data_cache_io_port_arlen = 0;
    vlSelf->__PVT__data_cache_io_port_arsize = 0;
    vlSelf->__PVT__data_cache_io_port_arburst = 0;
    vlSelf->__PVT__data_cache_io_port_arvalid = 0;
    vlSelf->__PVT__data_cache_io_port_arready = 0;
    vlSelf->__PVT__data_cache_io_port_rdata = 0;
    vlSelf->__PVT__data_cache_io_port_rlast = 0;
    vlSelf->__PVT__data_cache_io_port_rvalid = 0;
    vlSelf->__PVT__data_cache_io_port_awaddr = 0;
    vlSelf->__PVT__data_cache_io_port_awlen = 0;
    vlSelf->__PVT__data_cache_io_port_awsize = 0;
    vlSelf->__PVT__data_cache_io_port_awburst = 0;
    vlSelf->__PVT__data_cache_io_port_awvalid = 0;
    vlSelf->__PVT__data_cache_io_port_awready = 0;
    vlSelf->__PVT__data_cache_io_port_wdata = 0;
    vlSelf->__PVT__data_cache_io_port_wstrb = 0;
    vlSelf->__PVT__data_cache_io_port_wlast = 0;
    vlSelf->__PVT__data_cache_io_port_wvalid = 0;
    vlSelf->__PVT__data_cache_io_port_wready = 0;
    vlSelf->__PVT__data_cache_io_port_bvalid = 0;
    vlSelf->__PVT__data_cache_io_stage2_stall = 0;
    vlSelf->__PVT__data_cache_io_v_addr_for_tlb = 0;
    vlSelf->__PVT__data_cache_io_p_addr_for_tlb = 0;
    vlSelf->__PVT__data_cache_io_tlb_req = 0;
    vlSelf->__PVT__data_cache_io_data_wstrb = 0;
    vlSelf->__PVT__data_cache_io_sram_req = 0;
    vlSelf->__PVT__data_cache_io_sram_wr = 0;
    vlSelf->__PVT__data_cache_io_sram_size = 0;
    vlSelf->__PVT__data_cache_io_sram_addr = 0;
    vlSelf->__PVT__data_cache_io_sram_wdata = 0;
    vlSelf->__PVT__data_cache_io_sram_rdata = 0;
    vlSelf->__PVT__data_cache_io_sram_cache = 0;
}
