// Seed: 3062374712
module module_0;
  wire id_1;
  assign module_2.id_0 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    output tri   id_2,
    output wor   id_3,
    output wor   id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  uwire id_7
);
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    output uwire id_3,
    output wand id_4
);
  module_0 modCall_1 ();
  always @(posedge 1, id_0) id_4 = id_1;
  assign id_4 = id_1 == 1;
  wire id_6;
endmodule
