Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot design_1_wrapper_func_impl xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.design_1_axi_gpio_0_2_address_de...
Compiling module xil_defaultlib.design_1_axi_gpio_0_2_slave_atta...
Compiling module xil_defaultlib.design_1_axi_gpio_0_2_axi_lite_i...
Compiling module xil_defaultlib.design_1_axi_gpio_0_2_cdc_sync
Compiling module xil_defaultlib.design_1_axi_gpio_0_2_GPIO_Core
Compiling module xil_defaultlib.design_1_axi_gpio_0_2_axi_gpio
Compiling module xil_defaultlib.design_1_axi_gpio_0_2
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.design_1_htu21_smp_0_0_htu21_smp
Compiling module xil_defaultlib.design_1_htu21_smp_0_0
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.design_1_i2c_main_0_6_i2c_main
Compiling module xil_defaultlib.design_1_i2c_main_0_6
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_address_de...
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_slave_atta...
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_axi_lite_i...
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_cdc_sync
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_GPIO_Core
Compiling module xil_defaultlib.design_1_axi_gpio_0_0_axi_gpio
Compiling module xil_defaultlib.design_1_axi_gpio_0_0
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0_cdc_...
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0_cdc_...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0_lpf
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0_upcn...
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0_sequ...
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0_proc...
Compiling module xil_defaultlib.design_1_proc_sys_reset_0_0
Compiling module unisims_ver.BIBUF
Compiling module unisims_ver.PS7
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_processing_system7_0_0_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_register_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_register_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_register_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_register_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_register_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0_axi_protocol_...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_UYSKKA
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_register_sli...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_ps7_0_axi_periph_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_func_impl
