               ramulator.active_cycles_0              745858                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0              745858                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0             1528529                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.079179                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0              745858                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0             1381090                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0             1528529                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.079179                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0              306786                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0              306786                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0              396048                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.020516                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0               86198                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0               86198                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0               95358                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.004940                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1               90141                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1               90141                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1               99339                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.005146                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2               91946                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2               91946                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2               99696                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.005164                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3               93573                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3               93573                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3              101655                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.005266                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1              303440                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1              303440                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1              397712                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.020602                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0               95998                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0               95998                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0              105703                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.005476                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1               96965                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1               96965                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1              106300                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.005506                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2               80148                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2               80148                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2               84580                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.004381                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3               91713                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3               91713                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3              101129                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.005239                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2              271322                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2              271322                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2              362148                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.018760                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0               75973                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0               75973                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0               84765                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.004391                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1               80164                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1               80164                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1               87744                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.004545                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2               85800                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2               85800                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2               94486                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.004894                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3               85835                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3               85835                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3               95153                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.004929                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3              289481                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3              289481                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3              372621                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.019302                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0               89708                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0               89708                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0               98124                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.005083                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1               91357                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1               91357                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1               98930                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.005125                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2               74048                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2               74048                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2               78724                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.004078                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3               88993                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3               88993                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3               96843                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.005017                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0             2863872                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0              271680                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core               22642                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core               15898                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core               10453                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core               22178                                      # Number of row hits for read requests per channel per core
                                     [0]             22178.0                                      # 
ramulator.read_row_misses_channel_0_core               14044                                      # Number of row misses for read requests per channel per core
                                     [0]             14044.0                                      # 
ramulator.read_row_conflicts_channel_0_core                8526                                      # Number of row conflicts for read requests per channel per core
                                     [0]              8526.0                                      # 
 ramulator.write_row_hits_channel_0_core                 464                                      # Number of row hits for write requests per channel per core
                                     [0]               464.0                                      # 
ramulator.write_row_misses_channel_0_core                1854                                      # Number of row misses for write requests per channel per core
                                     [0]              1854.0                                      # 
ramulator.write_row_conflicts_channel_0_core                1927                                      # Number of row conflicts for write requests per channel per core
                                     [0]              1927.0                                      # 
      ramulator.useless_activates_0_core                   4                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           42.746603                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0             1912825                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            0.090718                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0             1751289                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            0.080039                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0             1545117                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            0.010680                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0              206172                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits             22178.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]             22178.0                                      # 
            ramulator.record_read_misses             14044.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]             14044.0                                      # 
         ramulator.record_read_conflicts              8526.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]              8526.0                                      # 
             ramulator.record_write_hits               464.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]               464.0                                      # 
           ramulator.record_write_misses              1854.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]              1854.0                                      # 
        ramulator.record_write_conflicts              1927.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]              1927.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            19304666                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests               48993                                      # Number of incoming requests to DRAM
                 ramulator.read_requests               44748                                      # Number of incoming read requests to DRAM per core
                                     [0]             44748.0                                      # 
                ramulator.write_requests                4245                                      # Number of incoming write requests to DRAM per core
                                     [0]              4245.0                                      # 
       ramulator.ramulator_active_cycles              745858                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel             48993.0                                      # Number of incoming requests to each DRAM channel
                                     [0]             48993.0                                      # 
ramulator.incoming_read_reqs_per_channel             44748.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]             44748.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum             1751289                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum             1545117                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum              206172                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            0.090718                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            0.080039                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            0.010680                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests             44748.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]             44748.0                                      # 
         ramulator.record_write_requests              4245.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]              4245.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles            51479109                                      # cpu cycle number
            ramulator.record_cycs_core_0            51479109                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0              784783                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000001                                      # cpu instruction number
