/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature cead9928e09ac5401cac3feb1b206aa31a8c6ae1 % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160216_100948 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x32hb4img108  (2048 words x 32 bits, 8 col_mux)
-- Date of Generation   : 02/16/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x32hb4img108_psss_0.94v_110c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 psss_0_94 xlllprom";
   technology (cmos) ;
   date : "02/16/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 110 ;
   nom_voltage : 0.94;

   voltage_map(vccd_1p0, 0.94);
   voltage_map(vccdgt_1p0, 0.94);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 110 ;
     voltage : 0.94 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 32 ;
      bit_from  : 31;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x32hb4img108_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x32hb4img108_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x32hb4img108_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x32hb4img108_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 (" 10,  25,  70, 100, 150, 200");
   }





/* lut model for cell c73p1rfshdxrom2048x32hb4img108 */
cell (c73p1rfshdxrom2048x32hb4img108) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    3732.0736;

      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
         capacitance :      7.365;

 	 min_pulse_width_high :   720.092;
         min_pulse_width_low  :   720.092;
         min_period           :  1440.184;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.898;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x32hb4img108_constraint_2) {
                  values ( \
                     "396, 387, 362, 347, 324, 305", \
                     "415, 406, 381, 366, 343, 324", \
                     "440, 431, 406, 391, 369, 349", \
                     "463, 454, 429, 414, 391, 372", \
                     "483, 474, 449, 434, 412, 392", \
                     "530, 521, 496, 480, 458, 439");
               }
               fall_constraint(c73p1rfshdxrom2048x32hb4img108_constraint_2) {
                  values ( \
                     "365, 356, 331, 316, 293, 274", \
                     "385, 377, 352, 336, 314, 295", \
                     "413, 404, 379, 364, 341, 322", \
                     "437, 428, 403, 388, 366, 346", \
                     "459, 450, 425, 410, 387, 368", \
                     "507, 498, 473, 458, 436, 416");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x32hb4img108_constraint_2) {
                  values ( \
                     "497, 506, 530, 546, 568, 588", \
                     "484, 493, 518, 533, 555, 575", \
                     "467, 476, 501, 516, 539, 558", \
                     "454, 462, 487, 503, 525, 544", \
                     "442, 451, 476, 491, 514, 533", \
                     "424, 433, 458, 473, 496, 515");
               }
               fall_constraint(c73p1rfshdxrom2048x32hb4img108_constraint_2) {
                  values ( \
                     "495, 504, 529, 544, 566, 586", \
                     "481, 490, 515, 530, 553, 572", \
                     "464, 473, 498, 513, 536, 555", \
                     "449, 457, 482, 498, 520, 539", \
                     "435, 444, 469, 484, 507, 526", \
                     "407, 416, 440, 456, 478, 498");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.431;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x32hb4img108_constraint_2) {
                  values ( \
                     " 96,  87,  62,  47,  24,   5", \
                     "115, 106,  81,  66,  44,  24", \
                     "141, 132, 107,  92,  69,  50", \
                     "164, 155, 130, 115,  93,  73", \
                     "185, 176, 151, 136, 114,  94", \
                     "234, 225, 200, 185, 162, 143");
               }
               fall_constraint(c73p1rfshdxrom2048x32hb4img108_constraint_2) {
                  values ( \
                     "121, 112,  87,  72,  49,  30", \
                     "141, 132, 107,  92,  69,  50", \
                     "168, 159, 134, 119,  96,  77", \
                     "192, 183, 158, 143, 120, 101", \
                     "213, 204, 179, 164, 141, 122", \
                     "260, 251, 226, 211, 188, 169");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x32hb4img108_constraint_2) {
                  values ( \
                     " 62,  71,  96, 111, 134, 153", \
                     " 49,  58,  83,  98, 121, 140", \
                     " 32,  41,  66,  81, 104, 123", \
                     " 18,  27,  52,  67,  90, 109", \
                     "  7,  16,  41,  56,  78,  98", \
                     "-12,  -3,  22,  37,  60,  79");
               }
               fall_constraint(c73p1rfshdxrom2048x32hb4img108_constraint_2) {
                  values ( \
                     " 60,  69,  94, 109, 132, 151", \
                     " 46,  55,  80,  95, 118, 137", \
                     " 28,  37,  62,  77, 100, 119", \
                     " 12,  21,  46,  61,  84, 103", \
                     " -1,   7,  32,  48,  70,  89", \
                     "-29, -20,   5,  20,  43,  62");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.407;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[31:0]) {
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x32hb4img108_tco_1) {
                  values ( \
                     "980, 988, 1004, 1015, 1040, 1083", \
                     "987, 995, 1011, 1022, 1047, 1090", \
                     "1006, 1015, 1031, 1041, 1067, 1110", \
                     "1018, 1027, 1043, 1053, 1079, 1122", \
                     "1036, 1045, 1061, 1071, 1097, 1140", \
                     "1051, 1060, 1076, 1086, 1112, 1155");
               }
               rise_transition(c73p1rfshdxrom2048x32hb4img108_transition_1) {
                  values ( \
                     "  7,  16,  34,  48,  88, 200", \
                     "  7,  16,  34,  48,  88, 200", \
                     "  7,  16,  34,  48,  88, 200", \
                     "  7,  16,  34,  48,  88, 200", \
                     "  7,  16,  34,  48,  88, 200", \
                     "  7,  16,  34,  48,  88, 200");
               }
               cell_fall(c73p1rfshdxrom2048x32hb4img108_tco_1) {
                  values ( \
                     "474, 483, 498, 507, 527, 538", \
                     "481, 490, 505, 514, 534, 545", \
                     "500, 509, 525, 534, 553, 565", \
                     "512, 521, 537, 546, 565, 577", \
                     "530, 539, 555, 564, 583, 594", \
                     "545, 554, 570, 579, 598, 610");
               }
               fall_transition(c73p1rfshdxrom2048x32hb4img108_transition_1) {
                  values ( \
                     "  8,  15,  29,  39,  67, 138", \
                     "  8,  15,  29,  39,  67, 138", \
                     "  8,  15,  29,  39,  67, 138", \
                     "  8,  15,  29,  39,  67, 138", \
                     "  8,  15,  29,  39,  67, 138", \
                     "  8,  15,  29,  39,  67, 138");
               }
            }
         } /* pin odout[31:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x32hb4img108_delay_1) {
                  values ( \
                     "7149, 7170, 7209, 7235, 7299, 7421", \
                     "7169, 7189, 7229, 7254, 7319, 7441", \
                     "7194, 7214, 7254, 7279, 7344, 7466", \
                     "7215, 7236, 7276, 7301, 7366, 7488", \
                     "7233, 7254, 7294, 7319, 7384, 7507", \
                     "7268, 7288, 7328, 7354, 7419, 7542");
            }
            rise_transition(c73p1rfshdxrom2048x32hb4img108_transition_1) {
                  values ( \
                     " 18,  38,  79, 107, 191, 408", \
                     " 18,  38,  79, 107, 191, 408", \
                     " 18,  38,  79, 107, 191, 408", \
                     " 18,  38,  79, 107, 191, 408", \
                     " 18,  38,  79, 107, 191, 408", \
                     " 18,  38,  79, 107, 191, 408");
            }
            cell_fall(c73p1rfshdxrom2048x32hb4img108_delay_1) {
                  values ( \
                     "6492, 6511, 6546, 6568, 6620, 6697", \
                     "6513, 6532, 6567, 6589, 6642, 6719", \
                     "6540, 6559, 6595, 6617, 6669, 6748", \
                     "6564, 6583, 6619, 6641, 6694, 6773", \
                     "6584, 6604, 6640, 6662, 6716, 6796", \
                     "6628, 6647, 6684, 6707, 6761, 6844");
            }
            fall_transition(c73p1rfshdxrom2048x32hb4img108_transition_1) {
                  values ( \
                     " -4,  18,  59,  84, 149, 264", \
                     " -4,  18,  59,  84, 149, 264", \
                     " -4,  18,  59,  84, 149, 264", \
                     " -4,  18,  59,  84, 149, 264", \
                     " -4,  18,  59,  84, 149, 264", \
                     " -4,  18,  59,  84, 149, 264");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x32hb4img108 */


