# do simulate.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 10.7d Compiler 2019.02 Feb 15 2019
# Start time: 23:12:02 on Jan 14,2025
# vlog -sv ../src/Variable_Table_Cluster.v 
# -- Compiling module Variable_Table_Cluster
# 
# Top level modules:
# 	Variable_Table_Cluster
# End time: 23:12:03 on Jan 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7d Compiler 2019.02 Feb 15 2019
# Start time: 23:12:03 on Jan 14,2025
# vlog -sv /fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/rtl/tb/Variable_Table_Cluster_tb.v 
# -- Compiling module Variable_Table_Cluster_tb
# 
# Top level modules:
# 	Variable_Table_Cluster_tb
# End time: 23:12:03 on Jan 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c Variable_Table_Cluster_tb -do "run -all; quit" 
# Start time: 23:12:03 on Jan 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.7d Feb 15 2019 Linux 4.18.0-553.34.1.el8_10.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.Variable_Table_Cluster_tb(fast)
# Loading work.Variable_Table(fast)
# run -all
# TEST 1: Performing AXI Write and Read...
# TEST 1 PASSED: AXI Write and Read is correct.
# TEST 2: Performing Runtime Write and Read...
# TEST 2 PASSED: Runtime Write and Read is correct.
# TEST 3: Performing Mixed AXI and Runtime Writes...
# TEST 3 PASSED: Mixed AXI and Runtime Writes are correct.
# TEST 4: Testing Multiple Instantiations...
# TEST 4 PASSED: Multiple instantiations work as expected.
# All tests completed.
# ** Note: $stop    : /fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/rtl/tb/Variable_Table_Cluster_tb.v(144)
#    Time: 90 ns  Iteration: 0  Instance: /Variable_Table_Cluster_tb
# Break at /fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/rtl/tb/Variable_Table_Cluster_tb.v line 144
# Stopped at /fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/rtl/tb/Variable_Table_Cluster_tb.v line 144
#  quit
# End time: 23:12:04 on Jan 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
