module TopModule (
  input clk,
  input [7:0] in,
  output reg [7:0] anyedge
);

  // Register to hold the previous state of 'in'
  reg [7:0] prev_in;

  always @(posedge clk) begin
    // Detect edges by comparing current and previous states
    for (int i = 0; i < 8; i++) begin
      if ((prev_in[i] ^ in[i]) == 1'b1) begin
        anyedge[i] <= 1'b1;
      end else begin
        anyedge[i] <= 1'b0;
      end
    end

    // Update the previous state with the current state at the end of the cycle
    prev_in <= in;
  end

endmodule