\hypertarget{structserial__port__ops}{\section{serial\+\_\+port\+\_\+ops Struct Reference}
\label{structserial__port__ops}\index{serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}}
}


{\ttfamily \#include $<$serial.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
void($\ast$ \hyperlink{structserial__port__ops_afc535b2947ced3170a79a4f5883833dc}{put} )(\hyperlink{drivers_2serial_8h_a64a5e2f04e1a908fbb1b3b165f88e0ef}{serial\+Port\+\_\+t} $\ast$instance, uint8\+\_\+t ch)
\item 
uint8\+\_\+t($\ast$ \hyperlink{structserial__port__ops_ab99d48d2e07a90806c11288003176eac}{serial\+Total\+Rx\+Waiting} )(\hyperlink{drivers_2serial_8h_a64a5e2f04e1a908fbb1b3b165f88e0ef}{serial\+Port\+\_\+t} $\ast$instance)
\item 
uint8\+\_\+t($\ast$ \hyperlink{structserial__port__ops_adc846306b3e2efba89c5c70d3f574780}{serial\+Total\+Tx\+Free} )(\hyperlink{drivers_2serial_8h_a64a5e2f04e1a908fbb1b3b165f88e0ef}{serial\+Port\+\_\+t} $\ast$instance)
\item 
uint8\+\_\+t($\ast$ \hyperlink{structserial__port__ops_aaf3d862270d8102947788db2cafb3dc8}{serial\+Read} )(\hyperlink{drivers_2serial_8h_a64a5e2f04e1a908fbb1b3b165f88e0ef}{serial\+Port\+\_\+t} $\ast$instance)
\item 
void($\ast$ \hyperlink{structserial__port__ops_aff9a30e984333439de55b626e56ba8fe}{serial\+Set\+Baud\+Rate} )(\hyperlink{drivers_2serial_8h_a64a5e2f04e1a908fbb1b3b165f88e0ef}{serial\+Port\+\_\+t} $\ast$instance, uint32\+\_\+t baud\+Rate)
\item 
bool($\ast$ \hyperlink{structserial__port__ops_a006fe583d610a68d0d8e74d142dd396e}{is\+Serial\+Transmit\+Buffer\+Empty} )(\hyperlink{drivers_2serial_8h_a64a5e2f04e1a908fbb1b3b165f88e0ef}{serial\+Port\+\_\+t} $\ast$instance)
\item 
void($\ast$ \hyperlink{structserial__port__ops_aba70bea039e29356974593d1d54ab73f}{set\+Mode} )(\hyperlink{drivers_2serial_8h_a64a5e2f04e1a908fbb1b3b165f88e0ef}{serial\+Port\+\_\+t} $\ast$instance, \hyperlink{drivers_2serial_8h_ae93363f27f1a41ae63f3bb5b8170e661}{port\+Mode\+\_\+t} \hyperlink{config_2tilt_8h_a37e90f5e3bd99fac2021fb3a326607d4}{mode})
\item 
void($\ast$ \hyperlink{structserial__port__ops_a7ed6642267f54168a1c074b6bea2f996}{write\+Buf} )(\hyperlink{drivers_2serial_8h_a64a5e2f04e1a908fbb1b3b165f88e0ef}{serial\+Port\+\_\+t} $\ast$instance, void $\ast$\hyperlink{transponder_8h_a8bfd79faff98a8b652ff64958dec9a18}{data}, int count)
\item 
void($\ast$ \hyperlink{structserial__port__ops_aa90d516e11def22b513dcac0fb86746d}{begin\+Write} )(\hyperlink{drivers_2serial_8h_a64a5e2f04e1a908fbb1b3b165f88e0ef}{serial\+Port\+\_\+t} $\ast$instance)
\item 
void($\ast$ \hyperlink{structserial__port__ops_a0da4d2c209d8ec5b95005f5573d89385}{end\+Write} )(\hyperlink{drivers_2serial_8h_a64a5e2f04e1a908fbb1b3b165f88e0ef}{serial\+Port\+\_\+t} $\ast$instance)
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\hypertarget{structserial__port__ops_aa90d516e11def22b513dcac0fb86746d}{\index{serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}!begin\+Write@{begin\+Write}}
\index{begin\+Write@{begin\+Write}!serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}}
\subsubsection[{begin\+Write}]{\setlength{\rightskip}{0pt plus 5cm}void($\ast$ serial\+\_\+port\+\_\+ops\+::begin\+Write)({\bf serial\+Port\+\_\+t} $\ast$instance)}}\label{structserial__port__ops_aa90d516e11def22b513dcac0fb86746d}
\hypertarget{structserial__port__ops_a0da4d2c209d8ec5b95005f5573d89385}{\index{serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}!end\+Write@{end\+Write}}
\index{end\+Write@{end\+Write}!serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}}
\subsubsection[{end\+Write}]{\setlength{\rightskip}{0pt plus 5cm}void($\ast$ serial\+\_\+port\+\_\+ops\+::end\+Write)({\bf serial\+Port\+\_\+t} $\ast$instance)}}\label{structserial__port__ops_a0da4d2c209d8ec5b95005f5573d89385}
\hypertarget{structserial__port__ops_a006fe583d610a68d0d8e74d142dd396e}{\index{serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}!is\+Serial\+Transmit\+Buffer\+Empty@{is\+Serial\+Transmit\+Buffer\+Empty}}
\index{is\+Serial\+Transmit\+Buffer\+Empty@{is\+Serial\+Transmit\+Buffer\+Empty}!serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}}
\subsubsection[{is\+Serial\+Transmit\+Buffer\+Empty}]{\setlength{\rightskip}{0pt plus 5cm}bool($\ast$ serial\+\_\+port\+\_\+ops\+::is\+Serial\+Transmit\+Buffer\+Empty)({\bf serial\+Port\+\_\+t} $\ast$instance)}}\label{structserial__port__ops_a006fe583d610a68d0d8e74d142dd396e}
\hypertarget{structserial__port__ops_afc535b2947ced3170a79a4f5883833dc}{\index{serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}!put@{put}}
\index{put@{put}!serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}}
\subsubsection[{put}]{\setlength{\rightskip}{0pt plus 5cm}void($\ast$ serial\+\_\+port\+\_\+ops\+::put)({\bf serial\+Port\+\_\+t} $\ast$instance, uint8\+\_\+t ch)}}\label{structserial__port__ops_afc535b2947ced3170a79a4f5883833dc}
\hypertarget{structserial__port__ops_aaf3d862270d8102947788db2cafb3dc8}{\index{serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}!serial\+Read@{serial\+Read}}
\index{serial\+Read@{serial\+Read}!serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}}
\subsubsection[{serial\+Read}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t($\ast$ serial\+\_\+port\+\_\+ops\+::serial\+Read)({\bf serial\+Port\+\_\+t} $\ast$instance)}}\label{structserial__port__ops_aaf3d862270d8102947788db2cafb3dc8}
\hypertarget{structserial__port__ops_aff9a30e984333439de55b626e56ba8fe}{\index{serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}!serial\+Set\+Baud\+Rate@{serial\+Set\+Baud\+Rate}}
\index{serial\+Set\+Baud\+Rate@{serial\+Set\+Baud\+Rate}!serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}}
\subsubsection[{serial\+Set\+Baud\+Rate}]{\setlength{\rightskip}{0pt plus 5cm}void($\ast$ serial\+\_\+port\+\_\+ops\+::serial\+Set\+Baud\+Rate)({\bf serial\+Port\+\_\+t} $\ast$instance, uint32\+\_\+t baud\+Rate)}}\label{structserial__port__ops_aff9a30e984333439de55b626e56ba8fe}
\hypertarget{structserial__port__ops_ab99d48d2e07a90806c11288003176eac}{\index{serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}!serial\+Total\+Rx\+Waiting@{serial\+Total\+Rx\+Waiting}}
\index{serial\+Total\+Rx\+Waiting@{serial\+Total\+Rx\+Waiting}!serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}}
\subsubsection[{serial\+Total\+Rx\+Waiting}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t($\ast$ serial\+\_\+port\+\_\+ops\+::serial\+Total\+Rx\+Waiting)({\bf serial\+Port\+\_\+t} $\ast$instance)}}\label{structserial__port__ops_ab99d48d2e07a90806c11288003176eac}
\hypertarget{structserial__port__ops_adc846306b3e2efba89c5c70d3f574780}{\index{serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}!serial\+Total\+Tx\+Free@{serial\+Total\+Tx\+Free}}
\index{serial\+Total\+Tx\+Free@{serial\+Total\+Tx\+Free}!serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}}
\subsubsection[{serial\+Total\+Tx\+Free}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t($\ast$ serial\+\_\+port\+\_\+ops\+::serial\+Total\+Tx\+Free)({\bf serial\+Port\+\_\+t} $\ast$instance)}}\label{structserial__port__ops_adc846306b3e2efba89c5c70d3f574780}
\hypertarget{structserial__port__ops_aba70bea039e29356974593d1d54ab73f}{\index{serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}!set\+Mode@{set\+Mode}}
\index{set\+Mode@{set\+Mode}!serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}}
\subsubsection[{set\+Mode}]{\setlength{\rightskip}{0pt plus 5cm}void($\ast$ serial\+\_\+port\+\_\+ops\+::set\+Mode)({\bf serial\+Port\+\_\+t} $\ast$instance, {\bf port\+Mode\+\_\+t} {\bf mode})}}\label{structserial__port__ops_aba70bea039e29356974593d1d54ab73f}
\hypertarget{structserial__port__ops_a7ed6642267f54168a1c074b6bea2f996}{\index{serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}!write\+Buf@{write\+Buf}}
\index{write\+Buf@{write\+Buf}!serial\+\_\+port\+\_\+ops@{serial\+\_\+port\+\_\+ops}}
\subsubsection[{write\+Buf}]{\setlength{\rightskip}{0pt plus 5cm}void($\ast$ serial\+\_\+port\+\_\+ops\+::write\+Buf)({\bf serial\+Port\+\_\+t} $\ast$instance, void $\ast${\bf data}, int count)}}\label{structserial__port__ops_a7ed6642267f54168a1c074b6bea2f996}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/main/drivers/\hyperlink{drivers_2serial_8h}{serial.\+h}\end{DoxyCompactItemize}
