{"Dileep Bhandarkar": [0, ["Markov Chain Models for Analyzing Memory Interference in Multiprocessor Computer Systems", ["Dileep Bhandarkar", "Samuel H. Fuller"], "https://doi.org/10.1145/800123.803965", 6, "isca", 1973]], "George A. Anderson": [0, ["Interconnecting A Distibuted Processor System for Avionics", ["George A. Anderson"], "https://doi.org/10.1145/800123.803966", 6, "isca", 1973]], "L. Rodney Goke": [0, ["Banyan Networks for Partitioning Multiprocessor Systems", ["L. Rodney Goke", "G. Jack Lipovski"], "https://doi.org/10.1145/800123.803967", 8, "isca", 1973]], "Harry F. Jordan": [0, ["Structure of Digital System Description Languages", ["Harry F. Jordan", "Burton J. Smith"], "https://doi.org/10.1145/800123.803968", 4, "isca", 1973]], "John A. N. Lee": [0.00028701312839984894, ["VDL - A Definitional System for All Levels", ["John A. N. Lee"], "https://doi.org/10.1145/800123.803969", 8, "isca", 1973]], "Charles H. Radoy": [0, ["A Methodology for Parallel Processing Design Tradeoffs", ["Charles H. Radoy", "George P. Copeland", "G. Jack Lipovski"], "https://doi.org/10.1145/800123.803970", 6, "isca", 1973]], "S. F. Reddaway": [0, ["DAP - A Distributed Array Processor", ["S. F. Reddaway"], "https://doi.org/10.1145/800123.803971", 5, "isca", 1973]], "Peter M. Kogge": [0, ["Maximal Rate Pipelined Solutions to Recurrance Problems", ["Peter M. Kogge"], "https://doi.org/10.1145/800123.803972", 6, "isca", 1973]], "Michael J. Flynn": [0, ["Comments on Capabilities, Limitations and Correctness of Petri Nets", ["Michael J. Flynn", "Tilak Agerwala"], "https://doi.org/10.1145/800123.803973", 6, "isca", 1973]], "Wayne E. Omohundro": [0, ["Flowware - A Flow Charting Procedure to Describe Digital Networks", ["Wayne E. Omohundro", "James H. Tracey"], "https://doi.org/10.1145/800123.803974", 7, "isca", 1973]], "Mario Barbacci": [0, ["Automated Exploration of the Design Space for Register Transfer (RT) Systems", ["Mario Barbacci", "Daniel P. Siewiorek"], "https://doi.org/10.1145/800123.803975", 6, "isca", 1973]], "Theodore A. Laliotis": [0, ["Implementation Aspects of the Symbol Hardware Compiler", ["Theodore A. Laliotis"], "https://doi.org/10.1145/800123.803976", 5, "isca", 1973]], "George P. Copeland": [0, ["The Architecture of CASSM: A Cellular System for Non-numeric Processing", ["George P. Copeland", "G. Jack Lipovski", "Stanley Y. W. Su"], "https://doi.org/10.1145/800123.803977", 8, "isca", 1973]], "John M. Hemphill": [0, ["Deriving Design Guidelines for Diagnosable Computer Systems", ["John M. Hemphill", "Stephen A. Szygenda"], "https://doi.org/10.1145/800123.803978", 5, "isca", 1973]], "Behrooz Parhami": [0, ["Design of Fault-Tolerant Associative Processors", ["Behrooz Parhami", "Algirdas Avizienis"], "https://doi.org/10.1145/800123.803979", 5, "isca", 1973]], "Martin A. Fischler": [0, ["A Fault Tolerant Multiprocessor Architecture for Real Time Control Applications", ["Martin A. Fischler", "Oscar Firschein"], "https://doi.org/10.1145/800123.803980", 7, "isca", 1973]], "G. Jack Lipovski": [0, ["A Varistructured Fail-Soft Cellular Computer", ["G. Jack Lipovski"], "https://doi.org/10.1145/800123.803981", 5, "isca", 1973]], "Jean G. Vaucher": [0, ["A Hardware Laboratory for Computer Architecture Research", ["Jean G. Vaucher", "Christian Rey"], "https://doi.org/10.1145/800123.803982", 5, "isca", 1973]], "Peter J. Knoke": [0, ["Simulation Exercises for Computer Architecture Education", ["Peter J. Knoke"], "https://doi.org/10.1145/800123.803983", 5, "isca", 1973]], "Martha E. Sloan": [0, ["Computer Architecture Courses in Electrical Engineering Departments", ["Martha E. Sloan"], "https://doi.org/10.1145/800123.803984", 5, "isca", 1973]], "Reiner W. Hartenstein": [0, ["Increasing Hardware Complexity - A Challenge to Computer Architecture Education", ["Reiner W. Hartenstein"], "https://doi.org/10.1145/800123.803985", 6, "isca", 1973]], "George Rossmann": [0, ["Review of the Workshop on Computer Architecture Education", ["George Rossmann"], "https://doi.org/10.1145/800123.803986", 4, "isca", 1973]], "Richard Cooper": [0, ["Micromodules: Microprogrammable Building Blocks for Hardware Development", ["Richard Cooper"], "https://doi.org/10.1145/800123.803987", 6, "isca", 1973]], "Samuel H. Fuller": [0, ["Computer Modules: An Architecture for Large Digital Modules", ["Samuel H. Fuller", "Daniel P. Siewiorek", "Richard J. Swan"], "https://doi.org/10.1145/800123.803988", 7, "isca", 1973]], "Rodnay Zaks": [0, ["Microprogrammed Architecture for Front End Processing", ["Rodnay Zaks"], "https://doi.org/10.1145/800123.803989", 6, "isca", 1973]], "Zvonko G. Vranesic": [0, ["Design of a Fully Variable - Length Structured Minicomputer", ["Zvonko G. Vranesic", "V. Carl Hamacher", "Y. Y. Leung"], "https://doi.org/10.1145/800123.803990", 5, "isca", 1973]], "Orin E. Marvel": [0, ["HAPPE Honeywell Associative Parallel Processing Ensemble", ["Orin E. Marvel"], "https://doi.org/10.1145/800123.803991", 7, "isca", 1973]], "Mario R. Schaffner": [0, ["A Computer Architecture and its Programming Language", ["Mario R. Schaffner"], "https://doi.org/10.1145/800123.803992", 7, "isca", 1973]]}