; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+d,+zvfh,+zvfbfmin,+v \
; RUN:     -target-abi=ilp32d -verify-machineinstrs < %s | FileCheck %s \
; RUN:     --check-prefixes=CHECK,ZVFH
; RUN: llc -mtriple=riscv64 -mattr=+d,+zvfh,+zvfbfmin,+v \
; RUN:     -target-abi=lp64d -verify-machineinstrs < %s | FileCheck %s \
; RUN:     --check-prefixes=CHECK,ZVFH
; RUN: llc -mtriple=riscv32 -mattr=+d,+zfhmin,+zvfhmin,+zvfbfmin,+v \
; RUN:     -target-abi=ilp32d -verify-machineinstrs < %s | FileCheck %s \
; RUN:     --check-prefixes=CHECK,ZVFHMIN
; RUN: llc -mtriple=riscv64 -mattr=+d,+zfhmin,+zvfhmin,+zvfbfmin,+v \
; RUN:     -target-abi=lp64d -verify-machineinstrs < %s | FileCheck %s \
; RUN:     --check-prefixes=CHECK,ZVFHMIN
; RUN: llc -mtriple=riscv32 -mattr=+d,+zfhmin,+zvfhmin,+experimental-zvfbfa,+v \
; RUN:     -target-abi=ilp32d -verify-machineinstrs < %s | FileCheck %s \
; RUN:     --check-prefixes=CHECK,ZVFBFA
; RUN: llc -mtriple=riscv64 -mattr=+d,+zfhmin,+zvfhmin,+experimental-zvfbfa,+v \
; RUN:     -target-abi=lp64d -verify-machineinstrs < %s | FileCheck %s \
; RUN:     --check-prefixes=CHECK,ZVFBFA

define <1 x bfloat> @v1bf16(<1 x bfloat> %va) {
; ZVFH-LABEL: v1bf16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    lui a0, 8
; ZVFH-NEXT:    vsetivli zero, 1, e16, mf4, ta, ma
; ZVFH-NEXT:    vxor.vx v8, v8, a0
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: v1bf16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    lui a0, 8
; ZVFHMIN-NEXT:    vsetivli zero, 1, e16, mf4, ta, ma
; ZVFHMIN-NEXT:    vxor.vx v8, v8, a0
; ZVFHMIN-NEXT:    ret
;
; ZVFBFA-LABEL: v1bf16:
; ZVFBFA:       # %bb.0:
; ZVFBFA-NEXT:    vsetivli zero, 1, e16alt, mf4, ta, ma
; ZVFBFA-NEXT:    vfneg.v v8, v8
; ZVFBFA-NEXT:    ret
  %vb = fneg <1 x bfloat> %va
  ret <1 x bfloat> %vb
}

define <2 x bfloat> @v2bf16(<2 x bfloat> %va) {
; ZVFH-LABEL: v2bf16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    lui a0, 8
; ZVFH-NEXT:    vsetivli zero, 2, e16, mf4, ta, ma
; ZVFH-NEXT:    vxor.vx v8, v8, a0
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: v2bf16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    lui a0, 8
; ZVFHMIN-NEXT:    vsetivli zero, 2, e16, mf4, ta, ma
; ZVFHMIN-NEXT:    vxor.vx v8, v8, a0
; ZVFHMIN-NEXT:    ret
;
; ZVFBFA-LABEL: v2bf16:
; ZVFBFA:       # %bb.0:
; ZVFBFA-NEXT:    vsetivli zero, 2, e16alt, mf4, ta, ma
; ZVFBFA-NEXT:    vfneg.v v8, v8
; ZVFBFA-NEXT:    ret
  %vb = fneg <2 x bfloat> %va
  ret <2 x bfloat> %vb
}

define <4 x bfloat> @v4bf16(<4 x bfloat> %va) {
; ZVFH-LABEL: v4bf16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    lui a0, 8
; ZVFH-NEXT:    vsetivli zero, 4, e16, mf2, ta, ma
; ZVFH-NEXT:    vxor.vx v8, v8, a0
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: v4bf16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    lui a0, 8
; ZVFHMIN-NEXT:    vsetivli zero, 4, e16, mf2, ta, ma
; ZVFHMIN-NEXT:    vxor.vx v8, v8, a0
; ZVFHMIN-NEXT:    ret
;
; ZVFBFA-LABEL: v4bf16:
; ZVFBFA:       # %bb.0:
; ZVFBFA-NEXT:    vsetivli zero, 4, e16alt, mf2, ta, ma
; ZVFBFA-NEXT:    vfneg.v v8, v8
; ZVFBFA-NEXT:    ret
  %vb = fneg <4 x bfloat> %va
  ret <4 x bfloat> %vb
}

define <8 x bfloat> @v8bf16(<8 x bfloat> %va) {
; ZVFH-LABEL: v8bf16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    lui a0, 8
; ZVFH-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFH-NEXT:    vxor.vx v8, v8, a0
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: v8bf16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    lui a0, 8
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vxor.vx v8, v8, a0
; ZVFHMIN-NEXT:    ret
;
; ZVFBFA-LABEL: v8bf16:
; ZVFBFA:       # %bb.0:
; ZVFBFA-NEXT:    vsetivli zero, 8, e16alt, m1, ta, ma
; ZVFBFA-NEXT:    vfneg.v v8, v8
; ZVFBFA-NEXT:    ret
  %vb = fneg <8 x bfloat> %va
  ret <8 x bfloat> %vb
}

define <16 x bfloat> @v16bf16(<16 x bfloat> %va) {
; ZVFH-LABEL: v16bf16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    lui a0, 8
; ZVFH-NEXT:    vsetivli zero, 16, e16, m2, ta, ma
; ZVFH-NEXT:    vxor.vx v8, v8, a0
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: v16bf16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    lui a0, 8
; ZVFHMIN-NEXT:    vsetivli zero, 16, e16, m2, ta, ma
; ZVFHMIN-NEXT:    vxor.vx v8, v8, a0
; ZVFHMIN-NEXT:    ret
;
; ZVFBFA-LABEL: v16bf16:
; ZVFBFA:       # %bb.0:
; ZVFBFA-NEXT:    vsetivli zero, 16, e16alt, m2, ta, ma
; ZVFBFA-NEXT:    vfneg.v v8, v8
; ZVFBFA-NEXT:    ret
  %vb = fneg <16 x bfloat> %va
  ret <16 x bfloat> %vb
}

define <32 x bfloat> @v32bf16(<32 x bfloat> %va) {
; ZVFH-LABEL: v32bf16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    li a0, 32
; ZVFH-NEXT:    lui a1, 8
; ZVFH-NEXT:    vsetvli zero, a0, e16, m4, ta, ma
; ZVFH-NEXT:    vxor.vx v8, v8, a1
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: v32bf16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    li a0, 32
; ZVFHMIN-NEXT:    lui a1, 8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e16, m4, ta, ma
; ZVFHMIN-NEXT:    vxor.vx v8, v8, a1
; ZVFHMIN-NEXT:    ret
;
; ZVFBFA-LABEL: v32bf16:
; ZVFBFA:       # %bb.0:
; ZVFBFA-NEXT:    li a0, 32
; ZVFBFA-NEXT:    vsetvli zero, a0, e16alt, m4, ta, ma
; ZVFBFA-NEXT:    vfneg.v v8, v8
; ZVFBFA-NEXT:    ret
  %vb = fneg <32 x bfloat> %va
  ret <32 x bfloat> %vb
}

define <1 x half> @vfneg_vv_v1f16(<1 x half> %va) {
; ZVFH-LABEL: vfneg_vv_v1f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetivli zero, 1, e16, mf4, ta, ma
; ZVFH-NEXT:    vfneg.v v8, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: vfneg_vv_v1f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    lui a0, 8
; ZVFHMIN-NEXT:    vsetivli zero, 1, e16, mf4, ta, ma
; ZVFHMIN-NEXT:    vxor.vx v8, v8, a0
; ZVFHMIN-NEXT:    ret
;
; ZVFBFA-LABEL: vfneg_vv_v1f16:
; ZVFBFA:       # %bb.0:
; ZVFBFA-NEXT:    lui a0, 8
; ZVFBFA-NEXT:    vsetivli zero, 1, e16, mf4, ta, ma
; ZVFBFA-NEXT:    vxor.vx v8, v8, a0
; ZVFBFA-NEXT:    ret
  %vb = fneg <1 x half> %va
  ret <1 x half> %vb
}

define <2 x half> @vfneg_vv_v2f16(<2 x half> %va) {
; ZVFH-LABEL: vfneg_vv_v2f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetivli zero, 2, e16, mf4, ta, ma
; ZVFH-NEXT:    vfneg.v v8, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: vfneg_vv_v2f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    lui a0, 8
; ZVFHMIN-NEXT:    vsetivli zero, 2, e16, mf4, ta, ma
; ZVFHMIN-NEXT:    vxor.vx v8, v8, a0
; ZVFHMIN-NEXT:    ret
;
; ZVFBFA-LABEL: vfneg_vv_v2f16:
; ZVFBFA:       # %bb.0:
; ZVFBFA-NEXT:    lui a0, 8
; ZVFBFA-NEXT:    vsetivli zero, 2, e16, mf4, ta, ma
; ZVFBFA-NEXT:    vxor.vx v8, v8, a0
; ZVFBFA-NEXT:    ret
  %vb = fneg <2 x half> %va
  ret <2 x half> %vb
}

define <4 x half> @vfneg_vv_v4f16(<4 x half> %va) {
; ZVFH-LABEL: vfneg_vv_v4f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetivli zero, 4, e16, mf2, ta, ma
; ZVFH-NEXT:    vfneg.v v8, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: vfneg_vv_v4f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    lui a0, 8
; ZVFHMIN-NEXT:    vsetivli zero, 4, e16, mf2, ta, ma
; ZVFHMIN-NEXT:    vxor.vx v8, v8, a0
; ZVFHMIN-NEXT:    ret
;
; ZVFBFA-LABEL: vfneg_vv_v4f16:
; ZVFBFA:       # %bb.0:
; ZVFBFA-NEXT:    lui a0, 8
; ZVFBFA-NEXT:    vsetivli zero, 4, e16, mf2, ta, ma
; ZVFBFA-NEXT:    vxor.vx v8, v8, a0
; ZVFBFA-NEXT:    ret
  %vb = fneg <4 x half> %va
  ret <4 x half> %vb
}

define <8 x half> @vfneg_vv_v8f16(<8 x half> %va) {
; ZVFH-LABEL: vfneg_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFH-NEXT:    vfneg.v v8, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: vfneg_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    lui a0, 8
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vxor.vx v8, v8, a0
; ZVFHMIN-NEXT:    ret
;
; ZVFBFA-LABEL: vfneg_vv_v8f16:
; ZVFBFA:       # %bb.0:
; ZVFBFA-NEXT:    lui a0, 8
; ZVFBFA-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFBFA-NEXT:    vxor.vx v8, v8, a0
; ZVFBFA-NEXT:    ret
  %vb = fneg <8 x half> %va
  ret <8 x half> %vb
}

define <16 x half> @vfneg_vv_v16f16(<16 x half> %va) {
; ZVFH-LABEL: vfneg_vv_v16f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetivli zero, 16, e16, m2, ta, ma
; ZVFH-NEXT:    vfneg.v v8, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: vfneg_vv_v16f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    lui a0, 8
; ZVFHMIN-NEXT:    vsetivli zero, 16, e16, m2, ta, ma
; ZVFHMIN-NEXT:    vxor.vx v8, v8, a0
; ZVFHMIN-NEXT:    ret
;
; ZVFBFA-LABEL: vfneg_vv_v16f16:
; ZVFBFA:       # %bb.0:
; ZVFBFA-NEXT:    lui a0, 8
; ZVFBFA-NEXT:    vsetivli zero, 16, e16, m2, ta, ma
; ZVFBFA-NEXT:    vxor.vx v8, v8, a0
; ZVFBFA-NEXT:    ret
  %vb = fneg <16 x half> %va
  ret <16 x half> %vb
}

define <32 x half> @vfneg_vv_v32f16(<32 x half> %va) {
; ZVFH-LABEL: vfneg_vv_v32f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    li a0, 32
; ZVFH-NEXT:    vsetvli zero, a0, e16, m4, ta, ma
; ZVFH-NEXT:    vfneg.v v8, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: vfneg_vv_v32f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    li a0, 32
; ZVFHMIN-NEXT:    lui a1, 8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e16, m4, ta, ma
; ZVFHMIN-NEXT:    vxor.vx v8, v8, a1
; ZVFHMIN-NEXT:    ret
;
; ZVFBFA-LABEL: vfneg_vv_v32f16:
; ZVFBFA:       # %bb.0:
; ZVFBFA-NEXT:    li a0, 32
; ZVFBFA-NEXT:    lui a1, 8
; ZVFBFA-NEXT:    vsetvli zero, a0, e16, m4, ta, ma
; ZVFBFA-NEXT:    vxor.vx v8, v8, a1
; ZVFBFA-NEXT:    ret
  %vb = fneg <32 x half> %va
  ret <32 x half> %vb
}

define <1 x float> @vfneg_vv_v1f32(<1 x float> %va) {
; CHECK-LABEL: vfneg_vv_v1f32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 1, e32, mf2, ta, ma
; CHECK-NEXT:    vfneg.v v8, v8
; CHECK-NEXT:    ret
  %vb = fneg <1 x float> %va
  ret <1 x float> %vb
}

define <2 x float> @vfneg_vv_v2f32(<2 x float> %va) {
; CHECK-LABEL: vfneg_vv_v2f32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 2, e32, mf2, ta, ma
; CHECK-NEXT:    vfneg.v v8, v8
; CHECK-NEXT:    ret
  %vb = fneg <2 x float> %va
  ret <2 x float> %vb
}

define <4 x float> @vfneg_vv_v4f32(<4 x float> %va) {
; CHECK-LABEL: vfneg_vv_v4f32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 4, e32, m1, ta, ma
; CHECK-NEXT:    vfneg.v v8, v8
; CHECK-NEXT:    ret
  %vb = fneg <4 x float> %va
  ret <4 x float> %vb
}

define <8 x float> @vfneg_vv_v8f32(<8 x float> %va) {
; CHECK-LABEL: vfneg_vv_v8f32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 8, e32, m2, ta, ma
; CHECK-NEXT:    vfneg.v v8, v8
; CHECK-NEXT:    ret
  %vb = fneg <8 x float> %va
  ret <8 x float> %vb
}

define <16 x float> @vfneg_vv_v16f32(<16 x float> %va) {
; CHECK-LABEL: vfneg_vv_v16f32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 16, e32, m4, ta, ma
; CHECK-NEXT:    vfneg.v v8, v8
; CHECK-NEXT:    ret
  %vb = fneg <16 x float> %va
  ret <16 x float> %vb
}

define <1 x double> @vfneg_vv_v1f64(<1 x double> %va) {
; CHECK-LABEL: vfneg_vv_v1f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; CHECK-NEXT:    vfneg.v v8, v8
; CHECK-NEXT:    ret
  %vb = fneg <1 x double> %va
  ret <1 x double> %vb
}

define <2 x double> @vfneg_vv_v2f64(<2 x double> %va) {
; CHECK-LABEL: vfneg_vv_v2f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 2, e64, m1, ta, ma
; CHECK-NEXT:    vfneg.v v8, v8
; CHECK-NEXT:    ret
  %vb = fneg <2 x double> %va
  ret <2 x double> %vb
}

define <4 x double> @vfneg_vv_v4f64(<4 x double> %va) {
; CHECK-LABEL: vfneg_vv_v4f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 4, e64, m2, ta, ma
; CHECK-NEXT:    vfneg.v v8, v8
; CHECK-NEXT:    ret
  %vb = fneg <4 x double> %va
  ret <4 x double> %vb
}

define <8 x double> @vfneg_vv_v8f64(<8 x double> %va) {
; CHECK-LABEL: vfneg_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; CHECK-NEXT:    vfneg.v v8, v8
; CHECK-NEXT:    ret
  %vb = fneg <8 x double> %va
  ret <8 x double> %vb
}
