# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/divu/sim/divu.vhd" \
"../../../../project_1.gen/sources_1/ip/div/sim/div.vhd" \

# Do not sort compile order
nosort
