<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"  lang="en-gb">
<head>
<meta charset="UTF-8" />
<meta name="viewport" content="width=device-width, initial-scale=1"/>

<title>FPGA Memory Types | Project F - FPGA Development</title>

<meta property='og:title' content='FPGA Memory Types - Project F - FPGA Development'>
<meta property='og:description' content='Designing with FPGAs involves many types of memory, some familiar from other devices, but some that are specific to FPGAs. This FPGA recipe gives a quick overview of the different flavours, together with their strengths and weaknesses, and some sample designs. This guide includes external memory types, such as SRAM and HBM, that are used in CPUs and GPUs, so much of what is said here is generally applicable, but the focus is on FPGAs.'>
<meta property='og:url' content='https://projectf.io/posts/fpga-memory-types/'>
<meta property='og:site_name' content='Project F - FPGA Development'>
<meta property='og:type' content='article'><meta property='og:image' content='https://projectf.io/img/posts/initialize-memory-in-verilog/social-card.jpg'><meta property='article:published_time' content='2020-08-24T00:00:00Z'/><meta property='article:modified_time' content='2020-08-24T00:00:00Z'/><meta name='twitter:card' content='summary_large_image'><meta name='twitter:site' content='@WillFlux'><meta name='twitter:creator' content='@WillFlux'>


<link href="https://projectf.io/index.xml" rel="alternate" type="application/rss+xml" title="Project F - FPGA Development" />

<link rel="stylesheet" href="/css/style.css"/><link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">
<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5">
<link rel="canonical" href="https://projectf.io/posts/fpga-memory-types/">
<meta name="msapplication-TileColor" content="#da532c">
<meta name="theme-color" content="#ffffff">
<meta name="referrer" content="no-referrer, same-origin">
</head>
<body>
<section class="section">
  <div class="container">
    <nav id="nav-main" class="nav">
      <div id="nav-name" class="nav-left">
        <a id="nav-anchor" class="nav-item" href="https://projectf.io">
          <h1 id="nav-heading" class="title is-4">Project F - FPGA Development</h1>
        </a>
      </div>
      <div class="nav-right">
        <nav id="nav-items" class="nav-item level is-mobile"><a class="level-item" aria-label="github" href='https://github.com/projf/projf-explore'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M9 19c-5 1.5-5-2.5-7-3m14 6v-3.87a3.37 3.37 0 0 0-.94-2.61c3.14-.35 6.44-1.54 6.44-7A5.44 5.44 0 0 0 20 4.77 5.07 5.07 0 0 0 19.91 1S18.73.65 16 2.48a13.38 13.38 0 0 0-7 0C6.27.65 5.09 1 5.09 1A5.07 5.07 0 0 0 5 4.77a5.44 5.44 0 0 0-1.5 3.78c0 5.42 3.3 6.61 6.44 7A3.37 3.37 0 0 0 9 18.13V22"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="twitter" href='https://twitter.com/WillFlux'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M23 3a10.9 10.9 0 0 1-3.14 1.53 4.48 4.48 0 0 0-7.86 3v1A10.66 10.66 0 0 1 3 4s-4 9 5 13a11.64 11.64 0 0 1-7 2c9 5 20 0 20-11.5a4.5 4.5 0 0 0-.08-.83A7.72 7.72 0 0 0 23 3z"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="youtube" href='https://youtube.com/channel/UCaT0lvfWo1GStbp0neg8weg'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M22.54 6.42a2.78 2.78 0 0 0-1.94-2C18.88 4 12 4 12 4s-6.88 0-8.6.46a2.78 2.78 0 0 0-1.94 2A29 29 0 0 0 1 11.75a29 29 0 0 0 .46 5.33A2.78 2.78 0 0 0 3.4 19c1.72.46 8.6.46 8.6.46s6.88 0 8.6-.46a2.78 2.78 0 0 0 1.94-2 29 29 0 0 0 .46-5.25 29 29 0 0 0-.46-5.33z"/>
    <polygon points="9.75 15.02 15.5 11.75 9.75 8.48 9.75 15.02"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="rss" href='/index.xml'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M4 11a9 9 0 0 1 9 9"></path><path d="M4 4a16 16 0 0 1 16 16"></path><circle cx="5" cy="19" r="1"></circle>
    
  </svg></i>
            </span>
          </a></nav>
      </div>
    </nav>

    <nav class="nav">
      
      <div class="nav-left"><a class="nav-item" href="/about">
          <h2 class="title is-5">About</h2>
        </a><a class="nav-item" href="/sitemap">
          <h2 class="title is-5">Sitemap</h2>
        </a><a class="nav-item" href="/tags/cookbook">
          <h2 class="title is-5">Cookbook</h2>
        </a><a class="nav-item" href="/tags/graphics">
          <h2 class="title is-5">Graphics</h2>
        </a><a class="nav-item" href="/tags/maths">
          <h2 class="title is-5">Maths</h2>
        </a><a class="nav-item" href="/tags/tools">
          <h2 class="title is-5">Tools</h2>
        </a></div>
      

      
    </nav>

  </div>
  <script src="/js/navicon-shift.js"></script>
</section>
<section class="section">
  <div class="container">
    <div class="subtitle tags is-6 is-pulled-right">
      
      
<a class="subtitle is-6" href="/tags/cookbook/">#cookbook</a>



  
  | <a class="subtitle is-6" href="/tags/memory/">#memory</a>
  


      
    </div>
    <h2 class="subtitle is-6">24 August 2020</h2>
    <h1 class="title">FPGA Memory Types</h1>
    
    <div class="content">
      <p>Designing with FPGAs involves many types of memory, some familiar from other devices, but some that are specific to FPGAs. This <a href="/tags/cookbook">FPGA recipe</a> gives a quick overview of the different flavours, together with their strengths and weaknesses, and some sample designs. This guide includes external memory types, such as SRAM and HBM, that are used in CPUs and GPUs, so much of what is said here is generally applicable, but the focus is on FPGAs. You might also be interested in <a href="/posts/initialize-memory-in-verilog/">Initialize Memory in Verilog</a>.</p>
<p>To give you a sense of the memory capability of small FPGAs, we include the memory specifications for Lattice iCE40 UP5K and Xilinx Spartan XC7S25.</p>
<p><strong>NB. This post is a draft: expect mistakes and missing content.</strong></p>
<p><em>Updated 2020-12-22. Feedback to <a href="https://twitter.com/WillFlux">@WillFlux</a> is most welcome.</em></p>
<h2 id="contents">Contents</h2>
<ul>
<li><a href="#memory-terminology">Memory Terminology</a></li>
<li><a href="#flip-flops">Flip-Flops</a></li>
<li><a href="#distributed-ram">Distributed RAM</a></li>
<li><a href="#block-ram">Block RAM</a> and <a href="#ultraram">UltraRAM</a></li>
<li><a href="#high-bandwidth-memory">High Bandwidth Memory</a></li>
<li><a href="#static-ram">Static RAM</a></li>
<li><a href="#dynamic-ram">Dynamic RAM</a></li>
<li><a href="#pseudo-sram">Pseudo SRAM</a></li>
</ul>
<h2 id="memory-terminology">Memory Terminology</h2>
<ul>
<li><strong>Address Width</strong> - how many bits are needed to address all the elements in the memory array</li>
<li><strong>Bandwidth</strong> - how much data can be transferred by a memory interface each second</li>
<li><strong>(Data) Width</strong> - how many bits there are in each element</li>
<li><strong>Depth</strong> - how many elements there are in the memory array</li>
<li><strong>Organisation</strong> - <em>depth</em> x <em>width</em> (see below)</li>
<li><strong>Latency</strong> - how long it takes for a memory interface to start returning data</li>
</ul>
<p><em>ProTip: In SystemVerilog you can use <code>$clog2</code> to calculate the address width from the depth.</em></p>
<h3 id="memory-organisation">Memory Organisation</h3>
<p>Memory is described by its <em>organisation</em> or depth x width. For example, a 4 Mb SRAM could be described as 512K x 8, which means it has 524,288 (512 x 1024) locations, each of which holds 8 bits. The same memory capacity could also be organised as 256K x 16, which means it has 262,144 (256 x 1024) locations, each of which holds 16 bits.</p>
<h2 id="flip-flops">Flip-Flops</h2>
<p>Flip-flops are the state keepers of FPGAs. Each flip-flop holds one bit.</p>
<p>When you create a simple counter you&rsquo;re using flip-flops:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">    <span style="color:#66d9ef">logic</span> [<span style="color:#ae81ff">15</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] cnt <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;  <span style="color:#75715e">// 16 flip-flops
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">always_ff</span> @(<span style="color:#66d9ef">posedge</span> clk) <span style="color:#66d9ef">begin</span>
        cnt <span style="color:#f92672">&lt;=</span> cnt <span style="color:#f92672">+</span> <span style="color:#ae81ff">1</span>;
    <span style="color:#66d9ef">end</span>
</code></pre></div><p>Flip-flops are great for saving state, but they&rsquo;re not ideal for all but the smallest memories: their numbers are limited, they&rsquo;re spread throughout the FPGA (making routing larger memories hard), and they don&rsquo;t support multiple ports.</p>
<p>The Lattice iCE40 UP5K has 5,280 flip-flops, while the Xilinx Spartan 7S25 has 29,200.</p>
<h2 id="distributed-ram">Distributed RAM</h2>
<p>Distributed ram is built with LUTs. LUTs are usually used to create the logic of your design, but can also support memory in some FPGAs. Distributed ram is, as its name suggests, distributed throughout the FPGA. A single 6-input LUT can store 64 bits.</p>
<p>Distributed ram is read asynchronously, but written to synchronously (requires a clock). Writes are limited to a single port, but you can read from up to four ports in some FPGAs. Distributed ram is flexible in the data width it supports, for example, if dealing with 32-level data you use a width of 5 bits.</p>
<p>Given the asynchronous nature of reads, distributed ram is ideal for fast buffers: you can use a value immediately, rather than waiting for the next clock tick. You can also use distributed ram to create small ROMs. However, distributed ram is not suited to large memories, you&rsquo;ll get better performance (and lower power consumption) for memories larger than about 128 bits (based on Xilinx 7 Series) using block ram (see next section).</p>
<p>In Xilinx 7 Series FPGAs, only LUTs in SLICEM blocks may be used as memory. A Spartan 7S25 FPGA has 14,600 6-input LUTs, of which 5,000 are SLICEM, so you have a maximum of: 5,000 x 64 bits = 320,000 bits.</p>
<p>For more on Xilinx distributed ram see <a href="https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf">UG474: 7 Series FPGAs Configurable Logic Block</a>.</p>
<p>The following example shows a ROM module using distributed ram (note the lack of a clock):</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#66d9ef">module</span> rom_async #(
    <span style="color:#66d9ef">parameter</span> WIDTH<span style="color:#f92672">=</span><span style="color:#ae81ff">8</span>, 
    <span style="color:#66d9ef">parameter</span> DEPTH<span style="color:#f92672">=</span><span style="color:#ae81ff">256</span>, 
    <span style="color:#66d9ef">parameter</span> INIT_F<span style="color:#f92672">=</span><span style="color:#e6db74">&#34;&#34;</span>,
    <span style="color:#66d9ef">localparam</span> ADDRW<span style="color:#f92672">=</span>$clog2(DEPTH)
    ) (
    <span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> <span style="color:#66d9ef">logic</span> [ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] addr,
    <span style="color:#66d9ef">output</span>     <span style="color:#66d9ef">logic</span> [WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] data
    );

    <span style="color:#66d9ef">logic</span> [WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] memory [DEPTH];

    <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
        <span style="color:#66d9ef">if</span> (INIT_F <span style="color:#f92672">!=</span> <span style="color:#ae81ff">0</span>) <span style="color:#66d9ef">begin</span>
            $display(<span style="color:#e6db74">&#34;Creating rom_async from init file &#39;%s&#39;.&#34;</span>, INIT_F);
            $readmemh(INIT_F, memory);
        <span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">end</span>

    <span style="color:#66d9ef">always_comb</span> data <span style="color:#f92672">=</span> memory[addr];
<span style="color:#66d9ef">endmodule</span>
</code></pre></div><p>To learn more about loading memory with <code>$readmemh</code> and <code>$readmemb</code> see <a href="/posts/initialize-memory-in-verilog/">Initialize Memory in Verilog</a>.</p>
<h2 id="block-ram">Block RAM</h2>
<p>Block ram (BRAM) is implemented using dedicated ram circuitry within the FPGA and is ideal for memories from a few hundred bits up to hundreds of kilobits. But BRAM is not just better than distributed ram for larger memories: I&rsquo;d go so far as to say that block RAM is one of the great things about developing hardware with FPGAs.</p>
<p><em>Being written&hellip;</em></p>
<h3 id="xilinx-bram">Xilinx BRAM</h3>
<p>Xilinx 7 series FPGAs have 36 Kb BRAM blocks with two ports and up to 72 bit data width. Each port has an independent clock, so you can share data across clock domains. For example, you could have a RISC-V CPU accessing a block ram at 180 MHz, while your custom hardware accesses the same block at 133.3 MHz.</p>
<p>BRAMs are quite flexible in organisation; with two read/write ports (true dual-port BRAM) you can have data widths of 1, 2, 4, 9, 18, and 36 bits. The reasons the latter widths are multiples of 9 is because of ECC (error correction) support. For example, if you have 4-bit data then the organisation would be 8K x 4 (only 32 of the 36 Kb are used in this case). If you restrict yourself to one read and one write port (simple dual-port BRAM) then you can have 72-bit wide data.</p>
<p>Each 36 Kb block may also be split into two independent 18 Kb BRAMs, though the maximum data width of each is reduced.</p>
<ul>
<li>Inference vs Primitives</li>
<li>Larger memories with multiple blocks&hellip;</li>
<li>Byte-level writes&hellip;</li>
<li>Block ram columns&hellip;</li>
<li>Collisions occur when both ports access the same address&hellip;</li>
<li>Output registers for higher clock speeds&hellip;</li>
</ul>
<p>For more details on Xilinx BRAM see <a href="https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf">UG473: 7 Series FPGAs Memory Resources</a>.</p>
<blockquote>
<p><strong>BRAM Data Sheet Capacity</strong><br>
Be careful when interpreting the headline BRAM capacity on FPGA data sheets. For example, if you look at Xilinx&rsquo;s <a href="https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf">7 Series Overview</a>, you&rsquo;ll see that the Spartan S25 has 1,620 Kb of block ram. However, you shouldn&rsquo;t think of this as having ~200 KiB of ram like you would on a microcontroller. This figure includes the 9th bit usually used for error correction; for 32-bit data the capacity is 1,440 Kb. More importantly, BRAM is composed of many small blocks spread across the FPGA: you can&rsquo;t expect to combine them all together into one big memory and get good performance.</p>
</blockquote>
<h3 id="ice40-bram">iCE40 BRAM</h3>
<p>iCE40 5UP has 4 Kb BRAMs&hellip;</p>
<p><em>Being written&hellip;</em></p>
<p>For more details on Lattice BRAM see <a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=47775">Memory Usage Guide for iCE40 Devices</a>.</p>
<h3 id="fifos">FIFOs</h3>
<p>First in, first out&hellip;</p>
<h3 id="example-modules">Example Modules</h3>
<p>The following example shows a dual-por block ram module for iCE40 (a port can only be read or write on this FPGA):</p>
<p><em>New example to be added</em></p>
<p>The following example shows a simple Xilinx block ram module using a single read and a single write port (ports may be both read and write):</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#66d9ef">module</span> bram_basic_xc7 #(
    <span style="color:#66d9ef">parameter</span> WIDTH<span style="color:#f92672">=</span><span style="color:#ae81ff">8</span>, 
    <span style="color:#66d9ef">parameter</span> DEPTH<span style="color:#f92672">=</span><span style="color:#ae81ff">256</span>, 
    <span style="color:#66d9ef">parameter</span> INIT_F<span style="color:#f92672">=</span><span style="color:#e6db74">&#34;&#34;</span>,
    <span style="color:#66d9ef">localparam</span> ADDRW<span style="color:#f92672">=</span>$clog2(DEPTH)
    ) (
    <span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> <span style="color:#66d9ef">logic</span> clk,                       <span style="color:#75715e">// clock (port a &amp; b)
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> <span style="color:#66d9ef">logic</span> we,                        <span style="color:#75715e">// write enable (port a)
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> <span style="color:#66d9ef">logic</span> [ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] addr_write,    <span style="color:#75715e">// write address (port a)
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> <span style="color:#66d9ef">logic</span> [ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] addr_read,     <span style="color:#75715e">// read address (port b)
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> <span style="color:#66d9ef">logic</span> [WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] data_in,       <span style="color:#75715e">// data in (port a)
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">output</span>     <span style="color:#66d9ef">logic</span> [WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] data_out       <span style="color:#75715e">// data out (port b)
</span><span style="color:#75715e"></span>    );

    <span style="color:#75715e">/* verilator lint_off MULTIDRIVEN */</span>
    <span style="color:#66d9ef">logic</span> [WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] memory [DEPTH];
    <span style="color:#75715e">/* verilator lint_on MULTIDRIVEN */</span>

    <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
        <span style="color:#66d9ef">if</span> (INIT_F <span style="color:#f92672">!=</span> <span style="color:#ae81ff">0</span>) <span style="color:#66d9ef">begin</span>
            $display(<span style="color:#e6db74">&#34;Loading memory init file &#39;%s&#39; into bram_basic.&#34;</span>, INIT_F);
            $readmemh(INIT_F, memory);
        <span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">end</span>

    <span style="color:#75715e">// Port A: Sync Write
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">always_ff</span> @(<span style="color:#66d9ef">posedge</span> clk) <span style="color:#66d9ef">begin</span>
        <span style="color:#66d9ef">if</span> (we) <span style="color:#66d9ef">begin</span>
            memory[addr_write] <span style="color:#f92672">&lt;=</span> data_in;
        <span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">end</span>

    <span style="color:#75715e">// Port B: Sync Read
</span><span style="color:#75715e"></span>    <span style="color:#66d9ef">always_ff</span> @(<span style="color:#66d9ef">posedge</span> clk) <span style="color:#66d9ef">begin</span>
        data_out <span style="color:#f92672">&lt;=</span> memory[addr_read];
    <span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">endmodule</span>
</code></pre></div><p>The following example shows a synchronous ROM module that should work with both Xilinx and Lattice BRAM:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#66d9ef">module</span> rom_sync #(
    <span style="color:#66d9ef">parameter</span> WIDTH<span style="color:#f92672">=</span><span style="color:#ae81ff">8</span>, 
    <span style="color:#66d9ef">parameter</span> DEPTH<span style="color:#f92672">=</span><span style="color:#ae81ff">512</span>, 
    <span style="color:#66d9ef">parameter</span> INIT_F<span style="color:#f92672">=</span><span style="color:#e6db74">&#34;&#34;</span>,
    <span style="color:#66d9ef">localparam</span> ADDRW<span style="color:#f92672">=</span>$clog2(DEPTH)
    ) (
    <span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> <span style="color:#66d9ef">logic</span> clk,
    <span style="color:#66d9ef">input</span> <span style="color:#66d9ef">wire</span> <span style="color:#66d9ef">logic</span> [ADDRW<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] addr,
    <span style="color:#66d9ef">output</span>     <span style="color:#66d9ef">logic</span> [WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] data
    );

    <span style="color:#66d9ef">logic</span> [WIDTH<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] memory [DEPTH];

    <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
        <span style="color:#66d9ef">if</span> (INIT_F <span style="color:#f92672">!=</span> <span style="color:#ae81ff">0</span>) <span style="color:#66d9ef">begin</span>
            $display(<span style="color:#e6db74">&#34;Creating rom_sync from init file &#39;%s&#39;.&#34;</span>, INIT_F);
            $readmemh(INIT_F, memory);
        <span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">end</span>

    <span style="color:#66d9ef">always_ff</span> @(<span style="color:#66d9ef">posedge</span> clk) <span style="color:#66d9ef">begin</span>
        data <span style="color:#f92672">&lt;=</span> memory[addr];
    <span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">endmodule</span>
</code></pre></div><h3 id="ultraram">UltraRAM</h3>
<p>UltraRAM is a type of memory available in Xilinx UltraScale and UltraScale+ FPGAs. UltraRAM is like block ram on steroids: bigger but less agile. The blocks are 288 Kb in size (8x regular BRAM): combining all the blocks in a column gives you up to 36 Mb of memory to play with. However, while UltraRAM is dual-ported, it does not support independent clocks on each port, and is a fixed 72 bits wide.</p>
<h2 id="high-bandwidth-memory">High Bandwidth Memory</h2>
<p><em>Being written&hellip;</em></p>
<p>Better known as <strong>HBM</strong> - Bandwidth, bandwidth and more bandwidth&hellip;</p>
<p>Found only on high-end FPGAs and graphics cards&hellip;</p>
<h2 id="static-ram">Static RAM</h2>
<p><em>Being written&hellip;</em></p>
<p>If you were to imagine a memory chip, you&rsquo;d probably imagine something like static ram (<strong>SRAM</strong>). You provide the address of a the element you want on the address bus, wait some nanoseconds and the data is returned on the data bus.</p>
<p>SRAM&rsquo;s big issue is cost, which also limits the capacities its available in.</p>
<p>Few recent FPGA dev boards include SRAM, which is a shame, as this ram is ideal for beginners and low-latency hardware designs. One that does is the Digilent <a href="https://reference.digilentinc.com/reference/programmable-logic/cmod-a7/reference-manual">Cmod A7</a>, which features 4 Mb (512K x 8) of 8ns SRAM.</p>
<p>Static RAM is available in both synchronous and asynchronous types&hellip;</p>
<h3 id="asynchronous-sram">Asynchronous SRAM</h3>
<p>Async SRAM doesn&rsquo;t use a clock&hellip; speed in nanoseconds</p>
<p>Async SRAM is most commonly ~3V, which work well with current FPGA designs.</p>
<p>4 Mb asynchronous SRAMs ICs are cheap (for SRAM) and widely available at speeds of 10 ns with a 8 or 16-bit data bus. A 4Mb (512 KiB) 10ns SRAM costs around $2 in small quantities. A 4 Mb (512K x 8) SRAM has 8 data pins and 19 address pins, and typically three control pins: write enable, output enable, and chip select.</p>
<h3 id="synchronous-sram">Synchronous SRAM</h3>
<p>Faster SRAM is clocked&hellip; speed in megahertz&hellip; not always full random I/O&hellip; pipelined vs flow-through&hellip;</p>
<p>The iCE40 UP FPGAs include Synchronous SRAM, see <a href="/posts/spram-ice40-fpga/">SPRAM on iCE40 FPGA</a>.</p>
<h2 id="dynamic-ram">Dynamic RAM</h2>
<p><em>Being written&hellip;</em></p>
<p><strong>DRAM</strong> is the everyday memory that forms the main memory in your PC. Dynamic ram needs to be refreshed periodically, otherwise the data is lost. It&rsquo;s cheap and offers plenty of bandwidth, but DRAM is complex to interface with: you&rsquo;re almost certainly going to have to use vendor IP blocks and a cache to make DRAM usable. If you&rsquo;re accessing data sequentially, or interfacing with a CPU via a cache, then DRAM works well, but for random I/O the high latency is a significant issue.</p>
<h2 id="pseudo-sram">Pseudo SRAM</h2>
<p><em>Being written&hellip;</em></p>
<p>SRAM is expensive, and DRAM is complex, and both use a significant number of I/O pins. By using a self-refreshing circuit <em>and</em> a simplified interface, similar to SPI flash, a new type of ram can be created. This type of ram is usually referred to as <strong>Pseudo SRAM</strong>.</p>
<p>The two interfaces you&rsquo;ll come across are <strong>HyperRAM</strong>, created by <a href="https://www.cypress.com/products/hyperram-memory">Cypress</a>, and <strong>xSPI (OctalSPI)</strong>, standardised by <a href="https://www.jedec.org/standards-documents/docs/jesd251a">JEDEC</a> in early 2020. In both cases you only need 11 or 12 FPGA pins to interface with the ram. As of summer 2020 this ram is available in capacities up to 256 Mb (32 MiB) in 1.8V and 3V. 64 Mb (8 MiB) parts costs around $3 in small quantities.</p>
<p>We haven&rsquo;t seen this ram on many FPGA dev boards, but Kevin Hubbard&rsquo;s open source <a href="https://github.com/blackmesalabs/hyperram">HyperRAM Pmod</a> has proved popular, and is available pre-assembled from <a href="https://1bitsquared.com/products/pmod-hyperram">1BitSquared</a>. I hope we&rsquo;ll see an updated version with faster xSPI ram in due course.</p>
<p><em>PS. The wonderful image of the Micron MT4C1024 DRAM used in the social media card for this post comes from <a href="https://zeptobars.com/en/read/Micron-MT4C1024-dram">Zeptobars</a> and is licensed under a <a href="https://creativecommons.org/licenses/by/3.0/">Creative Commons licence</a>.</em></p>

      
      <div class="related">

<h3>Similar articles:</h3>
<ul>
	
	<li><a href="/posts/initialize-memory-in-verilog/">Initialize Memory in Verilog</a></li>
	
	<li><a href="/posts/division-in-verilog/">Division in Verilog</a></li>
	
	<li><a href="/posts/video-timings-vga-720p-1080p/">Video Timings: VGA, SVGA, 720p, 1080p</a></li>
	
	<li><a href="/posts/fixed-point-numbers-in-verilog/">Fixed Point Numbers in Verilog</a></li>
	
</ul>
</div>
      
    </div>
    
  </div>
</section>

    <script src="/js/copycode.js"></script>



<section class="section">
  <div class="container has-text-centered">
    <p>Â©2021 Will Green, Project F</p>
    
  </div>
</section>


<script src="https://narwhal.projectf.io/script.js" site="EVCGKVDN" defer></script>
</body>
</html>

