/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] _00_;
  wire [11:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [28:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [26:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(in_data[107] | celloutsig_1_7z);
  assign celloutsig_1_19z = in_data[133:124] + { celloutsig_1_12z[10:5], celloutsig_1_2z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 20'h00000;
    else _00_ <= { in_data[56:54], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_29z = { celloutsig_0_10z[5:3], celloutsig_0_3z } & celloutsig_0_2z[4:1];
  assign celloutsig_0_0z = in_data[26:15] / { 1'h1, in_data[73:63] };
  assign celloutsig_1_9z = { in_data[114:104], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z } / { 1'h1, in_data[187:180], celloutsig_1_8z };
  assign celloutsig_0_4z = celloutsig_0_0z[10:8] / { 1'h1, celloutsig_0_0z[2:1] };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[7], celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[142:120], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[146:121] };
  assign celloutsig_1_18z = { celloutsig_1_3z[21:17], celloutsig_1_14z, celloutsig_1_13z } === { celloutsig_1_12z[18:15], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_7z = { celloutsig_1_3z[24:19], celloutsig_1_1z } >= { in_data[167:164], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_3z[4:1], celloutsig_1_0z } || celloutsig_1_9z[6:2];
  assign celloutsig_0_1z = celloutsig_0_0z[10:1] || in_data[44:35];
  assign celloutsig_1_1z = in_data[151:136] || in_data[158:143];
  assign celloutsig_0_3z = { celloutsig_0_0z[7:6], celloutsig_0_2z } < celloutsig_0_0z[11:5];
  assign celloutsig_1_4z = in_data[153:139] < { in_data[160:149], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = { celloutsig_0_0z[10:7], celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[3:1], in_data[0] };
  assign celloutsig_1_12z = { celloutsig_1_2z[3], celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, in_data[180:153] };
  assign celloutsig_0_28z = ~ _00_[18:4];
  assign celloutsig_1_6z = celloutsig_1_1z & celloutsig_1_4z;
  assign celloutsig_1_14z = celloutsig_1_3z[25] & celloutsig_1_5z;
  assign celloutsig_1_5z = ~^ celloutsig_1_3z[16:10];
  assign celloutsig_1_0z = ^ in_data[153:151];
  assign celloutsig_1_8z = { celloutsig_1_3z[12:8], celloutsig_1_4z } <<< { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_5z[13:7] ^ _00_[19:13];
  assign celloutsig_1_2z = { in_data[124:123], celloutsig_1_1z, celloutsig_1_0z } ^ in_data[141:138];
  assign { out_data[128], out_data[105:96], out_data[46:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
