conf_info
^^^^^^^^^

.. _table_conf_info:
.. table:: conf_info, Offset Address: 0x004
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | boot_sel             | RO    | [2:0] boot device      |      |
	|      |                      |       | selection              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0: SPI_NAND            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: reserved            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2: SPI_NOR             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3: EMMC                |      |
	|      |                      |       |                        |      |
	|      |                      |       | [7:3] : resreved       |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | io_sta_usbid         | RO    | IO status from USBID   |      |
	|      |                      |       | PAD                    |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | io_sta_usbvbus       | RO    | IO status from         |      |
	|      |                      |       | USB_VBUS_DET PAD       |      |
	+------+----------------------+-------+------------------------+------+
	| 23:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| io_sta_trap          | RO    | io_sta_trap[0] :       |      |
	|      |                      |       | io_boot_rom_din        |      |
	|      |                      |       |                        |      |
	|      |                      |       | io_sta_trap[1] :       |      |
	|      |                      |       | io_boot_dev0_din       |      |
	|      |                      |       |                        |      |
	|      |                      |       | io_sta_trap[2] :       |      |
	|      |                      |       | io_boot_dev1_din       |      |
	|      |                      |       |                        |      |
	|      |                      |       | io_sta_trap[3] :       |      |
	|      |                      |       | io_trap_sd0_pwr_din    |      |
	|      |                      |       |                        |      |
	|      |                      |       | io_sta_trap[4] :       |      |
	|      |                      |       | io_pkg_type0_din       |      |
	|      |                      |       |                        |      |
	|      |                      |       | io_sta_trap[5] :       |      |
	|      |                      |       | io_pkg_type1_din       |      |
	|      |                      |       |                        |      |
	|      |                      |       | io_sta_trap[6] :       |      |
	|      |                      |       | io_pkg_type2_din       |      |
	|      |                      |       |                        |      |
	|      |                      |       | io_sta_trap[7] :       |      |
	|      |                      |       | io_trap_zq_din         |      |
	+------+----------------------+-------+------------------------+------+

sys_ctrl_reg
^^^^^^^^^^^^

.. _table_sys_ctrl_reg:
.. table:: sys_ctrl_reg, Offset Address: 0x008
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 1:0  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5:2  | reg_sw_root_reset_en | R/W   | bit0 : wdt reset       | 0x0  |
	|      |                      |       | enable                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit1 : cdbgrstreq      |      |
	|      |                      |       | enable                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit2 : reserved        |      |
	|      |                      |       |                        |      |
	|      |                      |       | bit3 :                 |      |
	|      |                      |       | r\                     |      |
	|      |                      |       | eg_soft_reset_x_system |      |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

usb_phy_ctrl_reg
^^^^^^^^^^^^^^^^

.. _table_usb_phy_ctrl_reg:
.. table:: usb_phy_ctrl_reg, Offset Address: 0x048
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_usb_ph           | R/W   | external vbus status   | 0x0  |
	|      | y_external_vbusvalid |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_usb_drive_vbus   | R/W   | drive vbus power       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 4:2  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | toreg_usb_id_en      | RO    | usb id pullup status   |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | re                   | R/W   | usb id overwrite       | 0x0  |
	|      | g_usb_phy_idpad_c_ow |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | re                   | R/W   | usb id overwrite value | 0x0  |
	|      | g_usb_phy_idpad_c_sw |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | io_usb_phy_idpad_c   | RO    | usb id external IO pin |      |
	|      |                      |       | status                 |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | t                    | RO    | usb id pin status      |      |
	|      | oreg_usb_phy_idpad_c |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

sdma_dma_ch_remap0
^^^^^^^^^^^^^^^^^^

.. _table_sdma_dma_ch_remap0:
.. table:: sdma_dma_ch_remap0, Offset Address: 0x154
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | reg_dma_remap_ch0    | R/W   | dma channel 0 mapping  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:8 | reg_dma_remap_ch1    | R/W   | dma channel 1 mapping  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 21:16| reg_dma_remap_ch2    | R/W   | dma channel 2 mapping  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:24| reg_dma_remap_ch3    | R/W   | dma channel 3 mapping  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 30   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | update_dma_remp_0_3  | W1T   | write 1 to update dma  |      |
	|      |                      |       | channel0~3 mapping     |      |
	+------+----------------------+-------+------------------------+------+

sdma_dma_ch_remap1
^^^^^^^^^^^^^^^^^^

.. _table_sdma_dma_ch_remap1:
.. table:: sdma_dma_ch_remap1, Offset Address: 0x158
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | reg_dma_remap_ch4    | R/W   | dma channel 4 mapping  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 13:8 | reg_dma_remap_ch5    | R/W   | dma channel 5 mapping  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 21:16| reg_dma_remap_ch6    | R/W   | dma channel 6 mapping  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:22| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:24| reg_dma_remap_ch7    | R/W   | dma channel 7 mapping  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 30   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | update_dma_remp_4_7  | W1T   | write 1 to update dma  |      |
	|      |                      |       | channel4~7 mapping     |      |
	+------+----------------------+-------+------------------------+------+

top_timer_clk_sel
^^^^^^^^^^^^^^^^^

.. _table_top_timer_clk_sel:
.. table:: top_timer_clk_sel, Offset Address: 0x1a0
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_timer_clk_sel    | R/W   | timer0~7 clock         | 0x0  |
	|      |                      |       | selection. 0: xtal     |      |
	|      |                      |       | clock,1:32k clock      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

top_wdt_ctrl
^^^^^^^^^^^^

.. _table_top_wdt_ctrl:
.. table:: top_wdt_ctrl, Offset Address: 0x1a8
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 2:0  | reg_wdt_rst_sys_en   | R/W   | enable wdt0~wdt2 to    | 0x7  |
	|      |                      |       | reset system           |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6:4  | reg_wdt_rst_cpu_en   | R/W   | enable wdt0~wdt2 to    | 0x0  |
	|      |                      |       | reset cpu              |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 10:8 | reg_wdt_clk_sel      | R/W   | top_wdt clock          | 0x0  |
	|      |                      |       | selection. 0: xtal     |      |
	|      |                      |       | clock,1:32k clock      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:11| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

ddr_axi_urgent_ow
^^^^^^^^^^^^^^^^^

.. _table_ddr_axi_urgent_ow:
.. table:: ddr_axi_urgent_ow, Offset Address: 0x1b8
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_awurgent_m1_ow   | R/W   | ddr axi port1 awurgent | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_arurgent_m1_ow   | R/W   | ddr axi port1 arurgent | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_awurgent_m2_ow   | R/W   | ddr axi port2 awurgent | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_arurgent_m2_ow   | R/W   | ddr axi port2 arurgent | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_awurgent_m3_ow   | R/W   | ddr axi port3 awurgent | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_arurgent_m3_ow   | R/W   | ddr axi port3 arurgent | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg_awurgent_m4_ow   | R/W   | ddr axi port4 awurgent | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | reg_arurgent_m4_ow   | R/W   | ddr axi port4 arurgent | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_awurgent_m5_ow   | R/W   | ddr axi port5 awurgent | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | reg_arurgent_m5_ow   | R/W   | ddr axi port5 arurgent | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg_awurgent_m6_ow   | R/W   | ddr axi port6 awurgent | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | reg_arurgent_m6_ow   | R/W   | ddr axi port6 arurgent | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 31:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

ddr_axi_urgent
^^^^^^^^^^^^^^

.. _table_ddr_axi_urgent:
.. table:: ddr_axi_urgent, Offset Address: 0x1bc
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_awurgent_m1      | R/W   | ddr axi port1 awurgent | 0x0  |
	|      |                      |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_arurgent_m1      | R/W   | ddr axi port1 arurgent | 0x0  |
	|      |                      |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_awurgent_m2      | R/W   | ddr axi port2 awurgent | 0x0  |
	|      |                      |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_arurgent_m2      | R/W   | ddr axi port2 arurgent | 0x0  |
	|      |                      |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_awurgent_m3      | R/W   | ddr axi port3 awurgent | 0x0  |
	|      |                      |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_arurgent_m3      | R/W   | ddr axi port3 arurgent | 0x0  |
	|      |                      |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg_awurgent_m4      | R/W   | ddr axi port4 awurgent | 0x0  |
	|      |                      |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | reg_arurgent_m4      | R/W   | ddr axi port4 arurgent | 0x0  |
	|      |                      |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_awurgent_m5      | R/W   | ddr axi port5 awurgent | 0x0  |
	|      |                      |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | reg_arurgent_m5      | R/W   | ddr axi port5 arurgent | 0x0  |
	|      |                      |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg_awurgent_m6      | R/W   | ddr axi port6 awurgent | 0x0  |
	|      |                      |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | reg_arurgent_m6      | R/W   | ddr axi port6 arurgent | 0x0  |
	|      |                      |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

ddr_axi_qos_0
^^^^^^^^^^^^^

.. _table_ddr_axi_qos_0:
.. table:: ddr_axi_qos_0, Offset Address: 0x1d8
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 3:0  | reg_awqos_m1         | R/W   | ddr axi port1 awqos    | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | reg_arqos_m1         | R/W   | ddr axi port1 arqos    | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 11:8 | reg_awqos_m2         | R/W   | ddr axi port2 awqos    | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| reg_arqos_m2         | R/W   | ddr axi port2 arqos    | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 19:16| reg_awqos_m3         | R/W   | ddr axi port3 awqos    | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 23:20| reg_arqos_m3         | R/W   | ddr axi port3 arqos    | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 27:24| reg_awqos_m4         | R/W   | ddr axi port4 awqos    | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| reg_arqos_m4         | R/W   | ddr axi port4 arqos    | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+

ddr_axi_qos_1
^^^^^^^^^^^^^

.. _table_ddr_axi_qos_1:
.. table:: ddr_axi_qos_1, Offset Address: 0x1dc
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 3:0  | reg_awqos_m5         | R/W   | ddr axi port5 awqos    | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | reg_arqos_m5         | R/W   | ddr axi port5 arqos    | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 11:8 | reg_awqos_m6         | R/W   | ddr axi port6 awqos    | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| reg_arqos_m6         | R/W   | ddr axi port6 arqos    | 0x0  |
	|      |                      |       | setting                |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

sd_pwrsw_ctrl
^^^^^^^^^^^^^

.. _table_sd_pwrsw_ctrl:
.. table:: sd_pwrsw_ctrl, Offset Address: 0x1f4
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_en_pwrsw         | R/W   | 18/33 IO power switch  | 0x0  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_pwrsw_vsel       | R/W   | 18/33 IO power switch  | 0x1  |
	|      |                      |       | enable                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0: 3.3v                |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: 1.8v                |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_pwrsw_disc       | R/W   | 18/33 IO power switch  | 0x0  |
	|      |                      |       | discharge enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_pwrsw_auto       | R/W   | 18/33 IO power switch  | 0x1  |
	|      |                      |       | auto protect enable    |      |
	+------+----------------------+-------+------------------------+------+
	| 31:4 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

sd_pwrsw_time
^^^^^^^^^^^^^

.. _table_sd_pwrsw_time:
.. table:: sd_pwrsw_time, Offset Address: 0x1f8
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_tpwrup           | R/W   | 18/33 IO power switch, | 0x1f4|
	|      |                      |       | power up protection    |      |
	|      |                      |       | time is 500x40ns =     |      |
	|      |                      |       | 20us                   |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_tpwrdn           | R/W   | 18/33 IO power switch, | 0x1f4|
	|      |                      |       | power down protection  |      |
	|      |                      |       | time is 500x40ns =     |      |
	|      |                      |       | 20us                   |      |
	+------+----------------------+-------+------------------------+------+

ddr_axi_qos_ow
^^^^^^^^^^^^^^

.. _table_ddr_axi_qos_ow:
.. table:: ddr_axi_qos_ow, Offset Address: 0x23c
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_awqos_m1_ow      | R/W   | ddr axi port1 awqos    | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_arqos_m1_ow      | R/W   | ddr axi port1 arqos    | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_awqos_m2_ow      | R/W   | ddr axi port2 awqos    | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_arqos_m2_ow      | R/W   | ddr axi port2 arqos    | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_awqos_m3_ow      | R/W   | ddr axi port3 awqos    | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_arqos_m3_ow      | R/W   | ddr axi port3 arqos    | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | reg_awqos_m4_ow      | R/W   | ddr axi port4 awqos    | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | reg_arqos_m4_ow      | R/W   | ddr axi port4 arqos    | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_awqos_m5_ow      | R/W   | ddr axi port5 awqos    | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | reg_arqos_m5_ow      | R/W   | ddr axi port5 arqos    | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg_awqos_m6_ow      | R/W   | ddr axi port6 awqos    | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | reg_arqos_m6_ow      | R/W   | ddr axi port6 arqos    | 0x1  |
	|      |                      |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 31:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

sd_ctrl_opt
^^^^^^^^^^^

.. _table_sd_ctrl_opt:
.. table:: sd_ctrl_opt, Offset Address: 0x294
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_sd0_carddet_ow   | R/W   | sd0 card detect over   | 0x0  |
	|      |                      |       | write enable           |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_sd0_carddet_sw   | R/W   | sd0 card detect over   | 0x0  |
	|      |                      |       | write value            |      |
	+------+----------------------+-------+------------------------+------+
	| 7:2  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_sd1_carddet_ow   | R/W   | sd1 card detect over   | 0x0  |
	|      |                      |       | write enable           |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | reg_sd1_carddet_sw   | R/W   | sd1 card detect over   | 0x0  |
	|      |                      |       | write value            |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg_sd1_phy_sel      | R/W   | sd1 phy sel            | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:11| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | reg\                 | R/W   | off chip sd0 pwr en    | 0x0  |
	|      | _sd0_pwr_en_polarity |       | polarity               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0: SD_LDO power ctrl   |      |
	|      |                      |       | high is power on , low |      |
	|      |                      |       | is power off           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: SD_LDO power ctrl   |      |
	|      |                      |       | high is power off,     |      |
	|      |                      |       | low is power on        |      |
	+------+----------------------+-------+------------------------+------+
	| 31:17| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

sdma_dma_int_mux
^^^^^^^^^^^^^^^^

.. _table_sdma_dma_int_mux:
.. table:: sdma_dma_int_mux, Offset Address: 0x298
	:widths: 1 3 1 4 2

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 8:0  | reg_dma_int_mux_cpu0 | R/W   | This register is used  | 0x1FF|
	|      |                      |       | to mux separate sdma   |      |
	|      |                      |       | channel interrupts to  |      |
	|      |                      |       | CPU0.                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | These are enable bits  |      |
	|      |                      |       | corresponding to       |      |
	|      |                      |       | {int\                  |      |
	|      |                      |       | r_cmnreg,intr_ch[7:0]} |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 18:10| reg_dma_int_mux_cpu1 | R/W   | This register is used  | 0x0  |
	|      |                      |       | to mux separate sdma   |      |
	|      |                      |       | channel interrupts to  |      |
	|      |                      |       | CPU1.                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | These are enable bits  |      |
	|      |                      |       | corresponding to       |      |
	|      |                      |       | {int\                  |      |
	|      |                      |       | r_cmnreg,intr_ch[7:0]} |      |
	+------+----------------------+-------+------------------------+------+
	| 19   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 28:20| reg_dma_int_mux_cpu2 | R/W   | This register is used  | 0x0  |
	|      |                      |       | to mux separate sdma   |      |
	|      |                      |       | channel interrupts to  |      |
	|      |                      |       | CPU2.                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | These are enable bits  |      |
	|      |                      |       | corresponding to       |      |
	|      |                      |       | {int\                  |      |
	|      |                      |       | r_cmnreg,intr_ch[7:0]} |      |
	+------+----------------------+-------+------------------------+------+
	| 31:29| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
