EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 3 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L 0-VHDL_Symbols:Shift U35
U 1 1 5E2098DD
P 1550 2550
F 0 "U35" H 1550 2350 50  0001 C CNN
F 1 "Shift" H 1550 2783 50  0000 C CNN
F 2 "" H 1550 2000 50  0001 C CNN
F 3 "" H 1550 2000 50  0001 C CNN
	1    1550 2550
	1    0    0    -1  
$EndComp
$Comp
L 0-VHDL_Symbols:Shift U36
U 1 1 5E209FE6
P 1550 3100
F 0 "U36" H 1550 2900 50  0001 C CNN
F 1 "Shift" H 1550 3333 50  0000 C CNN
F 2 "" H 1550 2550 50  0001 C CNN
F 3 "" H 1550 2550 50  0001 C CNN
	1    1550 3100
	1    0    0    -1  
$EndComp
$Comp
L 0-VHDL_Symbols:Shift U37
U 1 1 5E20A0A5
P 1550 3650
F 0 "U37" H 1550 3450 50  0001 C CNN
F 1 "Shift" H 1550 3883 50  0000 C CNN
F 2 "" H 1550 3100 50  0001 C CNN
F 3 "" H 1550 3100 50  0001 C CNN
	1    1550 3650
	1    0    0    -1  
$EndComp
$Comp
L 0-VHDL_Symbols:Shift U39
U 1 1 5E20A25F
P 1550 5550
F 0 "U39" H 1550 5350 50  0001 C CNN
F 1 "Shift" H 1550 5783 50  0000 C CNN
F 2 "" H 1550 5000 50  0001 C CNN
F 3 "" H 1550 5000 50  0001 C CNN
	1    1550 5550
	1    0    0    -1  
$EndComp
$Comp
L 0-VHDL_Symbols:DataSel-4-1 U40
U 1 1 5E20A452
P 4100 3200
F 0 "U40" H 4100 2950 50  0001 C CNN
F 1 "DataSel-4-1" H 4100 3583 50  0000 C CNN
F 2 "" H 4100 3250 50  0001 C CNN
F 3 "" H 4100 3250 50  0001 C CNN
	1    4100 3200
	1    0    0    -1  
$EndComp
$Comp
L 0-VHDL_Symbols:Accumulator U?
U 1 1 5E20AACB
P 4250 4550
AR Path="/5E20AACB" Ref="U?"  Part="1" 
AR Path="/5E0C9395/5E2086DD/5E20AACB" Ref="U42"  Part="1" 
F 0 "U42" H 4250 4250 50  0001 C CNN
F 1 "Accumulator" H 4250 4883 50  0000 C CNN
F 2 "" H 4250 3700 50  0001 C CNN
F 3 "" H 4250 3700 50  0001 C CNN
	1    4250 4550
	1    0    0    -1  
$EndComp
$Comp
L 0-VHDL_Symbols:DownCounter U41
U 1 1 5E20B9C1
P 4200 5550
F 0 "U41" H 4200 5550 50  0001 C CNN
F 1 "DownCounter" H 4200 5800 50  0000 C CNN
F 2 "" H 4200 4950 50  0001 C CNN
F 3 "" H 4200 4950 50  0001 C CNN
	1    4200 5550
	1    0    0    -1  
$EndComp
$Comp
L 0-VHDL_Symbols:SynAclFSM U45
U 1 1 5E210543
P 6150 6650
F 0 "U45" H 6150 6100 50  0001 C CNN
F 1 "SynAclFSM" H 6150 7233 50  0000 C CNN
F 2 "" H 6050 5450 50  0001 C CNN
F 3 "" H 6050 5450 50  0001 C CNN
	1    6150 6650
	1    0    0    -1  
$EndComp
$Comp
L 0-VHDL_Symbols:ShiftOut U48
U 1 1 5E210A36
P 9450 3150
F 0 "U48" H 9450 2950 50  0001 C CNN
F 1 "ShiftOut" H 9450 3450 50  0000 C CNN
F 2 "" H 9450 2600 50  0001 C CNN
F 3 "" H 9450 2600 50  0001 C CNN
	1    9450 3150
	1    0    0    -1  
$EndComp
$Comp
L 0-VHDL_Symbols:ShiftOut U49
U 1 1 5E2114AE
P 9450 4150
F 0 "U49" H 9450 3950 50  0001 C CNN
F 1 "ShiftOut" H 9450 4450 50  0000 C CNN
F 2 "" H 9450 3600 50  0001 C CNN
F 3 "" H 9450 3600 50  0001 C CNN
	1    9450 4150
	1    0    0    -1  
$EndComp
$Comp
L 0-VHDL_Symbols:ShiftOut U50
U 1 1 5E211CDD
P 9450 5150
F 0 "U50" H 9450 4950 50  0001 C CNN
F 1 "ShiftOut" H 9450 5450 50  0000 C CNN
F 2 "" H 9450 4600 50  0001 C CNN
F 3 "" H 9450 4600 50  0001 C CNN
	1    9450 5150
	1    0    0    -1  
$EndComp
$Comp
L 0-VHDL_Symbols:Shift U38
U 1 1 5E20A178
P 1550 4600
F 0 "U38" H 1550 4400 50  0001 C CNN
F 1 "Shift" H 1550 4833 50  0000 C CNN
F 2 "" H 1550 4050 50  0001 C CNN
F 3 "" H 1550 4050 50  0001 C CNN
	1    1550 4600
	1    0    0    -1  
$EndComp
Wire Wire Line
	2000 2400 2600 2400
Wire Wire Line
	2000 3500 2600 3500
Wire Wire Line
	2000 4450 2750 4450
Wire Wire Line
	2000 5400 2750 5400
Text Label 2000 2400 0    50   ~ 0
F_Ld_Syn_D
Text Label 2000 3050 0    50   ~ 0
F_Ld_Syn_Incr1
Text Label 2000 3500 0    50   ~ 0
F_ld_Syn_Incr2
Text Label 2000 4450 0    50   ~ 0
F_Ld_Syn_Accel_Val
Text Label 2000 5400 0    50   ~ 0
F_Ld_Syn_Accel_Cnt
Text Label 2000 2700 0    50   ~ 0
d
Text Label 2000 3250 0    50   ~ 0
incr1
Text Label 2000 3800 0    50   ~ 0
incr2
Wire Wire Line
	3800 3250 3400 3250
Wire Wire Line
	3800 3350 3400 3350
Text Label 3450 2950 0    50   ~ 0
d
Text Label 3450 3050 0    50   ~ 0
incr1
Text Label 3450 3150 0    50   ~ 0
incr2
Text Label 3450 3250 0    50   ~ 0
accelSum
Text Label 3450 3350 0    50   ~ 0
muxSel
Wire Wire Line
	3800 4650 3350 4650
Wire Wire Line
	3800 4550 3350 4550
Wire Wire Line
	3800 4450 3350 4450
Wire Wire Line
	3750 5500 3100 5500
Wire Wire Line
	3750 5600 3100 5600
Text Label 4700 4650 0    50   ~ 0
accelSum
$Comp
L 0-VHDL_Symbols:Adder U43
U 1 1 5E22212D
P 5550 2950
F 0 "U43" H 5550 2650 50  0001 C CNN
F 1 "Adder" H 5550 3283 50  0000 C CNN
F 2 "" H 5550 2100 50  0001 C CNN
F 3 "" H 5550 2100 50  0001 C CNN
	1    5550 2950
	1    0    0    -1  
$EndComp
Text Label 2000 4750 0    50   ~ 0
Accel
Text Label 3400 4750 0    50   ~ 0
accel
Text Label 3400 4450 0    50   ~ 0
accelUpdate
Text Label 3400 4550 0    50   ~ 0
accelClr
Text Label 3400 4650 0    50   ~ 0
accelAdd
Text Label 2000 5700 0    50   ~ 0
accelCount
Text Label 3150 5700 0    50   ~ 0
accelCount
Text Label 3150 5500 0    50   ~ 0
accelCountDec
Text Label 3150 5600 0    50   ~ 0
accelCountPreset
Text Label 4650 5600 0    50   ~ 0
accelCounter
Text Label 4650 5700 0    50   ~ 0
accelCounterZero
Text Label 4700 4750 0    50   ~ 0
accelAccumZero
$Comp
L 0-VHDL_Symbols:UpDownClrCounter U46
U 1 1 5E22D027
P 7800 3200
F 0 "U46" H 7800 2950 50  0001 C CNN
F 1 "UpDownClrCounter" H 7800 3483 50  0000 C CNN
F 2 "" H 7800 2600 50  0001 C CNN
F 3 "" H 7800 2600 50  0001 C CNN
	1    7800 3200
	1    0    0    -1  
$EndComp
$Comp
L 0-VHDL_Symbols:UpDownClrCounter U47
U 1 1 5E22D34A
P 7800 4200
F 0 "U47" H 7800 3950 50  0001 C CNN
F 1 "UpDownClrCounter" H 7800 4483 50  0000 C CNN
F 2 "" H 7800 3600 50  0001 C CNN
F 3 "" H 7800 3600 50  0001 C CNN
	1    7800 4200
	1    0    0    -1  
$EndComp
Wire Wire Line
	8250 3350 9000 3350
Wire Wire Line
	8250 4350 9000 4350
Wire Wire Line
	9900 4350 10350 4350
Wire Wire Line
	9900 3350 10350 3350
Wire Wire Line
	9900 2950 10350 2950
Wire Wire Line
	9900 3950 10350 3950
Wire Wire Line
	7350 4150 6850 4150
Wire Wire Line
	7350 4250 6850 4250
Wire Wire Line
	7350 4350 6850 4350
Wire Wire Line
	7350 3350 6850 3350
Wire Wire Line
	7350 3250 6850 3250
Wire Wire Line
	7350 3150 6850 3150
Text Label 7000 3150 0    50   ~ 0
xInc
Text Label 7000 4150 0    50   ~ 0
yInc
Text Label 7000 3350 0    50   ~ 0
clrPos
Text Label 7000 4350 0    50   ~ 0
clrPos
Text Label 7000 3250 0    50   ~ 0
dir
Text Label 7000 4250 0    50   ~ 0
dir
Wire Wire Line
	4400 3150 5150 3150
Text Label 4450 3150 0    50   ~ 0
aVal
Wire Wire Line
	5950 3150 6350 3150
Text Label 6000 3150 0    50   ~ 0
sum
Wire Wire Line
	5600 6800 5050 6800
Wire Wire Line
	5050 6900 5600 6900
Wire Wire Line
	5600 7000 4900 7000
Wire Wire Line
	5600 6700 5050 6700
Text Label 5200 6700 0    50   ~ 0
dir
Text Label 5200 6800 0    50   ~ 0
sum
Wire Wire Line
	6700 6200 7050 6200
Wire Wire Line
	6700 6300 7050 6300
Wire Wire Line
	6700 6400 7050 6400
Wire Wire Line
	6700 6500 7050 6500
Wire Wire Line
	6700 6600 7050 6600
Wire Wire Line
	6700 6700 7050 6700
Wire Wire Line
	6700 6800 7050 6800
Wire Wire Line
	6700 6900 7050 6900
Wire Wire Line
	6700 7000 7050 7000
Wire Wire Line
	6700 7100 7050 7100
Text Label 6700 6200 0    50   ~ 0
clrPos
Text Label 6700 6300 0    50   ~ 0
xInc
Text Label 6700 6400 0    50   ~ 0
yInc
Text Label 6700 6500 0    50   ~ 0
muxSel
Text Label 6700 6600 0    50   ~ 0
adderLoad
Text Label 6700 6700 0    50   ~ 0
adderEna
Text Label 6700 6800 0    50   ~ 0
accelPreset
Text Label 6700 6900 0    50   ~ 0
accelUpd
Text Label 6700 7000 0    50   ~ 0
accelClr
Text Label 6700 7100 0    50   ~ 0
decelActive
Text Label 5200 6900 0    50   ~ 0
decel
$Comp
L 0-VHDL_Symbols:SyncAccel U44
U 1 1 5E2590F0
P 6050 1450
F 0 "U44" H 6050 850 50  0001 C CNN
F 1 "SyncAccel" H 6050 2083 50  0000 C CNN
F 2 "" H 5950 1200 50  0001 C CNN
F 3 "" H 5950 1200 50  0001 C CNN
	1    6050 1450
	-1   0    0    -1  
$EndComp
Wire Wire Line
	6500 1550 6950 1550
Wire Wire Line
	6500 1650 6950 1650
Wire Wire Line
	6500 1750 6950 1750
Wire Wire Line
	6500 1850 6950 1850
Wire Wire Line
	6500 1950 6950 1950
Wire Wire Line
	5600 1750 5050 1750
Wire Wire Line
	5600 1850 5050 1850
Wire Wire Line
	5600 1950 5050 1950
Text Label 6550 1550 0    50   ~ 0
init
Text Label 6550 1650 0    50   ~ 0
ena
Text Label 6550 1750 0    50   ~ 0
decel
Text Label 6550 1850 0    50   ~ 0
ch
Text Label 6550 1950 0    50   ~ 0
dir
Text Label 5200 1750 0    50   ~ 0
dout
Text Label 5200 1850 0    50   ~ 0
synStep
Wire Wire Line
	5600 6400 5050 6400
Wire Wire Line
	5600 6500 5050 6500
Wire Wire Line
	5600 6600 5050 6600
Text Label 5200 6400 0    50   ~ 0
init
Text Label 5200 6500 0    50   ~ 0
ena
Text Label 5200 6600 0    50   ~ 0
ch
Text Label 8350 3350 0    50   ~ 0
xPos
Text Label 8350 4350 0    50   ~ 0
yPos
Text Label 9950 3350 0    50   ~ 0
xPosDout
Text Label 9950 4350 0    50   ~ 0
yPosDout
Text Label 9950 2950 0    50   ~ 0
F_Rd_XPos
Text Label 9950 3950 0    50   ~ 0
F_Rd_YPos
Wire Wire Line
	2000 5700 3750 5700
Wire Wire Line
	2000 4750 3800 4750
Wire Wire Line
	2750 2950 2750 2700
Wire Wire Line
	2750 2950 3800 2950
Wire Wire Line
	2000 3050 2600 3050
Wire Wire Line
	2750 3250 2750 3050
Wire Wire Line
	2000 3250 2750 3250
Wire Wire Line
	2750 3050 3800 3050
Wire Wire Line
	2850 3800 2850 3150
Wire Wire Line
	2000 3800 2850 3800
Wire Wire Line
	2850 3150 3800 3150
Wire Wire Line
	2000 2700 2750 2700
Wire Wire Line
	9900 4950 10600 4950
Wire Wire Line
	9900 5350 10600 5350
Wire Wire Line
	9000 5350 8450 5350
Text Label 8550 5350 0    50   ~ 0
accelSum
Text Label 9950 4950 0    50   ~ 0
F_Rd_Accel_Sum
Text Label 9950 5350 0    50   ~ 0
accelSumDout
Text Label 4950 7000 0    50   ~ 0
accelCounterZero
Wire Wire Line
	4650 5600 5300 5600
Wire Wire Line
	4650 5700 5300 5700
Wire Wire Line
	4700 4650 5300 4650
Wire Wire Line
	4700 4750 5300 4750
$EndSCHEMATC
