// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xmultibyteog2.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XMultibyteog2_CfgInitialize(XMultibyteog2 *InstancePtr, XMultibyteog2_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctrl_BaseAddress = ConfigPtr->Ctrl_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XMultibyteog2_Start(XMultibyteog2 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_AP_CTRL) & 0x80;
    XMultibyteog2_WriteReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XMultibyteog2_IsDone(XMultibyteog2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XMultibyteog2_IsIdle(XMultibyteog2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XMultibyteog2_IsReady(XMultibyteog2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XMultibyteog2_EnableAutoRestart(XMultibyteog2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMultibyteog2_WriteReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_AP_CTRL, 0x80);
}

void XMultibyteog2_DisableAutoRestart(XMultibyteog2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMultibyteog2_WriteReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_AP_CTRL, 0);
}

u32 XMultibyteog2_Get_pressure_msb(XMultibyteog2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_PRESSURE_MSB_DATA);
    return Data;
}

u32 XMultibyteog2_Get_pressure_msb_vld(XMultibyteog2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_PRESSURE_MSB_CTRL);
    return Data & 0x1;
}

u32 XMultibyteog2_Get_pressure_lsb(XMultibyteog2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_PRESSURE_LSB_DATA);
    return Data;
}

u32 XMultibyteog2_Get_pressure_lsb_vld(XMultibyteog2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_PRESSURE_LSB_CTRL);
    return Data & 0x1;
}

u32 XMultibyteog2_Get_pressure_xlsb(XMultibyteog2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_PRESSURE_XLSB_DATA);
    return Data;
}

u32 XMultibyteog2_Get_pressure_xlsb_vld(XMultibyteog2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_PRESSURE_XLSB_CTRL);
    return Data & 0x1;
}

void XMultibyteog2_InterruptGlobalEnable(XMultibyteog2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMultibyteog2_WriteReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_GIE, 1);
}

void XMultibyteog2_InterruptGlobalDisable(XMultibyteog2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMultibyteog2_WriteReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_GIE, 0);
}

void XMultibyteog2_InterruptEnable(XMultibyteog2 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_IER);
    XMultibyteog2_WriteReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_IER, Register | Mask);
}

void XMultibyteog2_InterruptDisable(XMultibyteog2 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_IER);
    XMultibyteog2_WriteReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_IER, Register & (~Mask));
}

void XMultibyteog2_InterruptClear(XMultibyteog2 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMultibyteog2_WriteReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_ISR, Mask);
}

u32 XMultibyteog2_InterruptGetEnabled(XMultibyteog2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_IER);
}

u32 XMultibyteog2_InterruptGetStatus(XMultibyteog2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XMultibyteog2_ReadReg(InstancePtr->Ctrl_BaseAddress, XMULTIBYTEOG2_CTRL_ADDR_ISR);
}

