{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.07808,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09203,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.021923,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00745372,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0033213,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00745372,
	"finish__design__instance__count__class:fill_cell": 4694,
	"finish__design__instance__area__class:fill_cell": 15368.7,
	"finish__design__instance__count__class:tap_cell": 248,
	"finish__design__instance__area__class:tap_cell": 65.968,
	"finish__design__instance__count__class:buffer": 126,
	"finish__design__instance__area__class:buffer": 176.092,
	"finish__design__instance__count__class:clock_buffer": 60,
	"finish__design__instance__area__class:clock_buffer": 72.352,
	"finish__design__instance__count__class:timing_repair_buffer": 97,
	"finish__design__instance__area__class:timing_repair_buffer": 77.406,
	"finish__design__instance__count__class:inverter": 98,
	"finish__design__instance__area__class:inverter": 58.786,
	"finish__design__instance__count__class:clock_inverter": 26,
	"finish__design__instance__area__class:clock_inverter": 19.95,
	"finish__design__instance__count__class:sequential_cell": 259,
	"finish__design__instance__area__class:sequential_cell": 1181.31,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1578,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2361.28,
	"finish__design__instance__count": 7186,
	"finish__design__instance__area": 19381.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.275964,
	"finish__clock__skew__setup": 0.0122484,
	"finish__clock__skew__hold": 0.0122484,
	"finish__timing__drv__max_slew_limit": 0.377586,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0714701,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00306394,
	"finish__power__switching__total": 0.00204508,
	"finish__power__leakage__total": 9.37941e-05,
	"finish__power__total": 0.00520281,
	"finish__design__io": 99,
	"finish__design__die__area": 22500,
	"finish__design__core__area": 19381.8,
	"finish__design__instance__count": 2492,
	"finish__design__instance__area": 4013.14,
	"finish__design__instance__count__stdcell": 2492,
	"finish__design__instance__area__stdcell": 4013.14,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.207057,
	"finish__design__instance__utilization__stdcell": 0.207057,
	"finish__design__rows": 99,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 99,
	"finish__design__sites": 72864,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 72864,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}