<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="xcku035_0" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="29"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[28]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[27]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[26]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[25]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[24]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[23]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[22]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[21]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[20]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[19]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[18]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[17]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[16]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[15]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[14]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[13]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[12]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[11]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[10]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[9]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[8]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[7]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[6]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[5]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[4]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[3]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[2]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[1]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/trigger_fifo_read"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="40"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[39]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[38]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[37]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[36]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[35]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[34]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[33]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[32]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[31]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[30]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[29]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[28]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[27]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[26]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[25]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[24]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[23]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[22]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[21]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[20]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[19]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[18]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[17]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[16]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[15]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[14]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[13]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[12]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[11]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[10]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[9]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[8]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[7]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[6]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[5]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[4]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[3]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[2]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[1]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/matching_busy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/tdc_fifo_read"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/readout_fifo_full"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="40"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[39]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[38]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[37]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[36]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[35]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[34]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[33]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[32]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[31]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[30]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[29]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[28]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[27]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[26]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[25]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[24]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[23]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[22]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[21]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[20]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[19]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[18]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[17]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[16]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[15]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[14]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[13]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[12]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[11]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[10]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[9]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[8]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[7]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[6]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[5]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[4]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[3]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[2]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[1]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/event_data_ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/building_busy"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/hit_count[9]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/hit_count[8]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/hit_count[7]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/hit_count[6]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/hit_count[5]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/hit_count[4]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/hit_count[3]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/hit_count[2]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/hit_count[1]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/hit_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/state[5]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/state[4]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/state[3]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/state[2]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/state[1]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_event_builder/nextstate[5]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/nextstate[4]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/nextstate[3]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/nextstate[2]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/nextstate[1]"/>
        <net name="tdc_decoder_top_inst/inst_event_builder/nextstate[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
