
09-PIO-DRIVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003ef0  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00403ef0  00403ef0  00013ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20400000  00403ef8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000d8  2040086c  00404764  0002086c  2**2
                  ALLOC
  4 .stack        00002004  20400944  0040483c  0002086c  2**0
                  ALLOC
  5 .heap         00000200  20402948  00406840  0002086c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002086c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002089a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000c0de  00000000  00000000  000208f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001e75  00000000  00000000  0002c9d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004357  00000000  00000000  0002e846  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a10  00000000  00000000  00032b9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009e8  00000000  00000000  000335ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001f16c  00000000  00000000  00033f95  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000b242  00000000  00000000  00053101  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008a4bb  00000000  00000000  0005e343  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000211c  00000000  00000000  000e8800  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402948 	.word	0x20402948
  400004:	0040079d 	.word	0x0040079d
  400008:	00400799 	.word	0x00400799
  40000c:	00400799 	.word	0x00400799
  400010:	00400799 	.word	0x00400799
  400014:	00400799 	.word	0x00400799
  400018:	00400799 	.word	0x00400799
	...
  40002c:	00400799 	.word	0x00400799
  400030:	00400799 	.word	0x00400799
  400034:	00000000 	.word	0x00000000
  400038:	00400799 	.word	0x00400799
  40003c:	00400799 	.word	0x00400799
  400040:	00400799 	.word	0x00400799
  400044:	00400799 	.word	0x00400799
  400048:	00400799 	.word	0x00400799
  40004c:	00400799 	.word	0x00400799
  400050:	00400799 	.word	0x00400799
  400054:	00400799 	.word	0x00400799
  400058:	00400799 	.word	0x00400799
  40005c:	00400799 	.word	0x00400799
  400060:	00400799 	.word	0x00400799
  400064:	00000000 	.word	0x00000000
  400068:	00400475 	.word	0x00400475
  40006c:	00400489 	.word	0x00400489
  400070:	0040049d 	.word	0x0040049d
  400074:	00400799 	.word	0x00400799
  400078:	00400799 	.word	0x00400799
  40007c:	00400799 	.word	0x00400799
  400080:	004004b1 	.word	0x004004b1
  400084:	004004c5 	.word	0x004004c5
  400088:	00400799 	.word	0x00400799
  40008c:	00400799 	.word	0x00400799
  400090:	00400799 	.word	0x00400799
  400094:	00400799 	.word	0x00400799
  400098:	00400799 	.word	0x00400799
  40009c:	00400799 	.word	0x00400799
  4000a0:	00400799 	.word	0x00400799
  4000a4:	00400799 	.word	0x00400799
  4000a8:	00400799 	.word	0x00400799
  4000ac:	00400799 	.word	0x00400799
  4000b0:	00400799 	.word	0x00400799
  4000b4:	00400799 	.word	0x00400799
  4000b8:	00400799 	.word	0x00400799
  4000bc:	00400799 	.word	0x00400799
  4000c0:	00400799 	.word	0x00400799
  4000c4:	00400799 	.word	0x00400799
  4000c8:	00400799 	.word	0x00400799
  4000cc:	00400799 	.word	0x00400799
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00400799 	.word	0x00400799
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00400799 	.word	0x00400799
  4000e0:	00400799 	.word	0x00400799
  4000e4:	00400799 	.word	0x00400799
  4000e8:	00400799 	.word	0x00400799
  4000ec:	00400799 	.word	0x00400799
  4000f0:	00400799 	.word	0x00400799
  4000f4:	00400799 	.word	0x00400799
  4000f8:	00400799 	.word	0x00400799
  4000fc:	00400799 	.word	0x00400799
  400100:	00400799 	.word	0x00400799
  400104:	00400799 	.word	0x00400799
  400108:	00400799 	.word	0x00400799
  40010c:	00400799 	.word	0x00400799
  400110:	00400799 	.word	0x00400799
	...
  400120:	00400799 	.word	0x00400799
  400124:	00400799 	.word	0x00400799
  400128:	00400799 	.word	0x00400799
  40012c:	00400799 	.word	0x00400799
  400130:	00400799 	.word	0x00400799
  400134:	00000000 	.word	0x00000000
  400138:	00400799 	.word	0x00400799
  40013c:	00400799 	.word	0x00400799

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040086c 	.word	0x2040086c
  40015c:	00000000 	.word	0x00000000
  400160:	00403ef8 	.word	0x00403ef8

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400870 	.word	0x20400870
  400190:	00403ef8 	.word	0x00403ef8
  400194:	00403ef8 	.word	0x00403ef8
  400198:	00000000 	.word	0x00000000

0040019c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40019c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40019e:	4810      	ldr	r0, [pc, #64]	; (4001e0 <sysclk_init+0x44>)
  4001a0:	4b10      	ldr	r3, [pc, #64]	; (4001e4 <sysclk_init+0x48>)
  4001a2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001a4:	213e      	movs	r1, #62	; 0x3e
  4001a6:	2000      	movs	r0, #0
  4001a8:	4b0f      	ldr	r3, [pc, #60]	; (4001e8 <sysclk_init+0x4c>)
  4001aa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001ac:	4c0f      	ldr	r4, [pc, #60]	; (4001ec <sysclk_init+0x50>)
  4001ae:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001b0:	2800      	cmp	r0, #0
  4001b2:	d0fc      	beq.n	4001ae <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001b4:	4b0e      	ldr	r3, [pc, #56]	; (4001f0 <sysclk_init+0x54>)
  4001b6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001b8:	4a0e      	ldr	r2, [pc, #56]	; (4001f4 <sysclk_init+0x58>)
  4001ba:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x5c>)
  4001bc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001be:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x60>)
  4001c0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001c2:	2800      	cmp	r0, #0
  4001c4:	d0fc      	beq.n	4001c0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001c6:	2002      	movs	r0, #2
  4001c8:	4b0d      	ldr	r3, [pc, #52]	; (400200 <sysclk_init+0x64>)
  4001ca:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001cc:	2000      	movs	r0, #0
  4001ce:	4b0d      	ldr	r3, [pc, #52]	; (400204 <sysclk_init+0x68>)
  4001d0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001d2:	4b0d      	ldr	r3, [pc, #52]	; (400208 <sysclk_init+0x6c>)
  4001d4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001d6:	4802      	ldr	r0, [pc, #8]	; (4001e0 <sysclk_init+0x44>)
  4001d8:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
  4001dc:	bd10      	pop	{r4, pc}
  4001de:	bf00      	nop
  4001e0:	11e1a300 	.word	0x11e1a300
  4001e4:	00400989 	.word	0x00400989
  4001e8:	0040057d 	.word	0x0040057d
  4001ec:	004005d1 	.word	0x004005d1
  4001f0:	004005e1 	.word	0x004005e1
  4001f4:	20183f01 	.word	0x20183f01
  4001f8:	400e0600 	.word	0x400e0600
  4001fc:	004005f1 	.word	0x004005f1
  400200:	004004d9 	.word	0x004004d9
  400204:	00400515 	.word	0x00400515
  400208:	00400879 	.word	0x00400879

0040020c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40020c:	b990      	cbnz	r0, 400234 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40020e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400212:	460c      	mov	r4, r1
  400214:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400216:	2a00      	cmp	r2, #0
  400218:	dd0f      	ble.n	40023a <_read+0x2e>
  40021a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40021c:	4e08      	ldr	r6, [pc, #32]	; (400240 <_read+0x34>)
  40021e:	4d09      	ldr	r5, [pc, #36]	; (400244 <_read+0x38>)
  400220:	6830      	ldr	r0, [r6, #0]
  400222:	4621      	mov	r1, r4
  400224:	682b      	ldr	r3, [r5, #0]
  400226:	4798      	blx	r3
		ptr++;
  400228:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40022a:	42a7      	cmp	r7, r4
  40022c:	d1f8      	bne.n	400220 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40022e:	4640      	mov	r0, r8
  400230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400234:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400238:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40023a:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  40023c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400240:	2040093c 	.word	0x2040093c
  400244:	20400934 	.word	0x20400934

00400248 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400248:	3801      	subs	r0, #1
  40024a:	2802      	cmp	r0, #2
  40024c:	d815      	bhi.n	40027a <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40024e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400252:	460e      	mov	r6, r1
  400254:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400256:	b19a      	cbz	r2, 400280 <_write+0x38>
  400258:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40025a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400294 <_write+0x4c>
  40025e:	4f0c      	ldr	r7, [pc, #48]	; (400290 <_write+0x48>)
  400260:	f8d8 0000 	ldr.w	r0, [r8]
  400264:	f815 1b01 	ldrb.w	r1, [r5], #1
  400268:	683b      	ldr	r3, [r7, #0]
  40026a:	4798      	blx	r3
  40026c:	2800      	cmp	r0, #0
  40026e:	db0a      	blt.n	400286 <_write+0x3e>
  400270:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400272:	3c01      	subs	r4, #1
  400274:	d1f4      	bne.n	400260 <_write+0x18>
  400276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  40027a:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  40027e:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400280:	2000      	movs	r0, #0
  400282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400286:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40028a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40028e:	bf00      	nop
  400290:	20400938 	.word	0x20400938
  400294:	2040093c 	.word	0x2040093c

00400298 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40029a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40029e:	4b57      	ldr	r3, [pc, #348]	; (4003fc <board_init+0x164>)
  4002a0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002a2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4002a6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4002aa:	4b55      	ldr	r3, [pc, #340]	; (400400 <board_init+0x168>)
  4002ac:	2200      	movs	r2, #0
  4002ae:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4002b2:	695a      	ldr	r2, [r3, #20]
  4002b4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4002b8:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002ba:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4002be:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4002c2:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4002c6:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4002ca:	f006 0707 	and.w	r7, r6, #7
  4002ce:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4002d0:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4002d4:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  4002d8:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002dc:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4002e0:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  4002e2:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  4002e4:	fa05 f107 	lsl.w	r1, r5, r7
  4002e8:	fa03 f200 	lsl.w	r2, r3, r0
  4002ec:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  4002ee:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  4002f2:	3b01      	subs	r3, #1
  4002f4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4002f8:	d1f6      	bne.n	4002e8 <board_init+0x50>
        } while(sets--);
  4002fa:	3d01      	subs	r5, #1
  4002fc:	f1b5 3fff 	cmp.w	r5, #4294967295
  400300:	d1ef      	bne.n	4002e2 <board_init+0x4a>
  400302:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400306:	4b3e      	ldr	r3, [pc, #248]	; (400400 <board_init+0x168>)
  400308:	695a      	ldr	r2, [r3, #20]
  40030a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40030e:	615a      	str	r2, [r3, #20]
  400310:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400314:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400318:	4a3a      	ldr	r2, [pc, #232]	; (400404 <board_init+0x16c>)
  40031a:	493b      	ldr	r1, [pc, #236]	; (400408 <board_init+0x170>)
  40031c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40031e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400322:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400324:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400328:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40032c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400330:	f022 0201 	bic.w	r2, r2, #1
  400334:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400338:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  40033c:	f022 0201 	bic.w	r2, r2, #1
  400340:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400344:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400348:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40034c:	200a      	movs	r0, #10
  40034e:	4c2f      	ldr	r4, [pc, #188]	; (40040c <board_init+0x174>)
  400350:	47a0      	blx	r4
  400352:	200b      	movs	r0, #11
  400354:	47a0      	blx	r4
  400356:	200c      	movs	r0, #12
  400358:	47a0      	blx	r4
  40035a:	2010      	movs	r0, #16
  40035c:	47a0      	blx	r4
  40035e:	2011      	movs	r0, #17
  400360:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400362:	4b2b      	ldr	r3, [pc, #172]	; (400410 <board_init+0x178>)
  400364:	f44f 7280 	mov.w	r2, #256	; 0x100
  400368:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40036a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40036e:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400370:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400374:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400378:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40037a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  40037e:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400380:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400384:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  400386:	621a      	str	r2, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400388:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40038c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40038e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400392:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400394:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400396:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40039a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40039c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4003a0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4003a4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4003ac:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003b2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003b4:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4003ba:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003bc:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4003c0:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4003c2:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003c4:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4003c8:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003ca:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4003cc:	4a11      	ldr	r2, [pc, #68]	; (400414 <board_init+0x17c>)
  4003ce:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4003d2:	f043 0310 	orr.w	r3, r3, #16
  4003d6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4003da:	4b0f      	ldr	r3, [pc, #60]	; (400418 <board_init+0x180>)
  4003dc:	2210      	movs	r2, #16
  4003de:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4003e0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4003e4:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4003e6:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4003e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  4003ec:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003ee:	4311      	orrs	r1, r2
  4003f0:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  4003f2:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003f4:	4311      	orrs	r1, r2
  4003f6:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003f8:	605a      	str	r2, [r3, #4]
  4003fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4003fc:	400e1850 	.word	0x400e1850
  400400:	e000ed00 	.word	0xe000ed00
  400404:	400e0c00 	.word	0x400e0c00
  400408:	5a00080c 	.word	0x5a00080c
  40040c:	00400601 	.word	0x00400601
  400410:	400e1200 	.word	0x400e1200
  400414:	40088000 	.word	0x40088000
  400418:	400e1000 	.word	0x400e1000

0040041c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40041c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40041e:	4770      	bx	lr

00400420 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400420:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400422:	4770      	bx	lr

00400424 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400428:	4604      	mov	r4, r0
  40042a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40042c:	4b0e      	ldr	r3, [pc, #56]	; (400468 <pio_handler_process+0x44>)
  40042e:	4798      	blx	r3
  400430:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400432:	4620      	mov	r0, r4
  400434:	4b0d      	ldr	r3, [pc, #52]	; (40046c <pio_handler_process+0x48>)
  400436:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400438:	4005      	ands	r5, r0
  40043a:	d013      	beq.n	400464 <pio_handler_process+0x40>
  40043c:	4c0c      	ldr	r4, [pc, #48]	; (400470 <pio_handler_process+0x4c>)
  40043e:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400442:	6823      	ldr	r3, [r4, #0]
  400444:	4543      	cmp	r3, r8
  400446:	d108      	bne.n	40045a <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400448:	6861      	ldr	r1, [r4, #4]
  40044a:	4229      	tst	r1, r5
  40044c:	d005      	beq.n	40045a <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40044e:	68e3      	ldr	r3, [r4, #12]
  400450:	4640      	mov	r0, r8
  400452:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400454:	6863      	ldr	r3, [r4, #4]
  400456:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40045a:	42b4      	cmp	r4, r6
  40045c:	d002      	beq.n	400464 <pio_handler_process+0x40>
  40045e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400460:	2d00      	cmp	r5, #0
  400462:	d1ee      	bne.n	400442 <pio_handler_process+0x1e>
  400464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400468:	0040041d 	.word	0x0040041d
  40046c:	00400421 	.word	0x00400421
  400470:	20400888 	.word	0x20400888

00400474 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400474:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400476:	210a      	movs	r1, #10
  400478:	4801      	ldr	r0, [pc, #4]	; (400480 <PIOA_Handler+0xc>)
  40047a:	4b02      	ldr	r3, [pc, #8]	; (400484 <PIOA_Handler+0x10>)
  40047c:	4798      	blx	r3
  40047e:	bd08      	pop	{r3, pc}
  400480:	400e0e00 	.word	0x400e0e00
  400484:	00400425 	.word	0x00400425

00400488 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400488:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40048a:	210b      	movs	r1, #11
  40048c:	4801      	ldr	r0, [pc, #4]	; (400494 <PIOB_Handler+0xc>)
  40048e:	4b02      	ldr	r3, [pc, #8]	; (400498 <PIOB_Handler+0x10>)
  400490:	4798      	blx	r3
  400492:	bd08      	pop	{r3, pc}
  400494:	400e1000 	.word	0x400e1000
  400498:	00400425 	.word	0x00400425

0040049c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40049c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40049e:	210c      	movs	r1, #12
  4004a0:	4801      	ldr	r0, [pc, #4]	; (4004a8 <PIOC_Handler+0xc>)
  4004a2:	4b02      	ldr	r3, [pc, #8]	; (4004ac <PIOC_Handler+0x10>)
  4004a4:	4798      	blx	r3
  4004a6:	bd08      	pop	{r3, pc}
  4004a8:	400e1200 	.word	0x400e1200
  4004ac:	00400425 	.word	0x00400425

004004b0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4004b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4004b2:	2110      	movs	r1, #16
  4004b4:	4801      	ldr	r0, [pc, #4]	; (4004bc <PIOD_Handler+0xc>)
  4004b6:	4b02      	ldr	r3, [pc, #8]	; (4004c0 <PIOD_Handler+0x10>)
  4004b8:	4798      	blx	r3
  4004ba:	bd08      	pop	{r3, pc}
  4004bc:	400e1400 	.word	0x400e1400
  4004c0:	00400425 	.word	0x00400425

004004c4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4004c4:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4004c6:	2111      	movs	r1, #17
  4004c8:	4801      	ldr	r0, [pc, #4]	; (4004d0 <PIOE_Handler+0xc>)
  4004ca:	4b02      	ldr	r3, [pc, #8]	; (4004d4 <PIOE_Handler+0x10>)
  4004cc:	4798      	blx	r3
  4004ce:	bd08      	pop	{r3, pc}
  4004d0:	400e1600 	.word	0x400e1600
  4004d4:	00400425 	.word	0x00400425

004004d8 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4004d8:	2803      	cmp	r0, #3
  4004da:	d007      	beq.n	4004ec <pmc_mck_set_division+0x14>
  4004dc:	2804      	cmp	r0, #4
  4004de:	d008      	beq.n	4004f2 <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4004e0:	2802      	cmp	r0, #2
  4004e2:	bf0c      	ite	eq
  4004e4:	f44f 7280 	moveq.w	r2, #256	; 0x100
  4004e8:	2200      	movne	r2, #0
  4004ea:	e004      	b.n	4004f6 <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4004ec:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  4004f0:	e001      	b.n	4004f6 <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4004f2:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4004f6:	4906      	ldr	r1, [pc, #24]	; (400510 <pmc_mck_set_division+0x38>)
  4004f8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4004fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4004fe:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400500:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400502:	460a      	mov	r2, r1
  400504:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400506:	f013 0f08 	tst.w	r3, #8
  40050a:	d0fb      	beq.n	400504 <pmc_mck_set_division+0x2c>
}
  40050c:	4770      	bx	lr
  40050e:	bf00      	nop
  400510:	400e0600 	.word	0x400e0600

00400514 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400514:	4a18      	ldr	r2, [pc, #96]	; (400578 <pmc_switch_mck_to_pllack+0x64>)
  400516:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400518:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40051c:	4318      	orrs	r0, r3
  40051e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400520:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400522:	f013 0f08 	tst.w	r3, #8
  400526:	d003      	beq.n	400530 <pmc_switch_mck_to_pllack+0x1c>
  400528:	e009      	b.n	40053e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40052a:	3b01      	subs	r3, #1
  40052c:	d103      	bne.n	400536 <pmc_switch_mck_to_pllack+0x22>
  40052e:	e01e      	b.n	40056e <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400530:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400534:	4910      	ldr	r1, [pc, #64]	; (400578 <pmc_switch_mck_to_pllack+0x64>)
  400536:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400538:	f012 0f08 	tst.w	r2, #8
  40053c:	d0f5      	beq.n	40052a <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40053e:	4a0e      	ldr	r2, [pc, #56]	; (400578 <pmc_switch_mck_to_pllack+0x64>)
  400540:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400542:	f023 0303 	bic.w	r3, r3, #3
  400546:	f043 0302 	orr.w	r3, r3, #2
  40054a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40054c:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40054e:	f010 0008 	ands.w	r0, r0, #8
  400552:	d004      	beq.n	40055e <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400554:	2000      	movs	r0, #0
  400556:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400558:	3b01      	subs	r3, #1
  40055a:	d103      	bne.n	400564 <pmc_switch_mck_to_pllack+0x50>
  40055c:	e009      	b.n	400572 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40055e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400562:	4905      	ldr	r1, [pc, #20]	; (400578 <pmc_switch_mck_to_pllack+0x64>)
  400564:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400566:	f012 0f08 	tst.w	r2, #8
  40056a:	d0f5      	beq.n	400558 <pmc_switch_mck_to_pllack+0x44>
  40056c:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40056e:	2001      	movs	r0, #1
  400570:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400572:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400574:	4770      	bx	lr
  400576:	bf00      	nop
  400578:	400e0600 	.word	0x400e0600

0040057c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40057c:	b138      	cbz	r0, 40058e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40057e:	490e      	ldr	r1, [pc, #56]	; (4005b8 <pmc_switch_mainck_to_xtal+0x3c>)
  400580:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400582:	4a0e      	ldr	r2, [pc, #56]	; (4005bc <pmc_switch_mainck_to_xtal+0x40>)
  400584:	401a      	ands	r2, r3
  400586:	4b0e      	ldr	r3, [pc, #56]	; (4005c0 <pmc_switch_mainck_to_xtal+0x44>)
  400588:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40058a:	620b      	str	r3, [r1, #32]
  40058c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40058e:	480a      	ldr	r0, [pc, #40]	; (4005b8 <pmc_switch_mainck_to_xtal+0x3c>)
  400590:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400592:	0209      	lsls	r1, r1, #8
  400594:	b289      	uxth	r1, r1
  400596:	4a0b      	ldr	r2, [pc, #44]	; (4005c4 <pmc_switch_mainck_to_xtal+0x48>)
  400598:	401a      	ands	r2, r3
  40059a:	4b0b      	ldr	r3, [pc, #44]	; (4005c8 <pmc_switch_mainck_to_xtal+0x4c>)
  40059c:	4313      	orrs	r3, r2
  40059e:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005a0:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4005a2:	4602      	mov	r2, r0
  4005a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4005a6:	f013 0f01 	tst.w	r3, #1
  4005aa:	d0fb      	beq.n	4005a4 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4005ac:	4a02      	ldr	r2, [pc, #8]	; (4005b8 <pmc_switch_mainck_to_xtal+0x3c>)
  4005ae:	6a11      	ldr	r1, [r2, #32]
  4005b0:	4b06      	ldr	r3, [pc, #24]	; (4005cc <pmc_switch_mainck_to_xtal+0x50>)
  4005b2:	430b      	orrs	r3, r1
  4005b4:	6213      	str	r3, [r2, #32]
  4005b6:	4770      	bx	lr
  4005b8:	400e0600 	.word	0x400e0600
  4005bc:	fec8fffc 	.word	0xfec8fffc
  4005c0:	01370002 	.word	0x01370002
  4005c4:	ffc8fffc 	.word	0xffc8fffc
  4005c8:	00370001 	.word	0x00370001
  4005cc:	01370000 	.word	0x01370000

004005d0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4005d0:	4b02      	ldr	r3, [pc, #8]	; (4005dc <pmc_osc_is_ready_mainck+0xc>)
  4005d2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4005d4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4005d8:	4770      	bx	lr
  4005da:	bf00      	nop
  4005dc:	400e0600 	.word	0x400e0600

004005e0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4005e0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4005e4:	4b01      	ldr	r3, [pc, #4]	; (4005ec <pmc_disable_pllack+0xc>)
  4005e6:	629a      	str	r2, [r3, #40]	; 0x28
  4005e8:	4770      	bx	lr
  4005ea:	bf00      	nop
  4005ec:	400e0600 	.word	0x400e0600

004005f0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4005f0:	4b02      	ldr	r3, [pc, #8]	; (4005fc <pmc_is_locked_pllack+0xc>)
  4005f2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4005f4:	f000 0002 	and.w	r0, r0, #2
  4005f8:	4770      	bx	lr
  4005fa:	bf00      	nop
  4005fc:	400e0600 	.word	0x400e0600

00400600 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400600:	283f      	cmp	r0, #63	; 0x3f
  400602:	d81e      	bhi.n	400642 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400604:	281f      	cmp	r0, #31
  400606:	d80c      	bhi.n	400622 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400608:	4b11      	ldr	r3, [pc, #68]	; (400650 <pmc_enable_periph_clk+0x50>)
  40060a:	699a      	ldr	r2, [r3, #24]
  40060c:	2301      	movs	r3, #1
  40060e:	4083      	lsls	r3, r0
  400610:	4393      	bics	r3, r2
  400612:	d018      	beq.n	400646 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400614:	2301      	movs	r3, #1
  400616:	fa03 f000 	lsl.w	r0, r3, r0
  40061a:	4b0d      	ldr	r3, [pc, #52]	; (400650 <pmc_enable_periph_clk+0x50>)
  40061c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40061e:	2000      	movs	r0, #0
  400620:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400622:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400624:	4b0a      	ldr	r3, [pc, #40]	; (400650 <pmc_enable_periph_clk+0x50>)
  400626:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40062a:	2301      	movs	r3, #1
  40062c:	4083      	lsls	r3, r0
  40062e:	4393      	bics	r3, r2
  400630:	d00b      	beq.n	40064a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400632:	2301      	movs	r3, #1
  400634:	fa03 f000 	lsl.w	r0, r3, r0
  400638:	4b05      	ldr	r3, [pc, #20]	; (400650 <pmc_enable_periph_clk+0x50>)
  40063a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  40063e:	2000      	movs	r0, #0
  400640:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400642:	2001      	movs	r0, #1
  400644:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400646:	2000      	movs	r0, #0
  400648:	4770      	bx	lr
  40064a:	2000      	movs	r0, #0
}
  40064c:	4770      	bx	lr
  40064e:	bf00      	nop
  400650:	400e0600 	.word	0x400e0600

00400654 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400654:	6943      	ldr	r3, [r0, #20]
  400656:	f013 0f02 	tst.w	r3, #2
  40065a:	d002      	beq.n	400662 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40065c:	61c1      	str	r1, [r0, #28]
	return 0;
  40065e:	2000      	movs	r0, #0
  400660:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400662:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400664:	4770      	bx	lr
  400666:	bf00      	nop

00400668 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400668:	6943      	ldr	r3, [r0, #20]
  40066a:	f013 0f01 	tst.w	r3, #1
  40066e:	d003      	beq.n	400678 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400670:	6983      	ldr	r3, [r0, #24]
  400672:	700b      	strb	r3, [r1, #0]
	return 0;
  400674:	2000      	movs	r0, #0
  400676:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400678:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  40067a:	4770      	bx	lr

0040067c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40067c:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40067e:	010c      	lsls	r4, r1, #4
  400680:	4294      	cmp	r4, r2
  400682:	d90f      	bls.n	4006a4 <usart_set_async_baudrate+0x28>
  400684:	e01a      	b.n	4006bc <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400686:	6841      	ldr	r1, [r0, #4]
  400688:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  40068c:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40068e:	0412      	lsls	r2, r2, #16
  400690:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400694:	431a      	orrs	r2, r3
  400696:	6202      	str	r2, [r0, #32]

	return 0;
  400698:	2000      	movs	r0, #0
  40069a:	e01c      	b.n	4006d6 <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  40069c:	2001      	movs	r0, #1
  40069e:	e01a      	b.n	4006d6 <usart_set_async_baudrate+0x5a>
  4006a0:	2001      	movs	r0, #1
  4006a2:	e018      	b.n	4006d6 <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4006a4:	0863      	lsrs	r3, r4, #1
  4006a6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4006aa:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  4006ae:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4006b0:	1e5c      	subs	r4, r3, #1
  4006b2:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4006b6:	428c      	cmp	r4, r1
  4006b8:	d9e9      	bls.n	40068e <usart_set_async_baudrate+0x12>
  4006ba:	e7ef      	b.n	40069c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4006bc:	00c9      	lsls	r1, r1, #3
  4006be:	084b      	lsrs	r3, r1, #1
  4006c0:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4006c4:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4006c8:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4006ca:	1e5c      	subs	r4, r3, #1
  4006cc:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4006d0:	428c      	cmp	r4, r1
  4006d2:	d8e5      	bhi.n	4006a0 <usart_set_async_baudrate+0x24>
  4006d4:	e7d7      	b.n	400686 <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  4006d6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006da:	4770      	bx	lr

004006dc <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4006dc:	4b08      	ldr	r3, [pc, #32]	; (400700 <usart_reset+0x24>)
  4006de:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4006e2:	2300      	movs	r3, #0
  4006e4:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4006e6:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4006e8:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4006ea:	2388      	movs	r3, #136	; 0x88
  4006ec:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4006ee:	2324      	movs	r3, #36	; 0x24
  4006f0:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  4006f2:	f44f 7380 	mov.w	r3, #256	; 0x100
  4006f6:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  4006f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4006fc:	6003      	str	r3, [r0, #0]
  4006fe:	4770      	bx	lr
  400700:	55534100 	.word	0x55534100

00400704 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400704:	b570      	push	{r4, r5, r6, lr}
  400706:	4605      	mov	r5, r0
  400708:	460c      	mov	r4, r1
  40070a:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  40070c:	4b0f      	ldr	r3, [pc, #60]	; (40074c <usart_init_rs232+0x48>)
  40070e:	4798      	blx	r3

	ul_reg_val = 0;
  400710:	2200      	movs	r2, #0
  400712:	4b0f      	ldr	r3, [pc, #60]	; (400750 <usart_init_rs232+0x4c>)
  400714:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400716:	b19c      	cbz	r4, 400740 <usart_init_rs232+0x3c>
  400718:	4632      	mov	r2, r6
  40071a:	6821      	ldr	r1, [r4, #0]
  40071c:	4628      	mov	r0, r5
  40071e:	4b0d      	ldr	r3, [pc, #52]	; (400754 <usart_init_rs232+0x50>)
  400720:	4798      	blx	r3
  400722:	4602      	mov	r2, r0
  400724:	b970      	cbnz	r0, 400744 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400726:	6861      	ldr	r1, [r4, #4]
  400728:	68a3      	ldr	r3, [r4, #8]
  40072a:	4319      	orrs	r1, r3
  40072c:	6923      	ldr	r3, [r4, #16]
  40072e:	4319      	orrs	r1, r3
  400730:	68e3      	ldr	r3, [r4, #12]
  400732:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400734:	4906      	ldr	r1, [pc, #24]	; (400750 <usart_init_rs232+0x4c>)
  400736:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  400738:	6869      	ldr	r1, [r5, #4]
  40073a:	430b      	orrs	r3, r1
  40073c:	606b      	str	r3, [r5, #4]

	return 0;
  40073e:	e002      	b.n	400746 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400740:	2201      	movs	r2, #1
  400742:	e000      	b.n	400746 <usart_init_rs232+0x42>
  400744:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  400746:	4610      	mov	r0, r2
  400748:	bd70      	pop	{r4, r5, r6, pc}
  40074a:	bf00      	nop
  40074c:	004006dd 	.word	0x004006dd
  400750:	204008f8 	.word	0x204008f8
  400754:	0040067d 	.word	0x0040067d

00400758 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  400758:	2340      	movs	r3, #64	; 0x40
  40075a:	6003      	str	r3, [r0, #0]
  40075c:	4770      	bx	lr
  40075e:	bf00      	nop

00400760 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  400760:	2310      	movs	r3, #16
  400762:	6003      	str	r3, [r0, #0]
  400764:	4770      	bx	lr
  400766:	bf00      	nop

00400768 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400768:	6943      	ldr	r3, [r0, #20]
  40076a:	f013 0f02 	tst.w	r3, #2
  40076e:	d004      	beq.n	40077a <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400770:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400774:	61c1      	str	r1, [r0, #28]
	return 0;
  400776:	2000      	movs	r0, #0
  400778:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  40077a:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  40077c:	4770      	bx	lr
  40077e:	bf00      	nop

00400780 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400780:	6943      	ldr	r3, [r0, #20]
  400782:	f013 0f01 	tst.w	r3, #1
  400786:	d005      	beq.n	400794 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400788:	6983      	ldr	r3, [r0, #24]
  40078a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40078e:	600b      	str	r3, [r1, #0]

	return 0;
  400790:	2000      	movs	r0, #0
  400792:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400794:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  400796:	4770      	bx	lr

00400798 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400798:	e7fe      	b.n	400798 <Dummy_Handler>
  40079a:	bf00      	nop

0040079c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40079c:	b500      	push	{lr}
  40079e:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  4007a0:	4b27      	ldr	r3, [pc, #156]	; (400840 <Reset_Handler+0xa4>)
  4007a2:	4a28      	ldr	r2, [pc, #160]	; (400844 <Reset_Handler+0xa8>)
  4007a4:	429a      	cmp	r2, r3
  4007a6:	d003      	beq.n	4007b0 <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  4007a8:	4b27      	ldr	r3, [pc, #156]	; (400848 <Reset_Handler+0xac>)
  4007aa:	4a25      	ldr	r2, [pc, #148]	; (400840 <Reset_Handler+0xa4>)
  4007ac:	429a      	cmp	r2, r3
  4007ae:	d304      	bcc.n	4007ba <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4007b0:	4b26      	ldr	r3, [pc, #152]	; (40084c <Reset_Handler+0xb0>)
  4007b2:	4a27      	ldr	r2, [pc, #156]	; (400850 <Reset_Handler+0xb4>)
  4007b4:	429a      	cmp	r2, r3
  4007b6:	d30f      	bcc.n	4007d8 <Reset_Handler+0x3c>
  4007b8:	e01a      	b.n	4007f0 <Reset_Handler+0x54>
  4007ba:	4921      	ldr	r1, [pc, #132]	; (400840 <Reset_Handler+0xa4>)
  4007bc:	4b25      	ldr	r3, [pc, #148]	; (400854 <Reset_Handler+0xb8>)
  4007be:	1a5b      	subs	r3, r3, r1
  4007c0:	f023 0303 	bic.w	r3, r3, #3
  4007c4:	3304      	adds	r3, #4
  4007c6:	4a1f      	ldr	r2, [pc, #124]	; (400844 <Reset_Handler+0xa8>)
  4007c8:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  4007ca:	f852 0b04 	ldr.w	r0, [r2], #4
  4007ce:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4007d2:	429a      	cmp	r2, r3
  4007d4:	d1f9      	bne.n	4007ca <Reset_Handler+0x2e>
  4007d6:	e7eb      	b.n	4007b0 <Reset_Handler+0x14>
  4007d8:	4b1f      	ldr	r3, [pc, #124]	; (400858 <Reset_Handler+0xbc>)
  4007da:	4a20      	ldr	r2, [pc, #128]	; (40085c <Reset_Handler+0xc0>)
  4007dc:	1ad2      	subs	r2, r2, r3
  4007de:	f022 0203 	bic.w	r2, r2, #3
  4007e2:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4007e4:	3b04      	subs	r3, #4
                *pDest++ = 0;
  4007e6:	2100      	movs	r1, #0
  4007e8:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4007ec:	4293      	cmp	r3, r2
  4007ee:	d1fb      	bne.n	4007e8 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4007f0:	4a1b      	ldr	r2, [pc, #108]	; (400860 <Reset_Handler+0xc4>)
  4007f2:	4b1c      	ldr	r3, [pc, #112]	; (400864 <Reset_Handler+0xc8>)
  4007f4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4007f8:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4007fa:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4007fe:	fab3 f383 	clz	r3, r3
  400802:	095b      	lsrs	r3, r3, #5
  400804:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400806:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400808:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40080c:	2200      	movs	r2, #0
  40080e:	4b16      	ldr	r3, [pc, #88]	; (400868 <Reset_Handler+0xcc>)
  400810:	701a      	strb	r2, [r3, #0]
	return flags;
  400812:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400814:	4a15      	ldr	r2, [pc, #84]	; (40086c <Reset_Handler+0xd0>)
  400816:	6813      	ldr	r3, [r2, #0]
  400818:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40081c:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40081e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400822:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400826:	b129      	cbz	r1, 400834 <Reset_Handler+0x98>
		cpu_irq_enable();
  400828:	2201      	movs	r2, #1
  40082a:	4b0f      	ldr	r3, [pc, #60]	; (400868 <Reset_Handler+0xcc>)
  40082c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40082e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400832:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  400834:	4b0e      	ldr	r3, [pc, #56]	; (400870 <Reset_Handler+0xd4>)
  400836:	4798      	blx	r3

        /* Branch to main function */
        main();
  400838:	4b0e      	ldr	r3, [pc, #56]	; (400874 <Reset_Handler+0xd8>)
  40083a:	4798      	blx	r3
  40083c:	e7fe      	b.n	40083c <Reset_Handler+0xa0>
  40083e:	bf00      	nop
  400840:	20400000 	.word	0x20400000
  400844:	00403ef8 	.word	0x00403ef8
  400848:	2040086c 	.word	0x2040086c
  40084c:	20400944 	.word	0x20400944
  400850:	2040086c 	.word	0x2040086c
  400854:	2040086b 	.word	0x2040086b
  400858:	20400870 	.word	0x20400870
  40085c:	20400947 	.word	0x20400947
  400860:	e000ed00 	.word	0xe000ed00
  400864:	00400000 	.word	0x00400000
  400868:	20400000 	.word	0x20400000
  40086c:	e000ed88 	.word	0xe000ed88
  400870:	00400df9 	.word	0x00400df9
  400874:	00400ced 	.word	0x00400ced

00400878 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400878:	4b3c      	ldr	r3, [pc, #240]	; (40096c <SystemCoreClockUpdate+0xf4>)
  40087a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40087c:	f003 0303 	and.w	r3, r3, #3
  400880:	2b01      	cmp	r3, #1
  400882:	d00f      	beq.n	4008a4 <SystemCoreClockUpdate+0x2c>
  400884:	b113      	cbz	r3, 40088c <SystemCoreClockUpdate+0x14>
  400886:	2b02      	cmp	r3, #2
  400888:	d029      	beq.n	4008de <SystemCoreClockUpdate+0x66>
  40088a:	e057      	b.n	40093c <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40088c:	4b38      	ldr	r3, [pc, #224]	; (400970 <SystemCoreClockUpdate+0xf8>)
  40088e:	695b      	ldr	r3, [r3, #20]
  400890:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400894:	bf14      	ite	ne
  400896:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40089a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40089e:	4b35      	ldr	r3, [pc, #212]	; (400974 <SystemCoreClockUpdate+0xfc>)
  4008a0:	601a      	str	r2, [r3, #0]
  4008a2:	e04b      	b.n	40093c <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4008a4:	4b31      	ldr	r3, [pc, #196]	; (40096c <SystemCoreClockUpdate+0xf4>)
  4008a6:	6a1b      	ldr	r3, [r3, #32]
  4008a8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4008ac:	d003      	beq.n	4008b6 <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4008ae:	4a32      	ldr	r2, [pc, #200]	; (400978 <SystemCoreClockUpdate+0x100>)
  4008b0:	4b30      	ldr	r3, [pc, #192]	; (400974 <SystemCoreClockUpdate+0xfc>)
  4008b2:	601a      	str	r2, [r3, #0]
  4008b4:	e042      	b.n	40093c <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4008b6:	4a31      	ldr	r2, [pc, #196]	; (40097c <SystemCoreClockUpdate+0x104>)
  4008b8:	4b2e      	ldr	r3, [pc, #184]	; (400974 <SystemCoreClockUpdate+0xfc>)
  4008ba:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4008bc:	4b2b      	ldr	r3, [pc, #172]	; (40096c <SystemCoreClockUpdate+0xf4>)
  4008be:	6a1b      	ldr	r3, [r3, #32]
  4008c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008c4:	2b10      	cmp	r3, #16
  4008c6:	d002      	beq.n	4008ce <SystemCoreClockUpdate+0x56>
  4008c8:	2b20      	cmp	r3, #32
  4008ca:	d004      	beq.n	4008d6 <SystemCoreClockUpdate+0x5e>
  4008cc:	e036      	b.n	40093c <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4008ce:	4a2c      	ldr	r2, [pc, #176]	; (400980 <SystemCoreClockUpdate+0x108>)
  4008d0:	4b28      	ldr	r3, [pc, #160]	; (400974 <SystemCoreClockUpdate+0xfc>)
  4008d2:	601a      	str	r2, [r3, #0]
          break;
  4008d4:	e032      	b.n	40093c <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4008d6:	4a28      	ldr	r2, [pc, #160]	; (400978 <SystemCoreClockUpdate+0x100>)
  4008d8:	4b26      	ldr	r3, [pc, #152]	; (400974 <SystemCoreClockUpdate+0xfc>)
  4008da:	601a      	str	r2, [r3, #0]
          break;
  4008dc:	e02e      	b.n	40093c <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4008de:	4b23      	ldr	r3, [pc, #140]	; (40096c <SystemCoreClockUpdate+0xf4>)
  4008e0:	6a1b      	ldr	r3, [r3, #32]
  4008e2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4008e6:	d003      	beq.n	4008f0 <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4008e8:	4a23      	ldr	r2, [pc, #140]	; (400978 <SystemCoreClockUpdate+0x100>)
  4008ea:	4b22      	ldr	r3, [pc, #136]	; (400974 <SystemCoreClockUpdate+0xfc>)
  4008ec:	601a      	str	r2, [r3, #0]
  4008ee:	e012      	b.n	400916 <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4008f0:	4a22      	ldr	r2, [pc, #136]	; (40097c <SystemCoreClockUpdate+0x104>)
  4008f2:	4b20      	ldr	r3, [pc, #128]	; (400974 <SystemCoreClockUpdate+0xfc>)
  4008f4:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4008f6:	4b1d      	ldr	r3, [pc, #116]	; (40096c <SystemCoreClockUpdate+0xf4>)
  4008f8:	6a1b      	ldr	r3, [r3, #32]
  4008fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008fe:	2b10      	cmp	r3, #16
  400900:	d002      	beq.n	400908 <SystemCoreClockUpdate+0x90>
  400902:	2b20      	cmp	r3, #32
  400904:	d004      	beq.n	400910 <SystemCoreClockUpdate+0x98>
  400906:	e006      	b.n	400916 <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  400908:	4a1d      	ldr	r2, [pc, #116]	; (400980 <SystemCoreClockUpdate+0x108>)
  40090a:	4b1a      	ldr	r3, [pc, #104]	; (400974 <SystemCoreClockUpdate+0xfc>)
  40090c:	601a      	str	r2, [r3, #0]
          break;
  40090e:	e002      	b.n	400916 <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  400910:	4a19      	ldr	r2, [pc, #100]	; (400978 <SystemCoreClockUpdate+0x100>)
  400912:	4b18      	ldr	r3, [pc, #96]	; (400974 <SystemCoreClockUpdate+0xfc>)
  400914:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400916:	4b15      	ldr	r3, [pc, #84]	; (40096c <SystemCoreClockUpdate+0xf4>)
  400918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40091a:	f003 0303 	and.w	r3, r3, #3
  40091e:	2b02      	cmp	r3, #2
  400920:	d10c      	bne.n	40093c <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400922:	4a12      	ldr	r2, [pc, #72]	; (40096c <SystemCoreClockUpdate+0xf4>)
  400924:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400926:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400928:	4812      	ldr	r0, [pc, #72]	; (400974 <SystemCoreClockUpdate+0xfc>)
  40092a:	f3c3 410a 	ubfx	r1, r3, #16, #11
  40092e:	6803      	ldr	r3, [r0, #0]
  400930:	fb01 3303 	mla	r3, r1, r3, r3
  400934:	b2d2      	uxtb	r2, r2
  400936:	fbb3 f3f2 	udiv	r3, r3, r2
  40093a:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40093c:	4b0b      	ldr	r3, [pc, #44]	; (40096c <SystemCoreClockUpdate+0xf4>)
  40093e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400940:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400944:	2b70      	cmp	r3, #112	; 0x70
  400946:	d107      	bne.n	400958 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  400948:	4a0a      	ldr	r2, [pc, #40]	; (400974 <SystemCoreClockUpdate+0xfc>)
  40094a:	6813      	ldr	r3, [r2, #0]
  40094c:	490d      	ldr	r1, [pc, #52]	; (400984 <SystemCoreClockUpdate+0x10c>)
  40094e:	fba1 1303 	umull	r1, r3, r1, r3
  400952:	085b      	lsrs	r3, r3, #1
  400954:	6013      	str	r3, [r2, #0]
  400956:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400958:	4b04      	ldr	r3, [pc, #16]	; (40096c <SystemCoreClockUpdate+0xf4>)
  40095a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40095c:	4905      	ldr	r1, [pc, #20]	; (400974 <SystemCoreClockUpdate+0xfc>)
  40095e:	f3c3 1202 	ubfx	r2, r3, #4, #3
  400962:	680b      	ldr	r3, [r1, #0]
  400964:	40d3      	lsrs	r3, r2
  400966:	600b      	str	r3, [r1, #0]
  400968:	4770      	bx	lr
  40096a:	bf00      	nop
  40096c:	400e0600 	.word	0x400e0600
  400970:	400e1810 	.word	0x400e1810
  400974:	20400004 	.word	0x20400004
  400978:	00b71b00 	.word	0x00b71b00
  40097c:	003d0900 	.word	0x003d0900
  400980:	007a1200 	.word	0x007a1200
  400984:	aaaaaaab 	.word	0xaaaaaaab

00400988 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400988:	4b12      	ldr	r3, [pc, #72]	; (4009d4 <system_init_flash+0x4c>)
  40098a:	4298      	cmp	r0, r3
  40098c:	d804      	bhi.n	400998 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40098e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400992:	4b11      	ldr	r3, [pc, #68]	; (4009d8 <system_init_flash+0x50>)
  400994:	601a      	str	r2, [r3, #0]
  400996:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400998:	4b10      	ldr	r3, [pc, #64]	; (4009dc <system_init_flash+0x54>)
  40099a:	4298      	cmp	r0, r3
  40099c:	d803      	bhi.n	4009a6 <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40099e:	4a10      	ldr	r2, [pc, #64]	; (4009e0 <system_init_flash+0x58>)
  4009a0:	4b0d      	ldr	r3, [pc, #52]	; (4009d8 <system_init_flash+0x50>)
  4009a2:	601a      	str	r2, [r3, #0]
  4009a4:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4009a6:	4b0f      	ldr	r3, [pc, #60]	; (4009e4 <system_init_flash+0x5c>)
  4009a8:	4298      	cmp	r0, r3
  4009aa:	d803      	bhi.n	4009b4 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4009ac:	4a0e      	ldr	r2, [pc, #56]	; (4009e8 <system_init_flash+0x60>)
  4009ae:	4b0a      	ldr	r3, [pc, #40]	; (4009d8 <system_init_flash+0x50>)
  4009b0:	601a      	str	r2, [r3, #0]
  4009b2:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4009b4:	4b0d      	ldr	r3, [pc, #52]	; (4009ec <system_init_flash+0x64>)
  4009b6:	4298      	cmp	r0, r3
  4009b8:	d803      	bhi.n	4009c2 <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4009ba:	4a0d      	ldr	r2, [pc, #52]	; (4009f0 <system_init_flash+0x68>)
  4009bc:	4b06      	ldr	r3, [pc, #24]	; (4009d8 <system_init_flash+0x50>)
  4009be:	601a      	str	r2, [r3, #0]
  4009c0:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4009c2:	4b0c      	ldr	r3, [pc, #48]	; (4009f4 <system_init_flash+0x6c>)
  4009c4:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4009c6:	bf94      	ite	ls
  4009c8:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4009cc:	4a0a      	ldrhi	r2, [pc, #40]	; (4009f8 <system_init_flash+0x70>)
  4009ce:	4b02      	ldr	r3, [pc, #8]	; (4009d8 <system_init_flash+0x50>)
  4009d0:	601a      	str	r2, [r3, #0]
  4009d2:	4770      	bx	lr
  4009d4:	01312cff 	.word	0x01312cff
  4009d8:	400e0c00 	.word	0x400e0c00
  4009dc:	026259ff 	.word	0x026259ff
  4009e0:	04000100 	.word	0x04000100
  4009e4:	039386ff 	.word	0x039386ff
  4009e8:	04000200 	.word	0x04000200
  4009ec:	04c4b3ff 	.word	0x04c4b3ff
  4009f0:	04000300 	.word	0x04000300
  4009f4:	05f5e0ff 	.word	0x05f5e0ff
  4009f8:	04000500 	.word	0x04000500

004009fc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4009fc:	4b09      	ldr	r3, [pc, #36]	; (400a24 <_sbrk+0x28>)
  4009fe:	681b      	ldr	r3, [r3, #0]
  400a00:	b913      	cbnz	r3, 400a08 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400a02:	4a09      	ldr	r2, [pc, #36]	; (400a28 <_sbrk+0x2c>)
  400a04:	4b07      	ldr	r3, [pc, #28]	; (400a24 <_sbrk+0x28>)
  400a06:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400a08:	4b06      	ldr	r3, [pc, #24]	; (400a24 <_sbrk+0x28>)
  400a0a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400a0c:	181a      	adds	r2, r3, r0
  400a0e:	4907      	ldr	r1, [pc, #28]	; (400a2c <_sbrk+0x30>)
  400a10:	4291      	cmp	r1, r2
  400a12:	db04      	blt.n	400a1e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400a14:	4610      	mov	r0, r2
  400a16:	4a03      	ldr	r2, [pc, #12]	; (400a24 <_sbrk+0x28>)
  400a18:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400a1a:	4618      	mov	r0, r3
  400a1c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400a1e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400a22:	4770      	bx	lr
  400a24:	204008fc 	.word	0x204008fc
  400a28:	20402b48 	.word	0x20402b48
  400a2c:	2045fffc 	.word	0x2045fffc

00400a30 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400a30:	f04f 30ff 	mov.w	r0, #4294967295
  400a34:	4770      	bx	lr
  400a36:	bf00      	nop

00400a38 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400a38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400a3c:	604b      	str	r3, [r1, #4]

	return 0;
}
  400a3e:	2000      	movs	r0, #0
  400a40:	4770      	bx	lr
  400a42:	bf00      	nop

00400a44 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400a44:	2001      	movs	r0, #1
  400a46:	4770      	bx	lr

00400a48 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400a48:	2000      	movs	r0, #0
  400a4a:	4770      	bx	lr

00400a4c <_pio_set_output>:
void _pio_pull_up(	Pio *p_pio,
               const uint32_t ul_mask,
		            const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400a4c:	b10b      	cbz	r3, 400a52 <_pio_set_output+0x6>
		p_pio->PIO_PUER = ul_mask;
  400a4e:	6641      	str	r1, [r0, #100]	; 0x64
  400a50:	e000      	b.n	400a54 <_pio_set_output+0x8>
		} else {
		p_pio->PIO_PUDR = ul_mask;
  400a52:	6601      	str	r1, [r0, #96]	; 0x60
const uint32_t ul_pull_up_enable)
{
	_pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Set default value */
	if (ul_default_level) {
  400a54:	b10a      	cbz	r2, 400a5a <_pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400a56:	6301      	str	r1, [r0, #48]	; 0x30
  400a58:	e000      	b.n	400a5c <_pio_set_output+0x10>
		} else {
		p_pio->PIO_CODR = ul_mask;
  400a5a:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400a5c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400a5e:	6001      	str	r1, [r0, #0]
  400a60:	4770      	bx	lr
  400a62:	bf00      	nop

00400a64 <_pio_set_input>:
void _pio_pull_up(	Pio *p_pio,
               const uint32_t ul_mask,
		            const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400a64:	f012 0f01 	tst.w	r2, #1
  400a68:	d001      	beq.n	400a6e <_pio_set_input+0xa>
		p_pio->PIO_PUER = ul_mask;
  400a6a:	6641      	str	r1, [r0, #100]	; 0x64
  400a6c:	e000      	b.n	400a70 <_pio_set_input+0xc>
		} else {
		p_pio->PIO_PUDR = ul_mask;
  400a6e:	6601      	str	r1, [r0, #96]	; 0x60
            	   	const uint32_t ul_attribute) {
					   
	_pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400a70:	f012 0f0a 	tst.w	r2, #10
  400a74:	d001      	beq.n	400a7a <_pio_set_input+0x16>
		p_pio->PIO_IFER = ul_mask;
  400a76:	6201      	str	r1, [r0, #32]
  400a78:	e000      	b.n	400a7c <_pio_set_input+0x18>
		} else {
		p_pio->PIO_IFDR = ul_mask;
  400a7a:	6241      	str	r1, [r0, #36]	; 0x24
	}
	
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400a7c:	f012 0f02 	tst.w	r2, #2
  400a80:	d002      	beq.n	400a88 <_pio_set_input+0x24>
		p_pio->PIO_IFSCDR = ul_mask;
  400a82:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400a86:	e004      	b.n	400a92 <_pio_set_input+0x2e>
		} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400a88:	f012 0f08 	tst.w	r2, #8
  400a8c:	d001      	beq.n	400a92 <_pio_set_input+0x2e>
			p_pio->PIO_IFSCER = ul_mask;
  400a8e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
		}
	}
	
	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400a92:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400a94:	6001      	str	r1, [r0, #0]
  400a96:	4770      	bx	lr

00400a98 <_pio_pull_up>:
void _pio_pull_up(	Pio *p_pio,
               const uint32_t ul_mask,
		            const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400a98:	b10a      	cbz	r2, 400a9e <_pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
  400a9a:	6641      	str	r1, [r0, #100]	; 0x64
  400a9c:	4770      	bx	lr
		} else {
		p_pio->PIO_PUDR = ul_mask;
  400a9e:	6601      	str	r1, [r0, #96]	; 0x60
  400aa0:	4770      	bx	lr
  400aa2:	bf00      	nop

00400aa4 <_pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void _pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400aa4:	6301      	str	r1, [r0, #48]	; 0x30
  400aa6:	4770      	bx	lr

00400aa8 <_pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void _pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400aa8:	6341      	str	r1, [r0, #52]	; 0x34
  400aaa:	4770      	bx	lr

00400aac <_pio_get_output_data_status>:
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t _pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400aac:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400aae:	420b      	tst	r3, r1
		return 0;
		} else {
		return 1;
	}
}
  400ab0:	bf14      	ite	ne
  400ab2:	2001      	movne	r0, #1
  400ab4:	2000      	moveq	r0, #0
  400ab6:	4770      	bx	lr

00400ab8 <_pmc_enable_periph_clock>:
     * os clocks dos perifericos,  necessrio testarmos
     * antes para saber em qual deve ser salvo.
     *
     * O ID mximo para o PMC_PCER0  32
     */
    if(ID< 32){
  400ab8:	281f      	cmp	r0, #31
  400aba:	d805      	bhi.n	400ac8 <_pmc_enable_periph_clock+0x10>
        PMC->PMC_PCER0 = (1 << ID);
  400abc:	2301      	movs	r3, #1
  400abe:	fa03 f000 	lsl.w	r0, r3, r0
  400ac2:	4b05      	ldr	r3, [pc, #20]	; (400ad8 <_pmc_enable_periph_clock+0x20>)
  400ac4:	6118      	str	r0, [r3, #16]
  400ac6:	e005      	b.n	400ad4 <_pmc_enable_periph_clock+0x1c>
    }
    else{
        PMC->PMC_PCER1 = (1 << ID);
  400ac8:	2301      	movs	r3, #1
  400aca:	fa03 f000 	lsl.w	r0, r3, r0
  400ace:	4b02      	ldr	r3, [pc, #8]	; (400ad8 <_pmc_enable_periph_clock+0x20>)
  400ad0:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100

    /**
     * @brief qual seria a situao que retornariamos 1 ?
     */
    return(0);
}
  400ad4:	2000      	movs	r0, #0
  400ad6:	4770      	bx	lr
  400ad8:	400e0600 	.word	0x400e0600

00400adc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400adc:	b5f0      	push	{r4, r5, r6, r7, lr}
  400ade:	b083      	sub	sp, #12
  400ae0:	4605      	mov	r5, r0
  400ae2:	460c      	mov	r4, r1
	uint32_t val = 0;
  400ae4:	2300      	movs	r3, #0
  400ae6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400ae8:	4b29      	ldr	r3, [pc, #164]	; (400b90 <usart_serial_getchar+0xb4>)
  400aea:	4298      	cmp	r0, r3
  400aec:	d107      	bne.n	400afe <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400aee:	461f      	mov	r7, r3
  400af0:	4e28      	ldr	r6, [pc, #160]	; (400b94 <usart_serial_getchar+0xb8>)
  400af2:	4621      	mov	r1, r4
  400af4:	4638      	mov	r0, r7
  400af6:	47b0      	blx	r6
  400af8:	2800      	cmp	r0, #0
  400afa:	d1fa      	bne.n	400af2 <usart_serial_getchar+0x16>
  400afc:	e015      	b.n	400b2a <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400afe:	4b26      	ldr	r3, [pc, #152]	; (400b98 <usart_serial_getchar+0xbc>)
  400b00:	4298      	cmp	r0, r3
  400b02:	d107      	bne.n	400b14 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400b04:	461f      	mov	r7, r3
  400b06:	4e23      	ldr	r6, [pc, #140]	; (400b94 <usart_serial_getchar+0xb8>)
  400b08:	4621      	mov	r1, r4
  400b0a:	4638      	mov	r0, r7
  400b0c:	47b0      	blx	r6
  400b0e:	2800      	cmp	r0, #0
  400b10:	d1fa      	bne.n	400b08 <usart_serial_getchar+0x2c>
  400b12:	e015      	b.n	400b40 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400b14:	4b21      	ldr	r3, [pc, #132]	; (400b9c <usart_serial_getchar+0xc0>)
  400b16:	4298      	cmp	r0, r3
  400b18:	d107      	bne.n	400b2a <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  400b1a:	461f      	mov	r7, r3
  400b1c:	4e1d      	ldr	r6, [pc, #116]	; (400b94 <usart_serial_getchar+0xb8>)
  400b1e:	4621      	mov	r1, r4
  400b20:	4638      	mov	r0, r7
  400b22:	47b0      	blx	r6
  400b24:	2800      	cmp	r0, #0
  400b26:	d1fa      	bne.n	400b1e <usart_serial_getchar+0x42>
  400b28:	e017      	b.n	400b5a <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400b2a:	4b1d      	ldr	r3, [pc, #116]	; (400ba0 <usart_serial_getchar+0xc4>)
  400b2c:	429d      	cmp	r5, r3
  400b2e:	d107      	bne.n	400b40 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  400b30:	461f      	mov	r7, r3
  400b32:	4e18      	ldr	r6, [pc, #96]	; (400b94 <usart_serial_getchar+0xb8>)
  400b34:	4621      	mov	r1, r4
  400b36:	4638      	mov	r0, r7
  400b38:	47b0      	blx	r6
  400b3a:	2800      	cmp	r0, #0
  400b3c:	d1fa      	bne.n	400b34 <usart_serial_getchar+0x58>
  400b3e:	e019      	b.n	400b74 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b40:	4b18      	ldr	r3, [pc, #96]	; (400ba4 <usart_serial_getchar+0xc8>)
  400b42:	429d      	cmp	r5, r3
  400b44:	d109      	bne.n	400b5a <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  400b46:	461e      	mov	r6, r3
  400b48:	4d17      	ldr	r5, [pc, #92]	; (400ba8 <usart_serial_getchar+0xcc>)
  400b4a:	a901      	add	r1, sp, #4
  400b4c:	4630      	mov	r0, r6
  400b4e:	47a8      	blx	r5
  400b50:	2800      	cmp	r0, #0
  400b52:	d1fa      	bne.n	400b4a <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  400b54:	9b01      	ldr	r3, [sp, #4]
  400b56:	7023      	strb	r3, [r4, #0]
  400b58:	e018      	b.n	400b8c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400b5a:	4b14      	ldr	r3, [pc, #80]	; (400bac <usart_serial_getchar+0xd0>)
  400b5c:	429d      	cmp	r5, r3
  400b5e:	d109      	bne.n	400b74 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  400b60:	461e      	mov	r6, r3
  400b62:	4d11      	ldr	r5, [pc, #68]	; (400ba8 <usart_serial_getchar+0xcc>)
  400b64:	a901      	add	r1, sp, #4
  400b66:	4630      	mov	r0, r6
  400b68:	47a8      	blx	r5
  400b6a:	2800      	cmp	r0, #0
  400b6c:	d1fa      	bne.n	400b64 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  400b6e:	9b01      	ldr	r3, [sp, #4]
  400b70:	7023      	strb	r3, [r4, #0]
  400b72:	e00b      	b.n	400b8c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400b74:	4b0e      	ldr	r3, [pc, #56]	; (400bb0 <usart_serial_getchar+0xd4>)
  400b76:	429d      	cmp	r5, r3
  400b78:	d108      	bne.n	400b8c <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  400b7a:	461e      	mov	r6, r3
  400b7c:	4d0a      	ldr	r5, [pc, #40]	; (400ba8 <usart_serial_getchar+0xcc>)
  400b7e:	a901      	add	r1, sp, #4
  400b80:	4630      	mov	r0, r6
  400b82:	47a8      	blx	r5
  400b84:	2800      	cmp	r0, #0
  400b86:	d1fa      	bne.n	400b7e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  400b88:	9b01      	ldr	r3, [sp, #4]
  400b8a:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400b8c:	b003      	add	sp, #12
  400b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400b90:	400e0800 	.word	0x400e0800
  400b94:	00400669 	.word	0x00400669
  400b98:	400e0a00 	.word	0x400e0a00
  400b9c:	400e1a00 	.word	0x400e1a00
  400ba0:	400e1c00 	.word	0x400e1c00
  400ba4:	40024000 	.word	0x40024000
  400ba8:	00400781 	.word	0x00400781
  400bac:	40028000 	.word	0x40028000
  400bb0:	4002c000 	.word	0x4002c000

00400bb4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400bb4:	b570      	push	{r4, r5, r6, lr}
  400bb6:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400bb8:	4b2a      	ldr	r3, [pc, #168]	; (400c64 <usart_serial_putchar+0xb0>)
  400bba:	4298      	cmp	r0, r3
  400bbc:	d108      	bne.n	400bd0 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400bbe:	461e      	mov	r6, r3
  400bc0:	4d29      	ldr	r5, [pc, #164]	; (400c68 <usart_serial_putchar+0xb4>)
  400bc2:	4621      	mov	r1, r4
  400bc4:	4630      	mov	r0, r6
  400bc6:	47a8      	blx	r5
  400bc8:	2800      	cmp	r0, #0
  400bca:	d1fa      	bne.n	400bc2 <usart_serial_putchar+0xe>
		return 1;
  400bcc:	2001      	movs	r0, #1
  400bce:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400bd0:	4b26      	ldr	r3, [pc, #152]	; (400c6c <usart_serial_putchar+0xb8>)
  400bd2:	4298      	cmp	r0, r3
  400bd4:	d108      	bne.n	400be8 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400bd6:	461e      	mov	r6, r3
  400bd8:	4d23      	ldr	r5, [pc, #140]	; (400c68 <usart_serial_putchar+0xb4>)
  400bda:	4621      	mov	r1, r4
  400bdc:	4630      	mov	r0, r6
  400bde:	47a8      	blx	r5
  400be0:	2800      	cmp	r0, #0
  400be2:	d1fa      	bne.n	400bda <usart_serial_putchar+0x26>
		return 1;
  400be4:	2001      	movs	r0, #1
  400be6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400be8:	4b21      	ldr	r3, [pc, #132]	; (400c70 <usart_serial_putchar+0xbc>)
  400bea:	4298      	cmp	r0, r3
  400bec:	d108      	bne.n	400c00 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400bee:	461e      	mov	r6, r3
  400bf0:	4d1d      	ldr	r5, [pc, #116]	; (400c68 <usart_serial_putchar+0xb4>)
  400bf2:	4621      	mov	r1, r4
  400bf4:	4630      	mov	r0, r6
  400bf6:	47a8      	blx	r5
  400bf8:	2800      	cmp	r0, #0
  400bfa:	d1fa      	bne.n	400bf2 <usart_serial_putchar+0x3e>
		return 1;
  400bfc:	2001      	movs	r0, #1
  400bfe:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400c00:	4b1c      	ldr	r3, [pc, #112]	; (400c74 <usart_serial_putchar+0xc0>)
  400c02:	4298      	cmp	r0, r3
  400c04:	d108      	bne.n	400c18 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  400c06:	461e      	mov	r6, r3
  400c08:	4d17      	ldr	r5, [pc, #92]	; (400c68 <usart_serial_putchar+0xb4>)
  400c0a:	4621      	mov	r1, r4
  400c0c:	4630      	mov	r0, r6
  400c0e:	47a8      	blx	r5
  400c10:	2800      	cmp	r0, #0
  400c12:	d1fa      	bne.n	400c0a <usart_serial_putchar+0x56>
		return 1;
  400c14:	2001      	movs	r0, #1
  400c16:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400c18:	4b17      	ldr	r3, [pc, #92]	; (400c78 <usart_serial_putchar+0xc4>)
  400c1a:	4298      	cmp	r0, r3
  400c1c:	d108      	bne.n	400c30 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  400c1e:	461e      	mov	r6, r3
  400c20:	4d16      	ldr	r5, [pc, #88]	; (400c7c <usart_serial_putchar+0xc8>)
  400c22:	4621      	mov	r1, r4
  400c24:	4630      	mov	r0, r6
  400c26:	47a8      	blx	r5
  400c28:	2800      	cmp	r0, #0
  400c2a:	d1fa      	bne.n	400c22 <usart_serial_putchar+0x6e>
		return 1;
  400c2c:	2001      	movs	r0, #1
  400c2e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400c30:	4b13      	ldr	r3, [pc, #76]	; (400c80 <usart_serial_putchar+0xcc>)
  400c32:	4298      	cmp	r0, r3
  400c34:	d108      	bne.n	400c48 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  400c36:	461e      	mov	r6, r3
  400c38:	4d10      	ldr	r5, [pc, #64]	; (400c7c <usart_serial_putchar+0xc8>)
  400c3a:	4621      	mov	r1, r4
  400c3c:	4630      	mov	r0, r6
  400c3e:	47a8      	blx	r5
  400c40:	2800      	cmp	r0, #0
  400c42:	d1fa      	bne.n	400c3a <usart_serial_putchar+0x86>
		return 1;
  400c44:	2001      	movs	r0, #1
  400c46:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400c48:	4b0e      	ldr	r3, [pc, #56]	; (400c84 <usart_serial_putchar+0xd0>)
  400c4a:	4298      	cmp	r0, r3
  400c4c:	d108      	bne.n	400c60 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  400c4e:	461e      	mov	r6, r3
  400c50:	4d0a      	ldr	r5, [pc, #40]	; (400c7c <usart_serial_putchar+0xc8>)
  400c52:	4621      	mov	r1, r4
  400c54:	4630      	mov	r0, r6
  400c56:	47a8      	blx	r5
  400c58:	2800      	cmp	r0, #0
  400c5a:	d1fa      	bne.n	400c52 <usart_serial_putchar+0x9e>
		return 1;
  400c5c:	2001      	movs	r0, #1
  400c5e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400c60:	2000      	movs	r0, #0
}
  400c62:	bd70      	pop	{r4, r5, r6, pc}
  400c64:	400e0800 	.word	0x400e0800
  400c68:	00400655 	.word	0x00400655
  400c6c:	400e0a00 	.word	0x400e0a00
  400c70:	400e1a00 	.word	0x400e1a00
  400c74:	400e1c00 	.word	0x400e1c00
  400c78:	40024000 	.word	0x40024000
  400c7c:	00400769 	.word	0x00400769
  400c80:	40028000 	.word	0x40028000
  400c84:	4002c000 	.word	0x4002c000

00400c88 <led_init>:
/************************************************************************/

/**
 * @Brief Inicializa o pino do LED
 */
void led_init(int estado){
  400c88:	b510      	push	{r4, lr}
  400c8a:	4604      	mov	r4, r0
	_pmc_enable_periph_clock(LED_PIO_ID);        // Ativa clock do perifrico no PMC
  400c8c:	200c      	movs	r0, #12
  400c8e:	4b05      	ldr	r3, [pc, #20]	; (400ca4 <led_init+0x1c>)
  400c90:	4798      	blx	r3
	_pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0); 
  400c92:	2300      	movs	r3, #0
  400c94:	4622      	mov	r2, r4
  400c96:	f44f 7180 	mov.w	r1, #256	; 0x100
  400c9a:	4803      	ldr	r0, [pc, #12]	; (400ca8 <led_init+0x20>)
  400c9c:	4c03      	ldr	r4, [pc, #12]	; (400cac <led_init+0x24>)
  400c9e:	47a0      	blx	r4
  400ca0:	bd10      	pop	{r4, pc}
  400ca2:	bf00      	nop
  400ca4:	00400ab9 	.word	0x00400ab9
  400ca8:	400e1200 	.word	0x400e1200
  400cac:	00400a4d 	.word	0x00400a4d

00400cb0 <but_init>:
};

/**
 * @Brief Inicializa o pino do BUT
 */
void but_init(void){
  400cb0:	b510      	push	{r4, lr}
	_pmc_enable_periph_clock(BUT_PIO_ID);    // Ativa clock do perifrico no PMC
  400cb2:	200a      	movs	r0, #10
  400cb4:	4b09      	ldr	r3, [pc, #36]	; (400cdc <but_init+0x2c>)
  400cb6:	4798      	blx	r3
	_pio_set_input(BUT_PIO,BUT_PIN_MASK, PIO_DEBOUNCE | PIO_PULLUP);
  400cb8:	4c09      	ldr	r4, [pc, #36]	; (400ce0 <but_init+0x30>)
  400cba:	2209      	movs	r2, #9
  400cbc:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400cc0:	4620      	mov	r0, r4
  400cc2:	4b08      	ldr	r3, [pc, #32]	; (400ce4 <but_init+0x34>)
  400cc4:	4798      	blx	r3
	_pio_pull_up(BUT_PIO, BUT_PIN_MASK, 1);
  400cc6:	2201      	movs	r2, #1
  400cc8:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400ccc:	4620      	mov	r0, r4
  400cce:	4b06      	ldr	r3, [pc, #24]	; (400ce8 <but_init+0x38>)
  400cd0:	4798      	blx	r3
	BUT_PIO->PIO_SCDR	 = BUT_DEBOUNCING_VALUE;// Configura a frequencia do debouncing
  400cd2:	234f      	movs	r3, #79	; 0x4f
  400cd4:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  400cd8:	bd10      	pop	{r4, pc}
  400cda:	bf00      	nop
  400cdc:	00400ab9 	.word	0x00400ab9
  400ce0:	400e0e00 	.word	0x400e0e00
  400ce4:	00400a65 	.word	0x00400a65
  400ce8:	00400a99 	.word	0x00400a99

00400cec <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void)
{
  400cec:	b500      	push	{lr}
  400cee:	b087      	sub	sp, #28
	/************************************************************************/
	/* Inicializao bsica do uC                                           */
	/************************************************************************/

	sysclk_init();
  400cf0:	4b28      	ldr	r3, [pc, #160]	; (400d94 <main+0xa8>)
  400cf2:	4798      	blx	r3
	board_init();
  400cf4:	4b28      	ldr	r3, [pc, #160]	; (400d98 <main+0xac>)
  400cf6:	4798      	blx	r3
  400cf8:	200e      	movs	r0, #14
  400cfa:	4e28      	ldr	r6, [pc, #160]	; (400d9c <main+0xb0>)
  400cfc:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400cfe:	4d28      	ldr	r5, [pc, #160]	; (400da0 <main+0xb4>)
  400d00:	4b28      	ldr	r3, [pc, #160]	; (400da4 <main+0xb8>)
  400d02:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400d04:	4a28      	ldr	r2, [pc, #160]	; (400da8 <main+0xbc>)
  400d06:	4b29      	ldr	r3, [pc, #164]	; (400dac <main+0xc0>)
  400d08:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400d0a:	4a29      	ldr	r2, [pc, #164]	; (400db0 <main+0xc4>)
  400d0c:	4b29      	ldr	r3, [pc, #164]	; (400db4 <main+0xc8>)
  400d0e:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  400d10:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400d14:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  400d16:	23c0      	movs	r3, #192	; 0xc0
  400d18:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  400d1a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400d1e:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  400d20:	2400      	movs	r4, #0
  400d22:	9403      	str	r4, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400d24:	9404      	str	r4, [sp, #16]
  400d26:	200e      	movs	r0, #14
  400d28:	47b0      	blx	r6
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400d2a:	4a23      	ldr	r2, [pc, #140]	; (400db8 <main+0xcc>)
  400d2c:	4669      	mov	r1, sp
  400d2e:	4628      	mov	r0, r5
  400d30:	4b22      	ldr	r3, [pc, #136]	; (400dbc <main+0xd0>)
  400d32:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  400d34:	4628      	mov	r0, r5
  400d36:	4b22      	ldr	r3, [pc, #136]	; (400dc0 <main+0xd4>)
  400d38:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400d3a:	4628      	mov	r0, r5
  400d3c:	4b21      	ldr	r3, [pc, #132]	; (400dc4 <main+0xd8>)
  400d3e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400d40:	4e21      	ldr	r6, [pc, #132]	; (400dc8 <main+0xdc>)
  400d42:	6833      	ldr	r3, [r6, #0]
  400d44:	4621      	mov	r1, r4
  400d46:	6898      	ldr	r0, [r3, #8]
  400d48:	4d20      	ldr	r5, [pc, #128]	; (400dcc <main+0xe0>)
  400d4a:	47a8      	blx	r5
	setbuf(stdin, NULL);
  400d4c:	6833      	ldr	r3, [r6, #0]
  400d4e:	4621      	mov	r1, r4
  400d50:	6858      	ldr	r0, [r3, #4]
  400d52:	47a8      	blx	r5
	configure_console();
	WDT->WDT_MR = WDT_MR_WDDIS;
  400d54:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d58:	4b1d      	ldr	r3, [pc, #116]	; (400dd0 <main+0xe4>)
  400d5a:	605a      	str	r2, [r3, #4]

	/************************************************************************/
	/* Inicializao I/OS                                                     */
	/************************************************************************/

		led_init(1);
  400d5c:	2001      	movs	r0, #1
  400d5e:	4b1d      	ldr	r3, [pc, #116]	; (400dd4 <main+0xe8>)
  400d60:	4798      	blx	r3
    but_init();
  400d62:	4b1d      	ldr	r3, [pc, #116]	; (400dd8 <main+0xec>)
  400d64:	4798      	blx	r3
		/**
		* @Brief Verifica constantemente o status do boto
		* 1 : no apertado
		* 0 : apertado
		*/
		if(_pio_get_output_data_status(BUT_PIO, BUT_PIN_MASK)){
  400d66:	4e1d      	ldr	r6, [pc, #116]	; (400ddc <main+0xf0>)
  400d68:	4d1d      	ldr	r5, [pc, #116]	; (400de0 <main+0xf4>)
			printf("apertou");
			_pio_set(LED_PIO, LED_PIN_MASK);
		} else {
			_pio_clear(LED_PIO, LED_PIN_MASK);
  400d6a:	4c1e      	ldr	r4, [pc, #120]	; (400de4 <main+0xf8>)
		/**
		* @Brief Verifica constantemente o status do boto
		* 1 : no apertado
		* 0 : apertado
		*/
		if(_pio_get_output_data_status(BUT_PIO, BUT_PIN_MASK)){
  400d6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400d70:	4630      	mov	r0, r6
  400d72:	47a8      	blx	r5
  400d74:	b140      	cbz	r0, 400d88 <main+0x9c>
			printf("apertou");
  400d76:	481c      	ldr	r0, [pc, #112]	; (400de8 <main+0xfc>)
  400d78:	4b1c      	ldr	r3, [pc, #112]	; (400dec <main+0x100>)
  400d7a:	4798      	blx	r3
			_pio_set(LED_PIO, LED_PIN_MASK);
  400d7c:	f44f 7180 	mov.w	r1, #256	; 0x100
  400d80:	4620      	mov	r0, r4
  400d82:	4b1b      	ldr	r3, [pc, #108]	; (400df0 <main+0x104>)
  400d84:	4798      	blx	r3
  400d86:	e7f1      	b.n	400d6c <main+0x80>
		} else {
			_pio_clear(LED_PIO, LED_PIN_MASK);
  400d88:	f44f 7180 	mov.w	r1, #256	; 0x100
  400d8c:	4620      	mov	r0, r4
  400d8e:	4b19      	ldr	r3, [pc, #100]	; (400df4 <main+0x108>)
  400d90:	4798      	blx	r3
  400d92:	e7eb      	b.n	400d6c <main+0x80>
  400d94:	0040019d 	.word	0x0040019d
  400d98:	00400299 	.word	0x00400299
  400d9c:	00400601 	.word	0x00400601
  400da0:	40028000 	.word	0x40028000
  400da4:	2040093c 	.word	0x2040093c
  400da8:	00400bb5 	.word	0x00400bb5
  400dac:	20400938 	.word	0x20400938
  400db0:	00400add 	.word	0x00400add
  400db4:	20400934 	.word	0x20400934
  400db8:	08f0d180 	.word	0x08f0d180
  400dbc:	00400705 	.word	0x00400705
  400dc0:	00400759 	.word	0x00400759
  400dc4:	00400761 	.word	0x00400761
  400dc8:	20400430 	.word	0x20400430
  400dcc:	00400f0d 	.word	0x00400f0d
  400dd0:	400e1850 	.word	0x400e1850
  400dd4:	00400c89 	.word	0x00400c89
  400dd8:	00400cb1 	.word	0x00400cb1
  400ddc:	400e0e00 	.word	0x400e0e00
  400de0:	00400aad 	.word	0x00400aad
  400de4:	400e1200 	.word	0x400e1200
  400de8:	00403e6c 	.word	0x00403e6c
  400dec:	00400e49 	.word	0x00400e49
  400df0:	00400aa5 	.word	0x00400aa5
  400df4:	00400aa9 	.word	0x00400aa9

00400df8 <__libc_init_array>:
  400df8:	b570      	push	{r4, r5, r6, lr}
  400dfa:	4e0f      	ldr	r6, [pc, #60]	; (400e38 <__libc_init_array+0x40>)
  400dfc:	4d0f      	ldr	r5, [pc, #60]	; (400e3c <__libc_init_array+0x44>)
  400dfe:	1b76      	subs	r6, r6, r5
  400e00:	10b6      	asrs	r6, r6, #2
  400e02:	bf18      	it	ne
  400e04:	2400      	movne	r4, #0
  400e06:	d005      	beq.n	400e14 <__libc_init_array+0x1c>
  400e08:	3401      	adds	r4, #1
  400e0a:	f855 3b04 	ldr.w	r3, [r5], #4
  400e0e:	4798      	blx	r3
  400e10:	42a6      	cmp	r6, r4
  400e12:	d1f9      	bne.n	400e08 <__libc_init_array+0x10>
  400e14:	4e0a      	ldr	r6, [pc, #40]	; (400e40 <__libc_init_array+0x48>)
  400e16:	4d0b      	ldr	r5, [pc, #44]	; (400e44 <__libc_init_array+0x4c>)
  400e18:	1b76      	subs	r6, r6, r5
  400e1a:	f003 f857 	bl	403ecc <_init>
  400e1e:	10b6      	asrs	r6, r6, #2
  400e20:	bf18      	it	ne
  400e22:	2400      	movne	r4, #0
  400e24:	d006      	beq.n	400e34 <__libc_init_array+0x3c>
  400e26:	3401      	adds	r4, #1
  400e28:	f855 3b04 	ldr.w	r3, [r5], #4
  400e2c:	4798      	blx	r3
  400e2e:	42a6      	cmp	r6, r4
  400e30:	d1f9      	bne.n	400e26 <__libc_init_array+0x2e>
  400e32:	bd70      	pop	{r4, r5, r6, pc}
  400e34:	bd70      	pop	{r4, r5, r6, pc}
  400e36:	bf00      	nop
  400e38:	00403ed8 	.word	0x00403ed8
  400e3c:	00403ed8 	.word	0x00403ed8
  400e40:	00403ee0 	.word	0x00403ee0
  400e44:	00403ed8 	.word	0x00403ed8

00400e48 <iprintf>:
  400e48:	b40f      	push	{r0, r1, r2, r3}
  400e4a:	b500      	push	{lr}
  400e4c:	4907      	ldr	r1, [pc, #28]	; (400e6c <iprintf+0x24>)
  400e4e:	b083      	sub	sp, #12
  400e50:	ab04      	add	r3, sp, #16
  400e52:	6808      	ldr	r0, [r1, #0]
  400e54:	f853 2b04 	ldr.w	r2, [r3], #4
  400e58:	6881      	ldr	r1, [r0, #8]
  400e5a:	9301      	str	r3, [sp, #4]
  400e5c:	f000 f942 	bl	4010e4 <_vfiprintf_r>
  400e60:	b003      	add	sp, #12
  400e62:	f85d eb04 	ldr.w	lr, [sp], #4
  400e66:	b004      	add	sp, #16
  400e68:	4770      	bx	lr
  400e6a:	bf00      	nop
  400e6c:	20400430 	.word	0x20400430

00400e70 <memset>:
  400e70:	b470      	push	{r4, r5, r6}
  400e72:	0784      	lsls	r4, r0, #30
  400e74:	d046      	beq.n	400f04 <memset+0x94>
  400e76:	1e54      	subs	r4, r2, #1
  400e78:	2a00      	cmp	r2, #0
  400e7a:	d041      	beq.n	400f00 <memset+0x90>
  400e7c:	b2cd      	uxtb	r5, r1
  400e7e:	4603      	mov	r3, r0
  400e80:	e002      	b.n	400e88 <memset+0x18>
  400e82:	1e62      	subs	r2, r4, #1
  400e84:	b3e4      	cbz	r4, 400f00 <memset+0x90>
  400e86:	4614      	mov	r4, r2
  400e88:	f803 5b01 	strb.w	r5, [r3], #1
  400e8c:	079a      	lsls	r2, r3, #30
  400e8e:	d1f8      	bne.n	400e82 <memset+0x12>
  400e90:	2c03      	cmp	r4, #3
  400e92:	d92e      	bls.n	400ef2 <memset+0x82>
  400e94:	b2cd      	uxtb	r5, r1
  400e96:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400e9a:	2c0f      	cmp	r4, #15
  400e9c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400ea0:	d919      	bls.n	400ed6 <memset+0x66>
  400ea2:	f103 0210 	add.w	r2, r3, #16
  400ea6:	4626      	mov	r6, r4
  400ea8:	3e10      	subs	r6, #16
  400eaa:	2e0f      	cmp	r6, #15
  400eac:	f842 5c10 	str.w	r5, [r2, #-16]
  400eb0:	f842 5c0c 	str.w	r5, [r2, #-12]
  400eb4:	f842 5c08 	str.w	r5, [r2, #-8]
  400eb8:	f842 5c04 	str.w	r5, [r2, #-4]
  400ebc:	f102 0210 	add.w	r2, r2, #16
  400ec0:	d8f2      	bhi.n	400ea8 <memset+0x38>
  400ec2:	f1a4 0210 	sub.w	r2, r4, #16
  400ec6:	f022 020f 	bic.w	r2, r2, #15
  400eca:	f004 040f 	and.w	r4, r4, #15
  400ece:	3210      	adds	r2, #16
  400ed0:	2c03      	cmp	r4, #3
  400ed2:	4413      	add	r3, r2
  400ed4:	d90d      	bls.n	400ef2 <memset+0x82>
  400ed6:	461e      	mov	r6, r3
  400ed8:	4622      	mov	r2, r4
  400eda:	3a04      	subs	r2, #4
  400edc:	2a03      	cmp	r2, #3
  400ede:	f846 5b04 	str.w	r5, [r6], #4
  400ee2:	d8fa      	bhi.n	400eda <memset+0x6a>
  400ee4:	1f22      	subs	r2, r4, #4
  400ee6:	f022 0203 	bic.w	r2, r2, #3
  400eea:	3204      	adds	r2, #4
  400eec:	4413      	add	r3, r2
  400eee:	f004 0403 	and.w	r4, r4, #3
  400ef2:	b12c      	cbz	r4, 400f00 <memset+0x90>
  400ef4:	b2c9      	uxtb	r1, r1
  400ef6:	441c      	add	r4, r3
  400ef8:	f803 1b01 	strb.w	r1, [r3], #1
  400efc:	42a3      	cmp	r3, r4
  400efe:	d1fb      	bne.n	400ef8 <memset+0x88>
  400f00:	bc70      	pop	{r4, r5, r6}
  400f02:	4770      	bx	lr
  400f04:	4614      	mov	r4, r2
  400f06:	4603      	mov	r3, r0
  400f08:	e7c2      	b.n	400e90 <memset+0x20>
  400f0a:	bf00      	nop

00400f0c <setbuf>:
  400f0c:	2900      	cmp	r1, #0
  400f0e:	bf0c      	ite	eq
  400f10:	2202      	moveq	r2, #2
  400f12:	2200      	movne	r2, #0
  400f14:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400f18:	f000 b800 	b.w	400f1c <setvbuf>

00400f1c <setvbuf>:
  400f1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400f20:	4c51      	ldr	r4, [pc, #324]	; (401068 <setvbuf+0x14c>)
  400f22:	6825      	ldr	r5, [r4, #0]
  400f24:	b083      	sub	sp, #12
  400f26:	4604      	mov	r4, r0
  400f28:	460f      	mov	r7, r1
  400f2a:	4690      	mov	r8, r2
  400f2c:	461e      	mov	r6, r3
  400f2e:	b115      	cbz	r5, 400f36 <setvbuf+0x1a>
  400f30:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400f32:	2b00      	cmp	r3, #0
  400f34:	d079      	beq.n	40102a <setvbuf+0x10e>
  400f36:	f1b8 0f02 	cmp.w	r8, #2
  400f3a:	d004      	beq.n	400f46 <setvbuf+0x2a>
  400f3c:	f1b8 0f01 	cmp.w	r8, #1
  400f40:	d87f      	bhi.n	401042 <setvbuf+0x126>
  400f42:	2e00      	cmp	r6, #0
  400f44:	db7d      	blt.n	401042 <setvbuf+0x126>
  400f46:	4621      	mov	r1, r4
  400f48:	4628      	mov	r0, r5
  400f4a:	f001 f917 	bl	40217c <_fflush_r>
  400f4e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  400f50:	b141      	cbz	r1, 400f64 <setvbuf+0x48>
  400f52:	f104 0340 	add.w	r3, r4, #64	; 0x40
  400f56:	4299      	cmp	r1, r3
  400f58:	d002      	beq.n	400f60 <setvbuf+0x44>
  400f5a:	4628      	mov	r0, r5
  400f5c:	f001 fa6c 	bl	402438 <_free_r>
  400f60:	2300      	movs	r3, #0
  400f62:	6323      	str	r3, [r4, #48]	; 0x30
  400f64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400f68:	2200      	movs	r2, #0
  400f6a:	61a2      	str	r2, [r4, #24]
  400f6c:	6062      	str	r2, [r4, #4]
  400f6e:	061a      	lsls	r2, r3, #24
  400f70:	d454      	bmi.n	40101c <setvbuf+0x100>
  400f72:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  400f76:	f023 0303 	bic.w	r3, r3, #3
  400f7a:	f1b8 0f02 	cmp.w	r8, #2
  400f7e:	81a3      	strh	r3, [r4, #12]
  400f80:	d039      	beq.n	400ff6 <setvbuf+0xda>
  400f82:	ab01      	add	r3, sp, #4
  400f84:	466a      	mov	r2, sp
  400f86:	4621      	mov	r1, r4
  400f88:	4628      	mov	r0, r5
  400f8a:	f001 fcf3 	bl	402974 <__swhatbuf_r>
  400f8e:	89a3      	ldrh	r3, [r4, #12]
  400f90:	4318      	orrs	r0, r3
  400f92:	81a0      	strh	r0, [r4, #12]
  400f94:	b326      	cbz	r6, 400fe0 <setvbuf+0xc4>
  400f96:	b327      	cbz	r7, 400fe2 <setvbuf+0xc6>
  400f98:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400f9a:	2b00      	cmp	r3, #0
  400f9c:	d04d      	beq.n	40103a <setvbuf+0x11e>
  400f9e:	9b00      	ldr	r3, [sp, #0]
  400fa0:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  400fa4:	6027      	str	r7, [r4, #0]
  400fa6:	429e      	cmp	r6, r3
  400fa8:	bf1c      	itt	ne
  400faa:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  400fae:	81a0      	strhne	r0, [r4, #12]
  400fb0:	f1b8 0f01 	cmp.w	r8, #1
  400fb4:	bf08      	it	eq
  400fb6:	f040 0001 	orreq.w	r0, r0, #1
  400fba:	b283      	uxth	r3, r0
  400fbc:	bf08      	it	eq
  400fbe:	81a0      	strheq	r0, [r4, #12]
  400fc0:	f003 0008 	and.w	r0, r3, #8
  400fc4:	b280      	uxth	r0, r0
  400fc6:	6127      	str	r7, [r4, #16]
  400fc8:	6166      	str	r6, [r4, #20]
  400fca:	b318      	cbz	r0, 401014 <setvbuf+0xf8>
  400fcc:	f013 0001 	ands.w	r0, r3, #1
  400fd0:	d02f      	beq.n	401032 <setvbuf+0x116>
  400fd2:	2000      	movs	r0, #0
  400fd4:	4276      	negs	r6, r6
  400fd6:	61a6      	str	r6, [r4, #24]
  400fd8:	60a0      	str	r0, [r4, #8]
  400fda:	b003      	add	sp, #12
  400fdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400fe0:	9e00      	ldr	r6, [sp, #0]
  400fe2:	4630      	mov	r0, r6
  400fe4:	f001 fd3a 	bl	402a5c <malloc>
  400fe8:	4607      	mov	r7, r0
  400fea:	b368      	cbz	r0, 401048 <setvbuf+0x12c>
  400fec:	89a3      	ldrh	r3, [r4, #12]
  400fee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400ff2:	81a3      	strh	r3, [r4, #12]
  400ff4:	e7d0      	b.n	400f98 <setvbuf+0x7c>
  400ff6:	2000      	movs	r0, #0
  400ff8:	f104 0243 	add.w	r2, r4, #67	; 0x43
  400ffc:	f043 0302 	orr.w	r3, r3, #2
  401000:	2500      	movs	r5, #0
  401002:	2101      	movs	r1, #1
  401004:	81a3      	strh	r3, [r4, #12]
  401006:	60a5      	str	r5, [r4, #8]
  401008:	6022      	str	r2, [r4, #0]
  40100a:	6122      	str	r2, [r4, #16]
  40100c:	6161      	str	r1, [r4, #20]
  40100e:	b003      	add	sp, #12
  401010:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401014:	60a0      	str	r0, [r4, #8]
  401016:	b003      	add	sp, #12
  401018:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40101c:	6921      	ldr	r1, [r4, #16]
  40101e:	4628      	mov	r0, r5
  401020:	f001 fa0a 	bl	402438 <_free_r>
  401024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401028:	e7a3      	b.n	400f72 <setvbuf+0x56>
  40102a:	4628      	mov	r0, r5
  40102c:	f001 f93a 	bl	4022a4 <__sinit>
  401030:	e781      	b.n	400f36 <setvbuf+0x1a>
  401032:	60a6      	str	r6, [r4, #8]
  401034:	b003      	add	sp, #12
  401036:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40103a:	4628      	mov	r0, r5
  40103c:	f001 f932 	bl	4022a4 <__sinit>
  401040:	e7ad      	b.n	400f9e <setvbuf+0x82>
  401042:	f04f 30ff 	mov.w	r0, #4294967295
  401046:	e7e2      	b.n	40100e <setvbuf+0xf2>
  401048:	f8dd 9000 	ldr.w	r9, [sp]
  40104c:	45b1      	cmp	r9, r6
  40104e:	d006      	beq.n	40105e <setvbuf+0x142>
  401050:	4648      	mov	r0, r9
  401052:	f001 fd03 	bl	402a5c <malloc>
  401056:	4607      	mov	r7, r0
  401058:	b108      	cbz	r0, 40105e <setvbuf+0x142>
  40105a:	464e      	mov	r6, r9
  40105c:	e7c6      	b.n	400fec <setvbuf+0xd0>
  40105e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401062:	f04f 30ff 	mov.w	r0, #4294967295
  401066:	e7c7      	b.n	400ff8 <setvbuf+0xdc>
  401068:	20400430 	.word	0x20400430

0040106c <__sprint_r.part.0>:
  40106c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40106e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401072:	049c      	lsls	r4, r3, #18
  401074:	4692      	mov	sl, r2
  401076:	d52c      	bpl.n	4010d2 <__sprint_r.part.0+0x66>
  401078:	6893      	ldr	r3, [r2, #8]
  40107a:	6812      	ldr	r2, [r2, #0]
  40107c:	b33b      	cbz	r3, 4010ce <__sprint_r.part.0+0x62>
  40107e:	460f      	mov	r7, r1
  401080:	4680      	mov	r8, r0
  401082:	f102 0908 	add.w	r9, r2, #8
  401086:	e919 0060 	ldmdb	r9, {r5, r6}
  40108a:	08b6      	lsrs	r6, r6, #2
  40108c:	d017      	beq.n	4010be <__sprint_r.part.0+0x52>
  40108e:	3d04      	subs	r5, #4
  401090:	2400      	movs	r4, #0
  401092:	e001      	b.n	401098 <__sprint_r.part.0+0x2c>
  401094:	42a6      	cmp	r6, r4
  401096:	d010      	beq.n	4010ba <__sprint_r.part.0+0x4e>
  401098:	463a      	mov	r2, r7
  40109a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40109e:	4640      	mov	r0, r8
  4010a0:	f001 f96a 	bl	402378 <_fputwc_r>
  4010a4:	1c43      	adds	r3, r0, #1
  4010a6:	f104 0401 	add.w	r4, r4, #1
  4010aa:	d1f3      	bne.n	401094 <__sprint_r.part.0+0x28>
  4010ac:	2300      	movs	r3, #0
  4010ae:	f8ca 3008 	str.w	r3, [sl, #8]
  4010b2:	f8ca 3004 	str.w	r3, [sl, #4]
  4010b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4010ba:	f8da 3008 	ldr.w	r3, [sl, #8]
  4010be:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  4010c2:	f8ca 3008 	str.w	r3, [sl, #8]
  4010c6:	f109 0908 	add.w	r9, r9, #8
  4010ca:	2b00      	cmp	r3, #0
  4010cc:	d1db      	bne.n	401086 <__sprint_r.part.0+0x1a>
  4010ce:	2000      	movs	r0, #0
  4010d0:	e7ec      	b.n	4010ac <__sprint_r.part.0+0x40>
  4010d2:	f001 fa99 	bl	402608 <__sfvwrite_r>
  4010d6:	2300      	movs	r3, #0
  4010d8:	f8ca 3008 	str.w	r3, [sl, #8]
  4010dc:	f8ca 3004 	str.w	r3, [sl, #4]
  4010e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004010e4 <_vfiprintf_r>:
  4010e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4010e8:	b0ab      	sub	sp, #172	; 0xac
  4010ea:	461c      	mov	r4, r3
  4010ec:	9100      	str	r1, [sp, #0]
  4010ee:	4690      	mov	r8, r2
  4010f0:	9304      	str	r3, [sp, #16]
  4010f2:	9005      	str	r0, [sp, #20]
  4010f4:	b118      	cbz	r0, 4010fe <_vfiprintf_r+0x1a>
  4010f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4010f8:	2b00      	cmp	r3, #0
  4010fa:	f000 80de 	beq.w	4012ba <_vfiprintf_r+0x1d6>
  4010fe:	9800      	ldr	r0, [sp, #0]
  401100:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  401104:	b28a      	uxth	r2, r1
  401106:	0495      	lsls	r5, r2, #18
  401108:	d407      	bmi.n	40111a <_vfiprintf_r+0x36>
  40110a:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40110c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  401110:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401114:	8182      	strh	r2, [r0, #12]
  401116:	6643      	str	r3, [r0, #100]	; 0x64
  401118:	b292      	uxth	r2, r2
  40111a:	0711      	lsls	r1, r2, #28
  40111c:	f140 80b1 	bpl.w	401282 <_vfiprintf_r+0x19e>
  401120:	9b00      	ldr	r3, [sp, #0]
  401122:	691b      	ldr	r3, [r3, #16]
  401124:	2b00      	cmp	r3, #0
  401126:	f000 80ac 	beq.w	401282 <_vfiprintf_r+0x19e>
  40112a:	f002 021a 	and.w	r2, r2, #26
  40112e:	2a0a      	cmp	r2, #10
  401130:	f000 80b5 	beq.w	40129e <_vfiprintf_r+0x1ba>
  401134:	2300      	movs	r3, #0
  401136:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  40113a:	9302      	str	r3, [sp, #8]
  40113c:	930f      	str	r3, [sp, #60]	; 0x3c
  40113e:	930e      	str	r3, [sp, #56]	; 0x38
  401140:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  401144:	46da      	mov	sl, fp
  401146:	f898 3000 	ldrb.w	r3, [r8]
  40114a:	4644      	mov	r4, r8
  40114c:	b1fb      	cbz	r3, 40118e <_vfiprintf_r+0xaa>
  40114e:	2b25      	cmp	r3, #37	; 0x25
  401150:	d102      	bne.n	401158 <_vfiprintf_r+0x74>
  401152:	e01c      	b.n	40118e <_vfiprintf_r+0xaa>
  401154:	2b25      	cmp	r3, #37	; 0x25
  401156:	d003      	beq.n	401160 <_vfiprintf_r+0x7c>
  401158:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40115c:	2b00      	cmp	r3, #0
  40115e:	d1f9      	bne.n	401154 <_vfiprintf_r+0x70>
  401160:	ebc8 0504 	rsb	r5, r8, r4
  401164:	b19d      	cbz	r5, 40118e <_vfiprintf_r+0xaa>
  401166:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401168:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40116a:	f8ca 8000 	str.w	r8, [sl]
  40116e:	3301      	adds	r3, #1
  401170:	442a      	add	r2, r5
  401172:	2b07      	cmp	r3, #7
  401174:	f8ca 5004 	str.w	r5, [sl, #4]
  401178:	920f      	str	r2, [sp, #60]	; 0x3c
  40117a:	930e      	str	r3, [sp, #56]	; 0x38
  40117c:	dd7b      	ble.n	401276 <_vfiprintf_r+0x192>
  40117e:	2a00      	cmp	r2, #0
  401180:	f040 8528 	bne.w	401bd4 <_vfiprintf_r+0xaf0>
  401184:	9b02      	ldr	r3, [sp, #8]
  401186:	920e      	str	r2, [sp, #56]	; 0x38
  401188:	442b      	add	r3, r5
  40118a:	46da      	mov	sl, fp
  40118c:	9302      	str	r3, [sp, #8]
  40118e:	7823      	ldrb	r3, [r4, #0]
  401190:	2b00      	cmp	r3, #0
  401192:	f000 843e 	beq.w	401a12 <_vfiprintf_r+0x92e>
  401196:	2100      	movs	r1, #0
  401198:	f04f 0300 	mov.w	r3, #0
  40119c:	f04f 32ff 	mov.w	r2, #4294967295
  4011a0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4011a4:	f104 0801 	add.w	r8, r4, #1
  4011a8:	7863      	ldrb	r3, [r4, #1]
  4011aa:	9201      	str	r2, [sp, #4]
  4011ac:	4608      	mov	r0, r1
  4011ae:	460e      	mov	r6, r1
  4011b0:	460c      	mov	r4, r1
  4011b2:	f108 0801 	add.w	r8, r8, #1
  4011b6:	f1a3 0220 	sub.w	r2, r3, #32
  4011ba:	2a58      	cmp	r2, #88	; 0x58
  4011bc:	f200 8393 	bhi.w	4018e6 <_vfiprintf_r+0x802>
  4011c0:	e8df f012 	tbh	[pc, r2, lsl #1]
  4011c4:	03910346 	.word	0x03910346
  4011c8:	034e0391 	.word	0x034e0391
  4011cc:	03910391 	.word	0x03910391
  4011d0:	03910391 	.word	0x03910391
  4011d4:	03910391 	.word	0x03910391
  4011d8:	02670289 	.word	0x02670289
  4011dc:	00800391 	.word	0x00800391
  4011e0:	0391026c 	.word	0x0391026c
  4011e4:	025901c6 	.word	0x025901c6
  4011e8:	02590259 	.word	0x02590259
  4011ec:	02590259 	.word	0x02590259
  4011f0:	02590259 	.word	0x02590259
  4011f4:	02590259 	.word	0x02590259
  4011f8:	03910391 	.word	0x03910391
  4011fc:	03910391 	.word	0x03910391
  401200:	03910391 	.word	0x03910391
  401204:	03910391 	.word	0x03910391
  401208:	03910391 	.word	0x03910391
  40120c:	039101cb 	.word	0x039101cb
  401210:	03910391 	.word	0x03910391
  401214:	03910391 	.word	0x03910391
  401218:	03910391 	.word	0x03910391
  40121c:	03910391 	.word	0x03910391
  401220:	02140391 	.word	0x02140391
  401224:	03910391 	.word	0x03910391
  401228:	03910391 	.word	0x03910391
  40122c:	02ee0391 	.word	0x02ee0391
  401230:	03910391 	.word	0x03910391
  401234:	03910311 	.word	0x03910311
  401238:	03910391 	.word	0x03910391
  40123c:	03910391 	.word	0x03910391
  401240:	03910391 	.word	0x03910391
  401244:	03910391 	.word	0x03910391
  401248:	03340391 	.word	0x03340391
  40124c:	0391038a 	.word	0x0391038a
  401250:	03910391 	.word	0x03910391
  401254:	038a0367 	.word	0x038a0367
  401258:	03910391 	.word	0x03910391
  40125c:	0391036c 	.word	0x0391036c
  401260:	02950379 	.word	0x02950379
  401264:	02e90085 	.word	0x02e90085
  401268:	029b0391 	.word	0x029b0391
  40126c:	02ba0391 	.word	0x02ba0391
  401270:	03910391 	.word	0x03910391
  401274:	0353      	.short	0x0353
  401276:	f10a 0a08 	add.w	sl, sl, #8
  40127a:	9b02      	ldr	r3, [sp, #8]
  40127c:	442b      	add	r3, r5
  40127e:	9302      	str	r3, [sp, #8]
  401280:	e785      	b.n	40118e <_vfiprintf_r+0xaa>
  401282:	9900      	ldr	r1, [sp, #0]
  401284:	9805      	ldr	r0, [sp, #20]
  401286:	f000 fe61 	bl	401f4c <__swsetup_r>
  40128a:	2800      	cmp	r0, #0
  40128c:	f040 8558 	bne.w	401d40 <_vfiprintf_r+0xc5c>
  401290:	9b00      	ldr	r3, [sp, #0]
  401292:	899a      	ldrh	r2, [r3, #12]
  401294:	f002 021a 	and.w	r2, r2, #26
  401298:	2a0a      	cmp	r2, #10
  40129a:	f47f af4b 	bne.w	401134 <_vfiprintf_r+0x50>
  40129e:	9900      	ldr	r1, [sp, #0]
  4012a0:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  4012a4:	2b00      	cmp	r3, #0
  4012a6:	f6ff af45 	blt.w	401134 <_vfiprintf_r+0x50>
  4012aa:	4623      	mov	r3, r4
  4012ac:	4642      	mov	r2, r8
  4012ae:	9805      	ldr	r0, [sp, #20]
  4012b0:	f000 fe16 	bl	401ee0 <__sbprintf>
  4012b4:	b02b      	add	sp, #172	; 0xac
  4012b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4012ba:	f000 fff3 	bl	4022a4 <__sinit>
  4012be:	e71e      	b.n	4010fe <_vfiprintf_r+0x1a>
  4012c0:	4264      	negs	r4, r4
  4012c2:	9304      	str	r3, [sp, #16]
  4012c4:	f046 0604 	orr.w	r6, r6, #4
  4012c8:	f898 3000 	ldrb.w	r3, [r8]
  4012cc:	e771      	b.n	4011b2 <_vfiprintf_r+0xce>
  4012ce:	2130      	movs	r1, #48	; 0x30
  4012d0:	9804      	ldr	r0, [sp, #16]
  4012d2:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  4012d6:	9901      	ldr	r1, [sp, #4]
  4012d8:	9406      	str	r4, [sp, #24]
  4012da:	f04f 0300 	mov.w	r3, #0
  4012de:	2278      	movs	r2, #120	; 0x78
  4012e0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4012e4:	2900      	cmp	r1, #0
  4012e6:	4603      	mov	r3, r0
  4012e8:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  4012ec:	6804      	ldr	r4, [r0, #0]
  4012ee:	f103 0304 	add.w	r3, r3, #4
  4012f2:	f04f 0500 	mov.w	r5, #0
  4012f6:	f046 0202 	orr.w	r2, r6, #2
  4012fa:	f2c0 8525 	blt.w	401d48 <_vfiprintf_r+0xc64>
  4012fe:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401302:	ea54 0205 	orrs.w	r2, r4, r5
  401306:	f046 0602 	orr.w	r6, r6, #2
  40130a:	9304      	str	r3, [sp, #16]
  40130c:	f040 84bf 	bne.w	401c8e <_vfiprintf_r+0xbaa>
  401310:	48b3      	ldr	r0, [pc, #716]	; (4015e0 <_vfiprintf_r+0x4fc>)
  401312:	9b01      	ldr	r3, [sp, #4]
  401314:	2b00      	cmp	r3, #0
  401316:	f040 841c 	bne.w	401b52 <_vfiprintf_r+0xa6e>
  40131a:	4699      	mov	r9, r3
  40131c:	2300      	movs	r3, #0
  40131e:	9301      	str	r3, [sp, #4]
  401320:	9303      	str	r3, [sp, #12]
  401322:	465f      	mov	r7, fp
  401324:	9b01      	ldr	r3, [sp, #4]
  401326:	9a03      	ldr	r2, [sp, #12]
  401328:	4293      	cmp	r3, r2
  40132a:	bfb8      	it	lt
  40132c:	4613      	movlt	r3, r2
  40132e:	461d      	mov	r5, r3
  401330:	f1b9 0f00 	cmp.w	r9, #0
  401334:	d000      	beq.n	401338 <_vfiprintf_r+0x254>
  401336:	3501      	adds	r5, #1
  401338:	f016 0302 	ands.w	r3, r6, #2
  40133c:	9307      	str	r3, [sp, #28]
  40133e:	bf18      	it	ne
  401340:	3502      	addne	r5, #2
  401342:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  401346:	9308      	str	r3, [sp, #32]
  401348:	f040 82f1 	bne.w	40192e <_vfiprintf_r+0x84a>
  40134c:	9b06      	ldr	r3, [sp, #24]
  40134e:	1b5c      	subs	r4, r3, r5
  401350:	2c00      	cmp	r4, #0
  401352:	f340 82ec 	ble.w	40192e <_vfiprintf_r+0x84a>
  401356:	2c10      	cmp	r4, #16
  401358:	f340 8556 	ble.w	401e08 <_vfiprintf_r+0xd24>
  40135c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 4015e4 <_vfiprintf_r+0x500>
  401360:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  401364:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401366:	46d4      	mov	ip, sl
  401368:	2310      	movs	r3, #16
  40136a:	46c2      	mov	sl, r8
  40136c:	4670      	mov	r0, lr
  40136e:	46a8      	mov	r8, r5
  401370:	464d      	mov	r5, r9
  401372:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401376:	e007      	b.n	401388 <_vfiprintf_r+0x2a4>
  401378:	f100 0e02 	add.w	lr, r0, #2
  40137c:	f10c 0c08 	add.w	ip, ip, #8
  401380:	4608      	mov	r0, r1
  401382:	3c10      	subs	r4, #16
  401384:	2c10      	cmp	r4, #16
  401386:	dd13      	ble.n	4013b0 <_vfiprintf_r+0x2cc>
  401388:	1c41      	adds	r1, r0, #1
  40138a:	3210      	adds	r2, #16
  40138c:	2907      	cmp	r1, #7
  40138e:	920f      	str	r2, [sp, #60]	; 0x3c
  401390:	f8cc 5000 	str.w	r5, [ip]
  401394:	f8cc 3004 	str.w	r3, [ip, #4]
  401398:	910e      	str	r1, [sp, #56]	; 0x38
  40139a:	dded      	ble.n	401378 <_vfiprintf_r+0x294>
  40139c:	2a00      	cmp	r2, #0
  40139e:	f040 82b7 	bne.w	401910 <_vfiprintf_r+0x82c>
  4013a2:	3c10      	subs	r4, #16
  4013a4:	2c10      	cmp	r4, #16
  4013a6:	4610      	mov	r0, r2
  4013a8:	f04f 0e01 	mov.w	lr, #1
  4013ac:	46dc      	mov	ip, fp
  4013ae:	dceb      	bgt.n	401388 <_vfiprintf_r+0x2a4>
  4013b0:	46a9      	mov	r9, r5
  4013b2:	4670      	mov	r0, lr
  4013b4:	4645      	mov	r5, r8
  4013b6:	46d0      	mov	r8, sl
  4013b8:	46e2      	mov	sl, ip
  4013ba:	4422      	add	r2, r4
  4013bc:	2807      	cmp	r0, #7
  4013be:	920f      	str	r2, [sp, #60]	; 0x3c
  4013c0:	f8ca 9000 	str.w	r9, [sl]
  4013c4:	f8ca 4004 	str.w	r4, [sl, #4]
  4013c8:	900e      	str	r0, [sp, #56]	; 0x38
  4013ca:	f300 8375 	bgt.w	401ab8 <_vfiprintf_r+0x9d4>
  4013ce:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4013d2:	f10a 0a08 	add.w	sl, sl, #8
  4013d6:	f100 0e01 	add.w	lr, r0, #1
  4013da:	2b00      	cmp	r3, #0
  4013dc:	f040 82b0 	bne.w	401940 <_vfiprintf_r+0x85c>
  4013e0:	9b07      	ldr	r3, [sp, #28]
  4013e2:	2b00      	cmp	r3, #0
  4013e4:	f000 82c3 	beq.w	40196e <_vfiprintf_r+0x88a>
  4013e8:	3202      	adds	r2, #2
  4013ea:	a90c      	add	r1, sp, #48	; 0x30
  4013ec:	2302      	movs	r3, #2
  4013ee:	f1be 0f07 	cmp.w	lr, #7
  4013f2:	920f      	str	r2, [sp, #60]	; 0x3c
  4013f4:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4013f8:	e88a 000a 	stmia.w	sl, {r1, r3}
  4013fc:	f340 8378 	ble.w	401af0 <_vfiprintf_r+0xa0c>
  401400:	2a00      	cmp	r2, #0
  401402:	f040 840a 	bne.w	401c1a <_vfiprintf_r+0xb36>
  401406:	9b08      	ldr	r3, [sp, #32]
  401408:	2b80      	cmp	r3, #128	; 0x80
  40140a:	f04f 0e01 	mov.w	lr, #1
  40140e:	4610      	mov	r0, r2
  401410:	46da      	mov	sl, fp
  401412:	f040 82b0 	bne.w	401976 <_vfiprintf_r+0x892>
  401416:	9b06      	ldr	r3, [sp, #24]
  401418:	1b5c      	subs	r4, r3, r5
  40141a:	2c00      	cmp	r4, #0
  40141c:	f340 82ab 	ble.w	401976 <_vfiprintf_r+0x892>
  401420:	2c10      	cmp	r4, #16
  401422:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 4015e8 <_vfiprintf_r+0x504>
  401426:	f340 850b 	ble.w	401e40 <_vfiprintf_r+0xd5c>
  40142a:	46d6      	mov	lr, sl
  40142c:	2310      	movs	r3, #16
  40142e:	46c2      	mov	sl, r8
  401430:	46a8      	mov	r8, r5
  401432:	464d      	mov	r5, r9
  401434:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401438:	e007      	b.n	40144a <_vfiprintf_r+0x366>
  40143a:	f100 0c02 	add.w	ip, r0, #2
  40143e:	f10e 0e08 	add.w	lr, lr, #8
  401442:	4608      	mov	r0, r1
  401444:	3c10      	subs	r4, #16
  401446:	2c10      	cmp	r4, #16
  401448:	dd13      	ble.n	401472 <_vfiprintf_r+0x38e>
  40144a:	1c41      	adds	r1, r0, #1
  40144c:	3210      	adds	r2, #16
  40144e:	2907      	cmp	r1, #7
  401450:	920f      	str	r2, [sp, #60]	; 0x3c
  401452:	f8ce 5000 	str.w	r5, [lr]
  401456:	f8ce 3004 	str.w	r3, [lr, #4]
  40145a:	910e      	str	r1, [sp, #56]	; 0x38
  40145c:	dded      	ble.n	40143a <_vfiprintf_r+0x356>
  40145e:	2a00      	cmp	r2, #0
  401460:	f040 8315 	bne.w	401a8e <_vfiprintf_r+0x9aa>
  401464:	3c10      	subs	r4, #16
  401466:	2c10      	cmp	r4, #16
  401468:	f04f 0c01 	mov.w	ip, #1
  40146c:	4610      	mov	r0, r2
  40146e:	46de      	mov	lr, fp
  401470:	dceb      	bgt.n	40144a <_vfiprintf_r+0x366>
  401472:	46a9      	mov	r9, r5
  401474:	4645      	mov	r5, r8
  401476:	46d0      	mov	r8, sl
  401478:	46f2      	mov	sl, lr
  40147a:	4422      	add	r2, r4
  40147c:	f1bc 0f07 	cmp.w	ip, #7
  401480:	920f      	str	r2, [sp, #60]	; 0x3c
  401482:	f8ca 9000 	str.w	r9, [sl]
  401486:	f8ca 4004 	str.w	r4, [sl, #4]
  40148a:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  40148e:	f300 83d2 	bgt.w	401c36 <_vfiprintf_r+0xb52>
  401492:	9b01      	ldr	r3, [sp, #4]
  401494:	9903      	ldr	r1, [sp, #12]
  401496:	1a5c      	subs	r4, r3, r1
  401498:	2c00      	cmp	r4, #0
  40149a:	f10a 0a08 	add.w	sl, sl, #8
  40149e:	f10c 0e01 	add.w	lr, ip, #1
  4014a2:	4660      	mov	r0, ip
  4014a4:	f300 826d 	bgt.w	401982 <_vfiprintf_r+0x89e>
  4014a8:	9903      	ldr	r1, [sp, #12]
  4014aa:	f8ca 7000 	str.w	r7, [sl]
  4014ae:	440a      	add	r2, r1
  4014b0:	f1be 0f07 	cmp.w	lr, #7
  4014b4:	920f      	str	r2, [sp, #60]	; 0x3c
  4014b6:	f8ca 1004 	str.w	r1, [sl, #4]
  4014ba:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4014be:	f340 82ce 	ble.w	401a5e <_vfiprintf_r+0x97a>
  4014c2:	2a00      	cmp	r2, #0
  4014c4:	f040 833a 	bne.w	401b3c <_vfiprintf_r+0xa58>
  4014c8:	0770      	lsls	r0, r6, #29
  4014ca:	920e      	str	r2, [sp, #56]	; 0x38
  4014cc:	d538      	bpl.n	401540 <_vfiprintf_r+0x45c>
  4014ce:	9b06      	ldr	r3, [sp, #24]
  4014d0:	1b5c      	subs	r4, r3, r5
  4014d2:	2c00      	cmp	r4, #0
  4014d4:	dd34      	ble.n	401540 <_vfiprintf_r+0x45c>
  4014d6:	46da      	mov	sl, fp
  4014d8:	2c10      	cmp	r4, #16
  4014da:	f340 84ab 	ble.w	401e34 <_vfiprintf_r+0xd50>
  4014de:	f8df 9104 	ldr.w	r9, [pc, #260]	; 4015e4 <_vfiprintf_r+0x500>
  4014e2:	990e      	ldr	r1, [sp, #56]	; 0x38
  4014e4:	464f      	mov	r7, r9
  4014e6:	2610      	movs	r6, #16
  4014e8:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4014ec:	e006      	b.n	4014fc <_vfiprintf_r+0x418>
  4014ee:	1c88      	adds	r0, r1, #2
  4014f0:	f10a 0a08 	add.w	sl, sl, #8
  4014f4:	4619      	mov	r1, r3
  4014f6:	3c10      	subs	r4, #16
  4014f8:	2c10      	cmp	r4, #16
  4014fa:	dd13      	ble.n	401524 <_vfiprintf_r+0x440>
  4014fc:	1c4b      	adds	r3, r1, #1
  4014fe:	3210      	adds	r2, #16
  401500:	2b07      	cmp	r3, #7
  401502:	920f      	str	r2, [sp, #60]	; 0x3c
  401504:	f8ca 7000 	str.w	r7, [sl]
  401508:	f8ca 6004 	str.w	r6, [sl, #4]
  40150c:	930e      	str	r3, [sp, #56]	; 0x38
  40150e:	ddee      	ble.n	4014ee <_vfiprintf_r+0x40a>
  401510:	2a00      	cmp	r2, #0
  401512:	f040 828e 	bne.w	401a32 <_vfiprintf_r+0x94e>
  401516:	3c10      	subs	r4, #16
  401518:	2c10      	cmp	r4, #16
  40151a:	f04f 0001 	mov.w	r0, #1
  40151e:	4611      	mov	r1, r2
  401520:	46da      	mov	sl, fp
  401522:	dceb      	bgt.n	4014fc <_vfiprintf_r+0x418>
  401524:	46b9      	mov	r9, r7
  401526:	4422      	add	r2, r4
  401528:	2807      	cmp	r0, #7
  40152a:	920f      	str	r2, [sp, #60]	; 0x3c
  40152c:	f8ca 9000 	str.w	r9, [sl]
  401530:	f8ca 4004 	str.w	r4, [sl, #4]
  401534:	900e      	str	r0, [sp, #56]	; 0x38
  401536:	f340 829b 	ble.w	401a70 <_vfiprintf_r+0x98c>
  40153a:	2a00      	cmp	r2, #0
  40153c:	f040 8425 	bne.w	401d8a <_vfiprintf_r+0xca6>
  401540:	9b02      	ldr	r3, [sp, #8]
  401542:	9a06      	ldr	r2, [sp, #24]
  401544:	42aa      	cmp	r2, r5
  401546:	bfac      	ite	ge
  401548:	189b      	addge	r3, r3, r2
  40154a:	195b      	addlt	r3, r3, r5
  40154c:	9302      	str	r3, [sp, #8]
  40154e:	e299      	b.n	401a84 <_vfiprintf_r+0x9a0>
  401550:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  401554:	f898 3000 	ldrb.w	r3, [r8]
  401558:	e62b      	b.n	4011b2 <_vfiprintf_r+0xce>
  40155a:	9406      	str	r4, [sp, #24]
  40155c:	2900      	cmp	r1, #0
  40155e:	f040 84af 	bne.w	401ec0 <_vfiprintf_r+0xddc>
  401562:	f046 0610 	orr.w	r6, r6, #16
  401566:	06b3      	lsls	r3, r6, #26
  401568:	f140 8312 	bpl.w	401b90 <_vfiprintf_r+0xaac>
  40156c:	9904      	ldr	r1, [sp, #16]
  40156e:	3107      	adds	r1, #7
  401570:	f021 0107 	bic.w	r1, r1, #7
  401574:	e9d1 2300 	ldrd	r2, r3, [r1]
  401578:	3108      	adds	r1, #8
  40157a:	9104      	str	r1, [sp, #16]
  40157c:	4614      	mov	r4, r2
  40157e:	461d      	mov	r5, r3
  401580:	2a00      	cmp	r2, #0
  401582:	f173 0300 	sbcs.w	r3, r3, #0
  401586:	f2c0 8386 	blt.w	401c96 <_vfiprintf_r+0xbb2>
  40158a:	9b01      	ldr	r3, [sp, #4]
  40158c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401590:	2b00      	cmp	r3, #0
  401592:	f2c0 831a 	blt.w	401bca <_vfiprintf_r+0xae6>
  401596:	ea54 0305 	orrs.w	r3, r4, r5
  40159a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40159e:	f000 80ed 	beq.w	40177c <_vfiprintf_r+0x698>
  4015a2:	2d00      	cmp	r5, #0
  4015a4:	bf08      	it	eq
  4015a6:	2c0a      	cmpeq	r4, #10
  4015a8:	f0c0 80ed 	bcc.w	401786 <_vfiprintf_r+0x6a2>
  4015ac:	465f      	mov	r7, fp
  4015ae:	4620      	mov	r0, r4
  4015b0:	4629      	mov	r1, r5
  4015b2:	220a      	movs	r2, #10
  4015b4:	2300      	movs	r3, #0
  4015b6:	f002 facd 	bl	403b54 <__aeabi_uldivmod>
  4015ba:	3230      	adds	r2, #48	; 0x30
  4015bc:	f807 2d01 	strb.w	r2, [r7, #-1]!
  4015c0:	4620      	mov	r0, r4
  4015c2:	4629      	mov	r1, r5
  4015c4:	2300      	movs	r3, #0
  4015c6:	220a      	movs	r2, #10
  4015c8:	f002 fac4 	bl	403b54 <__aeabi_uldivmod>
  4015cc:	4604      	mov	r4, r0
  4015ce:	460d      	mov	r5, r1
  4015d0:	ea54 0305 	orrs.w	r3, r4, r5
  4015d4:	d1eb      	bne.n	4015ae <_vfiprintf_r+0x4ca>
  4015d6:	ebc7 030b 	rsb	r3, r7, fp
  4015da:	9303      	str	r3, [sp, #12]
  4015dc:	e6a2      	b.n	401324 <_vfiprintf_r+0x240>
  4015de:	bf00      	nop
  4015e0:	00403ea0 	.word	0x00403ea0
  4015e4:	00403ebc 	.word	0x00403ebc
  4015e8:	00403e7c 	.word	0x00403e7c
  4015ec:	9406      	str	r4, [sp, #24]
  4015ee:	2900      	cmp	r1, #0
  4015f0:	f040 8462 	bne.w	401eb8 <_vfiprintf_r+0xdd4>
  4015f4:	f046 0610 	orr.w	r6, r6, #16
  4015f8:	f016 0320 	ands.w	r3, r6, #32
  4015fc:	f000 82ae 	beq.w	401b5c <_vfiprintf_r+0xa78>
  401600:	9b04      	ldr	r3, [sp, #16]
  401602:	3307      	adds	r3, #7
  401604:	f023 0307 	bic.w	r3, r3, #7
  401608:	f04f 0200 	mov.w	r2, #0
  40160c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401610:	e9d3 4500 	ldrd	r4, r5, [r3]
  401614:	f103 0208 	add.w	r2, r3, #8
  401618:	9b01      	ldr	r3, [sp, #4]
  40161a:	9204      	str	r2, [sp, #16]
  40161c:	2b00      	cmp	r3, #0
  40161e:	f2c0 8174 	blt.w	40190a <_vfiprintf_r+0x826>
  401622:	ea54 0305 	orrs.w	r3, r4, r5
  401626:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40162a:	f040 816e 	bne.w	40190a <_vfiprintf_r+0x826>
  40162e:	9b01      	ldr	r3, [sp, #4]
  401630:	2b00      	cmp	r3, #0
  401632:	f000 8430 	beq.w	401e96 <_vfiprintf_r+0xdb2>
  401636:	f04f 0900 	mov.w	r9, #0
  40163a:	2400      	movs	r4, #0
  40163c:	2500      	movs	r5, #0
  40163e:	465f      	mov	r7, fp
  401640:	08e2      	lsrs	r2, r4, #3
  401642:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  401646:	08e9      	lsrs	r1, r5, #3
  401648:	f004 0307 	and.w	r3, r4, #7
  40164c:	460d      	mov	r5, r1
  40164e:	4614      	mov	r4, r2
  401650:	3330      	adds	r3, #48	; 0x30
  401652:	ea54 0205 	orrs.w	r2, r4, r5
  401656:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40165a:	d1f1      	bne.n	401640 <_vfiprintf_r+0x55c>
  40165c:	07f4      	lsls	r4, r6, #31
  40165e:	d5ba      	bpl.n	4015d6 <_vfiprintf_r+0x4f2>
  401660:	2b30      	cmp	r3, #48	; 0x30
  401662:	d0b8      	beq.n	4015d6 <_vfiprintf_r+0x4f2>
  401664:	2230      	movs	r2, #48	; 0x30
  401666:	1e7b      	subs	r3, r7, #1
  401668:	f807 2c01 	strb.w	r2, [r7, #-1]
  40166c:	ebc3 020b 	rsb	r2, r3, fp
  401670:	9203      	str	r2, [sp, #12]
  401672:	461f      	mov	r7, r3
  401674:	e656      	b.n	401324 <_vfiprintf_r+0x240>
  401676:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40167a:	2400      	movs	r4, #0
  40167c:	f818 3b01 	ldrb.w	r3, [r8], #1
  401680:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401684:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  401688:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40168c:	2a09      	cmp	r2, #9
  40168e:	d9f5      	bls.n	40167c <_vfiprintf_r+0x598>
  401690:	e591      	b.n	4011b6 <_vfiprintf_r+0xd2>
  401692:	f898 3000 	ldrb.w	r3, [r8]
  401696:	2101      	movs	r1, #1
  401698:	202b      	movs	r0, #43	; 0x2b
  40169a:	e58a      	b.n	4011b2 <_vfiprintf_r+0xce>
  40169c:	f898 3000 	ldrb.w	r3, [r8]
  4016a0:	2b2a      	cmp	r3, #42	; 0x2a
  4016a2:	f108 0501 	add.w	r5, r8, #1
  4016a6:	f000 83dd 	beq.w	401e64 <_vfiprintf_r+0xd80>
  4016aa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4016ae:	2a09      	cmp	r2, #9
  4016b0:	46a8      	mov	r8, r5
  4016b2:	bf98      	it	ls
  4016b4:	2500      	movls	r5, #0
  4016b6:	f200 83ce 	bhi.w	401e56 <_vfiprintf_r+0xd72>
  4016ba:	f818 3b01 	ldrb.w	r3, [r8], #1
  4016be:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4016c2:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  4016c6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4016ca:	2a09      	cmp	r2, #9
  4016cc:	d9f5      	bls.n	4016ba <_vfiprintf_r+0x5d6>
  4016ce:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  4016d2:	9201      	str	r2, [sp, #4]
  4016d4:	e56f      	b.n	4011b6 <_vfiprintf_r+0xd2>
  4016d6:	9a04      	ldr	r2, [sp, #16]
  4016d8:	6814      	ldr	r4, [r2, #0]
  4016da:	4613      	mov	r3, r2
  4016dc:	2c00      	cmp	r4, #0
  4016de:	f103 0304 	add.w	r3, r3, #4
  4016e2:	f6ff aded 	blt.w	4012c0 <_vfiprintf_r+0x1dc>
  4016e6:	9304      	str	r3, [sp, #16]
  4016e8:	f898 3000 	ldrb.w	r3, [r8]
  4016ec:	e561      	b.n	4011b2 <_vfiprintf_r+0xce>
  4016ee:	9406      	str	r4, [sp, #24]
  4016f0:	2900      	cmp	r1, #0
  4016f2:	d081      	beq.n	4015f8 <_vfiprintf_r+0x514>
  4016f4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4016f8:	e77e      	b.n	4015f8 <_vfiprintf_r+0x514>
  4016fa:	9a04      	ldr	r2, [sp, #16]
  4016fc:	9406      	str	r4, [sp, #24]
  4016fe:	6817      	ldr	r7, [r2, #0]
  401700:	f04f 0300 	mov.w	r3, #0
  401704:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401708:	1d14      	adds	r4, r2, #4
  40170a:	9b01      	ldr	r3, [sp, #4]
  40170c:	2f00      	cmp	r7, #0
  40170e:	f000 8386 	beq.w	401e1e <_vfiprintf_r+0xd3a>
  401712:	2b00      	cmp	r3, #0
  401714:	f2c0 835f 	blt.w	401dd6 <_vfiprintf_r+0xcf2>
  401718:	461a      	mov	r2, r3
  40171a:	2100      	movs	r1, #0
  40171c:	4638      	mov	r0, r7
  40171e:	f001 fc5f 	bl	402fe0 <memchr>
  401722:	2800      	cmp	r0, #0
  401724:	f000 838f 	beq.w	401e46 <_vfiprintf_r+0xd62>
  401728:	1bc3      	subs	r3, r0, r7
  40172a:	9303      	str	r3, [sp, #12]
  40172c:	2300      	movs	r3, #0
  40172e:	9404      	str	r4, [sp, #16]
  401730:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401734:	9301      	str	r3, [sp, #4]
  401736:	e5f5      	b.n	401324 <_vfiprintf_r+0x240>
  401738:	9406      	str	r4, [sp, #24]
  40173a:	2900      	cmp	r1, #0
  40173c:	f040 83b9 	bne.w	401eb2 <_vfiprintf_r+0xdce>
  401740:	f016 0920 	ands.w	r9, r6, #32
  401744:	d135      	bne.n	4017b2 <_vfiprintf_r+0x6ce>
  401746:	f016 0310 	ands.w	r3, r6, #16
  40174a:	d103      	bne.n	401754 <_vfiprintf_r+0x670>
  40174c:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  401750:	f040 832a 	bne.w	401da8 <_vfiprintf_r+0xcc4>
  401754:	9a04      	ldr	r2, [sp, #16]
  401756:	4613      	mov	r3, r2
  401758:	6814      	ldr	r4, [r2, #0]
  40175a:	9a01      	ldr	r2, [sp, #4]
  40175c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401760:	2a00      	cmp	r2, #0
  401762:	f103 0304 	add.w	r3, r3, #4
  401766:	f04f 0500 	mov.w	r5, #0
  40176a:	f2c0 8332 	blt.w	401dd2 <_vfiprintf_r+0xcee>
  40176e:	ea54 0205 	orrs.w	r2, r4, r5
  401772:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401776:	9304      	str	r3, [sp, #16]
  401778:	f47f af13 	bne.w	4015a2 <_vfiprintf_r+0x4be>
  40177c:	9b01      	ldr	r3, [sp, #4]
  40177e:	2b00      	cmp	r3, #0
  401780:	f43f adcc 	beq.w	40131c <_vfiprintf_r+0x238>
  401784:	2400      	movs	r4, #0
  401786:	af2a      	add	r7, sp, #168	; 0xa8
  401788:	3430      	adds	r4, #48	; 0x30
  40178a:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40178e:	ebc7 030b 	rsb	r3, r7, fp
  401792:	9303      	str	r3, [sp, #12]
  401794:	e5c6      	b.n	401324 <_vfiprintf_r+0x240>
  401796:	f046 0620 	orr.w	r6, r6, #32
  40179a:	f898 3000 	ldrb.w	r3, [r8]
  40179e:	e508      	b.n	4011b2 <_vfiprintf_r+0xce>
  4017a0:	9406      	str	r4, [sp, #24]
  4017a2:	2900      	cmp	r1, #0
  4017a4:	f040 836e 	bne.w	401e84 <_vfiprintf_r+0xda0>
  4017a8:	f046 0610 	orr.w	r6, r6, #16
  4017ac:	f016 0920 	ands.w	r9, r6, #32
  4017b0:	d0c9      	beq.n	401746 <_vfiprintf_r+0x662>
  4017b2:	9b04      	ldr	r3, [sp, #16]
  4017b4:	3307      	adds	r3, #7
  4017b6:	f023 0307 	bic.w	r3, r3, #7
  4017ba:	f04f 0200 	mov.w	r2, #0
  4017be:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4017c2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4017c6:	f103 0208 	add.w	r2, r3, #8
  4017ca:	9b01      	ldr	r3, [sp, #4]
  4017cc:	9204      	str	r2, [sp, #16]
  4017ce:	2b00      	cmp	r3, #0
  4017d0:	f2c0 81f9 	blt.w	401bc6 <_vfiprintf_r+0xae2>
  4017d4:	ea54 0305 	orrs.w	r3, r4, r5
  4017d8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4017dc:	f04f 0900 	mov.w	r9, #0
  4017e0:	f47f aedf 	bne.w	4015a2 <_vfiprintf_r+0x4be>
  4017e4:	e7ca      	b.n	40177c <_vfiprintf_r+0x698>
  4017e6:	9406      	str	r4, [sp, #24]
  4017e8:	2900      	cmp	r1, #0
  4017ea:	f040 8351 	bne.w	401e90 <_vfiprintf_r+0xdac>
  4017ee:	06b2      	lsls	r2, r6, #26
  4017f0:	48ae      	ldr	r0, [pc, #696]	; (401aac <_vfiprintf_r+0x9c8>)
  4017f2:	d541      	bpl.n	401878 <_vfiprintf_r+0x794>
  4017f4:	9a04      	ldr	r2, [sp, #16]
  4017f6:	3207      	adds	r2, #7
  4017f8:	f022 0207 	bic.w	r2, r2, #7
  4017fc:	e9d2 4500 	ldrd	r4, r5, [r2]
  401800:	f102 0108 	add.w	r1, r2, #8
  401804:	9104      	str	r1, [sp, #16]
  401806:	f016 0901 	ands.w	r9, r6, #1
  40180a:	f000 8177 	beq.w	401afc <_vfiprintf_r+0xa18>
  40180e:	ea54 0205 	orrs.w	r2, r4, r5
  401812:	f040 8226 	bne.w	401c62 <_vfiprintf_r+0xb7e>
  401816:	f04f 0300 	mov.w	r3, #0
  40181a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40181e:	9b01      	ldr	r3, [sp, #4]
  401820:	2b00      	cmp	r3, #0
  401822:	f2c0 8196 	blt.w	401b52 <_vfiprintf_r+0xa6e>
  401826:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40182a:	e572      	b.n	401312 <_vfiprintf_r+0x22e>
  40182c:	9a04      	ldr	r2, [sp, #16]
  40182e:	9406      	str	r4, [sp, #24]
  401830:	6813      	ldr	r3, [r2, #0]
  401832:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401836:	4613      	mov	r3, r2
  401838:	f04f 0100 	mov.w	r1, #0
  40183c:	2501      	movs	r5, #1
  40183e:	3304      	adds	r3, #4
  401840:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401844:	9304      	str	r3, [sp, #16]
  401846:	9503      	str	r5, [sp, #12]
  401848:	af10      	add	r7, sp, #64	; 0x40
  40184a:	2300      	movs	r3, #0
  40184c:	9301      	str	r3, [sp, #4]
  40184e:	e573      	b.n	401338 <_vfiprintf_r+0x254>
  401850:	f898 3000 	ldrb.w	r3, [r8]
  401854:	2800      	cmp	r0, #0
  401856:	f47f acac 	bne.w	4011b2 <_vfiprintf_r+0xce>
  40185a:	2101      	movs	r1, #1
  40185c:	2020      	movs	r0, #32
  40185e:	e4a8      	b.n	4011b2 <_vfiprintf_r+0xce>
  401860:	f046 0601 	orr.w	r6, r6, #1
  401864:	f898 3000 	ldrb.w	r3, [r8]
  401868:	e4a3      	b.n	4011b2 <_vfiprintf_r+0xce>
  40186a:	9406      	str	r4, [sp, #24]
  40186c:	2900      	cmp	r1, #0
  40186e:	f040 830c 	bne.w	401e8a <_vfiprintf_r+0xda6>
  401872:	06b2      	lsls	r2, r6, #26
  401874:	488e      	ldr	r0, [pc, #568]	; (401ab0 <_vfiprintf_r+0x9cc>)
  401876:	d4bd      	bmi.n	4017f4 <_vfiprintf_r+0x710>
  401878:	9904      	ldr	r1, [sp, #16]
  40187a:	06f7      	lsls	r7, r6, #27
  40187c:	460a      	mov	r2, r1
  40187e:	f100 819d 	bmi.w	401bbc <_vfiprintf_r+0xad8>
  401882:	0675      	lsls	r5, r6, #25
  401884:	f140 819a 	bpl.w	401bbc <_vfiprintf_r+0xad8>
  401888:	3204      	adds	r2, #4
  40188a:	880c      	ldrh	r4, [r1, #0]
  40188c:	9204      	str	r2, [sp, #16]
  40188e:	2500      	movs	r5, #0
  401890:	e7b9      	b.n	401806 <_vfiprintf_r+0x722>
  401892:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  401896:	f898 3000 	ldrb.w	r3, [r8]
  40189a:	e48a      	b.n	4011b2 <_vfiprintf_r+0xce>
  40189c:	f898 3000 	ldrb.w	r3, [r8]
  4018a0:	2b6c      	cmp	r3, #108	; 0x6c
  4018a2:	bf03      	ittte	eq
  4018a4:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  4018a8:	f046 0620 	orreq.w	r6, r6, #32
  4018ac:	f108 0801 	addeq.w	r8, r8, #1
  4018b0:	f046 0610 	orrne.w	r6, r6, #16
  4018b4:	e47d      	b.n	4011b2 <_vfiprintf_r+0xce>
  4018b6:	2900      	cmp	r1, #0
  4018b8:	f040 8309 	bne.w	401ece <_vfiprintf_r+0xdea>
  4018bc:	06b4      	lsls	r4, r6, #26
  4018be:	f140 821c 	bpl.w	401cfa <_vfiprintf_r+0xc16>
  4018c2:	9a04      	ldr	r2, [sp, #16]
  4018c4:	9902      	ldr	r1, [sp, #8]
  4018c6:	6813      	ldr	r3, [r2, #0]
  4018c8:	17cd      	asrs	r5, r1, #31
  4018ca:	4608      	mov	r0, r1
  4018cc:	3204      	adds	r2, #4
  4018ce:	4629      	mov	r1, r5
  4018d0:	9204      	str	r2, [sp, #16]
  4018d2:	e9c3 0100 	strd	r0, r1, [r3]
  4018d6:	e436      	b.n	401146 <_vfiprintf_r+0x62>
  4018d8:	9406      	str	r4, [sp, #24]
  4018da:	2900      	cmp	r1, #0
  4018dc:	f43f ae43 	beq.w	401566 <_vfiprintf_r+0x482>
  4018e0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4018e4:	e63f      	b.n	401566 <_vfiprintf_r+0x482>
  4018e6:	9406      	str	r4, [sp, #24]
  4018e8:	2900      	cmp	r1, #0
  4018ea:	f040 82ed 	bne.w	401ec8 <_vfiprintf_r+0xde4>
  4018ee:	2b00      	cmp	r3, #0
  4018f0:	f000 808f 	beq.w	401a12 <_vfiprintf_r+0x92e>
  4018f4:	2501      	movs	r5, #1
  4018f6:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4018fa:	f04f 0300 	mov.w	r3, #0
  4018fe:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401902:	9503      	str	r5, [sp, #12]
  401904:	af10      	add	r7, sp, #64	; 0x40
  401906:	e7a0      	b.n	40184a <_vfiprintf_r+0x766>
  401908:	9304      	str	r3, [sp, #16]
  40190a:	f04f 0900 	mov.w	r9, #0
  40190e:	e696      	b.n	40163e <_vfiprintf_r+0x55a>
  401910:	aa0d      	add	r2, sp, #52	; 0x34
  401912:	9900      	ldr	r1, [sp, #0]
  401914:	9309      	str	r3, [sp, #36]	; 0x24
  401916:	4648      	mov	r0, r9
  401918:	f7ff fba8 	bl	40106c <__sprint_r.part.0>
  40191c:	2800      	cmp	r0, #0
  40191e:	d17f      	bne.n	401a20 <_vfiprintf_r+0x93c>
  401920:	980e      	ldr	r0, [sp, #56]	; 0x38
  401922:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401924:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401926:	f100 0e01 	add.w	lr, r0, #1
  40192a:	46dc      	mov	ip, fp
  40192c:	e529      	b.n	401382 <_vfiprintf_r+0x29e>
  40192e:	980e      	ldr	r0, [sp, #56]	; 0x38
  401930:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401932:	f100 0e01 	add.w	lr, r0, #1
  401936:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40193a:	2b00      	cmp	r3, #0
  40193c:	f43f ad50 	beq.w	4013e0 <_vfiprintf_r+0x2fc>
  401940:	3201      	adds	r2, #1
  401942:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401946:	2301      	movs	r3, #1
  401948:	f1be 0f07 	cmp.w	lr, #7
  40194c:	920f      	str	r2, [sp, #60]	; 0x3c
  40194e:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401952:	e88a 000a 	stmia.w	sl, {r1, r3}
  401956:	f340 80bf 	ble.w	401ad8 <_vfiprintf_r+0x9f4>
  40195a:	2a00      	cmp	r2, #0
  40195c:	f040 814e 	bne.w	401bfc <_vfiprintf_r+0xb18>
  401960:	9907      	ldr	r1, [sp, #28]
  401962:	2900      	cmp	r1, #0
  401964:	f040 80be 	bne.w	401ae4 <_vfiprintf_r+0xa00>
  401968:	469e      	mov	lr, r3
  40196a:	4610      	mov	r0, r2
  40196c:	46da      	mov	sl, fp
  40196e:	9b08      	ldr	r3, [sp, #32]
  401970:	2b80      	cmp	r3, #128	; 0x80
  401972:	f43f ad50 	beq.w	401416 <_vfiprintf_r+0x332>
  401976:	9b01      	ldr	r3, [sp, #4]
  401978:	9903      	ldr	r1, [sp, #12]
  40197a:	1a5c      	subs	r4, r3, r1
  40197c:	2c00      	cmp	r4, #0
  40197e:	f77f ad93 	ble.w	4014a8 <_vfiprintf_r+0x3c4>
  401982:	2c10      	cmp	r4, #16
  401984:	f8df 912c 	ldr.w	r9, [pc, #300]	; 401ab4 <_vfiprintf_r+0x9d0>
  401988:	dd25      	ble.n	4019d6 <_vfiprintf_r+0x8f2>
  40198a:	46d4      	mov	ip, sl
  40198c:	2310      	movs	r3, #16
  40198e:	46c2      	mov	sl, r8
  401990:	46a8      	mov	r8, r5
  401992:	464d      	mov	r5, r9
  401994:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401998:	e007      	b.n	4019aa <_vfiprintf_r+0x8c6>
  40199a:	f100 0e02 	add.w	lr, r0, #2
  40199e:	f10c 0c08 	add.w	ip, ip, #8
  4019a2:	4608      	mov	r0, r1
  4019a4:	3c10      	subs	r4, #16
  4019a6:	2c10      	cmp	r4, #16
  4019a8:	dd11      	ble.n	4019ce <_vfiprintf_r+0x8ea>
  4019aa:	1c41      	adds	r1, r0, #1
  4019ac:	3210      	adds	r2, #16
  4019ae:	2907      	cmp	r1, #7
  4019b0:	920f      	str	r2, [sp, #60]	; 0x3c
  4019b2:	f8cc 5000 	str.w	r5, [ip]
  4019b6:	f8cc 3004 	str.w	r3, [ip, #4]
  4019ba:	910e      	str	r1, [sp, #56]	; 0x38
  4019bc:	dded      	ble.n	40199a <_vfiprintf_r+0x8b6>
  4019be:	b9d2      	cbnz	r2, 4019f6 <_vfiprintf_r+0x912>
  4019c0:	3c10      	subs	r4, #16
  4019c2:	2c10      	cmp	r4, #16
  4019c4:	f04f 0e01 	mov.w	lr, #1
  4019c8:	4610      	mov	r0, r2
  4019ca:	46dc      	mov	ip, fp
  4019cc:	dced      	bgt.n	4019aa <_vfiprintf_r+0x8c6>
  4019ce:	46a9      	mov	r9, r5
  4019d0:	4645      	mov	r5, r8
  4019d2:	46d0      	mov	r8, sl
  4019d4:	46e2      	mov	sl, ip
  4019d6:	4422      	add	r2, r4
  4019d8:	f1be 0f07 	cmp.w	lr, #7
  4019dc:	920f      	str	r2, [sp, #60]	; 0x3c
  4019de:	f8ca 9000 	str.w	r9, [sl]
  4019e2:	f8ca 4004 	str.w	r4, [sl, #4]
  4019e6:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4019ea:	dc2e      	bgt.n	401a4a <_vfiprintf_r+0x966>
  4019ec:	f10a 0a08 	add.w	sl, sl, #8
  4019f0:	f10e 0e01 	add.w	lr, lr, #1
  4019f4:	e558      	b.n	4014a8 <_vfiprintf_r+0x3c4>
  4019f6:	aa0d      	add	r2, sp, #52	; 0x34
  4019f8:	9900      	ldr	r1, [sp, #0]
  4019fa:	9301      	str	r3, [sp, #4]
  4019fc:	4648      	mov	r0, r9
  4019fe:	f7ff fb35 	bl	40106c <__sprint_r.part.0>
  401a02:	b968      	cbnz	r0, 401a20 <_vfiprintf_r+0x93c>
  401a04:	980e      	ldr	r0, [sp, #56]	; 0x38
  401a06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401a08:	9b01      	ldr	r3, [sp, #4]
  401a0a:	f100 0e01 	add.w	lr, r0, #1
  401a0e:	46dc      	mov	ip, fp
  401a10:	e7c8      	b.n	4019a4 <_vfiprintf_r+0x8c0>
  401a12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401a14:	b123      	cbz	r3, 401a20 <_vfiprintf_r+0x93c>
  401a16:	9805      	ldr	r0, [sp, #20]
  401a18:	9900      	ldr	r1, [sp, #0]
  401a1a:	aa0d      	add	r2, sp, #52	; 0x34
  401a1c:	f7ff fb26 	bl	40106c <__sprint_r.part.0>
  401a20:	9b00      	ldr	r3, [sp, #0]
  401a22:	899b      	ldrh	r3, [r3, #12]
  401a24:	065a      	lsls	r2, r3, #25
  401a26:	f100 818b 	bmi.w	401d40 <_vfiprintf_r+0xc5c>
  401a2a:	9802      	ldr	r0, [sp, #8]
  401a2c:	b02b      	add	sp, #172	; 0xac
  401a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a32:	aa0d      	add	r2, sp, #52	; 0x34
  401a34:	9900      	ldr	r1, [sp, #0]
  401a36:	4648      	mov	r0, r9
  401a38:	f7ff fb18 	bl	40106c <__sprint_r.part.0>
  401a3c:	2800      	cmp	r0, #0
  401a3e:	d1ef      	bne.n	401a20 <_vfiprintf_r+0x93c>
  401a40:	990e      	ldr	r1, [sp, #56]	; 0x38
  401a42:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401a44:	1c48      	adds	r0, r1, #1
  401a46:	46da      	mov	sl, fp
  401a48:	e555      	b.n	4014f6 <_vfiprintf_r+0x412>
  401a4a:	2a00      	cmp	r2, #0
  401a4c:	f040 80fb 	bne.w	401c46 <_vfiprintf_r+0xb62>
  401a50:	9a03      	ldr	r2, [sp, #12]
  401a52:	921b      	str	r2, [sp, #108]	; 0x6c
  401a54:	2301      	movs	r3, #1
  401a56:	920f      	str	r2, [sp, #60]	; 0x3c
  401a58:	971a      	str	r7, [sp, #104]	; 0x68
  401a5a:	930e      	str	r3, [sp, #56]	; 0x38
  401a5c:	46da      	mov	sl, fp
  401a5e:	f10a 0a08 	add.w	sl, sl, #8
  401a62:	0771      	lsls	r1, r6, #29
  401a64:	d504      	bpl.n	401a70 <_vfiprintf_r+0x98c>
  401a66:	9b06      	ldr	r3, [sp, #24]
  401a68:	1b5c      	subs	r4, r3, r5
  401a6a:	2c00      	cmp	r4, #0
  401a6c:	f73f ad34 	bgt.w	4014d8 <_vfiprintf_r+0x3f4>
  401a70:	9b02      	ldr	r3, [sp, #8]
  401a72:	9906      	ldr	r1, [sp, #24]
  401a74:	42a9      	cmp	r1, r5
  401a76:	bfac      	ite	ge
  401a78:	185b      	addge	r3, r3, r1
  401a7a:	195b      	addlt	r3, r3, r5
  401a7c:	9302      	str	r3, [sp, #8]
  401a7e:	2a00      	cmp	r2, #0
  401a80:	f040 80b3 	bne.w	401bea <_vfiprintf_r+0xb06>
  401a84:	2300      	movs	r3, #0
  401a86:	930e      	str	r3, [sp, #56]	; 0x38
  401a88:	46da      	mov	sl, fp
  401a8a:	f7ff bb5c 	b.w	401146 <_vfiprintf_r+0x62>
  401a8e:	aa0d      	add	r2, sp, #52	; 0x34
  401a90:	9900      	ldr	r1, [sp, #0]
  401a92:	9307      	str	r3, [sp, #28]
  401a94:	4648      	mov	r0, r9
  401a96:	f7ff fae9 	bl	40106c <__sprint_r.part.0>
  401a9a:	2800      	cmp	r0, #0
  401a9c:	d1c0      	bne.n	401a20 <_vfiprintf_r+0x93c>
  401a9e:	980e      	ldr	r0, [sp, #56]	; 0x38
  401aa0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401aa2:	9b07      	ldr	r3, [sp, #28]
  401aa4:	f100 0c01 	add.w	ip, r0, #1
  401aa8:	46de      	mov	lr, fp
  401aaa:	e4cb      	b.n	401444 <_vfiprintf_r+0x360>
  401aac:	00403e8c 	.word	0x00403e8c
  401ab0:	00403ea0 	.word	0x00403ea0
  401ab4:	00403e7c 	.word	0x00403e7c
  401ab8:	2a00      	cmp	r2, #0
  401aba:	f040 8133 	bne.w	401d24 <_vfiprintf_r+0xc40>
  401abe:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401ac2:	2b00      	cmp	r3, #0
  401ac4:	f000 80f5 	beq.w	401cb2 <_vfiprintf_r+0xbce>
  401ac8:	2301      	movs	r3, #1
  401aca:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401ace:	461a      	mov	r2, r3
  401ad0:	931b      	str	r3, [sp, #108]	; 0x6c
  401ad2:	469e      	mov	lr, r3
  401ad4:	911a      	str	r1, [sp, #104]	; 0x68
  401ad6:	46da      	mov	sl, fp
  401ad8:	4670      	mov	r0, lr
  401ada:	f10a 0a08 	add.w	sl, sl, #8
  401ade:	f10e 0e01 	add.w	lr, lr, #1
  401ae2:	e47d      	b.n	4013e0 <_vfiprintf_r+0x2fc>
  401ae4:	a90c      	add	r1, sp, #48	; 0x30
  401ae6:	2202      	movs	r2, #2
  401ae8:	469e      	mov	lr, r3
  401aea:	911a      	str	r1, [sp, #104]	; 0x68
  401aec:	921b      	str	r2, [sp, #108]	; 0x6c
  401aee:	46da      	mov	sl, fp
  401af0:	4670      	mov	r0, lr
  401af2:	f10a 0a08 	add.w	sl, sl, #8
  401af6:	f10e 0e01 	add.w	lr, lr, #1
  401afa:	e738      	b.n	40196e <_vfiprintf_r+0x88a>
  401afc:	9b01      	ldr	r3, [sp, #4]
  401afe:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401b02:	2b00      	cmp	r3, #0
  401b04:	f2c0 812a 	blt.w	401d5c <_vfiprintf_r+0xc78>
  401b08:	ea54 0305 	orrs.w	r3, r4, r5
  401b0c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401b10:	f43f abff 	beq.w	401312 <_vfiprintf_r+0x22e>
  401b14:	465f      	mov	r7, fp
  401b16:	0923      	lsrs	r3, r4, #4
  401b18:	f004 010f 	and.w	r1, r4, #15
  401b1c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401b20:	092a      	lsrs	r2, r5, #4
  401b22:	461c      	mov	r4, r3
  401b24:	4615      	mov	r5, r2
  401b26:	5c43      	ldrb	r3, [r0, r1]
  401b28:	f807 3d01 	strb.w	r3, [r7, #-1]!
  401b2c:	ea54 0305 	orrs.w	r3, r4, r5
  401b30:	d1f1      	bne.n	401b16 <_vfiprintf_r+0xa32>
  401b32:	ebc7 030b 	rsb	r3, r7, fp
  401b36:	9303      	str	r3, [sp, #12]
  401b38:	f7ff bbf4 	b.w	401324 <_vfiprintf_r+0x240>
  401b3c:	aa0d      	add	r2, sp, #52	; 0x34
  401b3e:	9900      	ldr	r1, [sp, #0]
  401b40:	9805      	ldr	r0, [sp, #20]
  401b42:	f7ff fa93 	bl	40106c <__sprint_r.part.0>
  401b46:	2800      	cmp	r0, #0
  401b48:	f47f af6a 	bne.w	401a20 <_vfiprintf_r+0x93c>
  401b4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401b4e:	46da      	mov	sl, fp
  401b50:	e787      	b.n	401a62 <_vfiprintf_r+0x97e>
  401b52:	f04f 0900 	mov.w	r9, #0
  401b56:	2400      	movs	r4, #0
  401b58:	2500      	movs	r5, #0
  401b5a:	e7db      	b.n	401b14 <_vfiprintf_r+0xa30>
  401b5c:	f016 0210 	ands.w	r2, r6, #16
  401b60:	f000 80b2 	beq.w	401cc8 <_vfiprintf_r+0xbe4>
  401b64:	9904      	ldr	r1, [sp, #16]
  401b66:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401b6a:	460a      	mov	r2, r1
  401b6c:	680c      	ldr	r4, [r1, #0]
  401b6e:	9901      	ldr	r1, [sp, #4]
  401b70:	2900      	cmp	r1, #0
  401b72:	f102 0204 	add.w	r2, r2, #4
  401b76:	f04f 0500 	mov.w	r5, #0
  401b7a:	f2c0 8159 	blt.w	401e30 <_vfiprintf_r+0xd4c>
  401b7e:	ea54 0105 	orrs.w	r1, r4, r5
  401b82:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401b86:	9204      	str	r2, [sp, #16]
  401b88:	f43f ad51 	beq.w	40162e <_vfiprintf_r+0x54a>
  401b8c:	4699      	mov	r9, r3
  401b8e:	e556      	b.n	40163e <_vfiprintf_r+0x55a>
  401b90:	06f7      	lsls	r7, r6, #27
  401b92:	d40a      	bmi.n	401baa <_vfiprintf_r+0xac6>
  401b94:	0675      	lsls	r5, r6, #25
  401b96:	d508      	bpl.n	401baa <_vfiprintf_r+0xac6>
  401b98:	9904      	ldr	r1, [sp, #16]
  401b9a:	f9b1 4000 	ldrsh.w	r4, [r1]
  401b9e:	3104      	adds	r1, #4
  401ba0:	17e5      	asrs	r5, r4, #31
  401ba2:	4622      	mov	r2, r4
  401ba4:	462b      	mov	r3, r5
  401ba6:	9104      	str	r1, [sp, #16]
  401ba8:	e4ea      	b.n	401580 <_vfiprintf_r+0x49c>
  401baa:	9a04      	ldr	r2, [sp, #16]
  401bac:	6814      	ldr	r4, [r2, #0]
  401bae:	4613      	mov	r3, r2
  401bb0:	3304      	adds	r3, #4
  401bb2:	17e5      	asrs	r5, r4, #31
  401bb4:	9304      	str	r3, [sp, #16]
  401bb6:	4622      	mov	r2, r4
  401bb8:	462b      	mov	r3, r5
  401bba:	e4e1      	b.n	401580 <_vfiprintf_r+0x49c>
  401bbc:	6814      	ldr	r4, [r2, #0]
  401bbe:	3204      	adds	r2, #4
  401bc0:	9204      	str	r2, [sp, #16]
  401bc2:	2500      	movs	r5, #0
  401bc4:	e61f      	b.n	401806 <_vfiprintf_r+0x722>
  401bc6:	f04f 0900 	mov.w	r9, #0
  401bca:	ea54 0305 	orrs.w	r3, r4, r5
  401bce:	f47f ace8 	bne.w	4015a2 <_vfiprintf_r+0x4be>
  401bd2:	e5d8      	b.n	401786 <_vfiprintf_r+0x6a2>
  401bd4:	aa0d      	add	r2, sp, #52	; 0x34
  401bd6:	9900      	ldr	r1, [sp, #0]
  401bd8:	9805      	ldr	r0, [sp, #20]
  401bda:	f7ff fa47 	bl	40106c <__sprint_r.part.0>
  401bde:	2800      	cmp	r0, #0
  401be0:	f47f af1e 	bne.w	401a20 <_vfiprintf_r+0x93c>
  401be4:	46da      	mov	sl, fp
  401be6:	f7ff bb48 	b.w	40127a <_vfiprintf_r+0x196>
  401bea:	aa0d      	add	r2, sp, #52	; 0x34
  401bec:	9900      	ldr	r1, [sp, #0]
  401bee:	9805      	ldr	r0, [sp, #20]
  401bf0:	f7ff fa3c 	bl	40106c <__sprint_r.part.0>
  401bf4:	2800      	cmp	r0, #0
  401bf6:	f43f af45 	beq.w	401a84 <_vfiprintf_r+0x9a0>
  401bfa:	e711      	b.n	401a20 <_vfiprintf_r+0x93c>
  401bfc:	aa0d      	add	r2, sp, #52	; 0x34
  401bfe:	9900      	ldr	r1, [sp, #0]
  401c00:	9805      	ldr	r0, [sp, #20]
  401c02:	f7ff fa33 	bl	40106c <__sprint_r.part.0>
  401c06:	2800      	cmp	r0, #0
  401c08:	f47f af0a 	bne.w	401a20 <_vfiprintf_r+0x93c>
  401c0c:	980e      	ldr	r0, [sp, #56]	; 0x38
  401c0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c10:	f100 0e01 	add.w	lr, r0, #1
  401c14:	46da      	mov	sl, fp
  401c16:	f7ff bbe3 	b.w	4013e0 <_vfiprintf_r+0x2fc>
  401c1a:	aa0d      	add	r2, sp, #52	; 0x34
  401c1c:	9900      	ldr	r1, [sp, #0]
  401c1e:	9805      	ldr	r0, [sp, #20]
  401c20:	f7ff fa24 	bl	40106c <__sprint_r.part.0>
  401c24:	2800      	cmp	r0, #0
  401c26:	f47f aefb 	bne.w	401a20 <_vfiprintf_r+0x93c>
  401c2a:	980e      	ldr	r0, [sp, #56]	; 0x38
  401c2c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c2e:	f100 0e01 	add.w	lr, r0, #1
  401c32:	46da      	mov	sl, fp
  401c34:	e69b      	b.n	40196e <_vfiprintf_r+0x88a>
  401c36:	2a00      	cmp	r2, #0
  401c38:	f040 80d8 	bne.w	401dec <_vfiprintf_r+0xd08>
  401c3c:	f04f 0e01 	mov.w	lr, #1
  401c40:	4610      	mov	r0, r2
  401c42:	46da      	mov	sl, fp
  401c44:	e697      	b.n	401976 <_vfiprintf_r+0x892>
  401c46:	aa0d      	add	r2, sp, #52	; 0x34
  401c48:	9900      	ldr	r1, [sp, #0]
  401c4a:	9805      	ldr	r0, [sp, #20]
  401c4c:	f7ff fa0e 	bl	40106c <__sprint_r.part.0>
  401c50:	2800      	cmp	r0, #0
  401c52:	f47f aee5 	bne.w	401a20 <_vfiprintf_r+0x93c>
  401c56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401c58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c5a:	f103 0e01 	add.w	lr, r3, #1
  401c5e:	46da      	mov	sl, fp
  401c60:	e422      	b.n	4014a8 <_vfiprintf_r+0x3c4>
  401c62:	2230      	movs	r2, #48	; 0x30
  401c64:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  401c68:	9a01      	ldr	r2, [sp, #4]
  401c6a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  401c6e:	2a00      	cmp	r2, #0
  401c70:	f04f 0300 	mov.w	r3, #0
  401c74:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401c78:	f046 0302 	orr.w	r3, r6, #2
  401c7c:	f2c0 80cb 	blt.w	401e16 <_vfiprintf_r+0xd32>
  401c80:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401c84:	f046 0602 	orr.w	r6, r6, #2
  401c88:	f04f 0900 	mov.w	r9, #0
  401c8c:	e742      	b.n	401b14 <_vfiprintf_r+0xa30>
  401c8e:	f04f 0900 	mov.w	r9, #0
  401c92:	4890      	ldr	r0, [pc, #576]	; (401ed4 <_vfiprintf_r+0xdf0>)
  401c94:	e73e      	b.n	401b14 <_vfiprintf_r+0xa30>
  401c96:	9b01      	ldr	r3, [sp, #4]
  401c98:	4264      	negs	r4, r4
  401c9a:	f04f 092d 	mov.w	r9, #45	; 0x2d
  401c9e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  401ca2:	2b00      	cmp	r3, #0
  401ca4:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401ca8:	f6ff ac7b 	blt.w	4015a2 <_vfiprintf_r+0x4be>
  401cac:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401cb0:	e477      	b.n	4015a2 <_vfiprintf_r+0x4be>
  401cb2:	9b07      	ldr	r3, [sp, #28]
  401cb4:	2b00      	cmp	r3, #0
  401cb6:	d072      	beq.n	401d9e <_vfiprintf_r+0xcba>
  401cb8:	ab0c      	add	r3, sp, #48	; 0x30
  401cba:	2202      	movs	r2, #2
  401cbc:	931a      	str	r3, [sp, #104]	; 0x68
  401cbe:	921b      	str	r2, [sp, #108]	; 0x6c
  401cc0:	f04f 0e01 	mov.w	lr, #1
  401cc4:	46da      	mov	sl, fp
  401cc6:	e713      	b.n	401af0 <_vfiprintf_r+0xa0c>
  401cc8:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  401ccc:	d048      	beq.n	401d60 <_vfiprintf_r+0xc7c>
  401cce:	9904      	ldr	r1, [sp, #16]
  401cd0:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401cd4:	460b      	mov	r3, r1
  401cd6:	880c      	ldrh	r4, [r1, #0]
  401cd8:	9901      	ldr	r1, [sp, #4]
  401cda:	2900      	cmp	r1, #0
  401cdc:	f103 0304 	add.w	r3, r3, #4
  401ce0:	f04f 0500 	mov.w	r5, #0
  401ce4:	f6ff ae10 	blt.w	401908 <_vfiprintf_r+0x824>
  401ce8:	ea54 0105 	orrs.w	r1, r4, r5
  401cec:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401cf0:	9304      	str	r3, [sp, #16]
  401cf2:	f43f ac9c 	beq.w	40162e <_vfiprintf_r+0x54a>
  401cf6:	4691      	mov	r9, r2
  401cf8:	e4a1      	b.n	40163e <_vfiprintf_r+0x55a>
  401cfa:	06f0      	lsls	r0, r6, #27
  401cfc:	d40a      	bmi.n	401d14 <_vfiprintf_r+0xc30>
  401cfe:	0671      	lsls	r1, r6, #25
  401d00:	d508      	bpl.n	401d14 <_vfiprintf_r+0xc30>
  401d02:	9a04      	ldr	r2, [sp, #16]
  401d04:	6813      	ldr	r3, [r2, #0]
  401d06:	3204      	adds	r2, #4
  401d08:	9204      	str	r2, [sp, #16]
  401d0a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  401d0e:	801a      	strh	r2, [r3, #0]
  401d10:	f7ff ba19 	b.w	401146 <_vfiprintf_r+0x62>
  401d14:	9a04      	ldr	r2, [sp, #16]
  401d16:	6813      	ldr	r3, [r2, #0]
  401d18:	3204      	adds	r2, #4
  401d1a:	9204      	str	r2, [sp, #16]
  401d1c:	9a02      	ldr	r2, [sp, #8]
  401d1e:	601a      	str	r2, [r3, #0]
  401d20:	f7ff ba11 	b.w	401146 <_vfiprintf_r+0x62>
  401d24:	aa0d      	add	r2, sp, #52	; 0x34
  401d26:	9900      	ldr	r1, [sp, #0]
  401d28:	9805      	ldr	r0, [sp, #20]
  401d2a:	f7ff f99f 	bl	40106c <__sprint_r.part.0>
  401d2e:	2800      	cmp	r0, #0
  401d30:	f47f ae76 	bne.w	401a20 <_vfiprintf_r+0x93c>
  401d34:	980e      	ldr	r0, [sp, #56]	; 0x38
  401d36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d38:	f100 0e01 	add.w	lr, r0, #1
  401d3c:	46da      	mov	sl, fp
  401d3e:	e5fa      	b.n	401936 <_vfiprintf_r+0x852>
  401d40:	f04f 30ff 	mov.w	r0, #4294967295
  401d44:	f7ff bab6 	b.w	4012b4 <_vfiprintf_r+0x1d0>
  401d48:	4862      	ldr	r0, [pc, #392]	; (401ed4 <_vfiprintf_r+0xdf0>)
  401d4a:	4616      	mov	r6, r2
  401d4c:	ea54 0205 	orrs.w	r2, r4, r5
  401d50:	9304      	str	r3, [sp, #16]
  401d52:	f04f 0900 	mov.w	r9, #0
  401d56:	f47f aedd 	bne.w	401b14 <_vfiprintf_r+0xa30>
  401d5a:	e6fc      	b.n	401b56 <_vfiprintf_r+0xa72>
  401d5c:	9b04      	ldr	r3, [sp, #16]
  401d5e:	e7f5      	b.n	401d4c <_vfiprintf_r+0xc68>
  401d60:	9a04      	ldr	r2, [sp, #16]
  401d62:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401d66:	4613      	mov	r3, r2
  401d68:	6814      	ldr	r4, [r2, #0]
  401d6a:	9a01      	ldr	r2, [sp, #4]
  401d6c:	2a00      	cmp	r2, #0
  401d6e:	f103 0304 	add.w	r3, r3, #4
  401d72:	f04f 0500 	mov.w	r5, #0
  401d76:	f6ff adc7 	blt.w	401908 <_vfiprintf_r+0x824>
  401d7a:	ea54 0205 	orrs.w	r2, r4, r5
  401d7e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401d82:	9304      	str	r3, [sp, #16]
  401d84:	f47f ac5b 	bne.w	40163e <_vfiprintf_r+0x55a>
  401d88:	e451      	b.n	40162e <_vfiprintf_r+0x54a>
  401d8a:	aa0d      	add	r2, sp, #52	; 0x34
  401d8c:	9900      	ldr	r1, [sp, #0]
  401d8e:	9805      	ldr	r0, [sp, #20]
  401d90:	f7ff f96c 	bl	40106c <__sprint_r.part.0>
  401d94:	2800      	cmp	r0, #0
  401d96:	f47f ae43 	bne.w	401a20 <_vfiprintf_r+0x93c>
  401d9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d9c:	e668      	b.n	401a70 <_vfiprintf_r+0x98c>
  401d9e:	4610      	mov	r0, r2
  401da0:	f04f 0e01 	mov.w	lr, #1
  401da4:	46da      	mov	sl, fp
  401da6:	e5e6      	b.n	401976 <_vfiprintf_r+0x892>
  401da8:	9904      	ldr	r1, [sp, #16]
  401daa:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401dae:	460a      	mov	r2, r1
  401db0:	880c      	ldrh	r4, [r1, #0]
  401db2:	9901      	ldr	r1, [sp, #4]
  401db4:	2900      	cmp	r1, #0
  401db6:	f102 0204 	add.w	r2, r2, #4
  401dba:	f04f 0500 	mov.w	r5, #0
  401dbe:	db4e      	blt.n	401e5e <_vfiprintf_r+0xd7a>
  401dc0:	ea54 0105 	orrs.w	r1, r4, r5
  401dc4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401dc8:	9204      	str	r2, [sp, #16]
  401dca:	4699      	mov	r9, r3
  401dcc:	f47f abe9 	bne.w	4015a2 <_vfiprintf_r+0x4be>
  401dd0:	e4d4      	b.n	40177c <_vfiprintf_r+0x698>
  401dd2:	9304      	str	r3, [sp, #16]
  401dd4:	e6f9      	b.n	401bca <_vfiprintf_r+0xae6>
  401dd6:	4638      	mov	r0, r7
  401dd8:	9404      	str	r4, [sp, #16]
  401dda:	f001 fcb1 	bl	403740 <strlen>
  401dde:	2300      	movs	r3, #0
  401de0:	9003      	str	r0, [sp, #12]
  401de2:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401de6:	9301      	str	r3, [sp, #4]
  401de8:	f7ff ba9c 	b.w	401324 <_vfiprintf_r+0x240>
  401dec:	aa0d      	add	r2, sp, #52	; 0x34
  401dee:	9900      	ldr	r1, [sp, #0]
  401df0:	9805      	ldr	r0, [sp, #20]
  401df2:	f7ff f93b 	bl	40106c <__sprint_r.part.0>
  401df6:	2800      	cmp	r0, #0
  401df8:	f47f ae12 	bne.w	401a20 <_vfiprintf_r+0x93c>
  401dfc:	980e      	ldr	r0, [sp, #56]	; 0x38
  401dfe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401e00:	f100 0e01 	add.w	lr, r0, #1
  401e04:	46da      	mov	sl, fp
  401e06:	e5b6      	b.n	401976 <_vfiprintf_r+0x892>
  401e08:	980e      	ldr	r0, [sp, #56]	; 0x38
  401e0a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401e0c:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 401edc <_vfiprintf_r+0xdf8>
  401e10:	3001      	adds	r0, #1
  401e12:	f7ff bad2 	b.w	4013ba <_vfiprintf_r+0x2d6>
  401e16:	461e      	mov	r6, r3
  401e18:	f04f 0900 	mov.w	r9, #0
  401e1c:	e67a      	b.n	401b14 <_vfiprintf_r+0xa30>
  401e1e:	2b06      	cmp	r3, #6
  401e20:	bf28      	it	cs
  401e22:	2306      	movcs	r3, #6
  401e24:	9303      	str	r3, [sp, #12]
  401e26:	9404      	str	r4, [sp, #16]
  401e28:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  401e2c:	4f2a      	ldr	r7, [pc, #168]	; (401ed8 <_vfiprintf_r+0xdf4>)
  401e2e:	e50c      	b.n	40184a <_vfiprintf_r+0x766>
  401e30:	9204      	str	r2, [sp, #16]
  401e32:	e56a      	b.n	40190a <_vfiprintf_r+0x826>
  401e34:	980e      	ldr	r0, [sp, #56]	; 0x38
  401e36:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 401edc <_vfiprintf_r+0xdf8>
  401e3a:	3001      	adds	r0, #1
  401e3c:	f7ff bb73 	b.w	401526 <_vfiprintf_r+0x442>
  401e40:	46f4      	mov	ip, lr
  401e42:	f7ff bb1a 	b.w	40147a <_vfiprintf_r+0x396>
  401e46:	9b01      	ldr	r3, [sp, #4]
  401e48:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401e4c:	9303      	str	r3, [sp, #12]
  401e4e:	9404      	str	r4, [sp, #16]
  401e50:	9001      	str	r0, [sp, #4]
  401e52:	f7ff ba67 	b.w	401324 <_vfiprintf_r+0x240>
  401e56:	2200      	movs	r2, #0
  401e58:	9201      	str	r2, [sp, #4]
  401e5a:	f7ff b9ac 	b.w	4011b6 <_vfiprintf_r+0xd2>
  401e5e:	9204      	str	r2, [sp, #16]
  401e60:	4699      	mov	r9, r3
  401e62:	e6b2      	b.n	401bca <_vfiprintf_r+0xae6>
  401e64:	9a04      	ldr	r2, [sp, #16]
  401e66:	6813      	ldr	r3, [r2, #0]
  401e68:	9301      	str	r3, [sp, #4]
  401e6a:	3204      	adds	r2, #4
  401e6c:	2b00      	cmp	r3, #0
  401e6e:	9204      	str	r2, [sp, #16]
  401e70:	f898 3001 	ldrb.w	r3, [r8, #1]
  401e74:	46a8      	mov	r8, r5
  401e76:	f6bf a99c 	bge.w	4011b2 <_vfiprintf_r+0xce>
  401e7a:	f04f 32ff 	mov.w	r2, #4294967295
  401e7e:	9201      	str	r2, [sp, #4]
  401e80:	f7ff b997 	b.w	4011b2 <_vfiprintf_r+0xce>
  401e84:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401e88:	e48e      	b.n	4017a8 <_vfiprintf_r+0x6c4>
  401e8a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401e8e:	e4f0      	b.n	401872 <_vfiprintf_r+0x78e>
  401e90:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401e94:	e4ab      	b.n	4017ee <_vfiprintf_r+0x70a>
  401e96:	4699      	mov	r9, r3
  401e98:	07f3      	lsls	r3, r6, #31
  401e9a:	d505      	bpl.n	401ea8 <_vfiprintf_r+0xdc4>
  401e9c:	af2a      	add	r7, sp, #168	; 0xa8
  401e9e:	2330      	movs	r3, #48	; 0x30
  401ea0:	f807 3d41 	strb.w	r3, [r7, #-65]!
  401ea4:	f7ff bb97 	b.w	4015d6 <_vfiprintf_r+0x4f2>
  401ea8:	9b01      	ldr	r3, [sp, #4]
  401eaa:	9303      	str	r3, [sp, #12]
  401eac:	465f      	mov	r7, fp
  401eae:	f7ff ba39 	b.w	401324 <_vfiprintf_r+0x240>
  401eb2:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401eb6:	e443      	b.n	401740 <_vfiprintf_r+0x65c>
  401eb8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401ebc:	f7ff bb9a 	b.w	4015f4 <_vfiprintf_r+0x510>
  401ec0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401ec4:	f7ff bb4d 	b.w	401562 <_vfiprintf_r+0x47e>
  401ec8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401ecc:	e50f      	b.n	4018ee <_vfiprintf_r+0x80a>
  401ece:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401ed2:	e4f3      	b.n	4018bc <_vfiprintf_r+0x7d8>
  401ed4:	00403ea0 	.word	0x00403ea0
  401ed8:	00403eb4 	.word	0x00403eb4
  401edc:	00403ebc 	.word	0x00403ebc

00401ee0 <__sbprintf>:
  401ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
  401ee2:	460c      	mov	r4, r1
  401ee4:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  401ee8:	8989      	ldrh	r1, [r1, #12]
  401eea:	6e66      	ldr	r6, [r4, #100]	; 0x64
  401eec:	89e5      	ldrh	r5, [r4, #14]
  401eee:	9619      	str	r6, [sp, #100]	; 0x64
  401ef0:	f021 0102 	bic.w	r1, r1, #2
  401ef4:	6a66      	ldr	r6, [r4, #36]	; 0x24
  401ef6:	f8ad 500e 	strh.w	r5, [sp, #14]
  401efa:	2500      	movs	r5, #0
  401efc:	69e7      	ldr	r7, [r4, #28]
  401efe:	f8ad 100c 	strh.w	r1, [sp, #12]
  401f02:	9609      	str	r6, [sp, #36]	; 0x24
  401f04:	9506      	str	r5, [sp, #24]
  401f06:	ae1a      	add	r6, sp, #104	; 0x68
  401f08:	f44f 6580 	mov.w	r5, #1024	; 0x400
  401f0c:	4669      	mov	r1, sp
  401f0e:	9600      	str	r6, [sp, #0]
  401f10:	9604      	str	r6, [sp, #16]
  401f12:	9502      	str	r5, [sp, #8]
  401f14:	9505      	str	r5, [sp, #20]
  401f16:	9707      	str	r7, [sp, #28]
  401f18:	4606      	mov	r6, r0
  401f1a:	f7ff f8e3 	bl	4010e4 <_vfiprintf_r>
  401f1e:	1e05      	subs	r5, r0, #0
  401f20:	db07      	blt.n	401f32 <__sbprintf+0x52>
  401f22:	4630      	mov	r0, r6
  401f24:	4669      	mov	r1, sp
  401f26:	f000 f929 	bl	40217c <_fflush_r>
  401f2a:	2800      	cmp	r0, #0
  401f2c:	bf18      	it	ne
  401f2e:	f04f 35ff 	movne.w	r5, #4294967295
  401f32:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  401f36:	065b      	lsls	r3, r3, #25
  401f38:	d503      	bpl.n	401f42 <__sbprintf+0x62>
  401f3a:	89a3      	ldrh	r3, [r4, #12]
  401f3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401f40:	81a3      	strh	r3, [r4, #12]
  401f42:	4628      	mov	r0, r5
  401f44:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  401f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401f4a:	bf00      	nop

00401f4c <__swsetup_r>:
  401f4c:	b538      	push	{r3, r4, r5, lr}
  401f4e:	4b30      	ldr	r3, [pc, #192]	; (402010 <__swsetup_r+0xc4>)
  401f50:	681b      	ldr	r3, [r3, #0]
  401f52:	4605      	mov	r5, r0
  401f54:	460c      	mov	r4, r1
  401f56:	b113      	cbz	r3, 401f5e <__swsetup_r+0x12>
  401f58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401f5a:	2a00      	cmp	r2, #0
  401f5c:	d038      	beq.n	401fd0 <__swsetup_r+0x84>
  401f5e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401f62:	b293      	uxth	r3, r2
  401f64:	0718      	lsls	r0, r3, #28
  401f66:	d50c      	bpl.n	401f82 <__swsetup_r+0x36>
  401f68:	6920      	ldr	r0, [r4, #16]
  401f6a:	b1a8      	cbz	r0, 401f98 <__swsetup_r+0x4c>
  401f6c:	f013 0201 	ands.w	r2, r3, #1
  401f70:	d01e      	beq.n	401fb0 <__swsetup_r+0x64>
  401f72:	6963      	ldr	r3, [r4, #20]
  401f74:	2200      	movs	r2, #0
  401f76:	425b      	negs	r3, r3
  401f78:	61a3      	str	r3, [r4, #24]
  401f7a:	60a2      	str	r2, [r4, #8]
  401f7c:	b1f0      	cbz	r0, 401fbc <__swsetup_r+0x70>
  401f7e:	2000      	movs	r0, #0
  401f80:	bd38      	pop	{r3, r4, r5, pc}
  401f82:	06d9      	lsls	r1, r3, #27
  401f84:	d53c      	bpl.n	402000 <__swsetup_r+0xb4>
  401f86:	0758      	lsls	r0, r3, #29
  401f88:	d426      	bmi.n	401fd8 <__swsetup_r+0x8c>
  401f8a:	6920      	ldr	r0, [r4, #16]
  401f8c:	f042 0308 	orr.w	r3, r2, #8
  401f90:	81a3      	strh	r3, [r4, #12]
  401f92:	b29b      	uxth	r3, r3
  401f94:	2800      	cmp	r0, #0
  401f96:	d1e9      	bne.n	401f6c <__swsetup_r+0x20>
  401f98:	f403 7220 	and.w	r2, r3, #640	; 0x280
  401f9c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  401fa0:	d0e4      	beq.n	401f6c <__swsetup_r+0x20>
  401fa2:	4628      	mov	r0, r5
  401fa4:	4621      	mov	r1, r4
  401fa6:	f000 fd15 	bl	4029d4 <__smakebuf_r>
  401faa:	89a3      	ldrh	r3, [r4, #12]
  401fac:	6920      	ldr	r0, [r4, #16]
  401fae:	e7dd      	b.n	401f6c <__swsetup_r+0x20>
  401fb0:	0799      	lsls	r1, r3, #30
  401fb2:	bf58      	it	pl
  401fb4:	6962      	ldrpl	r2, [r4, #20]
  401fb6:	60a2      	str	r2, [r4, #8]
  401fb8:	2800      	cmp	r0, #0
  401fba:	d1e0      	bne.n	401f7e <__swsetup_r+0x32>
  401fbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401fc0:	061a      	lsls	r2, r3, #24
  401fc2:	d5dd      	bpl.n	401f80 <__swsetup_r+0x34>
  401fc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401fc8:	81a3      	strh	r3, [r4, #12]
  401fca:	f04f 30ff 	mov.w	r0, #4294967295
  401fce:	bd38      	pop	{r3, r4, r5, pc}
  401fd0:	4618      	mov	r0, r3
  401fd2:	f000 f967 	bl	4022a4 <__sinit>
  401fd6:	e7c2      	b.n	401f5e <__swsetup_r+0x12>
  401fd8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401fda:	b151      	cbz	r1, 401ff2 <__swsetup_r+0xa6>
  401fdc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401fe0:	4299      	cmp	r1, r3
  401fe2:	d004      	beq.n	401fee <__swsetup_r+0xa2>
  401fe4:	4628      	mov	r0, r5
  401fe6:	f000 fa27 	bl	402438 <_free_r>
  401fea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401fee:	2300      	movs	r3, #0
  401ff0:	6323      	str	r3, [r4, #48]	; 0x30
  401ff2:	2300      	movs	r3, #0
  401ff4:	6920      	ldr	r0, [r4, #16]
  401ff6:	6063      	str	r3, [r4, #4]
  401ff8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  401ffc:	6020      	str	r0, [r4, #0]
  401ffe:	e7c5      	b.n	401f8c <__swsetup_r+0x40>
  402000:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402004:	2309      	movs	r3, #9
  402006:	602b      	str	r3, [r5, #0]
  402008:	f04f 30ff 	mov.w	r0, #4294967295
  40200c:	81a2      	strh	r2, [r4, #12]
  40200e:	bd38      	pop	{r3, r4, r5, pc}
  402010:	20400430 	.word	0x20400430

00402014 <register_fini>:
  402014:	4b02      	ldr	r3, [pc, #8]	; (402020 <register_fini+0xc>)
  402016:	b113      	cbz	r3, 40201e <register_fini+0xa>
  402018:	4802      	ldr	r0, [pc, #8]	; (402024 <register_fini+0x10>)
  40201a:	f000 b805 	b.w	402028 <atexit>
  40201e:	4770      	bx	lr
  402020:	00000000 	.word	0x00000000
  402024:	004022b9 	.word	0x004022b9

00402028 <atexit>:
  402028:	2300      	movs	r3, #0
  40202a:	4601      	mov	r1, r0
  40202c:	461a      	mov	r2, r3
  40202e:	4618      	mov	r0, r3
  402030:	f001 bc98 	b.w	403964 <__register_exitproc>

00402034 <__sflush_r>:
  402034:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  402038:	b29a      	uxth	r2, r3
  40203a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40203e:	460d      	mov	r5, r1
  402040:	0711      	lsls	r1, r2, #28
  402042:	4680      	mov	r8, r0
  402044:	d43c      	bmi.n	4020c0 <__sflush_r+0x8c>
  402046:	686a      	ldr	r2, [r5, #4]
  402048:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40204c:	2a00      	cmp	r2, #0
  40204e:	81ab      	strh	r3, [r5, #12]
  402050:	dd73      	ble.n	40213a <__sflush_r+0x106>
  402052:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402054:	2c00      	cmp	r4, #0
  402056:	d04b      	beq.n	4020f0 <__sflush_r+0xbc>
  402058:	b29b      	uxth	r3, r3
  40205a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40205e:	2100      	movs	r1, #0
  402060:	b292      	uxth	r2, r2
  402062:	f8d8 6000 	ldr.w	r6, [r8]
  402066:	f8c8 1000 	str.w	r1, [r8]
  40206a:	2a00      	cmp	r2, #0
  40206c:	d069      	beq.n	402142 <__sflush_r+0x10e>
  40206e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402070:	075f      	lsls	r7, r3, #29
  402072:	d505      	bpl.n	402080 <__sflush_r+0x4c>
  402074:	6869      	ldr	r1, [r5, #4]
  402076:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402078:	1a52      	subs	r2, r2, r1
  40207a:	b10b      	cbz	r3, 402080 <__sflush_r+0x4c>
  40207c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40207e:	1ad2      	subs	r2, r2, r3
  402080:	2300      	movs	r3, #0
  402082:	69e9      	ldr	r1, [r5, #28]
  402084:	4640      	mov	r0, r8
  402086:	47a0      	blx	r4
  402088:	1c44      	adds	r4, r0, #1
  40208a:	d03c      	beq.n	402106 <__sflush_r+0xd2>
  40208c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402090:	692a      	ldr	r2, [r5, #16]
  402092:	602a      	str	r2, [r5, #0]
  402094:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402098:	2200      	movs	r2, #0
  40209a:	81ab      	strh	r3, [r5, #12]
  40209c:	04db      	lsls	r3, r3, #19
  40209e:	606a      	str	r2, [r5, #4]
  4020a0:	d449      	bmi.n	402136 <__sflush_r+0x102>
  4020a2:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4020a4:	f8c8 6000 	str.w	r6, [r8]
  4020a8:	b311      	cbz	r1, 4020f0 <__sflush_r+0xbc>
  4020aa:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4020ae:	4299      	cmp	r1, r3
  4020b0:	d002      	beq.n	4020b8 <__sflush_r+0x84>
  4020b2:	4640      	mov	r0, r8
  4020b4:	f000 f9c0 	bl	402438 <_free_r>
  4020b8:	2000      	movs	r0, #0
  4020ba:	6328      	str	r0, [r5, #48]	; 0x30
  4020bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4020c0:	692e      	ldr	r6, [r5, #16]
  4020c2:	b1ae      	cbz	r6, 4020f0 <__sflush_r+0xbc>
  4020c4:	682c      	ldr	r4, [r5, #0]
  4020c6:	602e      	str	r6, [r5, #0]
  4020c8:	0790      	lsls	r0, r2, #30
  4020ca:	bf0c      	ite	eq
  4020cc:	696b      	ldreq	r3, [r5, #20]
  4020ce:	2300      	movne	r3, #0
  4020d0:	1ba4      	subs	r4, r4, r6
  4020d2:	60ab      	str	r3, [r5, #8]
  4020d4:	e00a      	b.n	4020ec <__sflush_r+0xb8>
  4020d6:	4623      	mov	r3, r4
  4020d8:	4632      	mov	r2, r6
  4020da:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4020dc:	69e9      	ldr	r1, [r5, #28]
  4020de:	4640      	mov	r0, r8
  4020e0:	47b8      	blx	r7
  4020e2:	2800      	cmp	r0, #0
  4020e4:	eba4 0400 	sub.w	r4, r4, r0
  4020e8:	4406      	add	r6, r0
  4020ea:	dd04      	ble.n	4020f6 <__sflush_r+0xc2>
  4020ec:	2c00      	cmp	r4, #0
  4020ee:	dcf2      	bgt.n	4020d6 <__sflush_r+0xa2>
  4020f0:	2000      	movs	r0, #0
  4020f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4020f6:	89ab      	ldrh	r3, [r5, #12]
  4020f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4020fc:	81ab      	strh	r3, [r5, #12]
  4020fe:	f04f 30ff 	mov.w	r0, #4294967295
  402102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402106:	f8d8 2000 	ldr.w	r2, [r8]
  40210a:	2a1d      	cmp	r2, #29
  40210c:	d8f3      	bhi.n	4020f6 <__sflush_r+0xc2>
  40210e:	4b1a      	ldr	r3, [pc, #104]	; (402178 <__sflush_r+0x144>)
  402110:	40d3      	lsrs	r3, r2
  402112:	f003 0301 	and.w	r3, r3, #1
  402116:	f083 0401 	eor.w	r4, r3, #1
  40211a:	2b00      	cmp	r3, #0
  40211c:	d0eb      	beq.n	4020f6 <__sflush_r+0xc2>
  40211e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402122:	6929      	ldr	r1, [r5, #16]
  402124:	6029      	str	r1, [r5, #0]
  402126:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40212a:	04d9      	lsls	r1, r3, #19
  40212c:	606c      	str	r4, [r5, #4]
  40212e:	81ab      	strh	r3, [r5, #12]
  402130:	d5b7      	bpl.n	4020a2 <__sflush_r+0x6e>
  402132:	2a00      	cmp	r2, #0
  402134:	d1b5      	bne.n	4020a2 <__sflush_r+0x6e>
  402136:	6528      	str	r0, [r5, #80]	; 0x50
  402138:	e7b3      	b.n	4020a2 <__sflush_r+0x6e>
  40213a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40213c:	2a00      	cmp	r2, #0
  40213e:	dc88      	bgt.n	402052 <__sflush_r+0x1e>
  402140:	e7d6      	b.n	4020f0 <__sflush_r+0xbc>
  402142:	2301      	movs	r3, #1
  402144:	69e9      	ldr	r1, [r5, #28]
  402146:	4640      	mov	r0, r8
  402148:	47a0      	blx	r4
  40214a:	1c43      	adds	r3, r0, #1
  40214c:	4602      	mov	r2, r0
  40214e:	d002      	beq.n	402156 <__sflush_r+0x122>
  402150:	89ab      	ldrh	r3, [r5, #12]
  402152:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402154:	e78c      	b.n	402070 <__sflush_r+0x3c>
  402156:	f8d8 3000 	ldr.w	r3, [r8]
  40215a:	2b00      	cmp	r3, #0
  40215c:	d0f8      	beq.n	402150 <__sflush_r+0x11c>
  40215e:	2b1d      	cmp	r3, #29
  402160:	d001      	beq.n	402166 <__sflush_r+0x132>
  402162:	2b16      	cmp	r3, #22
  402164:	d102      	bne.n	40216c <__sflush_r+0x138>
  402166:	f8c8 6000 	str.w	r6, [r8]
  40216a:	e7c1      	b.n	4020f0 <__sflush_r+0xbc>
  40216c:	89ab      	ldrh	r3, [r5, #12]
  40216e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402172:	81ab      	strh	r3, [r5, #12]
  402174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402178:	20400001 	.word	0x20400001

0040217c <_fflush_r>:
  40217c:	b510      	push	{r4, lr}
  40217e:	4604      	mov	r4, r0
  402180:	b082      	sub	sp, #8
  402182:	b108      	cbz	r0, 402188 <_fflush_r+0xc>
  402184:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402186:	b153      	cbz	r3, 40219e <_fflush_r+0x22>
  402188:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40218c:	b908      	cbnz	r0, 402192 <_fflush_r+0x16>
  40218e:	b002      	add	sp, #8
  402190:	bd10      	pop	{r4, pc}
  402192:	4620      	mov	r0, r4
  402194:	b002      	add	sp, #8
  402196:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40219a:	f7ff bf4b 	b.w	402034 <__sflush_r>
  40219e:	9101      	str	r1, [sp, #4]
  4021a0:	f000 f880 	bl	4022a4 <__sinit>
  4021a4:	9901      	ldr	r1, [sp, #4]
  4021a6:	e7ef      	b.n	402188 <_fflush_r+0xc>

004021a8 <_cleanup_r>:
  4021a8:	4901      	ldr	r1, [pc, #4]	; (4021b0 <_cleanup_r+0x8>)
  4021aa:	f000 bbaf 	b.w	40290c <_fwalk_reent>
  4021ae:	bf00      	nop
  4021b0:	00403a2d 	.word	0x00403a2d

004021b4 <__sinit.part.1>:
  4021b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4021b8:	4b35      	ldr	r3, [pc, #212]	; (402290 <__sinit.part.1+0xdc>)
  4021ba:	6845      	ldr	r5, [r0, #4]
  4021bc:	63c3      	str	r3, [r0, #60]	; 0x3c
  4021be:	2400      	movs	r4, #0
  4021c0:	4607      	mov	r7, r0
  4021c2:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4021c6:	2304      	movs	r3, #4
  4021c8:	2103      	movs	r1, #3
  4021ca:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4021ce:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4021d2:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4021d6:	b083      	sub	sp, #12
  4021d8:	602c      	str	r4, [r5, #0]
  4021da:	606c      	str	r4, [r5, #4]
  4021dc:	60ac      	str	r4, [r5, #8]
  4021de:	666c      	str	r4, [r5, #100]	; 0x64
  4021e0:	81ec      	strh	r4, [r5, #14]
  4021e2:	612c      	str	r4, [r5, #16]
  4021e4:	616c      	str	r4, [r5, #20]
  4021e6:	61ac      	str	r4, [r5, #24]
  4021e8:	81ab      	strh	r3, [r5, #12]
  4021ea:	4621      	mov	r1, r4
  4021ec:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4021f0:	2208      	movs	r2, #8
  4021f2:	f7fe fe3d 	bl	400e70 <memset>
  4021f6:	68be      	ldr	r6, [r7, #8]
  4021f8:	f8df b098 	ldr.w	fp, [pc, #152]	; 402294 <__sinit.part.1+0xe0>
  4021fc:	f8df a098 	ldr.w	sl, [pc, #152]	; 402298 <__sinit.part.1+0xe4>
  402200:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40229c <__sinit.part.1+0xe8>
  402204:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4022a0 <__sinit.part.1+0xec>
  402208:	f8c5 b020 	str.w	fp, [r5, #32]
  40220c:	2301      	movs	r3, #1
  40220e:	2209      	movs	r2, #9
  402210:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402214:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402218:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40221c:	61ed      	str	r5, [r5, #28]
  40221e:	4621      	mov	r1, r4
  402220:	81f3      	strh	r3, [r6, #14]
  402222:	81b2      	strh	r2, [r6, #12]
  402224:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402228:	6034      	str	r4, [r6, #0]
  40222a:	6074      	str	r4, [r6, #4]
  40222c:	60b4      	str	r4, [r6, #8]
  40222e:	6674      	str	r4, [r6, #100]	; 0x64
  402230:	6134      	str	r4, [r6, #16]
  402232:	6174      	str	r4, [r6, #20]
  402234:	61b4      	str	r4, [r6, #24]
  402236:	2208      	movs	r2, #8
  402238:	9301      	str	r3, [sp, #4]
  40223a:	f7fe fe19 	bl	400e70 <memset>
  40223e:	68fd      	ldr	r5, [r7, #12]
  402240:	61f6      	str	r6, [r6, #28]
  402242:	2012      	movs	r0, #18
  402244:	2202      	movs	r2, #2
  402246:	f8c6 b020 	str.w	fp, [r6, #32]
  40224a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40224e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402252:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  402256:	4621      	mov	r1, r4
  402258:	81a8      	strh	r0, [r5, #12]
  40225a:	81ea      	strh	r2, [r5, #14]
  40225c:	602c      	str	r4, [r5, #0]
  40225e:	606c      	str	r4, [r5, #4]
  402260:	60ac      	str	r4, [r5, #8]
  402262:	666c      	str	r4, [r5, #100]	; 0x64
  402264:	612c      	str	r4, [r5, #16]
  402266:	616c      	str	r4, [r5, #20]
  402268:	61ac      	str	r4, [r5, #24]
  40226a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40226e:	2208      	movs	r2, #8
  402270:	f7fe fdfe 	bl	400e70 <memset>
  402274:	9b01      	ldr	r3, [sp, #4]
  402276:	61ed      	str	r5, [r5, #28]
  402278:	f8c5 b020 	str.w	fp, [r5, #32]
  40227c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402280:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402284:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402288:	63bb      	str	r3, [r7, #56]	; 0x38
  40228a:	b003      	add	sp, #12
  40228c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402290:	004021a9 	.word	0x004021a9
  402294:	00403689 	.word	0x00403689
  402298:	004036ad 	.word	0x004036ad
  40229c:	004036e9 	.word	0x004036e9
  4022a0:	00403709 	.word	0x00403709

004022a4 <__sinit>:
  4022a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4022a6:	b103      	cbz	r3, 4022aa <__sinit+0x6>
  4022a8:	4770      	bx	lr
  4022aa:	f7ff bf83 	b.w	4021b4 <__sinit.part.1>
  4022ae:	bf00      	nop

004022b0 <__sfp_lock_acquire>:
  4022b0:	4770      	bx	lr
  4022b2:	bf00      	nop

004022b4 <__sfp_lock_release>:
  4022b4:	4770      	bx	lr
  4022b6:	bf00      	nop

004022b8 <__libc_fini_array>:
  4022b8:	b538      	push	{r3, r4, r5, lr}
  4022ba:	4d07      	ldr	r5, [pc, #28]	; (4022d8 <__libc_fini_array+0x20>)
  4022bc:	4c07      	ldr	r4, [pc, #28]	; (4022dc <__libc_fini_array+0x24>)
  4022be:	1b2c      	subs	r4, r5, r4
  4022c0:	10a4      	asrs	r4, r4, #2
  4022c2:	d005      	beq.n	4022d0 <__libc_fini_array+0x18>
  4022c4:	3c01      	subs	r4, #1
  4022c6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4022ca:	4798      	blx	r3
  4022cc:	2c00      	cmp	r4, #0
  4022ce:	d1f9      	bne.n	4022c4 <__libc_fini_array+0xc>
  4022d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4022d4:	f001 be04 	b.w	403ee0 <_fini>
  4022d8:	00403ef0 	.word	0x00403ef0
  4022dc:	00403eec 	.word	0x00403eec

004022e0 <__fputwc>:
  4022e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4022e4:	b082      	sub	sp, #8
  4022e6:	4680      	mov	r8, r0
  4022e8:	4689      	mov	r9, r1
  4022ea:	4614      	mov	r4, r2
  4022ec:	f000 fb3c 	bl	402968 <__locale_mb_cur_max>
  4022f0:	2801      	cmp	r0, #1
  4022f2:	d033      	beq.n	40235c <__fputwc+0x7c>
  4022f4:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4022f8:	464a      	mov	r2, r9
  4022fa:	a901      	add	r1, sp, #4
  4022fc:	4640      	mov	r0, r8
  4022fe:	f001 fae3 	bl	4038c8 <_wcrtomb_r>
  402302:	f1b0 3fff 	cmp.w	r0, #4294967295
  402306:	4682      	mov	sl, r0
  402308:	d021      	beq.n	40234e <__fputwc+0x6e>
  40230a:	b388      	cbz	r0, 402370 <__fputwc+0x90>
  40230c:	f89d 6004 	ldrb.w	r6, [sp, #4]
  402310:	2500      	movs	r5, #0
  402312:	e008      	b.n	402326 <__fputwc+0x46>
  402314:	6823      	ldr	r3, [r4, #0]
  402316:	1c5a      	adds	r2, r3, #1
  402318:	6022      	str	r2, [r4, #0]
  40231a:	701e      	strb	r6, [r3, #0]
  40231c:	3501      	adds	r5, #1
  40231e:	4555      	cmp	r5, sl
  402320:	d226      	bcs.n	402370 <__fputwc+0x90>
  402322:	ab01      	add	r3, sp, #4
  402324:	5d5e      	ldrb	r6, [r3, r5]
  402326:	68a3      	ldr	r3, [r4, #8]
  402328:	3b01      	subs	r3, #1
  40232a:	2b00      	cmp	r3, #0
  40232c:	60a3      	str	r3, [r4, #8]
  40232e:	daf1      	bge.n	402314 <__fputwc+0x34>
  402330:	69a7      	ldr	r7, [r4, #24]
  402332:	42bb      	cmp	r3, r7
  402334:	4631      	mov	r1, r6
  402336:	4622      	mov	r2, r4
  402338:	4640      	mov	r0, r8
  40233a:	db01      	blt.n	402340 <__fputwc+0x60>
  40233c:	2e0a      	cmp	r6, #10
  40233e:	d1e9      	bne.n	402314 <__fputwc+0x34>
  402340:	f001 fa6c 	bl	40381c <__swbuf_r>
  402344:	1c43      	adds	r3, r0, #1
  402346:	d1e9      	bne.n	40231c <__fputwc+0x3c>
  402348:	b002      	add	sp, #8
  40234a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40234e:	89a3      	ldrh	r3, [r4, #12]
  402350:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402354:	81a3      	strh	r3, [r4, #12]
  402356:	b002      	add	sp, #8
  402358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40235c:	f109 33ff 	add.w	r3, r9, #4294967295
  402360:	2bfe      	cmp	r3, #254	; 0xfe
  402362:	d8c7      	bhi.n	4022f4 <__fputwc+0x14>
  402364:	fa5f f689 	uxtb.w	r6, r9
  402368:	4682      	mov	sl, r0
  40236a:	f88d 6004 	strb.w	r6, [sp, #4]
  40236e:	e7cf      	b.n	402310 <__fputwc+0x30>
  402370:	4648      	mov	r0, r9
  402372:	b002      	add	sp, #8
  402374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402378 <_fputwc_r>:
  402378:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40237c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  402380:	d10a      	bne.n	402398 <_fputwc_r+0x20>
  402382:	b410      	push	{r4}
  402384:	6e54      	ldr	r4, [r2, #100]	; 0x64
  402386:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40238a:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40238e:	6654      	str	r4, [r2, #100]	; 0x64
  402390:	8193      	strh	r3, [r2, #12]
  402392:	bc10      	pop	{r4}
  402394:	f7ff bfa4 	b.w	4022e0 <__fputwc>
  402398:	f7ff bfa2 	b.w	4022e0 <__fputwc>

0040239c <_malloc_trim_r>:
  40239c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40239e:	4f23      	ldr	r7, [pc, #140]	; (40242c <_malloc_trim_r+0x90>)
  4023a0:	460c      	mov	r4, r1
  4023a2:	4606      	mov	r6, r0
  4023a4:	f000 ff6a 	bl	40327c <__malloc_lock>
  4023a8:	68bb      	ldr	r3, [r7, #8]
  4023aa:	685d      	ldr	r5, [r3, #4]
  4023ac:	f025 0503 	bic.w	r5, r5, #3
  4023b0:	1b29      	subs	r1, r5, r4
  4023b2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4023b6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4023ba:	f021 010f 	bic.w	r1, r1, #15
  4023be:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4023c2:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4023c6:	db07      	blt.n	4023d8 <_malloc_trim_r+0x3c>
  4023c8:	2100      	movs	r1, #0
  4023ca:	4630      	mov	r0, r6
  4023cc:	f001 f94a 	bl	403664 <_sbrk_r>
  4023d0:	68bb      	ldr	r3, [r7, #8]
  4023d2:	442b      	add	r3, r5
  4023d4:	4298      	cmp	r0, r3
  4023d6:	d004      	beq.n	4023e2 <_malloc_trim_r+0x46>
  4023d8:	4630      	mov	r0, r6
  4023da:	f000 ff51 	bl	403280 <__malloc_unlock>
  4023de:	2000      	movs	r0, #0
  4023e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4023e2:	4261      	negs	r1, r4
  4023e4:	4630      	mov	r0, r6
  4023e6:	f001 f93d 	bl	403664 <_sbrk_r>
  4023ea:	3001      	adds	r0, #1
  4023ec:	d00d      	beq.n	40240a <_malloc_trim_r+0x6e>
  4023ee:	4b10      	ldr	r3, [pc, #64]	; (402430 <_malloc_trim_r+0x94>)
  4023f0:	68ba      	ldr	r2, [r7, #8]
  4023f2:	6819      	ldr	r1, [r3, #0]
  4023f4:	1b2d      	subs	r5, r5, r4
  4023f6:	f045 0501 	orr.w	r5, r5, #1
  4023fa:	4630      	mov	r0, r6
  4023fc:	1b09      	subs	r1, r1, r4
  4023fe:	6055      	str	r5, [r2, #4]
  402400:	6019      	str	r1, [r3, #0]
  402402:	f000 ff3d 	bl	403280 <__malloc_unlock>
  402406:	2001      	movs	r0, #1
  402408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40240a:	2100      	movs	r1, #0
  40240c:	4630      	mov	r0, r6
  40240e:	f001 f929 	bl	403664 <_sbrk_r>
  402412:	68ba      	ldr	r2, [r7, #8]
  402414:	1a83      	subs	r3, r0, r2
  402416:	2b0f      	cmp	r3, #15
  402418:	ddde      	ble.n	4023d8 <_malloc_trim_r+0x3c>
  40241a:	4c06      	ldr	r4, [pc, #24]	; (402434 <_malloc_trim_r+0x98>)
  40241c:	4904      	ldr	r1, [pc, #16]	; (402430 <_malloc_trim_r+0x94>)
  40241e:	6824      	ldr	r4, [r4, #0]
  402420:	f043 0301 	orr.w	r3, r3, #1
  402424:	1b00      	subs	r0, r0, r4
  402426:	6053      	str	r3, [r2, #4]
  402428:	6008      	str	r0, [r1, #0]
  40242a:	e7d5      	b.n	4023d8 <_malloc_trim_r+0x3c>
  40242c:	20400458 	.word	0x20400458
  402430:	2040090c 	.word	0x2040090c
  402434:	20400864 	.word	0x20400864

00402438 <_free_r>:
  402438:	2900      	cmp	r1, #0
  40243a:	d045      	beq.n	4024c8 <_free_r+0x90>
  40243c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402440:	460d      	mov	r5, r1
  402442:	4680      	mov	r8, r0
  402444:	f000 ff1a 	bl	40327c <__malloc_lock>
  402448:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40244c:	496a      	ldr	r1, [pc, #424]	; (4025f8 <_free_r+0x1c0>)
  40244e:	f027 0301 	bic.w	r3, r7, #1
  402452:	f1a5 0408 	sub.w	r4, r5, #8
  402456:	18e2      	adds	r2, r4, r3
  402458:	688e      	ldr	r6, [r1, #8]
  40245a:	6850      	ldr	r0, [r2, #4]
  40245c:	42b2      	cmp	r2, r6
  40245e:	f020 0003 	bic.w	r0, r0, #3
  402462:	d062      	beq.n	40252a <_free_r+0xf2>
  402464:	07fe      	lsls	r6, r7, #31
  402466:	6050      	str	r0, [r2, #4]
  402468:	d40b      	bmi.n	402482 <_free_r+0x4a>
  40246a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40246e:	1be4      	subs	r4, r4, r7
  402470:	f101 0e08 	add.w	lr, r1, #8
  402474:	68a5      	ldr	r5, [r4, #8]
  402476:	4575      	cmp	r5, lr
  402478:	443b      	add	r3, r7
  40247a:	d06f      	beq.n	40255c <_free_r+0x124>
  40247c:	68e7      	ldr	r7, [r4, #12]
  40247e:	60ef      	str	r7, [r5, #12]
  402480:	60bd      	str	r5, [r7, #8]
  402482:	1815      	adds	r5, r2, r0
  402484:	686d      	ldr	r5, [r5, #4]
  402486:	07ed      	lsls	r5, r5, #31
  402488:	d542      	bpl.n	402510 <_free_r+0xd8>
  40248a:	f043 0201 	orr.w	r2, r3, #1
  40248e:	6062      	str	r2, [r4, #4]
  402490:	50e3      	str	r3, [r4, r3]
  402492:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402496:	d218      	bcs.n	4024ca <_free_r+0x92>
  402498:	08db      	lsrs	r3, r3, #3
  40249a:	1c5a      	adds	r2, r3, #1
  40249c:	684d      	ldr	r5, [r1, #4]
  40249e:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  4024a2:	60a7      	str	r7, [r4, #8]
  4024a4:	2001      	movs	r0, #1
  4024a6:	109b      	asrs	r3, r3, #2
  4024a8:	fa00 f303 	lsl.w	r3, r0, r3
  4024ac:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  4024b0:	431d      	orrs	r5, r3
  4024b2:	3808      	subs	r0, #8
  4024b4:	60e0      	str	r0, [r4, #12]
  4024b6:	604d      	str	r5, [r1, #4]
  4024b8:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  4024bc:	60fc      	str	r4, [r7, #12]
  4024be:	4640      	mov	r0, r8
  4024c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4024c4:	f000 bedc 	b.w	403280 <__malloc_unlock>
  4024c8:	4770      	bx	lr
  4024ca:	0a5a      	lsrs	r2, r3, #9
  4024cc:	2a04      	cmp	r2, #4
  4024ce:	d853      	bhi.n	402578 <_free_r+0x140>
  4024d0:	099a      	lsrs	r2, r3, #6
  4024d2:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4024d6:	007f      	lsls	r7, r7, #1
  4024d8:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4024dc:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4024e0:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4024e4:	4944      	ldr	r1, [pc, #272]	; (4025f8 <_free_r+0x1c0>)
  4024e6:	3808      	subs	r0, #8
  4024e8:	4290      	cmp	r0, r2
  4024ea:	d04d      	beq.n	402588 <_free_r+0x150>
  4024ec:	6851      	ldr	r1, [r2, #4]
  4024ee:	f021 0103 	bic.w	r1, r1, #3
  4024f2:	428b      	cmp	r3, r1
  4024f4:	d202      	bcs.n	4024fc <_free_r+0xc4>
  4024f6:	6892      	ldr	r2, [r2, #8]
  4024f8:	4290      	cmp	r0, r2
  4024fa:	d1f7      	bne.n	4024ec <_free_r+0xb4>
  4024fc:	68d0      	ldr	r0, [r2, #12]
  4024fe:	60e0      	str	r0, [r4, #12]
  402500:	60a2      	str	r2, [r4, #8]
  402502:	6084      	str	r4, [r0, #8]
  402504:	60d4      	str	r4, [r2, #12]
  402506:	4640      	mov	r0, r8
  402508:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40250c:	f000 beb8 	b.w	403280 <__malloc_unlock>
  402510:	6895      	ldr	r5, [r2, #8]
  402512:	4f3a      	ldr	r7, [pc, #232]	; (4025fc <_free_r+0x1c4>)
  402514:	42bd      	cmp	r5, r7
  402516:	4403      	add	r3, r0
  402518:	d03f      	beq.n	40259a <_free_r+0x162>
  40251a:	68d0      	ldr	r0, [r2, #12]
  40251c:	60e8      	str	r0, [r5, #12]
  40251e:	f043 0201 	orr.w	r2, r3, #1
  402522:	6085      	str	r5, [r0, #8]
  402524:	6062      	str	r2, [r4, #4]
  402526:	50e3      	str	r3, [r4, r3]
  402528:	e7b3      	b.n	402492 <_free_r+0x5a>
  40252a:	07ff      	lsls	r7, r7, #31
  40252c:	4403      	add	r3, r0
  40252e:	d407      	bmi.n	402540 <_free_r+0x108>
  402530:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402534:	1aa4      	subs	r4, r4, r2
  402536:	4413      	add	r3, r2
  402538:	68a0      	ldr	r0, [r4, #8]
  40253a:	68e2      	ldr	r2, [r4, #12]
  40253c:	60c2      	str	r2, [r0, #12]
  40253e:	6090      	str	r0, [r2, #8]
  402540:	4a2f      	ldr	r2, [pc, #188]	; (402600 <_free_r+0x1c8>)
  402542:	6812      	ldr	r2, [r2, #0]
  402544:	f043 0001 	orr.w	r0, r3, #1
  402548:	4293      	cmp	r3, r2
  40254a:	6060      	str	r0, [r4, #4]
  40254c:	608c      	str	r4, [r1, #8]
  40254e:	d3b6      	bcc.n	4024be <_free_r+0x86>
  402550:	4b2c      	ldr	r3, [pc, #176]	; (402604 <_free_r+0x1cc>)
  402552:	4640      	mov	r0, r8
  402554:	6819      	ldr	r1, [r3, #0]
  402556:	f7ff ff21 	bl	40239c <_malloc_trim_r>
  40255a:	e7b0      	b.n	4024be <_free_r+0x86>
  40255c:	1811      	adds	r1, r2, r0
  40255e:	6849      	ldr	r1, [r1, #4]
  402560:	07c9      	lsls	r1, r1, #31
  402562:	d444      	bmi.n	4025ee <_free_r+0x1b6>
  402564:	6891      	ldr	r1, [r2, #8]
  402566:	68d2      	ldr	r2, [r2, #12]
  402568:	60ca      	str	r2, [r1, #12]
  40256a:	4403      	add	r3, r0
  40256c:	f043 0001 	orr.w	r0, r3, #1
  402570:	6091      	str	r1, [r2, #8]
  402572:	6060      	str	r0, [r4, #4]
  402574:	50e3      	str	r3, [r4, r3]
  402576:	e7a2      	b.n	4024be <_free_r+0x86>
  402578:	2a14      	cmp	r2, #20
  40257a:	d817      	bhi.n	4025ac <_free_r+0x174>
  40257c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402580:	007f      	lsls	r7, r7, #1
  402582:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402586:	e7a9      	b.n	4024dc <_free_r+0xa4>
  402588:	10aa      	asrs	r2, r5, #2
  40258a:	684b      	ldr	r3, [r1, #4]
  40258c:	2501      	movs	r5, #1
  40258e:	fa05 f202 	lsl.w	r2, r5, r2
  402592:	4313      	orrs	r3, r2
  402594:	604b      	str	r3, [r1, #4]
  402596:	4602      	mov	r2, r0
  402598:	e7b1      	b.n	4024fe <_free_r+0xc6>
  40259a:	f043 0201 	orr.w	r2, r3, #1
  40259e:	614c      	str	r4, [r1, #20]
  4025a0:	610c      	str	r4, [r1, #16]
  4025a2:	60e5      	str	r5, [r4, #12]
  4025a4:	60a5      	str	r5, [r4, #8]
  4025a6:	6062      	str	r2, [r4, #4]
  4025a8:	50e3      	str	r3, [r4, r3]
  4025aa:	e788      	b.n	4024be <_free_r+0x86>
  4025ac:	2a54      	cmp	r2, #84	; 0x54
  4025ae:	d806      	bhi.n	4025be <_free_r+0x186>
  4025b0:	0b1a      	lsrs	r2, r3, #12
  4025b2:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4025b6:	007f      	lsls	r7, r7, #1
  4025b8:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4025bc:	e78e      	b.n	4024dc <_free_r+0xa4>
  4025be:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4025c2:	d806      	bhi.n	4025d2 <_free_r+0x19a>
  4025c4:	0bda      	lsrs	r2, r3, #15
  4025c6:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4025ca:	007f      	lsls	r7, r7, #1
  4025cc:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4025d0:	e784      	b.n	4024dc <_free_r+0xa4>
  4025d2:	f240 5054 	movw	r0, #1364	; 0x554
  4025d6:	4282      	cmp	r2, r0
  4025d8:	d806      	bhi.n	4025e8 <_free_r+0x1b0>
  4025da:	0c9a      	lsrs	r2, r3, #18
  4025dc:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4025e0:	007f      	lsls	r7, r7, #1
  4025e2:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4025e6:	e779      	b.n	4024dc <_free_r+0xa4>
  4025e8:	27fe      	movs	r7, #254	; 0xfe
  4025ea:	257e      	movs	r5, #126	; 0x7e
  4025ec:	e776      	b.n	4024dc <_free_r+0xa4>
  4025ee:	f043 0201 	orr.w	r2, r3, #1
  4025f2:	6062      	str	r2, [r4, #4]
  4025f4:	50e3      	str	r3, [r4, r3]
  4025f6:	e762      	b.n	4024be <_free_r+0x86>
  4025f8:	20400458 	.word	0x20400458
  4025fc:	20400460 	.word	0x20400460
  402600:	20400860 	.word	0x20400860
  402604:	20400908 	.word	0x20400908

00402608 <__sfvwrite_r>:
  402608:	6893      	ldr	r3, [r2, #8]
  40260a:	2b00      	cmp	r3, #0
  40260c:	d076      	beq.n	4026fc <__sfvwrite_r+0xf4>
  40260e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402612:	898b      	ldrh	r3, [r1, #12]
  402614:	b085      	sub	sp, #20
  402616:	460c      	mov	r4, r1
  402618:	0719      	lsls	r1, r3, #28
  40261a:	9001      	str	r0, [sp, #4]
  40261c:	4616      	mov	r6, r2
  40261e:	d529      	bpl.n	402674 <__sfvwrite_r+0x6c>
  402620:	6922      	ldr	r2, [r4, #16]
  402622:	b33a      	cbz	r2, 402674 <__sfvwrite_r+0x6c>
  402624:	f003 0802 	and.w	r8, r3, #2
  402628:	fa1f f088 	uxth.w	r0, r8
  40262c:	6835      	ldr	r5, [r6, #0]
  40262e:	2800      	cmp	r0, #0
  402630:	d02f      	beq.n	402692 <__sfvwrite_r+0x8a>
  402632:	f04f 0900 	mov.w	r9, #0
  402636:	4fb4      	ldr	r7, [pc, #720]	; (402908 <__sfvwrite_r+0x300>)
  402638:	46c8      	mov	r8, r9
  40263a:	46b2      	mov	sl, r6
  40263c:	45b8      	cmp	r8, r7
  40263e:	4643      	mov	r3, r8
  402640:	464a      	mov	r2, r9
  402642:	bf28      	it	cs
  402644:	463b      	movcs	r3, r7
  402646:	9801      	ldr	r0, [sp, #4]
  402648:	f1b8 0f00 	cmp.w	r8, #0
  40264c:	d050      	beq.n	4026f0 <__sfvwrite_r+0xe8>
  40264e:	69e1      	ldr	r1, [r4, #28]
  402650:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402652:	47b0      	blx	r6
  402654:	2800      	cmp	r0, #0
  402656:	dd71      	ble.n	40273c <__sfvwrite_r+0x134>
  402658:	f8da 3008 	ldr.w	r3, [sl, #8]
  40265c:	1a1b      	subs	r3, r3, r0
  40265e:	4481      	add	r9, r0
  402660:	ebc0 0808 	rsb	r8, r0, r8
  402664:	f8ca 3008 	str.w	r3, [sl, #8]
  402668:	2b00      	cmp	r3, #0
  40266a:	d1e7      	bne.n	40263c <__sfvwrite_r+0x34>
  40266c:	2000      	movs	r0, #0
  40266e:	b005      	add	sp, #20
  402670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402674:	4621      	mov	r1, r4
  402676:	9801      	ldr	r0, [sp, #4]
  402678:	f7ff fc68 	bl	401f4c <__swsetup_r>
  40267c:	2800      	cmp	r0, #0
  40267e:	f040 813a 	bne.w	4028f6 <__sfvwrite_r+0x2ee>
  402682:	89a3      	ldrh	r3, [r4, #12]
  402684:	6835      	ldr	r5, [r6, #0]
  402686:	f003 0802 	and.w	r8, r3, #2
  40268a:	fa1f f088 	uxth.w	r0, r8
  40268e:	2800      	cmp	r0, #0
  402690:	d1cf      	bne.n	402632 <__sfvwrite_r+0x2a>
  402692:	f013 0901 	ands.w	r9, r3, #1
  402696:	d15b      	bne.n	402750 <__sfvwrite_r+0x148>
  402698:	464f      	mov	r7, r9
  40269a:	9602      	str	r6, [sp, #8]
  40269c:	b31f      	cbz	r7, 4026e6 <__sfvwrite_r+0xde>
  40269e:	059a      	lsls	r2, r3, #22
  4026a0:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4026a4:	d52c      	bpl.n	402700 <__sfvwrite_r+0xf8>
  4026a6:	4547      	cmp	r7, r8
  4026a8:	46c2      	mov	sl, r8
  4026aa:	f0c0 80a4 	bcc.w	4027f6 <__sfvwrite_r+0x1ee>
  4026ae:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4026b2:	f040 80b1 	bne.w	402818 <__sfvwrite_r+0x210>
  4026b6:	6820      	ldr	r0, [r4, #0]
  4026b8:	4652      	mov	r2, sl
  4026ba:	4649      	mov	r1, r9
  4026bc:	f000 fd7a 	bl	4031b4 <memmove>
  4026c0:	68a0      	ldr	r0, [r4, #8]
  4026c2:	6823      	ldr	r3, [r4, #0]
  4026c4:	ebc8 0000 	rsb	r0, r8, r0
  4026c8:	4453      	add	r3, sl
  4026ca:	60a0      	str	r0, [r4, #8]
  4026cc:	6023      	str	r3, [r4, #0]
  4026ce:	4638      	mov	r0, r7
  4026d0:	9a02      	ldr	r2, [sp, #8]
  4026d2:	6893      	ldr	r3, [r2, #8]
  4026d4:	1a1b      	subs	r3, r3, r0
  4026d6:	4481      	add	r9, r0
  4026d8:	1a3f      	subs	r7, r7, r0
  4026da:	6093      	str	r3, [r2, #8]
  4026dc:	2b00      	cmp	r3, #0
  4026de:	d0c5      	beq.n	40266c <__sfvwrite_r+0x64>
  4026e0:	89a3      	ldrh	r3, [r4, #12]
  4026e2:	2f00      	cmp	r7, #0
  4026e4:	d1db      	bne.n	40269e <__sfvwrite_r+0x96>
  4026e6:	f8d5 9000 	ldr.w	r9, [r5]
  4026ea:	686f      	ldr	r7, [r5, #4]
  4026ec:	3508      	adds	r5, #8
  4026ee:	e7d5      	b.n	40269c <__sfvwrite_r+0x94>
  4026f0:	f8d5 9000 	ldr.w	r9, [r5]
  4026f4:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4026f8:	3508      	adds	r5, #8
  4026fa:	e79f      	b.n	40263c <__sfvwrite_r+0x34>
  4026fc:	2000      	movs	r0, #0
  4026fe:	4770      	bx	lr
  402700:	6820      	ldr	r0, [r4, #0]
  402702:	6923      	ldr	r3, [r4, #16]
  402704:	4298      	cmp	r0, r3
  402706:	d803      	bhi.n	402710 <__sfvwrite_r+0x108>
  402708:	6961      	ldr	r1, [r4, #20]
  40270a:	428f      	cmp	r7, r1
  40270c:	f080 80b7 	bcs.w	40287e <__sfvwrite_r+0x276>
  402710:	45b8      	cmp	r8, r7
  402712:	bf28      	it	cs
  402714:	46b8      	movcs	r8, r7
  402716:	4642      	mov	r2, r8
  402718:	4649      	mov	r1, r9
  40271a:	f000 fd4b 	bl	4031b4 <memmove>
  40271e:	68a3      	ldr	r3, [r4, #8]
  402720:	6822      	ldr	r2, [r4, #0]
  402722:	ebc8 0303 	rsb	r3, r8, r3
  402726:	4442      	add	r2, r8
  402728:	60a3      	str	r3, [r4, #8]
  40272a:	6022      	str	r2, [r4, #0]
  40272c:	2b00      	cmp	r3, #0
  40272e:	d149      	bne.n	4027c4 <__sfvwrite_r+0x1bc>
  402730:	4621      	mov	r1, r4
  402732:	9801      	ldr	r0, [sp, #4]
  402734:	f7ff fd22 	bl	40217c <_fflush_r>
  402738:	2800      	cmp	r0, #0
  40273a:	d043      	beq.n	4027c4 <__sfvwrite_r+0x1bc>
  40273c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402740:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402744:	f04f 30ff 	mov.w	r0, #4294967295
  402748:	81a3      	strh	r3, [r4, #12]
  40274a:	b005      	add	sp, #20
  40274c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402750:	4680      	mov	r8, r0
  402752:	9002      	str	r0, [sp, #8]
  402754:	4682      	mov	sl, r0
  402756:	4681      	mov	r9, r0
  402758:	f1b9 0f00 	cmp.w	r9, #0
  40275c:	d02a      	beq.n	4027b4 <__sfvwrite_r+0x1ac>
  40275e:	9b02      	ldr	r3, [sp, #8]
  402760:	2b00      	cmp	r3, #0
  402762:	d04c      	beq.n	4027fe <__sfvwrite_r+0x1f6>
  402764:	6820      	ldr	r0, [r4, #0]
  402766:	6923      	ldr	r3, [r4, #16]
  402768:	6962      	ldr	r2, [r4, #20]
  40276a:	45c8      	cmp	r8, r9
  40276c:	46c3      	mov	fp, r8
  40276e:	bf28      	it	cs
  402770:	46cb      	movcs	fp, r9
  402772:	4298      	cmp	r0, r3
  402774:	465f      	mov	r7, fp
  402776:	d904      	bls.n	402782 <__sfvwrite_r+0x17a>
  402778:	68a3      	ldr	r3, [r4, #8]
  40277a:	4413      	add	r3, r2
  40277c:	459b      	cmp	fp, r3
  40277e:	f300 8090 	bgt.w	4028a2 <__sfvwrite_r+0x29a>
  402782:	4593      	cmp	fp, r2
  402784:	db20      	blt.n	4027c8 <__sfvwrite_r+0x1c0>
  402786:	4613      	mov	r3, r2
  402788:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40278a:	69e1      	ldr	r1, [r4, #28]
  40278c:	9801      	ldr	r0, [sp, #4]
  40278e:	4652      	mov	r2, sl
  402790:	47b8      	blx	r7
  402792:	1e07      	subs	r7, r0, #0
  402794:	ddd2      	ble.n	40273c <__sfvwrite_r+0x134>
  402796:	ebb8 0807 	subs.w	r8, r8, r7
  40279a:	d023      	beq.n	4027e4 <__sfvwrite_r+0x1dc>
  40279c:	68b3      	ldr	r3, [r6, #8]
  40279e:	1bdb      	subs	r3, r3, r7
  4027a0:	44ba      	add	sl, r7
  4027a2:	ebc7 0909 	rsb	r9, r7, r9
  4027a6:	60b3      	str	r3, [r6, #8]
  4027a8:	2b00      	cmp	r3, #0
  4027aa:	f43f af5f 	beq.w	40266c <__sfvwrite_r+0x64>
  4027ae:	f1b9 0f00 	cmp.w	r9, #0
  4027b2:	d1d4      	bne.n	40275e <__sfvwrite_r+0x156>
  4027b4:	2300      	movs	r3, #0
  4027b6:	f8d5 a000 	ldr.w	sl, [r5]
  4027ba:	f8d5 9004 	ldr.w	r9, [r5, #4]
  4027be:	9302      	str	r3, [sp, #8]
  4027c0:	3508      	adds	r5, #8
  4027c2:	e7c9      	b.n	402758 <__sfvwrite_r+0x150>
  4027c4:	4640      	mov	r0, r8
  4027c6:	e783      	b.n	4026d0 <__sfvwrite_r+0xc8>
  4027c8:	465a      	mov	r2, fp
  4027ca:	4651      	mov	r1, sl
  4027cc:	f000 fcf2 	bl	4031b4 <memmove>
  4027d0:	68a2      	ldr	r2, [r4, #8]
  4027d2:	6823      	ldr	r3, [r4, #0]
  4027d4:	ebcb 0202 	rsb	r2, fp, r2
  4027d8:	445b      	add	r3, fp
  4027da:	ebb8 0807 	subs.w	r8, r8, r7
  4027de:	60a2      	str	r2, [r4, #8]
  4027e0:	6023      	str	r3, [r4, #0]
  4027e2:	d1db      	bne.n	40279c <__sfvwrite_r+0x194>
  4027e4:	4621      	mov	r1, r4
  4027e6:	9801      	ldr	r0, [sp, #4]
  4027e8:	f7ff fcc8 	bl	40217c <_fflush_r>
  4027ec:	2800      	cmp	r0, #0
  4027ee:	d1a5      	bne.n	40273c <__sfvwrite_r+0x134>
  4027f0:	f8cd 8008 	str.w	r8, [sp, #8]
  4027f4:	e7d2      	b.n	40279c <__sfvwrite_r+0x194>
  4027f6:	6820      	ldr	r0, [r4, #0]
  4027f8:	46b8      	mov	r8, r7
  4027fa:	46ba      	mov	sl, r7
  4027fc:	e75c      	b.n	4026b8 <__sfvwrite_r+0xb0>
  4027fe:	464a      	mov	r2, r9
  402800:	210a      	movs	r1, #10
  402802:	4650      	mov	r0, sl
  402804:	f000 fbec 	bl	402fe0 <memchr>
  402808:	2800      	cmp	r0, #0
  40280a:	d06f      	beq.n	4028ec <__sfvwrite_r+0x2e4>
  40280c:	3001      	adds	r0, #1
  40280e:	2301      	movs	r3, #1
  402810:	ebca 0800 	rsb	r8, sl, r0
  402814:	9302      	str	r3, [sp, #8]
  402816:	e7a5      	b.n	402764 <__sfvwrite_r+0x15c>
  402818:	6962      	ldr	r2, [r4, #20]
  40281a:	6820      	ldr	r0, [r4, #0]
  40281c:	6921      	ldr	r1, [r4, #16]
  40281e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402822:	ebc1 0a00 	rsb	sl, r1, r0
  402826:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40282a:	f10a 0001 	add.w	r0, sl, #1
  40282e:	ea4f 0868 	mov.w	r8, r8, asr #1
  402832:	4438      	add	r0, r7
  402834:	4540      	cmp	r0, r8
  402836:	4642      	mov	r2, r8
  402838:	bf84      	itt	hi
  40283a:	4680      	movhi	r8, r0
  40283c:	4642      	movhi	r2, r8
  40283e:	055b      	lsls	r3, r3, #21
  402840:	d542      	bpl.n	4028c8 <__sfvwrite_r+0x2c0>
  402842:	4611      	mov	r1, r2
  402844:	9801      	ldr	r0, [sp, #4]
  402846:	f000 f911 	bl	402a6c <_malloc_r>
  40284a:	4683      	mov	fp, r0
  40284c:	2800      	cmp	r0, #0
  40284e:	d055      	beq.n	4028fc <__sfvwrite_r+0x2f4>
  402850:	4652      	mov	r2, sl
  402852:	6921      	ldr	r1, [r4, #16]
  402854:	f000 fc14 	bl	403080 <memcpy>
  402858:	89a3      	ldrh	r3, [r4, #12]
  40285a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40285e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402862:	81a3      	strh	r3, [r4, #12]
  402864:	ebca 0308 	rsb	r3, sl, r8
  402868:	eb0b 000a 	add.w	r0, fp, sl
  40286c:	f8c4 8014 	str.w	r8, [r4, #20]
  402870:	f8c4 b010 	str.w	fp, [r4, #16]
  402874:	6020      	str	r0, [r4, #0]
  402876:	60a3      	str	r3, [r4, #8]
  402878:	46b8      	mov	r8, r7
  40287a:	46ba      	mov	sl, r7
  40287c:	e71c      	b.n	4026b8 <__sfvwrite_r+0xb0>
  40287e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  402882:	42bb      	cmp	r3, r7
  402884:	bf28      	it	cs
  402886:	463b      	movcs	r3, r7
  402888:	464a      	mov	r2, r9
  40288a:	fb93 f3f1 	sdiv	r3, r3, r1
  40288e:	9801      	ldr	r0, [sp, #4]
  402890:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402892:	fb01 f303 	mul.w	r3, r1, r3
  402896:	69e1      	ldr	r1, [r4, #28]
  402898:	47b0      	blx	r6
  40289a:	2800      	cmp	r0, #0
  40289c:	f73f af18 	bgt.w	4026d0 <__sfvwrite_r+0xc8>
  4028a0:	e74c      	b.n	40273c <__sfvwrite_r+0x134>
  4028a2:	461a      	mov	r2, r3
  4028a4:	4651      	mov	r1, sl
  4028a6:	9303      	str	r3, [sp, #12]
  4028a8:	f000 fc84 	bl	4031b4 <memmove>
  4028ac:	6822      	ldr	r2, [r4, #0]
  4028ae:	9b03      	ldr	r3, [sp, #12]
  4028b0:	9801      	ldr	r0, [sp, #4]
  4028b2:	441a      	add	r2, r3
  4028b4:	6022      	str	r2, [r4, #0]
  4028b6:	4621      	mov	r1, r4
  4028b8:	f7ff fc60 	bl	40217c <_fflush_r>
  4028bc:	9b03      	ldr	r3, [sp, #12]
  4028be:	2800      	cmp	r0, #0
  4028c0:	f47f af3c 	bne.w	40273c <__sfvwrite_r+0x134>
  4028c4:	461f      	mov	r7, r3
  4028c6:	e766      	b.n	402796 <__sfvwrite_r+0x18e>
  4028c8:	9801      	ldr	r0, [sp, #4]
  4028ca:	f000 fcdb 	bl	403284 <_realloc_r>
  4028ce:	4683      	mov	fp, r0
  4028d0:	2800      	cmp	r0, #0
  4028d2:	d1c7      	bne.n	402864 <__sfvwrite_r+0x25c>
  4028d4:	9d01      	ldr	r5, [sp, #4]
  4028d6:	6921      	ldr	r1, [r4, #16]
  4028d8:	4628      	mov	r0, r5
  4028da:	f7ff fdad 	bl	402438 <_free_r>
  4028de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4028e2:	220c      	movs	r2, #12
  4028e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4028e8:	602a      	str	r2, [r5, #0]
  4028ea:	e729      	b.n	402740 <__sfvwrite_r+0x138>
  4028ec:	2301      	movs	r3, #1
  4028ee:	f109 0801 	add.w	r8, r9, #1
  4028f2:	9302      	str	r3, [sp, #8]
  4028f4:	e736      	b.n	402764 <__sfvwrite_r+0x15c>
  4028f6:	f04f 30ff 	mov.w	r0, #4294967295
  4028fa:	e6b8      	b.n	40266e <__sfvwrite_r+0x66>
  4028fc:	9a01      	ldr	r2, [sp, #4]
  4028fe:	230c      	movs	r3, #12
  402900:	6013      	str	r3, [r2, #0]
  402902:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402906:	e71b      	b.n	402740 <__sfvwrite_r+0x138>
  402908:	7ffffc00 	.word	0x7ffffc00

0040290c <_fwalk_reent>:
  40290c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402910:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402914:	d01f      	beq.n	402956 <_fwalk_reent+0x4a>
  402916:	4688      	mov	r8, r1
  402918:	4606      	mov	r6, r0
  40291a:	f04f 0900 	mov.w	r9, #0
  40291e:	687d      	ldr	r5, [r7, #4]
  402920:	68bc      	ldr	r4, [r7, #8]
  402922:	3d01      	subs	r5, #1
  402924:	d411      	bmi.n	40294a <_fwalk_reent+0x3e>
  402926:	89a3      	ldrh	r3, [r4, #12]
  402928:	2b01      	cmp	r3, #1
  40292a:	f105 35ff 	add.w	r5, r5, #4294967295
  40292e:	d908      	bls.n	402942 <_fwalk_reent+0x36>
  402930:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402934:	3301      	adds	r3, #1
  402936:	4621      	mov	r1, r4
  402938:	4630      	mov	r0, r6
  40293a:	d002      	beq.n	402942 <_fwalk_reent+0x36>
  40293c:	47c0      	blx	r8
  40293e:	ea49 0900 	orr.w	r9, r9, r0
  402942:	1c6b      	adds	r3, r5, #1
  402944:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402948:	d1ed      	bne.n	402926 <_fwalk_reent+0x1a>
  40294a:	683f      	ldr	r7, [r7, #0]
  40294c:	2f00      	cmp	r7, #0
  40294e:	d1e6      	bne.n	40291e <_fwalk_reent+0x12>
  402950:	4648      	mov	r0, r9
  402952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402956:	46b9      	mov	r9, r7
  402958:	4648      	mov	r0, r9
  40295a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40295e:	bf00      	nop

00402960 <__locale_charset>:
  402960:	4800      	ldr	r0, [pc, #0]	; (402964 <__locale_charset+0x4>)
  402962:	4770      	bx	lr
  402964:	20400434 	.word	0x20400434

00402968 <__locale_mb_cur_max>:
  402968:	4b01      	ldr	r3, [pc, #4]	; (402970 <__locale_mb_cur_max+0x8>)
  40296a:	6818      	ldr	r0, [r3, #0]
  40296c:	4770      	bx	lr
  40296e:	bf00      	nop
  402970:	20400454 	.word	0x20400454

00402974 <__swhatbuf_r>:
  402974:	b570      	push	{r4, r5, r6, lr}
  402976:	460d      	mov	r5, r1
  402978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40297c:	2900      	cmp	r1, #0
  40297e:	b090      	sub	sp, #64	; 0x40
  402980:	4614      	mov	r4, r2
  402982:	461e      	mov	r6, r3
  402984:	db14      	blt.n	4029b0 <__swhatbuf_r+0x3c>
  402986:	aa01      	add	r2, sp, #4
  402988:	f001 f892 	bl	403ab0 <_fstat_r>
  40298c:	2800      	cmp	r0, #0
  40298e:	db0f      	blt.n	4029b0 <__swhatbuf_r+0x3c>
  402990:	9a02      	ldr	r2, [sp, #8]
  402992:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402996:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40299a:	fab2 f282 	clz	r2, r2
  40299e:	0952      	lsrs	r2, r2, #5
  4029a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4029a4:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4029a8:	6032      	str	r2, [r6, #0]
  4029aa:	6023      	str	r3, [r4, #0]
  4029ac:	b010      	add	sp, #64	; 0x40
  4029ae:	bd70      	pop	{r4, r5, r6, pc}
  4029b0:	89a8      	ldrh	r0, [r5, #12]
  4029b2:	f000 0080 	and.w	r0, r0, #128	; 0x80
  4029b6:	b282      	uxth	r2, r0
  4029b8:	2000      	movs	r0, #0
  4029ba:	6030      	str	r0, [r6, #0]
  4029bc:	b11a      	cbz	r2, 4029c6 <__swhatbuf_r+0x52>
  4029be:	2340      	movs	r3, #64	; 0x40
  4029c0:	6023      	str	r3, [r4, #0]
  4029c2:	b010      	add	sp, #64	; 0x40
  4029c4:	bd70      	pop	{r4, r5, r6, pc}
  4029c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4029ca:	4610      	mov	r0, r2
  4029cc:	6023      	str	r3, [r4, #0]
  4029ce:	b010      	add	sp, #64	; 0x40
  4029d0:	bd70      	pop	{r4, r5, r6, pc}
  4029d2:	bf00      	nop

004029d4 <__smakebuf_r>:
  4029d4:	898a      	ldrh	r2, [r1, #12]
  4029d6:	0792      	lsls	r2, r2, #30
  4029d8:	460b      	mov	r3, r1
  4029da:	d506      	bpl.n	4029ea <__smakebuf_r+0x16>
  4029dc:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4029e0:	2101      	movs	r1, #1
  4029e2:	601a      	str	r2, [r3, #0]
  4029e4:	611a      	str	r2, [r3, #16]
  4029e6:	6159      	str	r1, [r3, #20]
  4029e8:	4770      	bx	lr
  4029ea:	b5f0      	push	{r4, r5, r6, r7, lr}
  4029ec:	b083      	sub	sp, #12
  4029ee:	ab01      	add	r3, sp, #4
  4029f0:	466a      	mov	r2, sp
  4029f2:	460c      	mov	r4, r1
  4029f4:	4605      	mov	r5, r0
  4029f6:	f7ff ffbd 	bl	402974 <__swhatbuf_r>
  4029fa:	9900      	ldr	r1, [sp, #0]
  4029fc:	4606      	mov	r6, r0
  4029fe:	4628      	mov	r0, r5
  402a00:	f000 f834 	bl	402a6c <_malloc_r>
  402a04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402a08:	b1d0      	cbz	r0, 402a40 <__smakebuf_r+0x6c>
  402a0a:	9a01      	ldr	r2, [sp, #4]
  402a0c:	4f12      	ldr	r7, [pc, #72]	; (402a58 <__smakebuf_r+0x84>)
  402a0e:	9900      	ldr	r1, [sp, #0]
  402a10:	63ef      	str	r7, [r5, #60]	; 0x3c
  402a12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402a16:	81a3      	strh	r3, [r4, #12]
  402a18:	6020      	str	r0, [r4, #0]
  402a1a:	6120      	str	r0, [r4, #16]
  402a1c:	6161      	str	r1, [r4, #20]
  402a1e:	b91a      	cbnz	r2, 402a28 <__smakebuf_r+0x54>
  402a20:	4333      	orrs	r3, r6
  402a22:	81a3      	strh	r3, [r4, #12]
  402a24:	b003      	add	sp, #12
  402a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402a28:	4628      	mov	r0, r5
  402a2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402a2e:	f001 f853 	bl	403ad8 <_isatty_r>
  402a32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402a36:	2800      	cmp	r0, #0
  402a38:	d0f2      	beq.n	402a20 <__smakebuf_r+0x4c>
  402a3a:	f043 0301 	orr.w	r3, r3, #1
  402a3e:	e7ef      	b.n	402a20 <__smakebuf_r+0x4c>
  402a40:	059a      	lsls	r2, r3, #22
  402a42:	d4ef      	bmi.n	402a24 <__smakebuf_r+0x50>
  402a44:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402a48:	f043 0302 	orr.w	r3, r3, #2
  402a4c:	2101      	movs	r1, #1
  402a4e:	81a3      	strh	r3, [r4, #12]
  402a50:	6022      	str	r2, [r4, #0]
  402a52:	6122      	str	r2, [r4, #16]
  402a54:	6161      	str	r1, [r4, #20]
  402a56:	e7e5      	b.n	402a24 <__smakebuf_r+0x50>
  402a58:	004021a9 	.word	0x004021a9

00402a5c <malloc>:
  402a5c:	4b02      	ldr	r3, [pc, #8]	; (402a68 <malloc+0xc>)
  402a5e:	4601      	mov	r1, r0
  402a60:	6818      	ldr	r0, [r3, #0]
  402a62:	f000 b803 	b.w	402a6c <_malloc_r>
  402a66:	bf00      	nop
  402a68:	20400430 	.word	0x20400430

00402a6c <_malloc_r>:
  402a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a70:	f101 050b 	add.w	r5, r1, #11
  402a74:	2d16      	cmp	r5, #22
  402a76:	b083      	sub	sp, #12
  402a78:	4606      	mov	r6, r0
  402a7a:	f240 809f 	bls.w	402bbc <_malloc_r+0x150>
  402a7e:	f035 0507 	bics.w	r5, r5, #7
  402a82:	f100 80bf 	bmi.w	402c04 <_malloc_r+0x198>
  402a86:	42a9      	cmp	r1, r5
  402a88:	f200 80bc 	bhi.w	402c04 <_malloc_r+0x198>
  402a8c:	f000 fbf6 	bl	40327c <__malloc_lock>
  402a90:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402a94:	f0c0 829c 	bcc.w	402fd0 <_malloc_r+0x564>
  402a98:	0a6b      	lsrs	r3, r5, #9
  402a9a:	f000 80ba 	beq.w	402c12 <_malloc_r+0x1a6>
  402a9e:	2b04      	cmp	r3, #4
  402aa0:	f200 8183 	bhi.w	402daa <_malloc_r+0x33e>
  402aa4:	09a8      	lsrs	r0, r5, #6
  402aa6:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  402aaa:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402aae:	3038      	adds	r0, #56	; 0x38
  402ab0:	4fc4      	ldr	r7, [pc, #784]	; (402dc4 <_malloc_r+0x358>)
  402ab2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  402ab6:	f1a3 0108 	sub.w	r1, r3, #8
  402aba:	685c      	ldr	r4, [r3, #4]
  402abc:	42a1      	cmp	r1, r4
  402abe:	d107      	bne.n	402ad0 <_malloc_r+0x64>
  402ac0:	e0ac      	b.n	402c1c <_malloc_r+0x1b0>
  402ac2:	2a00      	cmp	r2, #0
  402ac4:	f280 80ac 	bge.w	402c20 <_malloc_r+0x1b4>
  402ac8:	68e4      	ldr	r4, [r4, #12]
  402aca:	42a1      	cmp	r1, r4
  402acc:	f000 80a6 	beq.w	402c1c <_malloc_r+0x1b0>
  402ad0:	6863      	ldr	r3, [r4, #4]
  402ad2:	f023 0303 	bic.w	r3, r3, #3
  402ad6:	1b5a      	subs	r2, r3, r5
  402ad8:	2a0f      	cmp	r2, #15
  402ada:	ddf2      	ble.n	402ac2 <_malloc_r+0x56>
  402adc:	49b9      	ldr	r1, [pc, #740]	; (402dc4 <_malloc_r+0x358>)
  402ade:	693c      	ldr	r4, [r7, #16]
  402ae0:	f101 0e08 	add.w	lr, r1, #8
  402ae4:	4574      	cmp	r4, lr
  402ae6:	f000 81b3 	beq.w	402e50 <_malloc_r+0x3e4>
  402aea:	6863      	ldr	r3, [r4, #4]
  402aec:	f023 0303 	bic.w	r3, r3, #3
  402af0:	1b5a      	subs	r2, r3, r5
  402af2:	2a0f      	cmp	r2, #15
  402af4:	f300 8199 	bgt.w	402e2a <_malloc_r+0x3be>
  402af8:	2a00      	cmp	r2, #0
  402afa:	f8c1 e014 	str.w	lr, [r1, #20]
  402afe:	f8c1 e010 	str.w	lr, [r1, #16]
  402b02:	f280 809e 	bge.w	402c42 <_malloc_r+0x1d6>
  402b06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402b0a:	f080 8167 	bcs.w	402ddc <_malloc_r+0x370>
  402b0e:	08db      	lsrs	r3, r3, #3
  402b10:	f103 0c01 	add.w	ip, r3, #1
  402b14:	2201      	movs	r2, #1
  402b16:	109b      	asrs	r3, r3, #2
  402b18:	fa02 f303 	lsl.w	r3, r2, r3
  402b1c:	684a      	ldr	r2, [r1, #4]
  402b1e:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  402b22:	f8c4 8008 	str.w	r8, [r4, #8]
  402b26:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  402b2a:	431a      	orrs	r2, r3
  402b2c:	f1a9 0308 	sub.w	r3, r9, #8
  402b30:	60e3      	str	r3, [r4, #12]
  402b32:	604a      	str	r2, [r1, #4]
  402b34:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  402b38:	f8c8 400c 	str.w	r4, [r8, #12]
  402b3c:	1083      	asrs	r3, r0, #2
  402b3e:	2401      	movs	r4, #1
  402b40:	409c      	lsls	r4, r3
  402b42:	4294      	cmp	r4, r2
  402b44:	f200 808a 	bhi.w	402c5c <_malloc_r+0x1f0>
  402b48:	4214      	tst	r4, r2
  402b4a:	d106      	bne.n	402b5a <_malloc_r+0xee>
  402b4c:	f020 0003 	bic.w	r0, r0, #3
  402b50:	0064      	lsls	r4, r4, #1
  402b52:	4214      	tst	r4, r2
  402b54:	f100 0004 	add.w	r0, r0, #4
  402b58:	d0fa      	beq.n	402b50 <_malloc_r+0xe4>
  402b5a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402b5e:	46cc      	mov	ip, r9
  402b60:	4680      	mov	r8, r0
  402b62:	f8dc 100c 	ldr.w	r1, [ip, #12]
  402b66:	458c      	cmp	ip, r1
  402b68:	d107      	bne.n	402b7a <_malloc_r+0x10e>
  402b6a:	e173      	b.n	402e54 <_malloc_r+0x3e8>
  402b6c:	2a00      	cmp	r2, #0
  402b6e:	f280 8181 	bge.w	402e74 <_malloc_r+0x408>
  402b72:	68c9      	ldr	r1, [r1, #12]
  402b74:	458c      	cmp	ip, r1
  402b76:	f000 816d 	beq.w	402e54 <_malloc_r+0x3e8>
  402b7a:	684b      	ldr	r3, [r1, #4]
  402b7c:	f023 0303 	bic.w	r3, r3, #3
  402b80:	1b5a      	subs	r2, r3, r5
  402b82:	2a0f      	cmp	r2, #15
  402b84:	ddf2      	ble.n	402b6c <_malloc_r+0x100>
  402b86:	460c      	mov	r4, r1
  402b88:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  402b8c:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402b90:	194b      	adds	r3, r1, r5
  402b92:	f045 0501 	orr.w	r5, r5, #1
  402b96:	604d      	str	r5, [r1, #4]
  402b98:	f042 0101 	orr.w	r1, r2, #1
  402b9c:	f8c8 c00c 	str.w	ip, [r8, #12]
  402ba0:	4630      	mov	r0, r6
  402ba2:	f8cc 8008 	str.w	r8, [ip, #8]
  402ba6:	617b      	str	r3, [r7, #20]
  402ba8:	613b      	str	r3, [r7, #16]
  402baa:	f8c3 e00c 	str.w	lr, [r3, #12]
  402bae:	f8c3 e008 	str.w	lr, [r3, #8]
  402bb2:	6059      	str	r1, [r3, #4]
  402bb4:	509a      	str	r2, [r3, r2]
  402bb6:	f000 fb63 	bl	403280 <__malloc_unlock>
  402bba:	e01f      	b.n	402bfc <_malloc_r+0x190>
  402bbc:	2910      	cmp	r1, #16
  402bbe:	d821      	bhi.n	402c04 <_malloc_r+0x198>
  402bc0:	f000 fb5c 	bl	40327c <__malloc_lock>
  402bc4:	2510      	movs	r5, #16
  402bc6:	2306      	movs	r3, #6
  402bc8:	2002      	movs	r0, #2
  402bca:	4f7e      	ldr	r7, [pc, #504]	; (402dc4 <_malloc_r+0x358>)
  402bcc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  402bd0:	f1a3 0208 	sub.w	r2, r3, #8
  402bd4:	685c      	ldr	r4, [r3, #4]
  402bd6:	4294      	cmp	r4, r2
  402bd8:	f000 8145 	beq.w	402e66 <_malloc_r+0x3fa>
  402bdc:	6863      	ldr	r3, [r4, #4]
  402bde:	68e1      	ldr	r1, [r4, #12]
  402be0:	68a5      	ldr	r5, [r4, #8]
  402be2:	f023 0303 	bic.w	r3, r3, #3
  402be6:	4423      	add	r3, r4
  402be8:	4630      	mov	r0, r6
  402bea:	685a      	ldr	r2, [r3, #4]
  402bec:	60e9      	str	r1, [r5, #12]
  402bee:	f042 0201 	orr.w	r2, r2, #1
  402bf2:	608d      	str	r5, [r1, #8]
  402bf4:	605a      	str	r2, [r3, #4]
  402bf6:	f000 fb43 	bl	403280 <__malloc_unlock>
  402bfa:	3408      	adds	r4, #8
  402bfc:	4620      	mov	r0, r4
  402bfe:	b003      	add	sp, #12
  402c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c04:	2400      	movs	r4, #0
  402c06:	230c      	movs	r3, #12
  402c08:	4620      	mov	r0, r4
  402c0a:	6033      	str	r3, [r6, #0]
  402c0c:	b003      	add	sp, #12
  402c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c12:	2380      	movs	r3, #128	; 0x80
  402c14:	f04f 0e40 	mov.w	lr, #64	; 0x40
  402c18:	203f      	movs	r0, #63	; 0x3f
  402c1a:	e749      	b.n	402ab0 <_malloc_r+0x44>
  402c1c:	4670      	mov	r0, lr
  402c1e:	e75d      	b.n	402adc <_malloc_r+0x70>
  402c20:	4423      	add	r3, r4
  402c22:	68e1      	ldr	r1, [r4, #12]
  402c24:	685a      	ldr	r2, [r3, #4]
  402c26:	68a5      	ldr	r5, [r4, #8]
  402c28:	f042 0201 	orr.w	r2, r2, #1
  402c2c:	60e9      	str	r1, [r5, #12]
  402c2e:	4630      	mov	r0, r6
  402c30:	608d      	str	r5, [r1, #8]
  402c32:	605a      	str	r2, [r3, #4]
  402c34:	f000 fb24 	bl	403280 <__malloc_unlock>
  402c38:	3408      	adds	r4, #8
  402c3a:	4620      	mov	r0, r4
  402c3c:	b003      	add	sp, #12
  402c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c42:	4423      	add	r3, r4
  402c44:	4630      	mov	r0, r6
  402c46:	685a      	ldr	r2, [r3, #4]
  402c48:	f042 0201 	orr.w	r2, r2, #1
  402c4c:	605a      	str	r2, [r3, #4]
  402c4e:	f000 fb17 	bl	403280 <__malloc_unlock>
  402c52:	3408      	adds	r4, #8
  402c54:	4620      	mov	r0, r4
  402c56:	b003      	add	sp, #12
  402c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c5c:	68bc      	ldr	r4, [r7, #8]
  402c5e:	6863      	ldr	r3, [r4, #4]
  402c60:	f023 0803 	bic.w	r8, r3, #3
  402c64:	45a8      	cmp	r8, r5
  402c66:	d304      	bcc.n	402c72 <_malloc_r+0x206>
  402c68:	ebc5 0308 	rsb	r3, r5, r8
  402c6c:	2b0f      	cmp	r3, #15
  402c6e:	f300 808c 	bgt.w	402d8a <_malloc_r+0x31e>
  402c72:	4b55      	ldr	r3, [pc, #340]	; (402dc8 <_malloc_r+0x35c>)
  402c74:	f8df 9160 	ldr.w	r9, [pc, #352]	; 402dd8 <_malloc_r+0x36c>
  402c78:	681a      	ldr	r2, [r3, #0]
  402c7a:	f8d9 3000 	ldr.w	r3, [r9]
  402c7e:	3301      	adds	r3, #1
  402c80:	442a      	add	r2, r5
  402c82:	eb04 0a08 	add.w	sl, r4, r8
  402c86:	f000 8160 	beq.w	402f4a <_malloc_r+0x4de>
  402c8a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402c8e:	320f      	adds	r2, #15
  402c90:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402c94:	f022 020f 	bic.w	r2, r2, #15
  402c98:	4611      	mov	r1, r2
  402c9a:	4630      	mov	r0, r6
  402c9c:	9201      	str	r2, [sp, #4]
  402c9e:	f000 fce1 	bl	403664 <_sbrk_r>
  402ca2:	f1b0 3fff 	cmp.w	r0, #4294967295
  402ca6:	4683      	mov	fp, r0
  402ca8:	9a01      	ldr	r2, [sp, #4]
  402caa:	f000 8158 	beq.w	402f5e <_malloc_r+0x4f2>
  402cae:	4582      	cmp	sl, r0
  402cb0:	f200 80fc 	bhi.w	402eac <_malloc_r+0x440>
  402cb4:	4b45      	ldr	r3, [pc, #276]	; (402dcc <_malloc_r+0x360>)
  402cb6:	6819      	ldr	r1, [r3, #0]
  402cb8:	45da      	cmp	sl, fp
  402cba:	4411      	add	r1, r2
  402cbc:	6019      	str	r1, [r3, #0]
  402cbe:	f000 8153 	beq.w	402f68 <_malloc_r+0x4fc>
  402cc2:	f8d9 0000 	ldr.w	r0, [r9]
  402cc6:	f8df e110 	ldr.w	lr, [pc, #272]	; 402dd8 <_malloc_r+0x36c>
  402cca:	3001      	adds	r0, #1
  402ccc:	bf1b      	ittet	ne
  402cce:	ebca 0a0b 	rsbne	sl, sl, fp
  402cd2:	4451      	addne	r1, sl
  402cd4:	f8ce b000 	streq.w	fp, [lr]
  402cd8:	6019      	strne	r1, [r3, #0]
  402cda:	f01b 0107 	ands.w	r1, fp, #7
  402cde:	f000 8117 	beq.w	402f10 <_malloc_r+0x4a4>
  402ce2:	f1c1 0008 	rsb	r0, r1, #8
  402ce6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402cea:	4483      	add	fp, r0
  402cec:	3108      	adds	r1, #8
  402cee:	445a      	add	r2, fp
  402cf0:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402cf4:	ebc2 0901 	rsb	r9, r2, r1
  402cf8:	4649      	mov	r1, r9
  402cfa:	4630      	mov	r0, r6
  402cfc:	9301      	str	r3, [sp, #4]
  402cfe:	f000 fcb1 	bl	403664 <_sbrk_r>
  402d02:	1c43      	adds	r3, r0, #1
  402d04:	9b01      	ldr	r3, [sp, #4]
  402d06:	f000 813f 	beq.w	402f88 <_malloc_r+0x51c>
  402d0a:	ebcb 0200 	rsb	r2, fp, r0
  402d0e:	444a      	add	r2, r9
  402d10:	f042 0201 	orr.w	r2, r2, #1
  402d14:	6819      	ldr	r1, [r3, #0]
  402d16:	f8c7 b008 	str.w	fp, [r7, #8]
  402d1a:	4449      	add	r1, r9
  402d1c:	42bc      	cmp	r4, r7
  402d1e:	f8cb 2004 	str.w	r2, [fp, #4]
  402d22:	6019      	str	r1, [r3, #0]
  402d24:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 402dcc <_malloc_r+0x360>
  402d28:	d016      	beq.n	402d58 <_malloc_r+0x2ec>
  402d2a:	f1b8 0f0f 	cmp.w	r8, #15
  402d2e:	f240 80fd 	bls.w	402f2c <_malloc_r+0x4c0>
  402d32:	6862      	ldr	r2, [r4, #4]
  402d34:	f1a8 030c 	sub.w	r3, r8, #12
  402d38:	f023 0307 	bic.w	r3, r3, #7
  402d3c:	18e0      	adds	r0, r4, r3
  402d3e:	f002 0201 	and.w	r2, r2, #1
  402d42:	f04f 0e05 	mov.w	lr, #5
  402d46:	431a      	orrs	r2, r3
  402d48:	2b0f      	cmp	r3, #15
  402d4a:	6062      	str	r2, [r4, #4]
  402d4c:	f8c0 e004 	str.w	lr, [r0, #4]
  402d50:	f8c0 e008 	str.w	lr, [r0, #8]
  402d54:	f200 811c 	bhi.w	402f90 <_malloc_r+0x524>
  402d58:	4b1d      	ldr	r3, [pc, #116]	; (402dd0 <_malloc_r+0x364>)
  402d5a:	68bc      	ldr	r4, [r7, #8]
  402d5c:	681a      	ldr	r2, [r3, #0]
  402d5e:	4291      	cmp	r1, r2
  402d60:	bf88      	it	hi
  402d62:	6019      	strhi	r1, [r3, #0]
  402d64:	4b1b      	ldr	r3, [pc, #108]	; (402dd4 <_malloc_r+0x368>)
  402d66:	681a      	ldr	r2, [r3, #0]
  402d68:	4291      	cmp	r1, r2
  402d6a:	6862      	ldr	r2, [r4, #4]
  402d6c:	bf88      	it	hi
  402d6e:	6019      	strhi	r1, [r3, #0]
  402d70:	f022 0203 	bic.w	r2, r2, #3
  402d74:	4295      	cmp	r5, r2
  402d76:	eba2 0305 	sub.w	r3, r2, r5
  402d7a:	d801      	bhi.n	402d80 <_malloc_r+0x314>
  402d7c:	2b0f      	cmp	r3, #15
  402d7e:	dc04      	bgt.n	402d8a <_malloc_r+0x31e>
  402d80:	4630      	mov	r0, r6
  402d82:	f000 fa7d 	bl	403280 <__malloc_unlock>
  402d86:	2400      	movs	r4, #0
  402d88:	e738      	b.n	402bfc <_malloc_r+0x190>
  402d8a:	1962      	adds	r2, r4, r5
  402d8c:	f043 0301 	orr.w	r3, r3, #1
  402d90:	f045 0501 	orr.w	r5, r5, #1
  402d94:	6065      	str	r5, [r4, #4]
  402d96:	4630      	mov	r0, r6
  402d98:	60ba      	str	r2, [r7, #8]
  402d9a:	6053      	str	r3, [r2, #4]
  402d9c:	f000 fa70 	bl	403280 <__malloc_unlock>
  402da0:	3408      	adds	r4, #8
  402da2:	4620      	mov	r0, r4
  402da4:	b003      	add	sp, #12
  402da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402daa:	2b14      	cmp	r3, #20
  402dac:	d971      	bls.n	402e92 <_malloc_r+0x426>
  402dae:	2b54      	cmp	r3, #84	; 0x54
  402db0:	f200 80a4 	bhi.w	402efc <_malloc_r+0x490>
  402db4:	0b28      	lsrs	r0, r5, #12
  402db6:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  402dba:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402dbe:	306e      	adds	r0, #110	; 0x6e
  402dc0:	e676      	b.n	402ab0 <_malloc_r+0x44>
  402dc2:	bf00      	nop
  402dc4:	20400458 	.word	0x20400458
  402dc8:	20400908 	.word	0x20400908
  402dcc:	2040090c 	.word	0x2040090c
  402dd0:	20400904 	.word	0x20400904
  402dd4:	20400900 	.word	0x20400900
  402dd8:	20400864 	.word	0x20400864
  402ddc:	0a5a      	lsrs	r2, r3, #9
  402dde:	2a04      	cmp	r2, #4
  402de0:	d95e      	bls.n	402ea0 <_malloc_r+0x434>
  402de2:	2a14      	cmp	r2, #20
  402de4:	f200 80b3 	bhi.w	402f4e <_malloc_r+0x4e2>
  402de8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  402dec:	0049      	lsls	r1, r1, #1
  402dee:	325b      	adds	r2, #91	; 0x5b
  402df0:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  402df4:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  402df8:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 402fd8 <_malloc_r+0x56c>
  402dfc:	f1ac 0c08 	sub.w	ip, ip, #8
  402e00:	458c      	cmp	ip, r1
  402e02:	f000 8088 	beq.w	402f16 <_malloc_r+0x4aa>
  402e06:	684a      	ldr	r2, [r1, #4]
  402e08:	f022 0203 	bic.w	r2, r2, #3
  402e0c:	4293      	cmp	r3, r2
  402e0e:	d202      	bcs.n	402e16 <_malloc_r+0x3aa>
  402e10:	6889      	ldr	r1, [r1, #8]
  402e12:	458c      	cmp	ip, r1
  402e14:	d1f7      	bne.n	402e06 <_malloc_r+0x39a>
  402e16:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  402e1a:	687a      	ldr	r2, [r7, #4]
  402e1c:	f8c4 c00c 	str.w	ip, [r4, #12]
  402e20:	60a1      	str	r1, [r4, #8]
  402e22:	f8cc 4008 	str.w	r4, [ip, #8]
  402e26:	60cc      	str	r4, [r1, #12]
  402e28:	e688      	b.n	402b3c <_malloc_r+0xd0>
  402e2a:	1963      	adds	r3, r4, r5
  402e2c:	f042 0701 	orr.w	r7, r2, #1
  402e30:	f045 0501 	orr.w	r5, r5, #1
  402e34:	6065      	str	r5, [r4, #4]
  402e36:	4630      	mov	r0, r6
  402e38:	614b      	str	r3, [r1, #20]
  402e3a:	610b      	str	r3, [r1, #16]
  402e3c:	f8c3 e00c 	str.w	lr, [r3, #12]
  402e40:	f8c3 e008 	str.w	lr, [r3, #8]
  402e44:	605f      	str	r7, [r3, #4]
  402e46:	509a      	str	r2, [r3, r2]
  402e48:	3408      	adds	r4, #8
  402e4a:	f000 fa19 	bl	403280 <__malloc_unlock>
  402e4e:	e6d5      	b.n	402bfc <_malloc_r+0x190>
  402e50:	684a      	ldr	r2, [r1, #4]
  402e52:	e673      	b.n	402b3c <_malloc_r+0xd0>
  402e54:	f108 0801 	add.w	r8, r8, #1
  402e58:	f018 0f03 	tst.w	r8, #3
  402e5c:	f10c 0c08 	add.w	ip, ip, #8
  402e60:	f47f ae7f 	bne.w	402b62 <_malloc_r+0xf6>
  402e64:	e030      	b.n	402ec8 <_malloc_r+0x45c>
  402e66:	68dc      	ldr	r4, [r3, #12]
  402e68:	42a3      	cmp	r3, r4
  402e6a:	bf08      	it	eq
  402e6c:	3002      	addeq	r0, #2
  402e6e:	f43f ae35 	beq.w	402adc <_malloc_r+0x70>
  402e72:	e6b3      	b.n	402bdc <_malloc_r+0x170>
  402e74:	440b      	add	r3, r1
  402e76:	460c      	mov	r4, r1
  402e78:	685a      	ldr	r2, [r3, #4]
  402e7a:	68c9      	ldr	r1, [r1, #12]
  402e7c:	f854 5f08 	ldr.w	r5, [r4, #8]!
  402e80:	f042 0201 	orr.w	r2, r2, #1
  402e84:	605a      	str	r2, [r3, #4]
  402e86:	4630      	mov	r0, r6
  402e88:	60e9      	str	r1, [r5, #12]
  402e8a:	608d      	str	r5, [r1, #8]
  402e8c:	f000 f9f8 	bl	403280 <__malloc_unlock>
  402e90:	e6b4      	b.n	402bfc <_malloc_r+0x190>
  402e92:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  402e96:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  402e9a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402e9e:	e607      	b.n	402ab0 <_malloc_r+0x44>
  402ea0:	099a      	lsrs	r2, r3, #6
  402ea2:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402ea6:	0049      	lsls	r1, r1, #1
  402ea8:	3238      	adds	r2, #56	; 0x38
  402eaa:	e7a1      	b.n	402df0 <_malloc_r+0x384>
  402eac:	42bc      	cmp	r4, r7
  402eae:	4b4a      	ldr	r3, [pc, #296]	; (402fd8 <_malloc_r+0x56c>)
  402eb0:	f43f af00 	beq.w	402cb4 <_malloc_r+0x248>
  402eb4:	689c      	ldr	r4, [r3, #8]
  402eb6:	6862      	ldr	r2, [r4, #4]
  402eb8:	f022 0203 	bic.w	r2, r2, #3
  402ebc:	e75a      	b.n	402d74 <_malloc_r+0x308>
  402ebe:	f859 3908 	ldr.w	r3, [r9], #-8
  402ec2:	4599      	cmp	r9, r3
  402ec4:	f040 8082 	bne.w	402fcc <_malloc_r+0x560>
  402ec8:	f010 0f03 	tst.w	r0, #3
  402ecc:	f100 30ff 	add.w	r0, r0, #4294967295
  402ed0:	d1f5      	bne.n	402ebe <_malloc_r+0x452>
  402ed2:	687b      	ldr	r3, [r7, #4]
  402ed4:	ea23 0304 	bic.w	r3, r3, r4
  402ed8:	607b      	str	r3, [r7, #4]
  402eda:	0064      	lsls	r4, r4, #1
  402edc:	429c      	cmp	r4, r3
  402ede:	f63f aebd 	bhi.w	402c5c <_malloc_r+0x1f0>
  402ee2:	2c00      	cmp	r4, #0
  402ee4:	f43f aeba 	beq.w	402c5c <_malloc_r+0x1f0>
  402ee8:	421c      	tst	r4, r3
  402eea:	4640      	mov	r0, r8
  402eec:	f47f ae35 	bne.w	402b5a <_malloc_r+0xee>
  402ef0:	0064      	lsls	r4, r4, #1
  402ef2:	421c      	tst	r4, r3
  402ef4:	f100 0004 	add.w	r0, r0, #4
  402ef8:	d0fa      	beq.n	402ef0 <_malloc_r+0x484>
  402efa:	e62e      	b.n	402b5a <_malloc_r+0xee>
  402efc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  402f00:	d818      	bhi.n	402f34 <_malloc_r+0x4c8>
  402f02:	0be8      	lsrs	r0, r5, #15
  402f04:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  402f08:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402f0c:	3077      	adds	r0, #119	; 0x77
  402f0e:	e5cf      	b.n	402ab0 <_malloc_r+0x44>
  402f10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402f14:	e6eb      	b.n	402cee <_malloc_r+0x282>
  402f16:	2101      	movs	r1, #1
  402f18:	f8d8 3004 	ldr.w	r3, [r8, #4]
  402f1c:	1092      	asrs	r2, r2, #2
  402f1e:	fa01 f202 	lsl.w	r2, r1, r2
  402f22:	431a      	orrs	r2, r3
  402f24:	f8c8 2004 	str.w	r2, [r8, #4]
  402f28:	4661      	mov	r1, ip
  402f2a:	e777      	b.n	402e1c <_malloc_r+0x3b0>
  402f2c:	2301      	movs	r3, #1
  402f2e:	f8cb 3004 	str.w	r3, [fp, #4]
  402f32:	e725      	b.n	402d80 <_malloc_r+0x314>
  402f34:	f240 5254 	movw	r2, #1364	; 0x554
  402f38:	4293      	cmp	r3, r2
  402f3a:	d820      	bhi.n	402f7e <_malloc_r+0x512>
  402f3c:	0ca8      	lsrs	r0, r5, #18
  402f3e:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  402f42:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402f46:	307c      	adds	r0, #124	; 0x7c
  402f48:	e5b2      	b.n	402ab0 <_malloc_r+0x44>
  402f4a:	3210      	adds	r2, #16
  402f4c:	e6a4      	b.n	402c98 <_malloc_r+0x22c>
  402f4e:	2a54      	cmp	r2, #84	; 0x54
  402f50:	d826      	bhi.n	402fa0 <_malloc_r+0x534>
  402f52:	0b1a      	lsrs	r2, r3, #12
  402f54:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  402f58:	0049      	lsls	r1, r1, #1
  402f5a:	326e      	adds	r2, #110	; 0x6e
  402f5c:	e748      	b.n	402df0 <_malloc_r+0x384>
  402f5e:	68bc      	ldr	r4, [r7, #8]
  402f60:	6862      	ldr	r2, [r4, #4]
  402f62:	f022 0203 	bic.w	r2, r2, #3
  402f66:	e705      	b.n	402d74 <_malloc_r+0x308>
  402f68:	f3ca 000b 	ubfx	r0, sl, #0, #12
  402f6c:	2800      	cmp	r0, #0
  402f6e:	f47f aea8 	bne.w	402cc2 <_malloc_r+0x256>
  402f72:	4442      	add	r2, r8
  402f74:	68bb      	ldr	r3, [r7, #8]
  402f76:	f042 0201 	orr.w	r2, r2, #1
  402f7a:	605a      	str	r2, [r3, #4]
  402f7c:	e6ec      	b.n	402d58 <_malloc_r+0x2ec>
  402f7e:	23fe      	movs	r3, #254	; 0xfe
  402f80:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  402f84:	207e      	movs	r0, #126	; 0x7e
  402f86:	e593      	b.n	402ab0 <_malloc_r+0x44>
  402f88:	2201      	movs	r2, #1
  402f8a:	f04f 0900 	mov.w	r9, #0
  402f8e:	e6c1      	b.n	402d14 <_malloc_r+0x2a8>
  402f90:	f104 0108 	add.w	r1, r4, #8
  402f94:	4630      	mov	r0, r6
  402f96:	f7ff fa4f 	bl	402438 <_free_r>
  402f9a:	f8d9 1000 	ldr.w	r1, [r9]
  402f9e:	e6db      	b.n	402d58 <_malloc_r+0x2ec>
  402fa0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402fa4:	d805      	bhi.n	402fb2 <_malloc_r+0x546>
  402fa6:	0bda      	lsrs	r2, r3, #15
  402fa8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  402fac:	0049      	lsls	r1, r1, #1
  402fae:	3277      	adds	r2, #119	; 0x77
  402fb0:	e71e      	b.n	402df0 <_malloc_r+0x384>
  402fb2:	f240 5154 	movw	r1, #1364	; 0x554
  402fb6:	428a      	cmp	r2, r1
  402fb8:	d805      	bhi.n	402fc6 <_malloc_r+0x55a>
  402fba:	0c9a      	lsrs	r2, r3, #18
  402fbc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  402fc0:	0049      	lsls	r1, r1, #1
  402fc2:	327c      	adds	r2, #124	; 0x7c
  402fc4:	e714      	b.n	402df0 <_malloc_r+0x384>
  402fc6:	21fe      	movs	r1, #254	; 0xfe
  402fc8:	227e      	movs	r2, #126	; 0x7e
  402fca:	e711      	b.n	402df0 <_malloc_r+0x384>
  402fcc:	687b      	ldr	r3, [r7, #4]
  402fce:	e784      	b.n	402eda <_malloc_r+0x46e>
  402fd0:	08e8      	lsrs	r0, r5, #3
  402fd2:	1c43      	adds	r3, r0, #1
  402fd4:	005b      	lsls	r3, r3, #1
  402fd6:	e5f8      	b.n	402bca <_malloc_r+0x15e>
  402fd8:	20400458 	.word	0x20400458
  402fdc:	00000000 	.word	0x00000000

00402fe0 <memchr>:
  402fe0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  402fe4:	2a10      	cmp	r2, #16
  402fe6:	db2b      	blt.n	403040 <memchr+0x60>
  402fe8:	f010 0f07 	tst.w	r0, #7
  402fec:	d008      	beq.n	403000 <memchr+0x20>
  402fee:	f810 3b01 	ldrb.w	r3, [r0], #1
  402ff2:	3a01      	subs	r2, #1
  402ff4:	428b      	cmp	r3, r1
  402ff6:	d02d      	beq.n	403054 <memchr+0x74>
  402ff8:	f010 0f07 	tst.w	r0, #7
  402ffc:	b342      	cbz	r2, 403050 <memchr+0x70>
  402ffe:	d1f6      	bne.n	402fee <memchr+0xe>
  403000:	b4f0      	push	{r4, r5, r6, r7}
  403002:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403006:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40300a:	f022 0407 	bic.w	r4, r2, #7
  40300e:	f07f 0700 	mvns.w	r7, #0
  403012:	2300      	movs	r3, #0
  403014:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403018:	3c08      	subs	r4, #8
  40301a:	ea85 0501 	eor.w	r5, r5, r1
  40301e:	ea86 0601 	eor.w	r6, r6, r1
  403022:	fa85 f547 	uadd8	r5, r5, r7
  403026:	faa3 f587 	sel	r5, r3, r7
  40302a:	fa86 f647 	uadd8	r6, r6, r7
  40302e:	faa5 f687 	sel	r6, r5, r7
  403032:	b98e      	cbnz	r6, 403058 <memchr+0x78>
  403034:	d1ee      	bne.n	403014 <memchr+0x34>
  403036:	bcf0      	pop	{r4, r5, r6, r7}
  403038:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40303c:	f002 0207 	and.w	r2, r2, #7
  403040:	b132      	cbz	r2, 403050 <memchr+0x70>
  403042:	f810 3b01 	ldrb.w	r3, [r0], #1
  403046:	3a01      	subs	r2, #1
  403048:	ea83 0301 	eor.w	r3, r3, r1
  40304c:	b113      	cbz	r3, 403054 <memchr+0x74>
  40304e:	d1f8      	bne.n	403042 <memchr+0x62>
  403050:	2000      	movs	r0, #0
  403052:	4770      	bx	lr
  403054:	3801      	subs	r0, #1
  403056:	4770      	bx	lr
  403058:	2d00      	cmp	r5, #0
  40305a:	bf06      	itte	eq
  40305c:	4635      	moveq	r5, r6
  40305e:	3803      	subeq	r0, #3
  403060:	3807      	subne	r0, #7
  403062:	f015 0f01 	tst.w	r5, #1
  403066:	d107      	bne.n	403078 <memchr+0x98>
  403068:	3001      	adds	r0, #1
  40306a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40306e:	bf02      	ittt	eq
  403070:	3001      	addeq	r0, #1
  403072:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403076:	3001      	addeq	r0, #1
  403078:	bcf0      	pop	{r4, r5, r6, r7}
  40307a:	3801      	subs	r0, #1
  40307c:	4770      	bx	lr
  40307e:	bf00      	nop

00403080 <memcpy>:
  403080:	4684      	mov	ip, r0
  403082:	ea41 0300 	orr.w	r3, r1, r0
  403086:	f013 0303 	ands.w	r3, r3, #3
  40308a:	d16d      	bne.n	403168 <memcpy+0xe8>
  40308c:	3a40      	subs	r2, #64	; 0x40
  40308e:	d341      	bcc.n	403114 <memcpy+0x94>
  403090:	f851 3b04 	ldr.w	r3, [r1], #4
  403094:	f840 3b04 	str.w	r3, [r0], #4
  403098:	f851 3b04 	ldr.w	r3, [r1], #4
  40309c:	f840 3b04 	str.w	r3, [r0], #4
  4030a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4030a4:	f840 3b04 	str.w	r3, [r0], #4
  4030a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030ac:	f840 3b04 	str.w	r3, [r0], #4
  4030b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4030b4:	f840 3b04 	str.w	r3, [r0], #4
  4030b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030bc:	f840 3b04 	str.w	r3, [r0], #4
  4030c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4030c4:	f840 3b04 	str.w	r3, [r0], #4
  4030c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030cc:	f840 3b04 	str.w	r3, [r0], #4
  4030d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4030d4:	f840 3b04 	str.w	r3, [r0], #4
  4030d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030dc:	f840 3b04 	str.w	r3, [r0], #4
  4030e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4030e4:	f840 3b04 	str.w	r3, [r0], #4
  4030e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030ec:	f840 3b04 	str.w	r3, [r0], #4
  4030f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4030f4:	f840 3b04 	str.w	r3, [r0], #4
  4030f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4030fc:	f840 3b04 	str.w	r3, [r0], #4
  403100:	f851 3b04 	ldr.w	r3, [r1], #4
  403104:	f840 3b04 	str.w	r3, [r0], #4
  403108:	f851 3b04 	ldr.w	r3, [r1], #4
  40310c:	f840 3b04 	str.w	r3, [r0], #4
  403110:	3a40      	subs	r2, #64	; 0x40
  403112:	d2bd      	bcs.n	403090 <memcpy+0x10>
  403114:	3230      	adds	r2, #48	; 0x30
  403116:	d311      	bcc.n	40313c <memcpy+0xbc>
  403118:	f851 3b04 	ldr.w	r3, [r1], #4
  40311c:	f840 3b04 	str.w	r3, [r0], #4
  403120:	f851 3b04 	ldr.w	r3, [r1], #4
  403124:	f840 3b04 	str.w	r3, [r0], #4
  403128:	f851 3b04 	ldr.w	r3, [r1], #4
  40312c:	f840 3b04 	str.w	r3, [r0], #4
  403130:	f851 3b04 	ldr.w	r3, [r1], #4
  403134:	f840 3b04 	str.w	r3, [r0], #4
  403138:	3a10      	subs	r2, #16
  40313a:	d2ed      	bcs.n	403118 <memcpy+0x98>
  40313c:	320c      	adds	r2, #12
  40313e:	d305      	bcc.n	40314c <memcpy+0xcc>
  403140:	f851 3b04 	ldr.w	r3, [r1], #4
  403144:	f840 3b04 	str.w	r3, [r0], #4
  403148:	3a04      	subs	r2, #4
  40314a:	d2f9      	bcs.n	403140 <memcpy+0xc0>
  40314c:	3204      	adds	r2, #4
  40314e:	d008      	beq.n	403162 <memcpy+0xe2>
  403150:	07d2      	lsls	r2, r2, #31
  403152:	bf1c      	itt	ne
  403154:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403158:	f800 3b01 	strbne.w	r3, [r0], #1
  40315c:	d301      	bcc.n	403162 <memcpy+0xe2>
  40315e:	880b      	ldrh	r3, [r1, #0]
  403160:	8003      	strh	r3, [r0, #0]
  403162:	4660      	mov	r0, ip
  403164:	4770      	bx	lr
  403166:	bf00      	nop
  403168:	2a08      	cmp	r2, #8
  40316a:	d313      	bcc.n	403194 <memcpy+0x114>
  40316c:	078b      	lsls	r3, r1, #30
  40316e:	d08d      	beq.n	40308c <memcpy+0xc>
  403170:	f010 0303 	ands.w	r3, r0, #3
  403174:	d08a      	beq.n	40308c <memcpy+0xc>
  403176:	f1c3 0304 	rsb	r3, r3, #4
  40317a:	1ad2      	subs	r2, r2, r3
  40317c:	07db      	lsls	r3, r3, #31
  40317e:	bf1c      	itt	ne
  403180:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403184:	f800 3b01 	strbne.w	r3, [r0], #1
  403188:	d380      	bcc.n	40308c <memcpy+0xc>
  40318a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40318e:	f820 3b02 	strh.w	r3, [r0], #2
  403192:	e77b      	b.n	40308c <memcpy+0xc>
  403194:	3a04      	subs	r2, #4
  403196:	d3d9      	bcc.n	40314c <memcpy+0xcc>
  403198:	3a01      	subs	r2, #1
  40319a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40319e:	f800 3b01 	strb.w	r3, [r0], #1
  4031a2:	d2f9      	bcs.n	403198 <memcpy+0x118>
  4031a4:	780b      	ldrb	r3, [r1, #0]
  4031a6:	7003      	strb	r3, [r0, #0]
  4031a8:	784b      	ldrb	r3, [r1, #1]
  4031aa:	7043      	strb	r3, [r0, #1]
  4031ac:	788b      	ldrb	r3, [r1, #2]
  4031ae:	7083      	strb	r3, [r0, #2]
  4031b0:	4660      	mov	r0, ip
  4031b2:	4770      	bx	lr

004031b4 <memmove>:
  4031b4:	4288      	cmp	r0, r1
  4031b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4031b8:	d90d      	bls.n	4031d6 <memmove+0x22>
  4031ba:	188b      	adds	r3, r1, r2
  4031bc:	4298      	cmp	r0, r3
  4031be:	d20a      	bcs.n	4031d6 <memmove+0x22>
  4031c0:	1881      	adds	r1, r0, r2
  4031c2:	2a00      	cmp	r2, #0
  4031c4:	d051      	beq.n	40326a <memmove+0xb6>
  4031c6:	1a9a      	subs	r2, r3, r2
  4031c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4031cc:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4031d0:	4293      	cmp	r3, r2
  4031d2:	d1f9      	bne.n	4031c8 <memmove+0x14>
  4031d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4031d6:	2a0f      	cmp	r2, #15
  4031d8:	d948      	bls.n	40326c <memmove+0xb8>
  4031da:	ea41 0300 	orr.w	r3, r1, r0
  4031de:	079b      	lsls	r3, r3, #30
  4031e0:	d146      	bne.n	403270 <memmove+0xbc>
  4031e2:	f100 0410 	add.w	r4, r0, #16
  4031e6:	f101 0310 	add.w	r3, r1, #16
  4031ea:	4615      	mov	r5, r2
  4031ec:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4031f0:	f844 6c10 	str.w	r6, [r4, #-16]
  4031f4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4031f8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4031fc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403200:	f844 6c08 	str.w	r6, [r4, #-8]
  403204:	3d10      	subs	r5, #16
  403206:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40320a:	f844 6c04 	str.w	r6, [r4, #-4]
  40320e:	2d0f      	cmp	r5, #15
  403210:	f103 0310 	add.w	r3, r3, #16
  403214:	f104 0410 	add.w	r4, r4, #16
  403218:	d8e8      	bhi.n	4031ec <memmove+0x38>
  40321a:	f1a2 0310 	sub.w	r3, r2, #16
  40321e:	f023 030f 	bic.w	r3, r3, #15
  403222:	f002 0e0f 	and.w	lr, r2, #15
  403226:	3310      	adds	r3, #16
  403228:	f1be 0f03 	cmp.w	lr, #3
  40322c:	4419      	add	r1, r3
  40322e:	4403      	add	r3, r0
  403230:	d921      	bls.n	403276 <memmove+0xc2>
  403232:	1f1e      	subs	r6, r3, #4
  403234:	460d      	mov	r5, r1
  403236:	4674      	mov	r4, lr
  403238:	3c04      	subs	r4, #4
  40323a:	f855 7b04 	ldr.w	r7, [r5], #4
  40323e:	f846 7f04 	str.w	r7, [r6, #4]!
  403242:	2c03      	cmp	r4, #3
  403244:	d8f8      	bhi.n	403238 <memmove+0x84>
  403246:	f1ae 0404 	sub.w	r4, lr, #4
  40324a:	f024 0403 	bic.w	r4, r4, #3
  40324e:	3404      	adds	r4, #4
  403250:	4423      	add	r3, r4
  403252:	4421      	add	r1, r4
  403254:	f002 0203 	and.w	r2, r2, #3
  403258:	b162      	cbz	r2, 403274 <memmove+0xc0>
  40325a:	3b01      	subs	r3, #1
  40325c:	440a      	add	r2, r1
  40325e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403262:	f803 4f01 	strb.w	r4, [r3, #1]!
  403266:	428a      	cmp	r2, r1
  403268:	d1f9      	bne.n	40325e <memmove+0xaa>
  40326a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40326c:	4603      	mov	r3, r0
  40326e:	e7f3      	b.n	403258 <memmove+0xa4>
  403270:	4603      	mov	r3, r0
  403272:	e7f2      	b.n	40325a <memmove+0xa6>
  403274:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403276:	4672      	mov	r2, lr
  403278:	e7ee      	b.n	403258 <memmove+0xa4>
  40327a:	bf00      	nop

0040327c <__malloc_lock>:
  40327c:	4770      	bx	lr
  40327e:	bf00      	nop

00403280 <__malloc_unlock>:
  403280:	4770      	bx	lr
  403282:	bf00      	nop

00403284 <_realloc_r>:
  403284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403288:	4617      	mov	r7, r2
  40328a:	b083      	sub	sp, #12
  40328c:	2900      	cmp	r1, #0
  40328e:	f000 80c1 	beq.w	403414 <_realloc_r+0x190>
  403292:	460e      	mov	r6, r1
  403294:	4681      	mov	r9, r0
  403296:	f107 050b 	add.w	r5, r7, #11
  40329a:	f7ff ffef 	bl	40327c <__malloc_lock>
  40329e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  4032a2:	2d16      	cmp	r5, #22
  4032a4:	f02e 0403 	bic.w	r4, lr, #3
  4032a8:	f1a6 0808 	sub.w	r8, r6, #8
  4032ac:	d840      	bhi.n	403330 <_realloc_r+0xac>
  4032ae:	2210      	movs	r2, #16
  4032b0:	4615      	mov	r5, r2
  4032b2:	42af      	cmp	r7, r5
  4032b4:	d841      	bhi.n	40333a <_realloc_r+0xb6>
  4032b6:	4294      	cmp	r4, r2
  4032b8:	da75      	bge.n	4033a6 <_realloc_r+0x122>
  4032ba:	4bc9      	ldr	r3, [pc, #804]	; (4035e0 <_realloc_r+0x35c>)
  4032bc:	6899      	ldr	r1, [r3, #8]
  4032be:	eb08 0004 	add.w	r0, r8, r4
  4032c2:	4288      	cmp	r0, r1
  4032c4:	6841      	ldr	r1, [r0, #4]
  4032c6:	f000 80d9 	beq.w	40347c <_realloc_r+0x1f8>
  4032ca:	f021 0301 	bic.w	r3, r1, #1
  4032ce:	4403      	add	r3, r0
  4032d0:	685b      	ldr	r3, [r3, #4]
  4032d2:	07db      	lsls	r3, r3, #31
  4032d4:	d57d      	bpl.n	4033d2 <_realloc_r+0x14e>
  4032d6:	f01e 0f01 	tst.w	lr, #1
  4032da:	d035      	beq.n	403348 <_realloc_r+0xc4>
  4032dc:	4639      	mov	r1, r7
  4032de:	4648      	mov	r0, r9
  4032e0:	f7ff fbc4 	bl	402a6c <_malloc_r>
  4032e4:	4607      	mov	r7, r0
  4032e6:	b1e0      	cbz	r0, 403322 <_realloc_r+0x9e>
  4032e8:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4032ec:	f023 0301 	bic.w	r3, r3, #1
  4032f0:	4443      	add	r3, r8
  4032f2:	f1a0 0208 	sub.w	r2, r0, #8
  4032f6:	429a      	cmp	r2, r3
  4032f8:	f000 8144 	beq.w	403584 <_realloc_r+0x300>
  4032fc:	1f22      	subs	r2, r4, #4
  4032fe:	2a24      	cmp	r2, #36	; 0x24
  403300:	f200 8131 	bhi.w	403566 <_realloc_r+0x2e2>
  403304:	2a13      	cmp	r2, #19
  403306:	f200 8104 	bhi.w	403512 <_realloc_r+0x28e>
  40330a:	4603      	mov	r3, r0
  40330c:	4632      	mov	r2, r6
  40330e:	6811      	ldr	r1, [r2, #0]
  403310:	6019      	str	r1, [r3, #0]
  403312:	6851      	ldr	r1, [r2, #4]
  403314:	6059      	str	r1, [r3, #4]
  403316:	6892      	ldr	r2, [r2, #8]
  403318:	609a      	str	r2, [r3, #8]
  40331a:	4631      	mov	r1, r6
  40331c:	4648      	mov	r0, r9
  40331e:	f7ff f88b 	bl	402438 <_free_r>
  403322:	4648      	mov	r0, r9
  403324:	f7ff ffac 	bl	403280 <__malloc_unlock>
  403328:	4638      	mov	r0, r7
  40332a:	b003      	add	sp, #12
  40332c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403330:	f025 0507 	bic.w	r5, r5, #7
  403334:	2d00      	cmp	r5, #0
  403336:	462a      	mov	r2, r5
  403338:	dabb      	bge.n	4032b2 <_realloc_r+0x2e>
  40333a:	230c      	movs	r3, #12
  40333c:	2000      	movs	r0, #0
  40333e:	f8c9 3000 	str.w	r3, [r9]
  403342:	b003      	add	sp, #12
  403344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403348:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40334c:	ebc3 0a08 	rsb	sl, r3, r8
  403350:	f8da 3004 	ldr.w	r3, [sl, #4]
  403354:	f023 0c03 	bic.w	ip, r3, #3
  403358:	eb04 030c 	add.w	r3, r4, ip
  40335c:	4293      	cmp	r3, r2
  40335e:	dbbd      	blt.n	4032dc <_realloc_r+0x58>
  403360:	4657      	mov	r7, sl
  403362:	f8da 100c 	ldr.w	r1, [sl, #12]
  403366:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40336a:	1f22      	subs	r2, r4, #4
  40336c:	2a24      	cmp	r2, #36	; 0x24
  40336e:	60c1      	str	r1, [r0, #12]
  403370:	6088      	str	r0, [r1, #8]
  403372:	f200 8117 	bhi.w	4035a4 <_realloc_r+0x320>
  403376:	2a13      	cmp	r2, #19
  403378:	f240 8112 	bls.w	4035a0 <_realloc_r+0x31c>
  40337c:	6831      	ldr	r1, [r6, #0]
  40337e:	f8ca 1008 	str.w	r1, [sl, #8]
  403382:	6871      	ldr	r1, [r6, #4]
  403384:	f8ca 100c 	str.w	r1, [sl, #12]
  403388:	2a1b      	cmp	r2, #27
  40338a:	f200 812b 	bhi.w	4035e4 <_realloc_r+0x360>
  40338e:	3608      	adds	r6, #8
  403390:	f10a 0210 	add.w	r2, sl, #16
  403394:	6831      	ldr	r1, [r6, #0]
  403396:	6011      	str	r1, [r2, #0]
  403398:	6871      	ldr	r1, [r6, #4]
  40339a:	6051      	str	r1, [r2, #4]
  40339c:	68b1      	ldr	r1, [r6, #8]
  40339e:	6091      	str	r1, [r2, #8]
  4033a0:	463e      	mov	r6, r7
  4033a2:	461c      	mov	r4, r3
  4033a4:	46d0      	mov	r8, sl
  4033a6:	1b63      	subs	r3, r4, r5
  4033a8:	2b0f      	cmp	r3, #15
  4033aa:	d81d      	bhi.n	4033e8 <_realloc_r+0x164>
  4033ac:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4033b0:	f003 0301 	and.w	r3, r3, #1
  4033b4:	4323      	orrs	r3, r4
  4033b6:	4444      	add	r4, r8
  4033b8:	f8c8 3004 	str.w	r3, [r8, #4]
  4033bc:	6863      	ldr	r3, [r4, #4]
  4033be:	f043 0301 	orr.w	r3, r3, #1
  4033c2:	6063      	str	r3, [r4, #4]
  4033c4:	4648      	mov	r0, r9
  4033c6:	f7ff ff5b 	bl	403280 <__malloc_unlock>
  4033ca:	4630      	mov	r0, r6
  4033cc:	b003      	add	sp, #12
  4033ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033d2:	f021 0103 	bic.w	r1, r1, #3
  4033d6:	4421      	add	r1, r4
  4033d8:	4291      	cmp	r1, r2
  4033da:	db21      	blt.n	403420 <_realloc_r+0x19c>
  4033dc:	68c3      	ldr	r3, [r0, #12]
  4033de:	6882      	ldr	r2, [r0, #8]
  4033e0:	460c      	mov	r4, r1
  4033e2:	60d3      	str	r3, [r2, #12]
  4033e4:	609a      	str	r2, [r3, #8]
  4033e6:	e7de      	b.n	4033a6 <_realloc_r+0x122>
  4033e8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4033ec:	eb08 0105 	add.w	r1, r8, r5
  4033f0:	f002 0201 	and.w	r2, r2, #1
  4033f4:	4315      	orrs	r5, r2
  4033f6:	f043 0201 	orr.w	r2, r3, #1
  4033fa:	440b      	add	r3, r1
  4033fc:	f8c8 5004 	str.w	r5, [r8, #4]
  403400:	604a      	str	r2, [r1, #4]
  403402:	685a      	ldr	r2, [r3, #4]
  403404:	f042 0201 	orr.w	r2, r2, #1
  403408:	3108      	adds	r1, #8
  40340a:	605a      	str	r2, [r3, #4]
  40340c:	4648      	mov	r0, r9
  40340e:	f7ff f813 	bl	402438 <_free_r>
  403412:	e7d7      	b.n	4033c4 <_realloc_r+0x140>
  403414:	4611      	mov	r1, r2
  403416:	b003      	add	sp, #12
  403418:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40341c:	f7ff bb26 	b.w	402a6c <_malloc_r>
  403420:	f01e 0f01 	tst.w	lr, #1
  403424:	f47f af5a 	bne.w	4032dc <_realloc_r+0x58>
  403428:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40342c:	ebc3 0a08 	rsb	sl, r3, r8
  403430:	f8da 3004 	ldr.w	r3, [sl, #4]
  403434:	f023 0c03 	bic.w	ip, r3, #3
  403438:	eb01 0e0c 	add.w	lr, r1, ip
  40343c:	4596      	cmp	lr, r2
  40343e:	db8b      	blt.n	403358 <_realloc_r+0xd4>
  403440:	68c3      	ldr	r3, [r0, #12]
  403442:	6882      	ldr	r2, [r0, #8]
  403444:	4657      	mov	r7, sl
  403446:	60d3      	str	r3, [r2, #12]
  403448:	609a      	str	r2, [r3, #8]
  40344a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40344e:	f8da 300c 	ldr.w	r3, [sl, #12]
  403452:	60cb      	str	r3, [r1, #12]
  403454:	1f22      	subs	r2, r4, #4
  403456:	2a24      	cmp	r2, #36	; 0x24
  403458:	6099      	str	r1, [r3, #8]
  40345a:	f200 8099 	bhi.w	403590 <_realloc_r+0x30c>
  40345e:	2a13      	cmp	r2, #19
  403460:	d962      	bls.n	403528 <_realloc_r+0x2a4>
  403462:	6833      	ldr	r3, [r6, #0]
  403464:	f8ca 3008 	str.w	r3, [sl, #8]
  403468:	6873      	ldr	r3, [r6, #4]
  40346a:	f8ca 300c 	str.w	r3, [sl, #12]
  40346e:	2a1b      	cmp	r2, #27
  403470:	f200 80a0 	bhi.w	4035b4 <_realloc_r+0x330>
  403474:	3608      	adds	r6, #8
  403476:	f10a 0310 	add.w	r3, sl, #16
  40347a:	e056      	b.n	40352a <_realloc_r+0x2a6>
  40347c:	f021 0b03 	bic.w	fp, r1, #3
  403480:	44a3      	add	fp, r4
  403482:	f105 0010 	add.w	r0, r5, #16
  403486:	4583      	cmp	fp, r0
  403488:	da59      	bge.n	40353e <_realloc_r+0x2ba>
  40348a:	f01e 0f01 	tst.w	lr, #1
  40348e:	f47f af25 	bne.w	4032dc <_realloc_r+0x58>
  403492:	f856 1c08 	ldr.w	r1, [r6, #-8]
  403496:	ebc1 0a08 	rsb	sl, r1, r8
  40349a:	f8da 1004 	ldr.w	r1, [sl, #4]
  40349e:	f021 0c03 	bic.w	ip, r1, #3
  4034a2:	44e3      	add	fp, ip
  4034a4:	4558      	cmp	r0, fp
  4034a6:	f73f af57 	bgt.w	403358 <_realloc_r+0xd4>
  4034aa:	4657      	mov	r7, sl
  4034ac:	f8da 100c 	ldr.w	r1, [sl, #12]
  4034b0:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4034b4:	1f22      	subs	r2, r4, #4
  4034b6:	2a24      	cmp	r2, #36	; 0x24
  4034b8:	60c1      	str	r1, [r0, #12]
  4034ba:	6088      	str	r0, [r1, #8]
  4034bc:	f200 80b4 	bhi.w	403628 <_realloc_r+0x3a4>
  4034c0:	2a13      	cmp	r2, #19
  4034c2:	f240 80a5 	bls.w	403610 <_realloc_r+0x38c>
  4034c6:	6831      	ldr	r1, [r6, #0]
  4034c8:	f8ca 1008 	str.w	r1, [sl, #8]
  4034cc:	6871      	ldr	r1, [r6, #4]
  4034ce:	f8ca 100c 	str.w	r1, [sl, #12]
  4034d2:	2a1b      	cmp	r2, #27
  4034d4:	f200 80af 	bhi.w	403636 <_realloc_r+0x3b2>
  4034d8:	3608      	adds	r6, #8
  4034da:	f10a 0210 	add.w	r2, sl, #16
  4034de:	6831      	ldr	r1, [r6, #0]
  4034e0:	6011      	str	r1, [r2, #0]
  4034e2:	6871      	ldr	r1, [r6, #4]
  4034e4:	6051      	str	r1, [r2, #4]
  4034e6:	68b1      	ldr	r1, [r6, #8]
  4034e8:	6091      	str	r1, [r2, #8]
  4034ea:	eb0a 0105 	add.w	r1, sl, r5
  4034ee:	ebc5 020b 	rsb	r2, r5, fp
  4034f2:	f042 0201 	orr.w	r2, r2, #1
  4034f6:	6099      	str	r1, [r3, #8]
  4034f8:	604a      	str	r2, [r1, #4]
  4034fa:	f8da 3004 	ldr.w	r3, [sl, #4]
  4034fe:	f003 0301 	and.w	r3, r3, #1
  403502:	431d      	orrs	r5, r3
  403504:	4648      	mov	r0, r9
  403506:	f8ca 5004 	str.w	r5, [sl, #4]
  40350a:	f7ff feb9 	bl	403280 <__malloc_unlock>
  40350e:	4638      	mov	r0, r7
  403510:	e75c      	b.n	4033cc <_realloc_r+0x148>
  403512:	6833      	ldr	r3, [r6, #0]
  403514:	6003      	str	r3, [r0, #0]
  403516:	6873      	ldr	r3, [r6, #4]
  403518:	6043      	str	r3, [r0, #4]
  40351a:	2a1b      	cmp	r2, #27
  40351c:	d827      	bhi.n	40356e <_realloc_r+0x2ea>
  40351e:	f100 0308 	add.w	r3, r0, #8
  403522:	f106 0208 	add.w	r2, r6, #8
  403526:	e6f2      	b.n	40330e <_realloc_r+0x8a>
  403528:	463b      	mov	r3, r7
  40352a:	6832      	ldr	r2, [r6, #0]
  40352c:	601a      	str	r2, [r3, #0]
  40352e:	6872      	ldr	r2, [r6, #4]
  403530:	605a      	str	r2, [r3, #4]
  403532:	68b2      	ldr	r2, [r6, #8]
  403534:	609a      	str	r2, [r3, #8]
  403536:	463e      	mov	r6, r7
  403538:	4674      	mov	r4, lr
  40353a:	46d0      	mov	r8, sl
  40353c:	e733      	b.n	4033a6 <_realloc_r+0x122>
  40353e:	eb08 0105 	add.w	r1, r8, r5
  403542:	ebc5 0b0b 	rsb	fp, r5, fp
  403546:	f04b 0201 	orr.w	r2, fp, #1
  40354a:	6099      	str	r1, [r3, #8]
  40354c:	604a      	str	r2, [r1, #4]
  40354e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403552:	f003 0301 	and.w	r3, r3, #1
  403556:	431d      	orrs	r5, r3
  403558:	4648      	mov	r0, r9
  40355a:	f846 5c04 	str.w	r5, [r6, #-4]
  40355e:	f7ff fe8f 	bl	403280 <__malloc_unlock>
  403562:	4630      	mov	r0, r6
  403564:	e732      	b.n	4033cc <_realloc_r+0x148>
  403566:	4631      	mov	r1, r6
  403568:	f7ff fe24 	bl	4031b4 <memmove>
  40356c:	e6d5      	b.n	40331a <_realloc_r+0x96>
  40356e:	68b3      	ldr	r3, [r6, #8]
  403570:	6083      	str	r3, [r0, #8]
  403572:	68f3      	ldr	r3, [r6, #12]
  403574:	60c3      	str	r3, [r0, #12]
  403576:	2a24      	cmp	r2, #36	; 0x24
  403578:	d028      	beq.n	4035cc <_realloc_r+0x348>
  40357a:	f100 0310 	add.w	r3, r0, #16
  40357e:	f106 0210 	add.w	r2, r6, #16
  403582:	e6c4      	b.n	40330e <_realloc_r+0x8a>
  403584:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403588:	f023 0303 	bic.w	r3, r3, #3
  40358c:	441c      	add	r4, r3
  40358e:	e70a      	b.n	4033a6 <_realloc_r+0x122>
  403590:	4631      	mov	r1, r6
  403592:	4638      	mov	r0, r7
  403594:	4674      	mov	r4, lr
  403596:	46d0      	mov	r8, sl
  403598:	f7ff fe0c 	bl	4031b4 <memmove>
  40359c:	463e      	mov	r6, r7
  40359e:	e702      	b.n	4033a6 <_realloc_r+0x122>
  4035a0:	463a      	mov	r2, r7
  4035a2:	e6f7      	b.n	403394 <_realloc_r+0x110>
  4035a4:	4631      	mov	r1, r6
  4035a6:	4638      	mov	r0, r7
  4035a8:	461c      	mov	r4, r3
  4035aa:	46d0      	mov	r8, sl
  4035ac:	f7ff fe02 	bl	4031b4 <memmove>
  4035b0:	463e      	mov	r6, r7
  4035b2:	e6f8      	b.n	4033a6 <_realloc_r+0x122>
  4035b4:	68b3      	ldr	r3, [r6, #8]
  4035b6:	f8ca 3010 	str.w	r3, [sl, #16]
  4035ba:	68f3      	ldr	r3, [r6, #12]
  4035bc:	f8ca 3014 	str.w	r3, [sl, #20]
  4035c0:	2a24      	cmp	r2, #36	; 0x24
  4035c2:	d01b      	beq.n	4035fc <_realloc_r+0x378>
  4035c4:	3610      	adds	r6, #16
  4035c6:	f10a 0318 	add.w	r3, sl, #24
  4035ca:	e7ae      	b.n	40352a <_realloc_r+0x2a6>
  4035cc:	6933      	ldr	r3, [r6, #16]
  4035ce:	6103      	str	r3, [r0, #16]
  4035d0:	6973      	ldr	r3, [r6, #20]
  4035d2:	6143      	str	r3, [r0, #20]
  4035d4:	f106 0218 	add.w	r2, r6, #24
  4035d8:	f100 0318 	add.w	r3, r0, #24
  4035dc:	e697      	b.n	40330e <_realloc_r+0x8a>
  4035de:	bf00      	nop
  4035e0:	20400458 	.word	0x20400458
  4035e4:	68b1      	ldr	r1, [r6, #8]
  4035e6:	f8ca 1010 	str.w	r1, [sl, #16]
  4035ea:	68f1      	ldr	r1, [r6, #12]
  4035ec:	f8ca 1014 	str.w	r1, [sl, #20]
  4035f0:	2a24      	cmp	r2, #36	; 0x24
  4035f2:	d00f      	beq.n	403614 <_realloc_r+0x390>
  4035f4:	3610      	adds	r6, #16
  4035f6:	f10a 0218 	add.w	r2, sl, #24
  4035fa:	e6cb      	b.n	403394 <_realloc_r+0x110>
  4035fc:	6933      	ldr	r3, [r6, #16]
  4035fe:	f8ca 3018 	str.w	r3, [sl, #24]
  403602:	6973      	ldr	r3, [r6, #20]
  403604:	f8ca 301c 	str.w	r3, [sl, #28]
  403608:	3618      	adds	r6, #24
  40360a:	f10a 0320 	add.w	r3, sl, #32
  40360e:	e78c      	b.n	40352a <_realloc_r+0x2a6>
  403610:	463a      	mov	r2, r7
  403612:	e764      	b.n	4034de <_realloc_r+0x25a>
  403614:	6932      	ldr	r2, [r6, #16]
  403616:	f8ca 2018 	str.w	r2, [sl, #24]
  40361a:	6972      	ldr	r2, [r6, #20]
  40361c:	f8ca 201c 	str.w	r2, [sl, #28]
  403620:	3618      	adds	r6, #24
  403622:	f10a 0220 	add.w	r2, sl, #32
  403626:	e6b5      	b.n	403394 <_realloc_r+0x110>
  403628:	4631      	mov	r1, r6
  40362a:	4638      	mov	r0, r7
  40362c:	9301      	str	r3, [sp, #4]
  40362e:	f7ff fdc1 	bl	4031b4 <memmove>
  403632:	9b01      	ldr	r3, [sp, #4]
  403634:	e759      	b.n	4034ea <_realloc_r+0x266>
  403636:	68b1      	ldr	r1, [r6, #8]
  403638:	f8ca 1010 	str.w	r1, [sl, #16]
  40363c:	68f1      	ldr	r1, [r6, #12]
  40363e:	f8ca 1014 	str.w	r1, [sl, #20]
  403642:	2a24      	cmp	r2, #36	; 0x24
  403644:	d003      	beq.n	40364e <_realloc_r+0x3ca>
  403646:	3610      	adds	r6, #16
  403648:	f10a 0218 	add.w	r2, sl, #24
  40364c:	e747      	b.n	4034de <_realloc_r+0x25a>
  40364e:	6932      	ldr	r2, [r6, #16]
  403650:	f8ca 2018 	str.w	r2, [sl, #24]
  403654:	6972      	ldr	r2, [r6, #20]
  403656:	f8ca 201c 	str.w	r2, [sl, #28]
  40365a:	3618      	adds	r6, #24
  40365c:	f10a 0220 	add.w	r2, sl, #32
  403660:	e73d      	b.n	4034de <_realloc_r+0x25a>
  403662:	bf00      	nop

00403664 <_sbrk_r>:
  403664:	b538      	push	{r3, r4, r5, lr}
  403666:	4c07      	ldr	r4, [pc, #28]	; (403684 <_sbrk_r+0x20>)
  403668:	2300      	movs	r3, #0
  40366a:	4605      	mov	r5, r0
  40366c:	4608      	mov	r0, r1
  40366e:	6023      	str	r3, [r4, #0]
  403670:	f7fd f9c4 	bl	4009fc <_sbrk>
  403674:	1c43      	adds	r3, r0, #1
  403676:	d000      	beq.n	40367a <_sbrk_r+0x16>
  403678:	bd38      	pop	{r3, r4, r5, pc}
  40367a:	6823      	ldr	r3, [r4, #0]
  40367c:	2b00      	cmp	r3, #0
  40367e:	d0fb      	beq.n	403678 <_sbrk_r+0x14>
  403680:	602b      	str	r3, [r5, #0]
  403682:	bd38      	pop	{r3, r4, r5, pc}
  403684:	20400940 	.word	0x20400940

00403688 <__sread>:
  403688:	b510      	push	{r4, lr}
  40368a:	460c      	mov	r4, r1
  40368c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403690:	f000 fa4a 	bl	403b28 <_read_r>
  403694:	2800      	cmp	r0, #0
  403696:	db03      	blt.n	4036a0 <__sread+0x18>
  403698:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40369a:	4403      	add	r3, r0
  40369c:	6523      	str	r3, [r4, #80]	; 0x50
  40369e:	bd10      	pop	{r4, pc}
  4036a0:	89a3      	ldrh	r3, [r4, #12]
  4036a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4036a6:	81a3      	strh	r3, [r4, #12]
  4036a8:	bd10      	pop	{r4, pc}
  4036aa:	bf00      	nop

004036ac <__swrite>:
  4036ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4036b0:	4616      	mov	r6, r2
  4036b2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4036b6:	461f      	mov	r7, r3
  4036b8:	05d3      	lsls	r3, r2, #23
  4036ba:	460c      	mov	r4, r1
  4036bc:	4605      	mov	r5, r0
  4036be:	d507      	bpl.n	4036d0 <__swrite+0x24>
  4036c0:	2200      	movs	r2, #0
  4036c2:	2302      	movs	r3, #2
  4036c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4036c8:	f000 fa18 	bl	403afc <_lseek_r>
  4036cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4036d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4036d4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4036d8:	81a2      	strh	r2, [r4, #12]
  4036da:	463b      	mov	r3, r7
  4036dc:	4632      	mov	r2, r6
  4036de:	4628      	mov	r0, r5
  4036e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4036e4:	f000 b928 	b.w	403938 <_write_r>

004036e8 <__sseek>:
  4036e8:	b510      	push	{r4, lr}
  4036ea:	460c      	mov	r4, r1
  4036ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4036f0:	f000 fa04 	bl	403afc <_lseek_r>
  4036f4:	89a3      	ldrh	r3, [r4, #12]
  4036f6:	1c42      	adds	r2, r0, #1
  4036f8:	bf0e      	itee	eq
  4036fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4036fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403702:	6520      	strne	r0, [r4, #80]	; 0x50
  403704:	81a3      	strh	r3, [r4, #12]
  403706:	bd10      	pop	{r4, pc}

00403708 <__sclose>:
  403708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40370c:	f000 b97c 	b.w	403a08 <_close_r>
	...

00403740 <strlen>:
  403740:	f890 f000 	pld	[r0]
  403744:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403748:	f020 0107 	bic.w	r1, r0, #7
  40374c:	f06f 0c00 	mvn.w	ip, #0
  403750:	f010 0407 	ands.w	r4, r0, #7
  403754:	f891 f020 	pld	[r1, #32]
  403758:	f040 8049 	bne.w	4037ee <strlen+0xae>
  40375c:	f04f 0400 	mov.w	r4, #0
  403760:	f06f 0007 	mvn.w	r0, #7
  403764:	e9d1 2300 	ldrd	r2, r3, [r1]
  403768:	f891 f040 	pld	[r1, #64]	; 0x40
  40376c:	f100 0008 	add.w	r0, r0, #8
  403770:	fa82 f24c 	uadd8	r2, r2, ip
  403774:	faa4 f28c 	sel	r2, r4, ip
  403778:	fa83 f34c 	uadd8	r3, r3, ip
  40377c:	faa2 f38c 	sel	r3, r2, ip
  403780:	bb4b      	cbnz	r3, 4037d6 <strlen+0x96>
  403782:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403786:	fa82 f24c 	uadd8	r2, r2, ip
  40378a:	f100 0008 	add.w	r0, r0, #8
  40378e:	faa4 f28c 	sel	r2, r4, ip
  403792:	fa83 f34c 	uadd8	r3, r3, ip
  403796:	faa2 f38c 	sel	r3, r2, ip
  40379a:	b9e3      	cbnz	r3, 4037d6 <strlen+0x96>
  40379c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4037a0:	fa82 f24c 	uadd8	r2, r2, ip
  4037a4:	f100 0008 	add.w	r0, r0, #8
  4037a8:	faa4 f28c 	sel	r2, r4, ip
  4037ac:	fa83 f34c 	uadd8	r3, r3, ip
  4037b0:	faa2 f38c 	sel	r3, r2, ip
  4037b4:	b97b      	cbnz	r3, 4037d6 <strlen+0x96>
  4037b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4037ba:	f101 0120 	add.w	r1, r1, #32
  4037be:	fa82 f24c 	uadd8	r2, r2, ip
  4037c2:	f100 0008 	add.w	r0, r0, #8
  4037c6:	faa4 f28c 	sel	r2, r4, ip
  4037ca:	fa83 f34c 	uadd8	r3, r3, ip
  4037ce:	faa2 f38c 	sel	r3, r2, ip
  4037d2:	2b00      	cmp	r3, #0
  4037d4:	d0c6      	beq.n	403764 <strlen+0x24>
  4037d6:	2a00      	cmp	r2, #0
  4037d8:	bf04      	itt	eq
  4037da:	3004      	addeq	r0, #4
  4037dc:	461a      	moveq	r2, r3
  4037de:	ba12      	rev	r2, r2
  4037e0:	fab2 f282 	clz	r2, r2
  4037e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4037e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4037ec:	4770      	bx	lr
  4037ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4037f2:	f004 0503 	and.w	r5, r4, #3
  4037f6:	f1c4 0000 	rsb	r0, r4, #0
  4037fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4037fe:	f014 0f04 	tst.w	r4, #4
  403802:	f891 f040 	pld	[r1, #64]	; 0x40
  403806:	fa0c f505 	lsl.w	r5, ip, r5
  40380a:	ea62 0205 	orn	r2, r2, r5
  40380e:	bf1c      	itt	ne
  403810:	ea63 0305 	ornne	r3, r3, r5
  403814:	4662      	movne	r2, ip
  403816:	f04f 0400 	mov.w	r4, #0
  40381a:	e7a9      	b.n	403770 <strlen+0x30>

0040381c <__swbuf_r>:
  40381c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40381e:	460e      	mov	r6, r1
  403820:	4614      	mov	r4, r2
  403822:	4607      	mov	r7, r0
  403824:	b110      	cbz	r0, 40382c <__swbuf_r+0x10>
  403826:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403828:	2b00      	cmp	r3, #0
  40382a:	d04a      	beq.n	4038c2 <__swbuf_r+0xa6>
  40382c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403830:	69a3      	ldr	r3, [r4, #24]
  403832:	60a3      	str	r3, [r4, #8]
  403834:	b291      	uxth	r1, r2
  403836:	0708      	lsls	r0, r1, #28
  403838:	d538      	bpl.n	4038ac <__swbuf_r+0x90>
  40383a:	6923      	ldr	r3, [r4, #16]
  40383c:	2b00      	cmp	r3, #0
  40383e:	d035      	beq.n	4038ac <__swbuf_r+0x90>
  403840:	0489      	lsls	r1, r1, #18
  403842:	b2f5      	uxtb	r5, r6
  403844:	d515      	bpl.n	403872 <__swbuf_r+0x56>
  403846:	6822      	ldr	r2, [r4, #0]
  403848:	6961      	ldr	r1, [r4, #20]
  40384a:	1ad3      	subs	r3, r2, r3
  40384c:	428b      	cmp	r3, r1
  40384e:	da1c      	bge.n	40388a <__swbuf_r+0x6e>
  403850:	3301      	adds	r3, #1
  403852:	68a1      	ldr	r1, [r4, #8]
  403854:	1c50      	adds	r0, r2, #1
  403856:	3901      	subs	r1, #1
  403858:	60a1      	str	r1, [r4, #8]
  40385a:	6020      	str	r0, [r4, #0]
  40385c:	7016      	strb	r6, [r2, #0]
  40385e:	6962      	ldr	r2, [r4, #20]
  403860:	429a      	cmp	r2, r3
  403862:	d01a      	beq.n	40389a <__swbuf_r+0x7e>
  403864:	89a3      	ldrh	r3, [r4, #12]
  403866:	07db      	lsls	r3, r3, #31
  403868:	d501      	bpl.n	40386e <__swbuf_r+0x52>
  40386a:	2d0a      	cmp	r5, #10
  40386c:	d015      	beq.n	40389a <__swbuf_r+0x7e>
  40386e:	4628      	mov	r0, r5
  403870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403872:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403874:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403878:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40387c:	81a2      	strh	r2, [r4, #12]
  40387e:	6822      	ldr	r2, [r4, #0]
  403880:	6661      	str	r1, [r4, #100]	; 0x64
  403882:	6961      	ldr	r1, [r4, #20]
  403884:	1ad3      	subs	r3, r2, r3
  403886:	428b      	cmp	r3, r1
  403888:	dbe2      	blt.n	403850 <__swbuf_r+0x34>
  40388a:	4621      	mov	r1, r4
  40388c:	4638      	mov	r0, r7
  40388e:	f7fe fc75 	bl	40217c <_fflush_r>
  403892:	b940      	cbnz	r0, 4038a6 <__swbuf_r+0x8a>
  403894:	6822      	ldr	r2, [r4, #0]
  403896:	2301      	movs	r3, #1
  403898:	e7db      	b.n	403852 <__swbuf_r+0x36>
  40389a:	4621      	mov	r1, r4
  40389c:	4638      	mov	r0, r7
  40389e:	f7fe fc6d 	bl	40217c <_fflush_r>
  4038a2:	2800      	cmp	r0, #0
  4038a4:	d0e3      	beq.n	40386e <__swbuf_r+0x52>
  4038a6:	f04f 30ff 	mov.w	r0, #4294967295
  4038aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4038ac:	4621      	mov	r1, r4
  4038ae:	4638      	mov	r0, r7
  4038b0:	f7fe fb4c 	bl	401f4c <__swsetup_r>
  4038b4:	2800      	cmp	r0, #0
  4038b6:	d1f6      	bne.n	4038a6 <__swbuf_r+0x8a>
  4038b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4038bc:	6923      	ldr	r3, [r4, #16]
  4038be:	b291      	uxth	r1, r2
  4038c0:	e7be      	b.n	403840 <__swbuf_r+0x24>
  4038c2:	f7fe fcef 	bl	4022a4 <__sinit>
  4038c6:	e7b1      	b.n	40382c <__swbuf_r+0x10>

004038c8 <_wcrtomb_r>:
  4038c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4038cc:	4605      	mov	r5, r0
  4038ce:	b086      	sub	sp, #24
  4038d0:	461e      	mov	r6, r3
  4038d2:	460c      	mov	r4, r1
  4038d4:	b1a1      	cbz	r1, 403900 <_wcrtomb_r+0x38>
  4038d6:	4b10      	ldr	r3, [pc, #64]	; (403918 <_wcrtomb_r+0x50>)
  4038d8:	4617      	mov	r7, r2
  4038da:	f8d3 8000 	ldr.w	r8, [r3]
  4038de:	f7ff f83f 	bl	402960 <__locale_charset>
  4038e2:	9600      	str	r6, [sp, #0]
  4038e4:	4603      	mov	r3, r0
  4038e6:	463a      	mov	r2, r7
  4038e8:	4621      	mov	r1, r4
  4038ea:	4628      	mov	r0, r5
  4038ec:	47c0      	blx	r8
  4038ee:	1c43      	adds	r3, r0, #1
  4038f0:	d103      	bne.n	4038fa <_wcrtomb_r+0x32>
  4038f2:	2200      	movs	r2, #0
  4038f4:	238a      	movs	r3, #138	; 0x8a
  4038f6:	6032      	str	r2, [r6, #0]
  4038f8:	602b      	str	r3, [r5, #0]
  4038fa:	b006      	add	sp, #24
  4038fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403900:	4b05      	ldr	r3, [pc, #20]	; (403918 <_wcrtomb_r+0x50>)
  403902:	681f      	ldr	r7, [r3, #0]
  403904:	f7ff f82c 	bl	402960 <__locale_charset>
  403908:	9600      	str	r6, [sp, #0]
  40390a:	4603      	mov	r3, r0
  40390c:	4622      	mov	r2, r4
  40390e:	a903      	add	r1, sp, #12
  403910:	4628      	mov	r0, r5
  403912:	47b8      	blx	r7
  403914:	e7eb      	b.n	4038ee <_wcrtomb_r+0x26>
  403916:	bf00      	nop
  403918:	20400868 	.word	0x20400868

0040391c <__ascii_wctomb>:
  40391c:	b121      	cbz	r1, 403928 <__ascii_wctomb+0xc>
  40391e:	2aff      	cmp	r2, #255	; 0xff
  403920:	d804      	bhi.n	40392c <__ascii_wctomb+0x10>
  403922:	700a      	strb	r2, [r1, #0]
  403924:	2001      	movs	r0, #1
  403926:	4770      	bx	lr
  403928:	4608      	mov	r0, r1
  40392a:	4770      	bx	lr
  40392c:	238a      	movs	r3, #138	; 0x8a
  40392e:	6003      	str	r3, [r0, #0]
  403930:	f04f 30ff 	mov.w	r0, #4294967295
  403934:	4770      	bx	lr
  403936:	bf00      	nop

00403938 <_write_r>:
  403938:	b570      	push	{r4, r5, r6, lr}
  40393a:	460d      	mov	r5, r1
  40393c:	4c08      	ldr	r4, [pc, #32]	; (403960 <_write_r+0x28>)
  40393e:	4611      	mov	r1, r2
  403940:	4606      	mov	r6, r0
  403942:	461a      	mov	r2, r3
  403944:	4628      	mov	r0, r5
  403946:	2300      	movs	r3, #0
  403948:	6023      	str	r3, [r4, #0]
  40394a:	f7fc fc7d 	bl	400248 <_write>
  40394e:	1c43      	adds	r3, r0, #1
  403950:	d000      	beq.n	403954 <_write_r+0x1c>
  403952:	bd70      	pop	{r4, r5, r6, pc}
  403954:	6823      	ldr	r3, [r4, #0]
  403956:	2b00      	cmp	r3, #0
  403958:	d0fb      	beq.n	403952 <_write_r+0x1a>
  40395a:	6033      	str	r3, [r6, #0]
  40395c:	bd70      	pop	{r4, r5, r6, pc}
  40395e:	bf00      	nop
  403960:	20400940 	.word	0x20400940

00403964 <__register_exitproc>:
  403964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403968:	4c25      	ldr	r4, [pc, #148]	; (403a00 <__register_exitproc+0x9c>)
  40396a:	6825      	ldr	r5, [r4, #0]
  40396c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403970:	4606      	mov	r6, r0
  403972:	4688      	mov	r8, r1
  403974:	4692      	mov	sl, r2
  403976:	4699      	mov	r9, r3
  403978:	b3c4      	cbz	r4, 4039ec <__register_exitproc+0x88>
  40397a:	6860      	ldr	r0, [r4, #4]
  40397c:	281f      	cmp	r0, #31
  40397e:	dc17      	bgt.n	4039b0 <__register_exitproc+0x4c>
  403980:	1c43      	adds	r3, r0, #1
  403982:	b176      	cbz	r6, 4039a2 <__register_exitproc+0x3e>
  403984:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403988:	2201      	movs	r2, #1
  40398a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40398e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  403992:	4082      	lsls	r2, r0
  403994:	4311      	orrs	r1, r2
  403996:	2e02      	cmp	r6, #2
  403998:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40399c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4039a0:	d01e      	beq.n	4039e0 <__register_exitproc+0x7c>
  4039a2:	3002      	adds	r0, #2
  4039a4:	6063      	str	r3, [r4, #4]
  4039a6:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4039aa:	2000      	movs	r0, #0
  4039ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4039b0:	4b14      	ldr	r3, [pc, #80]	; (403a04 <__register_exitproc+0xa0>)
  4039b2:	b303      	cbz	r3, 4039f6 <__register_exitproc+0x92>
  4039b4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4039b8:	f7ff f850 	bl	402a5c <malloc>
  4039bc:	4604      	mov	r4, r0
  4039be:	b1d0      	cbz	r0, 4039f6 <__register_exitproc+0x92>
  4039c0:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4039c4:	2700      	movs	r7, #0
  4039c6:	e880 0088 	stmia.w	r0, {r3, r7}
  4039ca:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4039ce:	4638      	mov	r0, r7
  4039d0:	2301      	movs	r3, #1
  4039d2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4039d6:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4039da:	2e00      	cmp	r6, #0
  4039dc:	d0e1      	beq.n	4039a2 <__register_exitproc+0x3e>
  4039de:	e7d1      	b.n	403984 <__register_exitproc+0x20>
  4039e0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4039e4:	430a      	orrs	r2, r1
  4039e6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4039ea:	e7da      	b.n	4039a2 <__register_exitproc+0x3e>
  4039ec:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4039f0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4039f4:	e7c1      	b.n	40397a <__register_exitproc+0x16>
  4039f6:	f04f 30ff 	mov.w	r0, #4294967295
  4039fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4039fe:	bf00      	nop
  403a00:	00403e78 	.word	0x00403e78
  403a04:	00402a5d 	.word	0x00402a5d

00403a08 <_close_r>:
  403a08:	b538      	push	{r3, r4, r5, lr}
  403a0a:	4c07      	ldr	r4, [pc, #28]	; (403a28 <_close_r+0x20>)
  403a0c:	2300      	movs	r3, #0
  403a0e:	4605      	mov	r5, r0
  403a10:	4608      	mov	r0, r1
  403a12:	6023      	str	r3, [r4, #0]
  403a14:	f7fd f80c 	bl	400a30 <_close>
  403a18:	1c43      	adds	r3, r0, #1
  403a1a:	d000      	beq.n	403a1e <_close_r+0x16>
  403a1c:	bd38      	pop	{r3, r4, r5, pc}
  403a1e:	6823      	ldr	r3, [r4, #0]
  403a20:	2b00      	cmp	r3, #0
  403a22:	d0fb      	beq.n	403a1c <_close_r+0x14>
  403a24:	602b      	str	r3, [r5, #0]
  403a26:	bd38      	pop	{r3, r4, r5, pc}
  403a28:	20400940 	.word	0x20400940

00403a2c <_fclose_r>:
  403a2c:	2900      	cmp	r1, #0
  403a2e:	d03d      	beq.n	403aac <_fclose_r+0x80>
  403a30:	b570      	push	{r4, r5, r6, lr}
  403a32:	4605      	mov	r5, r0
  403a34:	460c      	mov	r4, r1
  403a36:	b108      	cbz	r0, 403a3c <_fclose_r+0x10>
  403a38:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403a3a:	b37b      	cbz	r3, 403a9c <_fclose_r+0x70>
  403a3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403a40:	b90b      	cbnz	r3, 403a46 <_fclose_r+0x1a>
  403a42:	2000      	movs	r0, #0
  403a44:	bd70      	pop	{r4, r5, r6, pc}
  403a46:	4621      	mov	r1, r4
  403a48:	4628      	mov	r0, r5
  403a4a:	f7fe faf3 	bl	402034 <__sflush_r>
  403a4e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403a50:	4606      	mov	r6, r0
  403a52:	b133      	cbz	r3, 403a62 <_fclose_r+0x36>
  403a54:	69e1      	ldr	r1, [r4, #28]
  403a56:	4628      	mov	r0, r5
  403a58:	4798      	blx	r3
  403a5a:	2800      	cmp	r0, #0
  403a5c:	bfb8      	it	lt
  403a5e:	f04f 36ff 	movlt.w	r6, #4294967295
  403a62:	89a3      	ldrh	r3, [r4, #12]
  403a64:	061b      	lsls	r3, r3, #24
  403a66:	d41c      	bmi.n	403aa2 <_fclose_r+0x76>
  403a68:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403a6a:	b141      	cbz	r1, 403a7e <_fclose_r+0x52>
  403a6c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403a70:	4299      	cmp	r1, r3
  403a72:	d002      	beq.n	403a7a <_fclose_r+0x4e>
  403a74:	4628      	mov	r0, r5
  403a76:	f7fe fcdf 	bl	402438 <_free_r>
  403a7a:	2300      	movs	r3, #0
  403a7c:	6323      	str	r3, [r4, #48]	; 0x30
  403a7e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403a80:	b121      	cbz	r1, 403a8c <_fclose_r+0x60>
  403a82:	4628      	mov	r0, r5
  403a84:	f7fe fcd8 	bl	402438 <_free_r>
  403a88:	2300      	movs	r3, #0
  403a8a:	6463      	str	r3, [r4, #68]	; 0x44
  403a8c:	f7fe fc10 	bl	4022b0 <__sfp_lock_acquire>
  403a90:	2300      	movs	r3, #0
  403a92:	81a3      	strh	r3, [r4, #12]
  403a94:	f7fe fc0e 	bl	4022b4 <__sfp_lock_release>
  403a98:	4630      	mov	r0, r6
  403a9a:	bd70      	pop	{r4, r5, r6, pc}
  403a9c:	f7fe fc02 	bl	4022a4 <__sinit>
  403aa0:	e7cc      	b.n	403a3c <_fclose_r+0x10>
  403aa2:	6921      	ldr	r1, [r4, #16]
  403aa4:	4628      	mov	r0, r5
  403aa6:	f7fe fcc7 	bl	402438 <_free_r>
  403aaa:	e7dd      	b.n	403a68 <_fclose_r+0x3c>
  403aac:	2000      	movs	r0, #0
  403aae:	4770      	bx	lr

00403ab0 <_fstat_r>:
  403ab0:	b538      	push	{r3, r4, r5, lr}
  403ab2:	460b      	mov	r3, r1
  403ab4:	4c07      	ldr	r4, [pc, #28]	; (403ad4 <_fstat_r+0x24>)
  403ab6:	4605      	mov	r5, r0
  403ab8:	4611      	mov	r1, r2
  403aba:	4618      	mov	r0, r3
  403abc:	2300      	movs	r3, #0
  403abe:	6023      	str	r3, [r4, #0]
  403ac0:	f7fc ffba 	bl	400a38 <_fstat>
  403ac4:	1c43      	adds	r3, r0, #1
  403ac6:	d000      	beq.n	403aca <_fstat_r+0x1a>
  403ac8:	bd38      	pop	{r3, r4, r5, pc}
  403aca:	6823      	ldr	r3, [r4, #0]
  403acc:	2b00      	cmp	r3, #0
  403ace:	d0fb      	beq.n	403ac8 <_fstat_r+0x18>
  403ad0:	602b      	str	r3, [r5, #0]
  403ad2:	bd38      	pop	{r3, r4, r5, pc}
  403ad4:	20400940 	.word	0x20400940

00403ad8 <_isatty_r>:
  403ad8:	b538      	push	{r3, r4, r5, lr}
  403ada:	4c07      	ldr	r4, [pc, #28]	; (403af8 <_isatty_r+0x20>)
  403adc:	2300      	movs	r3, #0
  403ade:	4605      	mov	r5, r0
  403ae0:	4608      	mov	r0, r1
  403ae2:	6023      	str	r3, [r4, #0]
  403ae4:	f7fc ffae 	bl	400a44 <_isatty>
  403ae8:	1c43      	adds	r3, r0, #1
  403aea:	d000      	beq.n	403aee <_isatty_r+0x16>
  403aec:	bd38      	pop	{r3, r4, r5, pc}
  403aee:	6823      	ldr	r3, [r4, #0]
  403af0:	2b00      	cmp	r3, #0
  403af2:	d0fb      	beq.n	403aec <_isatty_r+0x14>
  403af4:	602b      	str	r3, [r5, #0]
  403af6:	bd38      	pop	{r3, r4, r5, pc}
  403af8:	20400940 	.word	0x20400940

00403afc <_lseek_r>:
  403afc:	b570      	push	{r4, r5, r6, lr}
  403afe:	460d      	mov	r5, r1
  403b00:	4c08      	ldr	r4, [pc, #32]	; (403b24 <_lseek_r+0x28>)
  403b02:	4611      	mov	r1, r2
  403b04:	4606      	mov	r6, r0
  403b06:	461a      	mov	r2, r3
  403b08:	4628      	mov	r0, r5
  403b0a:	2300      	movs	r3, #0
  403b0c:	6023      	str	r3, [r4, #0]
  403b0e:	f7fc ff9b 	bl	400a48 <_lseek>
  403b12:	1c43      	adds	r3, r0, #1
  403b14:	d000      	beq.n	403b18 <_lseek_r+0x1c>
  403b16:	bd70      	pop	{r4, r5, r6, pc}
  403b18:	6823      	ldr	r3, [r4, #0]
  403b1a:	2b00      	cmp	r3, #0
  403b1c:	d0fb      	beq.n	403b16 <_lseek_r+0x1a>
  403b1e:	6033      	str	r3, [r6, #0]
  403b20:	bd70      	pop	{r4, r5, r6, pc}
  403b22:	bf00      	nop
  403b24:	20400940 	.word	0x20400940

00403b28 <_read_r>:
  403b28:	b570      	push	{r4, r5, r6, lr}
  403b2a:	460d      	mov	r5, r1
  403b2c:	4c08      	ldr	r4, [pc, #32]	; (403b50 <_read_r+0x28>)
  403b2e:	4611      	mov	r1, r2
  403b30:	4606      	mov	r6, r0
  403b32:	461a      	mov	r2, r3
  403b34:	4628      	mov	r0, r5
  403b36:	2300      	movs	r3, #0
  403b38:	6023      	str	r3, [r4, #0]
  403b3a:	f7fc fb67 	bl	40020c <_read>
  403b3e:	1c43      	adds	r3, r0, #1
  403b40:	d000      	beq.n	403b44 <_read_r+0x1c>
  403b42:	bd70      	pop	{r4, r5, r6, pc}
  403b44:	6823      	ldr	r3, [r4, #0]
  403b46:	2b00      	cmp	r3, #0
  403b48:	d0fb      	beq.n	403b42 <_read_r+0x1a>
  403b4a:	6033      	str	r3, [r6, #0]
  403b4c:	bd70      	pop	{r4, r5, r6, pc}
  403b4e:	bf00      	nop
  403b50:	20400940 	.word	0x20400940

00403b54 <__aeabi_uldivmod>:
  403b54:	b953      	cbnz	r3, 403b6c <__aeabi_uldivmod+0x18>
  403b56:	b94a      	cbnz	r2, 403b6c <__aeabi_uldivmod+0x18>
  403b58:	2900      	cmp	r1, #0
  403b5a:	bf08      	it	eq
  403b5c:	2800      	cmpeq	r0, #0
  403b5e:	bf1c      	itt	ne
  403b60:	f04f 31ff 	movne.w	r1, #4294967295
  403b64:	f04f 30ff 	movne.w	r0, #4294967295
  403b68:	f000 b97e 	b.w	403e68 <__aeabi_idiv0>
  403b6c:	f1ad 0c08 	sub.w	ip, sp, #8
  403b70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403b74:	f000 f806 	bl	403b84 <__udivmoddi4>
  403b78:	f8dd e004 	ldr.w	lr, [sp, #4]
  403b7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403b80:	b004      	add	sp, #16
  403b82:	4770      	bx	lr

00403b84 <__udivmoddi4>:
  403b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403b88:	468c      	mov	ip, r1
  403b8a:	460e      	mov	r6, r1
  403b8c:	4604      	mov	r4, r0
  403b8e:	9d08      	ldr	r5, [sp, #32]
  403b90:	2b00      	cmp	r3, #0
  403b92:	d150      	bne.n	403c36 <__udivmoddi4+0xb2>
  403b94:	428a      	cmp	r2, r1
  403b96:	4617      	mov	r7, r2
  403b98:	d96c      	bls.n	403c74 <__udivmoddi4+0xf0>
  403b9a:	fab2 fe82 	clz	lr, r2
  403b9e:	f1be 0f00 	cmp.w	lr, #0
  403ba2:	d00b      	beq.n	403bbc <__udivmoddi4+0x38>
  403ba4:	f1ce 0420 	rsb	r4, lr, #32
  403ba8:	fa20 f404 	lsr.w	r4, r0, r4
  403bac:	fa01 f60e 	lsl.w	r6, r1, lr
  403bb0:	ea44 0c06 	orr.w	ip, r4, r6
  403bb4:	fa02 f70e 	lsl.w	r7, r2, lr
  403bb8:	fa00 f40e 	lsl.w	r4, r0, lr
  403bbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
  403bc0:	0c22      	lsrs	r2, r4, #16
  403bc2:	fbbc f0f9 	udiv	r0, ip, r9
  403bc6:	fa1f f887 	uxth.w	r8, r7
  403bca:	fb09 c610 	mls	r6, r9, r0, ip
  403bce:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  403bd2:	fb00 f308 	mul.w	r3, r0, r8
  403bd6:	42b3      	cmp	r3, r6
  403bd8:	d909      	bls.n	403bee <__udivmoddi4+0x6a>
  403bda:	19f6      	adds	r6, r6, r7
  403bdc:	f100 32ff 	add.w	r2, r0, #4294967295
  403be0:	f080 8122 	bcs.w	403e28 <__udivmoddi4+0x2a4>
  403be4:	42b3      	cmp	r3, r6
  403be6:	f240 811f 	bls.w	403e28 <__udivmoddi4+0x2a4>
  403bea:	3802      	subs	r0, #2
  403bec:	443e      	add	r6, r7
  403bee:	1af6      	subs	r6, r6, r3
  403bf0:	b2a2      	uxth	r2, r4
  403bf2:	fbb6 f3f9 	udiv	r3, r6, r9
  403bf6:	fb09 6613 	mls	r6, r9, r3, r6
  403bfa:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  403bfe:	fb03 f808 	mul.w	r8, r3, r8
  403c02:	45a0      	cmp	r8, r4
  403c04:	d909      	bls.n	403c1a <__udivmoddi4+0x96>
  403c06:	19e4      	adds	r4, r4, r7
  403c08:	f103 32ff 	add.w	r2, r3, #4294967295
  403c0c:	f080 810a 	bcs.w	403e24 <__udivmoddi4+0x2a0>
  403c10:	45a0      	cmp	r8, r4
  403c12:	f240 8107 	bls.w	403e24 <__udivmoddi4+0x2a0>
  403c16:	3b02      	subs	r3, #2
  403c18:	443c      	add	r4, r7
  403c1a:	ebc8 0404 	rsb	r4, r8, r4
  403c1e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403c22:	2100      	movs	r1, #0
  403c24:	2d00      	cmp	r5, #0
  403c26:	d062      	beq.n	403cee <__udivmoddi4+0x16a>
  403c28:	fa24 f40e 	lsr.w	r4, r4, lr
  403c2c:	2300      	movs	r3, #0
  403c2e:	602c      	str	r4, [r5, #0]
  403c30:	606b      	str	r3, [r5, #4]
  403c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403c36:	428b      	cmp	r3, r1
  403c38:	d907      	bls.n	403c4a <__udivmoddi4+0xc6>
  403c3a:	2d00      	cmp	r5, #0
  403c3c:	d055      	beq.n	403cea <__udivmoddi4+0x166>
  403c3e:	2100      	movs	r1, #0
  403c40:	e885 0041 	stmia.w	r5, {r0, r6}
  403c44:	4608      	mov	r0, r1
  403c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403c4a:	fab3 f183 	clz	r1, r3
  403c4e:	2900      	cmp	r1, #0
  403c50:	f040 8090 	bne.w	403d74 <__udivmoddi4+0x1f0>
  403c54:	42b3      	cmp	r3, r6
  403c56:	d302      	bcc.n	403c5e <__udivmoddi4+0xda>
  403c58:	4282      	cmp	r2, r0
  403c5a:	f200 80f8 	bhi.w	403e4e <__udivmoddi4+0x2ca>
  403c5e:	1a84      	subs	r4, r0, r2
  403c60:	eb66 0603 	sbc.w	r6, r6, r3
  403c64:	2001      	movs	r0, #1
  403c66:	46b4      	mov	ip, r6
  403c68:	2d00      	cmp	r5, #0
  403c6a:	d040      	beq.n	403cee <__udivmoddi4+0x16a>
  403c6c:	e885 1010 	stmia.w	r5, {r4, ip}
  403c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403c74:	b912      	cbnz	r2, 403c7c <__udivmoddi4+0xf8>
  403c76:	2701      	movs	r7, #1
  403c78:	fbb7 f7f2 	udiv	r7, r7, r2
  403c7c:	fab7 fe87 	clz	lr, r7
  403c80:	f1be 0f00 	cmp.w	lr, #0
  403c84:	d135      	bne.n	403cf2 <__udivmoddi4+0x16e>
  403c86:	1bf3      	subs	r3, r6, r7
  403c88:	ea4f 4817 	mov.w	r8, r7, lsr #16
  403c8c:	fa1f fc87 	uxth.w	ip, r7
  403c90:	2101      	movs	r1, #1
  403c92:	fbb3 f0f8 	udiv	r0, r3, r8
  403c96:	0c22      	lsrs	r2, r4, #16
  403c98:	fb08 3610 	mls	r6, r8, r0, r3
  403c9c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  403ca0:	fb0c f300 	mul.w	r3, ip, r0
  403ca4:	42b3      	cmp	r3, r6
  403ca6:	d907      	bls.n	403cb8 <__udivmoddi4+0x134>
  403ca8:	19f6      	adds	r6, r6, r7
  403caa:	f100 32ff 	add.w	r2, r0, #4294967295
  403cae:	d202      	bcs.n	403cb6 <__udivmoddi4+0x132>
  403cb0:	42b3      	cmp	r3, r6
  403cb2:	f200 80ce 	bhi.w	403e52 <__udivmoddi4+0x2ce>
  403cb6:	4610      	mov	r0, r2
  403cb8:	1af6      	subs	r6, r6, r3
  403cba:	b2a2      	uxth	r2, r4
  403cbc:	fbb6 f3f8 	udiv	r3, r6, r8
  403cc0:	fb08 6613 	mls	r6, r8, r3, r6
  403cc4:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  403cc8:	fb0c fc03 	mul.w	ip, ip, r3
  403ccc:	45a4      	cmp	ip, r4
  403cce:	d907      	bls.n	403ce0 <__udivmoddi4+0x15c>
  403cd0:	19e4      	adds	r4, r4, r7
  403cd2:	f103 32ff 	add.w	r2, r3, #4294967295
  403cd6:	d202      	bcs.n	403cde <__udivmoddi4+0x15a>
  403cd8:	45a4      	cmp	ip, r4
  403cda:	f200 80b5 	bhi.w	403e48 <__udivmoddi4+0x2c4>
  403cde:	4613      	mov	r3, r2
  403ce0:	ebcc 0404 	rsb	r4, ip, r4
  403ce4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403ce8:	e79c      	b.n	403c24 <__udivmoddi4+0xa0>
  403cea:	4629      	mov	r1, r5
  403cec:	4628      	mov	r0, r5
  403cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403cf2:	f1ce 0120 	rsb	r1, lr, #32
  403cf6:	fa06 f30e 	lsl.w	r3, r6, lr
  403cfa:	fa07 f70e 	lsl.w	r7, r7, lr
  403cfe:	fa20 f901 	lsr.w	r9, r0, r1
  403d02:	ea4f 4817 	mov.w	r8, r7, lsr #16
  403d06:	40ce      	lsrs	r6, r1
  403d08:	ea49 0903 	orr.w	r9, r9, r3
  403d0c:	fbb6 faf8 	udiv	sl, r6, r8
  403d10:	ea4f 4419 	mov.w	r4, r9, lsr #16
  403d14:	fb08 661a 	mls	r6, r8, sl, r6
  403d18:	fa1f fc87 	uxth.w	ip, r7
  403d1c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  403d20:	fb0a f20c 	mul.w	r2, sl, ip
  403d24:	429a      	cmp	r2, r3
  403d26:	fa00 f40e 	lsl.w	r4, r0, lr
  403d2a:	d90a      	bls.n	403d42 <__udivmoddi4+0x1be>
  403d2c:	19db      	adds	r3, r3, r7
  403d2e:	f10a 31ff 	add.w	r1, sl, #4294967295
  403d32:	f080 8087 	bcs.w	403e44 <__udivmoddi4+0x2c0>
  403d36:	429a      	cmp	r2, r3
  403d38:	f240 8084 	bls.w	403e44 <__udivmoddi4+0x2c0>
  403d3c:	f1aa 0a02 	sub.w	sl, sl, #2
  403d40:	443b      	add	r3, r7
  403d42:	1a9b      	subs	r3, r3, r2
  403d44:	fa1f f989 	uxth.w	r9, r9
  403d48:	fbb3 f1f8 	udiv	r1, r3, r8
  403d4c:	fb08 3311 	mls	r3, r8, r1, r3
  403d50:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  403d54:	fb01 f60c 	mul.w	r6, r1, ip
  403d58:	429e      	cmp	r6, r3
  403d5a:	d907      	bls.n	403d6c <__udivmoddi4+0x1e8>
  403d5c:	19db      	adds	r3, r3, r7
  403d5e:	f101 32ff 	add.w	r2, r1, #4294967295
  403d62:	d26b      	bcs.n	403e3c <__udivmoddi4+0x2b8>
  403d64:	429e      	cmp	r6, r3
  403d66:	d969      	bls.n	403e3c <__udivmoddi4+0x2b8>
  403d68:	3902      	subs	r1, #2
  403d6a:	443b      	add	r3, r7
  403d6c:	1b9b      	subs	r3, r3, r6
  403d6e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  403d72:	e78e      	b.n	403c92 <__udivmoddi4+0x10e>
  403d74:	f1c1 0e20 	rsb	lr, r1, #32
  403d78:	fa22 f40e 	lsr.w	r4, r2, lr
  403d7c:	408b      	lsls	r3, r1
  403d7e:	4323      	orrs	r3, r4
  403d80:	fa20 f70e 	lsr.w	r7, r0, lr
  403d84:	fa06 f401 	lsl.w	r4, r6, r1
  403d88:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403d8c:	fa26 f60e 	lsr.w	r6, r6, lr
  403d90:	433c      	orrs	r4, r7
  403d92:	fbb6 f9fc 	udiv	r9, r6, ip
  403d96:	0c27      	lsrs	r7, r4, #16
  403d98:	fb0c 6619 	mls	r6, ip, r9, r6
  403d9c:	fa1f f883 	uxth.w	r8, r3
  403da0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  403da4:	fb09 f708 	mul.w	r7, r9, r8
  403da8:	42b7      	cmp	r7, r6
  403daa:	fa02 f201 	lsl.w	r2, r2, r1
  403dae:	fa00 fa01 	lsl.w	sl, r0, r1
  403db2:	d908      	bls.n	403dc6 <__udivmoddi4+0x242>
  403db4:	18f6      	adds	r6, r6, r3
  403db6:	f109 30ff 	add.w	r0, r9, #4294967295
  403dba:	d241      	bcs.n	403e40 <__udivmoddi4+0x2bc>
  403dbc:	42b7      	cmp	r7, r6
  403dbe:	d93f      	bls.n	403e40 <__udivmoddi4+0x2bc>
  403dc0:	f1a9 0902 	sub.w	r9, r9, #2
  403dc4:	441e      	add	r6, r3
  403dc6:	1bf6      	subs	r6, r6, r7
  403dc8:	b2a0      	uxth	r0, r4
  403dca:	fbb6 f4fc 	udiv	r4, r6, ip
  403dce:	fb0c 6614 	mls	r6, ip, r4, r6
  403dd2:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  403dd6:	fb04 f808 	mul.w	r8, r4, r8
  403dda:	45b8      	cmp	r8, r7
  403ddc:	d907      	bls.n	403dee <__udivmoddi4+0x26a>
  403dde:	18ff      	adds	r7, r7, r3
  403de0:	f104 30ff 	add.w	r0, r4, #4294967295
  403de4:	d228      	bcs.n	403e38 <__udivmoddi4+0x2b4>
  403de6:	45b8      	cmp	r8, r7
  403de8:	d926      	bls.n	403e38 <__udivmoddi4+0x2b4>
  403dea:	3c02      	subs	r4, #2
  403dec:	441f      	add	r7, r3
  403dee:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  403df2:	ebc8 0707 	rsb	r7, r8, r7
  403df6:	fba0 8902 	umull	r8, r9, r0, r2
  403dfa:	454f      	cmp	r7, r9
  403dfc:	4644      	mov	r4, r8
  403dfe:	464e      	mov	r6, r9
  403e00:	d314      	bcc.n	403e2c <__udivmoddi4+0x2a8>
  403e02:	d029      	beq.n	403e58 <__udivmoddi4+0x2d4>
  403e04:	b365      	cbz	r5, 403e60 <__udivmoddi4+0x2dc>
  403e06:	ebba 0304 	subs.w	r3, sl, r4
  403e0a:	eb67 0706 	sbc.w	r7, r7, r6
  403e0e:	fa07 fe0e 	lsl.w	lr, r7, lr
  403e12:	40cb      	lsrs	r3, r1
  403e14:	40cf      	lsrs	r7, r1
  403e16:	ea4e 0303 	orr.w	r3, lr, r3
  403e1a:	e885 0088 	stmia.w	r5, {r3, r7}
  403e1e:	2100      	movs	r1, #0
  403e20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e24:	4613      	mov	r3, r2
  403e26:	e6f8      	b.n	403c1a <__udivmoddi4+0x96>
  403e28:	4610      	mov	r0, r2
  403e2a:	e6e0      	b.n	403bee <__udivmoddi4+0x6a>
  403e2c:	ebb8 0402 	subs.w	r4, r8, r2
  403e30:	eb69 0603 	sbc.w	r6, r9, r3
  403e34:	3801      	subs	r0, #1
  403e36:	e7e5      	b.n	403e04 <__udivmoddi4+0x280>
  403e38:	4604      	mov	r4, r0
  403e3a:	e7d8      	b.n	403dee <__udivmoddi4+0x26a>
  403e3c:	4611      	mov	r1, r2
  403e3e:	e795      	b.n	403d6c <__udivmoddi4+0x1e8>
  403e40:	4681      	mov	r9, r0
  403e42:	e7c0      	b.n	403dc6 <__udivmoddi4+0x242>
  403e44:	468a      	mov	sl, r1
  403e46:	e77c      	b.n	403d42 <__udivmoddi4+0x1be>
  403e48:	3b02      	subs	r3, #2
  403e4a:	443c      	add	r4, r7
  403e4c:	e748      	b.n	403ce0 <__udivmoddi4+0x15c>
  403e4e:	4608      	mov	r0, r1
  403e50:	e70a      	b.n	403c68 <__udivmoddi4+0xe4>
  403e52:	3802      	subs	r0, #2
  403e54:	443e      	add	r6, r7
  403e56:	e72f      	b.n	403cb8 <__udivmoddi4+0x134>
  403e58:	45c2      	cmp	sl, r8
  403e5a:	d3e7      	bcc.n	403e2c <__udivmoddi4+0x2a8>
  403e5c:	463e      	mov	r6, r7
  403e5e:	e7d1      	b.n	403e04 <__udivmoddi4+0x280>
  403e60:	4629      	mov	r1, r5
  403e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e66:	bf00      	nop

00403e68 <__aeabi_idiv0>:
  403e68:	4770      	bx	lr
  403e6a:	bf00      	nop
  403e6c:	72657061 	.word	0x72657061
  403e70:	00756f74 	.word	0x00756f74
  403e74:	00000043 	.word	0x00000043

00403e78 <_global_impure_ptr>:
  403e78:	20400008                                ..@ 

00403e7c <zeroes.6993>:
  403e7c:	30303030 30303030 30303030 30303030     0000000000000000
  403e8c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  403e9c:	00000000 33323130 37363534 62613938     ....0123456789ab
  403eac:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00403ebc <blanks.6992>:
  403ebc:	20202020 20202020 20202020 20202020                     

00403ecc <_init>:
  403ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403ece:	bf00      	nop
  403ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403ed2:	bc08      	pop	{r3}
  403ed4:	469e      	mov	lr, r3
  403ed6:	4770      	bx	lr

00403ed8 <__init_array_start>:
  403ed8:	00402015 	.word	0x00402015

00403edc <__frame_dummy_init_array_entry>:
  403edc:	00400165                                e.@.

00403ee0 <_fini>:
  403ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403ee2:	bf00      	nop
  403ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403ee6:	bc08      	pop	{r3}
  403ee8:	469e      	mov	lr, r3
  403eea:	4770      	bx	lr

00403eec <__fini_array_start>:
  403eec:	00400141 	.word	0x00400141
