{"vcs1":{"timestamp_begin":1745160145.246937298, "rt":8.73, "ut":8.75, "st":0.50}}
{"vcselab":{"timestamp_begin":1745160154.053432439, "rt":0.31, "ut":0.18, "st":0.12}}
{"link":{"timestamp_begin":1745160154.420814924, "rt":0.34, "ut":0.14, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745160144.632610302}
{"VCS_COMP_START_TIME": 1745160144.632610302}
{"VCS_COMP_END_TIME": 1745160154.905090755}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475828}}
{"vcselab": {"peak_mem": 166732}}
