
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015854    0.000843    0.087471 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003356    0.014266    0.108816    0.196287 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.014266    0.000133    0.196420 v fanout70/A (sg13g2_buf_2)
     5    0.032300    0.042248    0.067537    0.263957 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042477    0.002459    0.266416 v _199_/A (sg13g2_xnor2_1)
     2    0.009694    0.048053    0.068142    0.334558 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.048056    0.000455    0.335013 v _200_/B (sg13g2_xor2_1)
     1    0.002909    0.018248    0.043671    0.378684 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.018248    0.000204    0.378888 v _296_/D (sg13g2_dfrbpq_1)
                                              0.378888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015854    0.000843    0.087471 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.287471   clock uncertainty
                                  0.000000    0.287471   clock reconvergence pessimism
                                 -0.022362    0.265109   library hold time
                                              0.265109   data required time
---------------------------------------------------------------------------------------------
                                              0.265109   data required time
                                             -0.378888   data arrival time
---------------------------------------------------------------------------------------------
                                              0.113779   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014674    0.036465    0.127204    0.214321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036473    0.000526    0.214848 v fanout63/A (sg13g2_buf_8)
     6    0.036733    0.019962    0.058949    0.273796 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.020116    0.001485    0.275281 v _206_/A (sg13g2_xnor2_1)
     2    0.011223    0.053196    0.065717    0.340998 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.053200    0.000366    0.341364 v _208_/A (sg13g2_xor2_1)
     1    0.001988    0.016763    0.044900    0.386264 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.016763    0.000074    0.386338 v _298_/D (sg13g2_dfrbpq_1)
                                              0.386338   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.287117   clock uncertainty
                                  0.000000    0.287117   clock reconvergence pessimism
                                 -0.022021    0.265097   library hold time
                                              0.265097   data required time
---------------------------------------------------------------------------------------------
                                              0.265097   data required time
                                             -0.386338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.121241   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014674    0.036465    0.127204    0.214321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036473    0.000526    0.214848 v fanout63/A (sg13g2_buf_8)
     6    0.036733    0.019962    0.058949    0.273796 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.020137    0.001595    0.275391 v _205_/A (sg13g2_nand2_1)
     1    0.006676    0.024309    0.027529    0.302920 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.024322    0.000439    0.303359 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.007634    0.039509    0.043389    0.346748 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.039513    0.000325    0.347073 v _211_/A (sg13g2_xnor2_1)
     1    0.001969    0.019100    0.043687    0.390760 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.019100    0.000076    0.390836 v _299_/D (sg13g2_dfrbpq_1)
                                              0.390836   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.287129   clock uncertainty
                                  0.000000    0.287129   clock reconvergence pessimism
                                 -0.022561    0.264568   library hold time
                                              0.264568   data required time
---------------------------------------------------------------------------------------------
                                              0.264568   data required time
                                             -0.390836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.126268   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015854    0.000843    0.087471 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003356    0.014266    0.108816    0.196287 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.014266    0.000133    0.196420 v fanout70/A (sg13g2_buf_2)
     5    0.032300    0.042248    0.067537    0.263957 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.042417    0.002096    0.266053 v _198_/A (sg13g2_nand2_1)
     1    0.005581    0.025796    0.030580    0.296633 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.025821    0.000374    0.297007 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.010929    0.052283    0.053486    0.350493 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.052297    0.000704    0.351197 v _204_/B (sg13g2_xor2_1)
     1    0.001883    0.016483    0.041652    0.392849 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.016483    0.000071    0.392920 v _297_/D (sg13g2_dfrbpq_1)
                                              0.392920   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000493    0.087121 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.287121   clock uncertainty
                                  0.000000    0.287121   clock reconvergence pessimism
                                 -0.021956    0.265165   library hold time
                                              0.265165   data required time
---------------------------------------------------------------------------------------------
                                              0.265165   data required time
                                             -0.392920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.127755   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016758    0.001288    0.088502 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009082    0.030285    0.120147    0.208649 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.030297    0.000568    0.209216 ^ _127_/A (sg13g2_inv_1)
     1    0.008498    0.024641    0.030061    0.239277 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.024668    0.000660    0.239937 v output3/A (sg13g2_buf_2)
     1    0.051098    0.059564    0.088187    0.328124 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.059694    0.002271    0.330395 v signB (out)
                                              0.330395   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.330395   data arrival time
---------------------------------------------------------------------------------------------
                                              0.130395   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013660    0.034400    0.125557    0.212686 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.034408    0.000503    0.213189 v fanout59/A (sg13g2_buf_8)
     8    0.043601    0.021342    0.058231    0.271420 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.024466    0.006226    0.277646 v _182_/B (sg13g2_nand2_1)
     1    0.005346    0.024408    0.029067    0.306713 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.024410    0.000379    0.307092 ^ _217_/A (sg13g2_nor3_1)
     1    0.004789    0.021743    0.029161    0.336253 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.021744    0.000191    0.336445 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003200    0.030728    0.051536    0.387980 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.030729    0.000128    0.388108 ^ _219_/A (sg13g2_inv_1)
     1    0.002868    0.013781    0.020285    0.408393 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.013781    0.000175    0.408569 v _301_/D (sg13g2_dfrbpq_1)
                                              0.408569   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016757    0.001268    0.088482 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.288482   clock uncertainty
                                  0.000000    0.288482   clock reconvergence pessimism
                                 -0.021187    0.267295   library hold time
                                              0.267295   data required time
---------------------------------------------------------------------------------------------
                                              0.267295   data required time
                                             -0.408569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.141273   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016762    0.001326    0.088540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009631    0.026214    0.119339    0.207879 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.026220    0.000401    0.208280 v fanout72/A (sg13g2_buf_8)
     8    0.043524    0.021167    0.056247    0.264526 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.021640    0.002391    0.266918 v fanout71/A (sg13g2_buf_8)
     8    0.039624    0.019958    0.053855    0.320773 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.019979    0.000359    0.321132 v _195_/A (sg13g2_xor2_1)
     2    0.010831    0.033029    0.061499    0.382631 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.033045    0.000678    0.383309 v _196_/B (sg13g2_xor2_1)
     1    0.004496    0.021413    0.044015    0.427323 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.021417    0.000247    0.427570 v _295_/D (sg13g2_dfrbpq_1)
                                              0.427570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016762    0.001326    0.088540 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.288540   clock uncertainty
                                  0.000000    0.288540   clock reconvergence pessimism
                                 -0.022950    0.265590   library hold time
                                              0.265590   data required time
---------------------------------------------------------------------------------------------
                                              0.265590   data required time
                                             -0.427570   data arrival time
---------------------------------------------------------------------------------------------
                                              0.161980   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025555    0.005357    0.280449 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005310    0.032908    0.039813    0.320262 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.032915    0.000371    0.320633 v output15/A (sg13g2_buf_2)
     1    0.053997    0.062594    0.093830    0.414463 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062698    0.001822    0.416286 v sine_out[1] (out)
                                              0.416286   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.416286   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216286   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048706    0.001557    0.297426 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.006123    0.023891    0.032109    0.329535 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.023917    0.000608    0.330143 v output16/A (sg13g2_buf_2)
     1    0.051965    0.060092    0.089060    0.419204 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.060172    0.001529    0.420733 v sine_out[20] (out)
                                              0.420733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.420733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220733   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048733    0.001810    0.297680 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.005957    0.025709    0.034786    0.332466 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.025711    0.000388    0.332854 v output12/A (sg13g2_buf_2)
     1    0.051658    0.059805    0.089540    0.422393 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.059882    0.001488    0.423881 v sine_out[17] (out)
                                              0.423881   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.423881   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223881   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048659    0.000963    0.296833 ^ _167_/A (sg13g2_nor2_1)
     1    0.006136    0.021818    0.036115    0.332948 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.021847    0.000607    0.333554 v output19/A (sg13g2_buf_2)
     1    0.052658    0.061140    0.087342    0.420896 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.061472    0.003658    0.424554 v sine_out[23] (out)
                                              0.424554   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.424554   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224554   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048658    0.000939    0.296808 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.007954    0.027749    0.035633    0.332442 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.027793    0.000883    0.333325 v output11/A (sg13g2_buf_2)
     1    0.051725    0.059902    0.090370    0.423695 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.059981    0.001507    0.425202 v sine_out[16] (out)
                                              0.425202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.425202   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225202   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048658    0.000948    0.296817 ^ _160_/A (sg13g2_nor2_1)
     1    0.007144    0.023058    0.038001    0.334818 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.023097    0.000742    0.335560 v output14/A (sg13g2_buf_2)
     1    0.051861    0.059974    0.088670    0.424231 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.060055    0.001526    0.425757 v sine_out[19] (out)
                                              0.425757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.425757   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225757   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000525    0.216622 ^ fanout58/A (sg13g2_buf_2)
     7    0.031648    0.048611    0.079248    0.295869 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.048694    0.001427    0.297297 ^ _281_/A (sg13g2_nor2_1)
     1    0.006599    0.022644    0.036908    0.334205 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.022702    0.000890    0.335095 v output35/A (sg13g2_buf_2)
     1    0.053168    0.061596    0.089423    0.424518 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.061686    0.001657    0.426175 v sine_out[8] (out)
                                              0.426175   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.426175   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226175   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000493    0.087121 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.011501    0.036162    0.124377    0.211498 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036164    0.000302    0.211800 ^ fanout68/A (sg13g2_buf_2)
     6    0.033308    0.051037    0.077360    0.289159 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.051472    0.003803    0.292962 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.006962    0.039920    0.059898    0.352860 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.039947    0.000521    0.353382 v output29/A (sg13g2_buf_2)
     1    0.055245    0.064043    0.095953    0.449334 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.064451    0.004148    0.453483 v sine_out[32] (out)
                                              0.453483   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.453483   data arrival time
---------------------------------------------------------------------------------------------
                                              0.253483   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026225    0.006278    0.281370 ^ _130_/B (sg13g2_nor2_1)
     2    0.013076    0.033927    0.038068    0.319438 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.033965    0.000936    0.320374 v _284_/A (sg13g2_and2_1)
     1    0.004344    0.016706    0.049983    0.370357 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.016708    0.000288    0.370645 v output7/A (sg13g2_buf_2)
     1    0.052413    0.060816    0.085198    0.455843 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.061144    0.003631    0.459474 v sine_out[12] (out)
                                              0.459474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.459474   data arrival time
---------------------------------------------------------------------------------------------
                                              0.259474   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014968    0.044788    0.130843    0.217961 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044794    0.000538    0.218499 ^ fanout63/A (sg13g2_buf_8)
     6    0.036975    0.021814    0.059332    0.277830 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021961    0.001567    0.279397 ^ fanout62/A (sg13g2_buf_8)
     8    0.033419    0.019709    0.049653    0.329050 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019970    0.001920    0.330970 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.004862    0.017215    0.041304    0.372274 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.017234    0.000326    0.372600 v output13/A (sg13g2_buf_2)
     1    0.051669    0.059698    0.086306    0.458906 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.059776    0.001506    0.460412 v sine_out[18] (out)
                                              0.460412   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.460412   data arrival time
---------------------------------------------------------------------------------------------
                                              0.260412   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023939    0.002374    0.277466 ^ _255_/A (sg13g2_nor4_1)
     1    0.004195    0.024651    0.030002    0.307468 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.024651    0.000168    0.307636 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006382    0.049516    0.049120    0.356756 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.049540    0.000822    0.357578 ^ output4/A (sg13g2_buf_2)
     1    0.054168    0.076012    0.103612    0.461190 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.076087    0.001953    0.463143 ^ sine_out[0] (out)
                                              0.463143   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.463143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263143   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014968    0.044788    0.130843    0.217961 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044794    0.000538    0.218499 ^ fanout63/A (sg13g2_buf_8)
     6    0.036975    0.021814    0.059332    0.277830 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021900    0.001174    0.279004 ^ _135_/A (sg13g2_nor2_1)
     1    0.003304    0.016425    0.023707    0.302711 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.016425    0.000132    0.302842 v _174_/A (sg13g2_nand2_1)
     1    0.005168    0.020036    0.023854    0.326696 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.020069    0.000400    0.327096 ^ _175_/B (sg13g2_nand2_1)
     1    0.006616    0.033751    0.042025    0.369121 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.033760    0.000434    0.369554 v output22/A (sg13g2_buf_2)
     1    0.052852    0.061506    0.091986    0.461541 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.061853    0.003747    0.465288 v sine_out[26] (out)
                                              0.465288   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.465288   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265288   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014968    0.044788    0.130843    0.217961 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044794    0.000538    0.218499 ^ fanout63/A (sg13g2_buf_8)
     6    0.036975    0.021814    0.059332    0.277830 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021903    0.001197    0.279028 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003269    0.013831    0.020748    0.299776 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.013831    0.000130    0.299906 v _179_/B (sg13g2_nand2_1)
     2    0.011375    0.036783    0.036666    0.336572 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.036809    0.000764    0.337336 ^ _180_/B (sg13g2_nand2_1)
     1    0.004346    0.027015    0.039478    0.376815 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.027017    0.000170    0.376984 v output24/A (sg13g2_buf_2)
     1    0.053512    0.062010    0.091287    0.468271 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.062106    0.001723    0.469994 v sine_out[28] (out)
                                              0.469994   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.469994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.269994   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016762    0.001326    0.088540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009858    0.032166    0.121652    0.210192 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.032171    0.000411    0.210603 ^ fanout72/A (sg13g2_buf_8)
     8    0.044681    0.023456    0.056069    0.266673 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.023905    0.002451    0.269124 ^ fanout71/A (sg13g2_buf_8)
     8    0.041066    0.021976    0.052246    0.321370 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022393    0.002321    0.323692 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.007216    0.042843    0.052860    0.376552 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.042849    0.000461    0.377013 v output28/A (sg13g2_buf_2)
     1    0.055532    0.064311    0.098627    0.475640 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.064435    0.002050    0.477690 v sine_out[31] (out)
                                              0.477690   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.477690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277690   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014968    0.044788    0.130843    0.217961 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044794    0.000538    0.218499 ^ fanout63/A (sg13g2_buf_8)
     6    0.036975    0.021814    0.059332    0.277830 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021961    0.001567    0.279397 ^ fanout62/A (sg13g2_buf_8)
     8    0.033419    0.019709    0.049653    0.329050 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019974    0.001940    0.330990 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.006750    0.036164    0.050851    0.381841 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.036188    0.000446    0.382286 v output23/A (sg13g2_buf_2)
     1    0.052936    0.061631    0.093075    0.475361 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.061946    0.003580    0.478941 v sine_out[27] (out)
                                              0.478941   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.478941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278941   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014674    0.036465    0.127204    0.214321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036473    0.000526    0.214848 v fanout63/A (sg13g2_buf_8)
     6    0.036733    0.019962    0.058949    0.273796 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.020088    0.001325    0.275121 v _150_/A (sg13g2_and2_1)
     3    0.013158    0.033896    0.059753    0.334874 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.033970    0.001165    0.336039 v _165_/A1 (sg13g2_a21oi_1)
     1    0.004193    0.026675    0.047472    0.383511 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.026676    0.000294    0.383805 ^ output18/A (sg13g2_buf_2)
     1    0.052487    0.073867    0.092187    0.475992 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.074135    0.003604    0.479596 ^ sine_out[22] (out)
                                              0.479596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.479596   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279596   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014674    0.036465    0.127204    0.214321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036473    0.000526    0.214848 v fanout63/A (sg13g2_buf_8)
     6    0.036733    0.019962    0.058949    0.273796 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.020088    0.001325    0.275121 v _150_/A (sg13g2_and2_1)
     3    0.013158    0.033896    0.059753    0.334874 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.033945    0.000893    0.335767 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004722    0.028455    0.049480    0.385247 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.028458    0.000312    0.385559 ^ output17/A (sg13g2_buf_2)
     1    0.051801    0.072815    0.093608    0.479167 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.072864    0.001557    0.480724 ^ sine_out[21] (out)
                                              0.480724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.480724   data arrival time
---------------------------------------------------------------------------------------------
                                              0.280724   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025507    0.005286    0.280378 ^ _143_/A (sg13g2_nor2_1)
     2    0.011088    0.031936    0.036972    0.317350 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032042    0.001453    0.318803 v _147_/A (sg13g2_nand2_1)
     2    0.011968    0.039717    0.040717    0.359520 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039796    0.001422    0.360942 ^ _275_/B (sg13g2_nor2_1)
     1    0.006341    0.021952    0.030382    0.391324 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.021975    0.000417    0.391741 v output30/A (sg13g2_buf_2)
     1    0.054544    0.063034    0.090072    0.481813 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.063112    0.001818    0.483631 v sine_out[3] (out)
                                              0.483631   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.483631   data arrival time
---------------------------------------------------------------------------------------------
                                              0.283631   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026225    0.006278    0.281370 ^ _130_/B (sg13g2_nor2_1)
     2    0.013076    0.033927    0.038068    0.319438 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.033968    0.000968    0.320407 v _136_/B (sg13g2_nand2b_2)
     4    0.021879    0.037448    0.038422    0.358829 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.037544    0.001528    0.360357 ^ _277_/A (sg13g2_nor2_1)
     1    0.006743    0.025535    0.033921    0.394278 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.025578    0.000498    0.394776 v output32/A (sg13g2_buf_2)
     1    0.052610    0.061143    0.088727    0.483504 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.061479    0.003683    0.487187 v sine_out[5] (out)
                                              0.487187   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.487187   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287187   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026225    0.006278    0.281370 ^ _130_/B (sg13g2_nor2_1)
     2    0.013076    0.033927    0.038068    0.319438 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.033968    0.000968    0.320407 v _136_/B (sg13g2_nand2b_2)
     4    0.021879    0.037448    0.038422    0.358829 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.037520    0.001326    0.360154 ^ _279_/A (sg13g2_nor2_1)
     1    0.006619    0.025286    0.033590    0.393744 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.025351    0.000737    0.394481 v output34/A (sg13g2_buf_2)
     1    0.053163    0.061706    0.088896    0.483378 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.062077    0.003884    0.487261 v sine_out[7] (out)
                                              0.487261   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.487261   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287261   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026225    0.006278    0.281370 ^ _130_/B (sg13g2_nor2_1)
     2    0.013076    0.033927    0.038068    0.319438 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.033968    0.000968    0.320407 v _136_/B (sg13g2_nand2b_2)
     4    0.021879    0.037448    0.038422    0.358829 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.037527    0.001390    0.360219 ^ _276_/A (sg13g2_nor2_1)
     1    0.007494    0.026968    0.035242    0.395461 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.026999    0.000549    0.396010 v output31/A (sg13g2_buf_2)
     1    0.054090    0.062686    0.090325    0.486335 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.063029    0.003769    0.490104 v sine_out[4] (out)
                                              0.490104   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.490104   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290104   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016750    0.001154    0.088368 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001952    0.013765    0.106920    0.195288 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013765    0.000074    0.195362 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010271    0.039621    0.258977    0.454340 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.039621    0.000431    0.454771 ^ fanout77/A (sg13g2_buf_8)
     7    0.048975    0.025152    0.059531    0.514301 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025905    0.003262    0.517564 ^ _128_/A (sg13g2_inv_2)
     5    0.028113    0.035791    0.036186    0.553750 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035852    0.001255    0.555005 v _293_/D (sg13g2_dfrbpq_1)
                                              0.555005   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016750    0.001154    0.088368 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.288368   clock uncertainty
                                  0.000000    0.288368   clock reconvergence pessimism
                                 -0.026287    0.262081   library hold time
                                              0.262081   data required time
---------------------------------------------------------------------------------------------
                                              0.262081   data required time
                                             -0.555005   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292923   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016750    0.001154    0.088368 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001952    0.013765    0.106920    0.195288 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013765    0.000074    0.195362 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010271    0.039621    0.258977    0.454340 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.039621    0.000431    0.454771 ^ fanout77/A (sg13g2_buf_8)
     7    0.048975    0.025152    0.059531    0.514301 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.025640    0.002534    0.516836 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002762    0.022438    0.042388    0.559224 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.022440    0.000170    0.559394 v _294_/D (sg13g2_dfrbpq_1)
                                              0.559394   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016752    0.001191    0.088405 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.288405   clock uncertainty
                                  0.000000    0.288405   clock reconvergence pessimism
                                 -0.023188    0.265217   library hold time
                                              0.265217   data required time
---------------------------------------------------------------------------------------------
                                              0.265217   data required time
                                             -0.559394   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294177   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026225    0.006278    0.281370 ^ _130_/B (sg13g2_nor2_1)
     2    0.013076    0.033927    0.038068    0.319438 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.033968    0.000968    0.320407 v _136_/B (sg13g2_nand2b_2)
     4    0.021879    0.037448    0.038422    0.358829 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.037577    0.001765    0.360593 ^ _278_/A (sg13g2_nor2_1)
     1    0.009602    0.031230    0.038806    0.399400 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.031289    0.001059    0.400458 v output33/A (sg13g2_buf_2)
     1    0.052935    0.061558    0.091147    0.491605 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.061893    0.003689    0.495294 v sine_out[6] (out)
                                              0.495294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.495294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295294   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000493    0.087121 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.011501    0.036162    0.124377    0.211498 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036174    0.000615    0.212113 ^ fanout66/A (sg13g2_buf_2)
     6    0.038030    0.057146    0.081520    0.293634 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.057742    0.004714    0.298348 ^ fanout64/A (sg13g2_buf_8)
     8    0.043097    0.024106    0.065820    0.364168 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.024122    0.000292    0.364459 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003761    0.024694    0.039399    0.403859 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.024694    0.000149    0.404008 v output5/A (sg13g2_buf_2)
     1    0.052823    0.061350    0.088604    0.492611 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.061673    0.003621    0.496232 v sine_out[10] (out)
                                              0.496232   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.496232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296232   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025507    0.005286    0.280378 ^ _143_/A (sg13g2_nor2_1)
     2    0.011088    0.031936    0.036972    0.317350 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032004    0.001165    0.318516 v _144_/B (sg13g2_nand2_1)
     2    0.011063    0.037114    0.042033    0.360549 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.037193    0.001364    0.361913 ^ _212_/B (sg13g2_nor2_1)
     2    0.011893    0.032655    0.039894    0.401807 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.032660    0.000317    0.402124 v output26/A (sg13g2_buf_2)
     1    0.052988    0.061547    0.093077    0.495201 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.061638    0.001667    0.496868 v sine_out[2] (out)
                                              0.496868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.496868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296868   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026077    0.006083    0.281175 ^ _131_/B (sg13g2_or2_1)
     6    0.028664    0.078455    0.090700    0.371875 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.078497    0.001483    0.373358 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003799    0.024774    0.034116    0.407474 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.024775    0.000278    0.407752 v output8/A (sg13g2_buf_2)
     1    0.052387    0.060536    0.089671    0.497424 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060619    0.001574    0.498997 v sine_out[13] (out)
                                              0.498997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.498997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298997   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026077    0.006083    0.281175 ^ _131_/B (sg13g2_or2_1)
     6    0.028664    0.078455    0.090700    0.371875 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.078493    0.001419    0.373294 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003907    0.024973    0.034372    0.407666 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.024974    0.000294    0.407961 v output6/A (sg13g2_buf_2)
     1    0.052046    0.060555    0.088129    0.496090 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.060876    0.003583    0.499673 v sine_out[11] (out)
                                              0.499673   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.499673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299673   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.026077    0.006083    0.281175 ^ _131_/B (sg13g2_or2_1)
     6    0.028664    0.078455    0.090700    0.371875 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.078492    0.001406    0.373281 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004289    0.025667    0.035315    0.408596 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.025668    0.000283    0.408879 v output36/A (sg13g2_buf_2)
     1    0.052459    0.060989    0.088682    0.497561 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.061316    0.003627    0.501188 v sine_out[9] (out)
                                              0.501188   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.501188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301188   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025507    0.005286    0.280378 ^ _143_/A (sg13g2_nor2_1)
     2    0.011088    0.031936    0.036972    0.317350 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032042    0.001453    0.318803 v _147_/A (sg13g2_nand2_1)
     2    0.011968    0.039717    0.040717    0.359520 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039796    0.001423    0.360944 ^ _149_/B (sg13g2_nand2_1)
     1    0.006374    0.035091    0.046086    0.407029 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.035122    0.000825    0.407854 v output10/A (sg13g2_buf_2)
     1    0.051687    0.059964    0.093297    0.501151 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.060026    0.001280    0.502431 v sine_out[15] (out)
                                              0.502431   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.502431   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302431   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025507    0.005286    0.280378 ^ _143_/A (sg13g2_nor2_1)
     2    0.011088    0.031936    0.036972    0.317350 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032004    0.001165    0.318516 v _144_/B (sg13g2_nand2_1)
     2    0.011063    0.037114    0.042033    0.360549 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.037169    0.001148    0.361697 ^ _145_/B (sg13g2_nand2_1)
     1    0.007732    0.039838    0.049611    0.411307 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.039856    0.000676    0.411984 v output9/A (sg13g2_buf_2)
     1    0.051733    0.060079    0.094959    0.506943 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.060160    0.001525    0.508467 v sine_out[14] (out)
                                              0.508467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.508467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308467   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016762    0.001326    0.088540 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009858    0.032166    0.121652    0.210192 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.032171    0.000411    0.210603 ^ fanout72/A (sg13g2_buf_8)
     8    0.044681    0.023456    0.056069    0.266673 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.023905    0.002451    0.269124 ^ fanout71/A (sg13g2_buf_8)
     8    0.041066    0.021976    0.052246    0.321370 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.022508    0.002691    0.324061 ^ _140_/B (sg13g2_nor2_2)
     5    0.023911    0.030251    0.035964    0.360025 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.030312    0.001109    0.361134 v _169_/A (sg13g2_nand2_1)
     1    0.003942    0.019841    0.024554    0.385688 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.019842    0.000157    0.385845 ^ _170_/B (sg13g2_nand2_1)
     1    0.007209    0.036016    0.043551    0.429397 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036031    0.000595    0.429992 v output20/A (sg13g2_buf_2)
     1    0.052331    0.061006    0.092553    0.522545 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.061327    0.003594    0.526139 v sine_out[24] (out)
                                              0.526139   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.526139   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326139   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014968    0.044788    0.130843    0.217961 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044794    0.000538    0.218499 ^ fanout63/A (sg13g2_buf_8)
     6    0.036975    0.021814    0.059332    0.277830 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021961    0.001567    0.279397 ^ fanout62/A (sg13g2_buf_8)
     8    0.033419    0.019709    0.049653    0.329050 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019919    0.001706    0.330756 ^ _168_/A (sg13g2_nor2_1)
     2    0.007295    0.023362    0.029441    0.360197 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.023385    0.000422    0.360618 v _171_/B (sg13g2_nand2_1)
     1    0.004436    0.022099    0.027070    0.387688 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.022101    0.000321    0.388009 ^ _172_/B (sg13g2_nand2_1)
     1    0.006709    0.034328    0.042804    0.430814 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.034337    0.000425    0.431239 v output21/A (sg13g2_buf_2)
     1    0.053004    0.061675    0.092501    0.523740 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.061971    0.003473    0.527213 v sine_out[25] (out)
                                              0.527213   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.527213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327213   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014674    0.036465    0.127204    0.214321 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036473    0.000526    0.214848 v fanout63/A (sg13g2_buf_8)
     6    0.036733    0.019962    0.058949    0.273796 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.020128    0.001547    0.275343 v fanout62/A (sg13g2_buf_8)
     8    0.033941    0.018596    0.051970    0.327313 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.018801    0.001619    0.328932 v _181_/A (sg13g2_and2_1)
     4    0.018575    0.045103    0.068383    0.397314 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.045124    0.000891    0.398205 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004191    0.030808    0.035467    0.433671 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.030808    0.000279    0.433950 ^ output25/A (sg13g2_buf_2)
     1    0.054840    0.076946    0.095653    0.529603 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.077258    0.003969    0.533572 ^ sine_out[29] (out)
                                              0.533572   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.533572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333572   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000489    0.087117 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.014968    0.044788    0.130843    0.217961 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044794    0.000538    0.218499 ^ fanout63/A (sg13g2_buf_8)
     6    0.036975    0.021814    0.059332    0.277830 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.021961    0.001567    0.279397 ^ fanout62/A (sg13g2_buf_8)
     8    0.033419    0.019709    0.049653    0.329050 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.019894    0.001592    0.330642 ^ _181_/A (sg13g2_and2_1)
     4    0.019222    0.057331    0.083505    0.414147 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.057383    0.001152    0.415299 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.008108    0.029610    0.038521    0.453820 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.029631    0.000619    0.454439 v output27/A (sg13g2_buf_2)
     1    0.054943    0.063593    0.091868    0.546307 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.063977    0.004010    0.550317 v sine_out[30] (out)
                                              0.550317   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.550317   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350317   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016758    0.001288    0.088502 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009043    0.025053    0.118318    0.206820 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.025063    0.000459    0.207279 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.004198    0.027942    0.254624    0.461903 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.027942    0.000290    0.462194 v output2/A (sg13g2_buf_2)
     1    0.050717    0.059217    0.089185    0.551378 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.059341    0.002214    0.553593 v sign (out)
                                              0.553593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.553593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353593   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016122    0.000933    0.042003 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020440    0.015841    0.044625    0.086628 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015844    0.000501    0.087129 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013954    0.042174    0.128968    0.216097 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042180    0.000515    0.216611 ^ fanout59/A (sg13g2_buf_8)
     8    0.043710    0.023307    0.058481    0.275092 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025507    0.005286    0.280378 ^ _143_/A (sg13g2_nor2_1)
     2    0.011088    0.031936    0.036972    0.317350 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032004    0.001165    0.318516 v _144_/B (sg13g2_nand2_1)
     2    0.011063    0.037114    0.042033    0.360549 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.037193    0.001364    0.361913 ^ _212_/B (sg13g2_nor2_1)
     2    0.011893    0.032655    0.039894    0.401807 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.032691    0.000857    0.402664 v _213_/C (sg13g2_nand3_1)
     2    0.012242    0.039884    0.048841    0.451505 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.039927    0.001035    0.452540 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002475    0.021747    0.039289    0.491829 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.021747    0.000155    0.491984 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001744    0.023216    0.247203    0.739187 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.023216    0.000067    0.739254 v _300_/D (sg13g2_dfrbpq_1)
                                              0.739254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018430    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001986    0.000993    0.000993 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023801    0.016104    0.040077    0.041070 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016121    0.000902    0.041972 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023601    0.016723    0.045242    0.087214 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016758    0.001288    0.088502 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.288502   clock uncertainty
                                  0.000000    0.288502   clock reconvergence pessimism
                                 -0.023366    0.265136   library hold time
                                              0.265136   data required time
---------------------------------------------------------------------------------------------
                                              0.265136   data required time
                                             -0.739254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474118   slack (MET)



