var dir_f521894f39dc095eff2f3c76c635f50c =
[
    [ "AxiI2cEeprom.vhd", "AxiI2cEeprom_8vhd.html", [
      [ "AxiI2cEeprom", "classAxiI2cEeprom.html", "classAxiI2cEeprom" ],
      [ "AxiI2cEeprom.mapping", "classAxiI2cEeprom_1_1mapping.html", "classAxiI2cEeprom_1_1mapping" ]
    ] ],
    [ "AxiI2cEepromCore.vhd", "AxiI2cEepromCore_8vhd.html", [
      [ "AxiI2cEepromCore", "classAxiI2cEepromCore.html", "classAxiI2cEepromCore" ]
    ] ],
    [ "AxiI2cMasterCore.vhd", "AxiI2cMasterCore_8vhd.html", [
      [ "AxiI2cMasterCore", "classAxiI2cMasterCore.html", "classAxiI2cMasterCore" ],
      [ "AxiI2cMasterCore.mapping", "classAxiI2cMasterCore_1_1mapping.html", "classAxiI2cMasterCore_1_1mapping" ]
    ] ],
    [ "AxiI2cMasterPkg.vhd", "AxiI2cMasterPkg_8vhd.html", [
      [ "AxiI2cMasterPkg", "classAxiI2cMasterPkg.html", "classAxiI2cMasterPkg" ]
    ] ],
    [ "AxiI2cRegMaster.vhd", "AxiI2cRegMaster_8vhd.html", [
      [ "AxiI2cRegMaster", "classAxiI2cRegMaster.html", "classAxiI2cRegMaster" ],
      [ "AxiI2cRegMaster.mapping", "classAxiI2cRegMaster_1_1mapping.html", "classAxiI2cRegMaster_1_1mapping" ]
    ] ],
    [ "i2c_master_bit_ctrl.vhd", "i2c__master__bit__ctrl_8vhd.html", [
      [ "i2c_master_bit_ctrl", "classi2c__master__bit__ctrl.html", "classi2c__master__bit__ctrl" ],
      [ "i2c_master_bit_ctrl.structural", "classi2c__master__bit__ctrl_1_1structural.html", "classi2c__master__bit__ctrl_1_1structural" ]
    ] ],
    [ "i2c_master_byte_ctrl.vhd", "i2c__master__byte__ctrl_8vhd.html", [
      [ "i2c_master_byte_ctrl", "classi2c__master__byte__ctrl.html", "classi2c__master__byte__ctrl" ],
      [ "i2c_master_byte_ctrl.structural", "classi2c__master__byte__ctrl_1_1structural.html", "classi2c__master__byte__ctrl_1_1structural" ]
    ] ],
    [ "I2cMaster.vhd", "I2cMaster_8vhd.html", [
      [ "I2cMaster", "classI2cMaster.html", "classI2cMaster" ]
    ] ],
    [ "I2cPkg.vhd", "I2cPkg_8vhd.html", [
      [ "I2cPkg", "classI2cPkg.html", "classI2cPkg" ],
      [ "I2cPkg", "class__I2cPkg.html", "class__I2cPkg" ]
    ] ],
    [ "I2cRegMaster.vhd", "I2cRegMaster_8vhd.html", [
      [ "I2cRegMaster", "classI2cRegMaster.html", "classI2cRegMaster" ]
    ] ],
    [ "I2cRegMasterAxiBridge.vhd", "I2cRegMasterAxiBridge_8vhd.html", [
      [ "I2cRegMasterAxiBridge", "classI2cRegMasterAxiBridge.html", "classI2cRegMasterAxiBridge" ]
    ] ],
    [ "I2cRegMasterMux.vhd", "I2cRegMasterMux_8vhd.html", [
      [ "I2cRegMasterMux", "classI2cRegMasterMux.html", "classI2cRegMasterMux" ]
    ] ],
    [ "I2cRegSlave.vhd", "I2cRegSlave_8vhd.html", [
      [ "I2cRegSlave", "classI2cRegSlave.html", "classI2cRegSlave" ]
    ] ],
    [ "I2cSlave.vhd", "I2cSlave_8vhd.html", [
      [ "I2cSlave", "classI2cSlave.html", "classI2cSlave" ]
    ] ]
];