17:42:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\temp_xsdb_launch_script.tcl
17:42:41 INFO  : Registering command handlers for Vitis TCF services
17:42:42 INFO  : Platform repository initialization has completed.
17:42:43 INFO  : XSCT server has started successfully.
17:42:43 INFO  : plnx-install-location is set to ''
17:42:45 INFO  : Successfully done setting XSCT server connection channel  
17:42:45 INFO  : Successfully done query RDI_DATADIR 
17:42:45 INFO  : Successfully done setting workspace for the tool. 
17:43:24 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
17:43:24 INFO  : Result from executing command 'getPlatforms': 
17:43:24 INFO  : Platform 'zynq_design_1_wrapper' is added to custom repositories.
17:43:33 INFO  : Platform 'zynq_design_1_wrapper' is added to custom repositories.
17:44:48 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
17:44:48 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
17:44:48 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
17:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
17:45:04 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
17:45:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:10 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
17:45:10 INFO  : 'jtag frequency' command is executed.
17:45:10 INFO  : Context for 'APU' is selected.
17:45:10 INFO  : System reset is completed.
17:45:13 INFO  : 'after 3000' command is executed.
17:45:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
17:45:16 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
17:45:16 INFO  : Context for 'APU' is selected.
17:45:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
17:45:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:16 INFO  : Context for 'APU' is selected.
17:45:16 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
17:45:16 INFO  : 'ps7_init' command is executed.
17:45:16 INFO  : 'ps7_post_config' command is executed.
17:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:16 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:16 INFO  : 'con' command is executed.
17:45:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:16 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
18:06:07 INFO  : Hardware specification for platform project 'zynq_design_1_wrapper' is updated.
18:06:12 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
18:06:12 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
18:06:12 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
18:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
18:06:23 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
18:06:29 INFO  : Disconnected from the channel tcfchan#2.
18:06:29 INFO  : The hardware specfication used by project 'yui' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:06:29 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream\zynq_design_1_wrapper.bit' stored in project is removed.
18:06:30 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream' in project 'yui'.
18:06:30 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:06:33 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit' in project 'yui'.
18:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:33 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
18:06:33 INFO  : 'jtag frequency' command is executed.
18:06:33 INFO  : Context for 'APU' is selected.
18:06:33 INFO  : System reset is completed.
18:06:36 INFO  : 'after 3000' command is executed.
18:06:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
18:06:39 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
18:06:39 INFO  : Context for 'APU' is selected.
18:06:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
18:06:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:39 INFO  : Context for 'APU' is selected.
18:06:39 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
18:06:39 INFO  : 'ps7_init' command is executed.
18:06:39 INFO  : 'ps7_post_config' command is executed.
18:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:39 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:39 INFO  : 'con' command is executed.
18:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:39 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
18:34:23 INFO  : Hardware specification for platform project 'zynq_design_1_wrapper' is updated.
18:34:30 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
18:34:30 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
18:34:30 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
18:34:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
18:34:48 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
18:34:51 INFO  : Disconnected from the channel tcfchan#4.
18:34:51 INFO  : The hardware specfication used by project 'yui' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:34:51 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream\zynq_design_1_wrapper.bit' stored in project is removed.
18:34:51 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream' in project 'yui'.
18:34:51 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:34:54 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit' in project 'yui'.
18:34:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:55 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
18:34:55 INFO  : 'jtag frequency' command is executed.
18:34:55 INFO  : Context for 'APU' is selected.
18:34:55 INFO  : System reset is completed.
18:34:58 INFO  : 'after 3000' command is executed.
18:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
18:35:04 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
18:35:05 INFO  : Context for 'APU' is selected.
18:35:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
18:35:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:05 INFO  : Context for 'APU' is selected.
18:35:05 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
18:35:05 INFO  : 'ps7_init' command is executed.
18:35:05 INFO  : 'ps7_post_config' command is executed.
18:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:05 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:05 INFO  : 'con' command is executed.
18:35:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:35:05 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
18:48:45 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
18:48:45 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
18:48:45 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
18:48:51 INFO  : Hardware specification for platform project 'zynq_design_1_wrapper' is updated.
18:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
18:49:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
18:49:07 INFO  : Disconnected from the channel tcfchan#6.
18:49:07 INFO  : The hardware specfication used by project 'yui' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:49:07 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream\zynq_design_1_wrapper.bit' stored in project is removed.
18:49:07 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream' in project 'yui'.
18:49:07 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:49:11 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit' in project 'yui'.
18:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:11 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
18:49:11 INFO  : 'jtag frequency' command is executed.
18:49:11 INFO  : Context for 'APU' is selected.
18:49:11 INFO  : System reset is completed.
18:49:14 INFO  : 'after 3000' command is executed.
18:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
18:49:21 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
18:49:21 INFO  : Context for 'APU' is selected.
18:49:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
18:49:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:21 INFO  : Context for 'APU' is selected.
18:49:21 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
18:49:21 INFO  : 'ps7_init' command is executed.
18:49:21 INFO  : 'ps7_post_config' command is executed.
18:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:21 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:21 INFO  : 'con' command is executed.
18:49:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:21 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
19:16:35 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
19:16:35 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
19:16:35 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
19:16:50 INFO  : Hardware specification for platform project 'zynq_design_1_wrapper' is updated.
19:16:54 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
19:16:54 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
19:16:54 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
19:17:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
19:17:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
19:17:13 INFO  : Disconnected from the channel tcfchan#8.
19:17:13 INFO  : The hardware specfication used by project 'yui' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:17:13 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream\zynq_design_1_wrapper.bit' stored in project is removed.
19:17:13 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream' in project 'yui'.
19:17:13 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:17:17 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit' in project 'yui'.
19:17:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:17 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
19:17:17 INFO  : 'jtag frequency' command is executed.
19:17:17 INFO  : Context for 'APU' is selected.
19:17:17 INFO  : System reset is completed.
19:17:20 INFO  : 'after 3000' command is executed.
19:17:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
19:17:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
19:17:27 INFO  : Context for 'APU' is selected.
19:17:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
19:17:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:27 INFO  : Context for 'APU' is selected.
19:17:27 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
19:17:28 INFO  : 'ps7_init' command is executed.
19:17:28 INFO  : 'ps7_post_config' command is executed.
19:17:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:28 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:28 INFO  : 'con' command is executed.
19:17:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:17:28 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
19:50:46 INFO  : Hardware specification for platform project 'zynq_design_1_wrapper' is updated.
19:50:51 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
19:50:51 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
19:50:51 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
19:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
19:51:06 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
19:51:09 INFO  : Disconnected from the channel tcfchan#11.
19:51:09 INFO  : The hardware specfication used by project 'yui' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:51:09 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream\zynq_design_1_wrapper.bit' stored in project is removed.
19:51:09 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream' in project 'yui'.
19:51:09 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:51:13 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit' in project 'yui'.
19:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:13 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
19:51:13 INFO  : 'jtag frequency' command is executed.
19:51:13 INFO  : Context for 'APU' is selected.
19:51:13 INFO  : System reset is completed.
19:51:16 INFO  : 'after 3000' command is executed.
19:51:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
19:51:23 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
19:51:23 INFO  : Context for 'APU' is selected.
19:51:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
19:51:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:23 INFO  : Context for 'APU' is selected.
19:51:23 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
19:51:23 INFO  : 'ps7_init' command is executed.
19:51:23 INFO  : 'ps7_post_config' command is executed.
19:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:24 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:24 INFO  : 'con' command is executed.
19:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:51:24 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
20:04:32 INFO  : Hardware specification for platform project 'zynq_design_1_wrapper' is updated.
20:04:36 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
20:04:36 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
20:04:36 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
20:04:51 INFO  : The hardware specfication used by project 'yui' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:04:51 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream\zynq_design_1_wrapper.bit' stored in project is removed.
20:04:51 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream' in project 'yui'.
20:04:51 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:04:55 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit' in project 'yui'.
20:04:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
20:05:02 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
20:05:06 INFO  : Disconnected from the channel tcfchan#13.
20:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:06 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
20:05:06 INFO  : 'jtag frequency' command is executed.
20:05:06 INFO  : Context for 'APU' is selected.
20:05:06 INFO  : System reset is completed.
20:05:09 INFO  : 'after 3000' command is executed.
20:05:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
20:05:16 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
20:05:16 INFO  : Context for 'APU' is selected.
20:05:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
20:05:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:16 INFO  : Context for 'APU' is selected.
20:05:16 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
20:05:16 INFO  : 'ps7_init' command is executed.
20:05:16 INFO  : 'ps7_post_config' command is executed.
20:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:16 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:16 INFO  : 'con' command is executed.
20:05:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:16 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
20:21:45 INFO  : Hardware specification for platform project 'zynq_design_1_wrapper' is updated.
20:21:50 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
20:21:50 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
20:21:50 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
20:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
20:22:07 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
20:22:12 INFO  : Disconnected from the channel tcfchan#15.
20:22:12 INFO  : The hardware specfication used by project 'yui' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:22:12 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream\zynq_design_1_wrapper.bit' stored in project is removed.
20:22:12 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream' in project 'yui'.
20:22:12 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:22:16 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit' in project 'yui'.
20:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:16 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
20:22:16 INFO  : 'jtag frequency' command is executed.
20:22:16 INFO  : Context for 'APU' is selected.
20:22:16 INFO  : System reset is completed.
20:22:19 INFO  : 'after 3000' command is executed.
20:22:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
20:22:26 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
20:22:26 INFO  : Context for 'APU' is selected.
20:22:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
20:22:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:26 INFO  : Context for 'APU' is selected.
20:22:26 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
20:22:26 INFO  : 'ps7_init' command is executed.
20:22:26 INFO  : 'ps7_post_config' command is executed.
20:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:27 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:27 INFO  : 'con' command is executed.
20:22:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:22:27 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
20:25:51 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
20:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
20:26:04 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
20:26:08 INFO  : Disconnected from the channel tcfchan#17.
20:26:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:08 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
20:26:08 INFO  : 'jtag frequency' command is executed.
20:26:08 INFO  : Context for 'APU' is selected.
20:26:08 INFO  : System reset is completed.
20:26:11 INFO  : 'after 3000' command is executed.
20:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
20:26:18 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
20:26:18 INFO  : Context for 'APU' is selected.
20:26:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
20:26:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:18 INFO  : Context for 'APU' is selected.
20:26:18 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
20:26:18 INFO  : 'ps7_init' command is executed.
20:26:18 INFO  : 'ps7_post_config' command is executed.
20:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:18 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:18 INFO  : 'con' command is executed.
20:26:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:26:18 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
21:09:21 INFO  : Hardware specification for platform project 'zynq_design_1_wrapper' is updated.
21:09:27 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
21:09:27 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
21:09:27 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
21:09:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
21:09:50 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
21:09:56 INFO  : Disconnected from the channel tcfchan#18.
21:09:56 INFO  : The hardware specfication used by project 'yui' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:09:56 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream\zynq_design_1_wrapper.bit' stored in project is removed.
21:09:56 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream' in project 'yui'.
21:09:56 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:09:59 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit' in project 'yui'.
21:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:00 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
21:10:00 INFO  : 'jtag frequency' command is executed.
21:10:00 INFO  : Context for 'APU' is selected.
21:10:00 INFO  : System reset is completed.
21:10:03 INFO  : 'after 3000' command is executed.
21:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
21:10:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
21:10:09 INFO  : Context for 'APU' is selected.
21:10:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
21:10:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:09 INFO  : Context for 'APU' is selected.
21:10:09 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
21:10:10 INFO  : 'ps7_init' command is executed.
21:10:10 INFO  : 'ps7_post_config' command is executed.
21:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:10 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:10 INFO  : 'con' command is executed.
21:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:10:10 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
21:33:29 INFO  : Hardware specification for platform project 'zynq_design_1_wrapper' is updated.
21:33:46 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
21:33:46 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
21:33:46 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
21:35:13 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
21:35:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
21:35:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
21:35:28 INFO  : Disconnected from the channel tcfchan#20.
21:35:28 INFO  : The hardware specfication used by project 'yui' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:35:28 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream\zynq_design_1_wrapper.bit' stored in project is removed.
21:35:29 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream' in project 'yui'.
21:35:29 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:35:32 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit' in project 'yui'.
21:35:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:32 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
21:35:32 INFO  : 'jtag frequency' command is executed.
21:35:32 INFO  : Context for 'APU' is selected.
21:35:32 INFO  : System reset is completed.
21:35:35 INFO  : 'after 3000' command is executed.
21:35:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
21:35:42 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
21:35:42 INFO  : Context for 'APU' is selected.
21:35:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
21:35:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:42 INFO  : Context for 'APU' is selected.
21:35:42 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
21:35:43 INFO  : 'ps7_init' command is executed.
21:35:43 INFO  : 'ps7_post_config' command is executed.
21:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:43 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:43 INFO  : 'con' command is executed.
21:35:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:43 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
22:18:49 ERROR : Failed to read platform from project 'yui_system'.
Reason: Failed to execute command 'platform read {C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui_system/platform.spr}'. Click on details for more information.
22:20:31 ERROR : Failed to read platform from project 'yui_system'.
Reason: Failed to execute command 'platform read {C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui_system/platform.spr}'. Click on details for more information.
22:20:45 INFO  : Disconnected from the channel tcfchan#22.
22:21:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\temp_xsdb_launch_script.tcl
22:21:21 INFO  : XSCT server has started successfully.
22:21:21 INFO  : Successfully done setting XSCT server connection channel  
22:21:21 INFO  : plnx-install-location is set to ''
22:21:21 INFO  : Successfully done setting workspace for the tool. 
22:21:24 INFO  : Platform repository initialization has completed.
22:21:24 INFO  : Registering command handlers for Vitis TCF services
22:21:27 INFO  : Successfully done query RDI_DATADIR 
22:21:48 INFO  : Hardware specification for platform project 'zynq_design_1_wrapper' is updated.
22:21:55 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
22:21:55 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
22:21:55 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
22:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
22:22:13 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
22:22:34 INFO  : The hardware specfication used by project 'yui' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:22:34 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream\zynq_design_1_wrapper.bit' stored in project is removed.
22:22:34 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream' in project 'yui'.
22:22:34 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:22:38 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit' in project 'yui'.
22:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:38 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
22:22:38 INFO  : 'jtag frequency' command is executed.
22:22:38 INFO  : Context for 'APU' is selected.
22:22:38 INFO  : System reset is completed.
22:22:41 INFO  : 'after 3000' command is executed.
22:22:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
22:22:48 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
22:22:48 INFO  : Context for 'APU' is selected.
22:22:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
22:22:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:48 INFO  : Context for 'APU' is selected.
22:22:48 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
22:22:48 INFO  : 'ps7_init' command is executed.
22:22:48 INFO  : 'ps7_post_config' command is executed.
22:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:49 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:49 INFO  : 'con' command is executed.
22:22:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:22:49 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
22:46:21 INFO  : Hardware specification for platform project 'zynq_design_1_wrapper' is updated.
22:46:28 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
22:46:28 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
22:46:28 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
22:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
22:46:42 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
22:46:44 INFO  : Disconnected from the channel tcfchan#2.
22:46:45 INFO  : The hardware specfication used by project 'yui' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:46:45 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream\zynq_design_1_wrapper.bit' stored in project is removed.
22:46:45 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream' in project 'yui'.
22:46:45 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:46:48 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit' in project 'yui'.
22:46:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:48 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
22:46:48 INFO  : 'jtag frequency' command is executed.
22:46:48 INFO  : Context for 'APU' is selected.
22:46:49 INFO  : System reset is completed.
22:46:52 INFO  : 'after 3000' command is executed.
22:46:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
22:46:58 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
22:46:58 INFO  : Context for 'APU' is selected.
22:46:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
22:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:58 INFO  : Context for 'APU' is selected.
22:46:58 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
22:46:59 INFO  : 'ps7_init' command is executed.
22:46:59 INFO  : 'ps7_post_config' command is executed.
22:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:59 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:59 INFO  : 'con' command is executed.
22:46:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:46:59 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
22:47:52 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
22:48:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
22:48:07 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
22:48:15 INFO  : Disconnected from the channel tcfchan#4.
22:48:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:15 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
22:48:15 INFO  : 'jtag frequency' command is executed.
22:48:15 INFO  : Context for 'APU' is selected.
22:48:15 INFO  : System reset is completed.
22:48:18 INFO  : 'after 3000' command is executed.
22:48:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
22:48:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
22:48:25 INFO  : Context for 'APU' is selected.
22:48:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
22:48:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:25 INFO  : Context for 'APU' is selected.
22:48:25 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
22:48:25 INFO  : 'ps7_init' command is executed.
22:48:25 INFO  : 'ps7_post_config' command is executed.
22:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:26 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:26 INFO  : 'con' command is executed.
22:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:48:26 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
22:53:29 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
22:53:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
22:53:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
22:53:45 INFO  : Disconnected from the channel tcfchan#5.
22:53:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:45 INFO  : Jtag cable 'Digilent Zed 210248B18B23' is selected.
22:53:45 INFO  : 'jtag frequency' command is executed.
22:53:45 INFO  : Context for 'APU' is selected.
22:53:45 INFO  : System reset is completed.
22:53:48 INFO  : 'after 3000' command is executed.
22:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}' command is executed.
22:53:55 INFO  : FPGA configured successfully with bitstream "C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit"
22:53:55 INFO  : Context for 'APU' is selected.
22:53:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa'.
22:53:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:55 INFO  : Context for 'APU' is selected.
22:53:55 INFO  : Sourcing of 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl' is done.
22:53:55 INFO  : 'ps7_init' command is executed.
22:53:55 INFO  : 'ps7_post_config' command is executed.
22:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:55 INFO  : The application 'C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18B23" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18B23-23727093-0"}
fpga -file C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/bitstream/zynq_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/hw/zynq_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/yui/Debug/yui.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:56 INFO  : 'con' command is executed.
22:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:53:56 INFO  : Launch script is exported to file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_yui_system_standalone.tcl'
23:44:14 INFO  : Hardware specification for platform project 'zynq_design_1_wrapper' is updated.
23:44:21 INFO  : Result from executing command 'getProjects': zynq_design_1_wrapper
23:44:21 INFO  : Result from executing command 'getPlatforms': zynq_design_1_wrapper|C:/Users/Jaxie963/test/cpre488/Labs/MP-0/workspace/zynq_design_1_wrapper/export/zynq_design_1_wrapper/zynq_design_1_wrapper.xpfm
23:44:21 INFO  : Checking for BSP changes to sync application flags for project 'yui'...
23:44:35 INFO  : Disconnected from the channel tcfchan#6.
23:44:35 INFO  : The hardware specfication used by project 'yui' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:44:35 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream\zynq_design_1_wrapper.bit' stored in project is removed.
23:44:35 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\bitstream' in project 'yui'.
23:44:35 INFO  : The file 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:44:39 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\Jaxie963\test\cpre488\Labs\MP-0\workspace\yui\_ide\psinit' in project 'yui'.
