//---------------------------------------------------------------------------
// 
//                  	 STMicroelectronics NOIDA
// 
//                       	  LIBRARY GROUP
// 
//---------------------------------------------------------------------------
// 
//---------------------------------------------------------------------------
// 
// VERILOG_LD for the CMOS028_FDSOI library C28SOI_IO_ANAF_ANA_EG_6U1X2U2X2T8XLB
//              			(release d2.0beta1a)
// 
//
//---------------------------------------------------------------------------
// 
// Date          : Feb 2013
// 
// Copyright     : STMicroelectronics N.V. 1998-2006
//                 All rights reserved. Reproduction
//                 in whole or part is prohibited
//                 without the written consent of the
//                 copyright holder.
// 
// Address      : STMicroelectronics
//
//---------------------------------------------------------------------------
// STMicroelectronics RESERVES THE RIGHTS TO MAKE CHANGES WITHOUT 
// NOTICE AT ANY TIME. STMicroelectronics MAKES NO WARRANTY,
// EXPRESSED, IMPLIED OR STATUTARY, INCLUDING BUT NOT LIMITED TO ANY IMPLIED
// WARRANTY OR MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE,
// OR THAT THE USE WILL NOT INFRINGE ANY THIRD PARTY PATENT,
// COPYRIGHT OR TRADEMARK. STMicroelectronics SHALL NOT BE LIABLE 
// FOR ANY LOSS OR DAMAGE ARISING FROM THE USE OF ITS LIBRARIES OR
// SOFTWARE.
//---------------------------------------------------------------------------
// Verilog model view for ESDSUB_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell ESDSUB_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module ESDSUB_ANA_FC_LIN ();




endmodule // ESDSUB_ANA_FC_LIN

`endcelldefine


// Verilog model view for FILLCELL_ESD_1V0_40UM_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell FILLCELL_ESD_1V0_40UM_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_ESD_1V0_40UM_ANA_FC_LIN ();




endmodule // FILLCELL_ESD_1V0_40UM_ANA_FC_LIN

`endcelldefine


// Verilog model view for FILLCELL_ESD_1V8_40UM_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell FILLCELL_ESD_1V8_40UM_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_ESD_1V8_40UM_ANA_FC_LIN ();




endmodule // FILLCELL_ESD_1V8_40UM_ANA_FC_LIN

`endcelldefine


// Verilog model view for FILLCELL_ESD_3V3_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell FILLCELL_ESD_3V3_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCELL_ESD_3V3_ANA_FC_LIN ();




endmodule // FILLCELL_ESD_3V3_ANA_FC_LIN

`endcelldefine


// Verilog model view for FILLCUTCELL_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell FILLCUTCELL_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCUTCELL_ANA_FC_LIN ();




endmodule // FILLCUTCELL_ANA_FC_LIN

`endcelldefine


// Verilog model view for FILLCUTCELL_ANA_TO_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell FILLCUTCELL_ANA_TO_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCUTCELL_ANA_TO_SF_FC_LIN ();




endmodule // FILLCUTCELL_ANA_TO_SF_FC_LIN

`endcelldefine


// Verilog model view for FILLCUTCELL_BTB_ANA_TO_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell FILLCUTCELL_BTB_ANA_TO_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module FILLCUTCELL_BTB_ANA_TO_SF_FC_LIN ();




endmodule // FILLCUTCELL_BTB_ANA_TO_SF_FC_LIN

`endcelldefine


// Verilog model view for GNDCORE_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell GNDCORE_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDCORE_ANA_FC_LIN ();




endmodule // GNDCORE_ANA_FC_LIN

`endcelldefine


// Verilog model view for GNDE_ESD_1V0_40UM_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell GNDE_ESD_1V0_40UM_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDE_ESD_1V0_40UM_ANA_FC_LIN ();




endmodule // GNDE_ESD_1V0_40UM_ANA_FC_LIN

`endcelldefine


// Verilog model view for GNDE_ESD_1V8_40UM_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell GNDE_ESD_1V8_40UM_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDE_ESD_1V8_40UM_ANA_FC_LIN ();




endmodule // GNDE_ESD_1V8_40UM_ANA_FC_LIN

`endcelldefine


// Verilog model view for GNDE_ESD_3V3_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell GNDE_ESD_3V3_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDE_ESD_3V3_ANA_FC_LIN ();




endmodule // GNDE_ESD_3V3_ANA_FC_LIN

`endcelldefine


// Verilog model view for GNDE_NOESD_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell GNDE_NOESD_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDE_NOESD_ANA_FC_LIN ();




endmodule // GNDE_NOESD_ANA_FC_LIN

`endcelldefine


// Verilog model view for IO_20UM_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell IO_20UM_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module IO_20UM_ANA_FC_LIN (IOPAD, IO, RES);

	inout IOPAD;
	inout IO;
	inout RES;

/*****************************************************

NOTE: Default modeling reflects bidirectional behavior of the cell and is compatible in verilog environment
      To run the mixed simulation with VHDL the user needs to use the compiler directive ana_mixvhdl. 
      In this case the cell is modeled unidirectional and the direction can be controlled by switches as per need. .
 	To pass the signal from PAD to CORE -> parameter pad_to_core should be high and other should be low
 	To Pass the Signal from CORE1 to PAD -> parameter core1_to_pad should be high and other should be low
 	To Pass the Signal from CORE2 to PAD -> parameter core2_to_pad should be high and other should be low
 
 User can also select the path by testbnch using internal signals (control1, control2, control3) 
		

******************************************************/

`ifdef ana_mixvhdl

parameter pad_to_core = 1'b1;
parameter core1_to_pad = 1'b0;
parameter core2_to_pad = 1'b0;


reg control1 ; 
reg control2 ;
reg control3 ;

initial
begin 
control1 = pad_to_core;
control2 = core1_to_pad;
control3 = core2_to_pad;
end


nmos U4 (RES, IO, control3);
nmos U5 (IOPAD, IO, control3);
nmos U6 (IO, RES, control2);
nmos U7 (IOPAD, RES, control2);
nmos U8 (RES, IOPAD, control1);
nmos U9 (IO, IOPAD, control1);

`else 
   tran U1 (IOPAD, IO) ;
   tran U2 (IOPAD, RES) ;

`endif  


endmodule // IO_20UM_ANA_FC_LIN

`endcelldefine


// Verilog model view for IO_20UM_UHF_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell IO_20UM_UHF_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module IO_20UM_UHF_ANA_FC_LIN (IOPAD, IO, RES);

	inout IOPAD;
	inout IO;
	inout RES;

/*****************************************************

NOTE: Default modeling reflects bidirectional behavior of the cell and is compatible in verilog environment
      To run the mixed simulation with VHDL the user needs to use the compiler directive ana_mixvhdl. 
      In this case the cell is modeled unidirectional and the direction can be controlled by switches as per need. .
 	To pass the signal from PAD to CORE -> parameter pad_to_core should be high and other should be low
 	To Pass the Signal from CORE1 to PAD -> parameter core1_to_pad should be high and other should be low
 	To Pass the Signal from CORE2 to PAD -> parameter core2_to_pad should be high and other should be low
 
 User can also select the path by testbnch using internal signals (control1, control2, control3) 
		

******************************************************/

`ifdef ana_mixvhdl

parameter pad_to_core = 1'b1;
parameter core1_to_pad = 1'b0;
parameter core2_to_pad = 1'b0;


reg control1 ; 
reg control2 ;
reg control3 ;

initial
begin 
control1 = pad_to_core;
control2 = core1_to_pad;
control3 = core2_to_pad;
end


nmos U4 (RES, IO, control3);
nmos U5 (IOPAD, IO, control3);
nmos U6 (IO, RES, control2);
nmos U7 (IOPAD, RES, control2);
nmos U8 (RES, IOPAD, control1);
nmos U9 (IO, IOPAD, control1);

`else 
   tran U1 (IOPAD, IO) ;
   tran U2 (IOPAD, RES) ;

`endif  


endmodule // IO_20UM_UHF_ANA_FC_LIN

`endcelldefine


// Verilog model view for IO_UHF_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell IO_UHF_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module IO_UHF_ANA_FC_LIN (IOPAD, IO, RES);

	inout IOPAD;
	inout IO;
	inout RES;

/*****************************************************

NOTE: Default modeling reflects bidirectional behavior of the cell and is compatible in verilog environment
      To run the mixed simulation with VHDL the user needs to use the compiler directive ana_mixvhdl. 
      In this case the cell is modeled unidirectional and the direction can be controlled by switches as per need. .
 	To pass the signal from PAD to CORE -> parameter pad_to_core should be high and other should be low
 	To Pass the Signal from CORE1 to PAD -> parameter core1_to_pad should be high and other should be low
 	To Pass the Signal from CORE2 to PAD -> parameter core2_to_pad should be high and other should be low
 
 User can also select the path by testbnch using internal signals (control1, control2, control3) 
		

******************************************************/

`ifdef ana_mixvhdl

parameter pad_to_core = 1'b1;
parameter core1_to_pad = 1'b0;
parameter core2_to_pad = 1'b0;


reg control1 ; 
reg control2 ;
reg control3 ;

initial
begin 
control1 = pad_to_core;
control2 = core1_to_pad;
control3 = core2_to_pad;
end


nmos U4 (RES, IO, control3);
nmos U5 (IOPAD, IO, control3);
nmos U6 (IO, RES, control2);
nmos U7 (IOPAD, RES, control2);
nmos U8 (RES, IOPAD, control1);
nmos U9 (IO, IOPAD, control1);

`else 
   tran U1 (IOPAD, IO) ;
   tran U2 (IOPAD, RES) ;

`endif  


endmodule // IO_UHF_ANA_FC_LIN

`endcelldefine


// Verilog model view for VDDCORE_1V0_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell VDDCORE_1V0_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_1V0_ANA_FC_LIN ();




endmodule // VDDCORE_1V0_ANA_FC_LIN

`endcelldefine


// Verilog model view for VDDCORE_1V8_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell VDDCORE_1V8_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_1V8_ANA_FC_LIN ();




endmodule // VDDCORE_1V8_ANA_FC_LIN

`endcelldefine


// Verilog model view for VDDCORE_3V3_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell VDDCORE_3V3_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_3V3_ANA_FC_LIN ();




endmodule // VDDCORE_3V3_ANA_FC_LIN

`endcelldefine


// Verilog model view for VDDE_ESD_1V0_40UM_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell VDDE_ESD_1V0_40UM_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDE_ESD_1V0_40UM_ANA_FC_LIN ();




endmodule // VDDE_ESD_1V0_40UM_ANA_FC_LIN

`endcelldefine


// Verilog model view for VDDE_ESD_1V8_40UM_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell VDDE_ESD_1V8_40UM_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDE_ESD_1V8_40UM_ANA_FC_LIN ();




endmodule // VDDE_ESD_1V8_40UM_ANA_FC_LIN

`endcelldefine


// Verilog model view for VDDE_ESD_3V3_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell VDDE_ESD_3V3_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDE_ESD_3V3_ANA_FC_LIN ();




endmodule // VDDE_ESD_3V3_ANA_FC_LIN

`endcelldefine


// Verilog model view for VDDE_NOESD_ANA_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 04-Feb-2013
// Cell VDDE_NOESD_ANA_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDE_NOESD_ANA_FC_LIN ();




endmodule // VDDE_NOESD_ANA_FC_LIN

`endcelldefine


