<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>CPLD.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c64a.chp</devFile><mfdFile>CPLD.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 5- 8-2018" design="CPLD" device="XC2C64A" eqnType="1" pkg="VQ100" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time="  1:57PM" version="1.0"/><inputs id="DIR"/><inputs id="INT_1V8"/><inputs id="SCL_PI"/><inputs id="SDA_1V8PIN_SPECSIG"/><inputs id="SDA_PIPIN_SPECSIG"/><pin id="FB1_MC1_PIN13" iostd="LVCMOS18" iostyle="KPR" pinnum="13" signal="INT_1V8" use="I"/><pin id="FB1_MC2_PIN12" iostd="LVCMOS18" iostyle="KPR" pinnum="12" signal="SDA_1V8" use="IO_SPECSIG"/><pin id="FB1_MC3_PIN11" iostd="LVCMOS18" pinnum="11" signal="SCL_1V8" use="O"/><pin id="FB1_MC4_PIN10" pinnum="10"/><pin id="FB1_MC5_PIN9" pinnum="9"/><pin id="FB1_MC6_PIN8" pinnum="8"/><pin id="FB1_MC7_PIN7" iostd="LVCMOS18" pinnum="7" signal="LEDs6_SPECSIG" use="O"/><pin id="FB1_MC8_PIN6" iostd="LVCMOS18" pinnum="6" signal="LEDs5_SPECSIG" use="O"/><pin id="FB1_MC9_PIN4" iostd="LVCMOS18" pinnum="4" signal="LEDs4_SPECSIG" use="O"/><pin id="FB1_MC10_PIN3" iostd="LVCMOS18" pinnum="3" signal="LEDs3_SPECSIG" use="O"/><pin id="FB1_MC11_PIN2" iostd="LVCMOS18" pinnum="2" signal="LEDs2_SPECSIG" use="O"/><pin id="FB1_MC12_PIN1" iostd="LVCMOS18" pinnum="1" signal="LEDs1_SPECSIG" use="O"/><pin id="FB1_MC13_PIN99" pinnum="99"/><pin id="FB1_MC14_PIN97" pinnum="97"/><pin id="FB1_MC15_PIN94" pinnum="94"/><pin id="FB1_MC16_PIN92" pinnum="92"/><pin id="FB2_MC1_PIN14" pinnum="14"/><pin id="FB2_MC2_PIN15" iostd="LVCMOS33" iostyle="KPR" pinnum="15" signal="SCL_PI" use="I"/><pin id="FB2_MC3_PIN16" iostd="LVCMOS33" iostyle="KPR" pinnum="16" signal="SDA_PI" use="IO_SPECSIG"/><pin id="FB2_MC4_PIN17" iostd="LVCMOS33" pinnum="17" signal="INT_PI" use="O"/><pin id="FB2_MC5_PIN18" iostd="LVCMOS33" iostyle="KPR" pinnum="18" signal="DIR" use="I"/><pin id="FB2_MC6_PIN19" pinnum="19"/><pin id="FB2_MC7_PIN22" pinnum="22"/><pin id="FB2_MC8_PIN23" pinnum="23"/><pin id="FB2_MC9_PIN24" pinnum="24"/><pin id="FB2_MC10_PIN27" pinnum="27"/><pin id="FB2_MC11_PIN28" pinnum="28"/><pin id="FB2_MC12_PIN29" pinnum="29"/><pin id="FB2_MC13_PIN30" pinnum="30"/><pin id="FB2_MC14_PIN32" pinnum="32"/><pin id="FB2_MC15_PIN33" pinnum="33"/><pin id="FB2_MC16_PIN34" pinnum="34"/><pin id="FB3_MC1_PIN91" pinnum="91"/><pin id="FB3_MC2_PIN90" pinnum="90"/><pin id="FB3_MC3_PIN89" pinnum="89"/><pin id="FB3_MC4_PIN81" pinnum="81"/><pin id="FB3_MC5_PIN79" pinnum="79"/><pin id="FB3_MC6_PIN78" pinnum="78"/><pin id="FB3_MC7_PIN77" pinnum="77"/><pin id="FB3_MC8_PIN76" pinnum="76"/><pin id="FB3_MC9_PIN74" pinnum="74"/><pin id="FB3_MC10_PIN72" pinnum="72"/><pin id="FB3_MC11_PIN71" pinnum="71"/><pin id="FB3_MC12_PIN70" pinnum="70"/><pin id="FB3_MC13_PIN68" pinnum="68"/><pin id="FB3_MC14_PIN67" pinnum="67"/><pin id="FB3_MC15_PIN64" pinnum="64"/><pin id="FB3_MC16_PIN61" pinnum="61"/><pin id="FB4_MC1_PIN35" pinnum="35"/><pin id="FB4_MC2_PIN36" pinnum="36"/><pin id="FB4_MC3_PIN37" pinnum="37"/><pin id="FB4_MC4_PIN39" pinnum="39"/><pin id="FB4_MC5_PIN40" pinnum="40"/><pin id="FB4_MC6_PIN41" pinnum="41"/><pin id="FB4_MC7_PIN42" pinnum="42"/><pin id="FB4_MC8_PIN43" pinnum="43"/><pin id="FB4_MC9_PIN49" pinnum="49"/><pin id="FB4_MC10_PIN50" pinnum="50"/><pin id="FB4_MC11_PIN52" pinnum="52"/><pin id="FB4_MC12_PIN53" pinnum="53"/><pin id="FB4_MC13_PIN55" pinnum="55"/><pin id="FB4_MC14_PIN56" pinnum="56"/><pin id="FB4_MC15_PIN58" pinnum="58"/><pin id="FB4_MC16_PIN60" pinnum="60"/><pin id="FB_PIN5" pinnum="5" use="VCCAUX"/><pin id="FB_PIN26" pinnum="26" use="VCC"/><pin id="FB_PIN38" pinnum="38" use="VCCIO-3.3"/><pin id="FB_PIN51" pinnum="51" use="VCCIO-3.3"/><pin id="FB_PIN57" pinnum="57" use="VCC"/><pin id="FB_PIN88" pinnum="88" use="VCCIO-1.8"/><pin id="FB_PIN98" pinnum="98" use="VCCIO-1.8"/><fblock id="FB1" pinUse="9"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN13"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN12" sigUse="2" signal="SDA_1V8"><eq_pterm ptindx="FB1_13"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN11" sigUse="1" signal="SCL_1V8"><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN10"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN9"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN8"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN7" sigUse="1" signal="LEDs6_SPECSIG"><eq_pterm ptindx="FB1_28"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN6" sigUse="1" signal="LEDs5_SPECSIG"><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN4" sigUse="1" signal="LEDs4_SPECSIG"><eq_pterm ptindx="FB1_13"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN3" sigUse="1" signal="LEDs3_SPECSIG"><eq_pterm ptindx="FB1_37"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN2" sigUse="1" signal="LEDs2_SPECSIG"><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN1" sigUse="1" signal="LEDs1_SPECSIG"><eq_pterm ptindx="FB1_43"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN99"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN97"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN94"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN92"/><fbinput id="FB1_I1" signal="DIR"/><fbinput id="FB1_I2" signal="INT_1V8"/><fbinput id="FB1_I3" signal="SCL_PI"/><fbinput fbk="PIN" id="FB1_I4" signal="SDA_1V8PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I5" signal="SDA_PIPIN_SPECSIG"/><PAL><pterm id="FB1_7"><signal id="DIR" negated="ON"/></pterm><pterm id="FB1_13"><signal id="SDA_PIPIN_SPECSIG"/></pterm><pterm id="FB1_16"><signal id="SCL_PI"/></pterm><pterm id="FB1_28"><signal id="INT_1V8"/></pterm><pterm id="FB1_31"><signal id="SCL_PI"/></pterm><pterm id="FB1_34"><signal id="SDA_PIPIN_SPECSIG"/></pterm><pterm id="FB1_37"><signal id="SDA_1V8PIN_SPECSIG"/></pterm><pterm id="FB1_40"><signal id="SCL_PI"/></pterm><pterm id="FB1_43"><signal id="DIR"/></pterm></PAL><bct id="FB1_bct7" use="CTE"><eq_pterm ptindx="FB1_7"/></bct><equation id="SDA_1V8"><d1><eq_pterm ptindx="FB1_13"/></d1><oe><eq_pterm ptindx="FB1_7"/></oe></equation><equation id="SCL_1V8"><d1><eq_pterm ptindx="FB1_16"/></d1></equation><equation id="LEDs6_SPECSIG"><d1><eq_pterm ptindx="FB1_28"/></d1></equation><equation id="LEDs5_SPECSIG"><d1><eq_pterm ptindx="FB1_16"/></d1></equation><equation id="LEDs4_SPECSIG"><d1><eq_pterm ptindx="FB1_13"/></d1></equation><equation id="LEDs3_SPECSIG"><d1><eq_pterm ptindx="FB1_37"/></d1></equation><equation id="LEDs2_SPECSIG"><d1><eq_pterm ptindx="FB1_16"/></d1></equation><equation id="LEDs1_SPECSIG"><d1><eq_pterm ptindx="FB1_43"/></d1></equation></fblock><fblock id="FB2" pinUse="4"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN14"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN15"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN16" sigUse="2" signal="SDA_PI"><eq_pterm ptindx="FB2_16"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN17" sigUse="1" signal="INT_PI"><eq_pterm ptindx="FB2_19"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN18"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN19"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN22"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN23"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN24"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN27"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN28"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN29"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN30"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN32"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN33"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN34"/><fbinput id="FB2_I1" signal="DIR"/><fbinput id="FB2_I2" signal="INT_1V8"/><fbinput fbk="PIN" id="FB2_I3" signal="SDA_1V8PIN_SPECSIG"/><PAL><pterm id="FB2_7"><signal id="DIR"/></pterm><pterm id="FB2_16"><signal id="SDA_1V8PIN_SPECSIG"/></pterm><pterm id="FB2_19"><signal id="INT_1V8"/></pterm></PAL><bct id="FB2_bct7" use="CTE"><eq_pterm ptindx="FB2_7"/></bct><equation id="SDA_PI"><d1><eq_pterm ptindx="FB2_16"/></d1><oe><eq_pterm ptindx="FB2_7"/></oe></equation><equation id="INT_PI"><d1><eq_pterm ptindx="FB2_19"/></d1></equation></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN91"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN90"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN89"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN81"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN79"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN78"/><macrocell id="FB3_MC7" pin="FB3_MC7_PIN77"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN76"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN74"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN72"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN71"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN70"/><macrocell id="FB3_MC13" pin="FB3_MC13_PIN68"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN67"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN64"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN61"/><PAL/></fblock><fblock id="FB4" pinUse="0"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN35"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN36"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN37"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN39"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN40"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN41"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN42"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN43"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN49"/><macrocell id="FB4_MC10" pin="FB4_MC10_PIN50"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN52"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN53"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN55"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN56"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN58"/><macrocell id="FB4_MC16" pin="FB4_MC16_PIN60"/><PAL/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'CPLD.ise'.</warning><warning>Cpld:936 - The output buffer 'LEDs&lt;8&gt;_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'LEDs&lt;7&gt;_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:1007 - Removing unused input(s) 'SW&lt;0&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'SW&lt;1&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'SW&lt;2&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c64a-7-VQ100" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="SDA_1V8PIN_SPECSIG" value="SDA_1V8.PIN"/><specSig signal="SDA_PIPIN_SPECSIG" value="SDA_PI.PIN"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="LEDs6_SPECSIG" value="LEDs&lt;6&gt;"/><specSig signal="LEDs5_SPECSIG" value="LEDs&lt;5&gt;"/><specSig signal="LEDs4_SPECSIG" value="LEDs&lt;4&gt;"/><specSig signal="LEDs3_SPECSIG" value="LEDs&lt;3&gt;"/><specSig signal="LEDs2_SPECSIG" value="LEDs&lt;2&gt;"/><specSig signal="LEDs1_SPECSIG" value="LEDs&lt;1&gt;"/></document>
