$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module four_state_simple_testbench $end
  $scope module DUT $end
   $var wire 4 # signal_a [3:0] $end
   $var wire 4 $ signal_b [3:0] $end
   $var wire 4 % result [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1010 #
b0110 $
b0000 %
#1
b0010 %
#13
b1110 %
#24
b1110 $
#25
b0100 %
#36
b1110 #
#37
b0001 %
#60
