{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699811382390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699811382396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 18:49:42 2023 " "Processing started: Sun Nov 12 18:49:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699811382396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811382396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traitement_compas -c traitement_compas " "Command: quartus_map --read_settings_files=on --write_settings_files=off traitement_compas -c traitement_compas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811382396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699811382926 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1699811382926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_front.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detect_front.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detect_front-bhv " "Found design unit 1: detect_front-bhv" {  } { { "detect_front.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/detect_front.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391323 ""} { "Info" "ISGN_ENTITY_NAME" "1 detect_front " "Found entity 1: detect_front" {  } { { "detect_front.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/detect_front.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811391323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_1Hz-bhv " "Found design unit 1: div_1Hz-bhv" {  } { { "div_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1Hz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391325 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_1Hz " "Found entity 1: div_1Hz" {  } { { "div_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1Hz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811391325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_10khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_10khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_10kHz-bhv " "Found design unit 1: div_10kHz-bhv" {  } { { "div_10kHz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_10kHz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391327 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_10kHz " "Found entity 1: div_10kHz" {  } { { "div_10kHz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_10kHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811391327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fct_compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fct_compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fct_compas-bhv " "Found design unit 1: fct_compas-bhv" {  } { { "fct_compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/fct_compas.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391329 ""} { "Info" "ISGN_ENTITY_NAME" "1 fct_compas " "Found entity 1: fct_compas" {  } { { "fct_compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/fct_compas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811391329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_cmpt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_cmpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_cmpt-bhv " "Found design unit 1: signal_cmpt-bhv" {  } { { "signal_cmpt.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/signal_cmpt.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391331 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_cmpt " "Found entity 1: signal_cmpt" {  } { { "signal_cmpt.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/signal_cmpt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811391331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traitement_compas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file traitement_compas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 traitement_compas " "Found entity 1: traitement_compas" {  } { { "traitement_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/traitement_compas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811391332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_1khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_1khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_1kHz-bhv " "Found design unit 1: div_1kHz-bhv" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1khz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391335 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_1kHz " "Found entity 1: div_1kHz" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1khz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811391335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811391335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traitement_compas " "Elaborating entity \"traitement_compas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699811391378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fct_compas fct_compas:inst " "Elaborating entity \"fct_compas\" for hierarchy \"fct_compas:inst\"" {  } { { "traitement_compas.bdf" "inst" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/traitement_compas.bdf" { { -112 488 768 0 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699811391384 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "continu fct_compas.vhd(18) " "VHDL Process Statement warning at fct_compas.vhd(18): signal \"continu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/fct_compas.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699811391385 "|traitement_compas|fct_compas:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop fct_compas.vhd(21) " "VHDL Process Statement warning at fct_compas.vhd(21): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/fct_compas.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699811391385 "|traitement_compas|fct_compas:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_1Hz div_1Hz:inst3 " "Elaborating entity \"div_1Hz\" for hierarchy \"div_1Hz:inst3\"" {  } { { "traitement_compas.bdf" "inst3" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/traitement_compas.bdf" { { 112 56 224 192 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699811391389 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count div_1Hz.vhd(25) " "VHDL Process Statement warning at div_1Hz.vhd(25): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1Hz.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699811391390 "|traitement_compas|div_1Hz:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_1Hz.vhd(26) " "VHDL Process Statement warning at div_1Hz.vhd(26): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1Hz.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699811391390 "|traitement_compas|div_1Hz:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_1Hz.vhd(29) " "VHDL Process Statement warning at div_1Hz.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1Hz.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699811391390 "|traitement_compas|div_1Hz:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp div_1Hz.vhd(17) " "VHDL Process Statement warning at div_1Hz.vhd(17): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "div_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1Hz.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699811391390 "|traitement_compas|div_1Hz:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp div_1Hz.vhd(17) " "Inferred latch for \"tmp\" at div_1Hz.vhd(17)" {  } { { "div_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1Hz.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811391391 "|traitement_compas|div_1Hz:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_front detect_front:inst1 " "Elaborating entity \"detect_front\" for hierarchy \"detect_front:inst1\"" {  } { { "traitement_compas.bdf" "inst1" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/traitement_compas.bdf" { { 368 56 336 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699811391396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_cmpt signal_cmpt:inst6 " "Elaborating entity \"signal_cmpt\" for hierarchy \"signal_cmpt:inst6\"" {  } { { "traitement_compas.bdf" "inst6" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/traitement_compas.bdf" { { 208 48 296 288 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699811391402 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_pwm_compas signal_cmpt.vhd(14) " "VHDL Process Statement warning at signal_cmpt.vhd(14): signal \"in_pwm_compas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "signal_cmpt.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/signal_cmpt.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699811391403 "|traitement_compas|signal_cmpt:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_1kHz div_1kHz:inst5 " "Elaborating entity \"div_1kHz\" for hierarchy \"div_1kHz:inst5\"" {  } { { "traitement_compas.bdf" "inst5" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/traitement_compas.bdf" { { -16 64 232 64 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699811391407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count div_1khz.vhd(25) " "VHDL Process Statement warning at div_1khz.vhd(25): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1khz.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699811391407 "|traitement_compas|div_1kHz:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_1khz.vhd(26) " "VHDL Process Statement warning at div_1khz.vhd(26): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1khz.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699811391407 "|traitement_compas|div_1kHz:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div_1khz.vhd(29) " "VHDL Process Statement warning at div_1khz.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1khz.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699811391408 "|traitement_compas|div_1kHz:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp div_1khz.vhd(17) " "VHDL Process Statement warning at div_1khz.vhd(17): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1khz.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699811391408 "|traitement_compas|div_1kHz:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp div_1khz.vhd(17) " "Inferred latch for \"tmp\" at div_1khz.vhd(17)" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1khz.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811391408 "|traitement_compas|div_1kHz:inst5"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_vnp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_vnp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_vnp " "Found entity 1: sld_ela_trigger_vnp" {  } { { "db/sld_ela_trigger_vnp.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/sld_ela_trigger_vnp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811392231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811392231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_traitement_compas_auto_signaltap_0_1_16e0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_traitement_compas_auto_signaltap_0_1_16e0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_traitement_compas_auto_signaltap_0_1_16e0 " "Found entity 1: sld_reserved_traitement_compas_auto_signaltap_0_1_16e0" {  } { { "db/sld_reserved_traitement_compas_auto_signaltap_0_1_16e0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/sld_reserved_traitement_compas_auto_signaltap_0_1_16e0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811392331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811392331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ab24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ab24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ab24 " "Found entity 1: altsyncram_ab24" {  } { { "db/altsyncram_ab24.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/altsyncram_ab24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811393391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811393391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811393591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811393591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811393691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811393691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811393829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811393829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811393877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811393877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811393949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811393949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811394058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811394058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811394105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811394105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811394177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811394177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811394217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811394217 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699811394690 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699811394806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.12.18:49:58 Progress: Loading sld898fa67b/alt_sld_fab_wrapper_hw.tcl " "2023.11.12.18:49:58 Progress: Loading sld898fa67b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811398036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811400224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811400334 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811402622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811402724 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811402831 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811402958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811402965 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811402965 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699811403659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld898fa67b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld898fa67b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld898fa67b/alt_sld_fab.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/ip/sld898fa67b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811403880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811403880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811403956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811403956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811403969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811403969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811404035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811404035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811404122 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811404122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811404122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/db/ip/sld898fa67b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699811404193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811404193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "div_1kHz:inst5\|tmp " "Latch div_1kHz:inst5\|tmp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA div_1kHz:inst5\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal div_1kHz:inst5\|count\[0\]" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1khz.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699811406138 ""}  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1khz.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699811406138 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "div_1kHz:inst5\|count\[0\] div_1kHz:inst5\|count\[0\]~_emulated div_1kHz:inst5\|count\[0\]~32 " "Register \"div_1kHz:inst5\|count\[0\]\" is converted into an equivalent circuit using register \"div_1kHz:inst5\|count\[0\]~_emulated\" and latch \"div_1kHz:inst5\|count\[0\]~32\"" {  } { { "div_1khz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/div_1khz.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699811406139 "|traitement_compas|div_1kHz:inst5|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "detect_front:inst1\|angle_front\[3\] detect_front:inst1\|angle_front\[3\]~_emulated detect_front:inst1\|angle_front\[3\]~1 " "Register \"detect_front:inst1\|angle_front\[3\]\" is converted into an equivalent circuit using register \"detect_front:inst1\|angle_front\[3\]~_emulated\" and latch \"detect_front:inst1\|angle_front\[3\]~1\"" {  } { { "detect_front.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/traitement_compas/detect_front.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699811406139 "|traitement_compas|detect_front:inst1|angle_front[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699811406139 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699811406217 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699811406579 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699811406580 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699811406808 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699811407594 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699811407594 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699811407706 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 63 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1699811409286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699811409300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699811409300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1039 " "Implemented 1039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699811409448 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699811409448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1002 " "Implemented 1002 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699811409448 ""} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699811409448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699811409448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699811409464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 18:50:09 2023 " "Processing ended: Sun Nov 12 18:50:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699811409464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699811409464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699811409464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699811409464 ""}
