Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Thu Apr 27 22:41:47 2023
| Host              : DESKTOP-HOE36TI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file karatmult_64x64_timing_summary_routed.rpt -pb karatmult_64x64_timing_summary_routed.pb -rpx karatmult_64x64_timing_summary_routed.rpx -warn_on_violation
| Design            : karatmult_64x64
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (128)
6. checking no_output_delay (128)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (128)
--------------------------------
 There are 128 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (128)
---------------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                 1254        0.018        0.000                      0                 1254        0.273        0.000                       0                   680  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_250mhz  {0.000 0.781}        1.563           639.795         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_250mhz          0.015        0.000                      0                 1254        0.018        0.000                      0                 1254        0.273        0.000                       0                   680  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_250mhz                  
(none)                      clk_250mhz    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 m2/m_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (clk_250mhz rise@1.563ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 3.651 - 1.563 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.651ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.593ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.631     2.859    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_A_B_DATA                                 r  m2/m_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.071 r  m2/m_reg/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.071    m2/m_reg/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X1Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.144 r  m2/m_reg/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.144    m2/m_reg/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X1Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.753 f  m2/m_reg/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.753    m2/m_reg/DSP_MULTIPLIER.V<0>
    DSP48E2_X1Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.799 r  m2/m_reg/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.799    m2/m_reg/DSP_M_DATA.V_DATA<0>
    DSP48E2_X1Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     4.370 r  m2/m_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.370    m2/m_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      1.563     1.563 r  
    AA14                                              0.000     1.563 r  clk (IN)
                         net (fo=0)                   0.000     1.563    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.053 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.053 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.222    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.406     3.651    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.754     4.405    
                         clock uncertainty           -0.035     4.370    
    DSP48E2_X1Y48        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     4.385    m2/m_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 m2/m_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (clk_250mhz rise@1.563ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 3.651 - 1.563 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.651ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.593ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.631     2.859    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_A_B_DATA                                 r  m2/m_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.071 r  m2/m_reg/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.071    m2/m_reg/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X1Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.144 r  m2/m_reg/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.144    m2/m_reg/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X1Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.753 f  m2/m_reg/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.753    m2/m_reg/DSP_MULTIPLIER.V<0>
    DSP48E2_X1Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.799 r  m2/m_reg/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.799    m2/m_reg/DSP_M_DATA.V_DATA<0>
    DSP48E2_X1Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[10])
                                                      0.571     4.370 r  m2/m_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.370    m2/m_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      1.563     1.563 r  
    AA14                                              0.000     1.563 r  clk (IN)
                         net (fo=0)                   0.000     1.563    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.053 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.053 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.222    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.406     3.651    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.754     4.405    
                         clock uncertainty           -0.035     4.370    
    DSP48E2_X1Y48        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.015     4.385    m2/m_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 m2/m_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (clk_250mhz rise@1.563ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 3.651 - 1.563 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.651ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.593ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.631     2.859    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_A_B_DATA                                 r  m2/m_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.071 r  m2/m_reg/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.071    m2/m_reg/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X1Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.144 r  m2/m_reg/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.144    m2/m_reg/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X1Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.753 f  m2/m_reg/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.753    m2/m_reg/DSP_MULTIPLIER.V<0>
    DSP48E2_X1Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.799 r  m2/m_reg/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.799    m2/m_reg/DSP_M_DATA.V_DATA<0>
    DSP48E2_X1Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[11])
                                                      0.571     4.370 r  m2/m_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.370    m2/m_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      1.563     1.563 r  
    AA14                                              0.000     1.563 r  clk (IN)
                         net (fo=0)                   0.000     1.563    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.053 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.053 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.222    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.406     3.651    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.754     4.405    
                         clock uncertainty           -0.035     4.370    
    DSP48E2_X1Y48        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.015     4.385    m2/m_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 m2/m_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (clk_250mhz rise@1.563ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 3.651 - 1.563 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.651ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.593ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.631     2.859    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_A_B_DATA                                 r  m2/m_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.071 r  m2/m_reg/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.071    m2/m_reg/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X1Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.144 r  m2/m_reg/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.144    m2/m_reg/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X1Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.753 f  m2/m_reg/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.753    m2/m_reg/DSP_MULTIPLIER.V<0>
    DSP48E2_X1Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.799 r  m2/m_reg/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.799    m2/m_reg/DSP_M_DATA.V_DATA<0>
    DSP48E2_X1Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[12])
                                                      0.571     4.370 r  m2/m_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     4.370    m2/m_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      1.563     1.563 r  
    AA14                                              0.000     1.563 r  clk (IN)
                         net (fo=0)                   0.000     1.563    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.053 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.053 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.222    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.406     3.651    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.754     4.405    
                         clock uncertainty           -0.035     4.370    
    DSP48E2_X1Y48        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.015     4.385    m2/m_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 m2/m_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (clk_250mhz rise@1.563ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 3.651 - 1.563 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.651ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.593ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.631     2.859    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_A_B_DATA                                 r  m2/m_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.071 r  m2/m_reg/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.071    m2/m_reg/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X1Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.144 r  m2/m_reg/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.144    m2/m_reg/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X1Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.753 f  m2/m_reg/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.753    m2/m_reg/DSP_MULTIPLIER.V<0>
    DSP48E2_X1Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.799 r  m2/m_reg/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.799    m2/m_reg/DSP_M_DATA.V_DATA<0>
    DSP48E2_X1Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[13])
                                                      0.571     4.370 r  m2/m_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.370    m2/m_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      1.563     1.563 r  
    AA14                                              0.000     1.563 r  clk (IN)
                         net (fo=0)                   0.000     1.563    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.053 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.053 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.222    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.406     3.651    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.754     4.405    
                         clock uncertainty           -0.035     4.370    
    DSP48E2_X1Y48        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.015     4.385    m2/m_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 m2/m_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (clk_250mhz rise@1.563ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 3.651 - 1.563 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.651ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.593ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.631     2.859    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_A_B_DATA                                 r  m2/m_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.071 r  m2/m_reg/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.071    m2/m_reg/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X1Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.144 r  m2/m_reg/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.144    m2/m_reg/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X1Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.753 f  m2/m_reg/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.753    m2/m_reg/DSP_MULTIPLIER.V<0>
    DSP48E2_X1Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.799 r  m2/m_reg/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.799    m2/m_reg/DSP_M_DATA.V_DATA<0>
    DSP48E2_X1Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[14])
                                                      0.571     4.370 r  m2/m_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.370    m2/m_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      1.563     1.563 r  
    AA14                                              0.000     1.563 r  clk (IN)
                         net (fo=0)                   0.000     1.563    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.053 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.053 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.222    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.406     3.651    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.754     4.405    
                         clock uncertainty           -0.035     4.370    
    DSP48E2_X1Y48        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.015     4.385    m2/m_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 m2/m_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (clk_250mhz rise@1.563ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 3.651 - 1.563 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.651ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.593ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.631     2.859    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_A_B_DATA                                 r  m2/m_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.071 r  m2/m_reg/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.071    m2/m_reg/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X1Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.144 r  m2/m_reg/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.144    m2/m_reg/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X1Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.753 f  m2/m_reg/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.753    m2/m_reg/DSP_MULTIPLIER.V<0>
    DSP48E2_X1Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.799 r  m2/m_reg/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.799    m2/m_reg/DSP_M_DATA.V_DATA<0>
    DSP48E2_X1Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[15])
                                                      0.571     4.370 r  m2/m_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.370    m2/m_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      1.563     1.563 r  
    AA14                                              0.000     1.563 r  clk (IN)
                         net (fo=0)                   0.000     1.563    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.053 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.053 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.222    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.406     3.651    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.754     4.405    
                         clock uncertainty           -0.035     4.370    
    DSP48E2_X1Y48        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.015     4.385    m2/m_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 m2/m_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (clk_250mhz rise@1.563ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 3.651 - 1.563 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.651ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.593ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.631     2.859    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_A_B_DATA                                 r  m2/m_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.071 r  m2/m_reg/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.071    m2/m_reg/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X1Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.144 r  m2/m_reg/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.144    m2/m_reg/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X1Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.753 f  m2/m_reg/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.753    m2/m_reg/DSP_MULTIPLIER.V<0>
    DSP48E2_X1Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.799 r  m2/m_reg/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.799    m2/m_reg/DSP_M_DATA.V_DATA<0>
    DSP48E2_X1Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[16])
                                                      0.571     4.370 r  m2/m_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     4.370    m2/m_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      1.563     1.563 r  
    AA14                                              0.000     1.563 r  clk (IN)
                         net (fo=0)                   0.000     1.563    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.053 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.053 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.222    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.406     3.651    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.754     4.405    
                         clock uncertainty           -0.035     4.370    
    DSP48E2_X1Y48        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015     4.385    m2/m_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 m2/m_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (clk_250mhz rise@1.563ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 3.651 - 1.563 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.651ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.593ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.631     2.859    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_A_B_DATA                                 r  m2/m_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.212     3.071 r  m2/m_reg/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.071    m2/m_reg/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X1Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.144 r  m2/m_reg/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.144    m2/m_reg/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X1Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     3.753 f  m2/m_reg/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     3.753    m2/m_reg/DSP_MULTIPLIER.V<0>
    DSP48E2_X1Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     3.799 r  m2/m_reg/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     3.799    m2/m_reg/DSP_M_DATA.V_DATA<0>
    DSP48E2_X1Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[17])
                                                      0.571     4.370 r  m2/m_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     4.370    m2/m_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      1.563     1.563 r  
    AA14                                              0.000     1.563 r  clk (IN)
                         net (fo=0)                   0.000     1.563    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.053 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.053 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.222    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.406     3.651    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.754     4.405    
                         clock uncertainty           -0.035     4.370    
    DSP48E2_X1Y48        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015     4.385    m2/m_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 m2/m_reg/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.563ns  (clk_250mhz rise@1.563ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 3.651 - 1.563 ) 
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.651ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.593ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.631     2.859    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_A_B_DATA                                 r  m2/m_reg/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[9])
                                                      0.212     3.071 r  m2/m_reg/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.071    m2/m_reg/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.144 r  m2/m_reg/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.144    m2/m_reg/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[9])
                                                      0.609     3.753 f  m2/m_reg/DSP_MULTIPLIER_INST/V[9]
                         net (fo=1, routed)           0.000     3.753    m2/m_reg/DSP_MULTIPLIER.V<9>
    DSP48E2_X1Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[9]_V_DATA[9])
                                                      0.046     3.799 r  m2/m_reg/DSP_M_DATA_INST/V_DATA[9]
                         net (fo=1, routed)           0.000     3.799    m2/m_reg/DSP_M_DATA.V_DATA<9>
    DSP48E2_X1Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[9]_ALU_OUT[18])
                                                      0.571     4.370 r  m2/m_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     4.370    m2/m_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      1.563     1.563 r  
    AA14                                              0.000     1.563 r  clk (IN)
                         net (fo=0)                   0.000     1.563    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     2.053 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.053 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.222    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.246 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.406     3.651    m2/m_reg/CLK
    DSP48E2_X1Y48        DSP_OUTPUT                                   r  m2/m_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.754     4.405    
                         clock uncertainty           -0.035     4.370    
    DSP48E2_X1Y48        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015     4.385    m2/m_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  0.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 p11_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            p10_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.110ns (41.231%)  route 0.157ns (58.769%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Net Delay (Source):      1.331ns (routing 0.593ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.651ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.331     2.013    clk_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  p11_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.073 r  p11_reg[6]/Q
                         net (fo=8, routed)           0.132     2.205    p_0_in0_in[70]
    SLICE_X10Y120        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     2.227 r  p10[7]_i_10/O
                         net (fo=1, routed)           0.015     2.242    p10[7]_i_10_n_0
    SLICE_X10Y120        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.028     2.270 r  p10_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.010     2.280    p1001_out[6]
    SLICE_X10Y120        FDRE                                         r  p10_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.578     2.806    clk_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  p10_reg[6]/C
                         clock pessimism             -0.604     2.202    
    SLICE_X10Y120        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.262    p10_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rp9_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            p14_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.119ns (57.755%)  route 0.087ns (42.245%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      1.343ns (routing 0.593ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.651ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.343     2.026    clk_IBUF_BUFG
    SLICE_X18Y123        FDRE                                         r  rp9_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y123        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.084 r  rp9_reg[14]/Q
                         net (fo=3, routed)           0.068     2.152    rp9[14]
    SLICE_X17Y123        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.187 r  p14[15]_i_11/O
                         net (fo=1, routed)           0.009     2.196    p14[15]_i_11_n_0
    SLICE_X17Y123        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.026     2.222 r  p14_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.010     2.232    p140[14]
    SLICE_X17Y123        FDRE                                         r  p14_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.555     2.783    clk_IBUF_BUFG
    SLICE_X17Y123        FDRE                                         r  p14_reg[14]/C
                         clock pessimism             -0.643     2.140    
    SLICE_X17Y123        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.200    p14_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rp9_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            p14_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.121ns (57.883%)  route 0.088ns (42.117%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      1.343ns (routing 0.593ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.651ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.343     2.026    clk_IBUF_BUFG
    SLICE_X18Y123        FDRE                                         r  rp9_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y123        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.084 r  rp9_reg[14]/Q
                         net (fo=3, routed)           0.068     2.152    rp9[14]
    SLICE_X17Y123        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.188 r  p14[15]_i_10/O
                         net (fo=1, routed)           0.010     2.198    p14[15]_i_10_n_0
    SLICE_X17Y123        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.027     2.225 r  p14_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.010     2.235    p140[15]
    SLICE_X17Y123        FDRE                                         r  p14_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.555     2.783    clk_IBUF_BUFG
    SLICE_X17Y123        FDRE                                         r  p14_reg[15]/C
                         clock pessimism             -0.643     2.140    
    SLICE_X17Y123        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.200    p14_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 p11_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            p10_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.127ns (44.751%)  route 0.157ns (55.249%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Net Delay (Source):      1.331ns (routing 0.593ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.651ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.331     2.013    clk_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  p11_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.073 r  p11_reg[6]/Q
                         net (fo=8, routed)           0.132     2.205    p_0_in0_in[70]
    SLICE_X10Y120        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     2.227 r  p10[7]_i_10/O
                         net (fo=1, routed)           0.015     2.242    p10[7]_i_10_n_0
    SLICE_X10Y120        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.045     2.287 r  p10_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.010     2.297    p1001_out[7]
    SLICE_X10Y120        FDRE                                         r  p10_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.578     2.806    clk_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  p10_reg[7]/C
                         clock pessimism             -0.604     2.202    
    SLICE_X10Y120        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.262    p10_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rp9_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            p14_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.120ns (57.939%)  route 0.087ns (42.061%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      1.343ns (routing 0.593ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.651ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.343     2.026    clk_IBUF_BUFG
    SLICE_X18Y122        FDRE                                         r  rp9_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.085 r  rp9_reg[3]/Q
                         net (fo=3, routed)           0.068     2.153    rp9[3]
    SLICE_X17Y122        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.035     2.188 r  p14[7]_i_13/O
                         net (fo=1, routed)           0.009     2.197    p14[7]_i_13_n_0
    SLICE_X17Y122        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     2.223 r  p14_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.010     2.233    p140[3]
    SLICE_X17Y122        FDRE                                         r  p14_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.550     2.778    clk_IBUF_BUFG
    SLICE_X17Y122        FDRE                                         r  p14_reg[3]/C
                         clock pessimism             -0.643     2.135    
    SLICE_X17Y122        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.195    p14_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 p13_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            p16_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.183ns (67.867%)  route 0.087ns (32.133%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Net Delay (Source):      1.315ns (routing 0.593ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.651ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.315     1.997    clk_IBUF_BUFG
    SLICE_X14Y118        FDRE                                         r  p13_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.055 r  p13_reg[5]/Q
                         net (fo=6, routed)           0.063     2.118    r_OBUF[5]
    SLICE_X14Y119        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.022     2.140 r  p16[7]_i_11/O
                         net (fo=1, routed)           0.011     2.151    p16[7]_i_11_n_0
    SLICE_X14Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.072     2.223 r  p16_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.227    p16_reg[7]_i_1_n_0
    SLICE_X14Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.031     2.258 r  p16_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.009     2.267    p160[8]
    SLICE_X14Y120        FDRE                                         r  p16_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.539     2.768    clk_IBUF_BUFG
    SLICE_X14Y120        FDRE                                         r  p16_reg[8]/C
                         clock pessimism             -0.604     2.164    
    SLICE_X14Y120        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.224    p16_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rp5_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            p12_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.142ns (49.796%)  route 0.143ns (50.204%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Net Delay (Source):      1.315ns (routing 0.593ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.651ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.315     1.997    clk_IBUF_BUFG
    SLICE_X14Y118        FDRE                                         r  rp5_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.056 r  rp5_reg[25]/Q
                         net (fo=3, routed)           0.123     2.179    rp5[25]
    SLICE_X17Y120        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.057     2.236 r  p12[31]_i_15/O
                         net (fo=1, routed)           0.010     2.246    p12[31]_i_15_n_0
    SLICE_X17Y120        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     2.272 r  p12_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.282    p1200_out[26]
    SLICE_X17Y120        FDRE                                         r  p12_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.550     2.778    clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  p12_reg[26]/C
                         clock pessimism             -0.604     2.175    
    SLICE_X17Y120        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.235    p12_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rp9_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            p14_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.108ns (48.881%)  route 0.113ns (51.119%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Net Delay (Source):      1.345ns (routing 0.593ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.651ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.345     2.027    clk_IBUF_BUFG
    SLICE_X18Y126        FDRE                                         r  rp9_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y126        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.087 r  rp9_reg[29]/Q
                         net (fo=3, routed)           0.094     2.181    rp9[29]
    SLICE_X17Y125        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     2.203 r  p14[31]_i_11/O
                         net (fo=1, routed)           0.009     2.212    p14[31]_i_11_n_0
    SLICE_X17Y125        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.026     2.238 r  p14_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.010     2.248    p140[30]
    SLICE_X17Y125        FDRE                                         r  p14_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.554     2.782    clk_IBUF_BUFG
    SLICE_X17Y125        FDRE                                         r  p14_reg[30]/C
                         clock pessimism             -0.643     2.139    
    SLICE_X17Y125        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.199    p14_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 p13_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            p16_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.189ns (68.319%)  route 0.088ns (31.681%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Net Delay (Source):      1.315ns (routing 0.593ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.651ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.315     1.997    clk_IBUF_BUFG
    SLICE_X14Y118        FDRE                                         r  p13_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.055 r  p13_reg[5]/Q
                         net (fo=6, routed)           0.063     2.118    r_OBUF[5]
    SLICE_X14Y119        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.022     2.140 r  p16[7]_i_11/O
                         net (fo=1, routed)           0.011     2.151    p16[7]_i_11_n_0
    SLICE_X14Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.072     2.223 r  p16_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.004     2.227    p16_reg[7]_i_1_n_0
    SLICE_X14Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.037     2.264 r  p16_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.274    p160[10]
    SLICE_X14Y120        FDRE                                         r  p16_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.539     2.768    clk_IBUF_BUFG
    SLICE_X14Y120        FDRE                                         r  p16_reg[10]/C
                         clock pessimism             -0.604     2.164    
    SLICE_X14Y120        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.224    p16_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 p11_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            p10_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.124ns (43.162%)  route 0.163ns (56.838%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Net Delay (Source):      1.332ns (routing 0.593ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.651ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.332     2.014    clk_IBUF_BUFG
    SLICE_X10Y118        FDRE                                         r  p11_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.075 r  p11_reg[14]/Q
                         net (fo=8, routed)           0.138     2.214    p_0_in0_in[78]
    SLICE_X10Y121        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.035     2.249 r  p10[15]_i_11/O
                         net (fo=1, routed)           0.015     2.264    p10[15]_i_11_n_0
    SLICE_X10Y121        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.028     2.292 r  p10_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.010     2.302    p1001_out[14]
    SLICE_X10Y121        FDRE                                         r  p10_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.566     2.795    clk_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  p10_reg[14]/C
                         clock pessimism             -0.604     2.191    
    SLICE_X10Y121        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.251    p10_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform(ns):       { 0.000 0.781 }
Period(ns):         1.563
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I        n/a            1.290         1.563       0.273      BUFGCE_HDIO_X1Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         1.563       0.913      DSP48E2_X1Y50     m1/m_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         1.563       0.913      DSP48E2_X1Y48     m2/m_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         1.563       0.913      DSP48E2_X2Y48     m4/m_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         1.563       0.913      DSP48E2_X2Y46     m5/m_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         1.563       0.913      DSP48E2_X2Y51     m7/m_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         1.563       0.913      DSP48E2_X2Y49     m8/m_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         1.563       0.913      DSP48E2_X2Y50     m9/m_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         1.563       0.913      DSP48E2_X1Y49     rp3_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         1.563       0.913      DSP48E2_X2Y47     rp6_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.782       0.507      SLICE_X10Y120     p10_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.782       0.507      SLICE_X10Y120     p10_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.782       0.507      SLICE_X10Y121     p10_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.782       0.507      SLICE_X10Y121     p10_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.782       0.507      SLICE_X10Y121     p10_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.782       0.507      SLICE_X10Y121     p10_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.782       0.507      SLICE_X10Y121     p10_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.782       0.507      SLICE_X10Y121     p10_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.782       0.507      SLICE_X10Y121     p10_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.782       0.507      SLICE_X10Y121     p10_reg[13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.781       0.506      SLICE_X10Y120     p10_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.781       0.506      SLICE_X10Y120     p10_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.781       0.506      SLICE_X10Y121     p10_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.781       0.506      SLICE_X10Y121     p10_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.781       0.506      SLICE_X10Y121     p10_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.781       0.506      SLICE_X10Y121     p10_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.781       0.506      SLICE_X10Y121     p10_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.781       0.506      SLICE_X10Y121     p10_reg[12]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.781       0.506      SLICE_X10Y121     p10_reg[13]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.781       0.506      SLICE_X10Y121     p10_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p13_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[122]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.446ns  (logic 1.469ns (33.031%)  route 2.978ns (66.969%))
  Logic Levels:           13  (CARRY8=11 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.651ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.503     2.732    clk_IBUF_BUFG
    SLICE_X16Y119        FDRE                                         r  p13_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.808 r  p13_reg[43]/Q
                         net (fo=4, routed)           0.515     3.322    p13[43]
    SLICE_X12Y119        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.446 r  r_OBUF[46]_inst_i_5/O
                         net (fo=1, routed)           0.014     3.460    r_OBUF[46]_inst_i_5_n_0
    SLICE_X12Y119        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.616 r  r_OBUF[46]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.642    r_OBUF[46]_inst_i_1_n_0
    SLICE_X12Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.657 r  r_OBUF[54]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.683    r_OBUF[54]_inst_i_1_n_0
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.698 r  r_OBUF[62]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.724    r_OBUF[62]_inst_i_1_n_0
    SLICE_X12Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.739 r  r_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.765    r_OBUF[70]_inst_i_1_n_0
    SLICE_X12Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.780 r  r_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.806    r_OBUF[78]_inst_i_1_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.821 r  r_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.847    r_OBUF[86]_inst_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.862 r  r_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.888    r_OBUF[94]_inst_i_1_n_0
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.903 r  r_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.929    r_OBUF[102]_inst_i_1_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.944 r  r_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.970    r_OBUF[110]_inst_i_1_n_0
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.985 r  r_OBUF[118]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.011    r_OBUF[118]_inst_i_1_n_0
    SLICE_X12Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.093 r  r_OBUF[126]_inst_i_1/O[3]
                         net (fo=1, routed)           2.189     6.282    r_OBUF[122]
    AE25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.896     7.178 r  r_OBUF[122]_inst/O
                         net (fo=0)                   0.000     7.178    r[122]
    AE25                                                              r  r[122] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[121]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.425ns  (logic 1.444ns (32.643%)  route 2.981ns (67.357%))
  Logic Levels:           13  (CARRY8=11 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.651ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.503     2.732    clk_IBUF_BUFG
    SLICE_X16Y119        FDRE                                         r  p13_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.808 r  p13_reg[43]/Q
                         net (fo=4, routed)           0.515     3.322    p13[43]
    SLICE_X12Y119        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.446 r  r_OBUF[46]_inst_i_5/O
                         net (fo=1, routed)           0.014     3.460    r_OBUF[46]_inst_i_5_n_0
    SLICE_X12Y119        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.616 r  r_OBUF[46]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.642    r_OBUF[46]_inst_i_1_n_0
    SLICE_X12Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.657 r  r_OBUF[54]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.683    r_OBUF[54]_inst_i_1_n_0
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.698 r  r_OBUF[62]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.724    r_OBUF[62]_inst_i_1_n_0
    SLICE_X12Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.739 r  r_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.765    r_OBUF[70]_inst_i_1_n_0
    SLICE_X12Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.780 r  r_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.806    r_OBUF[78]_inst_i_1_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.821 r  r_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.847    r_OBUF[86]_inst_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.862 r  r_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.888    r_OBUF[94]_inst_i_1_n_0
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.903 r  r_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.929    r_OBUF[102]_inst_i_1_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.944 r  r_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.970    r_OBUF[110]_inst_i_1_n_0
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.985 r  r_OBUF[118]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.011    r_OBUF[118]_inst_i_1_n_0
    SLICE_X12Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.078 r  r_OBUF[126]_inst_i_1/O[2]
                         net (fo=1, routed)           2.192     6.270    r_OBUF[121]
    AB26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     7.157 r  r_OBUF[121]_inst/O
                         net (fo=0)                   0.000     7.157    r[121]
    AB26                                                              r  r[121] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[123]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.397ns  (logic 1.473ns (33.504%)  route 2.924ns (66.496%))
  Logic Levels:           13  (CARRY8=11 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.651ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.503     2.732    clk_IBUF_BUFG
    SLICE_X16Y119        FDRE                                         r  p13_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.808 r  p13_reg[43]/Q
                         net (fo=4, routed)           0.515     3.322    p13[43]
    SLICE_X12Y119        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.446 r  r_OBUF[46]_inst_i_5/O
                         net (fo=1, routed)           0.014     3.460    r_OBUF[46]_inst_i_5_n_0
    SLICE_X12Y119        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.616 r  r_OBUF[46]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.642    r_OBUF[46]_inst_i_1_n_0
    SLICE_X12Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.657 r  r_OBUF[54]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.683    r_OBUF[54]_inst_i_1_n_0
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.698 r  r_OBUF[62]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.724    r_OBUF[62]_inst_i_1_n_0
    SLICE_X12Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.739 r  r_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.765    r_OBUF[70]_inst_i_1_n_0
    SLICE_X12Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.780 r  r_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.806    r_OBUF[78]_inst_i_1_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.821 r  r_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.847    r_OBUF[86]_inst_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.862 r  r_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.888    r_OBUF[94]_inst_i_1_n_0
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.903 r  r_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.929    r_OBUF[102]_inst_i_1_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.944 r  r_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.970    r_OBUF[110]_inst_i_1_n_0
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.985 r  r_OBUF[118]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.011    r_OBUF[118]_inst_i_1_n_0
    SLICE_X12Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.097 r  r_OBUF[126]_inst_i_1/O[4]
                         net (fo=1, routed)           2.135     6.232    r_OBUF[123]
    AE26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.896     7.128 r  r_OBUF[123]_inst/O
                         net (fo=0)                   0.000     7.128    r[123]
    AE26                                                              r  r[123] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[118]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.390ns  (logic 1.497ns (34.104%)  route 2.893ns (65.896%))
  Logic Levels:           12  (CARRY8=10 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.651ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.503     2.732    clk_IBUF_BUFG
    SLICE_X16Y119        FDRE                                         r  p13_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.808 r  p13_reg[43]/Q
                         net (fo=4, routed)           0.515     3.322    p13[43]
    SLICE_X12Y119        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.446 r  r_OBUF[46]_inst_i_5/O
                         net (fo=1, routed)           0.014     3.460    r_OBUF[46]_inst_i_5_n_0
    SLICE_X12Y119        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.616 r  r_OBUF[46]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.642    r_OBUF[46]_inst_i_1_n_0
    SLICE_X12Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.657 r  r_OBUF[54]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.683    r_OBUF[54]_inst_i_1_n_0
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.698 r  r_OBUF[62]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.724    r_OBUF[62]_inst_i_1_n_0
    SLICE_X12Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.739 r  r_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.765    r_OBUF[70]_inst_i_1_n_0
    SLICE_X12Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.780 r  r_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.806    r_OBUF[78]_inst_i_1_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.821 r  r_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.847    r_OBUF[86]_inst_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.862 r  r_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.888    r_OBUF[94]_inst_i_1_n_0
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.903 r  r_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.929    r_OBUF[102]_inst_i_1_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.944 r  r_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.970    r_OBUF[110]_inst_i_1_n_0
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.086 r  r_OBUF[118]_inst_i_1/O[7]
                         net (fo=1, routed)           2.130     6.216    r_OBUF[118]
    AF24                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.905     7.121 r  r_OBUF[118]_inst/O
                         net (fo=0)                   0.000     7.121    r[118]
    AF24                                                              r  r[118] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[115]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.383ns  (logic 1.457ns (33.244%)  route 2.926ns (66.756%))
  Logic Levels:           12  (CARRY8=10 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.651ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.503     2.732    clk_IBUF_BUFG
    SLICE_X16Y119        FDRE                                         r  p13_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.808 r  p13_reg[43]/Q
                         net (fo=4, routed)           0.515     3.322    p13[43]
    SLICE_X12Y119        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.446 r  r_OBUF[46]_inst_i_5/O
                         net (fo=1, routed)           0.014     3.460    r_OBUF[46]_inst_i_5_n_0
    SLICE_X12Y119        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.616 r  r_OBUF[46]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.642    r_OBUF[46]_inst_i_1_n_0
    SLICE_X12Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.657 r  r_OBUF[54]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.683    r_OBUF[54]_inst_i_1_n_0
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.698 r  r_OBUF[62]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.724    r_OBUF[62]_inst_i_1_n_0
    SLICE_X12Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.739 r  r_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.765    r_OBUF[70]_inst_i_1_n_0
    SLICE_X12Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.780 r  r_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.806    r_OBUF[78]_inst_i_1_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.821 r  r_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.847    r_OBUF[86]_inst_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.862 r  r_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.888    r_OBUF[94]_inst_i_1_n_0
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.903 r  r_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.929    r_OBUF[102]_inst_i_1_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.944 r  r_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.970    r_OBUF[110]_inst_i_1_n_0
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     4.056 r  r_OBUF[118]_inst_i_1/O[4]
                         net (fo=1, routed)           2.163     6.219    r_OBUF[115]
    AD25                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.895     7.114 r  r_OBUF[115]_inst/O
                         net (fo=0)                   0.000     7.114    r[115]
    AD25                                                              r  r[115] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[120]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.379ns  (logic 1.448ns (33.057%)  route 2.932ns (66.943%))
  Logic Levels:           13  (CARRY8=11 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.651ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.503     2.732    clk_IBUF_BUFG
    SLICE_X16Y119        FDRE                                         r  p13_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.808 r  p13_reg[43]/Q
                         net (fo=4, routed)           0.515     3.322    p13[43]
    SLICE_X12Y119        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.446 r  r_OBUF[46]_inst_i_5/O
                         net (fo=1, routed)           0.014     3.460    r_OBUF[46]_inst_i_5_n_0
    SLICE_X12Y119        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.616 r  r_OBUF[46]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.642    r_OBUF[46]_inst_i_1_n_0
    SLICE_X12Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.657 r  r_OBUF[54]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.683    r_OBUF[54]_inst_i_1_n_0
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.698 r  r_OBUF[62]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.724    r_OBUF[62]_inst_i_1_n_0
    SLICE_X12Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.739 r  r_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.765    r_OBUF[70]_inst_i_1_n_0
    SLICE_X12Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.780 r  r_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.806    r_OBUF[78]_inst_i_1_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.821 r  r_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.847    r_OBUF[86]_inst_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.862 r  r_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.888    r_OBUF[94]_inst_i_1_n_0
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.903 r  r_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.929    r_OBUF[102]_inst_i_1_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.944 r  r_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.970    r_OBUF[110]_inst_i_1_n_0
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.985 r  r_OBUF[118]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.011    r_OBUF[118]_inst_i_1_n_0
    SLICE_X12Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.087 r  r_OBUF[126]_inst_i_1/O[1]
                         net (fo=1, routed)           2.143     6.230    r_OBUF[120]
    AB25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.881     7.111 r  r_OBUF[120]_inst/O
                         net (fo=0)                   0.000     7.111    r[120]
    AB25                                                              r  r[120] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[119]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.375ns  (logic 1.452ns (33.179%)  route 2.924ns (66.821%))
  Logic Levels:           13  (CARRY8=11 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.651ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.503     2.732    clk_IBUF_BUFG
    SLICE_X16Y119        FDRE                                         r  p13_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.808 r  p13_reg[43]/Q
                         net (fo=4, routed)           0.515     3.322    p13[43]
    SLICE_X12Y119        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.446 r  r_OBUF[46]_inst_i_5/O
                         net (fo=1, routed)           0.014     3.460    r_OBUF[46]_inst_i_5_n_0
    SLICE_X12Y119        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.616 r  r_OBUF[46]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.642    r_OBUF[46]_inst_i_1_n_0
    SLICE_X12Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.657 r  r_OBUF[54]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.683    r_OBUF[54]_inst_i_1_n_0
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.698 r  r_OBUF[62]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.724    r_OBUF[62]_inst_i_1_n_0
    SLICE_X12Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.739 r  r_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.765    r_OBUF[70]_inst_i_1_n_0
    SLICE_X12Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.780 r  r_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.806    r_OBUF[78]_inst_i_1_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.821 r  r_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.847    r_OBUF[86]_inst_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.862 r  r_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.888    r_OBUF[94]_inst_i_1_n_0
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.903 r  r_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.929    r_OBUF[102]_inst_i_1_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.944 r  r_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.970    r_OBUF[110]_inst_i_1_n_0
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.985 r  r_OBUF[118]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.011    r_OBUF[118]_inst_i_1_n_0
    SLICE_X12Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.067 r  r_OBUF[126]_inst_i_1/O[0]
                         net (fo=1, routed)           2.135     6.202    r_OBUF[119]
    AF25                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.905     7.107 r  r_OBUF[119]_inst/O
                         net (fo=0)                   0.000     7.107    r[119]
    AF25                                                              r  r[119] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[127]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.374ns  (logic 1.466ns (33.519%)  route 2.908ns (66.481%))
  Logic Levels:           14  (CARRY8=12 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.651ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.503     2.732    clk_IBUF_BUFG
    SLICE_X16Y119        FDRE                                         r  p13_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.808 r  p13_reg[43]/Q
                         net (fo=4, routed)           0.515     3.322    p13[43]
    SLICE_X12Y119        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.446 r  r_OBUF[46]_inst_i_5/O
                         net (fo=1, routed)           0.014     3.460    r_OBUF[46]_inst_i_5_n_0
    SLICE_X12Y119        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.616 r  r_OBUF[46]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.642    r_OBUF[46]_inst_i_1_n_0
    SLICE_X12Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.657 r  r_OBUF[54]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.683    r_OBUF[54]_inst_i_1_n_0
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.698 r  r_OBUF[62]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.724    r_OBUF[62]_inst_i_1_n_0
    SLICE_X12Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.739 r  r_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.765    r_OBUF[70]_inst_i_1_n_0
    SLICE_X12Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.780 r  r_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.806    r_OBUF[78]_inst_i_1_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.821 r  r_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.847    r_OBUF[86]_inst_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.862 r  r_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.888    r_OBUF[94]_inst_i_1_n_0
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.903 r  r_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.929    r_OBUF[102]_inst_i_1_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.944 r  r_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.970    r_OBUF[110]_inst_i_1_n_0
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.985 r  r_OBUF[118]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.011    r_OBUF[118]_inst_i_1_n_0
    SLICE_X12Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.026 r  r_OBUF[126]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.052    r_OBUF[126]_inst_i_1_n_0
    SLICE_X12Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.108 r  r_OBUF[127]_inst_i_1/O[0]
                         net (fo=1, routed)           2.093     6.201    r_OBUF[127]
    AF23                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.904     7.105 r  r_OBUF[127]_inst/O
                         net (fo=0)                   0.000     7.105    r[127]
    AF23                                                              r  r[127] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[110]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.359ns  (logic 1.486ns (34.100%)  route 2.873ns (65.900%))
  Logic Levels:           11  (CARRY8=9 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.651ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.503     2.732    clk_IBUF_BUFG
    SLICE_X16Y119        FDRE                                         r  p13_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.808 r  p13_reg[43]/Q
                         net (fo=4, routed)           0.515     3.322    p13[43]
    SLICE_X12Y119        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.446 r  r_OBUF[46]_inst_i_5/O
                         net (fo=1, routed)           0.014     3.460    r_OBUF[46]_inst_i_5_n_0
    SLICE_X12Y119        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.616 r  r_OBUF[46]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.642    r_OBUF[46]_inst_i_1_n_0
    SLICE_X12Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.657 r  r_OBUF[54]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.683    r_OBUF[54]_inst_i_1_n_0
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.698 r  r_OBUF[62]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.724    r_OBUF[62]_inst_i_1_n_0
    SLICE_X12Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.739 r  r_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.765    r_OBUF[70]_inst_i_1_n_0
    SLICE_X12Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.780 r  r_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.806    r_OBUF[78]_inst_i_1_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.821 r  r_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.847    r_OBUF[86]_inst_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.862 r  r_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.888    r_OBUF[94]_inst_i_1_n_0
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.903 r  r_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.929    r_OBUF[102]_inst_i_1_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.045 r  r_OBUF[110]_inst_i_1/O[7]
                         net (fo=1, routed)           2.136     6.181    r_OBUF[110]
    AE22                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.909     7.091 r  r_OBUF[110]_inst/O
                         net (fo=0)                   0.000     7.091    r[110]
    AE22                                                              r  r[110] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[114]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.354ns  (logic 1.450ns (33.293%)  route 2.905ns (66.707%))
  Logic Levels:           12  (CARRY8=10 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.651ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.997     0.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.997    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.201    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.229 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.503     2.732    clk_IBUF_BUFG
    SLICE_X16Y119        FDRE                                         r  p13_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.808 r  p13_reg[43]/Q
                         net (fo=4, routed)           0.515     3.322    p13[43]
    SLICE_X12Y119        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.446 r  r_OBUF[46]_inst_i_5/O
                         net (fo=1, routed)           0.014     3.460    r_OBUF[46]_inst_i_5_n_0
    SLICE_X12Y119        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.616 r  r_OBUF[46]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.642    r_OBUF[46]_inst_i_1_n_0
    SLICE_X12Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.657 r  r_OBUF[54]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.683    r_OBUF[54]_inst_i_1_n_0
    SLICE_X12Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.698 r  r_OBUF[62]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.724    r_OBUF[62]_inst_i_1_n_0
    SLICE_X12Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.739 r  r_OBUF[70]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.765    r_OBUF[70]_inst_i_1_n_0
    SLICE_X12Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.780 r  r_OBUF[78]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.806    r_OBUF[78]_inst_i_1_n_0
    SLICE_X12Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.821 r  r_OBUF[86]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.847    r_OBUF[86]_inst_i_1_n_0
    SLICE_X12Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.862 r  r_OBUF[94]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.888    r_OBUF[94]_inst_i_1_n_0
    SLICE_X12Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.903 r  r_OBUF[102]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.929    r_OBUF[102]_inst_i_1_n_0
    SLICE_X12Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.944 r  r_OBUF[110]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.970    r_OBUF[110]_inst_i_1_n_0
    SLICE_X12Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.052 r  r_OBUF[118]_inst_i_1/O[3]
                         net (fo=1, routed)           2.142     6.194    r_OBUF[114]
    AD24                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.892     7.086 r  r_OBUF[114]_inst/O
                         net (fo=0)                   0.000     7.086    r[114]
    AD24                                                              r  r[114] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p13_reg[18]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.027ns  (logic 0.458ns (44.618%)  route 0.569ns (55.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.358ns, distribution 0.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.821     1.259    clk_IBUF_BUFG
    SLICE_X16Y116        FDRE                                         r  p13_reg[18]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.300 r  p13_reg[18]_lopt_replica/Q
                         net (fo=1, routed)           0.569     1.869    p13_reg[18]_lopt_replica_1
    L18                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.417     2.287 r  r_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.287    r[18]
    L18                                                               r  r[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[16]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.044ns  (logic 0.431ns (41.301%)  route 0.613ns (58.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.358ns, distribution 0.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.821     1.259    clk_IBUF_BUFG
    SLICE_X16Y116        FDRE                                         r  p13_reg[16]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.299 r  p13_reg[16]_lopt_replica/Q
                         net (fo=1, routed)           0.613     1.912    p13_reg[16]_lopt_replica_1
    M20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.391     2.304 r  r_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.304    r[16]
    M20                                                               r  r[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.045ns  (logic 0.455ns (43.567%)  route 0.590ns (56.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.820ns (routing 0.358ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.820     1.258    clk_IBUF_BUFG
    SLICE_X16Y116        FDRE                                         r  p13_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.297 r  p13_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           0.590     1.887    p13_reg[19]_lopt_replica_1
    K18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.416     2.304 r  r_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.304    r[19]
    K18                                                               r  r[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.051ns  (logic 0.429ns (40.829%)  route 0.622ns (59.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.828ns (routing 0.358ns, distribution 0.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.828     1.267    clk_IBUF_BUFG
    SLICE_X15Y116        FDRE                                         r  p13_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y116        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.305 r  p13_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.622     1.927    p13_reg[12]_lopt_replica_1
    M19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.391     2.318 r  r_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.318    r[12]
    M19                                                               r  r[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[17]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.060ns  (logic 0.434ns (40.953%)  route 0.626ns (59.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.358ns, distribution 0.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.821     1.259    clk_IBUF_BUFG
    SLICE_X16Y116        FDRE                                         r  p13_reg[17]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.298 r  p13_reg[17]_lopt_replica/Q
                         net (fo=1, routed)           0.626     1.924    p13_reg[17]_lopt_replica_1
    M21                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.395     2.319 r  r_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.319    r[17]
    M21                                                               r  r[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.439ns (41.384%)  route 0.622ns (58.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.358ns, distribution 0.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.821     1.259    clk_IBUF_BUFG
    SLICE_X16Y116        FDRE                                         r  p13_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.298 r  p13_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.622     1.920    p13_reg[15]_lopt_replica_1
    J20                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.400     2.320 r  r_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.320    r[15]
    J20                                                               r  r[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.070ns  (logic 0.392ns (36.627%)  route 0.678ns (63.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.820ns (routing 0.358ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.820     1.259    clk_IBUF_BUFG
    SLICE_X14Y116        FDRE                                         r  p13_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.298 r  p13_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.678     1.976    p13_reg[7]_lopt_replica_1
    L23                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.353     2.329 r  r_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.329    r[7]
    L23                                                               r  r[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.076ns  (logic 0.392ns (36.453%)  route 0.684ns (63.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.824ns (routing 0.358ns, distribution 0.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.824     1.262    clk_IBUF_BUFG
    SLICE_X15Y115        FDRE                                         r  p13_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.301 r  p13_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.684     1.985    p13_reg[6]_lopt_replica_1
    L22                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.353     2.339 r  r_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.339    r[6]
    L22                                                               r  r[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[22]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.391ns (36.180%)  route 0.690ns (63.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.820ns (routing 0.358ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.820     1.258    clk_IBUF_BUFG
    SLICE_X16Y116        FDRE                                         r  p13_reg[22]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.297 r  p13_reg[22]_lopt_replica/Q
                         net (fo=1, routed)           0.690     1.987    p13_reg[22]_lopt_replica_1
    M24                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.352     2.339 r  r_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.339    r[22]
    M24                                                               r  r[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p13_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Destination:            r[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.074ns  (logic 0.429ns (39.960%)  route 0.645ns (60.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.828ns (routing 0.358ns, distribution 0.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.331     0.331 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.331    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.331 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.422    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.439 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.828     1.267    clk_IBUF_BUFG
    SLICE_X15Y116        FDRE                                         r  p13_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y116        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.305 r  p13_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.645     1.950    p13_reg[10]_lopt_replica_1
    K21                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.391     2.341 r  r_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.341    r[10]
    K21                                                               r  r[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_250mhz

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s5_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.339ns  (logic 1.443ns (43.214%)  route 1.896ns (56.786%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.348ns (routing 0.593ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.783     2.789    m8/a_IBUF[1]
    SLICE_X17Y127        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.887 r  m8/m_reg_i_53/O
                         net (fo=1, routed)           0.009     2.896    m8/m_reg_i_53_n_0
    SLICE_X17Y127        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.082 r  m8/m_reg_i_6__0/CO[7]
                         net (fo=1, routed)           0.026     3.108    m8/m_reg_i_6__0_n_0
    SLICE_X17Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.123 r  m8/m_reg_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     3.149    m7/s5_reg[23][0]
    SLICE_X17Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.164 r  m7/m_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     3.190    m7/m_reg_i_4__0_n_0
    SLICE_X17Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     3.313 r  m7/m_reg_i_4__1/O[7]
                         net (fo=2, routed)           0.026     3.339    s50[31]
    SLICE_X17Y130        FDRE                                         r  s5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.348     2.030    clk_IBUF_BUFG
    SLICE_X17Y130        FDRE                                         r  s5_reg[31]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s5_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.338ns  (logic 1.443ns (43.227%)  route 1.895ns (56.773%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.348ns (routing 0.593ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.783     2.789    m8/a_IBUF[1]
    SLICE_X17Y127        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.887 r  m8/m_reg_i_53/O
                         net (fo=1, routed)           0.009     2.896    m8/m_reg_i_53_n_0
    SLICE_X17Y127        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.082 r  m8/m_reg_i_6__0/CO[7]
                         net (fo=1, routed)           0.026     3.108    m8/m_reg_i_6__0_n_0
    SLICE_X17Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.123 r  m8/m_reg_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     3.149    m7/s5_reg[23][0]
    SLICE_X17Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.164 r  m7/m_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     3.190    m7/m_reg_i_4__0_n_0
    SLICE_X17Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     3.313 r  m7/m_reg_i_4__1/O[5]
                         net (fo=2, routed)           0.025     3.338    s50[29]
    SLICE_X17Y130        FDRE                                         r  s5_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.348     2.030    clk_IBUF_BUFG
    SLICE_X17Y130        FDRE                                         r  s5_reg[29]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s5_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.326ns  (logic 1.430ns (42.992%)  route 1.896ns (57.008%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.348ns (routing 0.593ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.783     2.789    m8/a_IBUF[1]
    SLICE_X17Y127        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.887 r  m8/m_reg_i_53/O
                         net (fo=1, routed)           0.009     2.896    m8/m_reg_i_53_n_0
    SLICE_X17Y127        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.082 r  m8/m_reg_i_6__0/CO[7]
                         net (fo=1, routed)           0.026     3.108    m8/m_reg_i_6__0_n_0
    SLICE_X17Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.123 r  m8/m_reg_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     3.149    m7/s5_reg[23][0]
    SLICE_X17Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.164 r  m7/m_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     3.190    m7/m_reg_i_4__0_n_0
    SLICE_X17Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.110     3.300 r  m7/m_reg_i_4__1/O[6]
                         net (fo=2, routed)           0.026     3.326    s50[30]
    SLICE_X17Y130        FDRE                                         r  s5_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.348     2.030    clk_IBUF_BUFG
    SLICE_X17Y130        FDRE                                         r  s5_reg[30]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s5_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.314ns  (logic 1.394ns (42.061%)  route 1.920ns (57.939%))
  Logic Levels:           8  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.340ns (routing 0.593ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.783     2.789    m8/a_IBUF[1]
    SLICE_X17Y127        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.887 r  m8/m_reg_i_53/O
                         net (fo=1, routed)           0.009     2.896    m8/m_reg_i_53_n_0
    SLICE_X17Y127        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.082 r  m8/m_reg_i_6__0/CO[7]
                         net (fo=1, routed)           0.026     3.108    m8/m_reg_i_6__0_n_0
    SLICE_X17Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.123 r  m8/m_reg_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     3.149    m7/s5_reg[23][0]
    SLICE_X17Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.164 r  m7/m_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     3.190    m7/m_reg_i_4__0_n_0
    SLICE_X17Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.205 r  m7/m_reg_i_4__1/CO[7]
                         net (fo=1, routed)           0.026     3.231    m7/m_reg_i_4__1_n_0
    SLICE_X17Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.059     3.290 r  m7/m_reg_i_3__0/CO[0]
                         net (fo=2, routed)           0.024     3.314    s50[32]
    SLICE_X17Y131        FDRE                                         r  s5_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.340     2.023    clk_IBUF_BUFG
    SLICE_X17Y131        FDRE                                         r  s5_reg[32]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s5_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.308ns  (logic 1.413ns (42.712%)  route 1.895ns (57.288%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.348ns (routing 0.593ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.783     2.789    m8/a_IBUF[1]
    SLICE_X17Y127        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.887 r  m8/m_reg_i_53/O
                         net (fo=1, routed)           0.009     2.896    m8/m_reg_i_53_n_0
    SLICE_X17Y127        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.082 r  m8/m_reg_i_6__0/CO[7]
                         net (fo=1, routed)           0.026     3.108    m8/m_reg_i_6__0_n_0
    SLICE_X17Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.123 r  m8/m_reg_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     3.149    m7/s5_reg[23][0]
    SLICE_X17Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.164 r  m7/m_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     3.190    m7/m_reg_i_4__0_n_0
    SLICE_X17Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     3.283 r  m7/m_reg_i_4__1/O[4]
                         net (fo=2, routed)           0.025     3.308    s50[28]
    SLICE_X17Y130        FDRE                                         r  s5_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.348     2.030    clk_IBUF_BUFG
    SLICE_X17Y130        FDRE                                         r  s5_reg[28]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s5_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 1.409ns (42.630%)  route 1.896ns (57.370%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.346ns (routing 0.593ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.783     2.789    m8/a_IBUF[1]
    SLICE_X17Y127        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.887 r  m8/m_reg_i_53/O
                         net (fo=1, routed)           0.009     2.896    m8/m_reg_i_53_n_0
    SLICE_X17Y127        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.082 r  m8/m_reg_i_6__0/CO[7]
                         net (fo=1, routed)           0.026     3.108    m8/m_reg_i_6__0_n_0
    SLICE_X17Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.123 r  m8/m_reg_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     3.149    m7/s5_reg[23][0]
    SLICE_X17Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.164 r  m7/m_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     3.190    m7/m_reg_i_4__0_n_0
    SLICE_X17Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     3.279 r  m7/m_reg_i_4__1/O[3]
                         net (fo=2, routed)           0.026     3.305    s50[27]
    SLICE_X17Y130        FDRE                                         r  s5_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.346     2.028    clk_IBUF_BUFG
    SLICE_X17Y130        FDRE                                         r  s5_reg[27]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s5_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.298ns  (logic 1.428ns (43.296%)  route 1.870ns (56.704%))
  Logic Levels:           6  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.357ns (routing 0.593ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.783     2.789    m8/a_IBUF[1]
    SLICE_X17Y127        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.887 r  m8/m_reg_i_53/O
                         net (fo=1, routed)           0.009     2.896    m8/m_reg_i_53_n_0
    SLICE_X17Y127        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.082 r  m8/m_reg_i_6__0/CO[7]
                         net (fo=1, routed)           0.026     3.108    m8/m_reg_i_6__0_n_0
    SLICE_X17Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.123 r  m8/m_reg_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     3.149    m7/s5_reg[23][0]
    SLICE_X17Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     3.272 r  m7/m_reg_i_4__0/O[7]
                         net (fo=2, routed)           0.026     3.298    s50[23]
    SLICE_X17Y129        FDRE                                         r  s5_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.357     2.040    clk_IBUF_BUFG
    SLICE_X17Y129        FDRE                                         r  s5_reg[23]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s5_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.298ns  (logic 1.403ns (42.538%)  route 1.895ns (57.462%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.346ns (routing 0.593ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.783     2.789    m8/a_IBUF[1]
    SLICE_X17Y127        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.887 r  m8/m_reg_i_53/O
                         net (fo=1, routed)           0.009     2.896    m8/m_reg_i_53_n_0
    SLICE_X17Y127        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.082 r  m8/m_reg_i_6__0/CO[7]
                         net (fo=1, routed)           0.026     3.108    m8/m_reg_i_6__0_n_0
    SLICE_X17Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.123 r  m8/m_reg_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     3.149    m7/s5_reg[23][0]
    SLICE_X17Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.164 r  m7/m_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     3.190    m7/m_reg_i_4__0_n_0
    SLICE_X17Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     3.273 r  m7/m_reg_i_4__1/O[1]
                         net (fo=2, routed)           0.025     3.298    s50[25]
    SLICE_X17Y130        FDRE                                         r  s5_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.346     2.028    clk_IBUF_BUFG
    SLICE_X17Y130        FDRE                                         r  s5_reg[25]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s5_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.297ns  (logic 1.428ns (43.310%)  route 1.869ns (56.690%))
  Logic Levels:           6  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.357ns (routing 0.593ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.783     2.789    m8/a_IBUF[1]
    SLICE_X17Y127        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.887 r  m8/m_reg_i_53/O
                         net (fo=1, routed)           0.009     2.896    m8/m_reg_i_53_n_0
    SLICE_X17Y127        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.082 r  m8/m_reg_i_6__0/CO[7]
                         net (fo=1, routed)           0.026     3.108    m8/m_reg_i_6__0_n_0
    SLICE_X17Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.123 r  m8/m_reg_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     3.149    m7/s5_reg[23][0]
    SLICE_X17Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.123     3.272 r  m7/m_reg_i_4__0/O[5]
                         net (fo=2, routed)           0.025     3.297    s50[21]
    SLICE_X17Y129        FDRE                                         r  s5_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.357     2.040    clk_IBUF_BUFG
    SLICE_X17Y129        FDRE                                         r  s5_reg[21]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s5_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.290ns  (logic 1.394ns (42.368%)  route 1.896ns (57.632%))
  Logic Levels:           7  (CARRY8=4 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.346ns (routing 0.593ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  a_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    a_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  a_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.783     2.789    m8/a_IBUF[1]
    SLICE_X17Y127        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.887 r  m8/m_reg_i_53/O
                         net (fo=1, routed)           0.009     2.896    m8/m_reg_i_53_n_0
    SLICE_X17Y127        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.082 r  m8/m_reg_i_6__0/CO[7]
                         net (fo=1, routed)           0.026     3.108    m8/m_reg_i_6__0_n_0
    SLICE_X17Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.123 r  m8/m_reg_i_5__0/CO[7]
                         net (fo=1, routed)           0.026     3.149    m7/s5_reg[23][0]
    SLICE_X17Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.164 r  m7/m_reg_i_4__0/CO[7]
                         net (fo=1, routed)           0.026     3.190    m7/m_reg_i_4__0_n_0
    SLICE_X17Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     3.264 r  m7/m_reg_i_4__1/O[2]
                         net (fo=2, routed)           0.026     3.290    s50[26]
    SLICE_X17Y130        FDRE                                         r  s5_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.490     0.490 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.490    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.490 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.659    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.683 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         1.346     2.028    clk_IBUF_BUFG
    SLICE_X17Y130        FDRE                                         r  s5_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.165ns (23.345%)  route 0.542ns (76.655%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.973ns (routing 0.399ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[1]_inst/I
    N22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.125     0.125 r  b_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.125    b_IBUF[1]_inst/OUT
    N22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.125 r  b_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.523     0.648    m8/b_IBUF[1]
    SLICE_X15Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     0.670 r  m8/m_reg_i_29/O
                         net (fo=1, routed)           0.012     0.682    m8/m_reg_i_29_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.700 r  m8/m_reg_i_3__1/O[1]
                         net (fo=2, routed)           0.007     0.707    s60[1]
    SLICE_X15Y121        FDRE                                         r  s6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.973     1.724    clk_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  s6_reg[1]/C

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s6_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.180ns (24.937%)  route 0.542ns (75.063%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.973ns (routing 0.399ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[1]_inst/I
    N22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.125     0.125 r  b_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.125    b_IBUF[1]_inst/OUT
    N22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.125 r  b_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.523     0.648    m8/b_IBUF[1]
    SLICE_X15Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     0.670 r  m8/m_reg_i_29/O
                         net (fo=1, routed)           0.012     0.682    m8/m_reg_i_29_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.033     0.715 r  m8/m_reg_i_3__1/O[2]
                         net (fo=2, routed)           0.007     0.722    s60[2]
    SLICE_X15Y121        FDRE                                         r  s6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.973     1.724    clk_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  s6_reg[2]/C

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.194ns (26.364%)  route 0.542ns (73.636%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.973ns (routing 0.399ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[1]_inst/I
    N22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.125     0.125 r  b_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.125    b_IBUF[1]_inst/OUT
    N22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.125 r  b_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.523     0.648    m8/b_IBUF[1]
    SLICE_X15Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     0.670 r  m8/m_reg_i_29/O
                         net (fo=1, routed)           0.012     0.682    m8/m_reg_i_29_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.047     0.729 r  m8/m_reg_i_3__1/O[3]
                         net (fo=2, routed)           0.007     0.736    s60[3]
    SLICE_X15Y121        FDRE                                         r  s6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.973     1.724    clk_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  s6_reg[3]/C

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            s6_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.157ns (21.202%)  route 0.585ns (78.798%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.972ns (routing 0.399ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[4]_inst/I
    N23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.125     0.125 r  b_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.125    b_IBUF[4]_inst/OUT
    N23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.125 r  b_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.567     0.692    m8/b_IBUF[4]
    SLICE_X15Y121        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     0.706 r  m8/m_reg_i_26/O
                         net (fo=1, routed)           0.011     0.717    m8/m_reg_i_26_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     0.735 r  m8/m_reg_i_3__1/O[4]
                         net (fo=2, routed)           0.007     0.742    s60[4]
    SLICE_X15Y121        FDRE                                         r  s6_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.972     1.723    clk_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  s6_reg[4]/C

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            s6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.169ns (22.456%)  route 0.585ns (77.544%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.972ns (routing 0.399ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[4]_inst/I
    N23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.125     0.125 r  b_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.125    b_IBUF[4]_inst/OUT
    N23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.125 r  b_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.567     0.692    m8/b_IBUF[4]
    SLICE_X15Y121        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     0.706 r  m8/m_reg_i_26/O
                         net (fo=1, routed)           0.011     0.717    m8/m_reg_i_26_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.030     0.747 r  m8/m_reg_i_3__1/O[5]
                         net (fo=2, routed)           0.007     0.754    s60[5]
    SLICE_X15Y121        FDRE                                         r  s6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.972     1.723    clk_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  s6_reg[5]/C

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s6_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.214ns (28.312%)  route 0.542ns (71.688%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.972ns (routing 0.399ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[1]_inst/I
    N22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.125     0.125 r  b_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.125    b_IBUF[1]_inst/OUT
    N22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.125 r  b_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.523     0.648    m8/b_IBUF[1]
    SLICE_X15Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     0.670 r  m8/m_reg_i_29/O
                         net (fo=1, routed)           0.012     0.682    m8/m_reg_i_29_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.067     0.749 r  m8/m_reg_i_3__1/O[6]
                         net (fo=2, routed)           0.007     0.756    s60[6]
    SLICE_X15Y121        FDRE                                         r  s6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.972     1.723    clk_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  s6_reg[6]/C

Slack:                    inf
  Source:                 a[62]
                            (input port)
  Destination:            s5_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.187ns (24.634%)  route 0.574ns (75.366%))
  Logic Levels:           3  (CARRY8=1 IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.960ns (routing 0.399ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H26                                               0.000     0.000 r  a[62] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[62]_inst/I
    H26                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.153     0.153 r  a_IBUF[62]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.153    a_IBUF[62]_inst/OUT
    H26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.153 r  a_IBUF[62]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.567     0.720    m7/a_IBUF[30]
    SLICE_X17Y130        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.034     0.754 r  m7/m_reg_i_4__1/O[7]
                         net (fo=2, routed)           0.007     0.761    s50[31]
    SLICE_X17Y130        FDRE                                         r  s5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.960     1.711    clk_IBUF_BUFG
    SLICE_X17Y130        FDRE                                         r  s5_reg[31]/C

Slack:                    inf
  Source:                 b[11]
                            (input port)
  Destination:            s6_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.169ns (22.028%)  route 0.597ns (77.972%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.969ns (routing 0.399ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  b[11] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[11]_inst/I
    R23                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.127     0.127 r  b_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    b_IBUF[11]_inst/OUT
    R23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.127 r  b_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.574     0.700    m8/b_IBUF[11]
    SLICE_X15Y122        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     0.722 r  m8/m_reg_i_19__0/O
                         net (fo=1, routed)           0.016     0.738    m8/m_reg_i_19__0_n_0
    SLICE_X15Y122        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     0.758 r  m8/m_reg_i_2__0/O[3]
                         net (fo=2, routed)           0.007     0.765    s60[11]
    SLICE_X15Y122        FDRE                                         r  s6_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.969     1.720    clk_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  s6_reg[11]/C

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.223ns (29.155%)  route 0.542ns (70.845%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.972ns (routing 0.399ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[1]_inst/I
    N22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.125     0.125 r  b_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.125    b_IBUF[1]_inst/OUT
    N22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.125 r  b_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.523     0.648    m8/b_IBUF[1]
    SLICE_X15Y121        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     0.670 r  m8/m_reg_i_29/O
                         net (fo=1, routed)           0.012     0.682    m8/m_reg_i_29_n_0
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.076     0.758 r  m8/m_reg_i_3__1/O[7]
                         net (fo=2, routed)           0.007     0.765    s60[7]
    SLICE_X15Y121        FDRE                                         r  s6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.972     1.723    clk_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  s6_reg[7]/C

Slack:                    inf
  Source:                 b[10]
                            (input port)
  Destination:            s6_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@0.781ns period=1.563ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.168ns (21.661%)  route 0.607ns (78.339%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.969ns (routing 0.399ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  b[10] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[10]_inst/I
    R22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  b_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    b_IBUF[10]_inst/OUT
    R22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  b_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.586     0.713    m8/b_IBUF[10]
    SLICE_X15Y122        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     0.735 r  m8/m_reg_i_20__0/O
                         net (fo=1, routed)           0.014     0.749    m8/m_reg_i_20__0_n_0
    SLICE_X15Y122        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.768 r  m8/m_reg_i_2__0/O[2]
                         net (fo=2, routed)           0.007     0.775    s60[10]
    SLICE_X15Y122        FDRE                                         r  s6_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AA14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.619     0.619 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.619    clk_IBUF_inst/OUT
    AA14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.619 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.732    clk_IBUF
    BUFGCE_HDIO_X1Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.751 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=719, routed)         0.969     1.720    clk_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  s6_reg[10]/C





