#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sun Feb 23 19:08:56 2020
# Process ID: 15676
# Current directory: E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15040 E:\Users\Qlala\Documents\A2\A2\Sobel_Filter_HLS_System\Sobel_System\Sobel_system_ddr\Sobel_system_ddr.xpr
# Log file: E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/vivado.log
# Journal file: E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr\vivado.jou
#-----------------------------------------------------------sstart_guiopen_project E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.xpr
IINFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr'INFO: [Project 1-313] Project file moved from 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr' since last save.
SScanning sources...FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositoriesIINFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_Kernel_HLS/solution1'.IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.WWARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_axi_mem_intercon_0
design_1_processing_system7_0_0
design_1_rst_ps7_0_100M_0
design_1_xbar_0
design_1_ps7_0_axi_periph_0
design_1_auto_us_0
design_1_auto_us_1
design_1_auto_pc_1
oopen_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 875.582 ; gain = 267.836updateINFO: [Common 17-206] Exiting Vivaopen_bd_design {E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:hls:sobel:1.0 - sobel_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </sobel_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </sobel_0/Data_m_axi_OUTPUT_r>
Successfully read diagram <design_1> from BD file <E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 965.070 ; gain = 72.902
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.sdk -hwspec E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.sdk -hwspec E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_rst_ps7_0_100M_0 design_1_ps7_0_axi_periph_0 design_1_axi_mem_intercon_0 design_1_processing_system7_0_0}] -log ip_upgrade.log
Upgrading 'E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 12 to revision 20
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </sobel_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </sobel_0/Data_m_axi_OUTPUT_r>
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3422] Upgraded design_1_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </sobel_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </sobel_0/Data_m_axi_OUTPUT_r>
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 12 to revision 20
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </sobel_0/Data_m_axi_OUTPUT_r>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </sobel_0/Data_m_axi_OUTPUT_r>
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 10 to revision 13
Wrote  : <E:\Users\Qlala\Documents\A2\A2\Sobel_Filter_HLS_System\Sobel_System\Sobel_system_ddr\Sobel_system_ddr.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD 41-2124] The block design file <E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/design_1.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Users/Qlala/Documents/A2/A2/Sobel_Filter_HLS_System/Sobel_System/Sobel_system_ddr/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1076.898 ; gain = 75.254
export_ip_user_files -of_objects [get_ips {design_1_rst_ps7_0_100M_0 design_1_ps7_0_axi_periph_0 design_1_axi_mem_intercon_0 design_1_processing_system7_0_0}] -no_script -sync -force -quiet
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
