<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>suoglu.github.io</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>dpot</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ext_spi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_spi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.EXT_SPI_CLK.ASSOCIATED_BUSIF">SPI</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SPI</spirit:name>
      <spirit:busType spirit:vendor="suoglu.github.io" spirit:library="interface" spirit:name="SPI" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="suoglu.github.io" spirit:library="interface" spirit:name="SPI_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>nCS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>MOSI</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>MOSI</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SCLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>dpot_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7114e088</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>dpot_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7114e088</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e298b69c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a3bd9df0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_spi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>nCS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/dpot_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7114e088</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/dpot_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/dpot_v1_0/data/dpot.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dpot_v1_0/data/dpot.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dpot_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dpot_v1_0/src/dpot.h</spirit:name>
        <spirit:fileType>cppSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dpot_v1_0/src/dpot.cpp</spirit:name>
        <spirit:fileType>cppSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/dpot_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a3bd9df0</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Digital potentiometer, 60Ω-10kΩ, Pmod DPOT (AD5160)</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">dpot_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI_Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/Analog</xilinx:taxonomy>
        <xilinx:taxonomy>/Pmod</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>DPOT</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-12-24T12:56:07Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65f2f3fb_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4168c99e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@780d59ac_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19a09dcc_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70c28937_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45792ce_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@405d858e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5276e772_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@460ec5bd_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@787996b4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1964ea46_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41b25721_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e7431b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d149f96_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aff37d0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20b7016f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b43277a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aedfee9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c51fb38_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@660ae5ce_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@713cb7c8_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@450ce51a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58ed4a5d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@788be86_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@340ade3e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3634b9b8_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16c9499e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f0f6f01_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@799a457a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bc8fb9c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f4f255a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e93ee91_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56ece95e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bbae727_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38979a00_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@146ada0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9503e6d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d6c4e03_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f5999be_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c0ada22_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e784c92_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cd7845d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b6031af_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44bd9c47_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11ae50ac_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10a068d3_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7305f61_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25d78082_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b917875_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20049024_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78180724_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35c1ed9b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f2aed45_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19dd9475_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b0477a2_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67997345_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26c01b36_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58ff79c7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67aa70ba_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34c6e42e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b08445c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b46a612_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c8be8a3_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b7af3e5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c827350_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@252c4c4d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2251605_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f0b835f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@587ee732_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d2cc3bf_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4031f0cb_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49cb270b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a9eda74_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15fe9092_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2203cfa7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c01f451_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e821ef4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/pmod/Pmods/DPOT/Sources/ip_repo/dpot_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="073045c4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c0c2acd5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7be8d328"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f9a38560"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="69066243"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
