$date
	Sun Jan  1 20:58:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reverse_32_bit_vector_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in [31:0] $end
$scope module DUT $end
$var wire 32 # in [31:0] $end
$var wire 32 $ out [31:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b100100001101010001010100010010 $
b10010000101010011010100100100 #
b10010000101010011010100100100 "
b100100001101010001010100010010 !
$end
#1
b10000001010111101000100111000000 !
b10000001010111101000100111000000 $
b11000000100010010101111010000001 "
b11000000100010010101111010000001 #
b1 %
#2
b1001110101101000010010000100 !
b1001110101101000010010000100 $
b10000100100001001101011000001001 "
b10000100100001001101011000001001 #
b10 %
#3
b1100011010101101111000010110001 !
b1100011010101101111000010110001 $
b10110001111100000101011001100011 "
b10110001111100000101011001100011 #
b11 %
#4
b1101011110111011100100000110 !
b1101011110111011100100000110 $
b110101110010111101100001101 "
b110101110010111101100001101 #
b100 %
#5
b10001101100110011101111101000110 !
b10001101100110011101111101000110 $
b1000110110111111001100110001101 "
b1000110110111111001100110001101 #
b101 %
#6
b1100101100001001100001010110010 !
b1100101100001001100001010110010 $
b10110010110000101000010001100101 "
b10110010110000101000010001100101 #
b110 %
#7
b10010010100100011011110001001 !
b10010010100100011011110001001 $
b10001001001101110101001000010010 "
b10001001001101110101001000010010 #
b111 %
#8
b1000 %
