$ 1 0.000005 10.20027730826997 50 5 43 5e-11
L 352 368 272 368 0 0 false 5 0
L 352 336 272 336 0 1 false 5 0
L 352 304 272 304 0 0 false 5 0
L 352 272 272 272 0 0 false 5 0
w 352 368 784 368 0
w 784 336 352 336 0
w 352 304 784 304 0
w 784 272 352 272 0
L 400 -320 352 -320 0 1 false 5 0
L 400 -368 352 -368 0 1 false 5 0
L 400 -416 352 -416 0 0 false 5 0
w 368 496 368 528 0
w 352 496 368 496 0
L 368 544 272 544 0 1 false 5 0
L 352 496 272 496 0 0 false 5 0
207 2304 -160 2256 -160 5 SHIFTER_SHL
207 2304 -112 2256 -112 5 SHIFTER_SHR
207 2368 -224 2256 -224 5 SHIFTER_ROT
207 2272 -496 2224 -496 5 SHIFTER_ARI
207 2336 -528 2288 -528 5 A7
207 2624 -464 2688 -464 5 ALU0
207 2624 -432 2688 -432 5 ALU1
207 2624 -400 2688 -400 5 ALU2
207 2624 -368 2688 -368 5 ALU3
207 2624 -336 2688 -336 5 ALU4
207 2624 -304 2688 -304 5 ALU5
207 2624 -272 2688 -272 5 ALU6
207 2624 -240 2688 -240 5 ALU7
w 496 -320 560 -320 0
w 496 -320 400 -320 0
w 496 128 496 -320 0
w 720 608 720 528 0
w 528 608 720 608 0
w 528 1232 528 608 0
w 560 576 560 1200 0
w 624 576 560 576 0
w 624 512 624 576 0
x 1612 229 1790 232 4 30 Logic\sModule
207 1616 848 1568 848 5 AND
207 1616 880 1568 880 5 OR
207 1616 912 1568 912 5 XOR
. TB-LogicModule 0 6 22 27 A0 2 0 2 A1 5 1 2 A2 11 2 2 A3 8 3 2 A4 23 4 2 A5 20 5 2 A6 14 6 2 A7 17 7 2 AND_OUT 42 18 2 B0 1 9 2 B1 4 10 2 B2 10 11 2 B3 7 12 2 B4 22 13 2 B5 19 14 2 B6 13 15 2 B7 16 16 2 OR_OUT 43 19 2 Q0 25 4 3 Q1 28 5 3 Q2 30 6 3 Q3 32 7 3 Q4 40 8 3 Q5 38 9 3 Q6 36 10 3 Q7 34 11 3 XOR_OUT 78 20 2 AndGateElm\s1\s2\s3\rAndGateElm\s4\s5\s6\rAndGateElm\s7\s8\s9\rAndGateElm\s10\s11\s12\rAndGateElm\s13\s14\s15\rAndGateElm\s16\s17\s18\rAndGateElm\s19\s20\s21\rAndGateElm\s22\s23\s24\rTriStateElm\s3\s25\s26\rTriStateElm\s6\s28\s26\rTriStateElm\s12\s30\s26\rTriStateElm\s9\s32\s26\rTriStateElm\s18\s34\s26\rTriStateElm\s15\s36\s26\rTriStateElm\s21\s38\s26\rTriStateElm\s24\s40\s26\rTriStateElm\s45\s40\s44\rTriStateElm\s47\s38\s44\rTriStateElm\s49\s36\s44\rTriStateElm\s51\s34\s44\rTriStateElm\s53\s32\s44\rTriStateElm\s55\s30\s44\rTriStateElm\s57\s28\s44\rTriStateElm\s59\s25\s44\rOrGateElm\s1\s2\s59\rOrGateElm\s4\s5\s57\rOrGateElm\s10\s11\s55\rOrGateElm\s7\s8\s53\rOrGateElm\s22\s23\s45\rOrGateElm\s19\s20\s47\rOrGateElm\s13\s14\s49\rOrGateElm\s16\s17\s51\rTriStateElm\s61\s25\s62\rTriStateElm\s64\s28\s62\rTriStateElm\s66\s30\s62\rTriStateElm\s68\s32\s62\rTriStateElm\s70\s34\s62\rTriStateElm\s72\s36\s62\rTriStateElm\s74\s38\s62\rTriStateElm\s76\s40\s62\rXorGateElm\s4\s5\s64\rXorGateElm\s1\s2\s61\rXorGateElm\s10\s11\s66\rXorGateElm\s7\s8\s68\rXorGateElm\s22\s23\s76\rXorGateElm\s19\s20\s74\rXorGateElm\s13\s14\s72\rXorGateElm\s16\s17\s70\rInverterElm\s42\s26\rInverterElm\s43\s44\rInverterElm\s78\s62 0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s1\\s2\\s0\\s5\s1\\s2\\s0\\s5\s1\\s2\\s0\\s5\s1\\s2\\s0\\s5\s1\\s2\\s0\\s5\s1\\s2\\s0\\s5\s1\\s2\\s0\\s5\s1\\s2\\s0\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5
410 1616 272 1712 288 1 TB-LogicModule 0\s2\s5\s5 0\s2\s0\s5 0\s2\s0\s5 0\s2\s0\s5 0\s2\s0\s5 0\s2\s0\s5 0\s2\s0\s5 0\s2\s0\s5 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s2\s5\s5 0\s2\s0\s5 0\s2\s0\s5 0\s2\s0\s5 0\s2\s0\s5 0\s2\s0\s5 0\s2\s0\s5 0\s2\s0\s5 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 1\s2\s0\s5 1\s2\s0\s5 1\s2\s0\s5 1\s2\s0\s5 1\s2\s0\s5 1\s2\s0\s5 1\s2\s0\s5 1\s2\s0\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5
207 1616 496 1568 496 5 A7
207 1616 464 1568 464 5 A6
207 1616 432 1568 432 5 A5
207 1616 400 1568 400 5 A4
207 1616 368 1568 368 5 A3
207 1616 336 1568 336 5 A2
207 1616 304 1568 304 5 A1
207 1616 272 1568 272 5 A0
207 1616 784 1568 784 5 B7
207 1616 752 1568 752 5 B6
207 1616 720 1568 720 5 B5
207 1616 688 1568 688 5 B4
207 1616 656 1568 656 5 B3
207 1616 624 1568 624 5 B2
207 1616 592 1568 592 5 B1
207 1616 560 1568 560 5 B0
207 1840 400 1904 400 5 ALU0
207 1840 432 1904 432 5 ALU1
207 1840 464 1904 464 5 ALU2
207 1840 496 1904 496 5 ALU3
207 1840 528 1904 528 5 ALU4
207 1840 560 1904 560 5 ALU5
207 1840 592 1904 592 5 ALU6
207 1840 624 1904 624 5 ALU7
207 1008 0 960 0 4 BUS6
207 1008 32 960 32 4 BUS7
207 1008 -64 960 -64 4 BUS4
207 1008 -32 960 -32 4 BUS5
207 1008 -128 960 -128 4 BUS2
207 1008 -96 960 -96 4 BUS3
207 1008 -160 960 -160 4 BUS1
207 1008 -192 960 -192 4 BUS0
207 1408 1040 1456 1040 4 BUS6
207 1408 1072 1456 1072 4 BUS7
207 1408 976 1456 976 4 BUS4
207 1408 1008 1456 1008 4 BUS5
207 1408 912 1456 912 4 BUS2
207 1408 944 1456 944 4 BUS3
207 1408 880 1456 880 4 BUS1
207 1408 848 1456 848 4 BUS0
207 224 544 176 544 4 F5
207 224 496 176 496 4 F4
207 224 368 176 368 4 F3
207 224 336 176 336 4 F2
207 224 304 176 304 4 F1
207 224 272 176 272 4 F0
207 400 -320 400 -272 4 CLOCK
207 240 -368 192 -368 4 LATCH_OPERAND
207 240 -416 192 -416 4 LATCH_ACCUMULATOR
x 1283 818 1398 821 6 30 ALU\sOut
x 965 817 1080 820 4 30 ALU\sOut
x 648 816 724 819 4 30 A\sOut
x 845 238 1063 241 4 30 Control\sDecoder
x 1586 -646 1826 -643 4 30 Arithmetic\sModule
. TB-8BitControlledBuffer 0 3 9 17 D0 24 0 2 D1 21 1 2 D2 18 2 2 D3 15 3 2 D4 3 4 2 D5 6 5 2 D6 9 6 2 D7 12 7 2 Q0 25 0 3 Q1 22 1 3 Q2 19 2 3 Q3 16 3 3 Q4 4 4 3 Q5 7 5 3 Q6 10 6 3 Q7 13 7 3 ~EN 1 1 1 InverterElm\s1\s2\rTriStateElm\s3\s4\s2\rTriStateElm\s6\s7\s2\rTriStateElm\s9\s10\s2\rTriStateElm\s12\s13\s2\rTriStateElm\s15\s16\s2\rTriStateElm\s18\s19\s2\rTriStateElm\s21\s22\s2\rTriStateElm\s24\s25\s2 0\\s0.5\\s5\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000
410 624 848 640 864 1 TB-8BitControlledBuffer 0\s0.5\s5 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000
207 1920 -256 1984 -256 5 ALU7
207 1920 -288 1984 -288 5 ALU6
207 1920 -320 1984 -320 5 ALU5
207 1920 -352 1984 -352 5 ALU4
207 1920 -384 1984 -384 5 ALU3
207 1920 -416 1984 -416 5 ALU2
207 1920 -448 1984 -448 5 ALU1
207 1920 -480 1984 -480 5 ALU0
207 1920 -160 1968 -160 5 ADDER_CARRY_OUT
207 1504 96 1424 96 5 ADDER_OUT
207 1504 64 1424 64 5 ADC_SBB
207 1504 32 1424 32 5 TWOS_COMP
207 1504 0 1424 0 5 OP_MUX_SEL
207 1136 624 1184 624 5 SHIFTER_ARI
207 1136 592 1184 592 5 SHIFTER_ROT
207 1136 560 1184 560 5 SHIFTER_SHR
207 1136 528 1184 528 5 SHIFTER_SHL
207 1136 496 1184 496 5 XOR
207 1136 464 1184 464 5 OR
207 1136 432 1184 432 5 AND
207 1136 400 1184 400 5 TWOS_COMP
207 1136 368 1184 368 5 OP_MUX_SEL
207 1136 336 1184 336 5 ADC_SBB
207 1136 304 1184 304 5 ADDER_OUT
207 1504 -320 1456 -320 5 B0
207 1504 -288 1456 -288 5 B1
207 1504 -256 1456 -256 5 B2
207 1504 -224 1456 -224 5 B3
207 1504 -192 1456 -192 5 B4
207 1504 -160 1456 -160 5 B5
207 1504 -128 1456 -128 5 B6
207 1504 -96 1456 -96 5 B7
207 1504 -608 1456 -608 5 A0
207 1504 -576 1456 -576 5 A1
207 1504 -544 1456 -544 5 A2
207 1504 -512 1456 -512 5 A3
207 1504 -480 1456 -480 5 A4
207 1504 -448 1456 -448 5 A5
207 1504 -416 1456 -416 5 A6
207 1504 -384 1456 -384 5 A7
. TB-ArithmeticUnit 0 12 24 30 A0 1 0 2 A1 2 1 2 A2 3 2 2 A3 4 3 2 A4 15 4 2 A5 16 5 2 A6 17 6 2 A7 18 7 2 ADC_SBB 28 21 2 ADDER_OUT 36 22 2 B0 54 9 2 B1 58 10 2 B2 64 11 2 B3 61 12 2 B4 76 13 2 B5 73 14 2 B6 67 15 2 B7 70 16 2 CARRY_FLAG_IN 32 18 2 CARRY_OUT 27 14 3 OP_MUX_SEL 56 19 2 SUM0 37 4 3 SUM1 38 5 3 SUM2 39 6 3 SUM3 40 7 3 SUM4 41 8 3 SUM5 42 9 3 SUM6 43 10 3 SUM7 44 11 3 TWOS_COMP 30 20 2 FullAdderElm\s1\s2\s3\s4\s5\s6\s7\s8\s9\s10\s11\s12\s13\s14\rFullAdderElm\s15\s16\s17\s18\s19\s20\s21\s22\s23\s24\s25\s26\s14\s27\rInverterElm\s28\s29\rAndGateElm\s29\s30\s31\rAndGateElm\s32\s29\s33\rAndGateElm\s34\s35\s13\rInverterElm\s36\s34\rOrGateElm\s33\s31\s35\rCustomCompositeElm\s9\s10\s11\s12\s23\s24\s25\s26\s37\s38\s39\s40\s41\s42\s43\s44\s36\rMultiplexerElm\s54\s55\s56\s57\rMultiplexerElm\s58\s59\s56\s60\rMultiplexerElm\s61\s62\s56\s63\rMultiplexerElm\s64\s65\s56\s66\rMultiplexerElm\s67\s68\s56\s69\rMultiplexerElm\s70\s71\s56\s72\rMultiplexerElm\s73\s74\s56\s75\rMultiplexerElm\s76\s77\s56\s78\rXorGateElm\s57\s30\s5\rXorGateElm\s60\s30\s6\rXorGateElm\s66\s30\s7\rXorGateElm\s63\s30\s8\rXorGateElm\s78\s30\s19\rXorGateElm\s75\s30\s20\rXorGateElm\s69\s30\s21\rXorGateElm\s72\s30\s22\rRailElm\s55\rRailElm\s59\rRailElm\s65\rRailElm\s62\rRailElm\s77\rRailElm\s74\rRailElm\s68\rRailElm\s71 2\\s4\s2\\s4\s0\\s0.5\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s0.5\\s5\s0\\s2\\s0\\s5\s1\\sTB-8BitControlledBuffer\\s0\\\\s0.5\\\\s5\\s0\\\\s0.1\\\\s10000000000\\\\s100000000\\s0\\\\s0.1\\\\s10000000000\\\\s100000000\\s0\\\\s0.1\\\\s10000000000\\\\s100000000\\s0\\\\s0.1\\\\s10000000000\\\\s100000000\\s0\\\\s0.1\\\\s10000000000\\\\s100000000\\s0\\\\s0.1\\\\s10000000000\\\\s100000000\\s0\\\\s0.1\\\\s10000000000\\\\s100000000\\s0\\\\s0.1\\\\s10000000000\\\\s100000000\s0\\s1\s0\\s1\s0\\s1\s0\\s1\s0\\s1\s0\\s1\s0\\s1\s0\\s1\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
410 1504 -608 1584 -528 1 TB-ArithmeticUnit 2\s4 2\s4 0\s0.5\s5 0\s2\s0\s5 0\s2\s0\s5 0\s2\s0\s5 0\s0.5\s5 0\s2\s0\s5 1\sTB-8BitControlledBuffer\s0\\s0.5\\s5\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000 0\s1 0\s1 0\s1 0\s1 0\s1 0\s1 0\s1 0\s1 0\s2\s0\s5 0\s2\s5\s5 0\s2\s5\s5 0\s2\s5\s5 0\s2\s5\s5 0\s2\s5\s5 0\s2\s5\s5 0\s2\s5\s5 0\s0\s40\s5\s0\s0\s0.5 0\s0\s40\s5\s0\s0\s0.5 0\s0\s40\s5\s0\s0\s0.5 0\s0\s40\s5\s0\s0\s0.5 0\s0\s40\s5\s0\s0\s0.5 0\s0\s40\s5\s0\s0\s0.5 0\s0\s40\s5\s0\s0\s0.5 0\s0\s40\s5\s0\s0\s0.5
. TB-8BitControlledBufferInverted 0 3 9 17 D0 17 0 2 D1 16 1 2 D2 15 2 2 D3 14 3 2 D4 13 4 2 D5 12 5 2 D6 11 6 2 D7 10 7 2 Q0 9 0 3 Q1 8 1 3 Q2 7 2 3 Q3 6 3 3 Q4 5 4 3 Q5 4 5 3 Q6 3 6 3 Q7 2 7 3 ~EN 1 1 1 TriStateElm\s18\s9\s19\rTriStateElm\s21\s8\s19\rTriStateElm\s23\s7\s19\rTriStateElm\s25\s6\s19\rTriStateElm\s27\s2\s19\rTriStateElm\s29\s3\s19\rTriStateElm\s31\s4\s19\rTriStateElm\s33\s5\s19\rInverterElm\s1\s19\rInverterElm\s17\s18\rInverterElm\s16\s21\rInverterElm\s15\s23\rInverterElm\s14\s25\rInverterElm\s10\s27\rInverterElm\s11\s29\rInverterElm\s12\s31\rInverterElm\s13\s33 0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.1\\s10000000000\\s100000000\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5
410 1280 848 1344 864 1 TB-8BitControlledBufferInverted 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5
w 1344 1168 1344 1136 0
w 688 1168 688 1136 0
w 704 432 784 432 0
207 1008 -640 960 -640 4 BUS0
207 1008 -608 960 -608 4 BUS1
207 1008 -544 960 -544 4 BUS3
207 1008 -576 960 -576 4 BUS2
207 1008 -480 960 -480 4 BUS5
207 1008 -512 960 -512 4 BUS4
207 1008 -416 960 -416 4 BUS7
207 1008 -448 960 -448 4 BUS6
207 1136 32 1168 32 5 B7
207 1136 0 1168 0 5 B6
207 1136 -32 1168 -32 5 B5
207 1136 -64 1168 -64 5 B4
207 1136 -96 1168 -96 5 B3
207 1136 -128 1168 -128 5 B2
207 1136 -160 1168 -160 5 B1
207 1136 -192 1168 -192 5 B0
162 704 -80 704 -112 2 default-led 1 0 0 0.01
r 704 -112 704 -128 0 1000
g 704 -128 704 -144 0 0
g 672 -128 672 -144 0 0
r 672 -112 672 -128 0 1000
162 672 -80 672 -112 2 default-led 1 0 0 0.01
162 736 -80 736 -112 2 default-led 1 0 0 0.01
r 736 -112 736 -128 0 1000
g 736 -128 736 -144 0 0
g 768 -128 768 -144 0 0
r 768 -112 768 -128 0 1000
162 768 -80 768 -112 2 default-led 1 0 0 0.01
162 832 -80 832 -112 2 default-led 1 0 0 0.01
r 832 -112 832 -128 0 1000
g 832 -128 832 -144 0 0
g 800 -128 800 -144 0 0
r 800 -112 800 -128 0 1000
162 800 -80 800 -112 2 default-led 1 0 0 0.01
162 864 -80 864 -112 2 default-led 1 0 0 0.01
r 864 -112 864 -128 0 1000
g 864 -128 864 -144 0 0
g 896 -128 896 -144 0 0
r 896 -112 896 -128 0 1000
162 896 -80 896 -112 2 default-led 1 0 0 0.01
207 896 -80 896 -48 5 B0
207 864 -80 864 -48 5 B1
207 832 -80 832 -48 5 B2
207 800 -80 800 -48 5 B3
207 768 -80 768 -48 5 B4
207 736 -80 736 -48 5 B5
207 704 -80 704 -48 5 B6
207 672 -80 672 -48 5 B7
x 690 -178 879 -175 4 24 Operand\sRegister
w 704 528 720 528 0
w 528 1232 1024 1232 0
w 560 1200 1344 1200 0
207 1136 272 1184 272 5 PASS_A
207 752 848 800 848 5 ALU0
207 752 880 800 880 5 ALU1
207 752 912 800 912 5 ALU2
207 752 944 800 944 5 ALU3
207 752 976 800 976 5 ALU4
207 752 1008 800 1008 5 ALU5
207 752 1040 800 1040 5 ALU6
207 752 1072 800 1072 5 ALU7
207 1088 848 1136 848 4 BUS0
207 1088 880 1136 880 4 BUS1
207 1088 944 1136 944 4 BUS3
207 1088 912 1136 912 4 BUS2
207 1088 1008 1136 1008 4 BUS5
207 1088 976 1136 976 4 BUS4
207 1088 1072 1136 1072 4 BUS7
207 1088 1040 1136 1040 4 BUS6
207 672 -496 672 -464 5 A7
207 704 -496 704 -464 5 A6
207 736 -496 736 -464 5 A5
207 768 -496 768 -464 5 A4
207 800 -496 800 -464 5 A3
207 832 -496 832 -464 5 A2
207 864 -496 864 -464 5 A1
207 896 -496 896 -464 5 A0
207 624 848 592 848 5 A0
207 624 880 592 880 5 A1
207 624 912 592 912 5 A2
207 624 944 592 944 5 A3
207 624 976 592 976 5 A4
207 624 1008 592 1008 5 A5
207 624 1040 592 1040 5 A6
207 624 1072 592 1072 5 A7
207 1136 -416 1168 -416 5 A7
207 1136 -448 1168 -448 5 A6
207 1136 -480 1168 -480 5 A5
207 1136 -512 1168 -512 5 A4
207 1136 -544 1168 -544 5 A3
207 1136 -576 1168 -576 5 A2
207 1136 -608 1168 -608 5 A1
207 1136 -640 1168 -640 5 A0
207 1280 848 1232 848 5 ALU0
207 1280 880 1232 880 5 ALU1
207 1280 912 1232 912 5 ALU2
207 1280 944 1232 944 5 ALU3
207 1280 976 1232 976 5 ALU4
207 1280 1008 1232 1008 5 ALU5
207 1280 1040 1232 1040 5 ALU6
207 1280 1072 1232 1072 5 ALU7
207 960 1072 912 1072 5 ALU7
207 960 1040 912 1040 5 ALU6
207 960 1008 912 1008 5 ALU5
207 960 976 912 976 5 ALU4
207 960 944 912 944 5 ALU3
207 960 912 912 912 5 ALU2
207 960 880 912 880 5 ALU1
207 960 848 912 848 5 ALU0
w 480 432 480 544 0
w 640 544 480 544 0
w 624 512 640 512 0
w 608 512 624 512 0
w 608 432 704 432 0
w 480 432 528 432 0
w 368 544 480 544 0
w 544 528 528 528 0
w 544 496 544 448 0
w 544 432 528 432 0
w 544 432 544 448 0
w 544 432 544 416 0
151 640 528 704 528 0 2 0 5
151 544 512 608 512 0 2 5 5
151 544 432 608 432 0 2 0 5
w 528 528 368 528 0
162 896 -496 896 -528 2 default-led 1 0 0 0.01
r 896 -528 896 -544 0 1000
g 896 -544 896 -560 0 0
g 864 -544 864 -560 0 0
r 864 -528 864 -544 0 1000
162 864 -496 864 -528 2 default-led 1 0 0 0.01
162 800 -496 800 -528 2 default-led 1 0 0 0.01
r 800 -528 800 -544 0 1000
g 800 -544 800 -560 0 0
g 832 -544 832 -560 0 0
r 832 -528 832 -544 0 1000
162 832 -496 832 -528 2 default-led 1 0 0 0.01
162 768 -496 768 -528 2 default-led 1 0 0 0.01
r 768 -528 768 -544 0 1000
g 768 -544 768 -560 0 0
g 736 -544 736 -560 0 0
r 736 -528 736 -544 0 1000
162 736 -496 736 -528 2 default-led 1 0 0 0.01
162 672 -496 672 -528 2 default-led 1 0 0 0.01
r 672 -528 672 -544 0 1000
g 672 -544 672 -560 0 0
g 704 -544 704 -560 0 0
r 704 -528 704 -544 0 1000
162 704 -496 704 -528 2 default-led 1 0 0 0.01
w 560 128 1008 128 0
w 1008 96 544 96 0
w 544 -368 544 96 0
w 544 -368 400 -368 0
. TB-8bitRegister 0 3 11 18 CLK 27 10 2 D0 23 0 2 D1 20 1 2 D2 14 2 2 D3 17 3 2 D4 1 4 2 D5 5 5 2 D6 11 6 2 D7 8 7 2 Q0 24 0 3 Q1 21 1 3 Q2 15 2 3 Q3 18 3 3 Q4 2 4 3 Q5 6 5 3 Q6 12 6 3 Q7 9 7 3 ~EN 26 9 2 DFlipFlopElm\s1\s2\s3\s4\rDFlipFlopElm\s5\s6\s7\s4\rDFlipFlopElm\s8\s9\s10\s4\rDFlipFlopElm\s11\s12\s13\s4\rDFlipFlopElm\s14\s15\s16\s4\rDFlipFlopElm\s17\s18\s19\s4\rDFlipFlopElm\s20\s21\s22\s4\rDFlipFlopElm\s23\s24\s25\s4\rInverterElm\s26\s28\rAndGateElm\s27\s28\s4 0\\s0\s0\\s0\s0\\s0\s0\\s0\s0\\s0\s0\\s0\s0\\s0\s0\\s0\s0\\s0.5\\s5\s0\\s2\\s0\\s5
410 1008 -192 1072 -176 1 TB-8bitRegister 0\s0 0\s0 0\s0 0\s0 0\s0 0\s0 0\s0 0\s5 0\s0.5\s5 0\s2\s0\s5
w 576 -416 576 -352 0
. TB-ALU-FunctionDecoder 0 10 14 17 ADC_SBB 23 2 3 ADDER_OUT 25 1 3 AND 14 5 3 EN 43 5 2 F0 47 0 2 F1 46 1 2 F2 45 2 2 F3 44 3 2 OP_MUX_SELECT 21 3 3 OR 13 6 3 PASS_A 1 0 3 SHIFTER_ARI 4 11 3 SHIFTER_ROT 5 10 3 SHIFTER_SHL 9 8 3 SHIFTER_SHR 8 9 3 TWOS_COMP 15 4 3 XOR 12 7 3 AndGateElm\s2\s3\s4\rAndGateElm\s7\s2\s10\s8\rAndGateElm\s6\s7\s5\rAndGateElm\s6\s3\s11\s9\rNandGateElm\s16\s17\s15\rNandGateElm\s20\s20\s17\rNandGateElm\s18\s19\s20\rNandGateElm\s22\s16\s21\rNandGateElm\s19\s24\s23\rInverterElm\s27\s13\rInverterElm\s28\s12\rInverterElm\s29\s10\rInverterElm\s30\s11\rInverterElm\s31\s7\rInverterElm\s32\s6\rInverterElm\s33\s2\rInverterElm\s34\s3\rInverterElm\s35\s19\rInverterElm\s36\s16\rInverterElm\s37\s14\rInverterElm\s38\s22\rInverterElm\s39\s24\rInverterElm\s40\s18\rInverterElm\s41\s26\rInverterElm\s42\s1\rAndGateElm\s22\s16\s19\s18\s24\s26\s25\rInverterElm\s43\s48\rDeMultiplexerElm\s42\s41\s39\s40\s35\s36\s38\s37\s27\s28\s30\s29\s34\s33\s31\s32\s47\s46\s45\s44\s48 0\\s2\\s5\\s5\s0\\s3\\s5\\s5\s0\\s2\\s5\\s5\s0\\s3\\s5\\s5\s0\\s2\\s0\\s5\s0\\s2\\s5\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s2\\s0\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s0.5\\s5\s0\\s6\\s5\\s5\s0\\s0.5\\s5\s0\\s4
410 784 272 864 256 1 TB-ALU-FunctionDecoder 0\s2\s5\s5 0\s3\s5\s5 0\s2\s5\s5 0\s3\s5\s5 0\s2\s5\s5 0\s2\s0\s5 0\s2\s5\s5 0\s2\s0\s5 0\s2\s5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s0.5\s5 0\s6\s0\s5 0\s0.5\s5 0\s4
w 496 128 560 128 0
w 560 -320 864 -320 0
w 576 -416 400 -416 0
w 864 -352 576 -352 0
w 864 -320 1008 -320 0
w 1008 -352 864 -352 0
x 667 -599 896 -596 4 24 Accumulator\sRegister
410 1008 -640 1072 -624 1 TB-8bitRegister 0\s0 0\s0 0\s0 0\s0 0\s0 0\s0 0\s0 0\s5 0\s0.5\s5 0\s2\s5\s5
w 2944 -464 2928 -464 0
w 3008 -112 2304 -112 0
w 3008 -176 3008 -112 0
w 2768 -432 2800 -432 0
w 2768 -144 2768 -432 0
w 2368 -144 2768 -144 0
w 2368 -224 2368 -144 0
w 2400 -512 2848 -512 0
207 2800 -464 2752 -464 4 A0
w 2864 -448 2848 -448 0
w 2848 -480 2848 -512 0
w 2864 -480 2848 -480 0
150 2800 -448 2848 -448 0 2 5 5
w 2416 -224 2368 -224 0
w 2304 -256 2416 -256 0
w 2560 -160 2304 -160 0
w 2560 -176 2560 -160 0
207 2304 -256 2256 -256 4 A7
w 2416 -448 2384 -448 0
w 2400 -480 2416 -480 0
w 2400 -512 2400 -480 0
w 2384 -512 2400 -512 0
I 2288 -432 2336 -432 0 0.5 5
w 2480 -464 2496 -464 0
w 2464 -240 2496 -240 0
150 2416 -240 2464 -240 0 2 0 5
150 2336 -512 2384 -512 0 2 0 5
150 2336 -448 2384 -448 0 2 0 5
410 2944 -464 2976 -464 1 TB-8BitControlledBuffer 0\s0.5\s5 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000
410 2496 -464 2512 -464 1 TB-8BitControlledBuffer 0\s0.5\s5 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000
207 3072 -240 3136 -240 5 ALU7
207 3072 -272 3136 -272 5 ALU6
207 3072 -304 3136 -304 5 ALU5
207 3072 -336 3136 -336 5 ALU4
207 3072 -368 3136 -368 5 ALU3
207 3072 -400 3136 -400 5 ALU2
207 3072 -432 3136 -432 5 ALU1
207 3072 -464 3136 -464 5 ALU0
207 2336 -464 2288 -464 5 A6
207 2496 -432 2464 -432 5 A5
207 2496 -400 2464 -400 5 A4
207 2496 -368 2464 -368 5 A3
207 2496 -336 2464 -336 5 A2
207 2496 -304 2464 -304 5 A1
207 2496 -272 2464 -272 5 A0
207 2944 -240 2912 -240 5 A1
207 2944 -272 2912 -272 5 A2
207 2944 -304 2912 -304 5 A3
207 2944 -336 2912 -336 5 A4
207 2944 -368 2912 -368 5 A5
207 2944 -400 2912 -400 5 A6
207 2944 -432 2912 -432 5 A7
w 2336 -496 2272 -496 0
w 2272 -496 2272 -432 0
w 2272 -432 2288 -432 0
r 32 -976 32 -928 0 1000
g 32 -976 32 -992 0 0
r 96 -976 96 -928 0 1000
g 96 -976 96 -992 0 0
r 160 -976 160 -928 0 1000
g 160 -976 160 -992 0 0
r 224 -976 224 -928 0 1000
g 224 -976 224 -992 0 0
r 288 -976 288 -928 0 1000
g 288 -976 288 -992 0 0
r 352 -976 352 -928 0 1000
g 352 -976 352 -992 0 0
r 416 -976 416 -928 0 1000
g 416 -976 416 -992 0 0
g 480 -976 480 -992 0 0
r 480 -976 480 -928 0 1000
S 496 -880 496 -928 0 1 false 0 2
S 432 -880 432 -928 0 0 false 0 2
S 368 -880 368 -928 0 0 false 0 2
S 304 -880 304 -928 0 0 false 0 2
S 240 -880 240 -928 0 0 false 0 2
S 176 -880 176 -928 0 0 false 0 2
S 112 -880 112 -928 0 0 false 0 2
S 48 -880 48 -928 0 0 false 0 2
162 64 -784 64 -816 2 default-led 1 0 0 0.01
r 64 -816 64 -832 0 1000
g 64 -832 64 -848 0 0
w 48 -880 48 -784 0
w 48 -784 64 -768 0
w 64 -784 64 -768 0
162 128 -784 128 -816 2 default-led 1 0 0 0.01
r 128 -816 128 -832 0 1000
g 128 -832 128 -848 0 0
w 112 -880 112 -784 0
w 112 -784 128 -768 0
w 128 -784 128 -768 0
162 192 -784 192 -816 2 default-led 1 0 0 0.01
r 192 -816 192 -832 0 1000
g 192 -832 192 -848 0 0
w 176 -880 176 -784 0
w 176 -784 192 -768 0
w 192 -784 192 -768 0
162 256 -784 256 -816 2 default-led 1 0 0 0.01
r 256 -816 256 -832 0 1000
g 256 -832 256 -848 0 0
w 240 -880 240 -784 0
w 240 -784 256 -768 0
w 256 -784 256 -768 0
162 320 -784 320 -816 2 default-led 1 0 0 0.01
r 320 -816 320 -832 0 1000
g 320 -832 320 -848 0 0
w 304 -880 304 -784 0
w 304 -784 320 -768 0
w 320 -784 320 -768 0
162 384 -784 384 -816 2 default-led 1 0 0 0.01
r 384 -816 384 -832 0 1000
g 384 -832 384 -848 0 0
w 368 -880 368 -784 0
w 368 -784 384 -768 0
w 384 -784 384 -768 0
162 448 -784 448 -816 2 default-led 1 0 0 0.01
r 448 -816 448 -832 0 1000
g 448 -832 448 -848 0 0
w 432 -880 432 -784 0
w 432 -784 448 -768 0
w 448 -784 448 -768 0
w 512 -784 512 -768 0
w 496 -784 512 -768 0
w 496 -880 496 -784 0
g 512 -832 512 -848 0 0
r 512 -816 512 -832 0 1000
162 512 -784 512 -816 2 default-led 1 0 0 0.01
r 64 -976 64 -928 0 1000
r 128 -976 128 -928 0 1000
r 192 -976 192 -928 0 1000
r 256 -976 256 -928 0 1000
r 320 -976 320 -928 0 1000
r 384 -976 384 -928 0 1000
r 448 -976 448 -928 0 1000
r 512 -976 512 -928 0 1000
207 128 -768 128 -736 5 BUS6
207 64 -768 64 -736 5 BUS7
207 256 -768 256 -736 5 BUS4
207 192 -768 192 -736 5 BUS5
207 384 -768 384 -736 5 BUS2
207 320 -768 320 -736 5 BUS3
207 448 -768 448 -736 5 BUS1
207 512 -768 512 -736 5 BUS0
R 64 -976 64 -1008 0 0 40 5 0 0 0.5
R 128 -976 128 -1008 0 0 40 5 0 0 0.5
R 192 -976 192 -1008 0 0 40 5 0 0 0.5
R 256 -976 256 -1008 0 0 40 5 0 0 0.5
R 320 -976 320 -1008 0 0 40 5 0 0 0.5
R 384 -976 384 -1008 0 0 40 5 0 0 0.5
R 448 -976 448 -1008 0 0 40 5 0 0 0.5
R 512 -976 512 -1008 0 0 40 5 0 0 0.5
x 333 1042 443 1045 4 24 ROL:\s1111
x 335 959 445 962 4 24 ASL:\s1100
x 332 987 446 990 4 24 ASR:\s1101
x 329 1015 445 1018 4 24 ROR:\s1110
x 330 801 445 804 4 24 DEC:\s0110
x 330 826 443 829 4 24 AND:\s0111
x 345 851 447 854 4 24 OR:\s1000
x 329 933 444 936 4 24 SHR:\s1011
x 334 905 447 908 4 24 SHL:\s1010
x 329 879 447 882 4 24 XOR:\s1001
x 332 719 446 722 4 24 SUB:\s0011
x 331 746 445 749 4 24 SBB:\s0100
x 338 773 446 776 4 24 INC:\s0101
x 330 693 447 696 4 24 ADC:\s0010
x 331 666 448 669 4 24 ADD:\s0001
x 366 640 448 643 4 24 A:\s0000
207 688 1168 624 1168 5 PASS_A
152 2864 -464 2928 -464 0 2 5 5
152 2416 -464 2480 -464 0 2 0 5
w 1344 1200 1344 1168 0
w 1024 1232 1024 1136 0
184 2464 144 2560 144 0 1
184 2464 272 2560 272 0 1
184 2464 400 2560 400 0 1
184 2464 528 2560 528 0 1
w 2528 240 2576 240 0
w 2576 240 2576 368 0
w 2576 368 2528 368 0
w 2528 496 2576 496 0
w 2576 496 2576 368 0
w 2528 624 2576 624 0
w 2576 624 2576 496 0
w 2560 528 2608 528 0
w 2560 400 2608 400 0
w 2560 272 2608 272 0
w 2560 144 2608 144 0
152 2336 144 2400 144 0 2 0 5
w 2400 144 2464 144 0
207 2464 176 2432 176 4 BUS0
207 2464 304 2432 304 4 BUS1
207 2464 560 2432 560 4 BUS3
207 2464 432 2432 432 4 BUS2
207 2336 128 2304 128 5 ADDER_CARRY_OUT
207 2464 272 2400 272 5 ALU7
207 2320 592 2288 592 5 ALU7
207 2320 576 2288 576 5 ALU6
207 2320 560 2288 560 5 ALU5
207 2320 544 2288 544 5 ALU4
207 2320 512 2288 512 5 ALU3
207 2320 496 2288 496 5 ALU2
207 2320 480 2288 480 5 ALU1
207 2320 464 2288 464 5 ALU0
153 2320 528 2384 528 0 8 0 5
w 2384 528 2464 528 0
154 2240 320 2288 320 0 2 5 5
154 2240 400 2288 400 0 2 5 5
150 2320 368 2368 368 0 2 5 5
w 2320 352 2304 352 0
w 2304 352 2288 320 0
w 2320 384 2304 384 0
w 2304 384 2288 400 0
w 2368 368 2416 400 0
w 2416 400 2464 400 0
207 2240 416 2176 416 5 B7
207 2240 304 2176 304 5 A7
207 2208 368 2160 368 5 ALU7
w 2208 368 2240 336 0
w 2208 368 2240 384 0
w 2528 624 2480 656 0
w 2480 656 2256 656 0
207 2256 656 2192 656 4 RESTORE_FLAGS
410 2848 144 2912 160 1 TB-8bitRegister 0\s0 0\s0 0\s0 0\s0 0\s0 0\s0 0\s0 0\s5 0\s0.5\s5 0\s2\s5\s5
207 2848 432 2816 432 4 LATCH_FLAGS
207 2848 464 2768 464 4 CLOCK
w 2608 144 2848 144 0
w 2608 272 2848 176 0
w 2608 400 2848 208 0
w 2976 144 3056 144 0
w 2976 176 3056 176 0
w 2976 208 3056 208 0
w 2976 240 3056 240 0
g 2848 368 2832 368 0 0
g 2848 336 2832 336 0 0
g 2848 304 2832 304 0 0
g 2848 272 2832 272 0 0
w 2848 240 2816 256 0
w 2816 256 2608 528 0
207 3056 144 3088 144 5 CF
207 3056 176 3088 176 5 SF
207 3056 208 3088 208 5 OF
207 3056 240 3088 240 5 ZF
207 2848 624 2784 624 5 ZF
207 2848 592 2784 592 5 OF
207 2848 560 2784 560 5 SF
207 2848 528 2784 528 5 CF
g 2848 656 2816 656 0 0
g 2848 688 2816 688 0 0
g 2848 720 2816 720 0 0
g 2848 752 2816 752 0 0
207 2912 832 2800 832 4 LATCH_FLAGS
w 2912 832 2912 816 0
207 2976 528 3024 528 4 BUS0
207 2976 560 3024 560 4 BUS1
207 2976 624 3024 624 4 BUS3
207 2976 592 3024 592 4 BUS2
207 2976 688 3024 688 4 BUS5
207 2976 656 3024 656 4 BUS4
207 2976 752 3024 752 4 BUS7
207 2976 720 3024 720 4 BUS6
x 2588 53 2768 56 4 30 Flags\sModule
x 2566 -573 2829 -570 4 30 Shift/Rotate\sModule
207 1504 -32 1424 -32 5 CF
410 960 848 1008 848 1 TB-8BitControlledBuffer 0\s0.5\s5 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000
410 2848 528 2864 544 1 TB-8BitControlledBuffer 0\s0.5\s5 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000 0\s0.1\s10000000000\s100000000
207 192 -16 80 -16 4 LATCH_FLAGS
207 192 32 128 32 4 RESTORE_FLAGS
L 192 -16 272 -16 0 0 false 5 0
L 192 32 272 32 0 0 false 5 0
