# RISC-V-Single-cycle-core
Verilog implementation of a 32-bit RISC-V (RV32I) single-cycle processor featuring modular datapath design, control unit, ALU, register file, and functional simulation testbench. Demonstrates instruction execution, memory access, and branch handling in a single clock cycle.
