
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ul_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401040 <.init>:
  401040:	stp	x29, x30, [sp, #-16]!
  401044:	mov	x29, sp
  401048:	bl	4019a4 <tigetstr@plt+0x684>
  40104c:	ldp	x29, x30, [sp], #16
  401050:	ret

Disassembly of section .plt:

0000000000401060 <_exit@plt-0x20>:
  401060:	stp	x16, x30, [sp, #-16]!
  401064:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401068:	ldr	x17, [x16, #4088]
  40106c:	add	x16, x16, #0xff8
  401070:	br	x17
  401074:	nop
  401078:	nop
  40107c:	nop

0000000000401080 <_exit@plt>:
  401080:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401084:	ldr	x17, [x16]
  401088:	add	x16, x16, #0x0
  40108c:	br	x17

0000000000401090 <fputs@plt>:
  401090:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401094:	ldr	x17, [x16, #8]
  401098:	add	x16, x16, #0x8
  40109c:	br	x17

00000000004010a0 <exit@plt>:
  4010a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010a4:	ldr	x17, [x16, #16]
  4010a8:	add	x16, x16, #0x10
  4010ac:	br	x17

00000000004010b0 <dup@plt>:
  4010b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010b4:	ldr	x17, [x16, #24]
  4010b8:	add	x16, x16, #0x18
  4010bc:	br	x17

00000000004010c0 <setupterm@plt>:
  4010c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010c4:	ldr	x17, [x16, #32]
  4010c8:	add	x16, x16, #0x20
  4010cc:	br	x17

00000000004010d0 <tputs@plt>:
  4010d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010d4:	ldr	x17, [x16, #40]
  4010d8:	add	x16, x16, #0x28
  4010dc:	br	x17

00000000004010e0 <__cxa_atexit@plt>:
  4010e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010e4:	ldr	x17, [x16, #48]
  4010e8:	add	x16, x16, #0x30
  4010ec:	br	x17

00000000004010f0 <fputc@plt>:
  4010f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010f4:	ldr	x17, [x16, #56]
  4010f8:	add	x16, x16, #0x38
  4010fc:	br	x17

0000000000401100 <putwchar@plt>:
  401100:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401104:	ldr	x17, [x16, #64]
  401108:	add	x16, x16, #0x40
  40110c:	br	x17

0000000000401110 <fileno@plt>:
  401110:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401114:	ldr	x17, [x16, #72]
  401118:	add	x16, x16, #0x48
  40111c:	br	x17

0000000000401120 <signal@plt>:
  401120:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401124:	ldr	x17, [x16, #80]
  401128:	add	x16, x16, #0x50
  40112c:	br	x17

0000000000401130 <fclose@plt>:
  401130:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401134:	ldr	x17, [x16, #88]
  401138:	add	x16, x16, #0x58
  40113c:	br	x17

0000000000401140 <fopen@plt>:
  401140:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401144:	ldr	x17, [x16, #96]
  401148:	add	x16, x16, #0x60
  40114c:	br	x17

0000000000401150 <wcwidth@plt>:
  401150:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401154:	ldr	x17, [x16, #104]
  401158:	add	x16, x16, #0x68
  40115c:	br	x17

0000000000401160 <bindtextdomain@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401164:	ldr	x17, [x16, #112]
  401168:	add	x16, x16, #0x70
  40116c:	br	x17

0000000000401170 <ungetwc@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401174:	ldr	x17, [x16, #120]
  401178:	add	x16, x16, #0x78
  40117c:	br	x17

0000000000401180 <__libc_start_main@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401184:	ldr	x17, [x16, #128]
  401188:	add	x16, x16, #0x80
  40118c:	br	x17

0000000000401190 <tigetflag@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401194:	ldr	x17, [x16, #136]
  401198:	add	x16, x16, #0x88
  40119c:	br	x17

00000000004011a0 <memset@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011a4:	ldr	x17, [x16, #144]
  4011a8:	add	x16, x16, #0x90
  4011ac:	br	x17

00000000004011b0 <calloc@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011b4:	ldr	x17, [x16, #152]
  4011b8:	add	x16, x16, #0x98
  4011bc:	br	x17

00000000004011c0 <realloc@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011c4:	ldr	x17, [x16, #160]
  4011c8:	add	x16, x16, #0xa0
  4011cc:	br	x17

00000000004011d0 <close@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011d4:	ldr	x17, [x16, #168]
  4011d8:	add	x16, x16, #0xa8
  4011dc:	br	x17

00000000004011e0 <__gmon_start__@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011e4:	ldr	x17, [x16, #176]
  4011e8:	add	x16, x16, #0xb0
  4011ec:	br	x17

00000000004011f0 <getwc@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011f4:	ldr	x17, [x16, #184]
  4011f8:	add	x16, x16, #0xb8
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401204:	ldr	x17, [x16, #192]
  401208:	add	x16, x16, #0xc0
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401214:	ldr	x17, [x16, #200]
  401218:	add	x16, x16, #0xc8
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401224:	ldr	x17, [x16, #208]
  401228:	add	x16, x16, #0xd0
  40122c:	br	x17

0000000000401230 <warn@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401234:	ldr	x17, [x16, #216]
  401238:	add	x16, x16, #0xd8
  40123c:	br	x17

0000000000401240 <free@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401244:	ldr	x17, [x16, #224]
  401248:	add	x16, x16, #0xe0
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401254:	ldr	x17, [x16, #232]
  401258:	add	x16, x16, #0xe8
  40125c:	br	x17

0000000000401260 <warnx@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401264:	ldr	x17, [x16, #240]
  401268:	add	x16, x16, #0xf0
  40126c:	br	x17

0000000000401270 <fputws@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401274:	ldr	x17, [x16, #248]
  401278:	add	x16, x16, #0xf8
  40127c:	br	x17

0000000000401280 <dcgettext@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401284:	ldr	x17, [x16, #256]
  401288:	add	x16, x16, #0x100
  40128c:	br	x17

0000000000401290 <errx@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401294:	ldr	x17, [x16, #264]
  401298:	add	x16, x16, #0x108
  40129c:	br	x17

00000000004012a0 <iswprint@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012a4:	ldr	x17, [x16, #272]
  4012a8:	add	x16, x16, #0x110
  4012ac:	br	x17

00000000004012b0 <printf@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012b4:	ldr	x17, [x16, #280]
  4012b8:	add	x16, x16, #0x118
  4012bc:	br	x17

00000000004012c0 <__errno_location@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012c4:	ldr	x17, [x16, #288]
  4012c8:	add	x16, x16, #0x120
  4012cc:	br	x17

00000000004012d0 <getenv@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012d4:	ldr	x17, [x16, #296]
  4012d8:	add	x16, x16, #0x128
  4012dc:	br	x17

00000000004012e0 <fprintf@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012e4:	ldr	x17, [x16, #304]
  4012e8:	add	x16, x16, #0x130
  4012ec:	br	x17

00000000004012f0 <err@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012f4:	ldr	x17, [x16, #312]
  4012f8:	add	x16, x16, #0x138
  4012fc:	br	x17

0000000000401300 <setlocale@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401304:	ldr	x17, [x16, #320]
  401308:	add	x16, x16, #0x140
  40130c:	br	x17

0000000000401310 <ferror@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401314:	ldr	x17, [x16, #328]
  401318:	add	x16, x16, #0x148
  40131c:	br	x17

0000000000401320 <tigetstr@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401324:	ldr	x17, [x16, #336]
  401328:	add	x16, x16, #0x150
  40132c:	br	x17

Disassembly of section .text:

0000000000401330 <.text>:
  401330:	stp	x29, x30, [sp, #-112]!
  401334:	mov	x29, sp
  401338:	stp	x19, x20, [sp, #16]
  40133c:	mov	w19, w0
  401340:	mov	x20, x1
  401344:	mov	w0, #0x6                   	// #6
  401348:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  40134c:	add	x1, x1, #0xb08
  401350:	stp	x21, x22, [sp, #32]
  401354:	adrp	x21, 402000 <tigetstr@plt+0xce0>
  401358:	stp	x23, x24, [sp, #48]
  40135c:	add	x21, x21, #0xa88
  401360:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  401364:	stp	x25, x26, [sp, #64]
  401368:	add	x23, x23, #0x1a0
  40136c:	mov	w24, #0x0                   	// #0
  401370:	str	x27, [sp, #80]
  401374:	bl	401300 <setlocale@plt>
  401378:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  40137c:	add	x1, x1, #0xa70
  401380:	mov	x0, x21
  401384:	bl	401160 <bindtextdomain@plt>
  401388:	mov	x0, x21
  40138c:	adrp	x21, 401000 <_exit@plt-0x80>
  401390:	bl	401210 <textdomain@plt>
  401394:	add	x21, x21, #0xa60
  401398:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40139c:	add	x0, x0, #0x830
  4013a0:	bl	4029c0 <tigetstr@plt+0x16a0>
  4013a4:	adrp	x27, 402000 <tigetstr@plt+0xce0>
  4013a8:	mov	x1, x21
  4013ac:	mov	w0, #0x2                   	// #2
  4013b0:	bl	401120 <signal@plt>
  4013b4:	add	x27, x27, #0xd88
  4013b8:	mov	x1, x21
  4013bc:	mov	w0, #0xf                   	// #15
  4013c0:	bl	401120 <signal@plt>
  4013c4:	adrp	x21, 402000 <tigetstr@plt+0xce0>
  4013c8:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4013cc:	add	x21, x21, #0xc68
  4013d0:	add	x0, x0, #0xa98
  4013d4:	bl	4012d0 <getenv@plt>
  4013d8:	mov	x22, x0
  4013dc:	adrp	x26, 414000 <tigetstr@plt+0x12ce0>
  4013e0:	mov	w25, #0x1                   	// #1
  4013e4:	mov	x3, x27
  4013e8:	mov	x2, x21
  4013ec:	mov	x1, x20
  4013f0:	mov	w0, w19
  4013f4:	mov	x4, #0x0                   	// #0
  4013f8:	bl	401220 <getopt_long@plt>
  4013fc:	cmn	w0, #0x1
  401400:	b.eq	401474 <tigetstr@plt+0x154>  // b.none
  401404:	cmp	w0, #0x68
  401408:	b.eq	4017e4 <tigetstr@plt+0x4c4>  // b.none
  40140c:	b.gt	401450 <tigetstr@plt+0x130>
  401410:	cmp	w0, #0x54
  401414:	b.eq	401468 <tigetstr@plt+0x148>  // b.none
  401418:	cmp	w0, #0x56
  40141c:	b.ne	4017ac <tigetstr@plt+0x48c>  // b.any
  401420:	mov	w2, #0x5                   	// #5
  401424:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401428:	mov	x0, #0x0                   	// #0
  40142c:	add	x1, x1, #0xaa0
  401430:	bl	401280 <dcgettext@plt>
  401434:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  401438:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  40143c:	add	x2, x2, #0xab0
  401440:	ldr	x1, [x1, #400]
  401444:	bl	4012b0 <printf@plt>
  401448:	mov	w0, #0x0                   	// #0
  40144c:	bl	4010a0 <exit@plt>
  401450:	cmp	w0, #0x69
  401454:	b.ne	401460 <tigetstr@plt+0x140>  // b.any
  401458:	str	w25, [x23, #24]
  40145c:	b	4013e4 <tigetstr@plt+0xc4>
  401460:	cmp	w0, #0x74
  401464:	b.ne	4017ac <tigetstr@plt+0x48c>  // b.any
  401468:	ldr	x22, [x26, #368]
  40146c:	mov	w24, #0x1                   	// #1
  401470:	b	4013e4 <tigetstr@plt+0xc4>
  401474:	add	x2, sp, #0x6c
  401478:	mov	x0, x22
  40147c:	mov	w1, #0x1                   	// #1
  401480:	bl	4010c0 <setupterm@plt>
  401484:	ldr	w0, [sp, #108]
  401488:	cbz	w0, 401694 <tigetstr@plt+0x374>
  40148c:	cmp	w0, #0x1
  401490:	b.ne	40167c <tigetstr@plt+0x35c>  // b.any
  401494:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401498:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  40149c:	add	x0, x0, #0xcd0
  4014a0:	add	x23, x23, #0x1a0
  4014a4:	bl	401320 <tigetstr@plt>
  4014a8:	mov	x1, x0
  4014ac:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4014b0:	add	x0, x0, #0xcd8
  4014b4:	str	x1, [x23, #136]
  4014b8:	bl	401320 <tigetstr@plt>
  4014bc:	mov	x1, x0
  4014c0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4014c4:	add	x0, x0, #0xce0
  4014c8:	str	x1, [x23, #120]
  4014cc:	bl	401320 <tigetstr@plt>
  4014d0:	cmp	x0, #0x0
  4014d4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4014d8:	add	x1, x1, #0xce8
  4014dc:	csel	x1, x1, x0, eq  // eq = none
  4014e0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4014e4:	add	x0, x0, #0xcf0
  4014e8:	str	x1, [x23, #96]
  4014ec:	bl	401320 <tigetstr@plt>
  4014f0:	mov	x1, x0
  4014f4:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4014f8:	add	x0, x0, #0xcf8
  4014fc:	str	x1, [x23, #80]
  401500:	bl	401320 <tigetstr@plt>
  401504:	mov	x1, x0
  401508:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40150c:	add	x0, x0, #0xd00
  401510:	str	x1, [x23, #152]
  401514:	bl	401320 <tigetstr@plt>
  401518:	mov	x1, x0
  40151c:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401520:	add	x0, x0, #0xd08
  401524:	str	x1, [x23, #56]
  401528:	bl	401320 <tigetstr@plt>
  40152c:	mov	x1, x0
  401530:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401534:	add	x0, x0, #0xd10
  401538:	str	x1, [x23, #32]
  40153c:	bl	401320 <tigetstr@plt>
  401540:	mov	x1, x0
  401544:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401548:	add	x0, x0, #0xd18
  40154c:	str	x1, [x23, #64]
  401550:	bl	401320 <tigetstr@plt>
  401554:	mov	x1, x0
  401558:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40155c:	add	x0, x0, #0xd20
  401560:	str	x1, [x23, #72]
  401564:	bl	401320 <tigetstr@plt>
  401568:	mov	x1, x0
  40156c:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401570:	add	x0, x0, #0xd28
  401574:	str	x1, [x23, #48]
  401578:	bl	401320 <tigetstr@plt>
  40157c:	str	x0, [x23, #40]
  401580:	ldr	x1, [x23, #72]
  401584:	cbz	x1, 401728 <tigetstr@plt+0x408>
  401588:	ldr	x1, [x23, #56]
  40158c:	cbz	x1, 4016b0 <tigetstr@plt+0x390>
  401590:	ldr	x1, [x23, #64]
  401594:	cbz	x1, 401794 <tigetstr@plt+0x474>
  401598:	ldr	x1, [x23, #48]
  40159c:	cbz	x1, 401718 <tigetstr@plt+0x3f8>
  4015a0:	cbz	x0, 401740 <tigetstr@plt+0x420>
  4015a4:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4015a8:	add	x0, x0, #0xd30
  4015ac:	bl	401320 <tigetstr@plt>
  4015b0:	str	x0, [x23, #104]
  4015b4:	cbz	x0, 401738 <tigetstr@plt+0x418>
  4015b8:	ldr	x0, [x23, #56]
  4015bc:	cmp	x0, #0x0
  4015c0:	cset	w1, eq  // eq = none
  4015c4:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4015c8:	add	x0, x0, #0xd38
  4015cc:	str	w1, [x23, #88]
  4015d0:	bl	401190 <tigetflag@plt>
  4015d4:	cbz	w0, 4015e0 <tigetstr@plt+0x2c0>
  4015d8:	ldr	x0, [x23, #72]
  4015dc:	cbz	x0, 401778 <tigetstr@plt+0x458>
  4015e0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4015e4:	add	x0, x0, #0xd40
  4015e8:	bl	401190 <tigetflag@plt>
  4015ec:	cbz	w0, 4015f8 <tigetstr@plt+0x2d8>
  4015f0:	ldr	x0, [x23, #56]
  4015f4:	cbz	x0, 401770 <tigetstr@plt+0x450>
  4015f8:	adrp	x25, 414000 <tigetstr@plt+0x12ce0>
  4015fc:	bl	401ba8 <tigetstr@plt+0x888>
  401600:	ldr	w0, [x25, #376]
  401604:	cmp	w0, w19
  401608:	b.eq	401784 <tigetstr@plt+0x464>  // b.none
  40160c:	b.ge	401654 <tigetstr@plt+0x334>  // b.tcont
  401610:	adrp	x24, 402000 <tigetstr@plt+0xce0>
  401614:	add	x22, x25, #0x178
  401618:	add	x24, x24, #0xd48
  40161c:	nop
  401620:	ldr	x0, [x20, w0, sxtw #3]
  401624:	mov	x1, x24
  401628:	bl	401140 <fopen@plt>
  40162c:	mov	x21, x0
  401630:	cbz	x0, 401930 <tigetstr@plt+0x610>
  401634:	bl	4022f0 <tigetstr@plt+0xfd0>
  401638:	mov	x0, x21
  40163c:	bl	401130 <fclose@plt>
  401640:	ldr	w0, [x22]
  401644:	add	w0, w0, #0x1
  401648:	str	w0, [x22]
  40164c:	cmp	w0, w19
  401650:	b.lt	401620 <tigetstr@plt+0x300>  // b.tstop
  401654:	ldr	x0, [x23, #8]
  401658:	bl	401240 <free@plt>
  40165c:	mov	w0, #0x0                   	// #0
  401660:	ldp	x19, x20, [sp, #16]
  401664:	ldp	x21, x22, [sp, #32]
  401668:	ldp	x23, x24, [sp, #48]
  40166c:	ldp	x25, x26, [sp, #64]
  401670:	ldr	x27, [sp, #80]
  401674:	ldp	x29, x30, [sp], #112
  401678:	ret
  40167c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401680:	add	x1, x1, #0xc70
  401684:	mov	w2, #0x5                   	// #5
  401688:	mov	x0, #0x0                   	// #0
  40168c:	bl	401280 <dcgettext@plt>
  401690:	bl	401260 <warnx@plt>
  401694:	cbnz	w24, 4016e4 <tigetstr@plt+0x3c4>
  401698:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40169c:	mov	x2, #0x0                   	// #0
  4016a0:	mov	w1, #0x1                   	// #1
  4016a4:	add	x0, x0, #0xcc8
  4016a8:	bl	4010c0 <setupterm@plt>
  4016ac:	b	401494 <tigetstr@plt+0x174>
  4016b0:	ldr	x1, [x23, #80]
  4016b4:	cbz	x1, 4017a0 <tigetstr@plt+0x480>
  4016b8:	ldr	x2, [x23, #64]
  4016bc:	str	x1, [x23, #56]
  4016c0:	ldr	x3, [x23, #152]
  4016c4:	str	x3, [x23, #32]
  4016c8:	cbnz	x2, 401598 <tigetstr@plt+0x278>
  4016cc:	ldr	x2, [x23, #48]
  4016d0:	str	x1, [x23, #64]
  4016d4:	cbnz	x2, 4015a0 <tigetstr@plt+0x280>
  4016d8:	ldr	x1, [x23, #80]
  4016dc:	str	x1, [x23, #48]
  4016e0:	b	4015a0 <tigetstr@plt+0x280>
  4016e4:	mov	w2, #0x5                   	// #5
  4016e8:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4016ec:	mov	x0, #0x0                   	// #0
  4016f0:	add	x1, x1, #0xc90
  4016f4:	bl	401280 <dcgettext@plt>
  4016f8:	mov	x1, x22
  4016fc:	bl	401260 <warnx@plt>
  401700:	b	401698 <tigetstr@plt+0x378>
  401704:	ldr	x2, [x23, #64]
  401708:	str	x1, [x23, #56]
  40170c:	ldr	x3, [x23, #152]
  401710:	str	x3, [x23, #32]
  401714:	cbz	x2, 4016cc <tigetstr@plt+0x3ac>
  401718:	ldr	x1, [x23, #80]
  40171c:	cbz	x1, 4015a0 <tigetstr@plt+0x280>
  401720:	str	x1, [x23, #48]
  401724:	b	4015a0 <tigetstr@plt+0x280>
  401728:	ldr	x1, [x23, #48]
  40172c:	cbz	x1, 401750 <tigetstr@plt+0x430>
  401730:	str	x1, [x23, #72]
  401734:	b	401588 <tigetstr@plt+0x268>
  401738:	mov	w1, #0x0                   	// #0
  40173c:	b	4015c4 <tigetstr@plt+0x2a4>
  401740:	ldr	x0, [x23, #152]
  401744:	cbz	x0, 4015a4 <tigetstr@plt+0x284>
  401748:	str	x0, [x23, #40]
  40174c:	b	4015a4 <tigetstr@plt+0x284>
  401750:	ldr	x1, [x23, #80]
  401754:	cbz	x1, 401588 <tigetstr@plt+0x268>
  401758:	ldr	x2, [x23, #56]
  40175c:	str	x1, [x23, #72]
  401760:	cbz	x2, 401704 <tigetstr@plt+0x3e4>
  401764:	ldr	x2, [x23, #64]
  401768:	cbnz	x2, 401598 <tigetstr@plt+0x278>
  40176c:	b	4016cc <tigetstr@plt+0x3ac>
  401770:	ldr	x0, [x23, #104]
  401774:	cbnz	x0, 4015f8 <tigetstr@plt+0x2d8>
  401778:	mov	w0, #0x1                   	// #1
  40177c:	str	w0, [x23, #128]
  401780:	b	4015f8 <tigetstr@plt+0x2d8>
  401784:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  401788:	ldr	x0, [x0, #392]
  40178c:	bl	4022f0 <tigetstr@plt+0xfd0>
  401790:	b	401654 <tigetstr@plt+0x334>
  401794:	ldr	x1, [x23, #80]
  401798:	cbnz	x1, 4016cc <tigetstr@plt+0x3ac>
  40179c:	b	4015a0 <tigetstr@plt+0x280>
  4017a0:	ldr	x1, [x23, #64]
  4017a4:	cbnz	x1, 401598 <tigetstr@plt+0x278>
  4017a8:	b	4015a0 <tigetstr@plt+0x280>
  4017ac:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4017b0:	mov	w2, #0x5                   	// #5
  4017b4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4017b8:	add	x1, x1, #0xc40
  4017bc:	ldr	x19, [x0, #360]
  4017c0:	mov	x0, #0x0                   	// #0
  4017c4:	bl	401280 <dcgettext@plt>
  4017c8:	mov	x1, x0
  4017cc:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  4017d0:	mov	x0, x19
  4017d4:	ldr	x2, [x2, #400]
  4017d8:	bl	4012e0 <fprintf@plt>
  4017dc:	mov	w0, #0x1                   	// #1
  4017e0:	bl	4010a0 <exit@plt>
  4017e4:	adrp	x3, 414000 <tigetstr@plt+0x12ce0>
  4017e8:	mov	w2, #0x5                   	// #5
  4017ec:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4017f0:	mov	x0, #0x0                   	// #0
  4017f4:	ldr	x19, [x3, #384]
  4017f8:	add	x1, x1, #0xac8
  4017fc:	bl	401280 <dcgettext@plt>
  401800:	mov	x1, x19
  401804:	bl	401090 <fputs@plt>
  401808:	mov	w2, #0x5                   	// #5
  40180c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401810:	mov	x0, #0x0                   	// #0
  401814:	add	x1, x1, #0xad8
  401818:	bl	401280 <dcgettext@plt>
  40181c:	mov	x1, x0
  401820:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  401824:	mov	x0, x19
  401828:	ldr	x2, [x2, #400]
  40182c:	bl	4012e0 <fprintf@plt>
  401830:	mov	x1, x19
  401834:	mov	w0, #0xa                   	// #10
  401838:	bl	4010f0 <fputc@plt>
  40183c:	mov	w2, #0x5                   	// #5
  401840:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401844:	mov	x0, #0x0                   	// #0
  401848:	add	x1, x1, #0xaf8
  40184c:	bl	401280 <dcgettext@plt>
  401850:	mov	x1, x19
  401854:	bl	401090 <fputs@plt>
  401858:	mov	w2, #0x5                   	// #5
  40185c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401860:	mov	x0, #0x0                   	// #0
  401864:	add	x1, x1, #0xb10
  401868:	bl	401280 <dcgettext@plt>
  40186c:	mov	x1, x19
  401870:	bl	401090 <fputs@plt>
  401874:	mov	w2, #0x5                   	// #5
  401878:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  40187c:	mov	x0, #0x0                   	// #0
  401880:	add	x1, x1, #0xb20
  401884:	bl	401280 <dcgettext@plt>
  401888:	mov	x1, x19
  40188c:	bl	401090 <fputs@plt>
  401890:	mov	w2, #0x5                   	// #5
  401894:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401898:	mov	x0, #0x0                   	// #0
  40189c:	add	x1, x1, #0xb68
  4018a0:	bl	401280 <dcgettext@plt>
  4018a4:	mov	x1, x19
  4018a8:	bl	401090 <fputs@plt>
  4018ac:	mov	x1, x19
  4018b0:	mov	w0, #0xa                   	// #10
  4018b4:	bl	4010f0 <fputc@plt>
  4018b8:	mov	w2, #0x5                   	// #5
  4018bc:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4018c0:	mov	x0, #0x0                   	// #0
  4018c4:	add	x1, x1, #0xbb8
  4018c8:	bl	401280 <dcgettext@plt>
  4018cc:	mov	x19, x0
  4018d0:	mov	w2, #0x5                   	// #5
  4018d4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4018d8:	mov	x0, #0x0                   	// #0
  4018dc:	add	x1, x1, #0xbd0
  4018e0:	bl	401280 <dcgettext@plt>
  4018e4:	mov	x4, x0
  4018e8:	adrp	x3, 402000 <tigetstr@plt+0xce0>
  4018ec:	add	x3, x3, #0xbe0
  4018f0:	mov	x2, x19
  4018f4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4018f8:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4018fc:	add	x1, x1, #0xbf0
  401900:	add	x0, x0, #0xc00
  401904:	bl	4012b0 <printf@plt>
  401908:	mov	w2, #0x5                   	// #5
  40190c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401910:	mov	x0, #0x0                   	// #0
  401914:	add	x1, x1, #0xc18
  401918:	bl	401280 <dcgettext@plt>
  40191c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401920:	add	x1, x1, #0xc38
  401924:	bl	4012b0 <printf@plt>
  401928:	mov	w0, #0x0                   	// #0
  40192c:	bl	4010a0 <exit@plt>
  401930:	mov	w2, #0x5                   	// #5
  401934:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401938:	add	x1, x1, #0xd50
  40193c:	bl	401280 <dcgettext@plt>
  401940:	ldrsw	x2, [x25, #376]
  401944:	mov	x1, x0
  401948:	mov	w0, #0x1                   	// #1
  40194c:	ldr	x2, [x20, x2, lsl #3]
  401950:	bl	4012f0 <err@plt>
  401954:	mov	x29, #0x0                   	// #0
  401958:	mov	x30, #0x0                   	// #0
  40195c:	mov	x5, x0
  401960:	ldr	x1, [sp]
  401964:	add	x2, sp, #0x8
  401968:	mov	x6, sp
  40196c:	movz	x0, #0x0, lsl #48
  401970:	movk	x0, #0x0, lsl #32
  401974:	movk	x0, #0x40, lsl #16
  401978:	movk	x0, #0x1330
  40197c:	movz	x3, #0x0, lsl #48
  401980:	movk	x3, #0x0, lsl #32
  401984:	movk	x3, #0x40, lsl #16
  401988:	movk	x3, #0x2938
  40198c:	movz	x4, #0x0, lsl #48
  401990:	movk	x4, #0x0, lsl #32
  401994:	movk	x4, #0x40, lsl #16
  401998:	movk	x4, #0x29b8
  40199c:	bl	401180 <__libc_start_main@plt>
  4019a0:	bl	401200 <abort@plt>
  4019a4:	adrp	x0, 413000 <tigetstr@plt+0x11ce0>
  4019a8:	ldr	x0, [x0, #4064]
  4019ac:	cbz	x0, 4019b4 <tigetstr@plt+0x694>
  4019b0:	b	4011e0 <__gmon_start__@plt>
  4019b4:	ret
  4019b8:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4019bc:	add	x0, x0, #0x168
  4019c0:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4019c4:	add	x1, x1, #0x168
  4019c8:	cmp	x1, x0
  4019cc:	b.eq	4019e4 <tigetstr@plt+0x6c4>  // b.none
  4019d0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4019d4:	ldr	x1, [x1, #2536]
  4019d8:	cbz	x1, 4019e4 <tigetstr@plt+0x6c4>
  4019dc:	mov	x16, x1
  4019e0:	br	x16
  4019e4:	ret
  4019e8:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4019ec:	add	x0, x0, #0x168
  4019f0:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4019f4:	add	x1, x1, #0x168
  4019f8:	sub	x1, x1, x0
  4019fc:	lsr	x2, x1, #63
  401a00:	add	x1, x2, x1, asr #3
  401a04:	cmp	xzr, x1, asr #1
  401a08:	asr	x1, x1, #1
  401a0c:	b.eq	401a24 <tigetstr@plt+0x704>  // b.none
  401a10:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  401a14:	ldr	x2, [x2, #2544]
  401a18:	cbz	x2, 401a24 <tigetstr@plt+0x704>
  401a1c:	mov	x16, x2
  401a20:	br	x16
  401a24:	ret
  401a28:	stp	x29, x30, [sp, #-32]!
  401a2c:	mov	x29, sp
  401a30:	str	x19, [sp, #16]
  401a34:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  401a38:	ldrb	w0, [x19, #408]
  401a3c:	cbnz	w0, 401a4c <tigetstr@plt+0x72c>
  401a40:	bl	4019b8 <tigetstr@plt+0x698>
  401a44:	mov	w0, #0x1                   	// #1
  401a48:	strb	w0, [x19, #408]
  401a4c:	ldr	x19, [sp, #16]
  401a50:	ldp	x29, x30, [sp], #32
  401a54:	ret
  401a58:	b	4019e8 <tigetstr@plt+0x6c8>
  401a5c:	nop
  401a60:	stp	x29, x30, [sp, #-16]!
  401a64:	mov	w0, #0x0                   	// #0
  401a68:	mov	x29, sp
  401a6c:	bl	401080 <_exit@plt>
  401a70:	stp	x29, x30, [sp, #-32]!
  401a74:	mov	x29, sp
  401a78:	str	x19, [sp, #16]
  401a7c:	mov	w19, w0
  401a80:	bl	401100 <putwchar@plt>
  401a84:	cmn	w0, #0x1
  401a88:	csinv	w0, w19, wzr, ne  // ne = any
  401a8c:	ldr	x19, [sp, #16]
  401a90:	ldp	x29, x30, [sp], #32
  401a94:	ret
  401a98:	stp	x29, x30, [sp, #-96]!
  401a9c:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  401aa0:	mov	x29, sp
  401aa4:	stp	x19, x20, [sp, #16]
  401aa8:	add	x20, x1, #0x1a0
  401aac:	str	w0, [x1, #416]
  401ab0:	ldr	w19, [x20, #4]
  401ab4:	cmp	w0, w19
  401ab8:	b.lt	401b50 <tigetstr@plt+0x830>  // b.tstop
  401abc:	stp	x25, x26, [sp, #64]
  401ac0:	mov	w26, #0xfffffff4            	// #-12
  401ac4:	movk	x26, #0x5, lsl #32
  401ac8:	mov	w25, #0xc                   	// #12
  401acc:	stp	x21, x22, [sp, #32]
  401ad0:	mov	w22, w0
  401ad4:	stp	x23, x24, [sp, #48]
  401ad8:	mov	w24, #0x7fffffff            	// #2147483647
  401adc:	mov	w23, #0x3ffffffe            	// #1073741822
  401ae0:	str	x27, [sp, #80]
  401ae4:	b	401b20 <tigetstr@plt+0x800>
  401ae8:	lsl	w19, w19, #1
  401aec:	smull	x21, w19, w25
  401af0:	cmp	x21, #0x0
  401af4:	cset	w27, ne  // ne = any
  401af8:	ldr	x0, [x20, #8]
  401afc:	mov	x1, x21
  401b00:	str	w19, [x20, #4]
  401b04:	bl	4011c0 <realloc@plt>
  401b08:	cmp	x0, #0x0
  401b0c:	ccmp	w27, #0x0, #0x4, eq  // eq = none
  401b10:	b.ne	401b7c <tigetstr@plt+0x85c>  // b.any
  401b14:	str	x0, [x20, #8]
  401b18:	cmp	w19, w22
  401b1c:	b.gt	401b40 <tigetstr@plt+0x820>
  401b20:	cmp	w19, w24
  401b24:	b.eq	401b5c <tigetstr@plt+0x83c>  // b.none
  401b28:	cmp	w19, w23
  401b2c:	b.le	401ae8 <tigetstr@plt+0x7c8>
  401b30:	mov	x21, x26
  401b34:	mov	w27, #0x1                   	// #1
  401b38:	mov	w19, #0x7fffffff            	// #2147483647
  401b3c:	b	401af8 <tigetstr@plt+0x7d8>
  401b40:	ldp	x21, x22, [sp, #32]
  401b44:	ldp	x23, x24, [sp, #48]
  401b48:	ldp	x25, x26, [sp, #64]
  401b4c:	ldr	x27, [sp, #80]
  401b50:	ldp	x19, x20, [sp, #16]
  401b54:	ldp	x29, x30, [sp], #96
  401b58:	ret
  401b5c:	mov	w2, #0x5                   	// #5
  401b60:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401b64:	mov	x0, #0x0                   	// #0
  401b68:	add	x1, x1, #0x9f8
  401b6c:	bl	401280 <dcgettext@plt>
  401b70:	mov	x1, x0
  401b74:	mov	w0, #0x1                   	// #1
  401b78:	bl	401290 <errx@plt>
  401b7c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401b80:	mov	x2, x21
  401b84:	add	x1, x1, #0xa10
  401b88:	mov	w0, #0x1                   	// #1
  401b8c:	bl	4012f0 <err@plt>
  401b90:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  401b94:	ldr	w1, [x1, #416]
  401b98:	cmp	w1, w0
  401b9c:	b.lt	401ba4 <tigetstr@plt+0x884>  // b.tstop
  401ba0:	ret
  401ba4:	b	401a98 <tigetstr@plt+0x778>
  401ba8:	stp	x29, x30, [sp, #-32]!
  401bac:	mov	x29, sp
  401bb0:	stp	x19, x20, [sp, #16]
  401bb4:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  401bb8:	add	x19, x20, #0x1a0
  401bbc:	ldr	x0, [x19, #8]
  401bc0:	cbz	x0, 401c00 <tigetstr@plt+0x8e0>
  401bc4:	ldr	w3, [x20, #416]
  401bc8:	mov	w2, #0xc                   	// #12
  401bcc:	mov	w1, #0x0                   	// #0
  401bd0:	smull	x2, w3, w2
  401bd4:	bl	4011a0 <memset@plt>
  401bd8:	mov	w0, #0x0                   	// #0
  401bdc:	str	wzr, [x19, #16]
  401be0:	bl	401b90 <tigetstr@plt+0x870>
  401be4:	str	wzr, [x20, #416]
  401be8:	ldr	w0, [x19, #20]
  401bec:	and	w0, w0, #0x1
  401bf0:	str	w0, [x19, #20]
  401bf4:	ldp	x19, x20, [sp, #16]
  401bf8:	ldp	x29, x30, [sp], #32
  401bfc:	ret
  401c00:	mov	w2, #0x2000                	// #8192
  401c04:	mov	x1, #0xc                   	// #12
  401c08:	mov	x0, #0x2000                	// #8192
  401c0c:	str	w2, [x19, #4]
  401c10:	bl	4011b0 <calloc@plt>
  401c14:	cbnz	x0, 401c2c <tigetstr@plt+0x90c>
  401c18:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401c1c:	mov	x2, #0xc                   	// #12
  401c20:	add	x1, x1, #0xa10
  401c24:	mov	w0, #0x1                   	// #1
  401c28:	bl	4012f0 <err@plt>
  401c2c:	str	x0, [x19, #8]
  401c30:	b	401bd8 <tigetstr@plt+0x8b8>
  401c34:	nop
  401c38:	adrp	x2, 401000 <_exit@plt-0x80>
  401c3c:	mov	w1, #0x1                   	// #1
  401c40:	add	x2, x2, #0xa70
  401c44:	b	4010d0 <tputs@plt>
  401c48:	stp	x29, x30, [sp, #-32]!
  401c4c:	mov	x29, sp
  401c50:	stp	x19, x20, [sp, #16]
  401c54:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  401c58:	add	x20, x20, #0x1a0
  401c5c:	mov	w19, w0
  401c60:	ldr	w0, [x20, #24]
  401c64:	cbnz	w0, 401c98 <tigetstr@plt+0x978>
  401c68:	ldr	w0, [x20, #28]
  401c6c:	cbnz	w0, 401ca8 <tigetstr@plt+0x988>
  401c70:	cmp	w19, #0x4
  401c74:	b.eq	401d08 <tigetstr@plt+0x9e8>  // b.none
  401c78:	b.le	401cc4 <tigetstr@plt+0x9a4>
  401c7c:	cmp	w19, #0x8
  401c80:	b.eq	401d3c <tigetstr@plt+0xa1c>  // b.none
  401c84:	cmp	w19, #0x10
  401c88:	b.ne	401cd0 <tigetstr@plt+0x9b0>  // b.any
  401c8c:	ldr	x0, [x20, #72]
  401c90:	cbz	x0, 401c98 <tigetstr@plt+0x978>
  401c94:	bl	401c38 <tigetstr@plt+0x918>
  401c98:	str	w19, [x20, #28]
  401c9c:	ldp	x19, x20, [sp, #16]
  401ca0:	ldp	x29, x30, [sp], #32
  401ca4:	ret
  401ca8:	cbnz	w19, 401d18 <tigetstr@plt+0x9f8>
  401cac:	cmp	w0, #0x8
  401cb0:	b.eq	401d4c <tigetstr@plt+0xa2c>  // b.none
  401cb4:	ldr	x0, [x20, #40]
  401cb8:	cbz	x0, 401c98 <tigetstr@plt+0x978>
  401cbc:	bl	401c38 <tigetstr@plt+0x918>
  401cc0:	b	401c98 <tigetstr@plt+0x978>
  401cc4:	cmp	w19, #0x2
  401cc8:	b.eq	401cfc <tigetstr@plt+0x9dc>  // b.none
  401ccc:	b.le	401ce0 <tigetstr@plt+0x9c0>
  401cd0:	ldr	x0, [x20, #80]
  401cd4:	cbz	x0, 401c98 <tigetstr@plt+0x978>
  401cd8:	bl	401c38 <tigetstr@plt+0x918>
  401cdc:	b	401c98 <tigetstr@plt+0x978>
  401ce0:	cbz	w19, 401c98 <tigetstr@plt+0x978>
  401ce4:	cmp	w19, #0x1
  401ce8:	b.ne	401cd0 <tigetstr@plt+0x9b0>  // b.any
  401cec:	ldr	x0, [x20, #48]
  401cf0:	cbz	x0, 401c98 <tigetstr@plt+0x978>
  401cf4:	bl	401c38 <tigetstr@plt+0x918>
  401cf8:	b	401c98 <tigetstr@plt+0x978>
  401cfc:	ldr	x0, [x20, #56]
  401d00:	cbz	x0, 401d08 <tigetstr@plt+0x9e8>
  401d04:	bl	401c38 <tigetstr@plt+0x918>
  401d08:	ldr	x0, [x20, #64]
  401d0c:	cbz	x0, 401c98 <tigetstr@plt+0x978>
  401d10:	bl	401c38 <tigetstr@plt+0x918>
  401d14:	b	401c98 <tigetstr@plt+0x978>
  401d18:	mov	w0, #0x0                   	// #0
  401d1c:	bl	401c48 <tigetstr@plt+0x928>
  401d20:	cmp	w19, #0x4
  401d24:	b.eq	401d08 <tigetstr@plt+0x9e8>  // b.none
  401d28:	b.gt	401c7c <tigetstr@plt+0x95c>
  401d2c:	cmp	w19, #0x2
  401d30:	b.eq	401cfc <tigetstr@plt+0x9dc>  // b.none
  401d34:	b.gt	401cd0 <tigetstr@plt+0x9b0>
  401d38:	b	401ce4 <tigetstr@plt+0x9c4>
  401d3c:	ldr	x0, [x20, #56]
  401d40:	cbz	x0, 401c98 <tigetstr@plt+0x978>
  401d44:	bl	401c38 <tigetstr@plt+0x918>
  401d48:	b	401c98 <tigetstr@plt+0x978>
  401d4c:	ldr	x0, [x20, #32]
  401d50:	cbz	x0, 401c98 <tigetstr@plt+0x978>
  401d54:	bl	401c38 <tigetstr@plt+0x918>
  401d58:	b	401c98 <tigetstr@plt+0x978>
  401d5c:	nop
  401d60:	stp	x29, x30, [sp, #-48]!
  401d64:	mov	x29, sp
  401d68:	stp	x19, x20, [sp, #16]
  401d6c:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  401d70:	add	x20, x20, #0x1a0
  401d74:	mov	w19, w1
  401d78:	bl	401100 <putwchar@plt>
  401d7c:	ldr	w0, [x20, #88]
  401d80:	cbz	w0, 401ddc <tigetstr@plt+0xabc>
  401d84:	ldr	w0, [x20, #28]
  401d88:	tbz	w0, #3, 401ddc <tigetstr@plt+0xabc>
  401d8c:	cmp	w19, #0x0
  401d90:	b.le	401ddc <tigetstr@plt+0xabc>
  401d94:	str	x21, [sp, #32]
  401d98:	mov	w21, #0x0                   	// #0
  401d9c:	b	401da4 <tigetstr@plt+0xa84>
  401da0:	mov	w21, w0
  401da4:	ldr	x0, [x20, #96]
  401da8:	cbz	x0, 401db0 <tigetstr@plt+0xa90>
  401dac:	bl	401c38 <tigetstr@plt+0x918>
  401db0:	add	w0, w21, #0x1
  401db4:	cmp	w19, w0
  401db8:	b.ne	401da0 <tigetstr@plt+0xa80>  // b.any
  401dbc:	mov	w19, #0x0                   	// #0
  401dc0:	ldr	x0, [x20, #104]
  401dc4:	cbz	x0, 401dcc <tigetstr@plt+0xaac>
  401dc8:	bl	401c38 <tigetstr@plt+0x918>
  401dcc:	cmp	w21, w19
  401dd0:	add	w19, w19, #0x1
  401dd4:	b.ne	401dc0 <tigetstr@plt+0xaa0>  // b.any
  401dd8:	ldr	x21, [sp, #32]
  401ddc:	ldp	x19, x20, [sp, #16]
  401de0:	ldp	x29, x30, [sp], #48
  401de4:	ret
  401de8:	stp	x29, x30, [sp, #-80]!
  401dec:	mov	x29, sp
  401df0:	str	x25, [sp, #64]
  401df4:	adrp	x25, 414000 <tigetstr@plt+0x12ce0>
  401df8:	stp	x19, x20, [sp, #16]
  401dfc:	ldr	w0, [x25, #416]
  401e00:	stp	x21, x22, [sp, #32]
  401e04:	add	x21, x25, #0x1a0
  401e08:	cmp	w0, #0x0
  401e0c:	b.le	401ee4 <tigetstr@plt+0xbc4>
  401e10:	mov	w19, #0x0                   	// #0
  401e14:	mov	w22, #0x0                   	// #0
  401e18:	stp	x23, x24, [sp, #48]
  401e1c:	mov	w23, #0x0                   	// #0
  401e20:	mov	w24, #0xc                   	// #12
  401e24:	ldr	x1, [x21, #8]
  401e28:	b	401e68 <tigetstr@plt+0xb48>
  401e2c:	ldr	w0, [x21, #112]
  401e30:	cbz	w0, 401ef4 <tigetstr@plt+0xbd4>
  401e34:	ldr	x0, [x21, #120]
  401e38:	cbz	x0, 401e48 <tigetstr@plt+0xb28>
  401e3c:	bl	401c38 <tigetstr@plt+0x918>
  401e40:	ldr	x1, [x21, #8]
  401e44:	add	x2, x1, x20
  401e48:	ldr	w2, [x2, #8]
  401e4c:	ldr	w3, [x21]
  401e50:	subs	w0, w2, #0x1
  401e54:	add	w0, w19, w0
  401e58:	csel	w19, w0, w19, gt
  401e5c:	add	w19, w19, #0x1
  401e60:	cmp	w3, w19
  401e64:	b.le	401ec8 <tigetstr@plt+0xba8>
  401e68:	smull	x20, w19, w24
  401e6c:	add	x2, x1, x20
  401e70:	ldrsb	w0, [x1, x20]
  401e74:	cmp	w0, w22
  401e78:	b.eq	401e90 <tigetstr@plt+0xb70>  // b.none
  401e7c:	bl	401c48 <tigetstr@plt+0x928>
  401e80:	add	w23, w23, #0x1
  401e84:	ldr	x1, [x21, #8]
  401e88:	add	x2, x1, x20
  401e8c:	ldrsb	w22, [x1, x20]
  401e90:	ldr	w0, [x2, #4]
  401e94:	cbz	w0, 401e2c <tigetstr@plt+0xb0c>
  401e98:	ldr	w1, [x2, #8]
  401e9c:	bl	401d60 <tigetstr@plt+0xa40>
  401ea0:	ldr	x1, [x21, #8]
  401ea4:	ldr	w3, [x21]
  401ea8:	add	x2, x1, x20
  401eac:	ldr	w2, [x2, #8]
  401eb0:	subs	w0, w2, #0x1
  401eb4:	add	w0, w19, w0
  401eb8:	csel	w19, w0, w19, gt
  401ebc:	add	w19, w19, #0x1
  401ec0:	cmp	w3, w19
  401ec4:	b.gt	401e68 <tigetstr@plt+0xb48>
  401ec8:	cbz	w22, 401ed4 <tigetstr@plt+0xbb4>
  401ecc:	mov	w0, #0x0                   	// #0
  401ed0:	bl	401c48 <tigetstr@plt+0x928>
  401ed4:	ldr	w0, [x21, #128]
  401ed8:	cbz	w0, 401f0c <tigetstr@plt+0xbec>
  401edc:	cbnz	w23, 401f58 <tigetstr@plt+0xc38>
  401ee0:	ldp	x23, x24, [sp, #48]
  401ee4:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  401ee8:	mov	w0, #0xa                   	// #10
  401eec:	bl	401100 <putwchar@plt>
  401ef0:	b	401f2c <tigetstr@plt+0xc0c>
  401ef4:	mov	w1, #0x1                   	// #1
  401ef8:	mov	w0, #0x20                  	// #32
  401efc:	bl	401d60 <tigetstr@plt+0xa40>
  401f00:	ldr	x1, [x21, #8]
  401f04:	add	x2, x1, x20
  401f08:	b	401e48 <tigetstr@plt+0xb28>
  401f0c:	mov	w0, #0xa                   	// #10
  401f10:	bl	401100 <putwchar@plt>
  401f14:	ldr	w0, [x21, #24]
  401f18:	cmp	w0, #0x0
  401f1c:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  401f20:	b.ne	401fe4 <tigetstr@plt+0xcc4>  // b.any
  401f24:	ldp	x23, x24, [sp, #48]
  401f28:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  401f2c:	ldr	x0, [x19, #384]
  401f30:	bl	401250 <fflush@plt>
  401f34:	ldr	w0, [x21, #112]
  401f38:	cbz	w0, 401f44 <tigetstr@plt+0xc24>
  401f3c:	sub	w0, w0, #0x1
  401f40:	str	w0, [x21, #112]
  401f44:	ldp	x19, x20, [sp, #16]
  401f48:	ldp	x21, x22, [sp, #32]
  401f4c:	ldr	x25, [sp, #64]
  401f50:	ldp	x29, x30, [sp], #80
  401f54:	b	401ba8 <tigetstr@plt+0x888>
  401f58:	ldr	w22, [x25, #416]
  401f5c:	mov	x1, #0x4                   	// #4
  401f60:	add	w19, w22, #0x1
  401f64:	sxtw	x19, w19
  401f68:	mov	x0, x19
  401f6c:	bl	4011b0 <calloc@plt>
  401f70:	mov	x20, x0
  401f74:	cbnz	x0, 402010 <tigetstr@plt+0xcf0>
  401f78:	cbz	x19, 402224 <tigetstr@plt+0xf04>
  401f7c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401f80:	mov	x2, #0x4                   	// #4
  401f84:	add	x1, x1, #0xa10
  401f88:	mov	w0, #0x1                   	// #1
  401f8c:	bl	4012f0 <err@plt>
  401f90:	mov	x19, x0
  401f94:	mov	w23, #0x0                   	// #0
  401f98:	mov	w0, #0xd                   	// #13
  401f9c:	bl	401100 <putwchar@plt>
  401fa0:	mov	w0, #0x20                  	// #32
  401fa4:	str	w0, [x19]
  401fa8:	str	wzr, [x19]
  401fac:	ldr	w0, [x19, #-4]!
  401fb0:	cmp	w0, #0x20
  401fb4:	b.eq	401fa8 <tigetstr@plt+0xc88>  // b.none
  401fb8:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  401fbc:	mov	x0, x20
  401fc0:	ldr	x1, [x19, #384]
  401fc4:	bl	401270 <fputws@plt>
  401fc8:	cbnz	w23, 4021ac <tigetstr@plt+0xe8c>
  401fcc:	mov	x0, x20
  401fd0:	bl	401240 <free@plt>
  401fd4:	mov	w0, #0xa                   	// #10
  401fd8:	bl	401100 <putwchar@plt>
  401fdc:	ldr	w0, [x21, #24]
  401fe0:	cbz	w0, 402178 <tigetstr@plt+0xe58>
  401fe4:	ldr	w19, [x25, #416]
  401fe8:	mov	x1, #0x4                   	// #4
  401fec:	add	w22, w19, #0x1
  401ff0:	sxtw	x22, w22
  401ff4:	mov	x0, x22
  401ff8:	bl	4011b0 <calloc@plt>
  401ffc:	mov	x20, x0
  402000:	cbnz	x0, 402094 <tigetstr@plt+0xd74>
  402004:	cbnz	x22, 401f7c <tigetstr@plt+0xc5c>
  402008:	str	wzr, [x22]
  40200c:	brk	#0x3e8
  402010:	cmp	w22, #0x0
  402014:	b.le	401f90 <tigetstr@plt+0xc70>
  402018:	mov	x19, x0
  40201c:	mov	w23, #0x0                   	// #0
  402020:	mov	w1, #0x0                   	// #0
  402024:	mov	w4, #0xc                   	// #12
  402028:	mov	w6, #0x5f                  	// #95
  40202c:	mov	w5, #0x20                  	// #32
  402030:	ldr	x3, [x21, #8]
  402034:	b	402048 <tigetstr@plt+0xd28>
  402038:	stur	w5, [x19, #-4]
  40203c:	add	w1, w1, #0x1
  402040:	cmp	w22, w1
  402044:	b.le	401f98 <tigetstr@plt+0xc78>
  402048:	smull	x2, w1, w4
  40204c:	add	x19, x19, #0x4
  402050:	add	x0, x3, x2
  402054:	ldrsb	w2, [x3, x2]
  402058:	cmp	w2, #0x8
  40205c:	b.eq	40208c <tigetstr@plt+0xd6c>  // b.none
  402060:	cmp	w2, #0x10
  402064:	b.ne	402038 <tigetstr@plt+0xd18>  // b.any
  402068:	ldr	w2, [x0, #4]
  40206c:	mov	w23, #0x1                   	// #1
  402070:	stur	w2, [x19, #-4]
  402074:	ldr	w2, [x0, #8]
  402078:	sub	w0, w2, #0x1
  40207c:	cmp	w2, w23
  402080:	add	w0, w1, w0
  402084:	csel	w1, w0, w1, gt
  402088:	b	40203c <tigetstr@plt+0xd1c>
  40208c:	stur	w6, [x19, #-4]
  402090:	b	40203c <tigetstr@plt+0xd1c>
  402094:	mov	x1, x0
  402098:	cmp	w19, #0x0
  40209c:	b.le	402140 <tigetstr@plt+0xe20>
  4020a0:	ldr	x1, [x21, #8]
  4020a4:	sub	w3, w19, #0x1
  4020a8:	mov	w0, #0xc                   	// #12
  4020ac:	mov	x4, x20
  4020b0:	add	x2, x1, #0xc
  4020b4:	mov	w11, #0x76                  	// #118
  4020b8:	mov	w10, #0x58                  	// #88
  4020bc:	mov	w9, #0x5f                  	// #95
  4020c0:	mov	w8, #0x21                  	// #33
  4020c4:	mov	w7, #0x67                  	// #103
  4020c8:	umaddl	x5, w3, w0, x2
  4020cc:	mov	w6, #0x5e                  	// #94
  4020d0:	mov	w0, #0x20                  	// #32
  4020d4:	b	402100 <tigetstr@plt+0xde0>
  4020d8:	cmp	w1, #0x1
  4020dc:	b.eq	40218c <tigetstr@plt+0xe6c>  // b.none
  4020e0:	cmp	w1, #0x2
  4020e4:	b.ne	402180 <tigetstr@plt+0xe60>  // b.any
  4020e8:	stur	w6, [x4, #-4]
  4020ec:	nop
  4020f0:	cmp	x5, x2
  4020f4:	mov	x1, x2
  4020f8:	b.eq	402138 <tigetstr@plt+0xe18>  // b.none
  4020fc:	add	x2, x2, #0xc
  402100:	ldrsb	w1, [x1]
  402104:	add	x4, x4, #0x4
  402108:	cmp	w1, #0x4
  40210c:	b.eq	402194 <tigetstr@plt+0xe74>  // b.none
  402110:	b.le	4020d8 <tigetstr@plt+0xdb8>
  402114:	cmp	w1, #0x8
  402118:	b.eq	4021a4 <tigetstr@plt+0xe84>  // b.none
  40211c:	cmp	w1, #0x10
  402120:	b.ne	40219c <tigetstr@plt+0xe7c>  // b.any
  402124:	stur	w8, [x4, #-4]
  402128:	cmp	x5, x2
  40212c:	mov	x1, x2
  402130:	b.ne	4020fc <tigetstr@plt+0xddc>  // b.any
  402134:	nop
  402138:	add	x1, x3, #0x1
  40213c:	add	x1, x20, x1, lsl #2
  402140:	mov	w0, #0x20                  	// #32
  402144:	str	w0, [x1]
  402148:	str	wzr, [x1]
  40214c:	ldr	w2, [x1, #-4]!
  402150:	cmp	w2, #0x20
  402154:	b.eq	402148 <tigetstr@plt+0xe28>  // b.none
  402158:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  40215c:	mov	x0, x20
  402160:	ldr	x1, [x19, #384]
  402164:	bl	401270 <fputws@plt>
  402168:	mov	w0, #0xa                   	// #10
  40216c:	bl	401100 <putwchar@plt>
  402170:	mov	x0, x20
  402174:	bl	401240 <free@plt>
  402178:	ldp	x23, x24, [sp, #48]
  40217c:	b	401f2c <tigetstr@plt+0xc0c>
  402180:	cbnz	w1, 40219c <tigetstr@plt+0xe7c>
  402184:	stur	w0, [x4, #-4]
  402188:	b	4020f0 <tigetstr@plt+0xdd0>
  40218c:	stur	w7, [x4, #-4]
  402190:	b	4020f0 <tigetstr@plt+0xdd0>
  402194:	stur	w11, [x4, #-4]
  402198:	b	4020f0 <tigetstr@plt+0xdd0>
  40219c:	stur	w10, [x4, #-4]
  4021a0:	b	4020f0 <tigetstr@plt+0xdd0>
  4021a4:	stur	w9, [x4, #-4]
  4021a8:	b	4020f0 <tigetstr@plt+0xdd0>
  4021ac:	mov	w0, #0xd                   	// #13
  4021b0:	bl	401100 <putwchar@plt>
  4021b4:	ldr	w0, [x20]
  4021b8:	mov	x22, x20
  4021bc:	mov	w23, #0x20                  	// #32
  4021c0:	cbz	w0, 4021dc <tigetstr@plt+0xebc>
  4021c4:	nop
  4021c8:	cmp	w0, #0x5f
  4021cc:	csel	w0, w0, w23, ne  // ne = any
  4021d0:	bl	401100 <putwchar@plt>
  4021d4:	ldr	w0, [x22, #4]!
  4021d8:	cbnz	w0, 4021c8 <tigetstr@plt+0xea8>
  4021dc:	mov	w0, #0xd                   	// #13
  4021e0:	bl	401100 <putwchar@plt>
  4021e4:	ldr	w0, [x20]
  4021e8:	mov	x22, x20
  4021ec:	mov	w23, #0x20                  	// #32
  4021f0:	cbz	w0, 401fcc <tigetstr@plt+0xcac>
  4021f4:	nop
  4021f8:	cmp	w0, #0x5f
  4021fc:	csel	w0, w0, w23, ne  // ne = any
  402200:	bl	401100 <putwchar@plt>
  402204:	ldr	w0, [x22, #4]!
  402208:	cbz	w0, 401fcc <tigetstr@plt+0xcac>
  40220c:	cmp	w0, #0x5f
  402210:	csel	w0, w0, w23, ne  // ne = any
  402214:	bl	401100 <putwchar@plt>
  402218:	ldr	w0, [x22, #4]!
  40221c:	cbnz	w0, 4021f8 <tigetstr@plt+0xed8>
  402220:	b	401fcc <tigetstr@plt+0xcac>
  402224:	mov	w0, #0xd                   	// #13
  402228:	bl	401100 <putwchar@plt>
  40222c:	str	wzr, [x19]
  402230:	brk	#0x3e8
  402234:	nop
  402238:	stp	x29, x30, [sp, #-48]!
  40223c:	mov	x29, sp
  402240:	stp	x19, x20, [sp, #16]
  402244:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  402248:	stp	x21, x22, [sp, #32]
  40224c:	add	x21, x19, #0x1a0
  402250:	ldr	w22, [x19, #416]
  402254:	ldr	w20, [x21, #16]
  402258:	bl	401de8 <tigetstr@plt+0xac8>
  40225c:	str	w20, [x21, #16]
  402260:	tbnz	w20, #31, 402280 <tigetstr@plt+0xf60>
  402264:	mov	w0, w20
  402268:	bl	401b90 <tigetstr@plt+0x870>
  40226c:	str	w22, [x19, #416]
  402270:	ldp	x19, x20, [sp, #16]
  402274:	ldp	x21, x22, [sp, #32]
  402278:	ldp	x29, x30, [sp], #48
  40227c:	ret
  402280:	str	w22, [x19, #416]
  402284:	str	wzr, [x21, #16]
  402288:	ldp	x19, x20, [sp, #16]
  40228c:	ldp	x21, x22, [sp, #32]
  402290:	ldp	x29, x30, [sp], #48
  402294:	ret
  402298:	stp	x29, x30, [sp, #-32]!
  40229c:	mov	x29, sp
  4022a0:	str	x19, [sp, #16]
  4022a4:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  4022a8:	add	x19, x19, #0x1a0
  4022ac:	ldr	w0, [x19, #112]
  4022b0:	add	w0, w0, #0x1
  4022b4:	str	w0, [x19, #112]
  4022b8:	bl	402238 <tigetstr@plt+0xf18>
  4022bc:	ldr	x0, [x19, #136]
  4022c0:	cbz	x0, 4022d4 <tigetstr@plt+0xfb4>
  4022c4:	bl	401c38 <tigetstr@plt+0x918>
  4022c8:	ldr	x0, [x19, #136]
  4022cc:	cbz	x0, 4022d4 <tigetstr@plt+0xfb4>
  4022d0:	bl	401c38 <tigetstr@plt+0x918>
  4022d4:	ldr	w0, [x19, #112]
  4022d8:	add	w0, w0, #0x1
  4022dc:	str	w0, [x19, #112]
  4022e0:	ldr	x19, [sp, #16]
  4022e4:	ldp	x29, x30, [sp], #32
  4022e8:	ret
  4022ec:	nop
  4022f0:	stp	x29, x30, [sp, #-80]!
  4022f4:	mov	x29, sp
  4022f8:	stp	x19, x20, [sp, #16]
  4022fc:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  402300:	add	x20, x20, #0x1a0
  402304:	stp	x21, x22, [sp, #32]
  402308:	mov	x22, #0x5f                  	// #95
  40230c:	mov	x21, x0
  402310:	movk	x22, #0x1, lsl #32
  402314:	stp	x23, x24, [sp, #48]
  402318:	mov	w23, #0x1                   	// #1
  40231c:	nop
  402320:	mov	x0, x21
  402324:	bl	4011f0 <getwc@plt>
  402328:	mov	w19, w0
  40232c:	cmn	w0, #0x1
  402330:	b.eq	40237c <tigetstr@plt+0x105c>  // b.none
  402334:	cmp	w19, #0xe
  402338:	b.eq	4024ac <tigetstr@plt+0x118c>  // b.none
  40233c:	b.hi	4023c8 <tigetstr@plt+0x10a8>  // b.pmore
  402340:	cmp	w19, #0xa
  402344:	b.eq	4024a4 <tigetstr@plt+0x1184>  // b.none
  402348:	b.ls	40239c <tigetstr@plt+0x107c>  // b.plast
  40234c:	cmp	w19, #0xc
  402350:	b.eq	402564 <tigetstr@plt+0x1244>  // b.none
  402354:	cmp	w19, #0xd
  402358:	b.ne	4024bc <tigetstr@plt+0x119c>  // b.any
  40235c:	mov	w0, #0x0                   	// #0
  402360:	str	wzr, [x20, #16]
  402364:	bl	401b90 <tigetstr@plt+0x870>
  402368:	mov	x0, x21
  40236c:	bl	4011f0 <getwc@plt>
  402370:	mov	w19, w0
  402374:	cmn	w0, #0x1
  402378:	b.ne	402334 <tigetstr@plt+0x1014>  // b.any
  40237c:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  402380:	ldr	w0, [x0, #416]
  402384:	cbnz	w0, 402660 <tigetstr@plt+0x1340>
  402388:	ldp	x19, x20, [sp, #16]
  40238c:	ldp	x21, x22, [sp, #32]
  402390:	ldp	x23, x24, [sp, #48]
  402394:	ldp	x29, x30, [sp], #80
  402398:	ret
  40239c:	cmp	w19, #0x8
  4023a0:	b.eq	40248c <tigetstr@plt+0x116c>  // b.none
  4023a4:	cmp	w19, #0x9
  4023a8:	b.ne	4024bc <tigetstr@plt+0x119c>  // b.any
  4023ac:	ldr	w0, [x20, #16]
  4023b0:	add	w0, w0, #0x8
  4023b4:	and	w0, w0, #0xfffffff8
  4023b8:	str	w0, [x20, #16]
  4023bc:	tbz	w0, #31, 402364 <tigetstr@plt+0x1044>
  4023c0:	str	wzr, [x20, #16]
  4023c4:	b	402320 <tigetstr@plt+0x1000>
  4023c8:	cmp	w19, #0x20
  4023cc:	b.eq	402484 <tigetstr@plt+0x1164>  // b.none
  4023d0:	b.ls	402414 <tigetstr@plt+0x10f4>  // b.plast
  4023d4:	cmp	w19, #0x5f
  4023d8:	b.ne	4024bc <tigetstr@plt+0x119c>  // b.any
  4023dc:	ldr	w1, [x20, #16]
  4023e0:	mov	w0, #0xc                   	// #12
  4023e4:	ldr	x5, [x20, #8]
  4023e8:	smull	x0, w1, w0
  4023ec:	add	x2, x5, x0
  4023f0:	ldp	w4, w3, [x2, #4]
  4023f4:	cbnz	w4, 402584 <tigetstr@plt+0x1264>
  4023f8:	tbnz	w3, #31, 402584 <tigetstr@plt+0x1264>
  4023fc:	stur	x22, [x2, #4]
  402400:	add	w0, w1, #0x1
  402404:	str	w0, [x20, #16]
  402408:	tbnz	w0, #31, 4023c0 <tigetstr@plt+0x10a0>
  40240c:	bl	401b90 <tigetstr@plt+0x870>
  402410:	b	402368 <tigetstr@plt+0x1048>
  402414:	cmp	w19, #0xf
  402418:	b.eq	402574 <tigetstr@plt+0x1254>  // b.none
  40241c:	cmp	w19, #0x1b
  402420:	b.ne	4024bc <tigetstr@plt+0x119c>  // b.any
  402424:	mov	x0, x21
  402428:	bl	4011f0 <getwc@plt>
  40242c:	cmp	w0, #0x38
  402430:	b.eq	402638 <tigetstr@plt+0x1318>  // b.none
  402434:	cmp	w0, #0x39
  402438:	b.eq	402610 <tigetstr@plt+0x12f0>  // b.none
  40243c:	cmp	w0, #0x37
  402440:	b.eq	402608 <tigetstr@plt+0x12e8>  // b.none
  402444:	mov	x1, x21
  402448:	stp	x25, x26, [sp, #64]
  40244c:	bl	401170 <ungetwc@plt>
  402450:	mov	x0, x21
  402454:	bl	4011f0 <getwc@plt>
  402458:	mov	w19, w0
  40245c:	mov	w2, #0x5                   	// #5
  402460:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402464:	mov	x0, #0x0                   	// #0
  402468:	add	x1, x1, #0xa30
  40246c:	bl	401280 <dcgettext@plt>
  402470:	mov	x1, x0
  402474:	mov	w3, w19
  402478:	mov	w2, #0x1b                  	// #27
  40247c:	mov	w0, #0x1                   	// #1
  402480:	bl	401290 <errx@plt>
  402484:	ldr	w1, [x20, #16]
  402488:	b	402400 <tigetstr@plt+0x10e0>
  40248c:	ldr	w0, [x20, #16]
  402490:	sub	w0, w0, #0x1
  402494:	str	w0, [x20, #16]
  402498:	tbnz	w0, #31, 4023c0 <tigetstr@plt+0x10a0>
  40249c:	bl	401b90 <tigetstr@plt+0x870>
  4024a0:	b	402368 <tigetstr@plt+0x1048>
  4024a4:	bl	401de8 <tigetstr@plt+0xac8>
  4024a8:	b	402320 <tigetstr@plt+0x1000>
  4024ac:	ldr	w0, [x20, #20]
  4024b0:	orr	w0, w0, #0x1
  4024b4:	str	w0, [x20, #20]
  4024b8:	b	402320 <tigetstr@plt+0x1000>
  4024bc:	mov	w0, w19
  4024c0:	bl	4012a0 <iswprint@plt>
  4024c4:	cbz	w0, 402320 <tigetstr@plt+0x1000>
  4024c8:	mov	w0, w19
  4024cc:	stp	x25, x26, [sp, #64]
  4024d0:	bl	401150 <wcwidth@plt>
  4024d4:	ldr	w25, [x20, #16]
  4024d8:	mov	w26, w0
  4024dc:	add	w24, w25, w0
  4024e0:	mov	w0, w24
  4024e4:	bl	401a98 <tigetstr@plt+0x778>
  4024e8:	mov	w1, #0xc                   	// #12
  4024ec:	sxtw	x8, w25
  4024f0:	ldr	x6, [x20, #8]
  4024f4:	smull	x3, w25, w1
  4024f8:	add	x1, x6, x3
  4024fc:	ldr	w5, [x1, #4]
  402500:	cbz	w5, 4026c4 <tigetstr@plt+0x13a4>
  402504:	cmp	w5, #0x5f
  402508:	b.eq	402788 <tigetstr@plt+0x1468>  // b.none
  40250c:	cmp	w5, w19
  402510:	b.eq	402740 <tigetstr@plt+0x1420>  // b.none
  402514:	ldr	w2, [x1, #8]
  402518:	add	w24, w25, w2
  40251c:	cmp	w2, #0x0
  402520:	b.le	40254c <tigetstr@plt+0x122c>
  402524:	sub	w2, w2, #0x1
  402528:	add	x0, x6, #0xc
  40252c:	add	x2, x2, x8
  402530:	ldrsb	w3, [x20, #20]
  402534:	add	x2, x2, x2, lsl #1
  402538:	add	x2, x0, x2, lsl #2
  40253c:	nop
  402540:	strb	w3, [x1], #12
  402544:	cmp	x2, x1
  402548:	b.ne	402540 <tigetstr@plt+0x1220>  // b.any
  40254c:	str	w24, [x20, #16]
  402550:	tbnz	w24, #31, 40268c <tigetstr@plt+0x136c>
  402554:	mov	w0, w24
  402558:	bl	401b90 <tigetstr@plt+0x870>
  40255c:	ldp	x25, x26, [sp, #64]
  402560:	b	402320 <tigetstr@plt+0x1000>
  402564:	bl	401de8 <tigetstr@plt+0xac8>
  402568:	mov	w0, w19
  40256c:	bl	401100 <putwchar@plt>
  402570:	b	402320 <tigetstr@plt+0x1000>
  402574:	ldr	w0, [x20, #20]
  402578:	and	w0, w0, #0xfffffffe
  40257c:	str	w0, [x20, #20]
  402580:	b	402320 <tigetstr@plt+0x1000>
  402584:	cmp	w1, #0x0
  402588:	b.le	402808 <tigetstr@plt+0x14e8>
  40258c:	sub	x2, x0, #0x4
  402590:	mov	w0, w1
  402594:	add	x2, x5, x2
  402598:	mov	w4, #0x0                   	// #0
  40259c:	nop
  4025a0:	tbz	w3, #31, 402674 <tigetstr@plt+0x1354>
  4025a4:	ldr	w3, [x2], #-12
  4025a8:	subs	w0, w0, #0x1
  4025ac:	mov	w4, #0x1                   	// #1
  4025b0:	b.ne	4025a0 <tigetstr@plt+0x1280>  // b.any
  4025b4:	str	wzr, [x20, #16]
  4025b8:	cmp	w3, #0x0
  4025bc:	b.le	402364 <tigetstr@plt+0x1044>
  4025c0:	sub	w4, w3, #0x1
  4025c4:	mov	w2, #0xc                   	// #12
  4025c8:	add	x4, x4, w0, sxtw
  4025cc:	add	x1, x5, #0xc
  4025d0:	smaddl	x2, w0, w2, x5
  4025d4:	ldrsb	w5, [x20, #20]
  4025d8:	add	x4, x4, x4, lsl #1
  4025dc:	add	x4, x1, x4, lsl #2
  4025e0:	ldrb	w1, [x2]
  4025e4:	orr	w1, w5, w1
  4025e8:	orr	w1, w1, #0x8
  4025ec:	strb	w1, [x2], #12
  4025f0:	cmp	x2, x4
  4025f4:	b.ne	4025e0 <tigetstr@plt+0x12c0>  // b.any
  4025f8:	add	w0, w0, w3
  4025fc:	str	w0, [x20, #16]
  402600:	tbz	w0, #31, 40240c <tigetstr@plt+0x10ec>
  402604:	b	4023c0 <tigetstr@plt+0x10a0>
  402608:	bl	402298 <tigetstr@plt+0xf78>
  40260c:	b	402320 <tigetstr@plt+0x1000>
  402610:	ldr	w0, [x20, #144]
  402614:	cmp	w0, #0x0
  402618:	cbz	w0, 4026b0 <tigetstr@plt+0x1390>
  40261c:	b.ge	40277c <tigetstr@plt+0x145c>  // b.tcont
  402620:	ldr	w1, [x20, #20]
  402624:	add	w0, w0, #0x1
  402628:	str	w0, [x20, #144]
  40262c:	and	w0, w1, #0xfffffffd
  402630:	str	w0, [x20, #20]
  402634:	b	402320 <tigetstr@plt+0x1000>
  402638:	ldr	w0, [x20, #144]
  40263c:	cmp	w0, #0x0
  402640:	cbz	w0, 402698 <tigetstr@plt+0x1378>
  402644:	b.le	40281c <tigetstr@plt+0x14fc>
  402648:	ldr	w1, [x20, #20]
  40264c:	sub	w0, w0, #0x1
  402650:	str	w0, [x20, #144]
  402654:	and	w0, w1, #0xfffffffb
  402658:	str	w0, [x20, #20]
  40265c:	b	402320 <tigetstr@plt+0x1000>
  402660:	ldp	x19, x20, [sp, #16]
  402664:	ldp	x21, x22, [sp, #32]
  402668:	ldp	x23, x24, [sp, #48]
  40266c:	ldp	x29, x30, [sp], #80
  402670:	b	401de8 <tigetstr@plt+0xac8>
  402674:	cbz	w4, 402738 <tigetstr@plt+0x1418>
  402678:	str	w0, [x20, #16]
  40267c:	cmp	w3, #0x0
  402680:	b.gt	4025c0 <tigetstr@plt+0x12a0>
  402684:	bl	401b90 <tigetstr@plt+0x870>
  402688:	b	402368 <tigetstr@plt+0x1048>
  40268c:	str	wzr, [x20, #16]
  402690:	ldp	x25, x26, [sp, #64]
  402694:	b	402320 <tigetstr@plt+0x1000>
  402698:	ldr	w0, [x20, #20]
  40269c:	mov	w1, #0xffffffff            	// #-1
  4026a0:	str	w1, [x20, #144]
  4026a4:	orr	w0, w0, #0x2
  4026a8:	str	w0, [x20, #20]
  4026ac:	b	402320 <tigetstr@plt+0x1000>
  4026b0:	ldr	w0, [x20, #20]
  4026b4:	str	w23, [x20, #144]
  4026b8:	orr	w0, w0, #0x4
  4026bc:	str	w0, [x20, #20]
  4026c0:	b	402320 <tigetstr@plt+0x1000>
  4026c4:	str	w19, [x1, #4]
  4026c8:	cmp	w26, #0x0
  4026cc:	b.le	402828 <tigetstr@plt+0x1508>
  4026d0:	sub	w5, w26, #0x1
  4026d4:	add	x4, x6, #0xc
  4026d8:	add	x5, x5, x8
  4026dc:	ldrsb	w7, [x20, #20]
  4026e0:	mov	x2, x1
  4026e4:	add	x5, x5, x5, lsl #1
  4026e8:	add	x4, x4, x5, lsl #2
  4026ec:	nop
  4026f0:	strb	w7, [x2], #12
  4026f4:	cmp	x4, x2
  4026f8:	b.ne	4026f0 <tigetstr@plt+0x13d0>  // b.any
  4026fc:	str	w26, [x1, #8]
  402700:	cmp	w26, #0x1
  402704:	b.le	40254c <tigetstr@plt+0x122c>
  402708:	sub	w4, w26, #0x2
  40270c:	add	x1, x3, #0x14
  402710:	add	x3, x4, x8
  402714:	add	x0, x6, #0x20
  402718:	add	x1, x6, x1
  40271c:	mov	w2, #0xffffffff            	// #-1
  402720:	add	x3, x3, x3, lsl #1
  402724:	add	x0, x0, x3, lsl #2
  402728:	str	w2, [x1], #12
  40272c:	cmp	x0, x1
  402730:	b.ne	402728 <tigetstr@plt+0x1408>  // b.any
  402734:	b	40254c <tigetstr@plt+0x122c>
  402738:	mov	w0, w1
  40273c:	b	40267c <tigetstr@plt+0x135c>
  402740:	cmp	w26, #0x0
  402744:	b.le	40254c <tigetstr@plt+0x122c>
  402748:	sub	w0, w26, #0x1
  40274c:	add	x6, x6, #0xc
  402750:	add	x0, x0, x8
  402754:	ldrsb	w3, [x20, #20]
  402758:	add	x0, x0, x0, lsl #1
  40275c:	add	x0, x6, x0, lsl #2
  402760:	ldrb	w2, [x1]
  402764:	orr	w2, w3, w2
  402768:	orr	w2, w2, #0x10
  40276c:	strb	w2, [x1], #12
  402770:	cmp	x1, x0
  402774:	b.ne	402760 <tigetstr@plt+0x1440>  // b.any
  402778:	b	40254c <tigetstr@plt+0x122c>
  40277c:	str	wzr, [x20, #144]
  402780:	bl	402238 <tigetstr@plt+0xf18>
  402784:	b	402320 <tigetstr@plt+0x1000>
  402788:	str	w19, [x1, #4]
  40278c:	cmp	w26, #0x0
  402790:	b.le	402828 <tigetstr@plt+0x1508>
  402794:	sub	w0, w26, #0x1
  402798:	add	x2, x6, #0xc
  40279c:	add	x0, x0, x8
  4027a0:	ldrsb	w4, [x20, #20]
  4027a4:	mov	x5, x1
  4027a8:	add	x0, x0, x0, lsl #1
  4027ac:	add	x0, x2, x0, lsl #2
  4027b0:	ldrb	w2, [x5]
  4027b4:	orr	w2, w4, w2
  4027b8:	orr	w2, w2, #0x8
  4027bc:	strb	w2, [x5], #12
  4027c0:	cmp	x0, x5
  4027c4:	b.ne	4027b0 <tigetstr@plt+0x1490>  // b.any
  4027c8:	str	w26, [x1, #8]
  4027cc:	cmp	w26, #0x1
  4027d0:	b.le	40254c <tigetstr@plt+0x122c>
  4027d4:	sub	w0, w26, #0x2
  4027d8:	add	x1, x3, #0x14
  4027dc:	add	x0, x0, x8
  4027e0:	add	x3, x6, #0x20
  4027e4:	add	x1, x6, x1
  4027e8:	mov	w2, #0xffffffff            	// #-1
  4027ec:	add	x0, x0, x0, lsl #1
  4027f0:	add	x0, x3, x0, lsl #2
  4027f4:	nop
  4027f8:	str	w2, [x1], #12
  4027fc:	cmp	x1, x0
  402800:	b.ne	4027f8 <tigetstr@plt+0x14d8>  // b.any
  402804:	b	40254c <tigetstr@plt+0x122c>
  402808:	mov	w0, w1
  40280c:	cmp	w3, #0x0
  402810:	b.gt	4025c0 <tigetstr@plt+0x12a0>
  402814:	tbz	w0, #31, 40240c <tigetstr@plt+0x10ec>
  402818:	b	4023c0 <tigetstr@plt+0x10a0>
  40281c:	str	wzr, [x20, #144]
  402820:	bl	402298 <tigetstr@plt+0xf78>
  402824:	b	402320 <tigetstr@plt+0x1000>
  402828:	str	w26, [x1, #8]
  40282c:	b	40254c <tigetstr@plt+0x122c>
  402830:	stp	x29, x30, [sp, #-32]!
  402834:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  402838:	mov	x29, sp
  40283c:	stp	x19, x20, [sp, #16]
  402840:	ldr	x20, [x0, #384]
  402844:	bl	4012c0 <__errno_location@plt>
  402848:	mov	x19, x0
  40284c:	mov	x0, x20
  402850:	str	wzr, [x19]
  402854:	bl	401310 <ferror@plt>
  402858:	cbz	w0, 4028f8 <tigetstr@plt+0x15d8>
  40285c:	ldr	w0, [x19]
  402860:	cmp	w0, #0x9
  402864:	b.ne	4028a8 <tigetstr@plt+0x1588>  // b.any
  402868:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40286c:	ldr	x20, [x0, #360]
  402870:	str	wzr, [x19]
  402874:	mov	x0, x20
  402878:	bl	401310 <ferror@plt>
  40287c:	cbnz	w0, 402890 <tigetstr@plt+0x1570>
  402880:	mov	x0, x20
  402884:	bl	401250 <fflush@plt>
  402888:	cbz	w0, 4028d8 <tigetstr@plt+0x15b8>
  40288c:	nop
  402890:	ldr	w0, [x19]
  402894:	cmp	w0, #0x9
  402898:	b.ne	4028d0 <tigetstr@plt+0x15b0>  // b.any
  40289c:	ldp	x19, x20, [sp, #16]
  4028a0:	ldp	x29, x30, [sp], #32
  4028a4:	ret
  4028a8:	cmp	w0, #0x20
  4028ac:	b.eq	402868 <tigetstr@plt+0x1548>  // b.none
  4028b0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4028b4:	mov	w2, #0x5                   	// #5
  4028b8:	add	x1, x1, #0xa60
  4028bc:	cbz	w0, 402924 <tigetstr@plt+0x1604>
  4028c0:	mov	x0, #0x0                   	// #0
  4028c4:	bl	401280 <dcgettext@plt>
  4028c8:	bl	401230 <warn@plt>
  4028cc:	nop
  4028d0:	mov	w0, #0x1                   	// #1
  4028d4:	bl	401080 <_exit@plt>
  4028d8:	mov	x0, x20
  4028dc:	bl	401110 <fileno@plt>
  4028e0:	tbnz	w0, #31, 402890 <tigetstr@plt+0x1570>
  4028e4:	bl	4010b0 <dup@plt>
  4028e8:	tbnz	w0, #31, 402890 <tigetstr@plt+0x1570>
  4028ec:	bl	4011d0 <close@plt>
  4028f0:	cbz	w0, 40289c <tigetstr@plt+0x157c>
  4028f4:	b	402890 <tigetstr@plt+0x1570>
  4028f8:	mov	x0, x20
  4028fc:	bl	401250 <fflush@plt>
  402900:	cbnz	w0, 40285c <tigetstr@plt+0x153c>
  402904:	mov	x0, x20
  402908:	bl	401110 <fileno@plt>
  40290c:	tbnz	w0, #31, 40285c <tigetstr@plt+0x153c>
  402910:	bl	4010b0 <dup@plt>
  402914:	tbnz	w0, #31, 40285c <tigetstr@plt+0x153c>
  402918:	bl	4011d0 <close@plt>
  40291c:	cbz	w0, 402868 <tigetstr@plt+0x1548>
  402920:	b	40285c <tigetstr@plt+0x153c>
  402924:	mov	x0, #0x0                   	// #0
  402928:	bl	401280 <dcgettext@plt>
  40292c:	bl	401260 <warnx@plt>
  402930:	b	4028d0 <tigetstr@plt+0x15b0>
  402934:	nop
  402938:	stp	x29, x30, [sp, #-64]!
  40293c:	mov	x29, sp
  402940:	stp	x19, x20, [sp, #16]
  402944:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  402948:	add	x20, x20, #0xde0
  40294c:	stp	x21, x22, [sp, #32]
  402950:	adrp	x21, 413000 <tigetstr@plt+0x11ce0>
  402954:	add	x21, x21, #0xdd8
  402958:	sub	x20, x20, x21
  40295c:	mov	w22, w0
  402960:	stp	x23, x24, [sp, #48]
  402964:	mov	x23, x1
  402968:	mov	x24, x2
  40296c:	bl	401040 <_exit@plt-0x40>
  402970:	cmp	xzr, x20, asr #3
  402974:	b.eq	4029a0 <tigetstr@plt+0x1680>  // b.none
  402978:	asr	x20, x20, #3
  40297c:	mov	x19, #0x0                   	// #0
  402980:	ldr	x3, [x21, x19, lsl #3]
  402984:	mov	x2, x24
  402988:	add	x19, x19, #0x1
  40298c:	mov	x1, x23
  402990:	mov	w0, w22
  402994:	blr	x3
  402998:	cmp	x20, x19
  40299c:	b.ne	402980 <tigetstr@plt+0x1660>  // b.any
  4029a0:	ldp	x19, x20, [sp, #16]
  4029a4:	ldp	x21, x22, [sp, #32]
  4029a8:	ldp	x23, x24, [sp, #48]
  4029ac:	ldp	x29, x30, [sp], #64
  4029b0:	ret
  4029b4:	nop
  4029b8:	ret
  4029bc:	nop
  4029c0:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  4029c4:	mov	x1, #0x0                   	// #0
  4029c8:	ldr	x2, [x2, #352]
  4029cc:	b	4010e0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004029d0 <.fini>:
  4029d0:	stp	x29, x30, [sp, #-16]!
  4029d4:	mov	x29, sp
  4029d8:	ldp	x29, x30, [sp], #16
  4029dc:	ret
