
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /local-scratch/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/local-scratch/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'kss24' on host 'ensc-hacc-1.research.sfu.ca' (Linux_x86_64 version 5.4.0-49-generic) on Wed Mar 17 10:41:42 PDT 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/localhdd/kss24/kernel_gemm_1_buffering'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/localhdd/kss24/kernel_gemm_1_buffering/kernel_gemm_buffering.prj'.
INFO: [HLS 200-10] Adding design file 'kernel_gemm.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'kernel_gemm_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/localhdd/kss24/kernel_gemm_1_buffering/kernel_gemm_buffering.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel_gemm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113515 ; free virtual = 190322
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113515 ; free virtual = 190322
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113511 ; free virtual = 190319
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113511 ; free virtual = 190319
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113491 ; free virtual = 190299
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (kernel_gemm.cpp:19:45) in function 'kernel_gemm'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.1' (kernel_gemm.cpp:26:49) in function 'kernel_gemm'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2.2' (kernel_gemm.cpp:31:39) in function 'kernel_gemm'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOAD_AB_AND_COMPUTE' (kernel_gemm.cpp:25:4) in function 'kernel_gemm' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.3' (kernel_gemm.cpp:42:37) in function 'kernel_gemm'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'COL_PARTITION_L' (kernel_gemm.cpp:18:10) in function 'kernel_gemm' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW_PARTITION_L' (kernel_gemm.cpp:17:9) in function 'kernel_gemm'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem' (kernel_gemm.cpp:22:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem' (kernel_gemm.cpp:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 128 on port 'gmem' (kernel_gemm.cpp:34:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 128 on port 'gmem' (kernel_gemm.cpp:45:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (kernel_gemm.cpp:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A' (kernel_gemm.cpp:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B' (kernel_gemm.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (kernel_gemm.cpp:39:29)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113498 ; free virtual = 190305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_gemm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_LOAD_INIT_TILE_C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'L_LOAD_INIT_TILE_A'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'L_LOAD_B'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'L_STORE_TILE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.78 seconds; current allocated memory: 125.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 126.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_gemm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A' and 'B' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_fadd_32ns_32ns_32_7_full_dsp_1' to 'kernel_gemm_fadd_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_gemm_fmul_32ns_32ns_32_4_max_dsp_1' to 'kernel_gemm_fmul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel_gemm_fadd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_gemm_fmul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_gemm'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 129.343 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 343.20 MHz
INFO: [RTMG 210-278] Implementing memory 'kernel_gemm_local_A_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1697.363 ; gain = 1204.301 ; free physical = 113470 ; free virtual = 190283
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_gemm.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_gemm.
INFO: [HLS 200-112] Total elapsed time: 11.78 seconds; peak allocated memory: 129.343 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Mar 17 10:41:54 2021...
