# VLSI_Lab1
All written in Verilog, this lab covers an unsigned parallel multiplier, multiplication of signed operands, a conditional sum adder, and a k-1 N bit adder, and a sequential logic circuit.
