# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Uni_Projektas_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity ADC_Manager
# -- Compiling architecture arc of ADC_Manager
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Correlation_function
# -- Compiling architecture arc1 of Correlation_function
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity wizard_ram
# -- Compiling architecture SYN of wizard_ram
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity UNI_Projektas
# -- Compiling architecture arc of UNI_Projektas
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Clock_divider
# -- Compiling architecture arc of Clock_divider
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity big_ram_wizard
# -- Compiling architecture SYN of big_ram_wizard
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity ADC_ram_shifter
# -- Compiling architecture arc of ADC_ram_shifter
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity UART_Controller
# -- Compiling architecture arc of UART_Controller
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity UART_TX
# -- Compiling architecture arc of UART_TX
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART_FIFO_wizard
# -- Compiling architecture SYN of uart_fifo_wizard
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Correlation_Gate
# -- Compiling architecture arc of Correlation_Gate
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity corr_func_rom_1
# -- Compiling architecture SYN of corr_func_rom_1
# 
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_Test_projektas
# -- Compiling architecture arc of SPI_Test_projektas
vsim work.spi_test_projektas
# vsim work.spi_test_projektas 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.spi_test_projektas(arc)
# ** Warning: (vsim-3473) Component instance "spi_controller_1 : SPI_Controller" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /spi_test_projektas File: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
add wave -position end  sim:/spi_test_projektas/CLK
add wave -position end  sim:/spi_test_projektas/SPI_MOSI
add wave -position end  sim:/spi_test_projektas/SPI_SCLK
add wave -position end  sim:/spi_test_projektas/SPI_CS
add wave -position end  sim:/spi_test_projektas/LED_OUT
add wave -position end  sim:/spi_test_projektas/SPI_send_data
add wave -position end  sim:/spi_test_projektas/SPI_send_irq
add wave -position end  sim:/spi_test_projektas/counter
run
force -freeze sim:/spi_test_projektas/CLK 1 0, 0 {50 ps} -r 100
run
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_Test_projektas
# -- Compiling architecture arc of SPI_Test_projektas
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_Controller
# -- Compiling architecture arc of SPI_Controller
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_TX
# -- Compiling architecture arc of SPI_TX
vsim work.spi_test_projektas
# vsim work.spi_test_projektas 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.spi_test_projektas(arc)
# Loading work.spi_controller(arc)
# ** Warning: (vsim-3473) Component instance "spi_fifo_component : wizard_spi_fifo" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /spi_test_projektas/spi_controller_1 File: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
# Loading work.spi_tx(arc)
add wave -position end  sim:/spi_test_projektas/CLK
add wave -position end  sim:/spi_test_projektas/SPI_MOSI
add wave -position end  sim:/spi_test_projektas/SPI_SCLK
add wave -position end  sim:/spi_test_projektas/SPI_CS
add wave -position end  sim:/spi_test_projektas/LED_OUT
add wave -position end  sim:/spi_test_projektas/SPI_send_data
add wave -position end  sim:/spi_test_projektas/SPI_send_irq
add wave -position end  sim:/spi_test_projektas/counter
force -freeze sim:/spi_test_projektas/CLK 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/spi_test_projektas/spi_controller_1/fifo_empty
restart
# ** Warning: (vsim-3473) Component instance "spi_fifo_component : wizard_spi_fifo" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /spi_test_projektas/spi_controller_1 File: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
force -freeze sim:/spi_test_projektas/CLK 1 0, 0 {50 ps} -r 100
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity wizard_spi_fifo
# -- Compiling architecture SYN of wizard_spi_fifo
restart
# Loading work.wizard_spi_fifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
force -freeze sim:/spi_test_projektas/CLK 1 0, 0 {50 ps} -r 100
run
run
run
add wave -position end  sim:/spi_test_projektas/spi_controller_1/curr_state
restart
force -freeze sim:/spi_test_projektas/CLK 1 0, 0 {50 ps} -r 100
run
add wave -position end  sim:/spi_test_projektas/spi_controller_1/spi_tx_component/curr_state
restart
force -freeze sim:/spi_test_projektas/CLK 1 0, 0 {50 ps} -r 100
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_TX
# -- Compiling architecture arc of SPI_TX
restart
# Loading work.spi_tx(arc)
force -freeze sim:/spi_test_projektas/CLK 1 0, 0 {50 ps} -r 100
run
run
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_Test_projektas
# -- Compiling architecture arc of SPI_Test_projektas
restart
# Loading work.spi_test_projektas(arc)
force -freeze sim:/spi_test_projektas/CLK 1 0, 0 {50 ps} -r 100
run
run
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_TX
# -- Compiling architecture arc of SPI_TX
restart
# Loading work.spi_tx(arc)
force -freeze sim:/spi_test_projektas/CLK 1 0, 0 {50 ps} -r 100
run
run
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_Controller
# -- Compiling architecture arc of SPI_Controller
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(73): (vcom-1484) Unknown formal identifier "SPI_CS".
# 
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(107): VHDL Compiler exiting
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_Test_projektas
# -- Compiling architecture arc of SPI_Test_projektas
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_TX
# -- Compiling architecture arc of SPI_TX
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_Controller
# -- Compiling architecture arc of SPI_Controller
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(73): (vcom-1484) Unknown formal identifier "SPI_CS".
# 
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(107): VHDL Compiler exiting
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_Controller
# -- Compiling architecture arc of SPI_Controller
restart
# Loading work.spi_test_projektas(arc)
# Loading work.spi_controller(arc)
# Loading work.spi_tx(arc)
force -freeze sim:/spi_test_projektas/CLK 1 0, 0 {50 ps} -r 100
run
run
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_Controller
# -- Compiling architecture arc of SPI_Controller
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(68): near "0": expecting ';'
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(106): (vcom-1136) Unknown identifier "cs_up_counter".
# 
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(106): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(108): Illegal target for signal assignment.
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(108): (vcom-1136) Unknown identifier "cs_up_counter".
# 
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(110): Illegal target for signal assignment.
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(110): (vcom-1136) Unknown identifier "cs_up_counter".
# 
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(110): (vcom-1136) Unknown identifier "cs_up_counter".
# 
# ** Error: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd(116): VHDL Compiler exiting
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_Controller
# -- Compiling architecture arc of SPI_Controller
restart
# Loading work.spi_controller(arc)
force -freeze sim:/spi_test_projektas/CLK 1 0, 0 {50 ps} -r 100
run
run
run
run
run
