 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 02:28:10 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[8]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[8]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[8]/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[8]/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[7]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[7]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[7]/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[7]/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[6]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[6]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[6]/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[6]/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[5]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[5]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[5]/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[5]/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[4]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[4]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[4]/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[4]/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[3]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[3]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[3]/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[3]/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[2]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[2]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[2]/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[2]/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[1]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[1]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[1]/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[1]/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[0]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[0]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[0]/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[0]/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/a_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_f2i/a_reg[31]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_f2i/a_reg[31]/Q (fd1eqd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/converter_f2i/a_s_reg/D (fd1eqd1_hd)
                                                          0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_f2i/a_s_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)
                                                          0.39       1.14 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.06       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)
                                                          0.48       1.23 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)
                                                          0.00       1.23 r
  data arrival time                                                  1.23

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/Q (fd3qd1_hd)
                                                          0.39       1.14 f
  khu_sensor_top/sensor_core/U303/Y (ivd1_hd)             0.09       1.23 r
  khu_sensor_top/sensor_core/U5/Y (nr2d1_hd)              0.07       1.30 f
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/D (fd3qd1_hd)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[15]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[23]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[15]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[15]/Q (fd2qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/uart_controller/U139/Y (nd2d1_hd)        0.08       1.25 r
  khu_sensor_top/uart_controller/U118/Y (nd2d1_hd)        0.06       1.31 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[23]/D (fd2qd1_hd)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[23]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[13]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[21]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[13]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[13]/Q (fd2qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/uart_controller/U90/Y (nd2d1_hd)         0.08       1.25 r
  khu_sensor_top/uart_controller/U89/Y (nd2d1_hd)         0.06       1.31 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[21]/D (fd2qd1_hd)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[21]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[12]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[20]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[12]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[12]/Q (fd2qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/uart_controller/U87/Y (nd2d1_hd)         0.08       1.25 r
  khu_sensor_top/uart_controller/U54/Y (nd2d1_hd)         0.06       1.31 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[20]/D (fd2qd1_hd)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[20]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[23]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[23]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[23]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[23]/Q (fd2qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/uart_controller/U142/Y (nd2d1_hd)        0.09       1.26 r
  khu_sensor_top/uart_controller/U118/Y (nd2d1_hd)        0.06       1.32 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[23]/D (fd2qd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[23]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[21]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[21]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[21]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[21]/Q (fd2qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/uart_controller/U96/Y (nd2d1_hd)         0.09       1.26 r
  khu_sensor_top/uart_controller/U89/Y (nd2d1_hd)         0.06       1.32 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[21]/D (fd2qd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[21]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[20]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[20]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[20]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[20]/Q (fd2qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/uart_controller/U88/Y (nd2d1_hd)         0.09       1.26 r
  khu_sensor_top/uart_controller/U54/Y (nd2d1_hd)         0.06       1.32 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[20]/D (fd2qd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[20]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[22]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[22]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[22]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[22]/Q (fd2qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/uart_controller/U108/Y (nd2d1_hd)        0.09       1.26 r
  khu_sensor_top/uart_controller/U100/Y (nd2d1_hd)        0.06       1.32 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[22]/D (fd2qd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[22]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


1
