// Seed: 3990192781
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input supply0 id_2
);
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wire id_2,
    input wand id_3,
    output logic id_4,
    output tri0 id_5
);
  always id_4 <= ~id_3;
  module_0(
      id_2, id_0, id_2
  );
  tri1 id_7 = id_3;
  wire id_8, id_9;
endmodule
module module_2 (
    input  tri1  id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    output wand  id_4,
    input  tri0  id_5,
    output wand  id_6,
    output wand  id_7,
    input  tri1  id_8,
    input  wire  id_9
    , id_16,
    output tri   id_10,
    input  tri   id_11,
    input  uwire id_12,
    output wire  id_13,
    input  tri1  id_14
);
  module_0(
      id_9, id_5, id_14
  );
endmodule
