vendor_name = ModelSim
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/project01_Testbench.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/project01.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux4to1_5.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux2to1_5.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux2to1.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FullAdder.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitXor.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitOr.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitAnd.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FiveBitAdder.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitAnd_Testbench.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Fivebitor_Testbench.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitXor_Testbench.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder_Testbench.v
source_file = 1, D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/db/111044014.cbx.xml
design_name = project01
instance = comp, \R[0]~output , R[0]~output, project01, 1
instance = comp, \R[1]~output , R[1]~output, project01, 1
instance = comp, \R[2]~output , R[2]~output, project01, 1
instance = comp, \R[3]~output , R[3]~output, project01, 1
instance = comp, \R[4]~output , R[4]~output, project01, 1
instance = comp, \S[1]~input , S[1]~input, project01, 1
instance = comp, \B[0]~input , B[0]~input, project01, 1
instance = comp, \A[0]~input , A[0]~input, project01, 1
instance = comp, \S[0]~input , S[0]~input, project01, 1
instance = comp, \mf|m3|m00|out~0 , mf|m3|m00|out~0, project01, 1
instance = comp, \B[1]~input , B[1]~input, project01, 1
instance = comp, \A[1]~input , A[1]~input, project01, 1
instance = comp, \mf|m3|m01|out~0 , mf|m3|m01|out~0, project01, 1
instance = comp, \mf|m3|m01|out~1 , mf|m3|m01|out~1, project01, 1
instance = comp, \adder|a2|cOut~0 , adder|a2|cOut~0, project01, 1
instance = comp, \mf|m3|m02|out~0 , mf|m3|m02|out~0, project01, 1
instance = comp, \B[2]~input , B[2]~input, project01, 1
instance = comp, \A[2]~input , A[2]~input, project01, 1
instance = comp, \mf|m3|m02|out~1 , mf|m3|m02|out~1, project01, 1
instance = comp, \B[3]~input , B[3]~input, project01, 1
instance = comp, \A[3]~input , A[3]~input, project01, 1
instance = comp, \adder|a3|cOut~0 , adder|a3|cOut~0, project01, 1
instance = comp, \mf|m3|m03|out~0 , mf|m3|m03|out~0, project01, 1
instance = comp, \mf|m3|m03|out~1 , mf|m3|m03|out~1, project01, 1
instance = comp, \B[4]~input , B[4]~input, project01, 1
instance = comp, \A[4]~input , A[4]~input, project01, 1
instance = comp, \mf|m3|m04|out~0 , mf|m3|m04|out~0, project01, 1
instance = comp, \mf|m3|m04|out~1 , mf|m3|m04|out~1, project01, 1
instance = comp, \mf|m3|m04|out~2 , mf|m3|m04|out~2, project01, 1
