#Timing report of worst 77 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: b[4].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[4] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[4].inpad[0] (.input)                                           0.000     0.000
z_out[0].b[4] (RS_DSP_MULTADD_REGIN)                             0.699     0.699
data arrival time                                                          0.699

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.699
--------------------------------------------------------------------------------
slack (MET)                                                                0.599


#Path 2
Startpoint: a[12].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[12] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[12].inpad[0] (.input)                                          0.000     0.000
z_out[0].a[12] (RS_DSP_MULTADD_REGIN)                            0.699     0.699
data arrival time                                                          0.699

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.699
--------------------------------------------------------------------------------
slack (MET)                                                                0.599


#Path 3
Startpoint: b[9].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[9] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[9].inpad[0] (.input)                                           0.000     0.000
z_out[0].b[9] (RS_DSP_MULTADD_REGIN)                             0.796     0.796
data arrival time                                                          0.796

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.796
--------------------------------------------------------------------------------
slack (MET)                                                                0.696


#Path 4
Startpoint: b[0].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[0] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[0].inpad[0] (.input)                                           0.000     0.000
z_out[0].b[0] (RS_DSP_MULTADD_REGIN)                             0.796     0.796
data arrival time                                                          0.796

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.796
--------------------------------------------------------------------------------
slack (MET)                                                                0.696


#Path 5
Startpoint: b[11].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[11] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[11].inpad[0] (.input)                                          0.000     0.000
z_out[0].b[11] (RS_DSP_MULTADD_REGIN)                            0.799     0.799
data arrival time                                                          0.799

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.799
--------------------------------------------------------------------------------
slack (MET)                                                                0.699


#Path 6
Startpoint: b[7].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[7] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[7].inpad[0] (.input)                                           0.000     0.000
z_out[0].b[7] (RS_DSP_MULTADD_REGIN)                             0.896     0.896
data arrival time                                                          0.896

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.896
--------------------------------------------------------------------------------
slack (MET)                                                                0.796


#Path 7
Startpoint: b[2].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[2] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[2].inpad[0] (.input)                                           0.000     0.000
z_out[0].b[2] (RS_DSP_MULTADD_REGIN)                             0.896     0.896
data arrival time                                                          0.896

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.896
--------------------------------------------------------------------------------
slack (MET)                                                                0.796


#Path 8
Startpoint: a[18].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[18] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[18].inpad[0] (.input)                                          0.000     0.000
z_out[0].a[18] (RS_DSP_MULTADD_REGIN)                            0.896     0.896
data arrival time                                                          0.896

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.896
--------------------------------------------------------------------------------
slack (MET)                                                                0.796


#Path 9
Startpoint: a[0].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[0] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[0].inpad[0] (.input)                                           0.000     0.000
z_out[0].a[0] (RS_DSP_MULTADD_REGIN)                             0.899     0.899
data arrival time                                                          0.899

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.899
--------------------------------------------------------------------------------
slack (MET)                                                                0.799


#Path 10
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].lreset[0] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
z_out[0].lreset[0] (RS_DSP_MULTADD_REGIN)                        0.899     0.899
data arrival time                                                          0.899

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.899
--------------------------------------------------------------------------------
slack (MET)                                                                0.799


#Path 11
Startpoint: b[3].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[3] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[3].inpad[0] (.input)                                           0.000     0.000
z_out[0].b[3] (RS_DSP_MULTADD_REGIN)                             0.899     0.899
data arrival time                                                          0.899

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.899
--------------------------------------------------------------------------------
slack (MET)                                                                0.799


#Path 12
Startpoint: a[19].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[19] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[19].inpad[0] (.input)                                          0.000     0.000
z_out[0].a[19] (RS_DSP_MULTADD_REGIN)                            0.899     0.899
data arrival time                                                          0.899

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.899
--------------------------------------------------------------------------------
slack (MET)                                                                0.799


#Path 13
Startpoint: a[1].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[1] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[1].inpad[0] (.input)                                           0.000     0.000
z_out[0].a[1] (RS_DSP_MULTADD_REGIN)                             0.902     0.902
data arrival time                                                          0.902

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.902
--------------------------------------------------------------------------------
slack (MET)                                                                0.802


#Path 14
Startpoint: b[16].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[16] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[16].inpad[0] (.input)                                          0.000     0.000
z_out[0].b[16] (RS_DSP_MULTADD_REGIN)                            0.902     0.902
data arrival time                                                          0.902

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.902
--------------------------------------------------------------------------------
slack (MET)                                                                0.802


#Path 15
Startpoint: b[1].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[1] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[1].inpad[0] (.input)                                           0.000     0.000
z_out[0].b[1] (RS_DSP_MULTADD_REGIN)                             0.902     0.902
data arrival time                                                          0.902

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.902
--------------------------------------------------------------------------------
slack (MET)                                                                0.802


#Path 16
Startpoint: a[8].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[8] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[8].inpad[0] (.input)                                           0.000     0.000
z_out[0].a[8] (RS_DSP_MULTADD_REGIN)                             0.902     0.902
data arrival time                                                          0.902

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.902
--------------------------------------------------------------------------------
slack (MET)                                                                0.802


#Path 17
Startpoint: a[4].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[4] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[4].inpad[0] (.input)                                           0.000     0.000
z_out[0].a[4] (RS_DSP_MULTADD_REGIN)                             0.902     0.902
data arrival time                                                          0.902

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.902
--------------------------------------------------------------------------------
slack (MET)                                                                0.802


#Path 18
Startpoint: a[7].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[7] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[7].inpad[0] (.input)                                           0.000     0.000
z_out[0].a[7] (RS_DSP_MULTADD_REGIN)                             0.902     0.902
data arrival time                                                          0.902

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.902
--------------------------------------------------------------------------------
slack (MET)                                                                0.802


#Path 19
Startpoint: b[12].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[12] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[12].inpad[0] (.input)                                          0.000     0.000
z_out[0].b[12] (RS_DSP_MULTADD_REGIN)                            0.996     0.996
data arrival time                                                          0.996

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.996
--------------------------------------------------------------------------------
slack (MET)                                                                0.896


#Path 20
Startpoint: a[10].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[10] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[10].inpad[0] (.input)                                          0.000     0.000
z_out[0].a[10] (RS_DSP_MULTADD_REGIN)                            0.996     0.996
data arrival time                                                          0.996

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.996
--------------------------------------------------------------------------------
slack (MET)                                                                0.896


#Path 21
Startpoint: a[9].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[9] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[9].inpad[0] (.input)                                           0.000     0.000
z_out[0].a[9] (RS_DSP_MULTADD_REGIN)                             0.996     0.996
data arrival time                                                          0.996

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.996
--------------------------------------------------------------------------------
slack (MET)                                                                0.896


#Path 22
Startpoint: b[17].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[17] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[17].inpad[0] (.input)                                          0.000     0.000
z_out[0].b[17] (RS_DSP_MULTADD_REGIN)                            0.996     0.996
data arrival time                                                          0.996

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.996
--------------------------------------------------------------------------------
slack (MET)                                                                0.896


#Path 23
Startpoint: a[5].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[5] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[5].inpad[0] (.input)                                           0.000     0.000
z_out[0].a[5] (RS_DSP_MULTADD_REGIN)                             0.996     0.996
data arrival time                                                          0.996

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.996
--------------------------------------------------------------------------------
slack (MET)                                                                0.896


#Path 24
Startpoint: a[13].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[13] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[13].inpad[0] (.input)                                          0.000     0.000
z_out[0].a[13] (RS_DSP_MULTADD_REGIN)                            0.999     0.999
data arrival time                                                          0.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.999
--------------------------------------------------------------------------------
slack (MET)                                                                0.899


#Path 25
Startpoint: a[11].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[11] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[11].inpad[0] (.input)                                          0.000     0.000
z_out[0].a[11] (RS_DSP_MULTADD_REGIN)                            0.999     0.999
data arrival time                                                          0.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.999
--------------------------------------------------------------------------------
slack (MET)                                                                0.899


#Path 26
Startpoint: b[5].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[5] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[5].inpad[0] (.input)                                           0.000     0.000
z_out[0].b[5] (RS_DSP_MULTADD_REGIN)                             0.999     0.999
data arrival time                                                          0.999

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          0.999
--------------------------------------------------------------------------------
slack (MET)                                                                0.899


#Path 27
Startpoint: b[6].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[6] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[6].inpad[0] (.input)                                           0.000     0.000
z_out[0].b[6] (RS_DSP_MULTADD_REGIN)                             1.002     1.002
data arrival time                                                          1.002

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.002
--------------------------------------------------------------------------------
slack (MET)                                                                0.902


#Path 28
Startpoint: b[10].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[10] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[10].inpad[0] (.input)                                          0.000     0.000
z_out[0].b[10] (RS_DSP_MULTADD_REGIN)                            1.002     1.002
data arrival time                                                          1.002

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.002
--------------------------------------------------------------------------------
slack (MET)                                                                0.902


#Path 29
Startpoint: b[8].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[8] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[8].inpad[0] (.input)                                           0.000     0.000
z_out[0].b[8] (RS_DSP_MULTADD_REGIN)                             1.099     1.099
data arrival time                                                          1.099

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.099
--------------------------------------------------------------------------------
slack (MET)                                                                0.999


#Path 30
Startpoint: a[6].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[6] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[6].inpad[0] (.input)                                           0.000     0.000
z_out[0].a[6] (RS_DSP_MULTADD_REGIN)                             1.102     1.102
data arrival time                                                          1.102

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.102
--------------------------------------------------------------------------------
slack (MET)                                                                1.002


#Path 31
Startpoint: b[15].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[15] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[15].inpad[0] (.input)                                          0.000     0.000
z_out[0].b[15] (RS_DSP_MULTADD_REGIN)                            1.105     1.105
data arrival time                                                          1.105

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.105
--------------------------------------------------------------------------------
slack (MET)                                                                1.005


#Path 32
Startpoint: a[16].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[16] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[16].inpad[0] (.input)                                          0.000     0.000
z_out[0].a[16] (RS_DSP_MULTADD_REGIN)                            1.105     1.105
data arrival time                                                          1.105

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.105
--------------------------------------------------------------------------------
slack (MET)                                                                1.005


#Path 33
Startpoint: a[3].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[3] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[3].inpad[0] (.input)                                           0.000     0.000
z_out[0].a[3] (RS_DSP_MULTADD_REGIN)                             1.105     1.105
data arrival time                                                          1.105

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.105
--------------------------------------------------------------------------------
slack (MET)                                                                1.005


#Path 34
Startpoint: a[2].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[2] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[2].inpad[0] (.input)                                           0.000     0.000
z_out[0].a[2] (RS_DSP_MULTADD_REGIN)                             1.105     1.105
data arrival time                                                          1.105

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.105
--------------------------------------------------------------------------------
slack (MET)                                                                1.005


#Path 35
Startpoint: b[14].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[14] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[14].inpad[0] (.input)                                          0.000     0.000
z_out[0].b[14] (RS_DSP_MULTADD_REGIN)                            1.105     1.105
data arrival time                                                          1.105

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.105
--------------------------------------------------------------------------------
slack (MET)                                                                1.005


#Path 36
Startpoint: b[13].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].b[13] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
b[13].inpad[0] (.input)                                          0.000     0.000
z_out[0].b[13] (RS_DSP_MULTADD_REGIN)                            1.105     1.105
data arrival time                                                          1.105

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.105
--------------------------------------------------------------------------------
slack (MET)                                                                1.005


#Path 37
Startpoint: a[14].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[14] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[14].inpad[0] (.input)                                          0.000     0.000
z_out[0].a[14] (RS_DSP_MULTADD_REGIN)                            1.105     1.105
data arrival time                                                          1.105

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.105
--------------------------------------------------------------------------------
slack (MET)                                                                1.005


#Path 38
Startpoint: a[17].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[17] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[17].inpad[0] (.input)                                          0.000     0.000
z_out[0].a[17] (RS_DSP_MULTADD_REGIN)                            1.105     1.105
data arrival time                                                          1.105

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.105
--------------------------------------------------------------------------------
slack (MET)                                                                1.005


#Path 39
Startpoint: a[15].inpad[0] (.input clocked by clk)
Endpoint  : z_out[0].a[15] (RS_DSP_MULTADD_REGIN clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a[15].inpad[0] (.input)                                          0.000     0.000
z_out[0].a[15] (RS_DSP_MULTADD_REGIN)                            1.205     1.205
data arrival time                                                          1.205

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.100     0.100
data required time                                                         0.100
--------------------------------------------------------------------------------
data required time                                                        -0.100
data arrival time                                                          1.205
--------------------------------------------------------------------------------
slack (MET)                                                                1.105


#Path 40
Startpoint: z_out[0].z[28] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[28] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[28].outpad[0] (.output)                                0.687     1.341
data arrival time                                                          1.341

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.341
--------------------------------------------------------------------------------
slack (MET)                                                                1.341


#Path 41
Startpoint: z_out[0].z[17] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[17] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[17].outpad[0] (.output)                                0.690     1.344
data arrival time                                                          1.344

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.344
--------------------------------------------------------------------------------
slack (MET)                                                                1.344


#Path 42
Startpoint: z_out[0].z[37] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[37] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[37].outpad[0] (.output)                                0.887     1.541
data arrival time                                                          1.541

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.541
--------------------------------------------------------------------------------
slack (MET)                                                                1.541


#Path 43
Startpoint: z_out[0].z[23] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[23] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[23].outpad[0] (.output)                                0.887     1.541
data arrival time                                                          1.541

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.541
--------------------------------------------------------------------------------
slack (MET)                                                                1.541


#Path 44
Startpoint: z_out[0].z[18] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[18] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[18].outpad[0] (.output)                                0.887     1.541
data arrival time                                                          1.541

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.541
--------------------------------------------------------------------------------
slack (MET)                                                                1.541


#Path 45
Startpoint: z_out[0].z[0] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[0] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.654     0.654
out:z_out[0].outpad[0] (.output)                                 0.890     1.544
data arrival time                                                          1.544

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.544
--------------------------------------------------------------------------------
slack (MET)                                                                1.544


#Path 46
Startpoint: z_out[0].z[7] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[7] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.654     0.654
out:z_out[7].outpad[0] (.output)                                 0.890     1.544
data arrival time                                                          1.544

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.544
--------------------------------------------------------------------------------
slack (MET)                                                                1.544


#Path 47
Startpoint: z_out[0].z[11] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[11] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[11].outpad[0] (.output)                                0.890     1.544
data arrival time                                                          1.544

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.544
--------------------------------------------------------------------------------
slack (MET)                                                                1.544


#Path 48
Startpoint: z_out[0].z[6] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[6] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.654     0.654
out:z_out[6].outpad[0] (.output)                                 0.893     1.547
data arrival time                                                          1.547

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.547
--------------------------------------------------------------------------------
slack (MET)                                                                1.547


#Path 49
Startpoint: z_out[0].z[33] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[33] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[33].outpad[0] (.output)                                0.893     1.547
data arrival time                                                          1.547

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.547
--------------------------------------------------------------------------------
slack (MET)                                                                1.547


#Path 50
Startpoint: z_out[0].z[1] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[1] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.654     0.654
out:z_out[1].outpad[0] (.output)                                 0.893     1.547
data arrival time                                                          1.547

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.547
--------------------------------------------------------------------------------
slack (MET)                                                                1.547


#Path 51
Startpoint: z_out[0].z[27] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[27] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[27].outpad[0] (.output)                                0.893     1.547
data arrival time                                                          1.547

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.547
--------------------------------------------------------------------------------
slack (MET)                                                                1.547


#Path 52
Startpoint: z_out[0].z[22] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[22] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[22].outpad[0] (.output)                                0.893     1.547
data arrival time                                                          1.547

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.547
--------------------------------------------------------------------------------
slack (MET)                                                                1.547


#Path 53
Startpoint: z_out[0].z[13] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[13] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[13].outpad[0] (.output)                                0.990     1.644
data arrival time                                                          1.644

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.644
--------------------------------------------------------------------------------
slack (MET)                                                                1.644


#Path 54
Startpoint: z_out[0].z[29] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[29] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[29].outpad[0] (.output)                                0.990     1.644
data arrival time                                                          1.644

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.644
--------------------------------------------------------------------------------
slack (MET)                                                                1.644


#Path 55
Startpoint: z_out[0].z[10] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[10] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[10].outpad[0] (.output)                                0.990     1.644
data arrival time                                                          1.644

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.644
--------------------------------------------------------------------------------
slack (MET)                                                                1.644


#Path 56
Startpoint: z_out[0].z[2] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[2] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.654     0.654
out:z_out[2].outpad[0] (.output)                                 0.990     1.644
data arrival time                                                          1.644

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.644
--------------------------------------------------------------------------------
slack (MET)                                                                1.644


#Path 57
Startpoint: z_out[0].z[8] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[8] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.654     0.654
out:z_out[8].outpad[0] (.output)                                 0.993     1.647
data arrival time                                                          1.647

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.647
--------------------------------------------------------------------------------
slack (MET)                                                                1.647


#Path 58
Startpoint: z_out[0].z[25] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[25] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[25].outpad[0] (.output)                                0.993     1.647
data arrival time                                                          1.647

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.647
--------------------------------------------------------------------------------
slack (MET)                                                                1.647


#Path 59
Startpoint: z_out[0].z[5] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[5] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.654     0.654
out:z_out[5].outpad[0] (.output)                                 1.090     1.744
data arrival time                                                          1.744

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.744
--------------------------------------------------------------------------------
slack (MET)                                                                1.744


#Path 60
Startpoint: z_out[0].z[30] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[30] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[30].outpad[0] (.output)                                1.090     1.744
data arrival time                                                          1.744

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.744
--------------------------------------------------------------------------------
slack (MET)                                                                1.744


#Path 61
Startpoint: z_out[0].z[20] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[20] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[20].outpad[0] (.output)                                1.090     1.744
data arrival time                                                          1.744

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.744
--------------------------------------------------------------------------------
slack (MET)                                                                1.744


#Path 62
Startpoint: z_out[0].z[19] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[19] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[19].outpad[0] (.output)                                1.090     1.744
data arrival time                                                          1.744

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.744
--------------------------------------------------------------------------------
slack (MET)                                                                1.744


#Path 63
Startpoint: z_out[0].z[3] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[3] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.654     0.654
out:z_out[3].outpad[0] (.output)                                 1.090     1.744
data arrival time                                                          1.744

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.744
--------------------------------------------------------------------------------
slack (MET)                                                                1.744


#Path 64
Startpoint: z_out[0].z[4] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[4] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.654     0.654
out:z_out[4].outpad[0] (.output)                                 1.090     1.744
data arrival time                                                          1.744

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.744
--------------------------------------------------------------------------------
slack (MET)                                                                1.744


#Path 65
Startpoint: z_out[0].z[16] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[16] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[16].outpad[0] (.output)                                1.090     1.744
data arrival time                                                          1.744

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.744
--------------------------------------------------------------------------------
slack (MET)                                                                1.744


#Path 66
Startpoint: z_out[0].z[21] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[21] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[21].outpad[0] (.output)                                1.093     1.747
data arrival time                                                          1.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.747
--------------------------------------------------------------------------------
slack (MET)                                                                1.747


#Path 67
Startpoint: z_out[0].z[24] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[24] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[24].outpad[0] (.output)                                1.093     1.747
data arrival time                                                          1.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.747
--------------------------------------------------------------------------------
slack (MET)                                                                1.747


#Path 68
Startpoint: z_out[0].z[36] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[36] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[36].outpad[0] (.output)                                1.093     1.747
data arrival time                                                          1.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.747
--------------------------------------------------------------------------------
slack (MET)                                                                1.747


#Path 69
Startpoint: z_out[0].z[35] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[35] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[35].outpad[0] (.output)                                1.093     1.747
data arrival time                                                          1.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.747
--------------------------------------------------------------------------------
slack (MET)                                                                1.747


#Path 70
Startpoint: z_out[0].z[32] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[32] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[32].outpad[0] (.output)                                1.093     1.747
data arrival time                                                          1.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.747
--------------------------------------------------------------------------------
slack (MET)                                                                1.747


#Path 71
Startpoint: z_out[0].z[15] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[15] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[15].outpad[0] (.output)                                1.093     1.747
data arrival time                                                          1.747

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.747
--------------------------------------------------------------------------------
slack (MET)                                                                1.747


#Path 72
Startpoint: z_out[0].z[14] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[14] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[14].outpad[0] (.output)                                1.096     1.750
data arrival time                                                          1.750

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.750
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 73
Startpoint: z_out[0].z[34] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[34] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[34].outpad[0] (.output)                                1.096     1.750
data arrival time                                                          1.750

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.750
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 74
Startpoint: z_out[0].z[31] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[31] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[31].outpad[0] (.output)                                1.096     1.750
data arrival time                                                          1.750

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.750
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 75
Startpoint: z_out[0].z[26] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[26] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[26].outpad[0] (.output)                                1.096     1.750
data arrival time                                                          1.750

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.750
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 76
Startpoint: z_out[0].z[12] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[12] (RS_DSP_MULTADD_REGIN) [clock-to-output]          0.654     0.654
out:z_out[12].outpad[0] (.output)                                1.096     1.750
data arrival time                                                          1.750

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.750
--------------------------------------------------------------------------------
slack (MET)                                                                1.750


#Path 77
Startpoint: z_out[0].z[9] (RS_DSP_MULTADD_REGIN clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].clk[0] (RS_DSP_MULTADD_REGIN)                           0.000     0.000
z_out[0].z[9] (RS_DSP_MULTADD_REGIN) [clock-to-output]           0.654     0.654
out:z_out[9].outpad[0] (.output)                                 1.190     1.844
data arrival time                                                          1.844

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.844
--------------------------------------------------------------------------------
slack (MET)                                                                1.844


#End of timing report
