Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/quartus/Desktop/quartus-projects/configuration.qsys --block-symbol-file --output-directory=/home/quartus/Desktop/quartus-projects/configuration --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading quartus-projects/configuration.qsys
Progress: Reading input file
Progress: Adding DMA_LCD_0 [DMA_LCD 1.0]
Progress: Parameterizing module DMA_LCD_0
Progress: Adding GPIO_parallel_port_0 [GPIO_parallel_port 1.0]
Progress: Parameterizing module GPIO_parallel_port_0
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding SDRAM_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM_controller
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: configuration.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: configuration.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: configuration.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: configuration.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/quartus/Desktop/quartus-projects/configuration.qsys --synthesis=VHDL --output-directory=/home/quartus/Desktop/quartus-projects/configuration/synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading quartus-projects/configuration.qsys
Progress: Reading input file
Progress: Adding DMA_LCD_0 [DMA_LCD 1.0]
Progress: Parameterizing module DMA_LCD_0
Progress: Adding GPIO_parallel_port_0 [GPIO_parallel_port 1.0]
Progress: Parameterizing module GPIO_parallel_port_0
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding SDRAM_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM_controller
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: configuration.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: configuration.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: configuration.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: configuration.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: configuration: Generating configuration "configuration" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5
Info: DMA_LCD_0: "configuration" instantiated DMA_LCD "DMA_LCD_0"
Info: GPIO_parallel_port_0: "configuration" instantiated GPIO_parallel_port "GPIO_parallel_port_0"
Info: LEDs: Starting RTL generation for module 'configuration_LEDs'
Info: LEDs:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=configuration_LEDs --dir=/tmp/alt8937_1843917878413117116.dir/0005_LEDs_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8937_1843917878413117116.dir/0005_LEDs_gen//configuration_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'configuration_LEDs'
Info: LEDs: "configuration" instantiated altera_avalon_pio "LEDs"
Info: SDRAM_controller: Starting RTL generation for module 'configuration_SDRAM_controller'
Info: SDRAM_controller:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=configuration_SDRAM_controller --dir=/tmp/alt8937_1843917878413117116.dir/0006_SDRAM_controller_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8937_1843917878413117116.dir/0006_SDRAM_controller_gen//configuration_SDRAM_controller_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM_controller: Done RTL generation for module 'configuration_SDRAM_controller'
Info: SDRAM_controller: "configuration" instantiated altera_avalon_new_sdram_controller "SDRAM_controller"
Info: altpll_0: "configuration" instantiated altpll "altpll_0"
Info: cpu: "configuration" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'configuration_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=configuration_jtag_uart --dir=/tmp/alt8937_1843917878413117116.dir/0009_jtag_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8937_1843917878413117116.dir/0009_jtag_uart_gen//configuration_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'configuration_jtag_uart'
Info: jtag_uart: "configuration" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid_qsys_0: "configuration" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'configuration_timer_0'
Info: timer_0:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=configuration_timer_0 --dir=/tmp/alt8937_1843917878413117116.dir/0011_timer_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8937_1843917878413117116.dir/0011_timer_0_gen//configuration_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'configuration_timer_0'
Info: timer_0: "configuration" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "configuration" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "configuration" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "configuration" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'configuration_cpu_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=configuration_cpu_cpu --dir=/tmp/alt8937_1843917878413117116.dir/0014_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8937_1843917878413117116.dir/0014_cpu_gen//configuration_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.11.06 19:58:03 (*) Starting Nios II generation
Info: cpu: # 2021.11.06 19:58:03 (*)   Checking for plaintext license.
Info: cpu: # 2021.11.06 19:58:03 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2021.11.06 19:58:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.11.06 19:58:03 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.11.06 19:58:03 (*)   Plaintext license not found.
Info: cpu: # 2021.11.06 19:58:03 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.11.06 19:58:03 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2021.11.06 19:58:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.11.06 19:58:03 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.11.06 19:58:03 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2021.11.06 19:58:03 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.11.06 19:58:03 (*)   Creating all objects for CPU
Info: cpu: # 2021.11.06 19:58:03 (*)     Testbench
Info: cpu: # 2021.11.06 19:58:03 (*)     Instruction decoding
Info: cpu: # 2021.11.06 19:58:03 (*)       Instruction fields
Info: cpu: # 2021.11.06 19:58:04 (*)       Instruction decodes
Info: cpu: # 2021.11.06 19:58:04 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.11.06 19:58:04 (*)       Instruction controls
Info: cpu: # 2021.11.06 19:58:04 (*)     Pipeline frontend
Info: cpu: # 2021.11.06 19:58:04 (*)     Pipeline backend
Info: cpu: # 2021.11.06 19:58:05 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.11.06 19:58:06 (*)   Creating encrypted RTL
Info: cpu: # 2021.11.06 19:58:06 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'configuration_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: DMA_LCD_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "DMA_LCD_0_avalon_master_translator"
Info: DMA_LCD_0_avalon_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DMA_LCD_0_avalon_translator"
Info: DMA_LCD_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "DMA_LCD_0_avalon_master_agent"
Info: DMA_LCD_0_avalon_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DMA_LCD_0_avalon_agent"
Info: DMA_LCD_0_avalon_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DMA_LCD_0_avalon_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file /home/quartus/Desktop/quartus-projects/configuration/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_controller_s1_burst_adapter"
Info: Reusing file /home/quartus/Desktop/quartus-projects/configuration/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/quartus/Desktop/quartus-projects/configuration/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file /home/quartus/Desktop/quartus-projects/configuration/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/quartus/Desktop/quartus-projects/configuration/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/quartus/Desktop/quartus-projects/configuration/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/quartus/Desktop/quartus-projects/configuration/synthesis/submodules/altera_merlin_arbitrator.sv
Info: DMA_LCD_0_avalon_master_to_DMA_LCD_0_avalon_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "DMA_LCD_0_avalon_master_to_DMA_LCD_0_avalon_cmd_width_adapter"
Info: Reusing file /home/quartus/Desktop/quartus-projects/configuration/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/quartus/Desktop/quartus-projects/configuration/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/quartus/Desktop/quartus-projects/configuration/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: configuration: Done "configuration" with 46 modules, 78 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
