

================================================================
== Vitis HLS Report for 'compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4'
================================================================
* Date:           Sun Aug 10 20:37:55 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        krnl_row_operations
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       33|       33|  0.330 us|  0.330 us|   31|   31|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_3_VITIS_LOOP_25_4  |       31|       31|         3|          1|          1|    30|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      79|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      95|    -|
|Register         |        -|     -|      54|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      54|     174|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_1_fu_383_p2              |         +|   0|  0|   9|           2|           1|
    |add_ln23_fu_299_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln25_fu_348_p2                |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_293_p2               |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln25_fu_308_p2               |      icmp|   0|  0|  12|           4|           4|
    |select_ln23_1_fu_376_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln23_2_fu_389_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln23_fu_314_p3             |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  79|          27|          19|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_260_p4          |  14|          3|   16|         48|
    |ap_sig_allocacmp_indvar_flatten26_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                 |   9|          2|    4|          8|
    |gmem1_blk_n_R                           |   9|          2|    1|          2|
    |i_1_fu_108                              |   9|          2|    2|          4|
    |indvar_flatten26_fu_112                 |   9|          2|    5|         10|
    |j_fu_104                                |   9|          2|    4|          8|
    |shiftreg6_fu_100                        |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  95|         21|   47|        110|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |gmem1_addr_read_reg_500            |  16|   0|   16|          0|
    |i_1_fu_108                         |   2|   0|    2|          0|
    |icmp_ln23_reg_482                  |   1|   0|    1|          0|
    |icmp_ln23_reg_482_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln25_reg_486                  |   1|   0|    1|          0|
    |icmp_ln25_reg_486_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten26_fu_112            |   5|   0|    5|          0|
    |j_fu_104                           |   4|   0|    4|          0|
    |select_ln23_reg_492                |   4|   0|    4|          0|
    |select_ln23_reg_492_pp0_iter1_reg  |   4|   0|    4|          0|
    |shiftreg6_fu_100                   |   8|   0|    8|          0|
    |trunc_ln25_reg_496                 |   1|   0|    1|          0|
    |trunc_ln25_reg_496_pp0_iter1_reg   |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  54|   0|   54|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4|  return value|
|m_axi_gmem1_0_AWVALID      |  out|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_AWREADY      |   in|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_AWADDR       |  out|   64|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_AWID         |  out|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_AWLEN        |  out|   32|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE       |  out|    3|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_AWBURST      |  out|    2|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK       |  out|    2|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE      |  out|    4|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_AWPROT       |  out|    3|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_AWQOS        |  out|    4|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_AWREGION     |  out|    4|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_AWUSER       |  out|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_WVALID       |  out|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_WREADY       |   in|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_WDATA        |  out|   16|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_WSTRB        |  out|    2|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_WLAST        |  out|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_WID          |  out|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_WUSER        |  out|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARVALID      |  out|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARREADY      |   in|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARADDR       |  out|   64|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARID         |  out|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARLEN        |  out|   32|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE       |  out|    3|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARBURST      |  out|    2|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK       |  out|    2|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE      |  out|    4|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARPROT       |  out|    3|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARQOS        |  out|    4|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARREGION     |  out|    4|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_ARUSER       |  out|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_RVALID       |   in|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_RREADY       |  out|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_RDATA        |   in|   16|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_RLAST        |   in|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_RID          |   in|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM     |   in|   10|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_RUSER        |   in|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_RRESP        |   in|    2|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_BVALID       |   in|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_BREADY       |  out|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_BRESP        |   in|    2|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_BID          |   in|    1|       m_axi|                                                            gmem1|       pointer|
|m_axi_gmem1_0_BUSER        |   in|    1|       m_axi|                                                            gmem1|       pointer|
|sext_ln23                  |   in|   63|     ap_none|                                                        sext_ln23|        scalar|
|non_zero_cache_address0    |  out|    2|   ap_memory|                                                   non_zero_cache|         array|
|non_zero_cache_ce0         |  out|    1|   ap_memory|                                                   non_zero_cache|         array|
|non_zero_cache_we0         |  out|    1|   ap_memory|                                                   non_zero_cache|         array|
|non_zero_cache_d0          |  out|    1|   ap_memory|                                                   non_zero_cache|         array|
|non_zero_cache_1_address0  |  out|    2|   ap_memory|                                                 non_zero_cache_1|         array|
|non_zero_cache_1_ce0       |  out|    1|   ap_memory|                                                 non_zero_cache_1|         array|
|non_zero_cache_1_we0       |  out|    1|   ap_memory|                                                 non_zero_cache_1|         array|
|non_zero_cache_1_d0        |  out|    1|   ap_memory|                                                 non_zero_cache_1|         array|
|non_zero_cache_2_address0  |  out|    2|   ap_memory|                                                 non_zero_cache_2|         array|
|non_zero_cache_2_ce0       |  out|    1|   ap_memory|                                                 non_zero_cache_2|         array|
|non_zero_cache_2_we0       |  out|    1|   ap_memory|                                                 non_zero_cache_2|         array|
|non_zero_cache_2_d0        |  out|    1|   ap_memory|                                                 non_zero_cache_2|         array|
|non_zero_cache_3_address0  |  out|    2|   ap_memory|                                                 non_zero_cache_3|         array|
|non_zero_cache_3_ce0       |  out|    1|   ap_memory|                                                 non_zero_cache_3|         array|
|non_zero_cache_3_we0       |  out|    1|   ap_memory|                                                 non_zero_cache_3|         array|
|non_zero_cache_3_d0        |  out|    1|   ap_memory|                                                 non_zero_cache_3|         array|
|non_zero_cache_4_address0  |  out|    2|   ap_memory|                                                 non_zero_cache_4|         array|
|non_zero_cache_4_ce0       |  out|    1|   ap_memory|                                                 non_zero_cache_4|         array|
|non_zero_cache_4_we0       |  out|    1|   ap_memory|                                                 non_zero_cache_4|         array|
|non_zero_cache_4_d0        |  out|    1|   ap_memory|                                                 non_zero_cache_4|         array|
|non_zero_cache_5_address0  |  out|    2|   ap_memory|                                                 non_zero_cache_5|         array|
|non_zero_cache_5_ce0       |  out|    1|   ap_memory|                                                 non_zero_cache_5|         array|
|non_zero_cache_5_we0       |  out|    1|   ap_memory|                                                 non_zero_cache_5|         array|
|non_zero_cache_5_d0        |  out|    1|   ap_memory|                                                 non_zero_cache_5|         array|
|non_zero_cache_6_address0  |  out|    2|   ap_memory|                                                 non_zero_cache_6|         array|
|non_zero_cache_6_ce0       |  out|    1|   ap_memory|                                                 non_zero_cache_6|         array|
|non_zero_cache_6_we0       |  out|    1|   ap_memory|                                                 non_zero_cache_6|         array|
|non_zero_cache_6_d0        |  out|    1|   ap_memory|                                                 non_zero_cache_6|         array|
|non_zero_cache_7_address0  |  out|    2|   ap_memory|                                                 non_zero_cache_7|         array|
|non_zero_cache_7_ce0       |  out|    1|   ap_memory|                                                 non_zero_cache_7|         array|
|non_zero_cache_7_we0       |  out|    1|   ap_memory|                                                 non_zero_cache_7|         array|
|non_zero_cache_7_d0        |  out|    1|   ap_memory|                                                 non_zero_cache_7|         array|
|non_zero_cache_8_address0  |  out|    2|   ap_memory|                                                 non_zero_cache_8|         array|
|non_zero_cache_8_ce0       |  out|    1|   ap_memory|                                                 non_zero_cache_8|         array|
|non_zero_cache_8_we0       |  out|    1|   ap_memory|                                                 non_zero_cache_8|         array|
|non_zero_cache_8_d0        |  out|    1|   ap_memory|                                                 non_zero_cache_8|         array|
|non_zero_cache_9_address0  |  out|    2|   ap_memory|                                                 non_zero_cache_9|         array|
|non_zero_cache_9_ce0       |  out|    1|   ap_memory|                                                 non_zero_cache_9|         array|
|non_zero_cache_9_we0       |  out|    1|   ap_memory|                                                 non_zero_cache_9|         array|
|non_zero_cache_9_d0        |  out|    1|   ap_memory|                                                 non_zero_cache_9|         array|
+---------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg6 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../compute_row_operations.cpp:25]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [../compute_row_operations.cpp:23]   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln23_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln23"   --->   Operation 10 'read' 'sext_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln23_cast = sext i63 %sext_ln23_read"   --->   Operation 11 'sext' 'sext_ln23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_6, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten26"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln23 = store i2 0, i2 %i_1" [../compute_row_operations.cpp:23]   --->   Operation 14 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln25 = store i4 0, i4 %j" [../compute_row_operations.cpp:25]   --->   Operation 15 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %shiftreg6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc32"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i5 %indvar_flatten26" [../compute_row_operations.cpp:23]   --->   Operation 18 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln23 = icmp_eq  i5 %indvar_flatten26_load, i5 30" [../compute_row_operations.cpp:23]   --->   Operation 20 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%add_ln23 = add i5 %indvar_flatten26_load, i5 1" [../compute_row_operations.cpp:23]   --->   Operation 21 'add' 'add_ln23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc35, void %VITIS_LOOP_31_5.exitStub" [../compute_row_operations.cpp:23]   --->   Operation 22 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../compute_row_operations.cpp:25]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln25 = icmp_eq  i4 %j_load, i4 10" [../compute_row_operations.cpp:25]   --->   Operation 24 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.39ns)   --->   "%select_ln23 = select i1 %icmp_ln25, i4 0, i4 %j_load" [../compute_row_operations.cpp:23]   --->   Operation 25 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i4 %select_ln23" [../compute_row_operations.cpp:25]   --->   Operation 26 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%br_ln27 = br i1 %trunc_ln25, void, void %for.inc32.split._crit_edge" [../compute_row_operations.cpp:27]   --->   Operation 27 'br' 'br_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%switch_ln27 = switch i4 %select_ln23, void %arrayidx3110.case.9, i4 0, void %arrayidx3110.case.0, i4 1, void %arrayidx3110.case.1, i4 2, void %arrayidx3110.case.2, i4 3, void %arrayidx3110.case.3, i4 4, void %arrayidx3110.case.4, i4 5, void %arrayidx3110.case.5, i4 6, void %arrayidx3110.case.6, i4 7, void %arrayidx3110.case.7, i4 8, void %arrayidx3110.case.8" [../compute_row_operations.cpp:27]   --->   Operation 28 'switch' 'switch_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.79>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln25 = add i4 %select_ln23, i4 1" [../compute_row_operations.cpp:25]   --->   Operation 29 'add' 'add_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln23 = store i5 %add_ln23, i5 %indvar_flatten26" [../compute_row_operations.cpp:23]   --->   Operation 30 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln25 = store i4 %add_ln25, i4 %j" [../compute_row_operations.cpp:25]   --->   Operation 31 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln23_cast" [../compute_row_operations.cpp:23]   --->   Operation 32 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem1_addr" [../compute_row_operations.cpp:27]   --->   Operation 33 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln23 & !trunc_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shiftreg6_load = load i8 %shiftreg6" [../compute_row_operations.cpp:23]   --->   Operation 34 'load' 'shiftreg6_load' <Predicate = (!icmp_ln23 & !icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_1_load = load i2 %i_1" [../compute_row_operations.cpp:23]   --->   Operation 35 'load' 'i_1_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_3_VITIS_LOOP_25_4_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.39ns)   --->   "%select_ln23_1 = select i1 %icmp_ln25, i8 0, i8 %shiftreg6_load" [../compute_row_operations.cpp:23]   --->   Operation 38 'select' 'select_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.54ns)   --->   "%add_ln23_1 = add i2 %i_1_load, i2 1" [../compute_row_operations.cpp:23]   --->   Operation 39 'add' 'add_ln23_1' <Predicate = (!icmp_ln23 & icmp_ln25)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.17ns)   --->   "%select_ln23_2 = select i1 %icmp_ln25, i2 %add_ln23_1, i2 %i_1_load" [../compute_row_operations.cpp:23]   --->   Operation 40 'select' 'select_ln23_2' <Predicate = (!icmp_ln23)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %select_ln23_2" [../compute_row_operations.cpp:23]   --->   Operation 41 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%non_zero_cache_addr = getelementptr i1 %non_zero_cache, i64 0, i64 %zext_ln23" [../compute_row_operations.cpp:23]   --->   Operation 42 'getelementptr' 'non_zero_cache_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%non_zero_cache_1_addr = getelementptr i1 %non_zero_cache_1, i64 0, i64 %zext_ln23" [../compute_row_operations.cpp:23]   --->   Operation 43 'getelementptr' 'non_zero_cache_1_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%non_zero_cache_2_addr = getelementptr i1 %non_zero_cache_2, i64 0, i64 %zext_ln23" [../compute_row_operations.cpp:23]   --->   Operation 44 'getelementptr' 'non_zero_cache_2_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%non_zero_cache_3_addr = getelementptr i1 %non_zero_cache_3, i64 0, i64 %zext_ln23" [../compute_row_operations.cpp:23]   --->   Operation 45 'getelementptr' 'non_zero_cache_3_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%non_zero_cache_4_addr = getelementptr i1 %non_zero_cache_4, i64 0, i64 %zext_ln23" [../compute_row_operations.cpp:23]   --->   Operation 46 'getelementptr' 'non_zero_cache_4_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%non_zero_cache_5_addr = getelementptr i1 %non_zero_cache_5, i64 0, i64 %zext_ln23" [../compute_row_operations.cpp:23]   --->   Operation 47 'getelementptr' 'non_zero_cache_5_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%non_zero_cache_6_addr = getelementptr i1 %non_zero_cache_6, i64 0, i64 %zext_ln23" [../compute_row_operations.cpp:23]   --->   Operation 48 'getelementptr' 'non_zero_cache_6_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%non_zero_cache_7_addr = getelementptr i1 %non_zero_cache_7, i64 0, i64 %zext_ln23" [../compute_row_operations.cpp:23]   --->   Operation 49 'getelementptr' 'non_zero_cache_7_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%non_zero_cache_8_addr = getelementptr i1 %non_zero_cache_8, i64 0, i64 %zext_ln23" [../compute_row_operations.cpp:23]   --->   Operation 50 'getelementptr' 'non_zero_cache_8_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%non_zero_cache_9_addr = getelementptr i1 %non_zero_cache_9, i64 0, i64 %zext_ln23" [../compute_row_operations.cpp:23]   --->   Operation 51 'getelementptr' 'non_zero_cache_9_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i8 %select_ln23_1" [../compute_row_operations.cpp:25]   --->   Operation 52 'zext' 'zext_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../compute_row_operations.cpp:25]   --->   Operation 53 'specpipeline' 'specpipeline_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln27 = br void %for.inc32.split._crit_edge" [../compute_row_operations.cpp:27]   --->   Operation 54 'br' 'br_ln27' <Predicate = (!icmp_ln23 & !trunc_ln25)> <Delay = 0.42>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty = phi i16 %gmem1_addr_read, void, i16 %zext_ln25, void %for.inc35" [../compute_row_operations.cpp:27]   --->   Operation 55 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %empty, i32 8, i32 15" [../compute_row_operations.cpp:27]   --->   Operation 56 'partselect' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i16 %empty" [../compute_row_operations.cpp:27]   --->   Operation 57 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln27 = store i1 %trunc_ln27, i2 %non_zero_cache_8_addr" [../compute_row_operations.cpp:27]   --->   Operation 58 'store' 'store_ln27' <Predicate = (select_ln23 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx3110.exit" [../compute_row_operations.cpp:27]   --->   Operation 59 'br' 'br_ln27' <Predicate = (select_ln23 == 8)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln27 = store i1 %trunc_ln27, i2 %non_zero_cache_7_addr" [../compute_row_operations.cpp:27]   --->   Operation 60 'store' 'store_ln27' <Predicate = (select_ln23 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx3110.exit" [../compute_row_operations.cpp:27]   --->   Operation 61 'br' 'br_ln27' <Predicate = (select_ln23 == 7)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln27 = store i1 %trunc_ln27, i2 %non_zero_cache_6_addr" [../compute_row_operations.cpp:27]   --->   Operation 62 'store' 'store_ln27' <Predicate = (select_ln23 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx3110.exit" [../compute_row_operations.cpp:27]   --->   Operation 63 'br' 'br_ln27' <Predicate = (select_ln23 == 6)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln27 = store i1 %trunc_ln27, i2 %non_zero_cache_5_addr" [../compute_row_operations.cpp:27]   --->   Operation 64 'store' 'store_ln27' <Predicate = (select_ln23 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx3110.exit" [../compute_row_operations.cpp:27]   --->   Operation 65 'br' 'br_ln27' <Predicate = (select_ln23 == 5)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln27 = store i1 %trunc_ln27, i2 %non_zero_cache_4_addr" [../compute_row_operations.cpp:27]   --->   Operation 66 'store' 'store_ln27' <Predicate = (select_ln23 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx3110.exit" [../compute_row_operations.cpp:27]   --->   Operation 67 'br' 'br_ln27' <Predicate = (select_ln23 == 4)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln27 = store i1 %trunc_ln27, i2 %non_zero_cache_3_addr" [../compute_row_operations.cpp:27]   --->   Operation 68 'store' 'store_ln27' <Predicate = (select_ln23 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx3110.exit" [../compute_row_operations.cpp:27]   --->   Operation 69 'br' 'br_ln27' <Predicate = (select_ln23 == 3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln27 = store i1 %trunc_ln27, i2 %non_zero_cache_2_addr" [../compute_row_operations.cpp:27]   --->   Operation 70 'store' 'store_ln27' <Predicate = (select_ln23 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx3110.exit" [../compute_row_operations.cpp:27]   --->   Operation 71 'br' 'br_ln27' <Predicate = (select_ln23 == 2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln27 = store i1 %trunc_ln27, i2 %non_zero_cache_1_addr" [../compute_row_operations.cpp:27]   --->   Operation 72 'store' 'store_ln27' <Predicate = (select_ln23 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx3110.exit" [../compute_row_operations.cpp:27]   --->   Operation 73 'br' 'br_ln27' <Predicate = (select_ln23 == 1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln27 = store i1 %trunc_ln27, i2 %non_zero_cache_addr" [../compute_row_operations.cpp:27]   --->   Operation 74 'store' 'store_ln27' <Predicate = (select_ln23 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx3110.exit" [../compute_row_operations.cpp:27]   --->   Operation 75 'br' 'br_ln27' <Predicate = (select_ln23 == 0)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln27 = store i1 %trunc_ln27, i2 %non_zero_cache_9_addr" [../compute_row_operations.cpp:27]   --->   Operation 76 'store' 'store_ln27' <Predicate = (select_ln23 != 0 & select_ln23 != 1 & select_ln23 != 2 & select_ln23 != 3 & select_ln23 != 4 & select_ln23 != 5 & select_ln23 != 6 & select_ln23 != 7 & select_ln23 != 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx3110.exit" [../compute_row_operations.cpp:27]   --->   Operation 77 'br' 'br_ln27' <Predicate = (select_ln23 != 0 & select_ln23 != 1 & select_ln23 != 2 & select_ln23 != 3 & select_ln23 != 4 & select_ln23 != 5 & select_ln23 != 6 & select_ln23 != 7 & select_ln23 != 8)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln23 = store i2 %select_ln23_2, i2 %i_1" [../compute_row_operations.cpp:23]   --->   Operation 78 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln27 = store i8 %trunc_ln27_1, i8 %shiftreg6" [../compute_row_operations.cpp:27]   --->   Operation 79 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc32" [../compute_row_operations.cpp:25]   --->   Operation 80 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ non_zero_cache]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ non_zero_cache_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ non_zero_cache_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ non_zero_cache_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ non_zero_cache_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ non_zero_cache_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ non_zero_cache_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ non_zero_cache_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ non_zero_cache_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ non_zero_cache_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg6             (alloca           ) [ 0111]
j                     (alloca           ) [ 0100]
i_1                   (alloca           ) [ 0111]
indvar_flatten26      (alloca           ) [ 0100]
sext_ln23_read        (read             ) [ 0000]
sext_ln23_cast        (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln23            (store            ) [ 0000]
store_ln25            (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten26_load (load             ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
icmp_ln23             (icmp             ) [ 0111]
add_ln23              (add              ) [ 0000]
br_ln23               (br               ) [ 0000]
j_load                (load             ) [ 0000]
icmp_ln25             (icmp             ) [ 0111]
select_ln23           (select           ) [ 0111]
trunc_ln25            (trunc            ) [ 0111]
br_ln27               (br               ) [ 0111]
switch_ln27           (switch           ) [ 0000]
add_ln25              (add              ) [ 0000]
store_ln23            (store            ) [ 0000]
store_ln25            (store            ) [ 0000]
gmem1_addr            (getelementptr    ) [ 0000]
gmem1_addr_read       (read             ) [ 0101]
shiftreg6_load        (load             ) [ 0000]
i_1_load              (load             ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
select_ln23_1         (select           ) [ 0000]
add_ln23_1            (add              ) [ 0000]
select_ln23_2         (select           ) [ 0000]
zext_ln23             (zext             ) [ 0000]
non_zero_cache_addr   (getelementptr    ) [ 0000]
non_zero_cache_1_addr (getelementptr    ) [ 0000]
non_zero_cache_2_addr (getelementptr    ) [ 0000]
non_zero_cache_3_addr (getelementptr    ) [ 0000]
non_zero_cache_4_addr (getelementptr    ) [ 0000]
non_zero_cache_5_addr (getelementptr    ) [ 0000]
non_zero_cache_6_addr (getelementptr    ) [ 0000]
non_zero_cache_7_addr (getelementptr    ) [ 0000]
non_zero_cache_8_addr (getelementptr    ) [ 0000]
non_zero_cache_9_addr (getelementptr    ) [ 0000]
zext_ln25             (zext             ) [ 0000]
specpipeline_ln25     (specpipeline     ) [ 0000]
br_ln27               (br               ) [ 0000]
empty                 (phi              ) [ 0101]
trunc_ln27_1          (partselect       ) [ 0000]
trunc_ln27            (trunc            ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
store_ln23            (store            ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln25               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln23">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="non_zero_cache">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="non_zero_cache"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="non_zero_cache_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="non_zero_cache_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="non_zero_cache_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="non_zero_cache_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="non_zero_cache_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="non_zero_cache_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="non_zero_cache_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="non_zero_cache_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="non_zero_cache_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="non_zero_cache_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="non_zero_cache_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="non_zero_cache_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="non_zero_cache_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="non_zero_cache_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="non_zero_cache_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="non_zero_cache_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="non_zero_cache_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="non_zero_cache_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_23_3_VITIS_LOOP_25_4_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="shiftreg6_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten26_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten26/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln23_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="63" slack="0"/>
<pin id="118" dir="0" index="1" bw="63" slack="0"/>
<pin id="119" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln23_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="non_zero_cache_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="2" slack="0"/>
<pin id="126" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="non_zero_cache_addr/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="non_zero_cache_1_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="2" slack="0"/>
<pin id="133" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="non_zero_cache_1_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="non_zero_cache_2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="2" slack="0"/>
<pin id="140" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="non_zero_cache_2_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="non_zero_cache_3_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="2" slack="0"/>
<pin id="147" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="non_zero_cache_3_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="non_zero_cache_4_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="2" slack="0"/>
<pin id="154" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="non_zero_cache_4_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="non_zero_cache_5_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="non_zero_cache_5_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="non_zero_cache_6_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="non_zero_cache_6_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="non_zero_cache_7_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="2" slack="0"/>
<pin id="175" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="non_zero_cache_7_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="non_zero_cache_8_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="2" slack="0"/>
<pin id="182" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="non_zero_cache_8_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="non_zero_cache_9_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="2" slack="0"/>
<pin id="189" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="non_zero_cache_9_addr/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln27_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln27_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln27_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln27_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln27_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln27_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln27_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln27_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln27_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln27_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="gmem1_addr_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="empty_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="259" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="empty_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln23_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="63" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_cast/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln0_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln23_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="2" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln25_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln0_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="indvar_flatten26_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten26_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln23_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln23_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="j_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln25_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln23_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="0" index="2" bw="4" slack="0"/>
<pin id="318" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln25_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="switch_ln27_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="0" index="3" bw="3" slack="0"/>
<pin id="331" dir="0" index="4" bw="3" slack="0"/>
<pin id="332" dir="0" index="5" bw="4" slack="0"/>
<pin id="333" dir="0" index="6" bw="4" slack="0"/>
<pin id="334" dir="0" index="7" bw="4" slack="0"/>
<pin id="335" dir="0" index="8" bw="4" slack="0"/>
<pin id="336" dir="0" index="9" bw="4" slack="0"/>
<pin id="337" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln27/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln25_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln23_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln25_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="gmem1_addr_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="1"/>
<pin id="367" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="shiftreg6_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg6_load/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_1_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="2"/>
<pin id="375" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln23_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="2"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="0" index="2" bw="8" slack="0"/>
<pin id="380" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln23_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln23_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="2"/>
<pin id="391" dir="0" index="1" bw="2" slack="0"/>
<pin id="392" dir="0" index="2" bw="2" slack="0"/>
<pin id="393" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_2/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln23_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln25_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln27_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="0" index="2" bw="5" slack="0"/>
<pin id="419" dir="0" index="3" bw="5" slack="0"/>
<pin id="420" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="trunc_ln27_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln23_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="2" slack="2"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln27_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="2"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="449" class="1005" name="shiftreg6_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg6 "/>
</bind>
</comp>

<comp id="456" class="1005" name="j_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="463" class="1005" name="i_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="indvar_flatten26_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten26 "/>
</bind>
</comp>

<comp id="477" class="1005" name="sext_ln23_cast_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="1"/>
<pin id="479" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln23_cast "/>
</bind>
</comp>

<comp id="482" class="1005" name="icmp_ln23_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="486" class="1005" name="icmp_ln25_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="2"/>
<pin id="488" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="492" class="1005" name="select_ln23_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="2"/>
<pin id="494" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="496" class="1005" name="trunc_ln25_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="500" class="1005" name="gmem1_addr_read_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="1"/>
<pin id="502" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="90" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="90" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="90" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="90" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="90" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="90" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="90" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="90" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="90" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="90" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="178" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="171" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="164" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="157" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="150" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="143" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="136" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="129" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="122" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="185" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="78" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="269"><net_src comp="116" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="290" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="50" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="305" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="338"><net_src comp="314" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="341"><net_src comp="64" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="342"><net_src comp="66" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="343"><net_src comp="68" pin="0"/><net_sink comp="326" pin=5"/></net>

<net id="344"><net_src comp="70" pin="0"/><net_sink comp="326" pin=6"/></net>

<net id="345"><net_src comp="72" pin="0"/><net_sink comp="326" pin=7"/></net>

<net id="346"><net_src comp="74" pin="0"/><net_sink comp="326" pin=8"/></net>

<net id="347"><net_src comp="76" pin="0"/><net_sink comp="326" pin=9"/></net>

<net id="352"><net_src comp="314" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="299" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="348" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="0" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="364" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="381"><net_src comp="52" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="370" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="373" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="88" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="383" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="373" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="389" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="403"><net_src comp="396" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="407"><net_src comp="396" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="408"><net_src comp="396" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="409"><net_src comp="396" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="413"><net_src comp="376" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="421"><net_src comp="94" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="260" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="96" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="98" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="260" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="432"><net_src comp="425" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="436"><net_src comp="425" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="437"><net_src comp="425" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="438"><net_src comp="425" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="443"><net_src comp="389" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="415" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="100" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="459"><net_src comp="104" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="466"><net_src comp="108" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="473"><net_src comp="112" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="480"><net_src comp="266" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="485"><net_src comp="293" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="308" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="495"><net_src comp="314" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="322" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="252" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="260" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: non_zero_cache | {3 }
	Port: non_zero_cache_1 | {3 }
	Port: non_zero_cache_2 | {3 }
	Port: non_zero_cache_3 | {3 }
	Port: non_zero_cache_4 | {3 }
	Port: non_zero_cache_5 | {3 }
	Port: non_zero_cache_6 | {3 }
	Port: non_zero_cache_7 | {3 }
	Port: non_zero_cache_8 | {3 }
	Port: non_zero_cache_9 | {3 }
 - Input state : 
	Port: compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 : gmem1 | {2 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4 : sext_ln23 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln23 : 1
		store_ln25 : 1
		store_ln0 : 1
		indvar_flatten26_load : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		j_load : 1
		icmp_ln25 : 2
		select_ln23 : 3
		trunc_ln25 : 4
		br_ln27 : 5
		switch_ln27 : 4
		add_ln25 : 4
		store_ln23 : 3
		store_ln25 : 5
	State 2
		gmem1_addr_read : 1
	State 3
		select_ln23_1 : 1
		add_ln23_1 : 1
		select_ln23_2 : 2
		zext_ln23 : 3
		non_zero_cache_addr : 4
		non_zero_cache_1_addr : 4
		non_zero_cache_2_addr : 4
		non_zero_cache_3_addr : 4
		non_zero_cache_4_addr : 4
		non_zero_cache_5_addr : 4
		non_zero_cache_6_addr : 4
		non_zero_cache_7_addr : 4
		non_zero_cache_8_addr : 4
		non_zero_cache_9_addr : 4
		zext_ln25 : 2
		empty : 3
		trunc_ln27_1 : 4
		trunc_ln27 : 4
		store_ln27 : 5
		store_ln27 : 5
		store_ln27 : 5
		store_ln27 : 5
		store_ln27 : 5
		store_ln27 : 5
		store_ln27 : 5
		store_ln27 : 5
		store_ln27 : 5
		store_ln27 : 5
		store_ln23 : 3
		store_ln27 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln23_fu_299       |    0    |    12   |
|    add   |       add_ln25_fu_348       |    0    |    12   |
|          |      add_ln23_1_fu_383      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln23_fu_293      |    0    |    12   |
|          |       icmp_ln25_fu_308      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |      select_ln23_fu_314     |    0    |    4    |
|  select  |     select_ln23_1_fu_376    |    0    |    8    |
|          |     select_ln23_2_fu_389    |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |  sext_ln23_read_read_fu_116 |    0    |    0    |
|          | gmem1_addr_read_read_fu_252 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln23_cast_fu_266    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln25_fu_322      |    0    |    0    |
|          |      trunc_ln27_fu_425      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  switch  |      switch_ln27_fu_326     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln23_fu_396      |    0    |    0    |
|          |       zext_ln25_fu_410      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|     trunc_ln27_1_fu_415     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    71   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      empty_reg_257     |   16   |
| gmem1_addr_read_reg_500|   16   |
|       i_1_reg_463      |    2   |
|    icmp_ln23_reg_482   |    1   |
|    icmp_ln25_reg_486   |    1   |
|indvar_flatten26_reg_470|    5   |
|        j_reg_456       |    4   |
|   select_ln23_reg_492  |    4   |
| sext_ln23_cast_reg_477 |   64   |
|    shiftreg6_reg_449   |    8   |
|   trunc_ln25_reg_496   |    1   |
+------------------------+--------+
|          Total         |   122  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   71   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   122  |    -   |
+-----------+--------+--------+
|   Total   |   122  |   71   |
+-----------+--------+--------+
