
**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     CIRCUIT DESCRIPTION


******************************************************************************




* Schematics Version 9.2
* Sun May 12 16:28:51 2019



** Analysis setup **
.tran 0ns 80m 0 1.57u SKIPBP
.OPTIONS ABSTOL=1uA
.OPTIONS DIGINITSTATE=2
.OPTIONS DIGIOLVL=1
.OPTIONS ITL4=70
.OPTIONS RELTOL=0.01


* From [PSPICE NETLIST] section of d:\Program Files\Orcad\PSpice\PSpice.ini:
.lib "D:\Program Files\Orcad\PSpice\UserLib\OPA_2.lib"
.lib "D:\Program Files\Orcad\PSpice\UserLib\MyLib.lib"
.lib "nom.lib"

.INC "SimmetrCM.net"



**** INCLUDING SimmetrCM.net ****
* Schematics Netlist *



X_S1    AA1 0 $N_0001 $N_0002 SimmetrCM_S1 
D_D1         $N_0002 $N_0001 Dbreak 
X_S3    AA2 0 $N_0003 $N_0004 SimmetrCM_S3 
D_D3         $N_0004 $N_0003 Dbreak 
L_L1         $N_0002 $N_0004  12m  
D_D7         $N_0005 $N_0006 Dbreak 
D_D8         $N_0007 $N_0006 Dbreak 
D_D6         0 $N_0007 Dbreak 
D_D5         0 $N_0005 Dbreak 
V_V2         $N_0008 0 15
R_R6         $N_0010 $N_0009  50k  
C_C6         $N_0011 $N_0009  100p  
C_C7         $N_0011 $N_0010  1n  
R_R7         $N_0012 $N_0011  5k  
Kn_K1         L_L1 L_L2     1
R_R9         $N_0013 $N_0012  10k  
R_R18         $N_0012 0  5.1k  
R_R8         $N_0014 0  3m  
L_L2         $N_0007 $N_0005  0.75m  
C_C1         0 $N_0015  0.5n  
C_C8         0 $N_0016  100u  
L_L5         $N_0016 $N_0006  1m  
R_R19         $N_0016 $N_0012  32k  
C_C9         $N_0013 $N_0016  300p  
R_R2         $N_0015 $N_0017  1k  
D_D4         $N_0017 $N_0004 Dbreak 
X_S4    AA1 0 $N_0004 $N_0017 SimmetrCM_S4 
D_D2         $N_0017 $N_0002 Dbreak 
X_S2    AA2 0 $N_0002 $N_0017 SimmetrCM_S2 
R_R1         0 $N_0017  620m  
R_R25         $N_0018 $N_0017  1k  
R_R26         $N_0018 $N_0019  4k  
X_U1         $N_0011 $N_0019 $N_0009 $N_0020 $N_0021 $N_0018 $N_0022 $N_0015 0
+  AA1 0 $N_0008 AA2 $N_0008 $N_0019 SG1825 
+ PARAMS: PERIOD={1/20k} DEADTIME=5e-8
R_R3         $N_0020 0  500k  
C_C4         0 $N_0021  1n  
C_C2         0 $N_0022  100p  
C_C10         0 $N_0011  1n  
C_C3         0 $N_0019  1u  
C_C5         0 $N_0018  500p  
V_V3         $N_0003 0 200
V_V1         $N_0001 0 240
Q_Q2         $N_0015 $N_0024 0 Q2N1420
X_U4         AA1 AA2 $N_0024 $G_DPWR $G_DGND NOR2
V_V8         $N_0016 $N_0014 37.2

.subckt SimmetrCM_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=1e6 Ron=1m Voff=0.0V Von=1.0V
.ends SimmetrCM_S1

.subckt SimmetrCM_S3 1 2 3 4  
S_S3         3 4 1 2 _S3
RS_S3         1 2 1G
.MODEL         _S3 VSWITCH Roff=1e6 Ron=1m Voff=0.0V Von=1.0V
.ends SimmetrCM_S3

.subckt SimmetrCM_S4 1 2 3 4  
S_S4         3 4 1 2 _S4
RS_S4         1 2 1G
.MODEL         _S4 VSWITCH Roff=1e6 Ron=1m Voff=0.0V Von=1.0V
.ends SimmetrCM_S4

.subckt SimmetrCM_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=1e6 Ron=1m Voff=0.0V Von=1.0V
.ends SimmetrCM_S2

**** RESUMING SimmetrCM.cir ****
.PROBE V(*) I(*) W(*) D(*) NOISE(*) 


.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node $N_0020
*
* Moving X_U1.u99:OUT1 from analog node $N_0020 to new digital node $N_0020$DtoA
X$$N_0020_DtoA1
+ $N_0020$DtoA
+ $N_0020
+ X_U1.DPWR
+ X_U1.DGND
+ DtoA_STD
+       PARAMS: DRVH=  96.4   DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface for node $N_0024
*
* Moving X_U4.U1:OUT1 from analog node $N_0024 to new digital node $N_0024$DtoA
X$$N_0024_DtoA1
+ $N_0024$DtoA
+ $N_0024
+ $G_DPWR
+ $G_DGND
+ DtoAdefault
+       PARAMS: DRVH=  50     DRVL=  50     CAPACITANCE=   0     
*
* Analog/Digital interface for node AA1
*
* Moving X_U4.U1:IN1 from analog node AA1 to new digital node AA1$AtoD
X$AA1_AtoD1
+ AA1
+ AA1$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoDdefault
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node AA2
*
* Moving X_U4.U1:IN2 from analog node AA2 to new digital node AA2$AtoD
X$AA2_AtoD1
+ AA2
+ AA2$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoDdefault
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node X_U1.xoutst.31
*
* Moving X_U1.xoutst.un1:OUT1 from analog node X_U1.xoutst.31 to new digital node X_U1.xoutst.31$DtoA
X$X_U1.xoutst.31_DtoA1
+ X_U1.xoutst.31$DtoA
+ X_U1.xoutst.31
+ X_U1.DPWR
+ X_U1.DGND
+ dtoa_s_o1
+       PARAMS: DRVH=   1.0000E+06 DRVL=  60.6   CAPACITANCE=   0     
*
* Analog/Digital interface for node X_U1.xoutst.32
*
* Moving X_U1.xoutst.un2:OUT1 from analog node X_U1.xoutst.32 to new digital node X_U1.xoutst.32$DtoA
X$X_U1.xoutst.32_DtoA1
+ X_U1.xoutst.32$DtoA
+ X_U1.xoutst.32
+ X_U1.DPWR
+ X_U1.DGND
+ dtoa_s_o1
+       PARAMS: DRVH=   1.0000E+06 DRVL=  60.6   CAPACITANCE=   0     
*
* Analog/Digital interface for node X_U1.xoutst.33
*
* Moving X_U1.xoutst.un11:OUT1 from analog node X_U1.xoutst.33 to new digital node X_U1.xoutst.33$DtoA
X$X_U1.xoutst.33_DtoA1
+ X_U1.xoutst.33$DtoA
+ X_U1.xoutst.33
+ X_U1.DPWR
+ X_U1.DGND
+ dtoa_s_o1
+       PARAMS: DRVH=   1.0000E+06 DRVL=  60.6   CAPACITANCE=   0     
*
* Analog/Digital interface for node X_U1.xoutst.34
*
* Moving X_U1.xoutst.un22:OUT1 from analog node X_U1.xoutst.34 to new digital node X_U1.xoutst.34$DtoA
X$X_U1.xoutst.34_DtoA1
+ X_U1.xoutst.34$DtoA
+ X_U1.xoutst.34
+ X_U1.DPWR
+ X_U1.DGND
+ dtoa_s_o1
+       PARAMS: DRVH=   1.0000E+06 DRVL=  60.6   CAPACITANCE=   0     
*
* Analog/Digital interface for node X_U1.45
*
* Moving X_U1.uor2:OUT1 from analog node X_U1.45 to new digital node X_U1.45$DtoA
X$X_U1.45_DtoA1
+ X_U1.45$DtoA
+ X_U1.45
+ X_U1.DPWR
+ X_U1.DGND
+ DtoA_STD
+       PARAMS: DRVH=  96.4   DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*

X$DIGIFPWR 0 DIGIFPWR

**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     Diode MODEL PARAMETERS


******************************************************************************




               Dbreak          X_U1.xbl1.x2.x1.dxea25 
          IS   10.000000E-15  800.000000E-18 
          RS     .1                          
         CJO  100.000000E-15                 


**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     BJT MODEL PARAMETERS


******************************************************************************




               Q2N1420         q_pwm           
               NPN             NPN             
          IS   14.340000E-15    1.340000E-15 
          BF  255.9            65.62         
          NF    1               1            
         VAF   74.03           74.03         
         IKF     .2847           .5385       
         ISE   14.340000E-15   19.480000E-15 
          NE    1.307           1.208        
          BR    6.092           9.715        
          NR    1               1            
          RB   10              10            
          RC    1               9            
         CJE   22.010000E-12    2.010000E-12 
         MJE     .377            .377        
         CJC    9.393000E-12    1.393000E-12 
         MJC     .3416           .3416       
          TF  410.000000E-12  408.800000E-12 
         XTF    3               3            
         VTF    1.7             1.7          
         ITF     .6              .6          
          TR   46.910000E-09  100.000000E-12 
         XTB    1.5             1.5          
          CN    2.42            2.42         
           D     .87             .87         


               X_U1.xbl1.x2.x1.qxea25 
               NPN             
          IS  800.000000E-18 
          BF  100            
          NF    1            
          BR    1            
          NR    1            
          CN    2.42         
           D     .87         


**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     Voltage Controlled Switch MODEL PARAMETERS


******************************************************************************




               X_S1._S1        X_S3._S3        X_S4._S4        X_S2._S2        
         RON    1.000000E-03    1.000000E-03    1.000000E-03    1.000000E-03 
        ROFF    1.000000E+06    1.000000E+06    1.000000E+06    1.000000E+06 
         VON    1               1               1               1            
        VOFF    0               0               0               0            


               sstop25         ssoftd25        
         RON    1               5.000000E+03 
        ROFF  100.000000E+06  100.000000E+06 
         VON   13               1            
        VOFF   12                .7          


**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     Current Controlled Switch MODEL PARAMETERS


******************************************************************************




               X_U1.xoutst.x2.isw25 
         RON    1            
        ROFF  100.000000E+06 
         ION    1.5          
        IOFF    1.3          


**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     Digital Input MODEL PARAMETERS


******************************************************************************




               dincone         DIN74           din74s_o1       
        FILE DSO_DTOA        DSO_DTOA        DSO_DTOA        
      FORMAT    6               6               6            
    TIMESTEP  100.000000E-12  100.000000E-12  100.000000E-12 
         CLO                                    1.000000E-12 
         CHI                                    1.000000E-12 
      S0NAME 0               0               0               
       S0TSW    3.500000E-09    3.500000E-09  100.000000E-12 
       S0RLO    1.000000E+03    7.13             .1          
       S0RHI    1             389              10.000000E+03 
      S1NAME 1               1               1               
       S1TSW    5.500000E-09    5.500000E-09  100.000000E-12 
       S1RLO    1             467             200.000000E+03 
       S1RHI    1.000000E+03  200             200.000000E+03 
      S2NAME X               X               x               
       S2TSW    3.500000E-09    3.500000E-09  100.000000E-12 
       S2RLO   42.9            42.9            34.6          
       S2RHI  116             116              98.4          
      S3NAME R               R               z               
       S3TSW    3.500000E-09    3.500000E-09  100.000000E-12 
       S3RLO   42.9            42.9           200.000000E+03 
       S3RHI  116             116             200.000000E+03 
      S4NAME F               F               R               
       S4TSW    3.500000E-09    3.500000E-09  100.000000E-12 
       S4RLO   42.9            42.9            34.6          
       S4RHI  116             116              98.4          
      S5NAME Z               Z               F               
       S5TSW    3.500000E-09    3.500000E-09  100.000000E-12 
       S5RLO  200.000000E+03  200.000000E+03   34.6          
       S5RHI  200.000000E+03  200.000000E+03   98.4          


**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               X_U1.uvl        X_U1.uvlref     X_U1.cmp1825    X_U1.trig1825   
        FILE DSO_ATOD        DSO_ATOD        DSO_ATOD        DSO_ATOD        
      FORMAT    6               6               6               6            
     CHGONLY    1               1               1               1            
    TIMESTEP  100.000000E-12  100.000000E-12  100.000000E-12  100.000000E-12 
      S0NAME 0               0               0               0               
       S0VHI    9.8             4.2                                          
       S0VLO   -5              -1             -35             -35            
      S1NAME 1               1               1               1               
       S1VHI   50              10              70              70            
       S1VLO    9               4                                            


               X_U1.x15.cmp    X_U1.xbl1.x1.compwm             DO74            
        FILE DSO_ATOD        DSO_ATOD                        DSO_ATOD        
      FORMAT    6               6                               6            
     CHGONLY    1               1                               1            
    TIMESTEP  100.000000E-12  100.000000E-12                  100.000000E-12 
      S0NAME 0               0                               X               
       S0VHI                    2            
       S0VLO  -20.000000E+03  -30                                .8          
      S1NAME 1               1                               0               
       S1VHI   20.000000E+03   30                                .8          
       S1VLO                   -1.5          
      S2NAME                 R               
       S2VHI                    1.4          
       S2VLO                     .8          
      S3NAME                 R               
       S3VHI                    2            
       S3VLO                    1.3          
      S4NAME                 X               
       S4VHI                    2            
       S4VLO                     .8          
      S5NAME                 1               
       S5VHI                    7            
       S5VLO                    2            
      S6NAME                 F               
       S6VHI                    2            
       S6VLO                    1.3          
      S7NAME                 F               
       S7VHI                    1.4          
       S7VLO                     .8          


**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               d0_gate         D_PLD_GATE      
      TPLHMN    0               0            
      TPLHTY    0               0            
      TPLHMX    0               0            
      TPHLMN    0               0            
      TPHLTY    0               0            
      TPHLMX    0               0            


**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     Digital Edge Triggered FF MODEL PARAMETERS


******************************************************************************




               d0_eff          
  TPCLKQLHMN    0            
  TPCLKQLHTY    0            
  TPCLKQLHMX    0            
  TPCLKQHLMN    0            
  TPCLKQHLTY    0            
  TPCLKQHLMX    0            
   TPPCQLHMN    0            
   TPPCQLHTY    0            
   TPPCQLHMX    0            
   TPPCQHLMN    0            
   TPPCQHLTY    0            
   TPPCQHLMX    0            
    TWCLKLMN    0            
    TWCLKLTY    0            
    TWCLKLMX    0            
    TWCLKHMN    0            
    TWCLKHTY    0            
    TWCLKHMX    0            
     TWPCLMN    0            
     TWPCLTY    0            
     TWPCLMX    0            
   TSUDCLKMN    0            
   TSUDCLKTY    0            
   TSUDCLKMX    0            
 TSUPCCLKHMN    0            
 TSUPCCLKHTY    0            
 TSUPCCLKHMX    0            
    THDCLKMN    0            
    THDCLKTY    0            
    THDCLKMX    0            
  TSUCECLKMN    0            
  TSUCECLKTY    0            
  TSUCECLKMX    0            
   THCECLKMN    0            
   THCECLKTY    0            
   THCECLKMX    0            


**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     Digital Gated FF MODEL PARAMETERS


******************************************************************************




               d0_gff          
    TPDQLHMN    0            
    TPDQLHTY    0            
    TPDQLHMX    0            
    TPDQHLMN    0            
    TPDQHLTY    0            
    TPDQHLMX    0            
    TPGQLHMN    0            
    TPGQLHTY    0            
    TPGQLHMX    0            
    TPGQHLMN    0            
    TPGQHLTY    0            
    TPGQHLMX    0            
   TPPCQLHMN    0            
   TPPCQLHTY    0            
   TPPCQLHMX    0            
   TPPCQHLMN    0            
   TPPCQHLTY    0            
   TPPCQHLMX    0            
      TWGHMN    0            
      TWGHTY    0            
      TWGHMX    0            
     TWPCLMN    0            
     TWPCLTY    0            
     TWPCLMX    0            
     TSUDGMN    0            
     TSUDGTY    0            
     TSUDGMX    0            
   TSUPCGHMN    0            
   TSUPCGHTY    0            
   TSUPCGHMX    0            
      THDGMN    0            
      THDGTY    0            
      THDGMX    0            


**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     Digital Delay Line MODEL PARAMETERS


******************************************************************************




               X_U1.xlog.dlmod 
       DLYMN    0            
       DLYTY   70.000000E-09 
       DLYMX   70.000000E-09 


**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               io_std          IO_PLD          io_pwm_oc       io_stm          
        DRVL  104                              60.6             0            
        DRVH   96.4                             1.000000E+06    0            
       AtoD1 AtoD_STD                        atod_s                          
       AtoD2 AtoD_STD_NX                     atod_s_nx                       
       AtoD3 AtoD_STD                        atod_s_e                        
       AtoD4 AtoD_STD_NX                     atod_s_nxe                      
       DtoA1 DtoA_STD                        dtoa_s_o1       DtoA_STM        
       DtoA2 DtoA_STD                        dtoa_s_o1       DtoA_STM        
       DtoA3 DtoA_STD                        dtoa_s_o1       DtoA_STM        
       DtoA4 DtoA_STD                        dtoa_s_o1       DtoA_STM        
      TSWHL1    1.511000E-09                                                 
      TSWHL2    1.487000E-09                                                 
      TSWHL3    1.511000E-09                                                 
      TSWHL4    1.487000E-09                                                 
      TSWLH1    3.517000E-09                                                 
      TSWLH2    3.564000E-09                                                 
      TSWLH3    3.517000E-09                                                 
      TSWLH4    3.564000E-09                                                 
       TPWRT  100.000000E+03  100.000000E+03  100.000000E+03  100.000000E+03 


               IO_DFT          io_s_oc         
        DRVL                   60.6          
        DRVH                    1.000000E+06 
       AtoD1 AtoD_STD        AtoD_S          
       AtoD2 AtoD_STD_NX     AtoD_S_NX       
       AtoD3 AtoD_STD        AtoD_S          
       AtoD4 AtoD_STD_NX     AtoD_S_NX       
       DtoA1 DtoA_STD        DtoA_S_OC       
       DtoA2 DtoA_STD        DtoA_S_OC       
       DtoA3 DtoA_STD        DtoA_S_OC       
       DtoA4 DtoA_STD        DtoA_S_OC       
      TSWHL1                    1.305000E-09 
      TSWHL2                    1.306000E-09 
      TSWHL3                    1.305000E-09 
      TSWHL4                    1.306000E-09 
      TSWLH1                  483.000000E-12 
      TSWLH2                  471.000000E-12 
      TSWLH3                  483.000000E-12 
      TSWLH4                  471.000000E-12 
       TPWRT  100.000000E+03  100.000000E+03 


**** 05/12/19 16:28:55 ********* PSpice 9.2 (Mar 2000) ******** ID# 1 ********

 * D:\GIT\MAI\viser\modeling\Datasheet_example\SimmetrCM.sch


 ****     SIMULATION ERRORS


******************************************************************************




DIGITAL Message ID#1 (SERIOUS):
DIGITAL INPUT VOLTAGE Hazard at time 0s
  Device: X_U1.x15.ocmp1
  Voltage V(X_U1.x15.pos_neg,0)=-10.00E+06 is beyond the ranges defined in model X_U1.x15.cmp


DIGITAL Message ID#2 (SERIOUS):
DIGITAL INPUT VOLTAGE Hazard at time 100ps
  Device: X$AA2_AtoD1.O1
  Voltage V(AA2,$G_DGND)= 10.3500 is beyond the ranges defined in model DO74



          JOB CONCLUDED

          TOTAL JOB TIME           43.65
