// Seed: 4225409530
module module_0;
  assign id_0 = {id_0, 1};
  reg id_2, id_3, id_4;
  assign id_2 = 1;
  logic id_5;
  type_13(
      1, 1, 1'b0, 1
  );
  logic id_6;
  logic id_7;
  integer id_8, id_9;
  type_16(
      1, 1, id_5 ^ {id_2, id_3, id_1, 1, 1'b0, id_0, 1'b0}
  );
  logic id_10;
  always @(id_2 or negedge 1) begin
    id_4 <= -id_10 - 1;
  end
endmodule
