\hypertarget{group__Peripheral__registers__structures}{}\doxysection{Peripheral\+\_\+registers\+\_\+structures}
\label{group__Peripheral__registers__structures}\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
Collaboration diagram for Peripheral\+\_\+registers\+\_\+structures\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=312pt]{group__Peripheral__registers__structures}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structADC__TypeDef}{A\+D\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structADC__Common__TypeDef}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structCAN__TxMailBox__TypeDef}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCAN__FIFOMailBox__TypeDef}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network F\+I\+F\+O\+Mail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCAN__FilterRegister__TypeDef}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCAN__TypeDef}{C\+A\+N\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCRC__TypeDef}{C\+R\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em C\+RC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDAC__TypeDef}{D\+A\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDBGMCU__TypeDef}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug M\+CU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDCMI__TypeDef}{D\+C\+M\+I\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em D\+C\+MI. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em D\+MA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structDMA__TypeDef}{D\+M\+A\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structDMA2D__TypeDef}{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em D\+M\+A2D Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structETH__TypeDef}{E\+T\+H\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Ethernet M\+AC. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structEXTI__TypeDef}{E\+X\+T\+I\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFLASH__TypeDef}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em F\+L\+A\+SH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFMC__Bank1__TypeDef}{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFMC__Bank1E__TypeDef}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFMC__Bank2__3__TypeDef}{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFMC__Bank4__TypeDef}{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank4. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structFMC__Bank5__6__TypeDef}{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank5\+\_\+6. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSYSCFG__TypeDef}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structIWDG__TypeDef}{I\+W\+D\+G\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structLTDC__TypeDef}{L\+T\+D\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em L\+C\+D-\/\+T\+FT Display Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structLTDC__Layer__TypeDef}{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em L\+C\+D-\/\+T\+FT Display layer x Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structPWR__TypeDef}{P\+W\+R\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRCC__TypeDef}{R\+C\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRTC__TypeDef}{R\+T\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSAI__TypeDef}{S\+A\+I\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Audio Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSAI__Block__TypeDef}{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{structSDIO__TypeDef}{S\+D\+I\+O\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structSPI__TypeDef}{S\+P\+I\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em T\+IM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSART__TypeDef}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structWWDG__TypeDef}{W\+W\+D\+G\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRNG__TypeDef}{R\+N\+G\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em R\+NG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__OTG__GlobalTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__OTG__DeviceTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__OTG__INEndpointTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+Endpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__OTG__OUTEndpointTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+Endpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__OTG__HostTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structUSB__OTG__HostChannelTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
