I 000057 55 3048          1524853876186 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524853876186 2018.04.27 21:31:16)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524853876387 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524853876387 2018.04.27 21:31:16)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524853876538 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524853876538 2018.04.27 21:31:16)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524853876677 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524853876676 2018.04.27 21:31:16)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524853876810 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524853876810 2018.04.27 21:31:16)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524853876970 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524853876970 2018.04.27 21:31:16)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2227          1524853877070 XORR_ARCHITECTURE
(_unit VHDL (orr 1 5 (xorr_architecture 1 17 ))
  (_version v33)
  (_time 1524853877070 2018.04.27 21:31:17)
  (_source (\./src/OR.vhd\(\./src/XOR.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 1 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2200          1524855296013 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524855296013 2018.04.27 21:54:56)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524854958263)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 5 -1
  )
)
I 000057 55 2200          1524855478136 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524855478136 2018.04.27 21:57:58)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524854958263)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 5 -1
  )
)
I 000057 55 2200          1524855637696 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524855637696 2018.04.27 22:00:37)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 3048          1524855731844 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524855731845 2018.04.27 22:02:11)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524855732009 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524855732009 2018.04.27 22:02:12)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(0)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524855732128 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524855732127 2018.04.27 22:02:12)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524855732285 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524855732285 2018.04.27 22:02:12)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524855732407 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524855732408 2018.04.27 22:02:12)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524855732568 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524855732568 2018.04.27 22:02:12)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(2)(0)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2227          1524855732734 XORR_ARCHITECTURE
(_unit VHDL (orr 1 5 (xorr_architecture 1 17 ))
  (_version v33)
  (_time 1524855732734 2018.04.27 22:02:12)
  (_source (\./src/OR.vhd\(\./src/XOR.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 1 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524855732887 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524855732886 2018.04.27 22:02:12)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524854958263)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524855733070 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524855733070 2018.04.27 22:02:13)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR1_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524855831385 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524855831385 2018.04.27 22:03:51)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2159          1524855889412 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524855889412 2018.04.27 22:04:49)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524855991030 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524855991030 2018.04.27 22:06:31)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524854958263)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2370          1524856033179 SR0_ARCHITECTURE
(_unit VHDL (sr0 1 5 (sr0_architecture 1 17 ))
  (_version v33)
  (_time 1524856033179 2018.04.27 22:07:13)
  (_source (\./src/SR0.vhd\(\./src/SRX.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524854958263)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 1 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 1 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 1 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 1 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2452          1524856125556 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 18 ))
  (_version v33)
  (_time 1524856125556 2018.04.27 22:08:45)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856125420)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 3048          1524856256876 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524856256876 2018.04.27 22:10:56)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524856257022 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524856257022 2018.04.27 22:10:57)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524856257164 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524856257164 2018.04.27 22:10:57)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524856257313 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524856257313 2018.04.27 22:10:57)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524856257464 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524856257464 2018.04.27 22:10:57)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524856257605 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524856257604 2018.04.27 22:10:57)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2227          1524856257738 XORR_ARCHITECTURE
(_unit VHDL (orr 1 5 (xorr_architecture 1 17 ))
  (_version v33)
  (_time 1524856257738 2018.04.27 22:10:57)
  (_source (\./src/OR.vhd\(\./src/XOR.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 1 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524856257872 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524856257872 2018.04.27 22:10:57)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524856258001 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524856258001 2018.04.27 22:10:58)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524856258104 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524856258103 2018.04.27 22:10:58)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524856258237 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524856258237 2018.04.27 22:10:58)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524856258368 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524856258368 2018.04.27 22:10:58)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524856548315 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524856548316 2018.04.27 22:15:48)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2312          1524856671406 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524856671406 2018.04.27 22:17:51)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000057 55 3048          1524857029009 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524857029009 2018.04.27 22:23:49)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524857029119 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524857029119 2018.04.27 22:23:49)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524857029229 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524857029229 2018.04.27 22:23:49)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524857029356 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524857029355 2018.04.27 22:23:49)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524857029492 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524857029491 2018.04.27 22:23:49)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524857029614 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524857029613 2018.04.27 22:23:49)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2227          1524857029747 XORR_ARCHITECTURE
(_unit VHDL (orr 1 5 (xorr_architecture 1 17 ))
  (_version v33)
  (_time 1524857029747 2018.04.27 22:23:49)
  (_source (\./src/OR.vhd\(\./src/XOR.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 1 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524857029840 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524857029840 2018.04.27 22:23:49)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524857029961 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524857029960 2018.04.27 22:23:49)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524857030153 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524857030153 2018.04.27 22:23:50)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524857030258 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524857030258 2018.04.27 22:23:50)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524857030407 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524857030407 2018.04.27 22:23:50)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524857030523 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524857030523 2018.04.27 22:23:50)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2312          1524857030634 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524857030633 2018.04.27 22:23:50)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524857030767 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524857030767 2018.04.27 22:23:50)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524857030961 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524857030961 2018.04.27 22:23:50)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 3048          1524857043338 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524857043338 2018.04.27 22:24:03)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524857043446 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524857043446 2018.04.27 22:24:03)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524857043549 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524857043548 2018.04.27 22:24:03)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524857043669 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524857043669 2018.04.27 22:24:03)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524857043773 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524857043773 2018.04.27 22:24:03)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524857043923 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524857043923 2018.04.27 22:24:03)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)(2)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2227          1524857044075 XORR_ARCHITECTURE
(_unit VHDL (orr 1 5 (xorr_architecture 1 17 ))
  (_version v33)
  (_time 1524857044075 2018.04.27 22:24:04)
  (_source (\./src/OR.vhd\(\./src/XOR.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 1 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524857044184 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524857044183 2018.04.27 22:24:04)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524857044295 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524857044294 2018.04.27 22:24:04)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524857044391 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524857044391 2018.04.27 22:24:04)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524857044508 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524857044508 2018.04.27 22:24:04)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524857044613 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524857044612 2018.04.27 22:24:04)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524857044724 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524857044724 2018.04.27 22:24:04)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2312          1524857044802 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524857044802 2018.04.27 22:24:04)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524857044908 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524857044908 2018.04.27 22:24:04)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524857045030 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524857045029 2018.04.27 22:24:05)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(4)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524857045161 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524857045161 2018.04.27 22:24:05)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524857209500 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524857209499 2018.04.27 22:26:49)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(2)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 3048          1524857411035 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524857411035 2018.04.27 22:30:11)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524857411155 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524857411155 2018.04.27 22:30:11)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524857411258 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524857411257 2018.04.27 22:30:11)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524857411353 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524857411353 2018.04.27 22:30:11)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524857411445 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524857411445 2018.04.27 22:30:11)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524857411527 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524857411526 2018.04.27 22:30:11)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2227          1524857411621 XORR_ARCHITECTURE
(_unit VHDL (orr 1 5 (xorr_architecture 1 17 ))
  (_version v33)
  (_time 1524857411621 2018.04.27 22:30:11)
  (_source (\./src/OR.vhd\(\./src/XOR.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 1 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524857411717 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524857411717 2018.04.27 22:30:11)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524857411825 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524857411824 2018.04.27 22:30:11)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524857411921 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524857411920 2018.04.27 22:30:11)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524857412021 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524857412021 2018.04.27 22:30:12)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524857412123 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524857412123 2018.04.27 22:30:12)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524857412222 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524857412221 2018.04.27 22:30:12)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2312          1524857412335 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524857412335 2018.04.27 22:30:12)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524857412444 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524857412443 2018.04.27 22:30:12)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524857412525 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524857412525 2018.04.27 22:30:12)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(4)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524857412628 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524857412628 2018.04.27 22:30:12)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000024 55 633 0 types
(_unit VHDL (types 0 5 )
  (_version v33)
  (_time 1524857412788 2018.04.27 22:30:12)
  (_source (\./src/packageTypes.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_object
    (_type (_internal matrix 0 6 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))(_uto (i 0)(i 2147483647))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000065 55 1862          1524857440030 MUX_GENERIC_ARCHITECTURE
(_unit VHDL (mux_generic 0 7 (mux_generic_architecture 0 21 ))
  (_version v33)
  (_time 1524857440030 2018.04.27 22:30:40)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857439982)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 10 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))(_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.NATURAL 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 17 (_entity (_out ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . MUX_GENERIC_ARCHITECTURE 4 -1
  )
)
I 000057 55 3048          1524858084116 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524858084116 2018.04.27 22:41:24)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524858084252 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524858084252 2018.04.27 22:41:24)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524858084372 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524858084371 2018.04.27 22:41:24)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524858084497 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524858084497 2018.04.27 22:41:24)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524858084601 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524858084600 2018.04.27 22:41:24)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524858084678 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524858084677 2018.04.27 22:41:24)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2227          1524858084765 XORR_ARCHITECTURE
(_unit VHDL (orr 1 5 (xorr_architecture 1 17 ))
  (_version v33)
  (_time 1524858084765 2018.04.27 22:41:24)
  (_source (\./src/OR.vhd\(\./src/XOR.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 1 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524858084855 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524858084855 2018.04.27 22:41:24)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524858084976 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524858084975 2018.04.27 22:41:24)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524858085097 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524858085097 2018.04.27 22:41:25)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524858085219 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524858085219 2018.04.27 22:41:25)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524858085292 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524858085291 2018.04.27 22:41:25)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524858085362 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524858085362 2018.04.27 22:41:25)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2312          1524858085453 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524858085452 2018.04.27 22:41:25)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524858085558 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524858085557 2018.04.27 22:41:25)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524858085670 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524858085669 2018.04.27 22:41:25)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524858085748 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524858085748 2018.04.27 22:41:25)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000064 55 1857          1524858085895 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 5 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524858085894 2018.04.27 22:41:25)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524858085863)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))(_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.NATURAL 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 4 -1
  )
)
I 000065 55 1885          1524858086102 MUX_GENERIC_ARCHITECTURE
(_unit VHDL (mux_generic 1 7 (mux_generic_architecture 1 19 ))
  (_version v33)
  (_time 1524858086102 2018.04.27 22:41:26)
  (_source (\./src/MUX_IESIRE.vhd\(\./src/MUX_INPUT.vhd\)))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857439982)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 10 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))(_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.NATURAL 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 17 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 1 22 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . MUX_GENERIC_ARCHITECTURE 4 -1
  )
)
I 000065 55 1885          1524858105136 MUX_GENERIC_ARCHITECTURE
(_unit VHDL (mux_generic 1 7 (mux_generic_architecture 1 19 ))
  (_version v33)
  (_time 1524858105136 2018.04.27 22:41:45)
  (_source (\./src/MUX_IESIRE.vhd\(\./src/MUX_INPUT.vhd\)))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857439982)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 10 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))(_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.NATURAL 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 17 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 1 22 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . MUX_GENERIC_ARCHITECTURE 4 -1
  )
)
I 000065 55 1885          1524858115543 MUX_GENERIC_ARCHITECTURE
(_unit VHDL (mux_generic 1 7 (mux_generic_architecture 1 18 ))
  (_version v33)
  (_time 1524858115544 2018.04.27 22:41:55)
  (_source (\./src/MUX_IESIRE.vhd\(\./src/MUX_INPUT.vhd\)))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857439982)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 10 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))(_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.NATURAL 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 17 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 1 21 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . MUX_GENERIC_ARCHITECTURE 4 -1
  )
)
I 000067 55 1833          1524858178536 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 5 (alu_black_box_architecture 0 18 ))
  (_version v33)
  (_time 1524858178535 2018.04.27 22:42:58)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524858178508)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
    (_port (_internal REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 12 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 14 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000065 55 1885          1524858431541 MUX_GENERIC_ARCHITECTURE
(_unit VHDL (mux_generic 1 7 (mux_generic_architecture 1 17 ))
  (_version v33)
  (_time 1524858431542 2018.04.27 22:47:11)
  (_source (\./src/MUX_IESIRE.vhd\(\./src/MUX_INPUT.vhd\)))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857439982)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 10 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))(_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.NATURAL 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 17 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . MUX_GENERIC_ARCHITECTURE 4 -1
  )
)
I 000067 55 1979          1524858483567 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 19 ))
  (_version v33)
  (_time 1524858483566 2018.04.27 22:48:03)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524858383758)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
    (_port (_internal REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000067 55 1979          1524858689435 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 19 ))
  (_version v33)
  (_time 1524858689434 2018.04.27 22:51:29)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524858383758)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
    (_port (_internal REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000067 55 1979          1524858975169 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 19 ))
  (_version v33)
  (_time 1524858975169 2018.04.27 22:56:15)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524858383758)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
    (_port (_internal REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
I 000057 55 3048          1524859359418 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524859359418 2018.04.27 23:02:39)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524859359546 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524859359545 2018.04.27 23:02:39)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524859359669 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524859359669 2018.04.27 23:02:39)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524859359826 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524859359826 2018.04.27 23:02:39)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524859359974 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524859359974 2018.04.27 23:02:39)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524859360103 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524859360103 2018.04.27 23:02:40)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2227          1524859360234 XORR_ARCHITECTURE
(_unit VHDL (orr 1 5 (xorr_architecture 1 17 ))
  (_version v33)
  (_time 1524859360234 2018.04.27 23:02:40)
  (_source (\./src/OR.vhd\(\./src/XOR.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 1 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524859360360 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524859360360 2018.04.27 23:02:40)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524859360554 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524859360554 2018.04.27 23:02:40)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524859360686 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524859360686 2018.04.27 23:02:40)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524859360856 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524859360856 2018.04.27 23:02:40)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524859360976 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524859360976 2018.04.27 23:02:40)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524859361101 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524859361101 2018.04.27 23:02:41)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2312          1524859361219 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524859361218 2018.04.27 23:02:41)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524859361333 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524859361332 2018.04.27 23:02:41)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524859361436 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524859361436 2018.04.27 23:02:41)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524859361531 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524859361530 2018.04.27 23:02:41)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000064 55 1784          1524859361729 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 5 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524859361729 2018.04.27 23:02:41)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524859361702)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))(_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 4 -1
  )
)
I 000067 55 2095          1524859361918 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 23 ))
  (_version v33)
  (_time 1524859361917 2018.04.27 23:02:41)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524859348416)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
    (_port (_internal REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 16 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 17 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 19 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 3 -1
  )
)
V 000065 55 1885          1524859362065 MUX_GENERIC_ARCHITECTURE
(_unit VHDL (mux_generic 1 7 (mux_generic_architecture 1 17 ))
  (_version v33)
  (_time 1524859362065 2018.04.27 23:02:42)
  (_source (\./src/MUX_IESIRE.vhd\(\./src/MUX_INPUT.vhd\)))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857439982)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 10 \16\ (_entity ((i 16)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))(_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 15 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.NATURAL 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 17 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 1 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . MUX_GENERIC_ARCHITECTURE 4 -1
  )
)
I 000057 55 3048          1524859980920 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524859980920 2018.04.27 23:13:00)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524859981063 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524859981063 2018.04.27 23:13:01)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524859981217 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524859981217 2018.04.27 23:13:01)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524859981391 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524859981390 2018.04.27 23:13:01)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524859981505 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524859981504 2018.04.27 23:13:01)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524859981642 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524859981642 2018.04.27 23:13:01)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2227          1524859981832 XORR_ARCHITECTURE
(_unit VHDL (orr 1 5 (xorr_architecture 1 17 ))
  (_version v33)
  (_time 1524859981832 2018.04.27 23:13:01)
  (_source (\./src/OR.vhd\(\./src/XOR.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 1 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524859981997 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524859981997 2018.04.27 23:13:01)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524859982122 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524859982121 2018.04.27 23:13:02)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524859982219 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524859982219 2018.04.27 23:13:02)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524859982366 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524859982366 2018.04.27 23:13:02)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524859982538 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524859982538 2018.04.27 23:13:02)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524859982683 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524859982682 2018.04.27 23:13:02)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2312          1524859982806 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524859982805 2018.04.27 23:13:02)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524859982930 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524859982930 2018.04.27 23:13:02)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524859983054 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524859983054 2018.04.27 23:13:03)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524859983173 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524859983173 2018.04.27 23:13:03)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000064 55 1784          1524859983326 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 5 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524859983325 2018.04.27 23:13:03)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524859361702)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))(_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0,NR_BITS~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 4 -1
  )
)
I 000024 55 839 0 types
(_unit VHDL (types 0 5 )
  (_version v33)
  (_time 1524859983440 2018.04.27 23:13:03)
  (_source (\./src/packageTypes.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~15 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal matrix 0 6 (_array ~std_logic_vector{8~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000063 55 1831          1524860047389 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 5 (mux_input_architecture 0 17 ))
  (_version v33)
  (_time 1524860047389 2018.04.27 23:14:07)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860019376)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_array ~extalu.types.~std_logic_vector{8~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{8~downto~0}~15 (. types ~std_logic_vector{8~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000063 55 1831          1524860160800 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 5 (mux_input_architecture 0 17 ))
  (_version v33)
  (_time 1524860160800 2018.04.27 23:16:00)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860019376)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_array ~extalu.types.~std_logic_vector{8~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{8~downto~0}~15 (. types ~std_logic_vector{8~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000057 55 3048          1524860299135 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524860299136 2018.04.27 23:18:19)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524860299278 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524860299278 2018.04.27 23:18:19)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524860299445 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524860299445 2018.04.27 23:18:19)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524860299584 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524860299583 2018.04.27 23:18:19)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524860299707 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524860299706 2018.04.27 23:18:19)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524860299855 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524860299855 2018.04.27 23:18:19)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2227          1524860300003 XORR_ARCHITECTURE
(_unit VHDL (orr 1 5 (xorr_architecture 1 17 ))
  (_version v33)
  (_time 1524860300003 2018.04.27 23:18:20)
  (_source (\./src/OR.vhd\(\./src/XOR.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 1 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524860300113 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524860300113 2018.04.27 23:18:20)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524860300245 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524860300245 2018.04.27 23:18:20)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524860300354 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524860300354 2018.04.27 23:18:20)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524860300498 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524860300498 2018.04.27 23:18:20)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524860300663 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524860300663 2018.04.27 23:18:20)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524860300789 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524860300788 2018.04.27 23:18:20)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2312          1524860300927 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524860300926 2018.04.27 23:18:20)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524860301053 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524860301053 2018.04.27 23:18:21)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524860301229 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524860301229 2018.04.27 23:18:21)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524860301351 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524860301351 2018.04.27 23:18:21)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
V 000024 55 839 0 types
(_unit VHDL (types 0 5 )
  (_version v33)
  (_time 1524860301505 2018.04.27 23:18:21)
  (_source (\./src/packageTypes.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
  (_parameters dbg )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~15 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrix 0 6 (_array ~std_logic_vector{7~downto~0}~15 ((_uto (i 0)(i 2147483647))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000063 55 1831          1524860301699 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 5 (mux_input_architecture 0 17 ))
  (_version v33)
  (_time 1524860301699 2018.04.27 23:18:21)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860301650)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000057 55 3048          1524860526767 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524860526767 2018.04.27 23:22:06)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524860526898 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524860526898 2018.04.27 23:22:06)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524860527019 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524860527018 2018.04.27 23:22:07)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524860527153 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524860527153 2018.04.27 23:22:07)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524860527281 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524860527281 2018.04.27 23:22:07)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524860527380 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524860527380 2018.04.27 23:22:07)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)(2)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2227          1524860527536 XORR_ARCHITECTURE
(_unit VHDL (orr 1 5 (xorr_architecture 1 17 ))
  (_version v33)
  (_time 1524860527535 2018.04.27 23:22:07)
  (_source (\./src/OR.vhd\(\./src/XOR.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 1 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524860527689 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524860527688 2018.04.27 23:22:07)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524860527786 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524860527785 2018.04.27 23:22:07)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524860527887 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524860527886 2018.04.27 23:22:07)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524860528013 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524860528012 2018.04.27 23:22:08)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524860528123 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524860528123 2018.04.27 23:22:08)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524860528244 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524860528244 2018.04.27 23:22:08)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2312          1524860528350 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524860528350 2018.04.27 23:22:08)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524860528458 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524860528458 2018.04.27 23:22:08)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524860528561 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524860528560 2018.04.27 23:22:08)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524860528754 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524860528753 2018.04.27 23:22:08)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000064 55 1840          1524860528886 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 5 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524860528886 2018.04.27 23:22:08)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860528859)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000063 55 1834          1524860529109 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 5 (mux_input_architecture 0 17 ))
  (_version v33)
  (_time 1524860529108 2018.04.27 23:22:09)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860301650)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000067 55 4695          1524860936332 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524860936331 2018.04.27 23:28:56)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 36 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 2 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 274 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 268 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 268 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 269 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 9 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 269 (_architecture (_uni ))))
    (_process
      (line__272(_architecture 0 0 272 (_assignment (_simple)(_alias((AUXILIAR_MATRIX(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__273(_architecture 1 0 273 (_assignment (_simple)(_alias((AUXILIAR_MATRIX(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 10 -1
  )
)
I 000067 55 30041         1524862423912 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524862423911 2018.04.27 23:53:43)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 36 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 38 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 61 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 62 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 66 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 77 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 84 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 89 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 96 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 101 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 109 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 113 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 117 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 123 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 128 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 135 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 138 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 139 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 147 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 151 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 159 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 162 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 163 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 184 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 187 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 188 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 196 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 199 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 200 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 208 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 211 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 212 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 220 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 223 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 224 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 245 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 248 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 249 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 257 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 258 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 262 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 55 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 262 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 263 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 264 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 264 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 295 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 298 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUB_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 299 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 300 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 301 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 302 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 303 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 304 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 305 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 306 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation RR_TAG 0 308 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 309 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 310 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 311 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation RL_TAG 0 313 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 333 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(_code 57))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 268 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 268 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 269 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 63 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 269 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 271 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 290 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 64 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 290 (_architecture (_uni ))))
    (_process
      (line__293(_architecture 0 0 293 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__294(_architecture 1 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__315(_architecture 2 0 315 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__316(_architecture 3 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__317(_architecture 4 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__318(_architecture 5 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__319(_architecture 6 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__320(_architecture 7 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__321(_architecture 8 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__322(_architecture 9 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__323(_architecture 10 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__324(_architecture 11 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__325(_architecture 12 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__326(_architecture 13 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__327(_architecture 14 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__328(_architecture 15 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__329(_architecture 16 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__330(_architecture 17 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__331(_architecture 18 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 65 -1
  )
)
I 000067 55 34424         1524862524690 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524862524690 2018.04.27 23:55:24)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 36 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 38 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 50 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 61 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 62 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 66 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 77 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 84 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 89 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 96 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 101 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 109 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 113 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 117 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 123 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 128 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 135 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 138 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 139 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 147 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 151 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 159 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 162 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 163 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 171 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 174 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 176 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 176 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 184 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 187 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 188 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 196 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 199 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 200 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 208 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 211 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 212 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 220 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 223 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 224 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 232 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 235 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 235 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 236 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 237 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 237 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 245 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 248 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 249 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 257 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 258 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 262 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 62 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 262 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 263 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 264 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 264 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 295 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 297 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 298 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUB_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 299 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 300 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 301 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 302 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 303 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 304 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 305 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 306 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 307 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 308 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 309 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 310 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 311 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 312 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 313 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 333 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(_code 64))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 268 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 268 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 269 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 70 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 269 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 271 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 290 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 71 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 290 (_architecture (_uni ))))
    (_process
      (line__293(_architecture 0 0 293 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__294(_architecture 1 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__315(_architecture 2 0 315 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__316(_architecture 3 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__317(_architecture 4 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__318(_architecture 5 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__319(_architecture 6 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__320(_architecture 7 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__321(_architecture 8 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__322(_architecture 9 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__323(_architecture 10 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__324(_architecture 11 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__325(_architecture 12 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__326(_architecture 13 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__327(_architecture 14 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__328(_architecture 15 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__329(_architecture 16 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__330(_architecture 17 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__331(_architecture 18 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 72 -1
  )
)
I 000057 55 3048          1524863959339 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524863959339 2018.04.28 00:19:19)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524863959515 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524863959515 2018.04.28 00:19:19)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524863959601 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524863959600 2018.04.28 00:19:19)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524863959683 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524863959682 2018.04.28 00:19:19)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524863959769 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524863959768 2018.04.28 00:19:19)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524863959855 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524863959854 2018.04.28 00:19:19)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
V 000058 55 2227          1524863959934 XORR_ARCHITECTURE
(_unit VHDL (orr 1 5 (xorr_architecture 1 17 ))
  (_version v33)
  (_time 1524863959933 2018.04.28 00:19:19)
  (_source (\./src/OR.vhd\(\./src/XOR.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 1 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 1 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 1 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524863960022 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524863960021 2018.04.28 00:19:20)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524863960095 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524863960095 2018.04.28 00:19:20)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524863960173 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524863960173 2018.04.28 00:19:20)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524863960251 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524863960251 2018.04.28 00:19:20)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(4)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524863960329 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524863960328 2018.04.28 00:19:20)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524863960405 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524863960405 2018.04.28 00:19:20)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2312          1524863960493 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524863960492 2018.04.28 00:19:20)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524863960572 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524863960571 2018.04.28 00:19:20)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524863960648 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524863960648 2018.04.28 00:19:20)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(2)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524863960725 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524863960725 2018.04.28 00:19:20)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000064 55 1840          1524863960815 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 5 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524863960814 2018.04.28 00:19:20)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860528859)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000067 55 34424         1524863961066 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 26 ))
  (_version v33)
  (_time 1524863961065 2018.04.28 00:19:21)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 36 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 37 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 38 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 45 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 50 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 61 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 62 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 66 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 77 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 78 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 84 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 89 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 96 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 101 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 109 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 112 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 113 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 117 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 123 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 128 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 135 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 138 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 139 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 147 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 151 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 159 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 162 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 163 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 171 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 174 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 176 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 176 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 184 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 187 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 188 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 196 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 199 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 200 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 208 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 211 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 212 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 220 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 223 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 224 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 232 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 235 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 235 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 236 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 237 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 237 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 245 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 248 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 249 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 257 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 258 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 262 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 62 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 262 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 263 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 264 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 264 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 295 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 297 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 298 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUB_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 299 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 300 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 301 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 302 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 303 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 304 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 305 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 306 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 307 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 308 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 309 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 310 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 311 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 312 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 313 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 333 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(_code 64))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 268 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 268 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 269 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 70 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 269 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 271 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 290 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 71 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 290 (_architecture (_uni ))))
    (_process
      (line__293(_architecture 0 0 293 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__294(_architecture 1 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__315(_architecture 2 0 315 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__316(_architecture 3 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__317(_architecture 4 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__318(_architecture 5 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__319(_architecture 6 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__320(_architecture 7 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__321(_architecture 8 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__322(_architecture 9 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__323(_architecture 10 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__324(_architecture 11 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__325(_architecture 12 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__326(_architecture 13 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__327(_architecture 14 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__328(_architecture 15 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__329(_architecture 16 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__330(_architecture 17 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__331(_architecture 18 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 72 -1
  )
)
I 000063 55 1834          1524863961177 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 5 (mux_input_architecture 0 17 ))
  (_version v33)
  (_time 1524863961177 2018.04.28 00:19:21)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860301650)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1840          1524864807090 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 5 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524864807090 2018.04.28 00:33:27)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524864807038)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1840          1524864848645 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 5 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524864848645 2018.04.28 00:34:08)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524864848517)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000067 55 30663         1524864980291 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524864980290 2018.04.28 00:36:20)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 2 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 15 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 19 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUB_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 50 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 51 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 52 -1
  )
)
I 000067 55 33228         1524865165486 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524865165486 2018.04.28 00:39:25)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUB_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 67 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 68 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 69 -1
  )
)
I 000067 55 34426         1524865359654 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524865359654 2018.04.28 00:42:39)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 258 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 259 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 62 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 264 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUB_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 334 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(_code 64))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 70 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 71 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 72 -1
  )
)
I 000067 55 33228         1524865432389 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524865432389 2018.04.28 00:43:52)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUB_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 67 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 68 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 69 -1
  )
)
I 000067 55 33228         1524865621926 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524865621926 2018.04.28 00:47:01)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 67 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 68 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 69 -1
  )
)
I 000067 55 34426         1524865906833 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524865906833 2018.04.28 00:51:46)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 258 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 259 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 62 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 264 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 334 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(_code 64))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 70 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 71 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 72 -1
  )
)
I 000058 55 2212          1524865927582 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524865927581 2018.04.28 00:52:07)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000067 55 33228         1524866025010 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524866025009 2018.04.28 00:53:45)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 67 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 68 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 69 -1
  )
)
I 000057 55 3048          1524866245388 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524866245388 2018.04.28 00:57:25)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524866245516 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524866245515 2018.04.28 00:57:25)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524866245628 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524866245627 2018.04.28 00:57:25)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524866245784 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524866245784 2018.04.28 00:57:25)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524866245930 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524866245929 2018.04.28 00:57:25)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524866246050 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524866246049 2018.04.28 00:57:26)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2212          1524866246172 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524866246171 2018.04.28 00:57:26)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866246290 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524866246289 2018.04.28 00:57:26)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524866246415 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524866246415 2018.04.28 00:57:26)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524866246518 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524866246518 2018.04.28 00:57:26)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524866246602 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524866246602 2018.04.28 00:57:26)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(4)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524866246692 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524866246691 2018.04.28 00:57:26)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866246807 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524866246807 2018.04.28 00:57:26)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2312          1524866246955 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524866246955 2018.04.28 00:57:26)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866247053 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524866247053 2018.04.28 00:57:27)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524866247239 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524866247239 2018.04.28 00:57:27)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524866247400 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524866247400 2018.04.28 00:57:27)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000064 55 1840          1524866247555 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 5 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524866247555 2018.04.28 00:57:27)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524864848517)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000067 55 33228         1524866248027 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524866248027 2018.04.28 00:57:28)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 67 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 68 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 69 -1
  )
)
I 000063 55 1834          1524866248179 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 5 (mux_input_architecture 0 17 ))
  (_version v33)
  (_time 1524866248178 2018.04.28 00:57:28)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860301650)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000067 55 33228         1524866363714 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524866363714 2018.04.28 00:59:23)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 67 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 68 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 69 -1
  )
)
I 000058 55 2212          1524866383499 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524866383498 2018.04.28 00:59:43)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3048          1524866535676 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524866535676 2018.04.28 01:02:15)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524866535765 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524866535764 2018.04.28 01:02:15)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2214          1524866535883 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524866535883 2018.04.28 01:02:15)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524866536059 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524866536058 2018.04.28 01:02:16)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 3049          1524866536202 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524866536202 2018.04.28 01:02:16)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000059 55 3206          1524866536348 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524866536348 2018.04.28 01:02:16)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000058 55 2212          1524866536441 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524866536440 2018.04.28 01:02:16)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866536530 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524866536529 2018.04.28 01:02:16)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2159          1524866536659 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524866536658 2018.04.28 01:02:16)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2353          1524866536761 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524866536761 2018.04.28 01:02:16)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524866536881 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524866536881 2018.04.28 01:02:16)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524866537020 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524866537020 2018.04.28 01:02:17)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866537123 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524866537123 2018.04.28 01:02:17)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2312          1524866537220 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524866537220 2018.04.28 01:02:17)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866537326 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524866537326 2018.04.28 01:02:17)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524866537437 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524866537437 2018.04.28 01:02:17)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524866537574 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524866537574 2018.04.28 01:02:17)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000064 55 1840          1524866537722 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 5 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524866537722 2018.04.28 01:02:17)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524864848517)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000067 55 33228         1524866538014 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524866538013 2018.04.28 01:02:18)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 67 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 68 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 69 -1
  )
)
I 000063 55 1834          1524866538140 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 5 (mux_input_architecture 0 17 ))
  (_version v33)
  (_time 1524866538139 2018.04.28 01:02:18)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860301650)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1840          1524866538472 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 5 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524866538472 2018.04.28 01:02:18)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524864848517)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000067 55 33228         1524866538900 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524866538900 2018.04.28 01:02:18)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 67 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 68 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 69 -1
  )
)
I 000057 55 3048          1524866616177 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524866616177 2018.04.28 01:03:36)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524866616286 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524866616285 2018.04.28 01:03:36)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000063 55 1860          1524866616399 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524866616398 2018.04.28 01:03:36)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1867          1524866616583 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 20 ))
  (_version v33)
  (_time 1524866616583 2018.04.28 01:03:36)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616508)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 9 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000058 55 2214          1524866616769 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524866616769 2018.04.28 01:03:36)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524866616871 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524866616870 2018.04.28 01:03:36)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866617028 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524866617028 2018.04.28 01:03:37)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524866617170 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524866617170 2018.04.28 01:03:37)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524866617298 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524866617299 2018.04.28 01:03:37)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524866617448 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524866617447 2018.04.28 01:03:37)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866617588 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524866617588 2018.04.28 01:03:37)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866617756 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524866617755 2018.04.28 01:03:37)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524866617888 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524866617888 2018.04.28 01:03:37)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(2)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866618078 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524866618078 2018.04.28 01:03:38)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524866618218 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524866618217 2018.04.28 01:03:38)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000059 55 3206          1524866618363 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524866618363 2018.04.28 01:03:38)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000057 55 3049          1524866618504 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524866618504 2018.04.28 01:03:38)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000057 55 2159          1524866618638 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524866618638 2018.04.28 01:03:38)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2312          1524866618778 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524866618778 2018.04.28 01:03:38)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000067 55 33228         1524866619180 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524866619180 2018.04.28 01:03:39)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 67 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 68 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 69 -1
  )
)
I 000064 55 1867          1524866861664 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524866861664 2018.04.28 01:07:41)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616508)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 9 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000057 55 3048          1524866872107 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524866872106 2018.04.28 01:07:52)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524866872233 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524866872233 2018.04.28 01:07:52)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000063 55 1860          1524866872389 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524866872389 2018.04.28 01:07:52)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1749          1524866872538 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524866872537 2018.04.28 01:07:52)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616508)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 9 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 0 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 2 -1
  )
)
I 000058 55 2214          1524866872700 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524866872700 2018.04.28 01:07:52)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524866872863 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524866872863 2018.04.28 01:07:52)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866873018 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524866873018 2018.04.28 01:07:53)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524866873152 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524866873151 2018.04.28 01:07:53)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524866873341 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524866873341 2018.04.28 01:07:53)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524866873460 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524866873460 2018.04.28 01:07:53)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866873594 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524866873594 2018.04.28 01:07:53)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866873723 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524866873723 2018.04.28 01:07:53)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524866873845 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524866873845 2018.04.28 01:07:53)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524866873974 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524866873974 2018.04.28 01:07:53)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524866874119 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524866874119 2018.04.28 01:07:54)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000059 55 3206          1524866874262 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524866874262 2018.04.28 01:07:54)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000057 55 3049          1524866874405 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524866874404 2018.04.28 01:07:54)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000057 55 2159          1524866874537 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524866874536 2018.04.28 01:07:54)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2312          1524866874738 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524866874738 2018.04.28 01:07:54)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000067 55 33228         1524866875094 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524866875094 2018.04.28 01:07:55)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 67 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 68 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 69 -1
  )
)
I 000067 55 34426         1524866907516 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524866907516 2018.04.28 01:08:27)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 258 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 259 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 62 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 264 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 334 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(_code 64))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 70 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 71 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 72 -1
  )
)
I 000057 55 3048          1524867073060 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524867073060 2018.04.28 01:11:13)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524867073177 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524867073177 2018.04.28 01:11:13)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000063 55 1860          1524867073311 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524867073311 2018.04.28 01:11:13)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1867          1524867073422 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524867073422 2018.04.28 01:11:13)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616508)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 9 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000058 55 2214          1524867073556 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524867073555 2018.04.28 01:11:13)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524867073665 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524867073665 2018.04.28 01:11:13)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524867073797 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524867073797 2018.04.28 01:11:13)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524867073909 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524867073909 2018.04.28 01:11:13)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524867074026 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524867074025 2018.04.28 01:11:14)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524867074130 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524867074130 2018.04.28 01:11:14)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524867074231 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524867074231 2018.04.28 01:11:14)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524867074341 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524867074341 2018.04.28 01:11:14)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524867074457 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524867074457 2018.04.28 01:11:14)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524867074567 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524867074567 2018.04.28 01:11:14)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524867074726 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524867074726 2018.04.28 01:11:14)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000059 55 3206          1524867074843 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524867074843 2018.04.28 01:11:14)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000057 55 3049          1524867074963 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524867074963 2018.04.28 01:11:14)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000057 55 2159          1524867075068 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524867075067 2018.04.28 01:11:15)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2312          1524867075187 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524867075187 2018.04.28 01:11:15)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000067 55 34426         1524867075437 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524867075437 2018.04.28 01:11:15)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 258 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 259 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 62 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 264 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 334 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(_code 64))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 70 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 71 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 72 -1
  )
)
I 000064 55 1969          1524867506623 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524867506623 2018.04.28 01:18:26)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616508)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 9 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_read(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_static
    (68 65 )
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 4 -1
  )
)
I 000057 55 3048          1524867530941 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524867530941 2018.04.28 01:18:50)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524867531042 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524867531041 2018.04.28 01:18:51)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000063 55 1860          1524867531160 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524867531159 2018.04.28 01:18:51)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1976          1524867531310 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524867531309 2018.04.28 01:18:51)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616508)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 9 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_sensitivity(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_static
    (68 65 )
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 4 -1
  )
)
I 000058 55 2214          1524867531479 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524867531479 2018.04.28 01:18:51)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524867531563 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524867531562 2018.04.28 01:18:51)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524867531696 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524867531696 2018.04.28 01:18:51)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524867531802 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524867531801 2018.04.28 01:18:51)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524867531906 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524867531906 2018.04.28 01:18:51)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524867532010 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524867532010 2018.04.28 01:18:52)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524867532115 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524867532114 2018.04.28 01:18:52)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524867532246 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524867532245 2018.04.28 01:18:52)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524867532382 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524867532382 2018.04.28 01:18:52)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524867532476 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524867532476 2018.04.28 01:18:52)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524867532661 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524867532661 2018.04.28 01:18:52)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000059 55 3206          1524867532810 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524867532810 2018.04.28 01:18:52)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000057 55 3049          1524867532949 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524867532949 2018.04.28 01:18:52)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000057 55 2159          1524867533070 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524867533069 2018.04.28 01:18:53)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2312          1524867533150 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524867533149 2018.04.28 01:18:53)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000067 55 34426         1524867533349 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524867533349 2018.04.28 01:18:53)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524860759071)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 258 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 259 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 62 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 264 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 334 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(_code 64))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 16 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 70 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 71 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 72 -1
  )
)
I 000057 55 3048          1524867708559 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524867708559 2018.04.28 01:21:48)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524867708644 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524867708644 2018.04.28 01:21:48)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000063 55 1860          1524867708763 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524867708762 2018.04.28 01:21:48)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1976          1524867708889 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524867708888 2018.04.28 01:21:48)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616508)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 9 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_sensitivity(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_static
    (68 65 )
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 4 -1
  )
)
I 000058 55 2214          1524867708997 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524867708997 2018.04.28 01:21:48)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524867709110 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524867709109 2018.04.28 01:21:49)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524867709236 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524867709235 2018.04.28 01:21:49)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524867709355 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524867709355 2018.04.28 01:21:49)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524867709499 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524867709498 2018.04.28 01:21:49)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524867709605 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524867709604 2018.04.28 01:21:49)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(4)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524867709697 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524867709696 2018.04.28 01:21:49)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524867709822 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524867709822 2018.04.28 01:21:49)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524867709963 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524867709963 2018.04.28 01:21:49)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524867710065 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524867710064 2018.04.28 01:21:50)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524867710201 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524867710201 2018.04.28 01:21:50)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000059 55 3206          1524867710300 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524867710299 2018.04.28 01:21:50)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000057 55 3049          1524867710425 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524867710425 2018.04.28 01:21:50)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000057 55 2159          1524867710551 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524867710551 2018.04.28 01:21:50)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2312          1524867710698 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524867710698 2018.04.28 01:21:50)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000067 55 34474         1524867711039 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524867711038 2018.04.28 01:21:51)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524867710780)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 258 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 259 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 62 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 264 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 334 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 69 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 70 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 71 -1
  )
)
I 000057 55 3048          1524868956255 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524868956255 2018.04.28 01:42:36)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524868956400 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524868956400 2018.04.28 01:42:36)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(0)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000063 55 1860          1524868956525 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524868956525 2018.04.28 01:42:36)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1976          1524868956647 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524868956647 2018.04.28 01:42:36)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616508)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 9 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 2 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_sensitivity(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_static
    (68 65 )
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 4 -1
  )
)
I 000058 55 2214          1524868956770 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524868956769 2018.04.28 01:42:36)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524868956903 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524868956903 2018.04.28 01:42:36)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524868957053 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524868957053 2018.04.28 01:42:37)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524868957166 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524868957166 2018.04.28 01:42:37)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524868957285 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524868957284 2018.04.28 01:42:37)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524868957392 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524868957391 2018.04.28 01:42:37)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524868957460 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524868957459 2018.04.28 01:42:37)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524868957528 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524868957528 2018.04.28 01:42:37)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524868957660 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524868957660 2018.04.28 01:42:37)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(2)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524868957772 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524868957772 2018.04.28 01:42:37)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524868957904 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524868957904 2018.04.28 01:42:37)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000059 55 3206          1524868958034 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524868958034 2018.04.28 01:42:38)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000057 55 3049          1524868958166 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524868958166 2018.04.28 01:42:38)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000057 55 2159          1524868958286 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524868958286 2018.04.28 01:42:38)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2312          1524868958416 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524868958416 2018.04.28 01:42:38)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000067 55 34474         1524868958748 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524868958748 2018.04.28 01:42:38)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524867710780)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 258 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 259 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 62 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 264 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 334 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 69 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 70 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 71 -1
  )
)
I 000064 55 1867          1524869216727 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524869216727 2018.04.28 01:46:56)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616508)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 9 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000057 55 3048          1524869221522 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524869221522 2018.04.28 01:47:01)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524869221646 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524869221645 2018.04.28 01:47:01)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000063 55 1860          1524869221798 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524869221798 2018.04.28 01:47:01)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1867          1524869221967 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524869221967 2018.04.28 01:47:01)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616508)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 9 \17\ (_entity ((i 17)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 14 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 16 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000058 55 2214          1524869222071 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524869222071 2018.04.28 01:47:02)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524869222173 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524869222173 2018.04.28 01:47:02)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524869222305 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524869222305 2018.04.28 01:47:02)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524869222437 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524869222436 2018.04.28 01:47:02)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524869222538 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524869222538 2018.04.28 01:47:02)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524869222644 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524869222643 2018.04.28 01:47:02)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524869222722 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524869222721 2018.04.28 01:47:02)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524869222836 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524869222835 2018.04.28 01:47:02)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524869222962 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524869222962 2018.04.28 01:47:02)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(2)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524869223119 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524869223119 2018.04.28 01:47:03)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524869223411 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524869223411 2018.04.28 01:47:03)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000059 55 3206          1524869223550 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524869223549 2018.04.28 01:47:03)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000057 55 3049          1524869223678 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524869223678 2018.04.28 01:47:03)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000057 55 2159          1524869223769 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524869223768 2018.04.28 01:47:03)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2312          1524869223848 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524869223847 2018.04.28 01:47:03)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000067 55 34474         1524869224077 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524869224077 2018.04.28 01:47:04)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524867710780)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 34 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 37 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 39 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 49 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 50 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 51 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 59 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 62 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 67 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 76 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 77 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 78 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 85 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 88 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 89 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 90 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 97 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 100 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 101 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 102 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 103 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 110 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 113 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 114 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 117 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 124 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 127 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 128 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 129 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 136 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 139 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 140 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 142 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 148 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 151 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 152 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 153 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 154 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 160 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 163 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 164 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 165 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 166 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 172 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 175 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 177 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 178 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 179 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 185 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 188 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 189 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 190 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 191 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 197 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 200 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 201 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 202 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 203 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 209 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 212 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 213 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 214 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 215 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 221 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 224 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 225 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 226 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 227 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 233 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 236 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 237 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 238 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 239 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 240 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 246 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 249 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 250 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 251 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 252 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 258 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 259 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 62 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 263 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 264 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 265 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 296 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 298 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 299 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 300 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 301 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 302 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 303 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 304 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 305 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 306 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 307 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 308 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 309 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 310 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 311 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 312 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 313 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 314 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 334 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 269 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 270 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 69 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 270 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 287 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 288 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 291 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 70 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 291 (_architecture (_uni ))))
    (_process
      (line__294(_architecture 0 0 294 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__295(_architecture 1 0 295 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__316(_architecture 2 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__317(_architecture 3 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__318(_architecture 4 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__319(_architecture 5 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__320(_architecture 6 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__321(_architecture 7 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__322(_architecture 8 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__323(_architecture 9 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__324(_architecture 10 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__325(_architecture 11 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__326(_architecture 12 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__327(_architecture 13 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__328(_architecture 14 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__329(_architecture 15 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__330(_architecture 16 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__331(_architecture 17 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__332(_architecture 18 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 71 -1
  )
)
I 000057 55 3048          1524917737806 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524917737806 2018.04.28 15:15:37)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524917737943 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524917737943 2018.04.28 15:15:37)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000063 55 1860          1524917738119 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524917738119 2018.04.28 15:15:38)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1866          1524917738208 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524917738207 2018.04.28 15:15:38)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917738180)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000058 55 2214          1524917738350 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524917738350 2018.04.28 15:15:38)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524917738501 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524917738501 2018.04.28 15:15:38)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524917738668 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524917738668 2018.04.28 15:15:38)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524917738831 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524917738831 2018.04.28 15:15:38)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524917738972 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524917738972 2018.04.28 15:15:38)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524917739082 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524917739081 2018.04.28 15:15:39)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524917739192 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524917739192 2018.04.28 15:15:39)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524917739336 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524917739336 2018.04.28 15:15:39)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524917739459 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524917739459 2018.04.28 15:15:39)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524917739589 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524917739589 2018.04.28 15:15:39)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524917739746 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524917739746 2018.04.28 15:15:39)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000059 55 3206          1524917739887 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524917739887 2018.04.28 15:15:39)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000057 55 3049          1524917740039 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524917740039 2018.04.28 15:15:40)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000057 55 2159          1524917740187 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524917740186 2018.04.28 15:15:40)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2312          1524917740336 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524917740336 2018.04.28 15:15:40)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000067 55 34527         1524917740760 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524917740760 2018.04.28 15:15:40)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524867710780)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 257 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 261 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 62 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 261 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 262 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 263 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 294 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 296 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 297 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 298 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 299 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 300 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 301 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 302 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 303 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 304 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 305 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 306 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 307 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 308 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 309 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 310 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 311 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 312 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 332 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_generic
        ((NR_INPUTS)((i 17)))
      )
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 267 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 267 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 268 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 69 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 268 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 270 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 271 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 289 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 70 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 289 (_architecture (_uni ))))
    (_process
      (line__292(_architecture 0 0 292 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__293(_architecture 1 0 293 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__314(_architecture 2 0 314 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__315(_architecture 3 0 315 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__316(_architecture 4 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__317(_architecture 5 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__318(_architecture 6 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__319(_architecture 7 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__320(_architecture 8 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__321(_architecture 9 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__322(_architecture 10 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__323(_architecture 11 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__324(_architecture 12 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__325(_architecture 13 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__326(_architecture 14 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__327(_architecture 15 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__328(_architecture 16 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__329(_architecture 17 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__330(_architecture 18 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 71 -1
  )
)
I 000057 55 3048          1524923130105 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524923130104 2018.04.28 16:45:30)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524923130311 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524923130310 2018.04.28 16:45:30)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(0)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000063 55 1860          1524923130510 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524923130510 2018.04.28 16:45:30)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1866          1524923130657 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524923130657 2018.04.28 16:45:30)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917738180)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000058 55 2214          1524923130798 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524923130798 2018.04.28 16:45:30)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524923130910 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524923130909 2018.04.28 16:45:30)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524923131058 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524923131057 2018.04.28 16:45:31)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524923131204 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524923131204 2018.04.28 16:45:31)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524923131322 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524923131321 2018.04.28 16:45:31)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524923131424 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524923131424 2018.04.28 16:45:31)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(2)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524923131575 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524923131575 2018.04.28 16:45:31)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524923131724 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524923131723 2018.04.28 16:45:31)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524923131883 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524923131883 2018.04.28 16:45:31)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524923131977 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524923131977 2018.04.28 16:45:31)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524923132132 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524923132132 2018.04.28 16:45:32)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000059 55 3206          1524923132288 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524923132288 2018.04.28 16:45:32)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000057 55 3049          1524923132429 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524923132429 2018.04.28 16:45:32)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000057 55 2159          1524923132575 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524923132574 2018.04.28 16:45:32)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2312          1524923132666 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524923132665 2018.04.28 16:45:32)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000067 55 34527         1524923133048 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524923133048 2018.04.28 16:45:33)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524867710780)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 19 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 20 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 257 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 261 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 62 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1390 0 261 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 262 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 263 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 263 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 294 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 296 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 297 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 298 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 299 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 300 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 301 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 302 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 303 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 304 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 305 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 306 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 307 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 308 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 309 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 310 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 311 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 312 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 332 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_generic
        ((NR_INPUTS)((i 17)))
      )
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 267 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 267 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 268 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 69 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 268 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 270 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 271 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 272 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 273 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 274 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 275 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 276 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 277 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 278 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 279 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 280 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 281 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 282 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 283 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 284 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 285 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1394 0 286 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 289 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 70 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 289 (_architecture (_uni ))))
    (_process
      (line__292(_architecture 0 0 292 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__293(_architecture 1 0 293 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__314(_architecture 2 0 314 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(27(0)))(_sensitivity(10)))))
      (line__315(_architecture 3 0 315 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(27(1)))(_sensitivity(11)))))
      (line__316(_architecture 4 0 316 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(27(2)))(_sensitivity(12)))))
      (line__317(_architecture 5 0 317 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(27(3)))(_sensitivity(13)))))
      (line__318(_architecture 6 0 318 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(27(4)))(_sensitivity(14)))))
      (line__319(_architecture 7 0 319 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(27(5)))(_sensitivity(15)))))
      (line__320(_architecture 8 0 320 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(27(6)))(_sensitivity(16)))))
      (line__321(_architecture 9 0 321 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(27(7)))(_sensitivity(17)))))
      (line__322(_architecture 10 0 322 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(27(8)))(_sensitivity(18)))))
      (line__323(_architecture 11 0 323 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(27(9)))(_sensitivity(19)))))
      (line__324(_architecture 12 0 324 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(27(10)))(_sensitivity(20)))))
      (line__325(_architecture 13 0 325 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(27(11)))(_sensitivity(21)))))
      (line__326(_architecture 14 0 326 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(27(12)))(_sensitivity(22)))))
      (line__327(_architecture 15 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(27(13)))(_sensitivity(23)))))
      (line__328(_architecture 16 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(27(14)))(_sensitivity(24)))))
      (line__329(_architecture 17 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(27(15)))(_sensitivity(25)))))
      (line__330(_architecture 18 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(27(16)))(_sensitivity(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 71 -1
  )
)
I 000058 55 1706          1524925067013 LOAD_ARCHITECTURE
(_unit VHDL (load 0 5 (load_architecture 0 13 ))
  (_version v33)
  (_time 1524925067013 2018.04.28 17:17:47)
  (_source (\./src/LOAD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917478673)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__18(_architecture 1 0 18 (_process (_simple)(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . LOAD_ARCHITECTURE 4 -1
  )
)
I 000058 55 1706          1524925071597 LOAD_ARCHITECTURE
(_unit VHDL (load 0 5 (load_architecture 0 13 ))
  (_version v33)
  (_time 1524925071597 2018.04.28 17:17:51)
  (_source (\./src/LOAD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917478673)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__18(_architecture 1 0 18 (_process (_simple)(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . LOAD_ARCHITECTURE 4 -1
  )
)
I 000058 55 1706          1524925074958 LOAD_ARCHITECTURE
(_unit VHDL (load 0 5 (load_architecture 0 13 ))
  (_version v33)
  (_time 1524925074958 2018.04.28 17:17:54)
  (_source (\./src/LOAD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917478673)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__18(_architecture 1 0 18 (_process (_simple)(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . LOAD_ARCHITECTURE 4 -1
  )
)
I 000058 55 1706          1524925099709 LOAD_ARCHITECTURE
(_unit VHDL (load 0 5 (load_architecture 0 17 ))
  (_version v33)
  (_time 1524925099709 2018.04.28 17:18:19)
  (_source (\./src/LOAD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917478673)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . LOAD_ARCHITECTURE 4 -1
  )
)
I 000067 55 35877         1524925137996 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524925137995 2018.04.28 17:18:57)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524867710780)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 20 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 17)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 65 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 306 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 308 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 309 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 310 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 311 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 312 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 313 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 314 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 315 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 316 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 317 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 318 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 319 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 320 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 321 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 322 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 323 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 324 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 325 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 346 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_generic
        ((NR_INPUTS)((i 17)))
      )
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \17\ (_entity ((i 17)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 72 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni ))))
    (_process
      (line__304(_architecture 0 0 304 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__305(_architecture 1 0 305 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__327(_architecture 2 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(28(0)))(_sensitivity(10)))))
      (line__328(_architecture 3 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(28(1)))(_sensitivity(11)))))
      (line__329(_architecture 4 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(28(2)))(_sensitivity(12)))))
      (line__330(_architecture 5 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(28(3)))(_sensitivity(13)))))
      (line__331(_architecture 6 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(28(4)))(_sensitivity(14)))))
      (line__332(_architecture 7 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(28(5)))(_sensitivity(15)))))
      (line__333(_architecture 8 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(28(6)))(_sensitivity(16)))))
      (line__334(_architecture 9 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(28(7)))(_sensitivity(17)))))
      (line__335(_architecture 10 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(28(8)))(_sensitivity(18)))))
      (line__336(_architecture 11 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(28(9)))(_sensitivity(19)))))
      (line__337(_architecture 12 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(28(10)))(_sensitivity(20)))))
      (line__338(_architecture 13 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(28(11)))(_sensitivity(21)))))
      (line__339(_architecture 14 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(28(12)))(_sensitivity(22)))))
      (line__340(_architecture 15 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(28(13)))(_sensitivity(23)))))
      (line__341(_architecture 16 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(28(14)))(_sensitivity(24)))))
      (line__342(_architecture 17 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(28(15)))(_sensitivity(25)))))
      (line__343(_architecture 18 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(28(16)))(_sensitivity(26)))))
      (line__344(_architecture 19 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(28(17)))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 74 -1
  )
)
I 000067 55 35820         1524925168278 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524925168278 2018.04.28 17:19:28)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 20 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 65 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 306 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 308 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 309 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 310 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 311 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 312 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 313 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 314 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 315 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 316 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 317 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 318 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 319 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 320 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 321 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 322 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 323 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 324 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 325 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 346 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 72 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni ))))
    (_process
      (line__304(_architecture 0 0 304 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__305(_architecture 1 0 305 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__327(_architecture 2 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(28(0)))(_sensitivity(10)))))
      (line__328(_architecture 3 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(28(1)))(_sensitivity(11)))))
      (line__329(_architecture 4 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(28(2)))(_sensitivity(12)))))
      (line__330(_architecture 5 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(28(3)))(_sensitivity(13)))))
      (line__331(_architecture 6 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(28(4)))(_sensitivity(14)))))
      (line__332(_architecture 7 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(28(5)))(_sensitivity(15)))))
      (line__333(_architecture 8 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(28(6)))(_sensitivity(16)))))
      (line__334(_architecture 9 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(28(7)))(_sensitivity(17)))))
      (line__335(_architecture 10 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(28(8)))(_sensitivity(18)))))
      (line__336(_architecture 11 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(28(9)))(_sensitivity(19)))))
      (line__337(_architecture 12 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(28(10)))(_sensitivity(20)))))
      (line__338(_architecture 13 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(28(11)))(_sensitivity(21)))))
      (line__339(_architecture 14 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(28(12)))(_sensitivity(22)))))
      (line__340(_architecture 15 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(28(13)))(_sensitivity(23)))))
      (line__341(_architecture 16 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(28(14)))(_sensitivity(24)))))
      (line__342(_architecture 17 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(28(15)))(_sensitivity(25)))))
      (line__343(_architecture 18 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(28(16)))(_sensitivity(26)))))
      (line__344(_architecture 19 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(28(17)))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 74 -1
  )
)
I 000067 55 35820         1524925361861 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524925361861 2018.04.28 17:22:41)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 20 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 65 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 306 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 308 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 309 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 310 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 311 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 312 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 313 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 314 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 315 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 316 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 317 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 318 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 319 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 320 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 321 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 322 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 323 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 324 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 325 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 346 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 72 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni ))))
    (_process
      (line__304(_architecture 0 0 304 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__305(_architecture 1 0 305 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__327(_architecture 2 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(28(0)))(_sensitivity(10)))))
      (line__328(_architecture 3 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(28(1)))(_sensitivity(11)))))
      (line__329(_architecture 4 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(28(2)))(_sensitivity(12)))))
      (line__330(_architecture 5 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(28(3)))(_sensitivity(13)))))
      (line__331(_architecture 6 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(28(4)))(_sensitivity(14)))))
      (line__332(_architecture 7 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(28(5)))(_sensitivity(15)))))
      (line__333(_architecture 8 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(28(6)))(_sensitivity(16)))))
      (line__334(_architecture 9 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(28(7)))(_sensitivity(17)))))
      (line__335(_architecture 10 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(28(8)))(_sensitivity(18)))))
      (line__336(_architecture 11 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(28(9)))(_sensitivity(19)))))
      (line__337(_architecture 12 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(28(10)))(_sensitivity(20)))))
      (line__338(_architecture 13 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(28(11)))(_sensitivity(21)))))
      (line__339(_architecture 14 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(28(12)))(_sensitivity(22)))))
      (line__340(_architecture 15 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(28(13)))(_sensitivity(23)))))
      (line__341(_architecture 16 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(28(14)))(_sensitivity(24)))))
      (line__342(_architecture 17 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(28(15)))(_sensitivity(25)))))
      (line__343(_architecture 18 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(28(16)))(_sensitivity(26)))))
      (line__344(_architecture 19 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(28(17)))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 74 -1
  )
)
I 000064 55 1866          1524926623664 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524926623664 2018.04.28 17:43:43)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917738180)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000058 55 2212          1524933594092 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524933594092 2018.04.28 19:39:54)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524933606793 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524933606792 2018.04.28 19:40:06)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000067 55 35820         1524933746857 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524933746856 2018.04.28 19:42:26)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 20 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 65 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 306 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 308 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 309 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 310 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 311 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 312 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 313 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 314 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 315 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 316 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 317 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 318 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 319 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 320 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 321 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 322 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 323 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 324 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 325 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 346 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 72 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni ))))
    (_process
      (line__304(_architecture 0 0 304 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__305(_architecture 1 0 305 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__327(_architecture 2 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(28(0)))(_sensitivity(10)))))
      (line__328(_architecture 3 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(28(1)))(_sensitivity(11)))))
      (line__329(_architecture 4 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(28(2)))(_sensitivity(12)))))
      (line__330(_architecture 5 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(28(3)))(_sensitivity(13)))))
      (line__331(_architecture 6 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(28(4)))(_sensitivity(14)))))
      (line__332(_architecture 7 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(28(5)))(_sensitivity(15)))))
      (line__333(_architecture 8 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(28(6)))(_sensitivity(16)))))
      (line__334(_architecture 9 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(28(7)))(_sensitivity(17)))))
      (line__335(_architecture 10 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(28(8)))(_sensitivity(18)))))
      (line__336(_architecture 11 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(28(9)))(_sensitivity(19)))))
      (line__337(_architecture 12 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(28(10)))(_sensitivity(20)))))
      (line__338(_architecture 13 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(28(11)))(_sensitivity(21)))))
      (line__339(_architecture 14 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(28(12)))(_sensitivity(22)))))
      (line__340(_architecture 15 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(28(13)))(_sensitivity(23)))))
      (line__341(_architecture 16 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(28(14)))(_sensitivity(24)))))
      (line__342(_architecture 17 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(28(15)))(_sensitivity(25)))))
      (line__343(_architecture 18 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(28(16)))(_sensitivity(26)))))
      (line__344(_architecture 19 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(28(17)))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 74 -1
  )
)
I 000063 55 1857          1524933830779 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524933830778 2018.04.28 19:43:50)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1863          1524933856038 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524933856037 2018.04.28 19:44:16)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917738180)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000057 55 3048          1524933893323 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524933893322 2018.04.28 19:44:53)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524933893402 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524933893401 2018.04.28 19:44:53)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000063 55 1857          1524933893490 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524933893490 2018.04.28 19:44:53)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1863          1524933893587 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524933893586 2018.04.28 19:44:53)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917738180)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000058 55 2214          1524933893672 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524933893671 2018.04.28 19:44:53)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524933893742 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524933893741 2018.04.28 19:44:53)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524933893820 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524933893819 2018.04.28 19:44:53)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524933893904 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524933893903 2018.04.28 19:44:53)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524933893974 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524933893973 2018.04.28 19:44:53)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524933894044 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524933894044 2018.04.28 19:44:54)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(4)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524933894117 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524933894116 2018.04.28 19:44:54)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524933894189 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524933894188 2018.04.28 19:44:54)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524933894264 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524933894263 2018.04.28 19:44:54)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(2)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524933894336 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524933894335 2018.04.28 19:44:54)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524933894420 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524933894419 2018.04.28 19:44:54)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000059 55 3206          1524933894491 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524933894491 2018.04.28 19:44:54)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000057 55 3049          1524933894596 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524933894596 2018.04.28 19:44:54)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000057 55 2159          1524933894666 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524933894666 2018.04.28 19:44:54)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2312          1524933894739 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524933894738 2018.04.28 19:44:54)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000067 55 35820         1524933894937 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524933894936 2018.04.28 19:44:54)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 20 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 65 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 306 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 308 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 309 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 310 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 311 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 312 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 313 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 314 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 315 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 316 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 317 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 318 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 319 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 320 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 321 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 322 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 323 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 324 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 325 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 346 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 72 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni ))))
    (_process
      (line__304(_architecture 0 0 304 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__305(_architecture 1 0 305 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__327(_architecture 2 0 327 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(28(0)))(_sensitivity(10)))))
      (line__328(_architecture 3 0 328 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(28(1)))(_sensitivity(11)))))
      (line__329(_architecture 4 0 329 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(28(2)))(_sensitivity(12)))))
      (line__330(_architecture 5 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(28(3)))(_sensitivity(13)))))
      (line__331(_architecture 6 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(28(4)))(_sensitivity(14)))))
      (line__332(_architecture 7 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(28(5)))(_sensitivity(15)))))
      (line__333(_architecture 8 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(28(6)))(_sensitivity(16)))))
      (line__334(_architecture 9 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(28(7)))(_sensitivity(17)))))
      (line__335(_architecture 10 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(28(8)))(_sensitivity(18)))))
      (line__336(_architecture 11 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(28(9)))(_sensitivity(19)))))
      (line__337(_architecture 12 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(28(10)))(_sensitivity(20)))))
      (line__338(_architecture 13 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(28(11)))(_sensitivity(21)))))
      (line__339(_architecture 14 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(28(12)))(_sensitivity(22)))))
      (line__340(_architecture 15 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(28(13)))(_sensitivity(23)))))
      (line__341(_architecture 16 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(28(14)))(_sensitivity(24)))))
      (line__342(_architecture 17 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(28(15)))(_sensitivity(25)))))
      (line__343(_architecture 18 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(28(16)))(_sensitivity(26)))))
      (line__344(_architecture 19 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(28(17)))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 74 -1
  )
)
I 000058 55 1706          1524933895052 LOAD_ARCHITECTURE
(_unit VHDL (load 0 5 (load_architecture 0 17 ))
  (_version v33)
  (_time 1524933895051 2018.04.28 19:44:55)
  (_source (\./src/LOAD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917478673)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . LOAD_ARCHITECTURE 4 -1
  )
)
I 000067 55 39588         1524998672978 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524998672978 2018.04.29 13:44:32)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 20 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 21 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 65 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 341 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 343 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY)(CARRY_FLAG))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 344 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 345 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 346 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 347 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((BORROW)(CARRY_FLAG))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 348 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_FLAG))
      ((BORROW_OUT)(CARRY_FLAG))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 349 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 350 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 351 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 352 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 353 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 354 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 355 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 356 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 357 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 358 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_OUT)(CARRY_FLAG))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 359 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
      ((CARRY_FLAG)(CARRY_FLAG))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 360 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_FLAG))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 381 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 72 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_signal (_internal ZERO_ADD ~extieee.std_logic_1164.std_logic 0 301 (_architecture (_uni (_code 73)))))
    (_signal (_internal CARRY_ADD ~extieee.std_logic_1164.std_logic 0 302 (_architecture (_uni (_code 74)))))
    (_signal (_internal ZERO_ADDCY ~extieee.std_logic_1164.std_logic 0 303 (_architecture (_uni (_code 75)))))
    (_signal (_internal CARRY_ADDCY ~extieee.std_logic_1164.std_logic 0 304 (_architecture (_uni (_code 76)))))
    (_signal (_internal ZERO_AND ~extieee.std_logic_1164.std_logic 0 305 (_architecture (_uni (_code 77)))))
    (_signal (_internal CARRY_AND ~extieee.std_logic_1164.std_logic 0 306 (_architecture (_uni (_code 78)))))
    (_signal (_internal ZERO_OR ~extieee.std_logic_1164.std_logic 0 307 (_architecture (_uni (_code 79)))))
    (_signal (_internal CARRY_OR ~extieee.std_logic_1164.std_logic 0 308 (_architecture (_uni (_code 80)))))
    (_signal (_internal ZERO_SUB ~extieee.std_logic_1164.std_logic 0 309 (_architecture (_uni (_code 81)))))
    (_signal (_internal CARRY_SUB ~extieee.std_logic_1164.std_logic 0 310 (_architecture (_uni (_code 82)))))
    (_signal (_internal ZERO_SUBCY ~extieee.std_logic_1164.std_logic 0 311 (_architecture (_uni (_code 83)))))
    (_signal (_internal CARRY_SUBCY ~extieee.std_logic_1164.std_logic 0 312 (_architecture (_uni (_code 84)))))
    (_signal (_internal ZERO_XOR ~extieee.std_logic_1164.std_logic 0 313 (_architecture (_uni (_code 85)))))
    (_signal (_internal CARRY_XOR ~extieee.std_logic_1164.std_logic 0 314 (_architecture (_uni (_code 86)))))
    (_signal (_internal ZERO_SR0 ~extieee.std_logic_1164.std_logic 0 315 (_architecture (_uni (_code 87)))))
    (_signal (_internal CARRY_SR0 ~extieee.std_logic_1164.std_logic 0 316 (_architecture (_uni (_code 88)))))
    (_signal (_internal ZERO_SR1 ~extieee.std_logic_1164.std_logic 0 317 (_architecture (_uni (_code 89)))))
    (_signal (_internal CARRY_SR1 ~extieee.std_logic_1164.std_logic 0 318 (_architecture (_uni (_code 90)))))
    (_signal (_internal ZERO_SRX ~extieee.std_logic_1164.std_logic 0 319 (_architecture (_uni (_code 91)))))
    (_signal (_internal CARRY_SRX ~extieee.std_logic_1164.std_logic 0 320 (_architecture (_uni (_code 92)))))
    (_signal (_internal ZERO_SRA ~extieee.std_logic_1164.std_logic 0 321 (_architecture (_uni (_code 93)))))
    (_signal (_internal CARRY_SRA ~extieee.std_logic_1164.std_logic 0 322 (_architecture (_uni (_code 94)))))
    (_signal (_internal ZERO_RR ~extieee.std_logic_1164.std_logic 0 323 (_architecture (_uni (_code 95)))))
    (_signal (_internal CARRY_RR ~extieee.std_logic_1164.std_logic 0 324 (_architecture (_uni (_code 96)))))
    (_signal (_internal ZERO_SL0 ~extieee.std_logic_1164.std_logic 0 325 (_architecture (_uni (_code 97)))))
    (_signal (_internal CARRY_SL0 ~extieee.std_logic_1164.std_logic 0 326 (_architecture (_uni (_code 98)))))
    (_signal (_internal ZERO_SL1 ~extieee.std_logic_1164.std_logic 0 327 (_architecture (_uni (_code 99)))))
    (_signal (_internal CARRY_SL1 ~extieee.std_logic_1164.std_logic 0 328 (_architecture (_uni (_code 100)))))
    (_signal (_internal ZERO_SLX ~extieee.std_logic_1164.std_logic 0 329 (_architecture (_uni (_code 101)))))
    (_signal (_internal CARRY_SLX ~extieee.std_logic_1164.std_logic 0 330 (_architecture (_uni (_code 102)))))
    (_signal (_internal ZERO_SLA ~extieee.std_logic_1164.std_logic 0 331 (_architecture (_uni (_code 103)))))
    (_signal (_internal CARRY_SLA ~extieee.std_logic_1164.std_logic 0 332 (_architecture (_uni (_code 104)))))
    (_signal (_internal ZERO_RL ~extieee.std_logic_1164.std_logic 0 333 (_architecture (_uni (_code 105)))))
    (_signal (_internal CARRY_RL ~extieee.std_logic_1164.std_logic 0 334 (_architecture (_uni (_code 106)))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 336 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 107 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 336 (_architecture (_uni ))))
    (_process
      (line__339(_architecture 0 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__340(_architecture 1 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__362(_architecture 2 0 362 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(62(0)))(_sensitivity(10)))))
      (line__363(_architecture 3 0 363 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(62(1)))(_sensitivity(11)))))
      (line__364(_architecture 4 0 364 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(62(2)))(_sensitivity(12)))))
      (line__365(_architecture 5 0 365 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(62(3)))(_sensitivity(13)))))
      (line__366(_architecture 6 0 366 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(62(4)))(_sensitivity(14)))))
      (line__367(_architecture 7 0 367 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(62(5)))(_sensitivity(15)))))
      (line__368(_architecture 8 0 368 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(62(6)))(_sensitivity(16)))))
      (line__369(_architecture 9 0 369 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(62(7)))(_sensitivity(17)))))
      (line__370(_architecture 10 0 370 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(62(8)))(_sensitivity(18)))))
      (line__371(_architecture 11 0 371 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(62(9)))(_sensitivity(19)))))
      (line__372(_architecture 12 0 372 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(62(10)))(_sensitivity(20)))))
      (line__373(_architecture 13 0 373 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(62(11)))(_sensitivity(21)))))
      (line__374(_architecture 14 0 374 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(62(12)))(_sensitivity(22)))))
      (line__375(_architecture 15 0 375 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(62(13)))(_sensitivity(23)))))
      (line__376(_architecture 16 0 376 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(62(14)))(_sensitivity(24)))))
      (line__377(_architecture 17 0 377 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(62(15)))(_sensitivity(25)))))
      (line__378(_architecture 18 0 378 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(62(16)))(_sensitivity(26)))))
      (line__379(_architecture 19 0 379 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(62(17)))(_sensitivity(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 108 -1
  )
)
I 000067 55 36620         1524999095901 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524999095901 2018.04.29 13:51:35)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 22 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 66 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 67 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 309 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 311 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(0)))
      ((CARRY)(CARRY_MATRIX(0)))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 312 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_MATRIX(1)))
      ((CARRY_OUT)(CARRY_MATRIX(1)))
      ((ZERO_FLAG)(ZERO_MATRIX(1)))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 313 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(2)))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 314 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(3)))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 315 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(4)))
      ((BORROW)(CARRY_MATRIX(4)))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 316 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_MATRIX(5)))
      ((BORROW_OUT)(CARRY_MATRIX(5)))
      ((ZERO_FLAG)(ZERO_MATRIX(5)))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 317 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(6)))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 318 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(7)))
      ((CARRY_FLAG)(CARRY_MATRIX(7)))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 319 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(8)))
      ((CARRY_FLAG)(CARRY_MATRIX(8)))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 320 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(9)))
      ((CARRY_FLAG)(CARRY_MATRIX(9)))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 321 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_MATRIX(10)))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(10)))
      ((CARRY_OUT)(CARRY_MATRIX(10)))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 322 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(11)))
      ((CARRY_FLAG)(CARRY_MATRIX(11)))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 323 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(12)))
      ((CARRY_FLAG)(CARRY_MATRIX(12)))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 324 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(13)))
      ((CARRY_FLAG)(CARRY_MATRIX(13)))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 325 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(14)))
      ((CARRY_FLAG)(CARRY_MATRIX(14)))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 326 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(15)))
      ((CARRY_OUT)(CARRY_MATRIX(15)))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 327 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(16)))
      ((CARRY_FLAG)(CARRY_MATRIX(16)))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 328 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(17)))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 352 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 73 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 74 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 75 )(i 0))))))
    (_signal (_internal ZERO_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni ))))
    (_signal (_internal CARRY_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 302 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 76 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_architecture (_uni ))))
    (_process
      (line__307(_architecture 0 0 307 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__308(_architecture 1 0 308 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__330(_architecture 2 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(30(0)))(_sensitivity(10)))))
      (line__331(_architecture 3 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(30(1)))(_sensitivity(11)))))
      (line__332(_architecture 4 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(30(2)))(_sensitivity(12)))))
      (line__333(_architecture 5 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(30(3)))(_sensitivity(13)))))
      (line__334(_architecture 6 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(30(4)))(_sensitivity(14)))))
      (line__335(_architecture 7 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(30(5)))(_sensitivity(15)))))
      (line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(30(6)))(_sensitivity(16)))))
      (line__337(_architecture 9 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(30(7)))(_sensitivity(17)))))
      (line__338(_architecture 10 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(30(8)))(_sensitivity(18)))))
      (line__339(_architecture 11 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(30(9)))(_sensitivity(19)))))
      (line__340(_architecture 12 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(30(10)))(_sensitivity(20)))))
      (line__341(_architecture 13 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(30(11)))(_sensitivity(21)))))
      (line__342(_architecture 14 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(30(12)))(_sensitivity(22)))))
      (line__343(_architecture 15 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(30(13)))(_sensitivity(23)))))
      (line__344(_architecture 16 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(30(14)))(_sensitivity(24)))))
      (line__345(_architecture 17 0 345 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(30(15)))(_sensitivity(25)))))
      (line__346(_architecture 18 0 346 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(30(16)))(_sensitivity(26)))))
      (line__347(_architecture 19 0 347 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(30(17)))(_sensitivity(27)))))
      (line__349(_architecture 20 0 349 (_assignment (_simple)(_target(5))(_sensitivity(28)(4)))))
      (line__350(_architecture 21 0 350 (_assignment (_simple)(_target(6))(_sensitivity(29)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 77 -1
  )
)
I 000067 55 36517         1524999277587 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524999277586 2018.04.29 13:54:37)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 21 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 66 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 309 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 311 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(0)))
      ((CARRY)(CARRY_MATRIX(0)))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 312 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_MATRIX(1)))
      ((CARRY_OUT)(CARRY_MATRIX(1)))
      ((ZERO_FLAG)(ZERO_MATRIX(1)))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 313 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(2)))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 314 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(3)))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 315 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(4)))
      ((BORROW)(CARRY_MATRIX(4)))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 316 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_MATRIX(5)))
      ((BORROW_OUT)(CARRY_MATRIX(5)))
      ((ZERO_FLAG)(ZERO_MATRIX(5)))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 317 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(6)))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 318 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(7)))
      ((CARRY_FLAG)(CARRY_MATRIX(7)))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 319 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(8)))
      ((CARRY_FLAG)(CARRY_MATRIX(8)))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 320 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(9)))
      ((CARRY_FLAG)(CARRY_MATRIX(9)))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 321 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_MATRIX(10)))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(10)))
      ((CARRY_OUT)(CARRY_MATRIX(10)))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 322 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(11)))
      ((CARRY_FLAG)(CARRY_MATRIX(11)))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 323 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(12)))
      ((CARRY_FLAG)(CARRY_MATRIX(12)))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 324 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(13)))
      ((CARRY_FLAG)(CARRY_MATRIX(13)))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 325 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(14)))
      ((CARRY_FLAG)(CARRY_MATRIX(14)))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 326 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(15)))
      ((CARRY_OUT)(CARRY_MATRIX(15)))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 327 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(16)))
      ((CARRY_FLAG)(CARRY_MATRIX(16)))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 328 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(17)))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 360 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 74 )(i 0))))))
    (_signal (_internal ZERO_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni ))))
    (_signal (_internal CARRY_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 302 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 75 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_architecture (_uni ))))
    (_process
      (line__307(_architecture 0 0 307 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__308(_architecture 1 0 308 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__330(_architecture 2 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(30(0)))(_sensitivity(10)))))
      (line__331(_architecture 3 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(30(1)))(_sensitivity(11)))))
      (line__332(_architecture 4 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(30(2)))(_sensitivity(12)))))
      (line__333(_architecture 5 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(30(3)))(_sensitivity(13)))))
      (line__334(_architecture 6 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(30(4)))(_sensitivity(14)))))
      (line__335(_architecture 7 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(30(5)))(_sensitivity(15)))))
      (line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(30(6)))(_sensitivity(16)))))
      (line__337(_architecture 9 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(30(7)))(_sensitivity(17)))))
      (line__338(_architecture 10 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(30(8)))(_sensitivity(18)))))
      (line__339(_architecture 11 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(30(9)))(_sensitivity(19)))))
      (line__340(_architecture 12 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(30(10)))(_sensitivity(20)))))
      (line__341(_architecture 13 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(30(11)))(_sensitivity(21)))))
      (line__342(_architecture 14 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(30(12)))(_sensitivity(22)))))
      (line__343(_architecture 15 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(30(13)))(_sensitivity(23)))))
      (line__344(_architecture 16 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(30(14)))(_sensitivity(24)))))
      (line__345(_architecture 17 0 345 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(30(15)))(_sensitivity(25)))))
      (line__346(_architecture 18 0 346 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(30(16)))(_sensitivity(26)))))
      (line__347(_architecture 19 0 347 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(30(17)))(_sensitivity(27)))))
      (line__349(_architecture 20 0 349 (_process (_simple)(_target(6)(5))(_read(28)(29)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 76 -1
  )
)
I 000067 55 36531         1524999294433 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524999294432 2018.04.29 13:54:54)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 21 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 66 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 309 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 311 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(0)))
      ((CARRY)(CARRY_MATRIX(0)))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 312 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_MATRIX(1)))
      ((CARRY_OUT)(CARRY_MATRIX(1)))
      ((ZERO_FLAG)(ZERO_MATRIX(1)))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 313 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(2)))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 314 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(3)))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 315 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(4)))
      ((BORROW)(CARRY_MATRIX(4)))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 316 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_MATRIX(5)))
      ((BORROW_OUT)(CARRY_MATRIX(5)))
      ((ZERO_FLAG)(ZERO_MATRIX(5)))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 317 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(6)))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 318 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(7)))
      ((CARRY_FLAG)(CARRY_MATRIX(7)))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 319 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(8)))
      ((CARRY_FLAG)(CARRY_MATRIX(8)))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 320 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(9)))
      ((CARRY_FLAG)(CARRY_MATRIX(9)))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 321 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_MATRIX(10)))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(10)))
      ((CARRY_OUT)(CARRY_MATRIX(10)))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 322 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(11)))
      ((CARRY_FLAG)(CARRY_MATRIX(11)))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 323 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(12)))
      ((CARRY_FLAG)(CARRY_MATRIX(12)))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 324 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(13)))
      ((CARRY_FLAG)(CARRY_MATRIX(13)))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 325 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(14)))
      ((CARRY_FLAG)(CARRY_MATRIX(14)))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 326 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(15)))
      ((CARRY_OUT)(CARRY_MATRIX(15)))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 327 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(16)))
      ((CARRY_FLAG)(CARRY_MATRIX(16)))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 328 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(17)))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 360 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 74 )(i 0))))))
    (_signal (_internal ZERO_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni ))))
    (_signal (_internal CARRY_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 302 (_architecture (_uni ))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 75 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_architecture (_uni ))))
    (_process
      (line__307(_architecture 0 0 307 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__308(_architecture 1 0 308 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__330(_architecture 2 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(30(0)))(_sensitivity(10)))))
      (line__331(_architecture 3 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(30(1)))(_sensitivity(11)))))
      (line__332(_architecture 4 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(30(2)))(_sensitivity(12)))))
      (line__333(_architecture 5 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(30(3)))(_sensitivity(13)))))
      (line__334(_architecture 6 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(30(4)))(_sensitivity(14)))))
      (line__335(_architecture 7 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(30(5)))(_sensitivity(15)))))
      (line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(30(6)))(_sensitivity(16)))))
      (line__337(_architecture 9 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(30(7)))(_sensitivity(17)))))
      (line__338(_architecture 10 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(30(8)))(_sensitivity(18)))))
      (line__339(_architecture 11 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(30(9)))(_sensitivity(19)))))
      (line__340(_architecture 12 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(30(10)))(_sensitivity(20)))))
      (line__341(_architecture 13 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(30(11)))(_sensitivity(21)))))
      (line__342(_architecture 14 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(30(12)))(_sensitivity(22)))))
      (line__343(_architecture 15 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(30(13)))(_sensitivity(23)))))
      (line__344(_architecture 16 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(30(14)))(_sensitivity(24)))))
      (line__345(_architecture 17 0 345 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(30(15)))(_sensitivity(25)))))
      (line__346(_architecture 18 0 346 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(30(16)))(_sensitivity(26)))))
      (line__347(_architecture 19 0 347 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(30(17)))(_sensitivity(27)))))
      (line__349(_architecture 20 0 349 (_process (_simple)(_target(6)(5))(_sensitivity(28)(29))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 76 -1
  )
)
I 000057 55 3048          1524999723148 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524999723147 2018.04.29 14:02:03)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524999723318 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524999723317 2018.04.29 14:02:03)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000063 55 1857          1524999723464 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524999723463 2018.04.29 14:02:03)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1863          1524999723677 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524999723676 2018.04.29 14:02:03)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917738180)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000058 55 2214          1524999723856 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524999723855 2018.04.29 14:02:03)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524999724031 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524999724030 2018.04.29 14:02:04)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524999724185 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524999724184 2018.04.29 14:02:04)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524999724312 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524999724311 2018.04.29 14:02:04)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524999724405 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524999724405 2018.04.29 14:02:04)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524999724563 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524999724562 2018.04.29 14:02:04)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524999724737 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524999724736 2018.04.29 14:02:04)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524999724951 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524999724950 2018.04.29 14:02:04)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524999725135 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524999725134 2018.04.29 14:02:05)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(4)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524999725314 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524999725313 2018.04.29 14:02:05)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524999725437 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524999725436 2018.04.29 14:02:05)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000059 55 3206          1524999725580 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524999725579 2018.04.29 14:02:05)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(2)(1)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000057 55 3049          1524999725755 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524999725755 2018.04.29 14:02:05)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000057 55 2159          1524999725935 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524999725934 2018.04.29 14:02:05)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2312          1524999726080 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524999726079 2018.04.29 14:02:06)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000067 55 36575         1524999726427 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524999726426 2018.04.29 14:02:06)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 21 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 66 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 309 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 311 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(0)))
      ((CARRY)(CARRY_MATRIX(0)))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 312 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_MATRIX(1)))
      ((CARRY_OUT)(CARRY_MATRIX(1)))
      ((ZERO_FLAG)(ZERO_MATRIX(1)))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 313 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(2)))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 314 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(3)))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 315 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(4)))
      ((BORROW)(CARRY_MATRIX(4)))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 316 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_MATRIX(5)))
      ((BORROW_OUT)(CARRY_MATRIX(5)))
      ((ZERO_FLAG)(ZERO_MATRIX(5)))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 317 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(6)))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 318 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(7)))
      ((CARRY_FLAG)(CARRY_MATRIX(7)))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 319 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(8)))
      ((CARRY_FLAG)(CARRY_MATRIX(8)))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 320 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(9)))
      ((CARRY_FLAG)(CARRY_MATRIX(9)))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 321 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_MATRIX(10)))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(10)))
      ((CARRY_OUT)(CARRY_MATRIX(10)))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 322 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(11)))
      ((CARRY_FLAG)(CARRY_MATRIX(11)))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 323 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(12)))
      ((CARRY_FLAG)(CARRY_MATRIX(12)))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 324 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(13)))
      ((CARRY_FLAG)(CARRY_MATRIX(13)))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 325 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(14)))
      ((CARRY_FLAG)(CARRY_MATRIX(14)))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 326 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(15)))
      ((CARRY_OUT)(CARRY_MATRIX(15)))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 327 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(16)))
      ((CARRY_FLAG)(CARRY_MATRIX(16)))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 328 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(17)))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 360 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 74 )(i 0))))))
    (_signal (_internal ZERO_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal CARRY_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 302 (_architecture (_uni (_string \"00000000"\)))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 75 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_architecture (_uni ))))
    (_process
      (line__307(_architecture 0 0 307 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__308(_architecture 1 0 308 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__330(_architecture 2 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(30(0)))(_sensitivity(10)))))
      (line__331(_architecture 3 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(30(1)))(_sensitivity(11)))))
      (line__332(_architecture 4 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(30(2)))(_sensitivity(12)))))
      (line__333(_architecture 5 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(30(3)))(_sensitivity(13)))))
      (line__334(_architecture 6 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(30(4)))(_sensitivity(14)))))
      (line__335(_architecture 7 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(30(5)))(_sensitivity(15)))))
      (line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(30(6)))(_sensitivity(16)))))
      (line__337(_architecture 9 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(30(7)))(_sensitivity(17)))))
      (line__338(_architecture 10 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(30(8)))(_sensitivity(18)))))
      (line__339(_architecture 11 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(30(9)))(_sensitivity(19)))))
      (line__340(_architecture 12 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(30(10)))(_sensitivity(20)))))
      (line__341(_architecture 13 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(30(11)))(_sensitivity(21)))))
      (line__342(_architecture 14 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(30(12)))(_sensitivity(22)))))
      (line__343(_architecture 15 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(30(13)))(_sensitivity(23)))))
      (line__344(_architecture 16 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(30(14)))(_sensitivity(24)))))
      (line__345(_architecture 17 0 345 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(30(15)))(_sensitivity(25)))))
      (line__346(_architecture 18 0 346 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(30(16)))(_sensitivity(26)))))
      (line__347(_architecture 19 0 347 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(30(17)))(_sensitivity(27)))))
      (line__349(_architecture 20 0 349 (_process (_simple)(_target(5)(6))(_sensitivity(28)(29))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 76 -1
  )
)
I 000058 55 1706          1524999726606 LOAD_ARCHITECTURE
(_unit VHDL (load 0 5 (load_architecture 0 17 ))
  (_version v33)
  (_time 1524999726606 2018.04.29 14:02:06)
  (_source (\./src/LOAD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917478673)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . LOAD_ARCHITECTURE 4 -1
  )
)
I 000057 55 3048          1524999730496 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1524999730495 2018.04.29 14:02:10)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
I 000059 55 3204          1524999730608 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1524999730607 2018.04.29 14:02:10)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(0)(1)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
I 000063 55 1857          1524999730737 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1524999730736 2018.04.29 14:02:10)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1863          1524999730895 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1524999730894 2018.04.29 14:02:10)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917738180)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
I 000058 55 2214          1524999731035 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1524999731034 2018.04.29 14:02:11)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524999731166 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1524999731165 2018.04.29 14:02:11)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524999731298 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1524999731297 2018.04.29 14:02:11)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(1)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
I 000056 55 2349          1524999731432 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1524999731431 2018.04.29 14:02:11)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
I 000057 55 2208          1524999731530 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1524999731529 2018.04.29 14:02:11)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524999731697 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1524999731697 2018.04.29 14:02:11)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524999731881 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1524999731880 2018.04.29 14:02:11)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524999732026 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1524999732025 2018.04.29 14:02:12)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2455          1524999732168 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1524999732167 2018.04.29 14:02:12)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(3)(2)(4))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
I 000057 55 2353          1524999732311 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1524999732310 2018.04.29 14:02:12)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
I 000058 55 2212          1524999732451 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1524999732450 2018.04.29 14:02:12)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
I 000059 55 3206          1524999732590 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1524999732589 2018.04.29 14:02:12)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(0)(2)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
I 000057 55 3049          1524999732737 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1524999732736 2018.04.29 14:02:12)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
I 000057 55 2159          1524999732876 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1524999732875 2018.04.29 14:02:12)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
I 000057 55 2312          1524999732984 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1524999732983 2018.04.29 14:02:12)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
I 000067 55 36575         1524999733237 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524999733236 2018.04.29 14:02:13)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 21 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 66 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 309 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 311 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(0)))
      ((CARRY)(CARRY_MATRIX(0)))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 312 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_MATRIX(1)))
      ((CARRY_OUT)(CARRY_MATRIX(1)))
      ((ZERO_FLAG)(ZERO_MATRIX(1)))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 313 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(2)))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 314 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(3)))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 315 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(4)))
      ((BORROW)(CARRY_MATRIX(4)))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 316 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_MATRIX(5)))
      ((BORROW_OUT)(CARRY_MATRIX(5)))
      ((ZERO_FLAG)(ZERO_MATRIX(5)))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 317 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(6)))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 318 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(7)))
      ((CARRY_FLAG)(CARRY_MATRIX(7)))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 319 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(8)))
      ((CARRY_FLAG)(CARRY_MATRIX(8)))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 320 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(9)))
      ((CARRY_FLAG)(CARRY_MATRIX(9)))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 321 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_MATRIX(10)))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(10)))
      ((CARRY_OUT)(CARRY_MATRIX(10)))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 322 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(11)))
      ((CARRY_FLAG)(CARRY_MATRIX(11)))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 323 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(12)))
      ((CARRY_FLAG)(CARRY_MATRIX(12)))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 324 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(13)))
      ((CARRY_FLAG)(CARRY_MATRIX(13)))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 325 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(14)))
      ((CARRY_FLAG)(CARRY_MATRIX(14)))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 326 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(15)))
      ((CARRY_OUT)(CARRY_MATRIX(15)))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 327 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(16)))
      ((CARRY_FLAG)(CARRY_MATRIX(16)))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 328 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(17)))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 360 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 74 )(i 0))))))
    (_signal (_internal ZERO_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal CARRY_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 302 (_architecture (_uni (_string \"00000000"\)))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 75 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_architecture (_uni ))))
    (_process
      (line__307(_architecture 0 0 307 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__308(_architecture 1 0 308 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__330(_architecture 2 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(30(0)))(_sensitivity(10)))))
      (line__331(_architecture 3 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(30(1)))(_sensitivity(11)))))
      (line__332(_architecture 4 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(30(2)))(_sensitivity(12)))))
      (line__333(_architecture 5 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(30(3)))(_sensitivity(13)))))
      (line__334(_architecture 6 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(30(4)))(_sensitivity(14)))))
      (line__335(_architecture 7 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(30(5)))(_sensitivity(15)))))
      (line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(30(6)))(_sensitivity(16)))))
      (line__337(_architecture 9 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(30(7)))(_sensitivity(17)))))
      (line__338(_architecture 10 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(30(8)))(_sensitivity(18)))))
      (line__339(_architecture 11 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(30(9)))(_sensitivity(19)))))
      (line__340(_architecture 12 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(30(10)))(_sensitivity(20)))))
      (line__341(_architecture 13 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(30(11)))(_sensitivity(21)))))
      (line__342(_architecture 14 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(30(12)))(_sensitivity(22)))))
      (line__343(_architecture 15 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(30(13)))(_sensitivity(23)))))
      (line__344(_architecture 16 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(30(14)))(_sensitivity(24)))))
      (line__345(_architecture 17 0 345 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(30(15)))(_sensitivity(25)))))
      (line__346(_architecture 18 0 346 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(30(16)))(_sensitivity(26)))))
      (line__347(_architecture 19 0 347 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(30(17)))(_sensitivity(27)))))
      (line__349(_architecture 20 0 349 (_process (_simple)(_target(6)(5))(_sensitivity(28)(29))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 76 -1
  )
)
I 000058 55 1706          1524999733371 LOAD_ARCHITECTURE
(_unit VHDL (load 0 5 (load_architecture 0 17 ))
  (_version v33)
  (_time 1524999733370 2018.04.29 14:02:13)
  (_source (\./src/LOAD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917478673)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . LOAD_ARCHITECTURE 4 -1
  )
)
I 000067 55 36575         1524999733864 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1524999733863 2018.04.29 14:02:13)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 21 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 66 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 309 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 311 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(0)))
      ((CARRY)(CARRY_MATRIX(0)))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 312 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_MATRIX(1)))
      ((CARRY_OUT)(CARRY_MATRIX(1)))
      ((ZERO_FLAG)(ZERO_MATRIX(1)))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 313 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(2)))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 314 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(3)))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 315 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(4)))
      ((BORROW)(CARRY_MATRIX(4)))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 316 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_MATRIX(5)))
      ((BORROW_OUT)(CARRY_MATRIX(5)))
      ((ZERO_FLAG)(ZERO_MATRIX(5)))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 317 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(6)))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 318 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(7)))
      ((CARRY_FLAG)(CARRY_MATRIX(7)))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 319 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(8)))
      ((CARRY_FLAG)(CARRY_MATRIX(8)))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 320 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(9)))
      ((CARRY_FLAG)(CARRY_MATRIX(9)))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 321 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_MATRIX(10)))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(10)))
      ((CARRY_OUT)(CARRY_MATRIX(10)))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 322 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(11)))
      ((CARRY_FLAG)(CARRY_MATRIX(11)))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 323 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(12)))
      ((CARRY_FLAG)(CARRY_MATRIX(12)))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 324 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(13)))
      ((CARRY_FLAG)(CARRY_MATRIX(13)))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 325 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(14)))
      ((CARRY_FLAG)(CARRY_MATRIX(14)))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 326 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(15)))
      ((CARRY_OUT)(CARRY_MATRIX(15)))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 327 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(16)))
      ((CARRY_FLAG)(CARRY_MATRIX(16)))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 328 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(17)))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 360 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 74 )(i 0))))))
    (_signal (_internal ZERO_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal CARRY_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 302 (_architecture (_uni (_string \"00000000"\)))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 75 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_architecture (_uni ))))
    (_process
      (line__307(_architecture 0 0 307 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__308(_architecture 1 0 308 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__330(_architecture 2 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(30(0)))(_sensitivity(10)))))
      (line__331(_architecture 3 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(30(1)))(_sensitivity(11)))))
      (line__332(_architecture 4 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(30(2)))(_sensitivity(12)))))
      (line__333(_architecture 5 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(30(3)))(_sensitivity(13)))))
      (line__334(_architecture 6 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(30(4)))(_sensitivity(14)))))
      (line__335(_architecture 7 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(30(5)))(_sensitivity(15)))))
      (line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(30(6)))(_sensitivity(16)))))
      (line__337(_architecture 9 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(30(7)))(_sensitivity(17)))))
      (line__338(_architecture 10 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(30(8)))(_sensitivity(18)))))
      (line__339(_architecture 11 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(30(9)))(_sensitivity(19)))))
      (line__340(_architecture 12 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(30(10)))(_sensitivity(20)))))
      (line__341(_architecture 13 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(30(11)))(_sensitivity(21)))))
      (line__342(_architecture 14 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(30(12)))(_sensitivity(22)))))
      (line__343(_architecture 15 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(30(13)))(_sensitivity(23)))))
      (line__344(_architecture 16 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(30(14)))(_sensitivity(24)))))
      (line__345(_architecture 17 0 345 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(30(15)))(_sensitivity(25)))))
      (line__346(_architecture 18 0 346 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(30(16)))(_sensitivity(26)))))
      (line__347(_architecture 19 0 347 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(30(17)))(_sensitivity(27)))))
      (line__349(_architecture 20 0 349 (_process (_simple)(_target(6)(5))(_sensitivity(28)(29))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 76 -1
  )
)
V 000057 55 3048          1525009403015 ADD_ARCHITECTURE
(_unit VHDL (add 0 5 (add_architecture 0 18 ))
  (_version v33)
  (_time 1525009403015 2018.04.29 16:43:23)
  (_source (\./src/ADD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876116)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADD_ARCHITECTURE 13 -1
  )
)
V 000058 55 1706          1525009403187 LOAD_ARCHITECTURE
(_unit VHDL (load 0 5 (load_architecture 0 17 ))
  (_version v33)
  (_time 1525009403186 2018.04.29 16:43:23)
  (_source (\./src/LOAD.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917478673)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . LOAD_ARCHITECTURE 4 -1
  )
)
V 000058 55 2214          1525009403379 ANDD_ARCHITECTURE
(_unit VHDL (andd 0 5 (andd_architecture 0 17 ))
  (_version v33)
  (_time 1525009403379 2018.04.29 16:43:23)
  (_source (\./src/AND.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876486)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ANDD_ARCHITECTURE 6 -1
  )
)
V 000059 55 3204          1525009403558 ADDCY_ARCHITECTURE
(_unit VHDL (addcy 0 6 (addcy_architecture 0 20 ))
  (_version v33)
  (_time 1525009403558 2018.04.29 16:43:23)
  (_source (\./src/ADDCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 30 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(6))(_sensitivity(0)(1)(2)))))
      (line__26(_architecture 1 0 26 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__27(_architecture 2 0 27 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__29(_architecture 3 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ADDCY_ARCHITECTURE 13 -1
  )
)
V 000057 55 2208          1525009403718 ORR_ARCHITECTURE
(_unit VHDL (orr 0 5 (orr_architecture 0 17 ))
  (_version v33)
  (_time 1525009403718 2018.04.29 16:43:23)
  (_source (\./src/OR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876642)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ORR_ARCHITECTURE 6 -1
  )
)
V 000063 55 1857          1525009403885 MUX_INPUT_ARCHITECTURE
(_unit VHDL (mux_input 0 6 (mux_input_architecture 0 18 ))
  (_version v33)
  (_time 1525009403884 2018.04.29 16:43:23)
  (_source (\./src/MUX_INPUT.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524866616371)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 14 (_entity (_out ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_INPUT_ARCHITECTURE 3 -1
  )
)
I 000064 55 1863          1525009404012 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1525009404011 2018.04.29 16:43:24)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917738180)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
V 000056 55 2349          1525009404159 RL_ARCHITECTURE
(_unit VHDL (rl 0 5 (rl_architecture 0 17 ))
  (_version v33)
  (_time 1525009404159 2018.04.29 16:43:24)
  (_source (\./src/RL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030932)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RL_ARCHITECTURE 6 -1
  )
)
V 000056 55 2349          1525009404372 RR_ARCHITECTURE
(_unit VHDL (rr 0 5 (rr_architecture 0 17 ))
  (_version v33)
  (_time 1525009404372 2018.04.29 16:43:24)
  (_source (\./src/RR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258334)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . RR_ARCHITECTURE 6 -1
  )
)
V 000057 55 2312          1525009404508 SL1_ARCHITECTURE
(_unit VHDL (sl1 0 5 (sl1_architecture 0 17 ))
  (_version v33)
  (_time 1525009404508 2018.04.29 16:43:24)
  (_source (\./src/SL1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856661929)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SL1_ARCHITECTURE 6 -1
  )
)
V 000057 55 2353          1525009404652 SLX_ARCHITECTURE
(_unit VHDL (slx 0 5 (slx_architecture 0 17 ))
  (_version v33)
  (_time 1525009404651 2018.04.29 16:43:24)
  (_source (\./src/SLX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030728)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLX_ARCHITECTURE 6 -1
  )
)
V 000058 55 2455          1525009404763 SLAA_ARCHITECTURE
(_unit VHDL (slaa 0 5 (slaa_architecture 0 18 ))
  (_version v33)
  (_time 1525009404763 2018.04.29 16:43:24)
  (_source (\./src/SLA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524857030863)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(4)(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SLAA_ARCHITECTURE 6 -1
  )
)
V 000057 55 2353          1525009404904 SL0_ARCHITECTURE
(_unit VHDL (sl0 0 5 (sl0_architecture 0 17 ))
  (_version v33)
  (_time 1525009404903 2018.04.29 16:43:24)
  (_source (\./src/SL0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856548224)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-2}~downto~0}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SL0_ARCHITECTURE 6 -1
  )
)
V 000057 55 2159          1525009405035 SR1_ARCHITECTURE
(_unit VHDL (sr1 0 5 (sr1_architecture 0 17 ))
  (_version v33)
  (_time 1525009405035 2018.04.29 16:43:25)
  (_source (\./src/SR1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524855624786)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . SR1_ARCHITECTURE 5 -1
  )
)
V 000058 55 2455          1525009405168 SRAA_ARCHITECTURE
(_unit VHDL (sraa 0 5 (sraa_architecture 0 18 ))
  (_version v33)
  (_time 1525009405167 2018.04.29 16:43:25)
  (_source (\./src/SRA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258209)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 22 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 20 (_process (_simple)(_target(2)(4)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRAA_ARCHITECTURE 6 -1
  )
)
V 000057 55 3049          1525009405303 SUB_ARCHITECTURE
(_unit VHDL (sub 0 5 (sub_architecture 0 18 ))
  (_version v33)
  (_time 1525009405303 2018.04.29 16:43:25)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876777)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 28 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_target(2))(_sensitivity(5(_range 11))))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_target(4))(_sensitivity(5(_index 12))))))
      (line__27(_architecture 3 0 27 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUB_ARCHITECTURE 13 -1
  )
)
V 000058 55 2212          1525009405434 XORR_ARCHITECTURE
(_unit VHDL (xorr 0 5 (xorr_architecture 0 17 ))
  (_version v33)
  (_time 1525009405433 2018.04.29 16:43:25)
  (_source (\./src/XOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853877043)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 23 (_process 1 )))
    (_process
      (line__20(_architecture 0 0 20 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . XORR_ARCHITECTURE 6 -1
  )
)
V 000059 55 3206          1525009405566 SUBCY_ARCHITECTURE
(_unit VHDL (subcy 0 5 (subcy_architecture 0 19 ))
  (_version v33)
  (_time 1525009405566 2018.04.29 16:43:25)
  (_source (\./src/SUBCY.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524853876917)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
    (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_in ))))
    (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
    (_signal (_internal INTERMEDIAR_RESULT ~std_logic_vector{NR_BITS~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
    (_type (_internal ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{NR_BITS~downto~0}~136 0 29 (_process 3 )))
    (_type (_internal ~std_logic_vector{NR_BITS{{NR_BITS-1}~downto~0}~137 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(6))(_sensitivity(1)(2)(0)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(5))(_sensitivity(6(_range 11))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 12))))))
      (line__28(_architecture 3 0 28 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SUBCY_ARCHITECTURE 13 -1
  )
)
V 000057 55 2353          1525009405766 SRX_ARCHITECTURE
(_unit VHDL (srx 0 5 (srx_architecture 0 17 ))
  (_version v33)
  (_time 1525009405765 2018.04.29 16:43:25)
  (_source (\./src/SRX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856258072)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SRX_ARCHITECTURE 6 -1
  )
)
V 000057 55 2353          1525009405851 SR0_ARCHITECTURE
(_unit VHDL (sr0 0 5 (sr0_architecture 0 17 ))
  (_version v33)
  (_time 1525009405851 2018.04.29 16:43:25)
  (_source (\./src/SR0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524856257845)
    (_use )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 11 (_entity (_out ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_variable (_internal AUXILIAR ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_variable (_internal INTERMEDIAR_RESULT_ZERO ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 1))))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}{{NR_BITS-1}~downto~1}~133 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 1))))))
    (_process
      (P1(_architecture 0 0 19 (_process (_simple)(_target(1)(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . SR0_ARCHITECTURE 6 -1
  )
)
I 000067 55 36575         1525009406372 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1525009406372 2018.04.29 16:43:26)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 21 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 66 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 309 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 311 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(0)))
      ((CARRY)(CARRY_MATRIX(0)))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 312 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_MATRIX(1)))
      ((CARRY_OUT)(CARRY_MATRIX(1)))
      ((ZERO_FLAG)(ZERO_MATRIX(1)))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 313 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(2)))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 314 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(3)))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 315 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(4)))
      ((BORROW)(CARRY_MATRIX(4)))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 316 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_MATRIX(5)))
      ((BORROW_OUT)(CARRY_MATRIX(5)))
      ((ZERO_FLAG)(ZERO_MATRIX(5)))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 317 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(6)))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 318 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(7)))
      ((CARRY_FLAG)(CARRY_MATRIX(7)))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 319 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(8)))
      ((CARRY_FLAG)(CARRY_MATRIX(8)))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 320 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(9)))
      ((CARRY_FLAG)(CARRY_MATRIX(9)))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 321 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_MATRIX(10)))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(10)))
      ((CARRY_OUT)(CARRY_MATRIX(10)))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 322 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(11)))
      ((CARRY_FLAG)(CARRY_MATRIX(11)))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 323 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(12)))
      ((CARRY_FLAG)(CARRY_MATRIX(12)))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 324 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(13)))
      ((CARRY_FLAG)(CARRY_MATRIX(13)))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 325 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(14)))
      ((CARRY_FLAG)(CARRY_MATRIX(14)))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 326 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(15)))
      ((CARRY_OUT)(CARRY_MATRIX(15)))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 327 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(16)))
      ((CARRY_FLAG)(CARRY_MATRIX(16)))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 328 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(17)))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 360 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 74 )(i 0))))))
    (_signal (_internal ZERO_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal CARRY_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 302 (_architecture (_uni (_string \"00000000"\)))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 75 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_architecture (_uni ))))
    (_process
      (line__307(_architecture 0 0 307 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__308(_architecture 1 0 308 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__330(_architecture 2 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(30(0)))(_sensitivity(10)))))
      (line__331(_architecture 3 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(30(1)))(_sensitivity(11)))))
      (line__332(_architecture 4 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(30(2)))(_sensitivity(12)))))
      (line__333(_architecture 5 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(30(3)))(_sensitivity(13)))))
      (line__334(_architecture 6 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(30(4)))(_sensitivity(14)))))
      (line__335(_architecture 7 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(30(5)))(_sensitivity(15)))))
      (line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(30(6)))(_sensitivity(16)))))
      (line__337(_architecture 9 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(30(7)))(_sensitivity(17)))))
      (line__338(_architecture 10 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(30(8)))(_sensitivity(18)))))
      (line__339(_architecture 11 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(30(9)))(_sensitivity(19)))))
      (line__340(_architecture 12 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(30(10)))(_sensitivity(20)))))
      (line__341(_architecture 13 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(30(11)))(_sensitivity(21)))))
      (line__342(_architecture 14 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(30(12)))(_sensitivity(22)))))
      (line__343(_architecture 15 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(30(13)))(_sensitivity(23)))))
      (line__344(_architecture 16 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(30(14)))(_sensitivity(24)))))
      (line__345(_architecture 17 0 345 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(30(15)))(_sensitivity(25)))))
      (line__346(_architecture 18 0 346 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(30(16)))(_sensitivity(26)))))
      (line__347(_architecture 19 0 347 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(30(17)))(_sensitivity(27)))))
      (line__349(_architecture 20 0 349 (_process (_simple)(_target(5)(6))(_sensitivity(28)(29))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 76 -1
  )
)
I 000067 55 36575         1525009762663 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1525009762663 2018.04.29 16:49:22)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 21 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 66 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 309 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 311 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(0)))
      ((CARRY)(CARRY_MATRIX(0)))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 312 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_MATRIX(1)))
      ((CARRY_OUT)(CARRY_MATRIX(1)))
      ((ZERO_FLAG)(ZERO_MATRIX(1)))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 313 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(2)))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 314 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(3)))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 315 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(4)))
      ((BORROW)(CARRY_MATRIX(4)))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 316 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_MATRIX(5)))
      ((BORROW_OUT)(CARRY_MATRIX(5)))
      ((ZERO_FLAG)(ZERO_MATRIX(5)))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 317 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(6)))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 318 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(7)))
      ((CARRY_FLAG)(CARRY_MATRIX(7)))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 319 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(8)))
      ((CARRY_FLAG)(CARRY_MATRIX(8)))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 320 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(9)))
      ((CARRY_FLAG)(CARRY_MATRIX(9)))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 321 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_MATRIX(10)))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(10)))
      ((CARRY_OUT)(CARRY_MATRIX(10)))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 322 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(11)))
      ((CARRY_FLAG)(CARRY_MATRIX(11)))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 323 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(12)))
      ((CARRY_FLAG)(CARRY_MATRIX(12)))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 324 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(13)))
      ((CARRY_FLAG)(CARRY_MATRIX(13)))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 325 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(14)))
      ((CARRY_FLAG)(CARRY_MATRIX(14)))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 326 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(15)))
      ((CARRY_OUT)(CARRY_MATRIX(15)))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 327 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(16)))
      ((CARRY_FLAG)(CARRY_MATRIX(16)))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 328 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(17)))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 360 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 74 )(i 0))))))
    (_signal (_internal ZERO_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal CARRY_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 302 (_architecture (_uni (_string \"00000000"\)))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 75 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_architecture (_uni ))))
    (_process
      (line__307(_architecture 0 0 307 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__308(_architecture 1 0 308 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__330(_architecture 2 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(30(0)))(_sensitivity(10)))))
      (line__331(_architecture 3 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(30(1)))(_sensitivity(11)))))
      (line__332(_architecture 4 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(30(2)))(_sensitivity(12)))))
      (line__333(_architecture 5 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(30(3)))(_sensitivity(13)))))
      (line__334(_architecture 6 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(30(4)))(_sensitivity(14)))))
      (line__335(_architecture 7 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(30(5)))(_sensitivity(15)))))
      (line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(30(6)))(_sensitivity(16)))))
      (line__337(_architecture 9 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(30(7)))(_sensitivity(17)))))
      (line__338(_architecture 10 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(30(8)))(_sensitivity(18)))))
      (line__339(_architecture 11 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(30(9)))(_sensitivity(19)))))
      (line__340(_architecture 12 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(30(10)))(_sensitivity(20)))))
      (line__341(_architecture 13 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(30(11)))(_sensitivity(21)))))
      (line__342(_architecture 14 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(30(12)))(_sensitivity(22)))))
      (line__343(_architecture 15 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(30(13)))(_sensitivity(23)))))
      (line__344(_architecture 16 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(30(14)))(_sensitivity(24)))))
      (line__345(_architecture 17 0 345 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(30(15)))(_sensitivity(25)))))
      (line__346(_architecture 18 0 346 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(30(16)))(_sensitivity(26)))))
      (line__347(_architecture 19 0 347 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(30(17)))(_sensitivity(27)))))
      (line__349(_architecture 20 0 349 (_process (_simple)(_target(6)(5))(_sensitivity(28)(29))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 76 -1
  )
)
V 000064 55 1863          1525009765512 MUX_OUTPUT_ARCHITECTURE
(_unit VHDL (mux_output 0 6 (mux_output_architecture 0 19 ))
  (_version v33)
  (_time 1525009765512 2018.04.29 16:49:25)
  (_source (\./src/MUX_IESIRE.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524917738180)
    (_use )
  )
  (_object
    (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 8 \18\ (_entity ((i 18)))))
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 9 \8\ (_entity ((i 8)))))
    (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 1 )(i 0))))))
    (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
  )
  (_model . MUX_OUTPUT_ARCHITECTURE 3 -1
  )
)
V 000067 55 36595         1525009864669 ALU_BLACK_BOX_ARCHITECTURE
(_unit VHDL (alu_black_box 0 6 (alu_black_box_architecture 0 27 ))
  (_version v33)
  (_time 1525009864669 2018.04.29 16:51:04)
  (_source (\./src/ALU_BLACK_BOX.vhd\))
  (_use (std(standard))(.(types))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524925168000)
    (_use )
  )
  (_component
    (MUX_INPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 ((i 2)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 21 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~13 0 35 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 22 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~13 0 37 (_entity (_out ))))
      )
    )
    (ADD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 44 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 23 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~138 0 47 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 24 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1310 0 48 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 25 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1312 0 49 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal CARRY ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (ADDCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 26 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1314 0 60 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 27 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 28 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
    (ANDD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 29 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1320 0 74 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 30 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1322 0 75 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 31 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1324 0 76 (_entity (_inout ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 77 (_entity (_out ))))
      )
    )
    (ORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 83 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 32 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1326 0 86 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 33 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1328 0 87 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 34 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1330 0 88 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (SUB
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 95 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 35 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1332 0 98 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 36 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1334 0 99 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 37 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1336 0 100 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_port (_internal BORROW ~extieee.std_logic_1164.std_logic 0 102 (_entity (_out ))))
      )
    )
    (SUBCY
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 108 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 38 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1338 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 39 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1340 0 112 (_entity (_in ))))
        (_port (_internal BORROW_IN ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal BORROW_OUT ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 40 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1342 0 116 (_entity (_out ))))
      )
    )
    (XORR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 122 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 41 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1344 0 125 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 42 )(i 0))))))
        (_port (_internal SECOND_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1346 0 126 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 43 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1348 0 127 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
      )
    )
    (SR0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 134 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 44 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1350 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 45 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1352 0 138 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 139 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
      )
    )
    (SR1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 146 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 46 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1354 0 149 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 47 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1356 0 150 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 151 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 152 (_entity (_out ))))
      )
    )
    (SRX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 158 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 48 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1358 0 161 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 49 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1360 0 162 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 164 (_entity (_out ))))
      )
    )
    (SRAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 170 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 50 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1362 0 173 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 174 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 51 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1364 0 175 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 176 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 177 (_entity (_out ))))
      )
    )
    (RR
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 183 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 52 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1366 0 186 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 53 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1368 0 187 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 188 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 189 (_entity (_out ))))
      )
    )
    (SL0
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 195 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 54 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1370 0 198 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 55 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1372 0 199 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 200 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 201 (_entity (_out ))))
      )
    )
    (SL1
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 207 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 56 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1374 0 210 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 57 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1376 0 211 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 212 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 213 (_entity (_out ))))
      )
    )
    (SLX
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 219 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 58 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1378 0 222 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 59 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1380 0 223 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 224 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 225 (_entity (_out ))))
      )
    )
    (SLAA
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 231 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 60 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1382 0 234 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 235 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 61 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1384 0 236 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 237 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 238 (_entity (_out ))))
      )
    )
    (RL
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 244 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 62 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1386 0 247 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 63 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1388 0 248 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 249 (_entity (_out ))))
        (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 250 (_entity (_out ))))
      )
    )
    (LOAD
      (_object
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 256 (_entity -1 ((i 8)))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 64 )(i 0))))))
        (_port (_internal FIRST_NUMBER ~std_logic_vector{{NR_BITS-1}~downto~0}~1390 0 259 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 65 )(i 0))))))
        (_port (_internal RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1392 0 260 (_entity (_out ))))
        (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 261 (_entity (_out ))))
      )
    )
    (MUX_OUTPUT
      (_object
        (_generic (_internal NR_INPUTS ~extSTD.STANDARD.INTEGER 0 268 (_entity -1 ((i 18)))))
        (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 269 (_entity -1 ((i 8)))))
        (_type (_internal ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 66 )(i 0))))))
        (_port (_internal INPUT_MATRIX ~matrix{{NR_INPUTS-1}~downto~0}~1394 0 273 (_entity (_in ))))
        (_port (_internal SELECTION ~extSTD.STANDARD.INTEGER 0 274 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 67 )(i 0))))))
        (_port (_internal OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~1396 0 275 (_entity (_out ))))
      )
    )
  )
  (_instantiation FIRST_MUX_TAG 0 309 (_component MUX_INPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_INPUT))
      ((SELECTION)(SEL_MUX_INPUT))
      ((OUTPUT)(SECOND_OPERAND))
    )
    (_use (_entity . mux_input)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_instantiation ADD_TAG 0 311 (_component ADD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(ADD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(0)))
      ((CARRY)(CARRY_MATRIX(0)))
    )
    (_use (_entity . add)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY)(CARRY))
      )
    )
  )
  (_instantiation ADDCY_TAG 0 312 (_component ADDCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((CARRY_IN)(CARRY_MATRIX(1)))
      ((CARRY_OUT)(CARRY_MATRIX(1)))
      ((ZERO_FLAG)(ZERO_MATRIX(1)))
      ((RESULT)(ADDCY_RESULT))
    )
    (_use (_entity . addcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((CARRY_OUT)(CARRY_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation AND_TAG 0 313 (_component ANDD )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(AND_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(2)))
    )
    (_use (_entity . andd)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation OR_TAG 0 314 (_component ORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(OR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(3)))
    )
    (_use (_entity . orr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SUB_TAG 0 315 (_component SUB )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(SUB_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(4)))
      ((BORROW)(CARRY_MATRIX(4)))
    )
    (_use (_entity . sub)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((BORROW)(BORROW))
      )
    )
  )
  (_instantiation SUBCY_TAG 0 316 (_component SUBCY )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((BORROW_IN)(CARRY_MATRIX(5)))
      ((BORROW_OUT)(CARRY_MATRIX(5)))
      ((ZERO_FLAG)(ZERO_MATRIX(5)))
      ((RESULT)(SUBCY_RESULT))
    )
    (_use (_entity . subcy)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((BORROW_IN)(BORROW_IN))
        ((BORROW_OUT)(BORROW_OUT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((RESULT)(RESULT))
      )
    )
  )
  (_instantiation XOR_TAG 0 317 (_component XORR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((SECOND_NUMBER)(SECOND_OPERAND))
      ((RESULT)(XOR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(6)))
    )
    (_use (_entity . xorr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((SECOND_NUMBER)(SECOND_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SR0_TAG 0 318 (_component SR0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(7)))
      ((CARRY_FLAG)(CARRY_MATRIX(7)))
    )
    (_use (_entity . sr0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SR1_TAG 0 319 (_component SR1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SR1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(8)))
      ((CARRY_FLAG)(CARRY_MATRIX(8)))
    )
    (_use (_entity . sr1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRX_TAG 0 320 (_component SRX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SRX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(9)))
      ((CARRY_FLAG)(CARRY_MATRIX(9)))
    )
    (_use (_entity . srx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SRA_TAG 0 321 (_component SRAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_MATRIX(10)))
      ((RESULT)(SRA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(10)))
      ((CARRY_OUT)(CARRY_MATRIX(10)))
    )
    (_use (_entity . sraa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RR_TAG 0 322 (_component RR )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RR_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(11)))
      ((CARRY_FLAG)(CARRY_MATRIX(11)))
    )
    (_use (_entity . rr)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL0_TAG 0 323 (_component SL0 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL0_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(12)))
      ((CARRY_FLAG)(CARRY_MATRIX(12)))
    )
    (_use (_entity . sl0)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SL1_TAG 0 324 (_component SL1 )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SL1_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(13)))
      ((CARRY_FLAG)(CARRY_MATRIX(13)))
    )
    (_use (_entity . sl1)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLX_TAG 0 325 (_component SLX )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(SLX_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(14)))
      ((CARRY_FLAG)(CARRY_MATRIX(14)))
    )
    (_use (_entity . slx)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation SLA_TAG 0 326 (_component SLAA )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((CARRY_IN)(CARRY_FLAG))
      ((RESULT)(SLA_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(15)))
      ((CARRY_OUT)(CARRY_MATRIX(15)))
    )
    (_use (_entity . slaa)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((CARRY_IN)(CARRY_IN))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_instantiation RL_TAG 0 327 (_component RL )
    (_port
      ((FIRST_NUMBER)(FIRST_REGISTER_INPUT))
      ((RESULT)(RL_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(16)))
      ((CARRY_FLAG)(CARRY_MATRIX(16)))
    )
    (_use (_entity . rl)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
        ((CARRY_FLAG)(CARRY_FLAG))
      )
    )
  )
  (_instantiation LOAD_TAG 0 328 (_component LOAD )
    (_port
      ((FIRST_NUMBER)(SECOND_OPERAND))
      ((RESULT)(LOAD_RESULT))
      ((ZERO_FLAG)(ZERO_MATRIX(17)))
    )
    (_use (_entity . load)
      (_port
        ((FIRST_NUMBER)(FIRST_NUMBER))
        ((RESULT)(RESULT))
        ((ZERO_FLAG)(ZERO_FLAG))
      )
    )
  )
  (_instantiation SECOND_MUX_TAG 0 360 (_component MUX_OUTPUT )
    (_port
      ((INPUT_MATRIX)(AUXILIAR_MATRIX_OUTPUT))
      ((SELECTION)(SEL_MUX_OUTPUT))
      ((OUTPUT)(RESULT_OUTPUT))
    )
    (_use (_entity . mux_output)
      (_port
        ((INPUT_MATRIX)(INPUT_MATRIX))
        ((SELECTION)(SELECTION))
        ((OUTPUT)(OUTPUT))
      )
    )
  )
  (_object
    (_generic (_internal NR_BITS ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
    (_generic (_internal INPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
    (_generic (_internal OUTPUT_MUX_SEL_NUMBER ~extSTD.STANDARD.INTEGER 0 10 \18\ (_entity ((i 18)))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 68 )(i 0))))))
    (_port (_internal FIRST_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 69 )(i 0))))))
    (_port (_internal SECOND_REGISTER_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~122 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 70 )(i 0))))))
    (_port (_internal CONSTANT_INPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~124 0 15 (_entity (_in ))))
    (_port (_internal SEL_MUX_INPUT ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
    (_port (_internal SEL_MUX_OUTPUT ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
    (_port (_internal ZERO_FLAG ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal CARRY_FLAG ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 71 )(i 0))))))
    (_port (_internal RESULT_OUTPUT ~std_logic_vector{{NR_BITS-1}~downto~0}~126 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 72 )(i 0))))))
    (_signal (_internal SECOND_OPERAND ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 279 (_architecture (_uni ))))
    (_type (_internal ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 73 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_INPUT ~matrix{{INPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 280 (_architecture (_uni ))))
    (_signal (_internal ADD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 282 (_architecture (_uni ))))
    (_signal (_internal ADDCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 283 (_architecture (_uni ))))
    (_signal (_internal AND_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 284 (_architecture (_uni ))))
    (_signal (_internal OR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 285 (_architecture (_uni ))))
    (_signal (_internal SUB_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 286 (_architecture (_uni ))))
    (_signal (_internal SUBCY_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 287 (_architecture (_uni ))))
    (_signal (_internal XOR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 288 (_architecture (_uni ))))
    (_signal (_internal SR0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 289 (_architecture (_uni ))))
    (_signal (_internal SR1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 290 (_architecture (_uni ))))
    (_signal (_internal SRX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 291 (_architecture (_uni ))))
    (_signal (_internal SRA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 292 (_architecture (_uni ))))
    (_signal (_internal RR_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 293 (_architecture (_uni ))))
    (_signal (_internal SL0_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 294 (_architecture (_uni ))))
    (_signal (_internal SL1_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 295 (_architecture (_uni ))))
    (_signal (_internal SLX_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 296 (_architecture (_uni ))))
    (_signal (_internal SLA_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 297 (_architecture (_uni ))))
    (_signal (_internal RL_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 298 (_architecture (_uni ))))
    (_signal (_internal LOAD_RESULT ~std_logic_vector{{NR_BITS-1}~downto~0}~1398 0 299 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 74 )(i 0))))))
    (_signal (_internal ZERO_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 301 (_architecture (_uni (_string \"000000000000000000"\)))))
    (_signal (_internal CARRY_MATRIX ~std_logic_vector{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 302 (_architecture (_uni (_string \"000000000000000000"\)))))
    (_type (_internal ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_array ~extalu.types.~std_logic_vector{7~downto~0}~15 ((_downto (c 75 )(i 0))))))
    (_signal (_internal AUXILIAR_MATRIX_OUTPUT ~matrix{{OUTPUT_MUX_SEL_NUMBER-1}~downto~0}~13 0 304 (_architecture (_uni ))))
    (_process
      (line__307(_architecture 0 0 307 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(0))(SECOND_REGISTER_INPUT)))(_target(9(0)))(_sensitivity(1)))))
      (line__308(_architecture 1 0 308 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_INPUT(1))(CONSTANT_INPUT)))(_target(9(1)))(_sensitivity(2)))))
      (line__330(_architecture 2 0 330 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(0))(ADD_RESULT)))(_target(30(0)))(_sensitivity(10)))))
      (line__331(_architecture 3 0 331 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(1))(ADDCY_RESULT)))(_target(30(1)))(_sensitivity(11)))))
      (line__332(_architecture 4 0 332 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(2))(AND_RESULT)))(_target(30(2)))(_sensitivity(12)))))
      (line__333(_architecture 5 0 333 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(3))(OR_RESULT)))(_target(30(3)))(_sensitivity(13)))))
      (line__334(_architecture 6 0 334 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(4))(SUB_RESULT)))(_target(30(4)))(_sensitivity(14)))))
      (line__335(_architecture 7 0 335 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(5))(SUBCY_RESULT)))(_target(30(5)))(_sensitivity(15)))))
      (line__336(_architecture 8 0 336 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(6))(XOR_RESULT)))(_target(30(6)))(_sensitivity(16)))))
      (line__337(_architecture 9 0 337 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(7))(SR0_RESULT)))(_target(30(7)))(_sensitivity(17)))))
      (line__338(_architecture 10 0 338 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(8))(SR1_RESULT)))(_target(30(8)))(_sensitivity(18)))))
      (line__339(_architecture 11 0 339 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(9))(SRX_RESULT)))(_target(30(9)))(_sensitivity(19)))))
      (line__340(_architecture 12 0 340 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(10))(SRA_RESULT)))(_target(30(10)))(_sensitivity(20)))))
      (line__341(_architecture 13 0 341 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(11))(RR_RESULT)))(_target(30(11)))(_sensitivity(21)))))
      (line__342(_architecture 14 0 342 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(12))(SL0_RESULT)))(_target(30(12)))(_sensitivity(22)))))
      (line__343(_architecture 15 0 343 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(13))(SL1_RESULT)))(_target(30(13)))(_sensitivity(23)))))
      (line__344(_architecture 16 0 344 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(14))(SLX_RESULT)))(_target(30(14)))(_sensitivity(24)))))
      (line__345(_architecture 17 0 345 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(15))(SLA_RESULT)))(_target(30(15)))(_sensitivity(25)))))
      (line__346(_architecture 18 0 346 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(16))(RL_RESULT)))(_target(30(16)))(_sensitivity(26)))))
      (line__347(_architecture 19 0 347 (_assignment (_simple)(_alias((AUXILIAR_MATRIX_OUTPUT(17))(LOAD_RESULT)))(_target(30(17)))(_sensitivity(27)))))
      (line__349(_architecture 20 0 349 (_process (_simple)(_target(6)(5))(_sensitivity(28)(29))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extALU.types.matrix (. types matrix)))
    (_type (_external ~extalu.types.~std_logic_vector{7~downto~0}~15 (. types ~std_logic_vector{7~downto~0}~15)))
  )
  (_model . ALU_BLACK_BOX_ARCHITECTURE 76 -1
  )
)
