# Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

<table id="TABLE_GDR_MTV_PXB"><thead><tr><th>

Revision

</th><th>

Date

</th><th>

Description

</th></tr></thead><tbody><tr><td>

D

</td><td>

07/2025

</td><td>

The following is a summary of the changes made in<br /> revision C of this document.-   Updated the document for Libero® v2025.1.
-   Updated [Figure   3](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md#FIG_ND2_SMT_4XB) in the [Instantiating DDR3 Memory Controller](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md#GUID-E3E10460-2EDF-4C86-944C-7B57298696C3) section.
-   Updated [Figure   1](GUID-9D8B6BD4-8338-4449-BDCF-29877731C3CB.md#FIG_BBT_3PT_4XB) in the [Instantiating PolarFire Clock Conditioning Circuitry \(CCC\)](GUID-9D8B6BD4-8338-4449-BDCF-29877731C3CB.md#GUID-D32C140A-7125-44B3-AB8E-B8B167D957A6) section.
-   Updated [Figure   4](GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3.md#FIG_HNW_DTV_PXB) in the [Appendix 2 - DDR3 Configuration](GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3.md#GUID-780A8845-D708-49CE-844C-2F5EF7AA8EFE) section.

</td></tr><tr><td>

C

</td><td>

01/2025

</td><td>

The following is a summary of the changes made in revision C of this document.-   Updated the document for Libero® v2024.2.
-   Updated the `.job` filepath and TCL script filepath throughout the document.
-   Updated [Figure   1](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md#FIG_EST_GMT_4XB) and [Figure   2](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md#FIG_FJN_4MT_4XB) in the [Instantiating DDR3 Memory Controller](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md#GUID-E3E10460-2EDF-4C86-944C-7B57298696C3) section.
-   Updated [Figure   1](GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3.md#FIG_QGB_SSV_PXB) in the [Appendix 2 - DDR3 Configuration](GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3.md#GUID-780A8845-D708-49CE-844C-2F5EF7AA8EFE) section.

</td></tr><tr><td>

B

</td><td>

07/2024

</td><td>

The following is a summary of the changes made in revision B of this document.-   Updated the document for Libero v2024.1
-   Updated [Figure   1](GUID-B0830827-31C4-4847-8B98-20ED81D9738A.md#FIG_FSH_TJT_4XB) in [Instantiating Mi-V Processor IP](GUID-B0830827-31C4-4847-8B98-20ED81D9738A.md#GUID-E51B29DD-5936-45C7-922C-3211F7A97927) section
-   Updated [Figure   4](GUID-311601A3-9E22-42C0-B786-83D65E15413F.md#FIG_DRC_ZLT_4XB) in [Instantiating AXI Interconnect Bus IP](GUID-311601A3-9E22-42C0-B786-83D65E15413F.md#GUID-8AE5A0C6-6EBB-4F3B-BFAA-AFACAC2214E6) section
-   Updated "DDR3\_0" to "PF\_DDR3\_C0" in [Instantiating DDR3 Memory Controller](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md#GUID-E3E10460-2EDF-4C86-944C-7B57298696C3) section
-   Updated "DDR3\_0\_0" to "PF\_DDR3\_C0\_0" and "CCC\_0" to "PF\_CCC\_0" in [Instantiating PolarFire Clock Conditioning Circuitry \(CCC\)](GUID-9D8B6BD4-8338-4449-BDCF-29877731C3CB.md#GUID-D32C140A-7125-44B3-AB8E-B8B167D957A6) section
-   Updated [Figure   1](GUID-14DE5CD9-78E6-4972-AF0D-5AF812D8F9FA.md#FIG_XXH_XQT_4XB) in [Instantiating PolarFire Initialization Monitor](GUID-14DE5CD9-78E6-4972-AF0D-5AF812D8F9FA.md#GUID-DDFDCD62-A535-495F-94CF-E0C72A1DBA89) section
-   Updated "reset\_syn\_0" to "corereset\_pf\_c0" and "reset\_syn\_1" to "corereset\_pf\_c1" in [Instantiating CORERESET\_PF](GUID-741F6FFE-70C9-427A-BDC0-C7CD64C26C9E.md#GUID-F7157F08-A665-430F-966F-5188968E402F) section
-   Updated "COREJTAGDebug\_0" to "corejtagdebug\_c0" in [Instantiating CoreJTAGDebug](GUID-B243F7AA-BF46-4B7C-A627-F7951F7266D5.md#GUID-7ACC0961-59D4-44D2-9DD0-6FC243019906) section
-   Added [Instantiating MiV ESS Core](GUID-DB79305E-66C4-42D5-A72B-31A30F9AD753.md#GUID-21321548-2FC1-4B1C-AF03-10EC5D72A1B5) section
-   In [Connecting IP Instances in SmartDesign](GUID-82E73EFD-5B4A-4C95-8B03-3924BDEB6708.md#GUID-687F4C4E-8559-4B5A-B351-13EA896FC042) section:
    -   Added [Figure   1](GUID-82E73EFD-5B4A-4C95-8B03-3924BDEB6708.md#FIG_EFY_3VN_1BC)
    -   Updated "reset\_syn\_0" to "CORERESET\_PF\_C0\_0", "reset\_syn\_1" to "CORERESET\_PF\_C1\_0", "CCC\_0\_0" to "PF\_CCC\_C0\_0", "COREAXI4INTERCONNECT\_C1" to "coreaxi4interconnect\_c0\_0"
    -   Updated [Figure   2](GUID-82E73EFD-5B4A-4C95-8B03-3924BDEB6708.md#FIG_JL1_TST_4XB)
    -   Added MIV\_ESS: PCLK in [Table   1](GUID-82E73EFD-5B4A-4C95-8B03-3924BDEB6708.md#ID-00000C22)
    -   Updated "DDR3\_0\_0:SYS\_reset\_N" to "PF\_DDR3\_C0\_0: SYS\_RESET\_N" and "COREJTAGDebug\_0\_0" to "COREJTAGDEBUG\_C0\_0"
    -   Updated "CoreJTAGDebug\_0\_0:TGT\_TRSTB\_0" to "CoreJTAGDebug\_0\_0:TGT\_TRSTN\_0" and "MIV\_RV32\_C0" to "MIV\_RV32\_C0\_0" in [Debug\_Target Pin Connection table](GUID-82E73EFD-5B4A-4C95-8B03-3924BDEB6708.md#ID-00000C7F)
    -   Added connection description for MiV ESS Core
-   Updated "DDR3\_0\_0" to "PF\_DDR3\_C0\_0" and added a note in Step 10 in [Place and Route](GUID-DBB4CB87-EBC0-4CA6-9416-8A018E03DB33.md) section
-   Updated [Figure   2](GUID-1BD8BCF9-1049-4D3E-8A1A-EA9C38080389.md#FIG_W4C_VLB_PXB) in [Serial Terminal Emulation Program \(PuTTY\) Setup](GUID-1BD8BCF9-1049-4D3E-8A1A-EA9C38080389.md#GUID-3F7B2E2A-59FE-4C16-86A7-872B04CEA207) section
-   Updated [Downloading the Firmware Drivers](GUID-B2BBAE37-85B7-42AD-BAD3-99D783DB13BB.md#GUID-B385C1F9-7F0C-43BB-BC57-0CC297CC1A25) section
-   Updated [Figure   2](GUID-6E206005-E33A-4A00-B81D-4AEB0B678C6E.md#FIG_HXL_D2V_PXB) and [Figure   3](GUID-6E206005-E33A-4A00-B81D-4AEB0B678C6E.md#FIG_J1N_L2V_PXB) in [Creating the main.c File](GUID-6E206005-E33A-4A00-B81D-4AEB0B678C6E.md#GUID-29A124DF-1527-45A6-AFFF-07E7D2415A5B) section
-   Updated [Figure   1](GUID-1AF7360F-8A3A-49AC-B5D7-3315098E1D11.md#FIG_HB4_JJV_PXB), peripheral addresses, and [Figure   2](GUID-1AF7360F-8A3A-49AC-B5D7-3315098E1D11.md#FIG_Z1C_QJV_PXB) in [Mapping Memory and Peripheral Addresses](GUID-1AF7360F-8A3A-49AC-B5D7-3315098E1D11.md#GUID-3B8CCC81-797E-4979-8670-0E05742AA47F) section
-   Added a [note](GUID-98F10170-E9DD-4516-85B3-508C40083504.md#NOTE_IYY_PRL_XBC) in the [Building the Mi-V Project](GUID-98F10170-E9DD-4516-85B3-508C40083504.md#GUID-8B6EE25B-F768-40C6-B402-09E1678C87D6) section
-   Updated [Figure   1](GUID-F0733775-DBA4-4F32-9E1B-ADFFC596D135.md#FIG_RL2_BKV_PXB) in [Debugging the User Application Using SoftConsole](GUID-F0733775-DBA4-4F32-9E1B-ADFFC596D135.md#GUID-057D56D1-FA83-4F0B-972F-57167D116867) section
-   Updated [Figure   1](GUID-22A91B14-4BFD-413A-B911-7E56A8A30063.md#FIG_CXT_DNV_PXB) in [Debugging the User Application from DDR3 Memory](GUID-22A91B14-4BFD-413A-B911-7E56A8A30063.md#GUID-3AC0795D-07EF-4936-8E1E-62781A933DA4) section
-   Updated FlashPro Express to FPExpress, [Figure   2](GUID-DF6ECF02-2E29-468D-BCAC-53B32496269B.md#FIG_FSZ_PQV_PXB), and [Figure   3](GUID-DF6ECF02-2E29-468D-BCAC-53B32496269B.md#FIG_E45_WQV_PXB) in [Appendix 1: Programming the Device using FlashPro Express](GUID-DF6ECF02-2E29-468D-BCAC-53B32496269B.md#GUID-6D04D6D6-1CD6-42F6-B874-DC9A383241ED)

</td></tr><tr><td>

A

</td><td>

06/2023

</td><td>

The following is a summary of the changes made in revision A of this document.-   Document migrated from Microsemi template to Microchip template.
-   Document number was changed to DS-00004997A from TU0775.
-   Updated the document for Libero v2023.1.

</td></tr><tr><td>

9.0

</td><td>

—

</td><td>

The following is a summary of the changes made in this revision.-   LSRAM was renamed to TCM throughout the document.
-   Added [Figure   1](GUID-B0830827-31C4-4847-8B98-20ED81D9738A.md#FIG_FSH_TJT_4XB).
-   Updated the reason for using the CoreAXI4Interconnect IP in [Instantiating AXI Interconnect Bus IP](GUID-311601A3-9E22-42C0-B786-83D65E15413F.md).
-   Updated the start and end addresses of AXI4 Slave0 port in [Instantiating AXI Interconnect Bus IP](GUID-311601A3-9E22-42C0-B786-83D65E15413F.md).
-   Updated [Figure   3](GUID-311601A3-9E22-42C0-B786-83D65E15413F.md#FIG_Q51_RLT_4XB).
-   Updated the SYS\_CLK\_FREQ macro definition from 111111000UL to 83333000UL, see [Mapping Memory and Peripheral Addresses](GUID-1AF7360F-8A3A-49AC-B5D7-3315098E1D11.md).

</td></tr><tr><td>

8.0

</td><td>

—

</td><td>

The following is a summary of the changes made in this revision.-   Updated for Libero SoC v2021.1.
-   Updated [Table   1](GUID-38DD2B4B-7FA0-446E-BDFE-FADD280D29FC.md#ID-00000977).
-   Added [Appendix 2 - DDR3 Configuration](GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3.md).

</td></tr><tr><td>

7.0

</td><td>

—

</td><td>

The following is a summary of the changes made in this revision.-   Updated [Figure   1](GUID-0A143AD0-368A-408D-858A-FDAC5EC2644C.md#FIG_TW2_JKS_4XB).
-   Replaced [Figure   1](GUID-B0830827-31C4-4847-8B98-20ED81D9738A.md#FIG_FSH_TJT_4XB).
-   Removed sections Instantiating On-chip SRAM, Instantiating the AXI3 to AHB-Lite Bridge, Instantiating the AHB-Lite Bus, and Instantiating the AHB-Lite to APB3 Bridge.
-   Updated section Connecting IP Instances in SmartDesign.

</td></tr><tr><td>

6.0

</td><td>

—

</td><td>

Updated for Libero SoC v12.5.

</td></tr><tr><td>

5.0

</td><td>

—

</td><td>

The following is a summary of the changes made in this revision.-   Updated for Libero SoC v12.2.
-   Updated the design for AXI-based Mi-V Soft Processor for an enhanced performance with DDR memories.
-   Removed Libero SoC and SoftConsole version numbers.

</td></tr><tr><td>

4.0

</td><td>

—

</td><td>

The following is a summary of the changes made in this revision.Added Fabric RAMs Initialization.The document was updated for Libero SoC v12.0.

</td></tr><tr><td>

3.0

</td><td>

—

</td><td>

The following is a summary of the changes made in this revision.-   Added Design Description.
-   The document was updated for Libero SoC PolarFire v2.1.

</td></tr><tr><td>

2.0

</td><td>

—

</td><td>

The following is a summary of the changes made in this revision.The document was updated for the Mi-V processor upgrade.The document was updated for Libero SoC PolarFire v2.0 and SoftConsole v5.2. For more information, see Building the User Application Using SoftConsole.Information about TCM initialization from external SPI flash was added. For more information, see Configure Design Initialization Data and Memories.

</td></tr><tr><td>

1.0

</td><td>

—

</td><td>

The first publication of this document.

</td></tr></tbody>
</table>