#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Nov 24 18:31:31 2024
# Process ID: 33008
# Current directory: C:/Users/estel/project/laser-harp-fpga/audio_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28808 C:\Users\estel\project\laser-harp-fpga\audio_test\audio_test.xpr
# Log file: C:/Users/estel/project/laser-harp-fpga/audio_test/vivado.log
# Journal file: C:/Users/estel/project/laser-harp-fpga/audio_test\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 34172 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1763.672 ; gain = 240.891
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/top_level.dcp to C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 24 18:57:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/runme.log
[Sun Nov 24 18:57:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 24 19:03:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/runme.log
[Sun Nov 24 19:03:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 24 19:04:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/runme.log
[Sun Nov 24 19:04:55 2024] Launched impl_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 24 19:05:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/runme.log
[Sun Nov 24 19:05:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.srcs/sources_1/new/sine_wave.sv] -no_script -reset -force -quiet
remove_files  C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.srcs/sources_1/new/sine_wave.sv
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 24 19:07:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/runme.log
[Sun Nov 24 19:07:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.srcs/utils_1/imports/synth_1/top_level.dcp with file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 24 19:11:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/runme.log
[Sun Nov 24 19:11:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000004A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3958.102 ; gain = 2145.996
set_property PROGRAM.FILE {C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/top_level.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/top_level.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/top_level.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.srcs/utils_1/imports/synth_1/top_level.dcp with file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 24 19:37:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/runme.log
[Sun Nov 24 19:37:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4365.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4928.906 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4928.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4928.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5045.859 ; gain = 1020.527
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.srcs/utils_1/imports/synth_1/top_level.dcp with file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 24 19:45:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/runme.log
[Sun Nov 24 19:45:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/runme.log
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.srcs/utils_1/imports/synth_1/top_level.dcp with file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 24 19:57:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/runme.log
[Sun Nov 24 19:57:12 2024] Launched impl_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.srcs/utils_1/imports/synth_1/top_level.dcp with file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 24 19:58:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/runme.log
[Sun Nov 24 19:58:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.srcs/utils_1/imports/synth_1/top_level.dcp with file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 24 20:00:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/runme.log
[Sun Nov 24 20:00:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5110.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 5110.012 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 5110.012 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5110.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5114.883 ; gain = 4.871
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.srcs/utils_1/imports/synth_1/top_level.dcp with file C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 24 20:05:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/synth_1/runme.log
[Sun Nov 24 20:05:18 2024] Launched impl_1...
Run output will be captured here: C:/Users/estel/project/laser-harp-fpga/audio_test/audio_test.runs/impl_1/runme.log
close_design
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000004A
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5116.293 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 5116.293 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 5116.293 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5116.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 20:12:12 2024...
