Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 4b1aea2c42f74c2bbe254f0b68e72177 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AndLogic_and_tb_behav xil_defaultlib.AndLogic_and_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and2(DELAY=5)
Compiling module xil_defaultlib.AndLogic_xup_and2_0_0
Compiling module xil_defaultlib.AndLogic
Compiling module xil_defaultlib.AndLogic_wrapper
Compiling module xil_defaultlib.AndLogic_and_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AndLogic_and_tb_behav
