// Seed: 2707677108
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input tri1 id_2
);
  assign id_1 = -1;
  uwire id_4;
  assign id_1 = id_2;
  assign id_1 = id_0;
  parameter id_5 = 1;
  assign id_1 = -1'b0;
  assign module_1.type_2 = 0;
  initial @(posedge {1'b0 << id_4{1 >> id_4}}) id_4 = id_4;
endmodule
module module_1 (
    input  wand id_0,
    output wand id_1,
    input  tri0 id_2,
    input  wire id_3,
    input  wor  id_4
);
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4
  );
endmodule
