<stg><name>AddRoundKey</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="2" to="3">
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="4">
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="2">
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="4" to="3">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %round_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %round)

]]></Node>
<StgValue><ssdm name="round_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="3">
<![CDATA[
.loopexit:1  %i_cast4_cast = zext i3 %i to i6

]]></Node>
<StgValue><ssdm name="i_cast4_cast"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:2  %exitcond1 = icmp eq i3 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:4  %i_3 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond1, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp = trunc i3 %i to i2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %tmp_cast = zext i4 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i3 [ %j_3, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader:1  %tmp_20 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="5">
<![CDATA[
.preheader:2  %tmp_28_cast = zext i5 %tmp_20 to i6

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %tmp_21 = add i6 %i_cast4_cast, %tmp_28_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
.preheader:4  %tmp_29_cast = zext i6 %tmp_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:5  %state_addr = getelementptr [16 x i32]* %state, i32 0, i32 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:6  %exitcond = icmp eq i3 %j, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:7  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:8  %j_3 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:9  br i1 %exitcond, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="6">
<![CDATA[
:0  %tmp_42 = trunc i6 %round_read to i4

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="1" op_3_bw="3">
<![CDATA[
:1  %tmp1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3(i4 %tmp_42, i1 false, i3 %j)

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %sum3 = add i8 %tmp1, %tmp_cast

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
:3  %sum3_cast = zext i8 %sum3 to i32

]]></Node>
<StgValue><ssdm name="sum3_cast"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %RoundKey_addr = getelementptr [240 x i8]* %RoundKey, i32 0, i32 %sum3_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8">
<![CDATA[
:5  %RoundKey_load = load i8* %RoundKey_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
:7  %state_load = load i32* %state_addr, align 4

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8">
<![CDATA[
:5  %RoundKey_load = load i8* %RoundKey_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
:6  %tmp_18 = zext i8 %RoundKey_load to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
:7  %state_load = load i32* %state_addr, align 4

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_19 = xor i32 %state_load, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %tmp_19, i32* %state_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="round" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="round"/></StgValue>
</port>
<port id="49" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="RoundKey" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="RoundKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="52" from="_ssdm_op_Read.ap_auto.i6" to="round_read" fromId="51" toId="5">
</dataflow>
<dataflow id="53" from="round" to="round_read" fromId="48" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_54" to="i" fromId="54" toId="7">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="56" from="StgValue_6" to="i" fromId="6" toId="7">
</dataflow>
<dataflow id="57" from="i_3" to="i" fromId="11" toId="7">
<BackEdge/>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="58" from="StgValue_35" to="i" fromId="35" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="59" from="i" to="i_cast4_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="60" from="i" to="exitcond1" fromId="7" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_61" to="exitcond1" fromId="61" toId="9">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="63" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_65" to="empty" fromId="65" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_65" to="empty" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_65" to="empty" fromId="65" toId="10">
</dataflow>
<dataflow id="69" from="i" to="i_3" fromId="7" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_70" to="i_3" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="exitcond1" to="StgValue_12" fromId="9" toId="12">
</dataflow>
<dataflow id="73" from="i" to="tmp" fromId="7" toId="13">
</dataflow>
<dataflow id="75" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_s" fromId="74" toId="14">
</dataflow>
<dataflow id="76" from="tmp" to="tmp_s" fromId="13" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_77" to="tmp_s" fromId="77" toId="14">
</dataflow>
<dataflow id="79" from="tmp_s" to="tmp_cast" fromId="14" toId="15">
</dataflow>
<dataflow id="80" from="j_3" to="j" fromId="26" toId="18">
<BackEdge/>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="81" from="StgValue_41" to="j" fromId="41" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="82" from="StgValue_54" to="j" fromId="54" toId="18">
<condition id="29">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="StgValue_16" to="j" fromId="16" toId="18">
</dataflow>
<dataflow id="85" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_20" fromId="84" toId="19">
</dataflow>
<dataflow id="86" from="j" to="tmp_20" fromId="18" toId="19">
</dataflow>
<dataflow id="87" from="StgValue_77" to="tmp_20" fromId="77" toId="19">
</dataflow>
<dataflow id="88" from="tmp_20" to="tmp_28_cast" fromId="19" toId="20">
</dataflow>
<dataflow id="89" from="i_cast4_cast" to="tmp_21" fromId="8" toId="21">
</dataflow>
<dataflow id="90" from="tmp_28_cast" to="tmp_21" fromId="20" toId="21">
</dataflow>
<dataflow id="91" from="tmp_21" to="tmp_29_cast" fromId="21" toId="22">
</dataflow>
<dataflow id="92" from="state" to="state_addr" fromId="49" toId="23">
</dataflow>
<dataflow id="94" from="StgValue_93" to="state_addr" fromId="93" toId="23">
</dataflow>
<dataflow id="95" from="tmp_29_cast" to="state_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="96" from="j" to="exitcond" fromId="18" toId="24">
</dataflow>
<dataflow id="97" from="StgValue_61" to="exitcond" fromId="61" toId="24">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="empty_38" fromId="63" toId="25">
</dataflow>
<dataflow id="99" from="StgValue_65" to="empty_38" fromId="65" toId="25">
</dataflow>
<dataflow id="100" from="StgValue_65" to="empty_38" fromId="65" toId="25">
</dataflow>
<dataflow id="101" from="StgValue_65" to="empty_38" fromId="65" toId="25">
</dataflow>
<dataflow id="102" from="j" to="j_3" fromId="18" toId="26">
</dataflow>
<dataflow id="103" from="StgValue_70" to="j_3" fromId="70" toId="26">
</dataflow>
<dataflow id="104" from="exitcond" to="StgValue_27" fromId="24" toId="27">
</dataflow>
<dataflow id="105" from="round_read" to="tmp_42" fromId="5" toId="28">
</dataflow>
<dataflow id="107" from="_ssdm_op_BitConcatenate.i8.i4.i1.i3" to="tmp1" fromId="106" toId="29">
</dataflow>
<dataflow id="108" from="tmp_42" to="tmp1" fromId="28" toId="29">
</dataflow>
<dataflow id="110" from="StgValue_109" to="tmp1" fromId="109" toId="29">
</dataflow>
<dataflow id="111" from="j" to="tmp1" fromId="18" toId="29">
</dataflow>
<dataflow id="112" from="tmp1" to="sum3" fromId="29" toId="30">
</dataflow>
<dataflow id="113" from="tmp_cast" to="sum3" fromId="15" toId="30">
</dataflow>
<dataflow id="114" from="sum3" to="sum3_cast" fromId="30" toId="31">
</dataflow>
<dataflow id="115" from="RoundKey" to="RoundKey_addr" fromId="50" toId="32">
</dataflow>
<dataflow id="116" from="StgValue_93" to="RoundKey_addr" fromId="93" toId="32">
</dataflow>
<dataflow id="117" from="sum3_cast" to="RoundKey_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="118" from="RoundKey_addr" to="RoundKey_load" fromId="32" toId="33">
</dataflow>
<dataflow id="119" from="state_addr" to="state_load" fromId="23" toId="34">
</dataflow>
<dataflow id="120" from="RoundKey_addr" to="RoundKey_load" fromId="32" toId="36">
</dataflow>
<dataflow id="121" from="RoundKey_load" to="tmp_18" fromId="36" toId="37">
</dataflow>
<dataflow id="122" from="state_addr" to="state_load" fromId="23" toId="38">
</dataflow>
<dataflow id="123" from="state_load" to="tmp_19" fromId="38" toId="39">
</dataflow>
<dataflow id="124" from="tmp_18" to="tmp_19" fromId="37" toId="39">
</dataflow>
<dataflow id="125" from="tmp_19" to="StgValue_40" fromId="39" toId="40">
</dataflow>
<dataflow id="126" from="state_addr" to="StgValue_40" fromId="23" toId="40">
</dataflow>
<dataflow id="127" from="exitcond1" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="128" from="exitcond" to="StgValue_3" fromId="24" toId="3">
</dataflow>
</dataflows>


</stg>
