			StaircaseSimdl Port ChangesBlock		Inputs				Outputs			Old ---> New		Old ---> New--------------------------------------------BrkFovSac	1		4			1		1Logic		2		5			2		2			3		6			3		3			4		3			5		1			6		2--------------------------------------------TrgtChng	1		1			1		2Det			2		2			2		1--------------------------------------------SaccMot		1		1			1		1Cmd			2		2			3		4			4		5			5		6			6		3--------------------------------------------SlpVel		1		3			1		1Recon		2		4			2		2			3		X			3		3								4		4TrgtVel		1		1			1		6Recon		2		2			2		5			3		5--------------------------------------------SaccEnab	1		1			1		1			2		2			2		2			3		3			3		3			4		4			5		5			6		6			7		8			8		7