//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33961263
// Cuda compilation tools, release 12.4, V12.4.99
// Based on NVVM 7.0.1
//

.version 8.4
.target sm_86
.address_size 64

	// .globl	main_kernel0

.visible .entry main_kernel0(
	.param .u64 main_kernel0_param_0,
	.param .u64 main_kernel0_param_1
)
.maxntid 12, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [main_kernel0_param_0];
	ld.param.u64 	%rd2, [main_kernel0_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r2, 2;
	mov.u32 	%r4, %tid.y;
	add.s32 	%r5, %r3, %r4;
	mad.lo.s32 	%r6, %r1, 12, %r5;
	cvt.s64.s32 	%rd5, %r6;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.u8 	%rs1, [%rd6];
	cvt.s16.s8 	%rs2, %rs1;
	setp.gt.s16 	%p1, %rs2, 0;
	selp.u16 	%rs3, 1, 0, %p1;
	add.s64 	%rd7, %rd3, %rd5;
	st.global.u8 	[%rd7], %rs3;
	ret;

}

