$comment
	File created using the following command:
		vcd file part2.msim.vcd -direction
$end
$date
	Sun Feb 10 22:29:56 2019
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module part2_vlg_vec_tst $end
$var reg 1 ! add_sub $end
$var reg 1 " KEY0 $end
$var reg 1 # KEY1 $end
$var reg 4 $ lsd [3:0] $end
$var reg 4 % msd [3:0] $end
$var wire 1 & hex0 [6] $end
$var wire 1 ' hex0 [5] $end
$var wire 1 ( hex0 [4] $end
$var wire 1 ) hex0 [3] $end
$var wire 1 * hex0 [2] $end
$var wire 1 + hex0 [1] $end
$var wire 1 , hex0 [0] $end
$var wire 1 - hex1 [6] $end
$var wire 1 . hex1 [5] $end
$var wire 1 / hex1 [4] $end
$var wire 1 0 hex1 [3] $end
$var wire 1 1 hex1 [2] $end
$var wire 1 2 hex1 [1] $end
$var wire 1 3 hex1 [0] $end
$var wire 1 4 hex2 [6] $end
$var wire 1 5 hex2 [5] $end
$var wire 1 6 hex2 [4] $end
$var wire 1 7 hex2 [3] $end
$var wire 1 8 hex2 [2] $end
$var wire 1 9 hex2 [1] $end
$var wire 1 : hex2 [0] $end
$var wire 1 ; hex3 [6] $end
$var wire 1 < hex3 [5] $end
$var wire 1 = hex3 [4] $end
$var wire 1 > hex3 [3] $end
$var wire 1 ? hex3 [2] $end
$var wire 1 @ hex3 [1] $end
$var wire 1 A hex3 [0] $end
$var wire 1 B hex4 [6] $end
$var wire 1 C hex4 [5] $end
$var wire 1 D hex4 [4] $end
$var wire 1 E hex4 [3] $end
$var wire 1 F hex4 [2] $end
$var wire 1 G hex4 [1] $end
$var wire 1 H hex4 [0] $end
$var wire 1 I hex5 [6] $end
$var wire 1 J hex5 [5] $end
$var wire 1 K hex5 [4] $end
$var wire 1 L hex5 [3] $end
$var wire 1 M hex5 [2] $end
$var wire 1 N hex5 [1] $end
$var wire 1 O hex5 [0] $end
$var wire 1 P LED $end

$scope module i1 $end
$var wire 1 Q gnd $end
$var wire 1 R vcc $end
$var wire 1 S unknown $end
$var tri1 1 T devclrn $end
$var tri1 1 U devpor $end
$var tri1 1 V devoe $end
$var wire 1 W add_sub~input_o $end
$var wire 1 X ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 Y KEY0~input_o $end
$var wire 1 Z KEY0~inputCLKENA0_outclk $end
$var wire 1 [ lsd[2]~input_o $end
$var wire 1 \ lsd[1]~input_o $end
$var wire 1 ] lsd[0]~input_o $end
$var wire 1 ^ lsd[3]~input_o $end
$var wire 1 _ DISPLAY2|Mux6~0_combout $end
$var wire 1 ` DISPLAY2|Mux5~0_combout $end
$var wire 1 a DISPLAY2|Mux4~0_combout $end
$var wire 1 b DISPLAY2|Mux3~0_combout $end
$var wire 1 c DISPLAY2|Mux2~0_combout $end
$var wire 1 d DISPLAY2|Mux1~0_combout $end
$var wire 1 e DISPLAY2|Mux0~0_combout $end
$var wire 1 f msd[2]~input_o $end
$var wire 1 g msd[1]~input_o $end
$var wire 1 h LATCHB|stored_msd[1]~feeder_combout $end
$var wire 1 i msd[3]~input_o $end
$var wire 1 j msd[0]~input_o $end
$var wire 1 k LATCHB|stored_msd[0]~feeder_combout $end
$var wire 1 l DISPLAY3|Mux6~0_combout $end
$var wire 1 m DISPLAY3|Mux5~0_combout $end
$var wire 1 n DISPLAY3|Mux4~0_combout $end
$var wire 1 o DISPLAY3|Mux3~0_combout $end
$var wire 1 p DISPLAY3|Mux2~0_combout $end
$var wire 1 q DISPLAY3|Mux1~0_combout $end
$var wire 1 r DISPLAY3|Mux0~0_combout $end
$var wire 1 s KEY1~input_o $end
$var wire 1 t KEY1~inputCLKENA0_outclk $end
$var wire 1 u LATCHA|stored_lsd[0]~feeder_combout $end
$var wire 1 v DISPLAY4|Mux6~0_combout $end
$var wire 1 w DISPLAY4|Mux5~0_combout $end
$var wire 1 x DISPLAY4|Mux4~0_combout $end
$var wire 1 y DISPLAY4|Mux3~0_combout $end
$var wire 1 z DISPLAY4|Mux2~0_combout $end
$var wire 1 { DISPLAY4|Mux1~0_combout $end
$var wire 1 | DISPLAY4|Mux0~0_combout $end
$var wire 1 } LATCHA|stored_msd[3]~feeder_combout $end
$var wire 1 ~ LATCHA|stored_msd[0]~feeder_combout $end
$var wire 1 !! LATCHA|stored_msd[2]~feeder_combout $end
$var wire 1 "! DISPLAY5|Mux6~0_combout $end
$var wire 1 #! DISPLAY5|Mux5~0_combout $end
$var wire 1 $! DISPLAY5|Mux4~0_combout $end
$var wire 1 %! DISPLAY5|Mux3~0_combout $end
$var wire 1 &! DISPLAY5|Mux2~0_combout $end
$var wire 1 '! DISPLAY5|Mux1~0_combout $end
$var wire 1 (! DISPLAY5|Mux0~0_combout $end
$var wire 1 )! LATCHB|stored_lsd [3] $end
$var wire 1 *! LATCHB|stored_lsd [2] $end
$var wire 1 +! LATCHB|stored_lsd [1] $end
$var wire 1 ,! LATCHB|stored_lsd [0] $end
$var wire 1 -! LATCHB|stored_msd [3] $end
$var wire 1 .! LATCHB|stored_msd [2] $end
$var wire 1 /! LATCHB|stored_msd [1] $end
$var wire 1 0! LATCHB|stored_msd [0] $end
$var wire 1 1! LATCHA|stored_lsd [3] $end
$var wire 1 2! LATCHA|stored_lsd [2] $end
$var wire 1 3! LATCHA|stored_lsd [1] $end
$var wire 1 4! LATCHA|stored_lsd [0] $end
$var wire 1 5! LATCHA|stored_msd [3] $end
$var wire 1 6! LATCHA|stored_msd [2] $end
$var wire 1 7! LATCHA|stored_msd [1] $end
$var wire 1 8! LATCHA|stored_msd [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b0 $
b0 %
1,
0+
0*
0)
0(
0'
0&
13
02
01
00
0/
0.
0-
1:
09
08
07
06
05
04
1A
0@
0?
0>
0=
0<
0;
1H
0G
0F
0E
0D
0C
0B
1O
0N
0M
0L
0K
0J
0I
0P
0Q
1R
xS
1T
1U
1V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0,!
0+!
0*!
0)!
00!
0/!
0.!
0-!
04!
03!
02!
01!
08!
07!
06!
05!
$end
#30000
b10 $
b100 %
b110 %
b111 %
1j
1g
1f
1\
1!!
1h
1~
1k
#70000
1#
1s
1t
16!
18!
17!
13!
1v
1z
1w
1%!
1$!
1#!
1N
1M
1L
1G
1D
0H
#90000
0#
0s
0t
#210000
b1010 $
b1011 $
b1001 $
b110 %
0j
1]
0\
1^
1u
0~
0k
#250000
1"
1Y
1Z
1/!
1.!
1)!
1,!
1_
1l
1a
1q
1<
18
0A
0:
#270000
0"
0Y
0Z
#330000
b10 %
b0 %
b1 $
b0 $
0]
0^
0g
0f
0!!
0h
0u
#1000000
