OpenROAD v2.0-19149-g9ef9c213c 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /home/seaky/chip_design/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib
read_liberty -corner Typical /home/seaky/chip_design/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Fastest /home/seaky/chip_design/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/tmp/placement/10-global.odb'…
Reading design constraints file at '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/src/CPU_constraints.sdc'…
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 18 input buffers.
[INFO RSZ-0028] Inserted 17 output buffers.
[INFO RSZ-0058] Using max wire length 4508um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |      1203
    final |   -143.4% |    1070 |       0 |             0 |         0
---------------------------------------------------------------------
[INFO RSZ-0039] Resized 1070 instances.
Placement Analysis
---------------------------------
total displacement       2447.7 u
average displacement        1.5 u
max displacement           11.3 u
original HPWL           16080.3 u
legalized HPWL          18257.8 u
delta HPWL                   14 %

[INFO DPL-0020] Mirrored 370 instances
[INFO DPL-0021] HPWL before           18257.8 u
[INFO DPL-0022] HPWL after            17886.0 u
[INFO DPL-0023] HPWL delta               -2.0 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/tmp/placement/12-resizer.odb'…
Writing netlist to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/tmp/placement/12-resizer.nl.v'…
Writing powered netlist to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/tmp/placement/12-resizer.pnl.v'…
Writing layout to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/tmp/placement/12-resizer.def'…
Writing timing constraints to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/tmp/placement/12-resizer.sdc'…
area_report

===========================================================================
report_design_area
============================================================================
Design area 9593 u^2 44% utilization.
area_report_end
