Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 11:30:39 2024
| Host         : ECE-PHO115-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    49          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (99)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clkDiv2/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (99)
-------------------------------------------------
 There are 99 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.780        0.000                      0                   36        0.300        0.000                      0                   36        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.780        0.000                      0                   36        0.300        0.000                      0                   36        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.828ns (19.764%)  route 3.361ns (80.236%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    clkDiv2/CLK
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.182    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.306 r  clkDiv2/cnt[32]_i_8/O
                         net (fo=1, routed)           0.491     7.797    clkDiv2/cnt[32]_i_8_n_0
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.921 r  clkDiv2/cnt[32]_i_3/O
                         net (fo=33, routed)          1.463     9.384    clkDiv2/cnt[32]_i_3_n_0
    SLICE_X86Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.508 r  clkDiv2/cnt[32]_i_1/O
                         net (fo=1, routed)           0.000     9.508    clkDiv2/cnt[32]
    SLICE_X86Y110        FDCE                                         r  clkDiv2/cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.016    clkDiv2/CLK
    SLICE_X86Y110        FDCE                                         r  clkDiv2/cnt_reg[32]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y110        FDCE (Setup_fdce_C_D)        0.032    15.288    clkDiv2/cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.828ns (19.770%)  route 3.360ns (80.230%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    clkDiv2/CLK
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.182    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.306 r  clkDiv2/cnt[32]_i_8/O
                         net (fo=1, routed)           0.491     7.797    clkDiv2/cnt[32]_i_8_n_0
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.921 r  clkDiv2/cnt[32]_i_3/O
                         net (fo=33, routed)          1.461     9.382    clkDiv2/cnt[32]_i_3_n_0
    SLICE_X86Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.506 r  clkDiv2/cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     9.506    clkDiv2/cnt[31]
    SLICE_X86Y110        FDCE                                         r  clkDiv2/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.016    clkDiv2/CLK
    SLICE_X86Y110        FDCE                                         r  clkDiv2/cnt_reg[31]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y110        FDCE (Setup_fdce_C_D)        0.031    15.287    clkDiv2/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.828ns (19.864%)  route 3.340ns (80.136%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    clkDiv2/CLK
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.182    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.306 r  clkDiv2/cnt[32]_i_8/O
                         net (fo=1, routed)           0.491     7.797    clkDiv2/cnt[32]_i_8_n_0
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.921 r  clkDiv2/cnt[32]_i_3/O
                         net (fo=33, routed)          1.442     9.363    clkDiv2/cnt[32]_i_3_n_0
    SLICE_X86Y109        LUT5 (Prop_lut5_I1_O)        0.124     9.487 r  clkDiv2/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     9.487    clkDiv2/cnt[28]
    SLICE_X86Y109        FDCE                                         r  clkDiv2/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.016    clkDiv2/CLK
    SLICE_X86Y109        FDCE                                         r  clkDiv2/cnt_reg[28]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y109        FDCE (Setup_fdce_C_D)        0.031    15.287    clkDiv2/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/divided_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.828ns (20.196%)  route 3.272ns (79.804%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    clkDiv2/CLK
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.182    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.306 r  clkDiv2/cnt[32]_i_8/O
                         net (fo=1, routed)           0.491     7.797    clkDiv2/cnt[32]_i_8_n_0
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.921 r  clkDiv2/cnt[32]_i_3/O
                         net (fo=33, routed)          1.373     9.294    clkDiv2/cnt[32]_i_3_n_0
    SLICE_X85Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.418 r  clkDiv2/divided_clk_i_1/O
                         net (fo=1, routed)           0.000     9.418    clkDiv2/divided_clk_i_1_n_0
    SLICE_X85Y110        FDCE                                         r  clkDiv2/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.592    15.014    clkDiv2/CLK
    SLICE_X85Y110        FDCE                                         r  clkDiv2/divided_clk_reg/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X85Y110        FDCE (Setup_fdce_C_D)        0.029    15.267    clkDiv2/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.828ns (20.558%)  route 3.200ns (79.442%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.714     5.316    clkDiv2/CLK
    SLICE_X85Y105        FDCE                                         r  clkDiv2/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  clkDiv2/cnt_reg[12]/Q
                         net (fo=2, routed)           1.019     6.791    clkDiv2/cnt_reg_n_0_[12]
    SLICE_X86Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.915 r  clkDiv2/cnt[32]_i_7/O
                         net (fo=1, routed)           0.280     7.195    clkDiv2/cnt[32]_i_7_n_0
    SLICE_X86Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.319 r  clkDiv2/cnt[32]_i_2/O
                         net (fo=33, routed)          1.901     9.220    clkDiv2/cnt[32]_i_2_n_0
    SLICE_X86Y107        LUT5 (Prop_lut5_I0_O)        0.124     9.344 r  clkDiv2/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     9.344    clkDiv2/cnt[19]
    SLICE_X86Y107        FDCE                                         r  clkDiv2/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595    15.017    clkDiv2/CLK
    SLICE_X86Y107        FDCE                                         r  clkDiv2/cnt_reg[19]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X86Y107        FDCE (Setup_fdce_C_D)        0.029    15.270    clkDiv2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.828ns (20.575%)  route 3.196ns (79.425%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    clkDiv2/CLK
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.182    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.306 r  clkDiv2/cnt[32]_i_8/O
                         net (fo=1, routed)           0.491     7.797    clkDiv2/cnt[32]_i_8_n_0
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.921 r  clkDiv2/cnt[32]_i_3/O
                         net (fo=33, routed)          1.298     9.219    clkDiv2/cnt[32]_i_3_n_0
    SLICE_X86Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.343 r  clkDiv2/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     9.343    clkDiv2/cnt[29]
    SLICE_X86Y110        FDCE                                         r  clkDiv2/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.016    clkDiv2/CLK
    SLICE_X86Y110        FDCE                                         r  clkDiv2/cnt_reg[29]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y110        FDCE (Setup_fdce_C_D)        0.029    15.285    clkDiv2/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.828ns (20.615%)  route 3.188ns (79.385%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    clkDiv2/CLK
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.182    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.306 r  clkDiv2/cnt[32]_i_8/O
                         net (fo=1, routed)           0.491     7.797    clkDiv2/cnt[32]_i_8_n_0
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.921 r  clkDiv2/cnt[32]_i_3/O
                         net (fo=33, routed)          1.290     9.211    clkDiv2/cnt[32]_i_3_n_0
    SLICE_X86Y110        LUT5 (Prop_lut5_I1_O)        0.124     9.335 r  clkDiv2/cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     9.335    clkDiv2/cnt[30]
    SLICE_X86Y110        FDCE                                         r  clkDiv2/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.016    clkDiv2/CLK
    SLICE_X86Y110        FDCE                                         r  clkDiv2/cnt_reg[30]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y110        FDCE (Setup_fdce_C_D)        0.031    15.287    clkDiv2/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.828ns (20.667%)  route 3.178ns (79.333%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    clkDiv2/CLK
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.182    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.306 r  clkDiv2/cnt[32]_i_8/O
                         net (fo=1, routed)           0.491     7.797    clkDiv2/cnt[32]_i_8_n_0
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.921 r  clkDiv2/cnt[32]_i_3/O
                         net (fo=33, routed)          1.280     9.201    clkDiv2/cnt[32]_i_3_n_0
    SLICE_X86Y107        LUT5 (Prop_lut5_I1_O)        0.124     9.325 r  clkDiv2/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.325    clkDiv2/cnt[20]
    SLICE_X86Y107        FDCE                                         r  clkDiv2/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595    15.017    clkDiv2/CLK
    SLICE_X86Y107        FDCE                                         r  clkDiv2/cnt_reg[20]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y107        FDCE (Setup_fdce_C_D)        0.031    15.288    clkDiv2/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.986%)  route 3.118ns (79.014%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    clkDiv2/CLK
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.182    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.306 r  clkDiv2/cnt[32]_i_8/O
                         net (fo=1, routed)           0.491     7.797    clkDiv2/cnt[32]_i_8_n_0
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.921 r  clkDiv2/cnt[32]_i_3/O
                         net (fo=33, routed)          1.219     9.140    clkDiv2/cnt[32]_i_3_n_0
    SLICE_X85Y106        LUT5 (Prop_lut5_I1_O)        0.124     9.264 r  clkDiv2/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.264    clkDiv2/cnt[14]
    SLICE_X85Y106        FDCE                                         r  clkDiv2/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.016    clkDiv2/CLK
    SLICE_X85Y106        FDCE                                         r  clkDiv2/cnt_reg[14]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X85Y106        FDCE (Setup_fdce_C_D)        0.031    15.271    clkDiv2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.828ns (21.007%)  route 3.114ns (78.993%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.716     5.318    clkDiv2/CLK
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.456     5.774 f  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           1.408     7.182    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.306 r  clkDiv2/cnt[32]_i_8/O
                         net (fo=1, routed)           0.491     7.797    clkDiv2/cnt[32]_i_8_n_0
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.921 r  clkDiv2/cnt[32]_i_3/O
                         net (fo=33, routed)          1.215     9.136    clkDiv2/cnt[32]_i_3_n_0
    SLICE_X85Y106        LUT5 (Prop_lut5_I1_O)        0.124     9.260 r  clkDiv2/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.260    clkDiv2/cnt[13]
    SLICE_X85Y106        FDCE                                         r  clkDiv2/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.016    clkDiv2/CLK
    SLICE_X85Y106        FDCE                                         r  clkDiv2/cnt_reg[13]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X85Y106        FDCE (Setup_fdce_C_D)        0.029    15.269    clkDiv2/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  6.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clkDiv2/divided_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/divided_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.598%)  route 0.205ns (52.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.598     1.517    clkDiv2/CLK
    SLICE_X85Y110        FDCE                                         r  clkDiv2/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  clkDiv2/divided_clk_reg/Q
                         net (fo=19, routed)          0.205     1.863    clkDiv2/newClk2
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.045     1.908 r  clkDiv2/divided_clk_i_1/O
                         net (fo=1, routed)           0.000     1.908    clkDiv2/divided_clk_i_1_n_0
    SLICE_X85Y110        FDCE                                         r  clkDiv2/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.870     2.035    clkDiv2/CLK
    SLICE_X85Y110        FDCE                                         r  clkDiv2/divided_clk_reg/C
                         clock pessimism             -0.517     1.517    
    SLICE_X85Y110        FDCE (Hold_fdce_C_D)         0.091     1.608    clkDiv2/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.224%)  route 0.280ns (54.776%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clkDiv2/CLK
    SLICE_X85Y104        FDCE                                         r  clkDiv2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  clkDiv2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.185     1.845    clkDiv2/cnt_reg_n_0_[7]
    SLICE_X86Y105        LUT5 (Prop_lut5_I2_O)        0.045     1.890 r  clkDiv2/cnt[32]_i_2/O
                         net (fo=33, routed)          0.095     1.985    clkDiv2/cnt[32]_i_2_n_0
    SLICE_X86Y105        LUT5 (Prop_lut5_I0_O)        0.045     2.030 r  clkDiv2/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.030    clkDiv2/cnt[10]
    SLICE_X86Y105        FDCE                                         r  clkDiv2/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.038    clkDiv2/CLK
    SLICE_X86Y105        FDCE                                         r  clkDiv2/cnt_reg[10]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X86Y105        FDCE (Hold_fdce_C_D)         0.092     1.650    clkDiv2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.656%)  route 0.324ns (58.344%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.601     1.520    clkDiv2/CLK
    SLICE_X86Y103        FDCE                                         r  clkDiv2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDCE (Prop_fdce_C_Q)         0.141     1.661 f  clkDiv2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.166     1.827    clkDiv2/cnt_reg_n_0_[4]
    SLICE_X86Y104        LUT5 (Prop_lut5_I4_O)        0.045     1.872 r  clkDiv2/cnt[32]_i_3/O
                         net (fo=33, routed)          0.157     2.030    clkDiv2/cnt[32]_i_3_n_0
    SLICE_X86Y104        LUT5 (Prop_lut5_I1_O)        0.045     2.075 r  clkDiv2/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.075    clkDiv2/cnt[6]
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.038    clkDiv2/CLK
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[6]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X86Y104        FDCE (Hold_fdce_C_D)         0.092     1.628    clkDiv2/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.187ns (33.622%)  route 0.369ns (66.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.483    clkDiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.369     1.994    clkDiv/cnt
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.046     2.040 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     2.040    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    clkDiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.906%)  route 0.334ns (59.094%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clkDiv2/CLK
    SLICE_X86Y109        FDCE                                         r  clkDiv2/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  clkDiv2/cnt_reg[26]/Q
                         net (fo=2, routed)           0.215     1.876    clkDiv2/cnt_reg_n_0_[26]
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.045     1.921 r  clkDiv2/cnt[32]_i_4/O
                         net (fo=33, routed)          0.118     2.039    clkDiv2/cnt[32]_i_4_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I2_O)        0.045     2.084 r  clkDiv2/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.084    clkDiv2/cnt[24]
    SLICE_X86Y108        FDCE                                         r  clkDiv2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    clkDiv2/CLK
    SLICE_X86Y108        FDCE                                         r  clkDiv2/cnt_reg[24]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X86Y108        FDCE (Hold_fdce_C_D)         0.092     1.627    clkDiv2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.231ns (40.833%)  route 0.335ns (59.167%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clkDiv2/CLK
    SLICE_X86Y109        FDCE                                         r  clkDiv2/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  clkDiv2/cnt_reg[26]/Q
                         net (fo=2, routed)           0.215     1.876    clkDiv2/cnt_reg_n_0_[26]
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.045     1.921 r  clkDiv2/cnt[32]_i_4/O
                         net (fo=33, routed)          0.119     2.040    clkDiv2/cnt[32]_i_4_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I2_O)        0.045     2.085 r  clkDiv2/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.085    clkDiv2/cnt[23]
    SLICE_X86Y108        FDCE                                         r  clkDiv2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    clkDiv2/CLK
    SLICE_X86Y108        FDCE                                         r  clkDiv2/cnt_reg[23]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X86Y108        FDCE (Hold_fdce_C_D)         0.091     1.626    clkDiv2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.231ns (38.979%)  route 0.362ns (61.021%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clkDiv2/CLK
    SLICE_X85Y104        FDCE                                         r  clkDiv2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  clkDiv2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.185     1.845    clkDiv2/cnt_reg_n_0_[7]
    SLICE_X86Y105        LUT5 (Prop_lut5_I2_O)        0.045     1.890 r  clkDiv2/cnt[32]_i_2/O
                         net (fo=33, routed)          0.177     2.067    clkDiv2/cnt[32]_i_2_n_0
    SLICE_X86Y104        LUT5 (Prop_lut5_I0_O)        0.045     2.112 r  clkDiv2/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.112    clkDiv2/cnt[5]
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.038    clkDiv2/CLK
    SLICE_X86Y104        FDCE                                         r  clkDiv2/cnt_reg[5]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X86Y104        FDCE (Hold_fdce_C_D)         0.092     1.650    clkDiv2/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.503%)  route 0.369ns (66.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.483    clkDiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.369     1.994    clkDiv/cnt
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     2.039 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.039    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    clkDiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clkDiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clkDiv2/CLK
    SLICE_X86Y109        FDCE                                         r  clkDiv2/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  clkDiv2/cnt_reg[27]/Q
                         net (fo=2, routed)           0.062     1.722    clkDiv2/cnt_reg_n_0_[27]
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  clkDiv2/cnt_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.994    clkDiv2/data0[27]
    SLICE_X86Y109        LUT5 (Prop_lut5_I4_O)        0.108     2.102 r  clkDiv2/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.102    clkDiv2/cnt[27]
    SLICE_X86Y109        FDCE                                         r  clkDiv2/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    clkDiv2/CLK
    SLICE_X86Y109        FDCE                                         r  clkDiv2/cnt_reg[27]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X86Y109        FDCE (Hold_fdce_C_D)         0.092     1.611    clkDiv2/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.231ns (36.866%)  route 0.396ns (63.134%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.599     1.518    clkDiv2/CLK
    SLICE_X85Y107        FDCE                                         r  clkDiv2/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141     1.659 f  clkDiv2/cnt_reg[17]/Q
                         net (fo=2, routed)           0.227     1.887    clkDiv2/cnt_reg_n_0_[17]
    SLICE_X86Y106        LUT5 (Prop_lut5_I0_O)        0.045     1.932 r  clkDiv2/cnt[32]_i_5/O
                         net (fo=33, routed)          0.168     2.100    clkDiv2/cnt[32]_i_5_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I3_O)        0.045     2.145 r  clkDiv2/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.145    clkDiv2/cnt[18]
    SLICE_X86Y106        FDCE                                         r  clkDiv2/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.038    clkDiv2/CLK
    SLICE_X86Y106        FDCE                                         r  clkDiv2/cnt_reg[18]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X86Y106        FDCE (Hold_fdce_C_D)         0.092     1.650    clkDiv2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.495    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/tempClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y104   clkDiv2/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y105   clkDiv2/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y105   clkDiv2/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y105   clkDiv2/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y106   clkDiv2/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y106   clkDiv2/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y106   clkDiv2/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y104   clkDiv2/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y104   clkDiv2/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y105   clkDiv2/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y105   clkDiv2/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y105   clkDiv2/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y105   clkDiv2/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y104   clkDiv2/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y104   clkDiv2/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y105   clkDiv2/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y105   clkDiv2/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y105   clkDiv2/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y105   clkDiv2/cnt_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/led_on_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.293ns  (logic 2.641ns (25.659%)  route 7.652ns (74.341%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y116        FDRE                         0.000     0.000 r  vga_con/heightPos_reg[3]/C
    SLICE_X80Y116        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_con/heightPos_reg[3]/Q
                         net (fo=21, routed)          1.064     1.582    vga_con/puck/Q[3]
    SLICE_X80Y117        LUT4 (Prop_lut4_I0_O)        0.124     1.706 r  vga_con/puck/y_dist1_carry__0_i_5/O
                         net (fo=10, routed)          1.559     3.265    vga_con/puck_n_1
    SLICE_X80Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.389 r  vga_con/y_dist1_carry__1_i_4/O
                         net (fo=1, routed)           0.493     3.882    padL/y_dist1_carry__1
    SLICE_X81Y114        LUT2 (Prop_lut2_I1_O)        0.124     4.006 r  padL/y_dist1_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     4.006    vga_con/padA/S[0]
    SLICE_X81Y114        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.553 f  vga_con/padA/y_dist1_carry__1/O[2]
                         net (fo=2, routed)           1.195     5.748    vga_con/padA/y_dist1_carry__1_n_5
    SLICE_X82Y111        LUT1 (Prop_lut1_I0_O)        0.302     6.050 r  vga_con/padA/led_on[2]_i_63/O
                         net (fo=1, routed)           0.000     6.050    vga_con/padA/led_on[2]_i_63_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.277 f  vga_con/padA/led_on_reg[2]_i_36/O[1]
                         net (fo=1, routed)           0.816     7.094    vga_con/padA/led_on_reg[2]_i_36_n_6
    SLICE_X83Y110        LUT4 (Prop_lut4_I2_O)        0.303     7.397 f  vga_con/padA/led_on[2]_i_35/O
                         net (fo=1, routed)           0.433     7.830    vga_con/padA/led_on[2]_i_35_n_0
    SLICE_X83Y110        LUT5 (Prop_lut5_I1_O)        0.124     7.954 r  vga_con/padA/led_on[2]_i_12/O
                         net (fo=1, routed)           0.955     8.909    vga_con/padA/led_on[2]_i_12_n_0
    SLICE_X84Y112        LUT6 (Prop_lut6_I5_O)        0.124     9.033 f  vga_con/padA/led_on[2]_i_2/O
                         net (fo=1, routed)           1.136    10.169    vga_con/puck/led_on_reg[2]_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124    10.293 r  vga_con/puck/led_on[2]_i_1/O
                         net (fo=1, routed)           0.000    10.293    vga_con/puck_n_2
    SLICE_X84Y115        FDRE                                         r  vga_con/led_on_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/h_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 4.021ns (45.899%)  route 4.739ns (54.101%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE                         0.000     0.000 r  vga_con/h_sync_reg/C
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_con/h_sync_reg/Q
                         net (fo=1, routed)           4.739     5.195    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     8.760 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.760    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/v_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.699ns  (logic 4.083ns (46.942%)  route 4.615ns (53.058%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE                         0.000     0.000 r  vga_con/v_sync_reg/C
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_con/v_sync_reg/Q
                         net (fo=1, routed)           4.615     5.133    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.699 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.699    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 downL
                            (input port)
  Destination:            padL/paddle_y_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.951ns  (logic 2.428ns (34.927%)  route 4.523ns (65.073%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  downL (IN)
                         net (fo=0)                   0.000     0.000    downL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  downL_IBUF_inst/O
                         net (fo=10, routed)          4.523     6.011    padL/downL_IBUF
    SLICE_X80Y110        LUT4 (Prop_lut4_I3_O)        0.124     6.135 r  padL/paddle_y0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.135    padL/paddle_y0_carry_i_1_n_0
    SLICE_X80Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.511 r  padL/paddle_y0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.511    padL/paddle_y0_carry_n_0
    SLICE_X80Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.628 r  padL/paddle_y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.628    padL/paddle_y0_carry__0_n_0
    SLICE_X80Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.951 r  padL/paddle_y0_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.951    padL/p_0_in[9]
    SLICE_X80Y112        FDRE                                         r  padL/paddle_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            padL/paddle_velocity_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 1.627ns (23.424%)  route 5.318ns (76.576%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          4.677     6.154    padL/rst_IBUF
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.150     6.304 r  padL/paddle_velocity[8]_i_1/O
                         net (fo=7, routed)           0.640     6.944    padL/paddle_velocity[8]_i_1_n_0
    SLICE_X81Y111        FDSE                                         r  padL/paddle_velocity_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            padL/paddle_velocity_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 1.627ns (23.424%)  route 5.318ns (76.576%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          4.677     6.154    padL/rst_IBUF
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.150     6.304 r  padL/paddle_velocity[8]_i_1/O
                         net (fo=7, routed)           0.640     6.944    padL/paddle_velocity[8]_i_1_n_0
    SLICE_X81Y111        FDSE                                         r  padL/paddle_velocity_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            padL/paddle_velocity_reg[5]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 1.627ns (23.424%)  route 5.318ns (76.576%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          4.677     6.154    padL/rst_IBUF
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.150     6.304 r  padL/paddle_velocity[8]_i_1/O
                         net (fo=7, routed)           0.640     6.944    padL/paddle_velocity[8]_i_1_n_0
    SLICE_X81Y111        FDSE                                         r  padL/paddle_velocity_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            padL/paddle_velocity_reg[6]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 1.627ns (23.424%)  route 5.318ns (76.576%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          4.677     6.154    padL/rst_IBUF
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.150     6.304 r  padL/paddle_velocity[8]_i_1/O
                         net (fo=7, routed)           0.640     6.944    padL/paddle_velocity[8]_i_1_n_0
    SLICE_X81Y111        FDSE                                         r  padL/paddle_velocity_reg[6]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            padL/paddle_velocity_reg[7]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 1.627ns (23.424%)  route 5.318ns (76.576%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          4.677     6.154    padL/rst_IBUF
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.150     6.304 r  padL/paddle_velocity[8]_i_1/O
                         net (fo=7, routed)           0.640     6.944    padL/paddle_velocity[8]_i_1_n_0
    SLICE_X81Y111        FDSE                                         r  padL/paddle_velocity_reg[7]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            padL/paddle_velocity_reg[8]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 1.627ns (23.424%)  route 5.318ns (76.576%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          4.677     6.154    padL/rst_IBUF
    SLICE_X81Y111        LUT2 (Prop_lut2_I1_O)        0.150     6.304 r  padL/paddle_velocity[8]_i_1/O
                         net (fo=7, routed)           0.640     6.944    padL/paddle_velocity[8]_i_1_n_0
    SLICE_X81Y111        FDSE                                         r  padL/paddle_velocity_reg[8]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.122%)  route 0.145ns (43.878%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE                         0.000     0.000 r  vga_con/heightPos_reg[6]/C
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/heightPos_reg[6]/Q
                         net (fo=21, routed)          0.145     0.286    vga_con/heightPos_reg[6]
    SLICE_X83Y116        LUT3 (Prop_lut3_I2_O)        0.045     0.331 r  vga_con/heightPos[7]_i_1/O
                         net (fo=1, routed)           0.000     0.331    vga_con/p_0_in__1[7]
    SLICE_X83Y116        FDRE                                         r  vga_con/heightPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_velocity_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            padL/paddle_velocity_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y111        FDSE                         0.000     0.000 r  padL/paddle_velocity_reg[3]/C
    SLICE_X81Y111        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  padL/paddle_velocity_reg[3]/Q
                         net (fo=2, routed)           0.168     0.309    padL/paddle_velocity[3]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  padL/paddle_velocity[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    padL/paddle_velocity[3]_i_1_n_0
    SLICE_X81Y111        FDSE                                         r  padL/paddle_velocity_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_velocity_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            padL/paddle_velocity_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE                         0.000     0.000 r  padL/paddle_velocity_reg[9]/C
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  padL/paddle_velocity_reg[9]/Q
                         net (fo=2, routed)           0.168     0.309    padL/paddle_velocity[9]
    SLICE_X79Y112        LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  padL/paddle_velocity[9]_i_1/O
                         net (fo=1, routed)           0.000     0.354    padL/paddle_velocity[9]_i_1_n_0
    SLICE_X79Y112        FDRE                                         r  padL/paddle_velocity_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_velocity_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            padL/paddle_velocity_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDSE                         0.000     0.000 r  padL/paddle_velocity_reg[2]/C
    SLICE_X79Y111        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  padL/paddle_velocity_reg[2]/Q
                         net (fo=2, routed)           0.168     0.309    padL/paddle_velocity[2]
    SLICE_X79Y111        LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  padL/paddle_velocity[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    padL/paddle_velocity[2]_i_1_n_0
    SLICE_X79Y111        FDSE                                         r  padL/paddle_velocity_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            padL/paddle_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y110        FDRE                         0.000     0.000 r  padL/paddle_y_reg[0]/C
    SLICE_X80Y110        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  padL/paddle_y_reg[0]/Q
                         net (fo=4, routed)           0.068     0.232    padL/Q[0]
    SLICE_X80Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.361 r  padL/paddle_y0_carry/O[1]
                         net (fo=1, routed)           0.000     0.361    padL/p_0_in[1]
    SLICE_X80Y110        FDRE                                         r  padL/paddle_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.227ns (62.492%)  route 0.136ns (37.507%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE                         0.000     0.000 r  vga_con/heightPos_reg[4]/C
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_con/heightPos_reg[4]/Q
                         net (fo=21, routed)          0.136     0.264    vga_con/heightPos_reg[4]
    SLICE_X82Y116        LUT6 (Prop_lut6_I1_O)        0.099     0.363 r  vga_con/heightPos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.363    vga_con/p_0_in__1[6]
    SLICE_X82Y116        FDRE                                         r  vga_con/heightPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.227ns (61.223%)  route 0.144ns (38.777%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDRE                         0.000     0.000 r  vga_con/widthPos_reg[3]/C
    SLICE_X87Y111        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_con/widthPos_reg[3]/Q
                         net (fo=25, routed)          0.144     0.272    vga_con/widthPos_reg[3]
    SLICE_X87Y111        LUT6 (Prop_lut6_I4_O)        0.099     0.371 r  vga_con/widthPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.371    vga_con/widthPos[5]_i_1_n_0
    SLICE_X87Y111        FDRE                                         r  vga_con/widthPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            padL/paddle_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y110        FDRE                         0.000     0.000 r  padL/paddle_y_reg[2]/C
    SLICE_X80Y110        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  padL/paddle_y_reg[2]/Q
                         net (fo=4, routed)           0.079     0.243    padL/Q[2]
    SLICE_X80Y110        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.372 r  padL/paddle_y0_carry/O[3]
                         net (fo=1, routed)           0.000     0.372    padL/p_0_in[3]
    SLICE_X80Y110        FDRE                                         r  padL/paddle_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            padL/paddle_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y111        FDSE                         0.000     0.000 r  padL/paddle_y_reg[4]/C
    SLICE_X80Y111        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  padL/paddle_y_reg[4]/Q
                         net (fo=4, routed)           0.079     0.243    padL/Q[4]
    SLICE_X80Y111        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.372 r  padL/paddle_y0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.372    padL/p_0_in[5]
    SLICE_X80Y111        FDSE                                         r  padL/paddle_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_y_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            padL/paddle_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y111        FDSE                         0.000     0.000 r  padL/paddle_y_reg[6]/C
    SLICE_X80Y111        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  padL/paddle_y_reg[6]/Q
                         net (fo=4, routed)           0.079     0.243    padL/Q[6]
    SLICE_X80Y111        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.372 r  padL/paddle_y0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.372    padL/p_0_in[7]
    SLICE_X80Y111        FDSE                                         r  padL/paddle_y_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.675ns  (logic 1.477ns (19.239%)  route 6.198ns (80.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          6.198     7.675    clkDiv2/rst_IBUF
    SLICE_X86Y108        FDCE                                         f  clkDiv2/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595     5.017    clkDiv2/CLK
    SLICE_X86Y108        FDCE                                         r  clkDiv2/cnt_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.675ns  (logic 1.477ns (19.239%)  route 6.198ns (80.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          6.198     7.675    clkDiv2/rst_IBUF
    SLICE_X86Y108        FDCE                                         f  clkDiv2/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595     5.017    clkDiv2/CLK
    SLICE_X86Y108        FDCE                                         r  clkDiv2/cnt_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.546ns  (logic 1.477ns (19.568%)  route 6.069ns (80.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          6.069     7.546    clkDiv2/rst_IBUF
    SLICE_X86Y107        FDCE                                         f  clkDiv2/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595     5.017    clkDiv2/CLK
    SLICE_X86Y107        FDCE                                         r  clkDiv2/cnt_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.546ns  (logic 1.477ns (19.568%)  route 6.069ns (80.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          6.069     7.546    clkDiv2/rst_IBUF
    SLICE_X86Y107        FDCE                                         f  clkDiv2/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595     5.017    clkDiv2/CLK
    SLICE_X86Y107        FDCE                                         r  clkDiv2/cnt_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.546ns  (logic 1.477ns (19.568%)  route 6.069ns (80.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          6.069     7.546    clkDiv2/rst_IBUF
    SLICE_X86Y107        FDCE                                         f  clkDiv2/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.595     5.017    clkDiv2/CLK
    SLICE_X86Y107        FDCE                                         r  clkDiv2/cnt_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.268ns  (logic 1.477ns (20.315%)  route 5.792ns (79.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          5.792     7.268    clkDiv2/rst_IBUF
    SLICE_X85Y104        FDCE                                         f  clkDiv2/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594     5.016    clkDiv2/CLK
    SLICE_X85Y104        FDCE                                         r  clkDiv2/cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.268ns  (logic 1.477ns (20.315%)  route 5.792ns (79.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          5.792     7.268    clkDiv2/rst_IBUF
    SLICE_X85Y104        FDCE                                         f  clkDiv2/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594     5.016    clkDiv2/CLK
    SLICE_X85Y104        FDCE                                         r  clkDiv2/cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.255ns  (logic 1.477ns (20.351%)  route 5.779ns (79.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          5.779     7.255    clkDiv2/rst_IBUF
    SLICE_X86Y106        FDCE                                         f  clkDiv2/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.596     5.018    clkDiv2/CLK
    SLICE_X86Y106        FDCE                                         r  clkDiv2/cnt_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.255ns  (logic 1.477ns (20.351%)  route 5.779ns (79.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          5.779     7.255    clkDiv2/rst_IBUF
    SLICE_X86Y106        FDCE                                         f  clkDiv2/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.596     5.018    clkDiv2/CLK
    SLICE_X86Y106        FDCE                                         r  clkDiv2/cnt_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.255ns  (logic 1.477ns (20.351%)  route 5.779ns (79.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=49, routed)          5.779     7.255    clkDiv2/rst_IBUF
    SLICE_X86Y106        FDCE                                         f  clkDiv2/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.596     5.018    clkDiv2/CLK
    SLICE_X86Y106        FDCE                                         r  clkDiv2/cnt_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.289ns (19.528%)  route 1.193ns (80.472%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=49, routed)          1.193     1.437    clkDiv/rst_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.482 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.482    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    clkDiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.292ns (19.690%)  route 1.193ns (80.310%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=49, routed)          1.193     1.437    clkDiv/rst_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.048     1.485 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     1.485    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    clkDiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.447ns  (logic 0.244ns (9.990%)  route 2.202ns (90.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=49, routed)          2.202     2.447    clkDiv2/rst_IBUF
    SLICE_X86Y109        FDCE                                         f  clkDiv2/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    clkDiv2/CLK
    SLICE_X86Y109        FDCE                                         r  clkDiv2/cnt_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.447ns  (logic 0.244ns (9.990%)  route 2.202ns (90.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=49, routed)          2.202     2.447    clkDiv2/rst_IBUF
    SLICE_X86Y109        FDCE                                         f  clkDiv2/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    clkDiv2/CLK
    SLICE_X86Y109        FDCE                                         r  clkDiv2/cnt_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.447ns  (logic 0.244ns (9.990%)  route 2.202ns (90.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=49, routed)          2.202     2.447    clkDiv2/rst_IBUF
    SLICE_X86Y109        FDCE                                         f  clkDiv2/cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.037    clkDiv2/CLK
    SLICE_X86Y109        FDCE                                         r  clkDiv2/cnt_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.510ns  (logic 0.244ns (9.738%)  route 2.266ns (90.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=49, routed)          2.266     2.510    clkDiv2/rst_IBUF
    SLICE_X86Y110        FDCE                                         f  clkDiv2/cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.036    clkDiv2/CLK
    SLICE_X86Y110        FDCE                                         r  clkDiv2/cnt_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.510ns  (logic 0.244ns (9.738%)  route 2.266ns (90.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=49, routed)          2.266     2.510    clkDiv2/rst_IBUF
    SLICE_X86Y110        FDCE                                         f  clkDiv2/cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.036    clkDiv2/CLK
    SLICE_X86Y110        FDCE                                         r  clkDiv2/cnt_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.510ns  (logic 0.244ns (9.738%)  route 2.266ns (90.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=49, routed)          2.266     2.510    clkDiv2/rst_IBUF
    SLICE_X86Y110        FDCE                                         f  clkDiv2/cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.036    clkDiv2/CLK
    SLICE_X86Y110        FDCE                                         r  clkDiv2/cnt_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[32]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.510ns  (logic 0.244ns (9.738%)  route 2.266ns (90.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=49, routed)          2.266     2.510    clkDiv2/rst_IBUF
    SLICE_X86Y110        FDCE                                         f  clkDiv2/cnt_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.036    clkDiv2/CLK
    SLICE_X86Y110        FDCE                                         r  clkDiv2/cnt_reg[32]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.542ns  (logic 0.244ns (9.619%)  route 2.297ns (90.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=49, routed)          2.297     2.542    clkDiv2/rst_IBUF
    SLICE_X86Y103        FDCE                                         f  clkDiv2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.038    clkDiv2/CLK
    SLICE_X86Y103        FDCE                                         r  clkDiv2/cnt_reg[1]/C





