

================================================================
== Vitis HLS Report for 'xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s'
================================================================
* Date:           Tue Jun 24 19:15:23 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   488006|   488006|  4.880 ms|  4.880 ms|  488006|  488006|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148  |xFSobelFilter3x3_Pipeline_Clear_Row_Loop  |      802|      802|   8.020 us|   8.020 us|  802|  802|       no|
        |grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157        |xFSobelFilter3x3_Pipeline_Col_Loop        |      807|      807|   8.070 us|   8.070 us|  807|  807|       no|
        |ref_tmp_xFGradientX3x3_0_4_s_fu_181                  |xFGradientX3x3_0_4_s                      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_xFGradientY3x3_0_4_s_fu_194                      |xFGradientY3x3_0_4_s                      |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop  |   487200|   487200|       812|          -|          -|   600|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    170|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     453|    768|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    279|    -|
|Register         |        -|    -|      74|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     527|   1217|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |ref_tmp_xFGradientX3x3_0_4_s_fu_181                  |xFGradientX3x3_0_4_s                      |        0|   0|    0|   63|    0|
    |grp_xFGradientY3x3_0_4_s_fu_194                      |xFGradientY3x3_0_4_s                      |        0|   0|   39|   77|    0|
    |grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148  |xFSobelFilter3x3_Pipeline_Clear_Row_Loop  |        0|   0|   29|   86|    0|
    |grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157        |xFSobelFilter3x3_Pipeline_Col_Loop        |        0|   0|  385|  542|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                          |        0|   0|  453|  768|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_U    |xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC  |        1|  0|   0|    0|   800|    8|     1|         6400|
    |buf_1_U  |xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC  |        1|  0|   0|    0|   800|    8|     1|         6400|
    |buf_2_U  |xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC  |        1|  0|   0|    0|   800|    8|     1|         6400|
    +---------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                                                  |        3|  0|   0|    0|  2400|   24|     3|        19200|
    +---------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |row_7_fu_378_p2           |         +|   0|  0|  14|          13|           1|
    |row_ind_11_fu_358_p2      |         +|   0|  0|  14|          13|           1|
    |cmp_i_i633_i_fu_352_p2    |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln366_fu_223_p2      |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln370_1_fu_259_p2    |      icmp|   0|  0|  14|          13|           1|
    |icmp_ln370_2_fu_265_p2    |      icmp|   0|  0|  14|          13|           1|
    |icmp_ln370_fu_245_p2      |      icmp|   0|  0|  14|          13|           2|
    |icmp_ln458_fu_364_p2      |      icmp|   0|  0|  14|          13|           2|
    |ap_block_state9           |        or|   0|  0|   2|           1|           1|
    |empty_134_fu_275_p2       |        or|   0|  0|   2|           1|           1|
    |empty_136_fu_306_p2       |        or|   0|  0|   2|           1|           1|
    |empty_138_fu_337_p2       |        or|   0|  0|   2|           1|           1|
    |bottom_1_fu_281_p3        |    select|   0|  0|   2|           1|           2|
    |empty_135_fu_298_p3       |    select|   0|  0|   3|           1|           1|
    |empty_137_fu_329_p3       |    select|   0|  0|   3|           1|           3|
    |mid_1_fu_312_p3           |    select|   0|  0|   2|           1|           2|
    |row_ind_12_fu_370_p3      |    select|   0|  0|  13|           1|           1|
    |select_ln370_1_fu_290_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln370_2_fu_321_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln370_fu_251_p3    |    select|   0|  0|   3|           1|           3|
    |tp_1_fu_343_p3            |    select|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 170|         123|          60|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  53|         10|    1|         10|
    |buf_1_address1              |  14|          3|   10|         30|
    |buf_1_ce0                   |   9|          2|    1|          2|
    |buf_1_ce1                   |  14|          3|    1|          3|
    |buf_1_d1                    |  14|          3|    8|         24|
    |buf_1_we1                   |  14|          3|    1|          3|
    |buf_address1                |  14|          3|   10|         30|
    |buf_ce0                     |   9|          2|    1|          2|
    |buf_ce1                     |  14|          3|    1|          3|
    |buf_d1                      |  14|          3|    8|         24|
    |buf_we1                     |  14|          3|    1|          3|
    |in_sobel_x_i_data_blk_n     |   9|          2|    1|          2|
    |in_sobel_x_i_data_din       |   9|          2|   16|         32|
    |in_sobel_x_i_data_write     |  14|          3|    1|          3|
    |in_sobel_y_i_data_blk_n     |   9|          2|    1|          2|
    |in_sobel_y_i_data_din       |   9|          2|   16|         32|
    |in_sobel_y_i_data_write     |  14|          3|    1|          3|
    |rightRemappedMat_data_read  |  14|          3|    1|          3|
    |row_fu_74                   |   9|          2|   13|         26|
    |row_ind_fu_70               |   9|          2|   13|         26|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 279|         59|  106|        263|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |   9|   0|    9|          0|
    |bottom_1_reg_521                                                  |   2|   0|    2|          0|
    |bottom_fu_86                                                      |   2|   0|    2|          0|
    |cmp_i_i633_i_reg_536                                              |   1|   0|    1|          0|
    |grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157_ap_start_reg        |   1|   0|    1|          0|
    |mid_1_reg_526                                                     |   2|   0|    2|          0|
    |mid_fu_82                                                         |   2|   0|    2|          0|
    |ref_tmp1_reg_546                                                  |  11|   0|   11|          0|
    |ref_tmp_reg_541                                                   |  11|   0|   11|          0|
    |row_fu_74                                                         |  13|   0|   13|          0|
    |row_ind_fu_70                                                     |  13|   0|   13|          0|
    |tp_1_reg_531                                                      |   2|   0|    2|          0|
    |tp_fu_78                                                          |   2|   0|    2|          0|
    |trunc_ln311_reg_516                                               |   2|   0|    2|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             |  74|   0|   74|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false>|  return value|
|rightRemappedMat_data_dout            |   in|    8|     ap_fifo|                                                    rightRemappedMat_data|       pointer|
|rightRemappedMat_data_num_data_valid  |   in|    2|     ap_fifo|                                                    rightRemappedMat_data|       pointer|
|rightRemappedMat_data_fifo_cap        |   in|    2|     ap_fifo|                                                    rightRemappedMat_data|       pointer|
|rightRemappedMat_data_empty_n         |   in|    1|     ap_fifo|                                                    rightRemappedMat_data|       pointer|
|rightRemappedMat_data_read            |  out|    1|     ap_fifo|                                                    rightRemappedMat_data|       pointer|
|in_sobel_x_i_data_din                 |  out|   16|     ap_fifo|                                                        in_sobel_x_i_data|       pointer|
|in_sobel_x_i_data_num_data_valid      |   in|    2|     ap_fifo|                                                        in_sobel_x_i_data|       pointer|
|in_sobel_x_i_data_fifo_cap            |   in|    2|     ap_fifo|                                                        in_sobel_x_i_data|       pointer|
|in_sobel_x_i_data_full_n              |   in|    1|     ap_fifo|                                                        in_sobel_x_i_data|       pointer|
|in_sobel_x_i_data_write               |  out|    1|     ap_fifo|                                                        in_sobel_x_i_data|       pointer|
|in_sobel_y_i_data_din                 |  out|   16|     ap_fifo|                                                        in_sobel_y_i_data|       pointer|
|in_sobel_y_i_data_num_data_valid      |   in|    2|     ap_fifo|                                                        in_sobel_y_i_data|       pointer|
|in_sobel_y_i_data_fifo_cap            |   in|    2|     ap_fifo|                                                        in_sobel_y_i_data|       pointer|
|in_sobel_y_i_data_full_n              |   in|    1|     ap_fifo|                                                        in_sobel_y_i_data|       pointer|
|in_sobel_y_i_data_write               |  out|    1|     ap_fifo|                                                        in_sobel_y_i_data|       pointer|
|img_height                            |   in|   16|     ap_none|                                                               img_height|        scalar|
|img_width                             |   in|   16|     ap_none|                                                                img_width|        scalar|
+--------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%row_ind = alloca i32 1"   --->   Operation 10 'alloca' 'row_ind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 11 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tp = alloca i32 1"   --->   Operation 12 'alloca' 'tp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mid = alloca i32 1"   --->   Operation 13 'alloca' 'mid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bottom = alloca i32 1"   --->   Operation 14 'alloca' 'bottom' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 15 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height"   --->   Operation 16 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src_buf1_loc = alloca i64 1"   --->   Operation 17 'alloca' 'src_buf1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_buf1_1_loc = alloca i64 1"   --->   Operation 18 'alloca' 'src_buf1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src_buf3_loc = alloca i64 1"   --->   Operation 19 'alloca' 'src_buf3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_buf2_loc = alloca i64 1"   --->   Operation 20 'alloca' 'src_buf2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%src_buf3_1_loc = alloca i64 1"   --->   Operation 21 'alloca' 'src_buf3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%buf = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:339]   --->   Operation 22 'alloca' 'buf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%buf_1 = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:339]   --->   Operation 23 'alloca' 'buf_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%buf_2 = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:339]   --->   Operation 24 'alloca' 'buf_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln366 = store i13 1, i13 %row" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 25 'store' 'store_ln366' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln366 = store i13 2, i13 %row_ind" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 26 'store' 'store_ln366' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (5.33ns)   --->   "%call_ln0 = call void @xFSobelFilter3x3_Pipeline_Clear_Row_Loop, i16 %img_width_read, i8 %buf_1, i8 %buf, i8 %rightRemappedMat_data"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @xFSobelFilter3x3_Pipeline_Clear_Row_Loop, i16 %img_width_read, i8 %buf_1, i8 %buf, i8 %rightRemappedMat_data"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rightRemappedMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_x_i_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_y_i_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln347 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_2, i64 666, i64 25, i64 18446744073709551615" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:347]   --->   Operation 33 'specmemcore' 'specmemcore_ln347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln347 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_1, i64 666, i64 25, i64 18446744073709551615" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:347]   --->   Operation 34 'specmemcore' 'specmemcore_ln347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln347 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf, i64 666, i64 25, i64 18446744073709551615" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:347]   --->   Operation 35 'specmemcore' 'specmemcore_ln347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_132 = wait i32 @_ssdm_op_Wait"   --->   Operation 36 'wait' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln366 = br void %for.body57" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 37 'br' 'br_ln366' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.33>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%row_6 = load i13 %row" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 38 'load' 'row_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln366 = zext i13 %row_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 39 'zext' 'zext_ln366' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (2.07ns)   --->   "%icmp_ln366 = icmp_ugt  i16 %zext_ln366, i16 %img_height_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 40 'icmp' 'icmp_ln366' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln366 = br i1 %icmp_ln366, void %for.body57.split, void %for.end336.loopexit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 41 'br' 'br_ln366' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%row_ind_load = load i13 %row_ind" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:311]   --->   Operation 42 'load' 'row_ind_load' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tp_load = load i2 %tp" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 43 'load' 'tp_load' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%mid_load = load i2 %mid" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 44 'load' 'mid_load' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%bottom_load = load i2 %bottom" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 45 'load' 'bottom_load' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln311 = trunc i13 %row_ind_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:311]   --->   Operation 46 'trunc' 'trunc_ln311' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.67ns)   --->   "%icmp_ln370 = icmp_eq  i13 %row_ind_load, i13 2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 47 'icmp' 'icmp_ln370' <Predicate = (!icmp_ln366)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node bottom_1)   --->   "%select_ln370 = select i1 %icmp_ln370, i2 2, i2 %bottom_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 48 'select' 'select_ln370' <Predicate = (!icmp_ln366)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.67ns)   --->   "%icmp_ln370_1 = icmp_eq  i13 %row_ind_load, i13 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 49 'icmp' 'icmp_ln370_1' <Predicate = (!icmp_ln366)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.67ns)   --->   "%icmp_ln370_2 = icmp_eq  i13 %row_ind_load, i13 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 50 'icmp' 'icmp_ln370_2' <Predicate = (!icmp_ln366)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node bottom_1)   --->   "%empty_133 = zext i1 %icmp_ln370_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 51 'zext' 'empty_133' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node bottom_1)   --->   "%empty_134 = or i1 %icmp_ln370_2, i1 %icmp_ln370_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 52 'or' 'empty_134' <Predicate = (!icmp_ln366)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.99ns) (out node of the LUT)   --->   "%bottom_1 = select i1 %empty_134, i2 %empty_133, i2 %select_ln370" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 53 'select' 'bottom_1' <Predicate = (!icmp_ln366)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node mid_1)   --->   "%select_ln370_1 = select i1 %icmp_ln370, i2 1, i2 %mid_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 54 'select' 'select_ln370_1' <Predicate = (!icmp_ln366)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node mid_1)   --->   "%empty_135 = select i1 %icmp_ln370_2, i2 0, i2 2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 55 'select' 'empty_135' <Predicate = (!icmp_ln366)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node mid_1)   --->   "%empty_136 = or i1 %icmp_ln370_2, i1 %icmp_ln370_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 56 'or' 'empty_136' <Predicate = (!icmp_ln366)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.99ns) (out node of the LUT)   --->   "%mid_1 = select i1 %empty_136, i2 %empty_135, i2 %select_ln370_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 57 'select' 'mid_1' <Predicate = (!icmp_ln366)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tp_1)   --->   "%select_ln370_2 = select i1 %icmp_ln370, i2 0, i2 %tp_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 58 'select' 'select_ln370_2' <Predicate = (!icmp_ln366)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tp_1)   --->   "%empty_137 = select i1 %icmp_ln370_2, i2 2, i2 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 59 'select' 'empty_137' <Predicate = (!icmp_ln366)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tp_1)   --->   "%empty_138 = or i1 %icmp_ln370_2, i1 %icmp_ln370_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 60 'or' 'empty_138' <Predicate = (!icmp_ln366)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.99ns) (out node of the LUT)   --->   "%tp_1 = select i1 %empty_138, i2 %empty_137, i2 %select_ln370_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 61 'select' 'tp_1' <Predicate = (!icmp_ln366)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (2.07ns)   --->   "%cmp_i_i633_i = icmp_ult  i16 %zext_ln366, i16 %img_height_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 62 'icmp' 'cmp_i_i633_i' <Predicate = (!icmp_ln366)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_139 = wait i32 @_ssdm_op_Wait"   --->   Operation 63 'wait' 'empty_139' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (3.66ns)   --->   "%call_ln370 = call void @xFSobelFilter3x3_Pipeline_Col_Loop, i16 %img_width_read, i8 %buf, i8 %buf_1, i8 %buf_2, i2 %tp_1, i2 %mid_1, i2 %bottom_1, i8 %rightRemappedMat_data, i2 %trunc_ln311, i1 %cmp_i_i633_i, i16 %in_sobel_x_i_data, i16 %in_sobel_y_i_data, i8 %src_buf3_1_loc, i8 %src_buf2_loc, i8 %src_buf3_loc, i8 %src_buf1_1_loc, i8 %src_buf1_loc" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 64 'call' 'call_ln370' <Predicate = (!icmp_ln366)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 65 [1/1] (1.67ns)   --->   "%row_ind_11 = add i13 %row_ind_load, i13 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:457]   --->   Operation 65 'add' 'row_ind_11' <Predicate = (!icmp_ln366)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.67ns)   --->   "%icmp_ln458 = icmp_eq  i13 %row_ind_11, i13 3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:458]   --->   Operation 66 'icmp' 'icmp_ln458' <Predicate = (!icmp_ln366)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.69ns)   --->   "%row_ind_12 = select i1 %icmp_ln458, i13 0, i13 %row_ind_11" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:458]   --->   Operation 67 'select' 'row_ind_12' <Predicate = (!icmp_ln366)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.67ns)   --->   "%row_7 = add i13 %row_6, i13 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 68 'add' 'row_7' <Predicate = (!icmp_ln366)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln366 = store i2 %bottom_1, i2 %bottom" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 69 'store' 'store_ln366' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln366 = store i2 %mid_1, i2 %mid" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 70 'store' 'store_ln366' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln366 = store i2 %tp_1, i2 %tp" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 71 'store' 'store_ln366' <Predicate = (!icmp_ln366)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln366 = store i13 %row_7, i13 %row" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 72 'store' 'store_ln366' <Predicate = (!icmp_ln366)> <Delay = 1.58>
ST_5 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln366 = store i13 %row_ind_12, i13 %row_ind" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 73 'store' 'store_ln366' <Predicate = (!icmp_ln366)> <Delay = 1.58>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln462 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:462]   --->   Operation 74 'ret' 'ret_ln462' <Predicate = (icmp_ln366)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln370 = call void @xFSobelFilter3x3_Pipeline_Col_Loop, i16 %img_width_read, i8 %buf, i8 %buf_1, i8 %buf_2, i2 %tp_1, i2 %mid_1, i2 %bottom_1, i8 %rightRemappedMat_data, i2 %trunc_ln311, i1 %cmp_i_i633_i, i16 %in_sobel_x_i_data, i16 %in_sobel_y_i_data, i8 %src_buf3_1_loc, i8 %src_buf2_loc, i8 %src_buf3_loc, i8 %src_buf1_1_loc, i8 %src_buf1_loc" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:370]   --->   Operation 75 'call' 'call_ln370' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.67>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%src_buf3_1_loc_load = load i8 %src_buf3_1_loc"   --->   Operation 76 'load' 'src_buf3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%src_buf2_loc_load = load i8 %src_buf2_loc"   --->   Operation 77 'load' 'src_buf2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%src_buf3_loc_load = load i8 %src_buf3_loc"   --->   Operation 78 'load' 'src_buf3_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%src_buf1_1_loc_load = load i8 %src_buf1_1_loc"   --->   Operation 79 'load' 'src_buf1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%src_buf1_loc_load = load i8 %src_buf1_loc"   --->   Operation 80 'load' 'src_buf1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_140 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (5.67ns)   --->   "%ref_tmp = call i11 @xFGradientX3x3<0, 4>, i8 %src_buf1_loc_load, i8 0, i8 %src_buf2_loc_load, i8 0, i8 %src_buf3_1_loc_load, i8 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:433]   --->   Operation 82 'call' 'ref_tmp' <Predicate = true> <Delay = 5.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 83 [2/2] (3.73ns)   --->   "%ref_tmp1 = call i11 @xFGradientY3x3<0, 4>, i8 %src_buf1_loc_load, i8 %src_buf1_1_loc_load, i8 0, i8 %src_buf3_1_loc_load, i8 %src_buf3_loc_load, i8 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:438]   --->   Operation 83 'call' 'ref_tmp1' <Predicate = true> <Delay = 3.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.75>
ST_8 : Operation 84 [1/2] (3.75ns)   --->   "%ref_tmp1 = call i11 @xFGradientY3x3<0, 4>, i8 %src_buf1_loc_load, i8 %src_buf1_1_loc_load, i8 0, i8 %src_buf3_1_loc_load, i8 %src_buf3_loc_load, i8 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:438]   --->   Operation 84 'call' 'ref_tmp1' <Predicate = true> <Delay = 3.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.63>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln368 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:368]   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln368' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 86 'specloopname' 'specloopname_ln366' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln438 = sext i11 %ref_tmp" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:438]   --->   Operation 87 'sext' 'sext_ln438' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln553 = sext i11 %ref_tmp1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:449]   --->   Operation 88 'sext' 'sext_ln553' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_sobel_x_i_data, i16 %sext_ln438" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:449]   --->   Operation 89 'write' 'write_ln553' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 90 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_sobel_y_i_data, i16 %sext_ln553" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:450]   --->   Operation 90 'write' 'write_ln553' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln366 = br void %for.body57" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:366]   --->   Operation 91 'br' 'br_ln366' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rightRemappedMat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_sobel_x_i_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_sobel_y_i_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_ind                 (alloca           ) [ 0111111111]
row                     (alloca           ) [ 0111111111]
tp                      (alloca           ) [ 0011111111]
mid                     (alloca           ) [ 0011111111]
bottom                  (alloca           ) [ 0011111111]
img_width_read          (read             ) [ 0011111111]
img_height_read         (read             ) [ 0011111111]
src_buf1_loc            (alloca           ) [ 0011111111]
src_buf1_1_loc          (alloca           ) [ 0011111111]
src_buf3_loc            (alloca           ) [ 0011111111]
src_buf2_loc            (alloca           ) [ 0011111111]
src_buf3_1_loc          (alloca           ) [ 0011111111]
buf                     (alloca           ) [ 0011111111]
buf_1                   (alloca           ) [ 0011111111]
buf_2                   (alloca           ) [ 0011111111]
store_ln366             (store            ) [ 0000000000]
store_ln366             (store            ) [ 0000000000]
empty                   (wait             ) [ 0000000000]
call_ln0                (call             ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specmemcore_ln347       (specmemcore      ) [ 0000000000]
specmemcore_ln347       (specmemcore      ) [ 0000000000]
specmemcore_ln347       (specmemcore      ) [ 0000000000]
empty_132               (wait             ) [ 0000000000]
br_ln366                (br               ) [ 0000000000]
row_6                   (load             ) [ 0000000000]
zext_ln366              (zext             ) [ 0000000000]
icmp_ln366              (icmp             ) [ 0000011111]
br_ln366                (br               ) [ 0000000000]
row_ind_load            (load             ) [ 0000000000]
tp_load                 (load             ) [ 0000000000]
mid_load                (load             ) [ 0000000000]
bottom_load             (load             ) [ 0000000000]
trunc_ln311             (trunc            ) [ 0000001000]
icmp_ln370              (icmp             ) [ 0000000000]
select_ln370            (select           ) [ 0000000000]
icmp_ln370_1            (icmp             ) [ 0000000000]
icmp_ln370_2            (icmp             ) [ 0000000000]
empty_133               (zext             ) [ 0000000000]
empty_134               (or               ) [ 0000000000]
bottom_1                (select           ) [ 0000001000]
select_ln370_1          (select           ) [ 0000000000]
empty_135               (select           ) [ 0000000000]
empty_136               (or               ) [ 0000000000]
mid_1                   (select           ) [ 0000001000]
select_ln370_2          (select           ) [ 0000000000]
empty_137               (select           ) [ 0000000000]
empty_138               (or               ) [ 0000000000]
tp_1                    (select           ) [ 0000001000]
cmp_i_i633_i            (icmp             ) [ 0000001000]
empty_139               (wait             ) [ 0000000000]
row_ind_11              (add              ) [ 0000000000]
icmp_ln458              (icmp             ) [ 0000000000]
row_ind_12              (select           ) [ 0000000000]
row_7                   (add              ) [ 0000000000]
store_ln366             (store            ) [ 0000000000]
store_ln366             (store            ) [ 0000000000]
store_ln366             (store            ) [ 0000000000]
store_ln366             (store            ) [ 0000000000]
store_ln366             (store            ) [ 0000000000]
ret_ln462               (ret              ) [ 0000000000]
call_ln370              (call             ) [ 0000000000]
src_buf3_1_loc_load     (load             ) [ 0000000000]
src_buf2_loc_load       (load             ) [ 0000000000]
src_buf3_loc_load       (load             ) [ 0000000000]
src_buf1_1_loc_load     (load             ) [ 0000000000]
src_buf1_loc_load       (load             ) [ 0000000000]
empty_140               (wait             ) [ 0000000000]
ref_tmp                 (call             ) [ 0000000011]
ref_tmp1                (call             ) [ 0000000001]
speclooptripcount_ln368 (speclooptripcount) [ 0000000000]
specloopname_ln366      (specloopname     ) [ 0000000000]
sext_ln438              (sext             ) [ 0000000000]
sext_ln553              (sext             ) [ 0000000000]
write_ln553             (write            ) [ 0000000000]
write_ln553             (write            ) [ 0000000000]
br_ln366                (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rightRemappedMat_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rightRemappedMat_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_sobel_x_i_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sobel_x_i_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_sobel_y_i_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sobel_y_i_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFSobelFilter3x3_Pipeline_Clear_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFSobelFilter3x3_Pipeline_Col_Loop"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFGradientX3x3<0, 4>"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFGradientY3x3<0, 4>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="row_ind_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="row_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tp/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mid_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mid/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="bottom_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bottom/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="src_buf1_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf1_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="src_buf1_1_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf1_1_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="src_buf3_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf3_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="src_buf2_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf2_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="src_buf3_1_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf3_1_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buf_1_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_2_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="img_width_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="img_height_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln553_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="11" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln553/9 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln553_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="11" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln553/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="1"/>
<pin id="151" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="4" bw="8" slack="0"/>
<pin id="154" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="4"/>
<pin id="160" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="5" bw="2" slack="0"/>
<pin id="164" dir="0" index="6" bw="2" slack="0"/>
<pin id="165" dir="0" index="7" bw="2" slack="0"/>
<pin id="166" dir="0" index="8" bw="8" slack="0"/>
<pin id="167" dir="0" index="9" bw="2" slack="0"/>
<pin id="168" dir="0" index="10" bw="1" slack="0"/>
<pin id="169" dir="0" index="11" bw="16" slack="0"/>
<pin id="170" dir="0" index="12" bw="16" slack="0"/>
<pin id="171" dir="0" index="13" bw="8" slack="4"/>
<pin id="172" dir="0" index="14" bw="8" slack="4"/>
<pin id="173" dir="0" index="15" bw="8" slack="4"/>
<pin id="174" dir="0" index="16" bw="8" slack="4"/>
<pin id="175" dir="0" index="17" bw="8" slack="4"/>
<pin id="176" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln370/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="ref_tmp_xFGradientX3x3_0_4_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="0" index="3" bw="8" slack="0"/>
<pin id="186" dir="0" index="4" bw="1" slack="0"/>
<pin id="187" dir="0" index="5" bw="8" slack="0"/>
<pin id="188" dir="0" index="6" bw="1" slack="0"/>
<pin id="189" dir="1" index="7" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ref_tmp/7 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_xFGradientY3x3_0_4_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="0" index="3" bw="1" slack="0"/>
<pin id="199" dir="0" index="4" bw="8" slack="0"/>
<pin id="200" dir="0" index="5" bw="8" slack="0"/>
<pin id="201" dir="0" index="6" bw="1" slack="0"/>
<pin id="202" dir="1" index="7" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ref_tmp1/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln366_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="13" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln366/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln366_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="13" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln366/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="row_6_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="13" slack="4"/>
<pin id="218" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_6/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln366_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="13" slack="0"/>
<pin id="221" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln366/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln366_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="4"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln366/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="row_ind_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="4"/>
<pin id="230" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_load/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tp_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="4"/>
<pin id="233" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tp_load/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mid_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="4"/>
<pin id="236" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mid_load/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bottom_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="4"/>
<pin id="239" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bottom_load/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln311_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="13" slack="0"/>
<pin id="242" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln311/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln370_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="13" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln370/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln370_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="0" index="2" bw="2" slack="0"/>
<pin id="255" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln370/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln370_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="13" slack="0"/>
<pin id="261" dir="0" index="1" bw="13" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln370_1/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln370_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="13" slack="0"/>
<pin id="267" dir="0" index="1" bw="13" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln370_2/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="empty_133_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_133/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="empty_134_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_134/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="bottom_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="2" slack="0"/>
<pin id="284" dir="0" index="2" bw="2" slack="0"/>
<pin id="285" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bottom_1/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln370_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="2" slack="0"/>
<pin id="293" dir="0" index="2" bw="2" slack="0"/>
<pin id="294" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln370_1/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="empty_135_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="2" slack="0"/>
<pin id="301" dir="0" index="2" bw="2" slack="0"/>
<pin id="302" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_135/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="empty_136_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_136/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mid_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="0"/>
<pin id="315" dir="0" index="2" bw="2" slack="0"/>
<pin id="316" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mid_1/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln370_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="2" slack="0"/>
<pin id="324" dir="0" index="2" bw="2" slack="0"/>
<pin id="325" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln370_2/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="empty_137_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="0" index="2" bw="2" slack="0"/>
<pin id="333" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_137/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="empty_138_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_138/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tp_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="0" index="2" bw="2" slack="0"/>
<pin id="347" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tp_1/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="cmp_i_i633_i_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="4"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i633_i/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="row_ind_11_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="13" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_ind_11/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln458_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="13" slack="0"/>
<pin id="366" dir="0" index="1" bw="13" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln458/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="row_ind_12_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="13" slack="0"/>
<pin id="373" dir="0" index="2" bw="13" slack="0"/>
<pin id="374" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_ind_12/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="row_7_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="13" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_7/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln366_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="2" slack="4"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln366/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln366_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="2" slack="4"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln366/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln366_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="4"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln366/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln366_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="0"/>
<pin id="401" dir="0" index="1" bw="13" slack="4"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln366/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln366_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="13" slack="0"/>
<pin id="406" dir="0" index="1" bw="13" slack="4"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln366/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="src_buf3_1_loc_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="6"/>
<pin id="411" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf3_1_loc_load/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="src_buf2_loc_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="6"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf2_loc_load/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="src_buf3_loc_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="6"/>
<pin id="420" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf3_loc_load/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="src_buf1_1_loc_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="6"/>
<pin id="424" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf1_1_loc_load/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="src_buf1_loc_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="6"/>
<pin id="428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf1_loc_load/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln438_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="11" slack="2"/>
<pin id="433" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln438/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sext_ln553_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="11" slack="1"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln553/9 "/>
</bind>
</comp>

<comp id="439" class="1005" name="row_ind_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="0"/>
<pin id="441" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind "/>
</bind>
</comp>

<comp id="446" class="1005" name="row_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="13" slack="0"/>
<pin id="448" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="453" class="1005" name="tp_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="4"/>
<pin id="455" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tp "/>
</bind>
</comp>

<comp id="459" class="1005" name="mid_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="4"/>
<pin id="461" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="mid "/>
</bind>
</comp>

<comp id="465" class="1005" name="bottom_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="4"/>
<pin id="467" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="bottom "/>
</bind>
</comp>

<comp id="471" class="1005" name="img_width_read_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="1"/>
<pin id="473" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="477" class="1005" name="img_height_read_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="4"/>
<pin id="479" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="src_buf1_loc_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="4"/>
<pin id="485" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_buf1_loc "/>
</bind>
</comp>

<comp id="489" class="1005" name="src_buf1_1_loc_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="4"/>
<pin id="491" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_buf1_1_loc "/>
</bind>
</comp>

<comp id="495" class="1005" name="src_buf3_loc_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="4"/>
<pin id="497" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_buf3_loc "/>
</bind>
</comp>

<comp id="501" class="1005" name="src_buf2_loc_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="4"/>
<pin id="503" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_buf2_loc "/>
</bind>
</comp>

<comp id="507" class="1005" name="src_buf3_1_loc_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="4"/>
<pin id="509" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_buf3_1_loc "/>
</bind>
</comp>

<comp id="516" class="1005" name="trunc_ln311_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="1"/>
<pin id="518" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln311 "/>
</bind>
</comp>

<comp id="521" class="1005" name="bottom_1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="1"/>
<pin id="523" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="bottom_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="mid_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="1"/>
<pin id="528" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mid_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="tp_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="1"/>
<pin id="533" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tp_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="cmp_i_i633_i_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i633_i "/>
</bind>
</comp>

<comp id="541" class="1005" name="ref_tmp_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="2"/>
<pin id="543" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="ref_tmp "/>
</bind>
</comp>

<comp id="546" class="1005" name="ref_tmp1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="1"/>
<pin id="548" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ref_tmp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="68" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="157" pin=8"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="157" pin=11"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="157" pin=12"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="181" pin=4"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="181" pin=6"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="194" pin=6"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="243"><net_src comp="228" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="157" pin=9"/></net>

<net id="249"><net_src comp="228" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="237" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="228" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="228" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="265" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="259" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="271" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="251" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="157" pin=7"/></net>

<net id="295"><net_src comp="245" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="234" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="265" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="265" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="259" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="298" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="290" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="312" pin="3"/><net_sink comp="157" pin=6"/></net>

<net id="326"><net_src comp="245" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="48" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="231" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="334"><net_src comp="265" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="265" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="259" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="329" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="321" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="351"><net_src comp="343" pin="3"/><net_sink comp="157" pin=5"/></net>

<net id="356"><net_src comp="219" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="352" pin="2"/><net_sink comp="157" pin=10"/></net>

<net id="362"><net_src comp="228" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="16" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="358" pin="2"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="216" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="16" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="281" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="312" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="343" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="378" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="370" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="409" pin="1"/><net_sink comp="181" pin=5"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="181" pin=3"/></net>

<net id="421"><net_src comp="418" pin="1"/><net_sink comp="194" pin=5"/></net>

<net id="425"><net_src comp="422" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="434"><net_src comp="431" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="442"><net_src comp="70" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="449"><net_src comp="74" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="456"><net_src comp="78" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="462"><net_src comp="82" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="468"><net_src comp="86" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="474"><net_src comp="122" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="480"><net_src comp="128" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="486"><net_src comp="90" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="157" pin=17"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="492"><net_src comp="94" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="157" pin=16"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="498"><net_src comp="98" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="157" pin=15"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="504"><net_src comp="102" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="157" pin=14"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="510"><net_src comp="106" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="157" pin=13"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="519"><net_src comp="240" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="157" pin=9"/></net>

<net id="524"><net_src comp="281" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="157" pin=7"/></net>

<net id="529"><net_src comp="312" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="157" pin=6"/></net>

<net id="534"><net_src comp="343" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="157" pin=5"/></net>

<net id="539"><net_src comp="352" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="157" pin=10"/></net>

<net id="544"><net_src comp="181" pin="7"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="549"><net_src comp="194" pin="7"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="435" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rightRemappedMat_data | {}
	Port: in_sobel_x_i_data | {5 6 9 }
	Port: in_sobel_y_i_data | {5 6 9 }
 - Input state : 
	Port: xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> : rightRemappedMat_data | {2 3 5 6 }
	Port: xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> : in_sobel_x_i_data | {}
	Port: xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> : in_sobel_y_i_data | {}
	Port: xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> : img_height | {1 }
	Port: xFSobelFilter3x3<0, 3, 600, 800, 1, 0, 4, 1, 2, 2, 2, 1, 6, 800, false> : img_width | {1 }
  - Chain level:
	State 1
		store_ln366 : 1
		store_ln366 : 1
	State 2
	State 3
	State 4
	State 5
		zext_ln366 : 1
		icmp_ln366 : 2
		br_ln366 : 3
		trunc_ln311 : 1
		icmp_ln370 : 1
		select_ln370 : 2
		icmp_ln370_1 : 1
		icmp_ln370_2 : 1
		empty_133 : 2
		empty_134 : 2
		bottom_1 : 2
		select_ln370_1 : 2
		empty_135 : 2
		empty_136 : 2
		mid_1 : 2
		select_ln370_2 : 2
		empty_137 : 2
		empty_138 : 2
		tp_1 : 2
		cmp_i_i633_i : 2
		call_ln370 : 3
		row_ind_11 : 1
		icmp_ln458 : 2
		row_ind_12 : 3
		row_7 : 1
		store_ln366 : 3
		store_ln366 : 3
		store_ln366 : 3
		store_ln366 : 2
		store_ln366 : 4
	State 6
	State 7
		ref_tmp : 1
		ref_tmp1 : 1
	State 8
	State 9
		write_ln553 : 1
		write_ln553 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          | grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148 |    0    |    77   |    37   |
|   call   |    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157    |  17.468 |   225   |   322   |
|          |         ref_tmp_xFGradientX3x3_0_4_s_fu_181         |    0    |    0    |    65   |
|          |           grp_xFGradientY3x3_0_4_s_fu_194           |    0    |    27   |    65   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  icmp_ln366_fu_223                  |    0    |    0    |    23   |
|          |                  icmp_ln370_fu_245                  |    0    |    0    |    14   |
|   icmp   |                 icmp_ln370_1_fu_259                 |    0    |    0    |    14   |
|          |                 icmp_ln370_2_fu_265                 |    0    |    0    |    14   |
|          |                 cmp_i_i633_i_fu_352                 |    0    |    0    |    23   |
|          |                  icmp_ln458_fu_364                  |    0    |    0    |    14   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                 select_ln370_fu_251                 |    0    |    0    |    2    |
|          |                   bottom_1_fu_281                   |    0    |    0    |    2    |
|          |                select_ln370_1_fu_290                |    0    |    0    |    2    |
|          |                   empty_135_fu_298                  |    0    |    0    |    2    |
|  select  |                     mid_1_fu_312                    |    0    |    0    |    2    |
|          |                select_ln370_2_fu_321                |    0    |    0    |    2    |
|          |                   empty_137_fu_329                  |    0    |    0    |    2    |
|          |                     tp_1_fu_343                     |    0    |    0    |    2    |
|          |                  row_ind_12_fu_370                  |    0    |    0    |    13   |
|----------|-----------------------------------------------------|---------|---------|---------|
|    add   |                  row_ind_11_fu_358                  |    0    |    0    |    14   |
|          |                     row_7_fu_378                    |    0    |    0    |    14   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                   empty_134_fu_275                  |    0    |    0    |    2    |
|    or    |                   empty_136_fu_306                  |    0    |    0    |    2    |
|          |                   empty_138_fu_337                  |    0    |    0    |    2    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   read   |              img_width_read_read_fu_122             |    0    |    0    |    0    |
|          |             img_height_read_read_fu_128             |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   write  |               write_ln553_write_fu_134              |    0    |    0    |    0    |
|          |               write_ln553_write_fu_141              |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   zext   |                  zext_ln366_fu_219                  |    0    |    0    |    0    |
|          |                   empty_133_fu_271                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   trunc  |                  trunc_ln311_fu_240                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   sext   |                  sext_ln438_fu_431                  |    0    |    0    |    0    |
|          |                  sext_ln553_fu_435                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   Total  |                                                     |  17.468 |   329   |   654   |
|----------|-----------------------------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
| buf |    1   |    0   |    0   |
|buf_1|    1   |    0   |    0   |
|buf_2|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    3   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    bottom_1_reg_521   |    2   |
|     bottom_reg_465    |    2   |
|  cmp_i_i633_i_reg_536 |    1   |
|img_height_read_reg_477|   16   |
| img_width_read_reg_471|   16   |
|     mid_1_reg_526     |    2   |
|      mid_reg_459      |    2   |
|    ref_tmp1_reg_546   |   11   |
|    ref_tmp_reg_541    |   11   |
|    row_ind_reg_439    |   13   |
|      row_reg_446      |   13   |
| src_buf1_1_loc_reg_489|    8   |
|  src_buf1_loc_reg_483 |    8   |
|  src_buf2_loc_reg_501 |    8   |
| src_buf3_1_loc_reg_507|    8   |
|  src_buf3_loc_reg_495 |    8   |
|      tp_1_reg_531     |    2   |
|       tp_reg_453      |    2   |
|  trunc_ln311_reg_516  |    2   |
+-----------------------+--------+
|         Total         |   135  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
| grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157 |  p5  |   2  |   2  |    4   ||    9    |
| grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157 |  p6  |   2  |   2  |    4   ||    9    |
| grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157 |  p7  |   2  |   2  |    4   ||    9    |
| grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157 |  p9  |   2  |   2  |    4   ||    9    |
| grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157 |  p10 |   2  |   1  |    2   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   18   ||   7.94  ||    45   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   17   |   329  |   654  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   135  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   25   |   464  |   699  |
+-----------+--------+--------+--------+--------+
