

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 11:25:37 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Row_unroll
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.668 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      119|      119| 4.760 us | 4.760 us |  119|  119|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |      118|      118|        59|          -|          -|     2|    no    |
        | + Col_Loop           |       28|       28|        14|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        | + Col_Loop           |       28|       28|        14|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 3 
5 --> 6 4 
6 --> 5 
7 --> 8 2 
8 --> 9 7 
9 --> 10 8 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %f, %Row_Loop_end ]"   --->   Operation 15 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp eq i2 %f_0, -2" [pooling.cpp:10]   --->   Operation 16 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.00ns)   --->   "%f = add i2 %f_0, 1" [pooling.cpp:10]   --->   Operation 18 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %8, label %Row_Loop_begin" [pooling.cpp:10]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [pooling.cpp:11]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i2 %f_0 to i6" [pooling.cpp:14]   --->   Operation 21 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i2 %f_0 to i4" [pooling.cpp:14]   --->   Operation 22 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [pooling.cpp:14]   --->   Operation 23 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.18ns)   --->   "br label %2" [pooling.cpp:16]   --->   Operation 24 'br' <Predicate = (!icmp_ln10)> <Delay = 1.18>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 25 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.18>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%c_0_0 = phi i2 [ 0, %Row_Loop_begin ], [ %add_ln16, %Col_Loop_end ]" [pooling.cpp:16]   --->   Operation 26 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp eq i2 %c_0_0, -2" [pooling.cpp:16]   --->   Operation 27 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 28 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.00ns)   --->   "%add_ln16 = add i2 %c_0_0, 1" [pooling.cpp:16]   --->   Operation 29 'add' 'add_ln16' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop, label %Col_Loop_begin" [pooling.cpp:16]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pooling.cpp:17]   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pooling.cpp:17]   --->   Operation 32 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i2 %c_0_0, 1" [pooling.cpp:26]   --->   Operation 33 'shl' 'shl_ln26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.18ns)   --->   "br label %3" [pooling.cpp:20]   --->   Operation 34 'br' <Predicate = (!icmp_ln16)> <Delay = 1.18>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp) nounwind" [pooling.cpp:37]   --->   Operation 35 'specregionend' 'empty_4' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [pooling.cpp:14]   --->   Operation 36 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.18ns)   --->   "br label %5" [pooling.cpp:16]   --->   Operation 37 'br' <Predicate = (icmp_ln16)> <Delay = 1.18>

State 4 <SV = 3> <Delay = 2.60>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%max_0_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1_0, %Pool_Row_Loop_end ]" [pooling.cpp:28]   --->   Operation 38 'phi' 'max_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%mpr_0_0 = phi i2 [ 0, %Col_Loop_begin ], [ %add_ln20, %Pool_Row_Loop_end ]" [pooling.cpp:20]   --->   Operation 39 'phi' 'mpr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0_0, -2" [pooling.cpp:20]   --->   Operation 40 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 41 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.00ns)   --->   "%add_ln20 = add i2 %mpr_0_0, 1" [pooling.cpp:20]   --->   Operation 42 'add' 'add_ln20' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop_begin" [pooling.cpp:20]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pooling.cpp:21]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pooling.cpp:21]   --->   Operation 45 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.18ns)   --->   "br label %4" [pooling.cpp:23]   --->   Operation 46 'br' <Predicate = (!icmp_ln20)> <Delay = 1.18>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_11 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %c_0_0, i1 false)" [pooling.cpp:35]   --->   Operation 47 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %tmp_11 to i4" [pooling.cpp:35]   --->   Operation 48 'zext' 'zext_ln35' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.18ns)   --->   "%add_ln35 = add i4 %zext_ln14_1, %zext_ln35" [pooling.cpp:35]   --->   Operation 49 'add' 'add_ln35' <Predicate = (icmp_ln20)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %add_ln35 to i64" [pooling.cpp:35]   --->   Operation 50 'zext' 'zext_ln35_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_1" [pooling.cpp:35]   --->   Operation 51 'getelementptr' 'max_pool_1_out_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.42ns)   --->   "store float %max_0_0, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 52 'store' <Predicate = (icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_3) nounwind" [pooling.cpp:36]   --->   Operation 53 'specregionend' 'empty_6' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %2" [pooling.cpp:16]   --->   Operation 54 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.03>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%max_1_0 = phi float [ %max_0_0, %Pool_Row_Loop_begin ], [ %select_ln28, %._crit_edge.0 ]" [pooling.cpp:28]   --->   Operation 55 'phi' 'max_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%mpc_0_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %add_ln23, %._crit_edge.0 ]" [pooling.cpp:23]   --->   Operation 56 'phi' 'mpc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.61ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0_0, -2" [pooling.cpp:23]   --->   Operation 57 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 58 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.00ns)   --->   "%add_ln23 = add i2 %mpc_0_0, 1" [pooling.cpp:23]   --->   Operation 59 'add' 'add_ln23' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge.0" [pooling.cpp:23]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %shl_ln26, %mpc_0_0" [pooling.cpp:26]   --->   Operation 61 'add' 'add_ln26' <Predicate = (!icmp_ln23)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %mpr_0_0, i2 %add_ln26, i1 false)" [pooling.cpp:28]   --->   Operation 62 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %tmp_13 to i6" [pooling.cpp:28]   --->   Operation 63 'zext' 'zext_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.36ns)   --->   "%add_ln28 = add i6 %zext_ln14, %zext_ln28" [pooling.cpp:28]   --->   Operation 64 'add' 'add_ln28' <Predicate = (!icmp_ln23)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i6 %add_ln28 to i64" [pooling.cpp:28]   --->   Operation 65 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 66 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 67 'load' 'conv_1_out_load' <Predicate = (!icmp_ln23)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_5) nounwind" [pooling.cpp:33]   --->   Operation 68 'specregionend' 'empty_8' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %3" [pooling.cpp:20]   --->   Operation 69 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 19.6>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:24]   --->   Operation 70 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 71 'load' 'conv_1_out_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pooling.cpp:28]   --->   Operation 72 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 73 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 74 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_1_0 to i32" [pooling.cpp:28]   --->   Operation 75 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 76 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 77 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.12ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_1, -1" [pooling.cpp:28]   --->   Operation 78 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 79 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pooling.cpp:28]   --->   Operation 80 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_7, -1" [pooling.cpp:28]   --->   Operation 81 'icmp' 'icmp_ln28_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 82 'icmp' 'icmp_ln28_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 83 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pooling.cpp:28]   --->   Operation 84 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (15.7ns)   --->   "%tmp_8 = fcmp ogt float %conv_1_out_load, %max_1_0" [pooling.cpp:28]   --->   Operation 85 'fcmp' 'tmp_8' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_8" [pooling.cpp:28]   --->   Operation 86 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %conv_1_out_load, float %max_1_0" [pooling.cpp:28]   --->   Operation 87 'select' 'select_ln28' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "br label %4" [pooling.cpp:23]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.18>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%c_0_1 = phi i2 [ 0, %Row_Loop ], [ %add_ln16_1, %Col_Loop_end1 ]" [pooling.cpp:16]   --->   Operation 89 'phi' 'c_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.61ns)   --->   "%icmp_ln16_1 = icmp eq i2 %c_0_1, -2" [pooling.cpp:16]   --->   Operation 90 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 91 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.00ns)   --->   "%add_ln16_1 = add i2 %c_0_1, 1" [pooling.cpp:16]   --->   Operation 92 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16_1, label %Row_Loop_end, label %Col_Loop_begin1" [pooling.cpp:16]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pooling.cpp:17]   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pooling.cpp:17]   --->   Operation 95 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln26_1 = shl i2 %c_0_1, 1" [pooling.cpp:26]   --->   Operation 96 'shl' 'shl_ln26_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.18ns)   --->   "br label %6" [pooling.cpp:20]   --->   Operation 97 'br' <Predicate = (!icmp_ln16_1)> <Delay = 1.18>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [pooling.cpp:37]   --->   Operation 98 'specregionend' 'empty_10' <Predicate = (icmp_ln16_1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 99 'br' <Predicate = (icmp_ln16_1)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.55>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%max_0_1 = phi float [ 0x3810000000000000, %Col_Loop_begin1 ], [ %max_1_1, %Pool_Row_Loop_end1 ]" [pooling.cpp:28]   --->   Operation 100 'phi' 'max_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%mpr_0_1 = phi i2 [ 0, %Col_Loop_begin1 ], [ %add_ln20_1, %Pool_Row_Loop_end1 ]" [pooling.cpp:20]   --->   Operation 101 'phi' 'mpr_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.61ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr_0_1, -2" [pooling.cpp:20]   --->   Operation 102 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 103 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.00ns)   --->   "%add_ln20_1 = add i2 %mpr_0_1, 1" [pooling.cpp:20]   --->   Operation 104 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %Col_Loop_end1, label %Pool_Row_Loop_begin1" [pooling.cpp:20]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pooling.cpp:21]   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pooling.cpp:21]   --->   Operation 107 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.61ns)   --->   "%xor_ln25 = xor i2 %mpr_0_1, -2" [pooling.cpp:25]   --->   Operation 108 'xor' 'xor_ln25' <Predicate = (!icmp_ln20_1)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.18ns)   --->   "br label %7" [pooling.cpp:23]   --->   Operation 109 'br' <Predicate = (!icmp_ln20_1)> <Delay = 1.18>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_12 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %c_0_1, i1 false)" [pooling.cpp:35]   --->   Operation 110 'bitconcatenate' 'tmp_12' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i3 %tmp_12 to i4" [pooling.cpp:35]   --->   Operation 111 'zext' 'zext_ln35_2' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i4 %zext_ln35_2, 4" [pooling.cpp:35]   --->   Operation 112 'add' 'add_ln35_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i4 %zext_ln14_1, %add_ln35_1" [pooling.cpp:35]   --->   Operation 113 'add' 'add_ln35_2' <Predicate = (icmp_ln20_1)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i4 %add_ln35_2 to i64" [pooling.cpp:35]   --->   Operation 114 'zext' 'zext_ln35_3' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_1 = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_3" [pooling.cpp:35]   --->   Operation 115 'getelementptr' 'max_pool_1_out_addr_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.42ns)   --->   "store float %max_0_1, float* %max_pool_1_out_addr_1, align 4" [pooling.cpp:35]   --->   Operation 116 'store' <Predicate = (icmp_ln20_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_4) nounwind" [pooling.cpp:36]   --->   Operation 117 'specregionend' 'empty_12' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "br label %5" [pooling.cpp:16]   --->   Operation 118 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 5.03>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%max_1_1 = phi float [ %max_0_1, %Pool_Row_Loop_begin1 ], [ %select_ln28_1, %._crit_edge.1 ]" [pooling.cpp:28]   --->   Operation 119 'phi' 'max_1_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%mpc_0_1 = phi i2 [ 0, %Pool_Row_Loop_begin1 ], [ %add_ln23_1, %._crit_edge.1 ]" [pooling.cpp:23]   --->   Operation 120 'phi' 'mpc_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.61ns)   --->   "%icmp_ln23_1 = icmp eq i2 %mpc_0_1, -2" [pooling.cpp:23]   --->   Operation 121 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 122 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (1.00ns)   --->   "%add_ln23_1 = add i2 %mpc_0_1, 1" [pooling.cpp:23]   --->   Operation 123 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %Pool_Row_Loop_end1, label %._crit_edge.1" [pooling.cpp:23]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 %shl_ln26_1, %mpc_0_1" [pooling.cpp:26]   --->   Operation 125 'add' 'add_ln26_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %xor_ln25, i2 %add_ln26_1, i1 false)" [pooling.cpp:28]   --->   Operation 126 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %tmp_14 to i6" [pooling.cpp:28]   --->   Operation 127 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.36ns)   --->   "%add_ln28_1 = add i6 %zext_ln14, %zext_ln28_2" [pooling.cpp:28]   --->   Operation 128 'add' 'add_ln28_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i6 %add_ln28_1 to i64" [pooling.cpp:28]   --->   Operation 129 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 130 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 131 [2/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 131 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln23_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_6) nounwind" [pooling.cpp:33]   --->   Operation 132 'specregionend' 'empty_14' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "br label %6" [pooling.cpp:20]   --->   Operation 133 'br' <Predicate = (icmp_ln23_1)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 19.6>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:24]   --->   Operation 134 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 135 'load' 'conv_1_out_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %conv_1_out_load_1 to i32" [pooling.cpp:28]   --->   Operation 136 'bitcast' 'bitcast_ln28_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 137 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 138 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %max_1_1 to i32" [pooling.cpp:28]   --->   Operation 139 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 140 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 141 'trunc' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_9, -1" [pooling.cpp:28]   --->   Operation 142 'icmp' 'icmp_ln28_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 143 'icmp' 'icmp_ln28_5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 144 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_s, -1" [pooling.cpp:28]   --->   Operation 145 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pooling.cpp:28]   --->   Operation 146 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 147 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pooling.cpp:28]   --->   Operation 148 'and' 'and_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (15.7ns)   --->   "%tmp_10 = fcmp ogt float %conv_1_out_load_1, %max_1_1" [pooling.cpp:28]   --->   Operation 149 'fcmp' 'tmp_10' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_10" [pooling.cpp:28]   --->   Operation 150 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %conv_1_out_load_1, float %max_1_1" [pooling.cpp:28]   --->   Operation 151 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "br label %7" [pooling.cpp:23]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
spectopmodule_ln0     (spectopmodule    ) [ 00000000000]
br_ln10               (br               ) [ 01111111111]
f_0                   (phi              ) [ 00100000000]
icmp_ln10             (icmp             ) [ 00111111111]
empty                 (speclooptripcount) [ 00000000000]
f                     (add              ) [ 01111111111]
br_ln10               (br               ) [ 00000000000]
specloopname_ln11     (specloopname     ) [ 00000000000]
zext_ln14             (zext             ) [ 00011111111]
zext_ln14_1           (zext             ) [ 00011111111]
tmp                   (specregionbegin  ) [ 00011110000]
br_ln16               (br               ) [ 00111111111]
ret_ln39              (ret              ) [ 00000000000]
c_0_0                 (phi              ) [ 00011110000]
icmp_ln16             (icmp             ) [ 00111111111]
empty_5               (speclooptripcount) [ 00000000000]
add_ln16              (add              ) [ 00111111111]
br_ln16               (br               ) [ 00000000000]
specloopname_ln17     (specloopname     ) [ 00000000000]
tmp_3                 (specregionbegin  ) [ 00001110000]
shl_ln26              (shl              ) [ 00001110000]
br_ln20               (br               ) [ 00111111111]
empty_4               (specregionend    ) [ 00000000000]
tmp_2                 (specregionbegin  ) [ 00000001111]
br_ln16               (br               ) [ 00111111111]
max_0_0               (phi              ) [ 00001110000]
mpr_0_0               (phi              ) [ 00001110000]
icmp_ln20             (icmp             ) [ 00111111111]
empty_7               (speclooptripcount) [ 00000000000]
add_ln20              (add              ) [ 00111111111]
br_ln20               (br               ) [ 00000000000]
specloopname_ln21     (specloopname     ) [ 00000000000]
tmp_5                 (specregionbegin  ) [ 00000110000]
br_ln23               (br               ) [ 00111111111]
tmp_11                (bitconcatenate   ) [ 00000000000]
zext_ln35             (zext             ) [ 00000000000]
add_ln35              (add              ) [ 00000000000]
zext_ln35_1           (zext             ) [ 00000000000]
max_pool_1_out_addr   (getelementptr    ) [ 00000000000]
store_ln35            (store            ) [ 00000000000]
empty_6               (specregionend    ) [ 00000000000]
br_ln16               (br               ) [ 00111111111]
max_1_0               (phi              ) [ 00111111111]
mpc_0_0               (phi              ) [ 00000100000]
icmp_ln23             (icmp             ) [ 00111111111]
empty_9               (speclooptripcount) [ 00000000000]
add_ln23              (add              ) [ 00111111111]
br_ln23               (br               ) [ 00000000000]
add_ln26              (add              ) [ 00000000000]
tmp_13                (bitconcatenate   ) [ 00000000000]
zext_ln28             (zext             ) [ 00000000000]
add_ln28              (add              ) [ 00000000000]
zext_ln28_1           (zext             ) [ 00000000000]
conv_1_out_addr       (getelementptr    ) [ 00000010000]
empty_8               (specregionend    ) [ 00000000000]
br_ln20               (br               ) [ 00111111111]
specloopname_ln24     (specloopname     ) [ 00000000000]
conv_1_out_load       (load             ) [ 00000000000]
bitcast_ln28          (bitcast          ) [ 00000000000]
tmp_1                 (partselect       ) [ 00000000000]
trunc_ln28            (trunc            ) [ 00000000000]
bitcast_ln28_1        (bitcast          ) [ 00000000000]
tmp_7                 (partselect       ) [ 00000000000]
trunc_ln28_1          (trunc            ) [ 00000000000]
icmp_ln28             (icmp             ) [ 00000000000]
icmp_ln28_1           (icmp             ) [ 00000000000]
or_ln28               (or               ) [ 00000000000]
icmp_ln28_2           (icmp             ) [ 00000000000]
icmp_ln28_3           (icmp             ) [ 00000000000]
or_ln28_1             (or               ) [ 00000000000]
and_ln28              (and              ) [ 00000000000]
tmp_8                 (fcmp             ) [ 00000000000]
and_ln28_1            (and              ) [ 00000000000]
select_ln28           (select           ) [ 00111111111]
br_ln23               (br               ) [ 00111111111]
c_0_1                 (phi              ) [ 00000001111]
icmp_ln16_1           (icmp             ) [ 00111111111]
empty_11              (speclooptripcount) [ 00000000000]
add_ln16_1            (add              ) [ 00111111111]
br_ln16               (br               ) [ 00000000000]
specloopname_ln17     (specloopname     ) [ 00000000000]
tmp_4                 (specregionbegin  ) [ 00000000111]
shl_ln26_1            (shl              ) [ 00000000111]
br_ln20               (br               ) [ 00111111111]
empty_10              (specregionend    ) [ 00000000000]
br_ln10               (br               ) [ 01111111111]
max_0_1               (phi              ) [ 00000000111]
mpr_0_1               (phi              ) [ 00000000100]
icmp_ln20_1           (icmp             ) [ 00111111111]
empty_13              (speclooptripcount) [ 00000000000]
add_ln20_1            (add              ) [ 00111111111]
br_ln20               (br               ) [ 00000000000]
specloopname_ln21     (specloopname     ) [ 00000000000]
tmp_6                 (specregionbegin  ) [ 00000000011]
xor_ln25              (xor              ) [ 00000000011]
br_ln23               (br               ) [ 00111111111]
tmp_12                (bitconcatenate   ) [ 00000000000]
zext_ln35_2           (zext             ) [ 00000000000]
add_ln35_1            (add              ) [ 00000000000]
add_ln35_2            (add              ) [ 00000000000]
zext_ln35_3           (zext             ) [ 00000000000]
max_pool_1_out_addr_1 (getelementptr    ) [ 00000000000]
store_ln35            (store            ) [ 00000000000]
empty_12              (specregionend    ) [ 00000000000]
br_ln16               (br               ) [ 00111111111]
max_1_1               (phi              ) [ 00111111111]
mpc_0_1               (phi              ) [ 00000000010]
icmp_ln23_1           (icmp             ) [ 00111111111]
empty_15              (speclooptripcount) [ 00000000000]
add_ln23_1            (add              ) [ 00111111111]
br_ln23               (br               ) [ 00000000000]
add_ln26_1            (add              ) [ 00000000000]
tmp_14                (bitconcatenate   ) [ 00000000000]
zext_ln28_2           (zext             ) [ 00000000000]
add_ln28_1            (add              ) [ 00000000000]
zext_ln28_3           (zext             ) [ 00000000000]
conv_1_out_addr_1     (getelementptr    ) [ 00000000001]
empty_14              (specregionend    ) [ 00000000000]
br_ln20               (br               ) [ 00111111111]
specloopname_ln24     (specloopname     ) [ 00000000000]
conv_1_out_load_1     (load             ) [ 00000000000]
bitcast_ln28_2        (bitcast          ) [ 00000000000]
tmp_9                 (partselect       ) [ 00000000000]
trunc_ln28_2          (trunc            ) [ 00000000000]
bitcast_ln28_3        (bitcast          ) [ 00000000000]
tmp_s                 (partselect       ) [ 00000000000]
trunc_ln28_3          (trunc            ) [ 00000000000]
icmp_ln28_4           (icmp             ) [ 00000000000]
icmp_ln28_5           (icmp             ) [ 00000000000]
or_ln28_2             (or               ) [ 00000000000]
icmp_ln28_6           (icmp             ) [ 00000000000]
icmp_ln28_7           (icmp             ) [ 00000000000]
or_ln28_3             (or               ) [ 00000000000]
and_ln28_2            (and              ) [ 00000000000]
tmp_10                (fcmp             ) [ 00000000000]
and_ln28_3            (and              ) [ 00000000000]
select_ln28_1         (select           ) [ 00111111111]
br_ln23               (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="max_pool_1_out_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 store_ln35/8 "/>
</bind>
</comp>

<comp id="71" class="1004" name="conv_1_out_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/5 conv_1_out_load_1/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="max_pool_1_out_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr_1/8 "/>
</bind>
</comp>

<comp id="92" class="1004" name="conv_1_out_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/9 "/>
</bind>
</comp>

<comp id="100" class="1005" name="f_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="1"/>
<pin id="102" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="f_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="c_0_0_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="1"/>
<pin id="113" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0_0 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="c_0_0_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="2" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_0/3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="max_0_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="max_0_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="32" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0_0/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="mpr_0_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="1"/>
<pin id="138" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0_0 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="mpr_0_0_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="2" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0_0/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="max_1_0_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_0 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="max_1_0_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_0/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="mpc_0_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="mpc_0_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_0/5 "/>
</bind>
</comp>

<comp id="171" class="1005" name="c_0_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="1"/>
<pin id="173" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0_1 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="c_0_1_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="2" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_1/7 "/>
</bind>
</comp>

<comp id="183" class="1005" name="max_0_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0_1 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="max_0_1_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="32" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0_1/8 "/>
</bind>
</comp>

<comp id="196" class="1005" name="mpr_0_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="1"/>
<pin id="198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0_1 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="mpr_0_1_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="2" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0_1/8 "/>
</bind>
</comp>

<comp id="207" class="1005" name="max_1_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1_1 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="max_1_1_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1_1/9 "/>
</bind>
</comp>

<comp id="219" class="1005" name="mpc_0_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="1"/>
<pin id="221" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="mpc_0_1_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="2" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0_1/9 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/6 tmp_10/10 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln10_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="2" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="f_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln14_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln14_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln16_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="2" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln16_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="shl_ln26_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln20_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="2" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln20_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_11_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="1"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln35_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln35_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="2"/>
<pin id="301" dir="0" index="1" bw="3" slack="0"/>
<pin id="302" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln35_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln23_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="0" index="1" bw="2" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln23_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln26_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="2"/>
<pin id="323" dir="0" index="1" bw="2" slack="0"/>
<pin id="324" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_13_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="1"/>
<pin id="329" dir="0" index="2" bw="2" slack="0"/>
<pin id="330" dir="0" index="3" bw="1" slack="0"/>
<pin id="331" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln28_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln28_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="3"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln28_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="bitcast_ln28_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln28_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bitcast_ln28_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_7_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln28_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln28_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln28_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="23" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln28_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln28_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln28_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="23" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="or_ln28_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln28_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln28_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln28_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="1"/>
<pin id="438" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln16_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln16_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="shl_ln26_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_1/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln20_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln20_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xor_ln25_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="2" slack="0"/>
<pin id="475" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_12_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="1"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln35_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln35_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="0" index="1" bw="4" slack="0"/>
<pin id="493" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln35_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="3"/>
<pin id="498" dir="0" index="1" bw="4" slack="0"/>
<pin id="499" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln35_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln23_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="2" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln23_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln26_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="2"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_14_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="0" index="1" bw="2" slack="1"/>
<pin id="526" dir="0" index="2" bw="2" slack="0"/>
<pin id="527" dir="0" index="3" bw="1" slack="0"/>
<pin id="528" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln28_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln28_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="4"/>
<pin id="538" dir="0" index="1" bw="5" slack="0"/>
<pin id="539" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln28_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="bitcast_ln28_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_9_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="6" slack="0"/>
<pin id="554" dir="0" index="3" bw="6" slack="0"/>
<pin id="555" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln28_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/10 "/>
</bind>
</comp>

<comp id="564" class="1004" name="bitcast_ln28_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_s_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="6" slack="0"/>
<pin id="572" dir="0" index="3" bw="6" slack="0"/>
<pin id="573" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="trunc_ln28_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/10 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln28_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/10 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln28_5_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="23" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="or_ln28_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln28_6_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln28_7_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="23" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="or_ln28_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="and_ln28_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/10 "/>
</bind>
</comp>

<comp id="624" class="1004" name="and_ln28_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln28_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="32" slack="1"/>
<pin id="634" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/10 "/>
</bind>
</comp>

<comp id="641" class="1005" name="f_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="0"/>
<pin id="643" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="646" class="1005" name="zext_ln14_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="3"/>
<pin id="648" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="652" class="1005" name="zext_ln14_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="2"/>
<pin id="654" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln14_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="add_ln16_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="0"/>
<pin id="663" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="666" class="1005" name="shl_ln26_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="2"/>
<pin id="668" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln26 "/>
</bind>
</comp>

<comp id="674" class="1005" name="add_ln20_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="0"/>
<pin id="676" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="682" class="1005" name="add_ln23_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="2" slack="0"/>
<pin id="684" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="687" class="1005" name="conv_1_out_addr_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="5" slack="1"/>
<pin id="689" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="select_ln28_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln16_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="0"/>
<pin id="702" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="shl_ln26_1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="2" slack="2"/>
<pin id="707" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln26_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="add_ln20_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="0"/>
<pin id="715" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="xor_ln25_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="1"/>
<pin id="720" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25 "/>
</bind>
</comp>

<comp id="726" class="1005" name="add_ln23_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="2" slack="0"/>
<pin id="728" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="conv_1_out_addr_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="1"/>
<pin id="733" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="select_ln28_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="4"/><net_sink comp="65" pin=1"/></net>

<net id="135"><net_src comp="127" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="158"><net_src comp="123" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="65" pin=1"/></net>

<net id="195"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="217"><net_src comp="183" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="78" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="148" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="207" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="104" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="104" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="104" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="104" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="115" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="115" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="115" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="18" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="140" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="140" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="18" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="111" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="313"><net_src comp="164" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="164" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="164" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="136" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="321" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="339"><net_src comp="326" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="353"><net_src comp="78" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="48" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="50" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="367"><net_src comp="350" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="148" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="46" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="368" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="354" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="364" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="54" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="386" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="372" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="52" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="382" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="54" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="404" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="398" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="230" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="78" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="148" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="175" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="12" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="175" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="18" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="175" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="18" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="200" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="12" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="200" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="18" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="200" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="12" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="36" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="171" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="38" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="510"><net_src comp="223" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="12" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="223" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="18" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="223" pin="4"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="42" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="518" pin="2"/><net_sink comp="523" pin=2"/></net>

<net id="531"><net_src comp="38" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="535"><net_src comp="523" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="549"><net_src comp="78" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="46" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="546" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="48" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="50" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="563"><net_src comp="546" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="207" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="46" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="48" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="50" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="581"><net_src comp="564" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="550" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="52" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="560" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="54" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="582" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="568" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="52" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="578" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="54" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="600" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="594" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="612" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="230" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="78" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="207" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="644"><net_src comp="243" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="649"><net_src comp="249" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="655"><net_src comp="253" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="664"><net_src comp="263" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="669"><net_src comp="269" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="677"><net_src comp="281" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="685"><net_src comp="315" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="690"><net_src comp="71" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="695"><net_src comp="434" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="703"><net_src comp="448" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="708"><net_src comp="454" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="716"><net_src comp="466" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="721"><net_src comp="472" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="729"><net_src comp="512" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="734"><net_src comp="92" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="739"><net_src comp="630" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="211" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {4 8 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {5 6 9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln14 : 1
		zext_ln14_1 : 1
	State 3
		icmp_ln16 : 1
		add_ln16 : 1
		br_ln16 : 2
		shl_ln26 : 1
	State 4
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		zext_ln35 : 1
		add_ln35 : 2
		zext_ln35_1 : 3
		max_pool_1_out_addr : 4
		store_ln35 : 5
	State 5
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		add_ln26 : 1
		tmp_13 : 2
		zext_ln28 : 3
		add_ln28 : 4
		zext_ln28_1 : 5
		conv_1_out_addr : 6
		conv_1_out_load : 7
	State 6
		bitcast_ln28 : 1
		tmp_1 : 2
		trunc_ln28 : 2
		tmp_7 : 1
		trunc_ln28_1 : 1
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		and_ln28 : 4
		tmp_8 : 1
		and_ln28_1 : 4
		select_ln28 : 4
	State 7
		icmp_ln16_1 : 1
		add_ln16_1 : 1
		br_ln16 : 2
		shl_ln26_1 : 1
	State 8
		icmp_ln20_1 : 1
		add_ln20_1 : 1
		br_ln20 : 2
		xor_ln25 : 1
		zext_ln35_2 : 1
		add_ln35_1 : 2
		add_ln35_2 : 3
		zext_ln35_3 : 4
		max_pool_1_out_addr_1 : 5
		store_ln35 : 6
	State 9
		icmp_ln23_1 : 1
		add_ln23_1 : 1
		br_ln23 : 2
		add_ln26_1 : 1
		tmp_14 : 2
		zext_ln28_2 : 3
		add_ln28_1 : 4
		zext_ln28_3 : 5
		conv_1_out_addr_1 : 6
		conv_1_out_load_1 : 7
	State 10
		bitcast_ln28_2 : 1
		tmp_9 : 2
		trunc_ln28_2 : 2
		tmp_s : 1
		trunc_ln28_3 : 1
		icmp_ln28_4 : 3
		icmp_ln28_5 : 3
		or_ln28_2 : 4
		icmp_ln28_6 : 2
		icmp_ln28_7 : 2
		or_ln28_3 : 3
		and_ln28_2 : 4
		tmp_10 : 1
		and_ln28_3 : 4
		select_ln28_1 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_237   |    0    |    0    |    8    |
|          |   icmp_ln16_fu_257   |    0    |    0    |    8    |
|          |   icmp_ln20_fu_275   |    0    |    0    |    8    |
|          |   icmp_ln23_fu_309   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_386   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_392  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_404  |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_3_fu_410  |    0    |    0    |    18   |
|          |  icmp_ln16_1_fu_442  |    0    |    0    |    8    |
|          |  icmp_ln20_1_fu_460  |    0    |    0    |    8    |
|          |  icmp_ln23_1_fu_506  |    0    |    0    |    8    |
|          |  icmp_ln28_4_fu_582  |    0    |    0    |    11   |
|          |  icmp_ln28_5_fu_588  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_600  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_606  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_243       |    0    |    0    |    10   |
|          |    add_ln16_fu_263   |    0    |    0    |    10   |
|          |    add_ln20_fu_281   |    0    |    0    |    10   |
|          |    add_ln35_fu_299   |    0    |    0    |    12   |
|          |    add_ln23_fu_315   |    0    |    0    |    10   |
|          |    add_ln26_fu_321   |    0    |    0    |    10   |
|    add   |    add_ln28_fu_340   |    0    |    0    |    15   |
|          |   add_ln16_1_fu_448  |    0    |    0    |    10   |
|          |   add_ln20_1_fu_466  |    0    |    0    |    10   |
|          |   add_ln35_1_fu_490  |    0    |    0    |    7    |
|          |   add_ln35_2_fu_496  |    0    |    0    |    7    |
|          |   add_ln23_1_fu_512  |    0    |    0    |    10   |
|          |   add_ln26_1_fu_518  |    0    |    0    |    10   |
|          |   add_ln28_1_fu_536  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_230      |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln28_fu_434  |    0    |    0    |    32   |
|          | select_ln28_1_fu_630 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln28_fu_398    |    0    |    0    |    2    |
|    or    |   or_ln28_1_fu_416   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_594   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_612   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln28_fu_422   |    0    |    0    |    2    |
|    and   |   and_ln28_1_fu_428  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_618  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_624  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln25_fu_472   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln14_fu_249   |    0    |    0    |    0    |
|          |  zext_ln14_1_fu_253  |    0    |    0    |    0    |
|          |   zext_ln35_fu_295   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_304  |    0    |    0    |    0    |
|   zext   |   zext_ln28_fu_336   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_345  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_486  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_501  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_532  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_541  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln26_fu_269   |    0    |    0    |    0    |
|          |   shl_ln26_1_fu_454  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_11_fu_287    |    0    |    0    |    0    |
|bitconcatenate|     tmp_13_fu_326    |    0    |    0    |    0    |
|          |     tmp_12_fu_478    |    0    |    0    |    0    |
|          |     tmp_14_fu_523    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_354     |    0    |    0    |    0    |
|partselect|     tmp_7_fu_372     |    0    |    0    |    0    |
|          |     tmp_9_fu_550     |    0    |    0    |    0    |
|          |     tmp_s_fu_568     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_364  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_1_fu_382 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_560 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_578 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   466   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln16_1_reg_700   |    2   |
|     add_ln16_reg_661    |    2   |
|    add_ln20_1_reg_713   |    2   |
|     add_ln20_reg_674    |    2   |
|    add_ln23_1_reg_726   |    2   |
|     add_ln23_reg_682    |    2   |
|      c_0_0_reg_111      |    2   |
|      c_0_1_reg_171      |    2   |
|conv_1_out_addr_1_reg_731|    5   |
| conv_1_out_addr_reg_687 |    5   |
|       f_0_reg_100       |    2   |
|        f_reg_641        |    2   |
|     max_0_0_reg_123     |   32   |
|     max_0_1_reg_183     |   32   |
|     max_1_0_reg_148     |   32   |
|     max_1_1_reg_207     |   32   |
|     mpc_0_0_reg_160     |    2   |
|     mpc_0_1_reg_219     |    2   |
|     mpr_0_0_reg_136     |    2   |
|     mpr_0_1_reg_196     |    2   |
|  select_ln28_1_reg_736  |   32   |
|   select_ln28_reg_692   |   32   |
|    shl_ln26_1_reg_705   |    2   |
|     shl_ln26_reg_666    |    2   |
|     xor_ln25_reg_718    |    2   |
|   zext_ln14_1_reg_652   |    4   |
|    zext_ln14_reg_646    |    6   |
+-------------------------+--------+
|          Total          |   246  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_65 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_78 |  p0  |   4  |   5  |   20   ||    21   |
|   c_0_0_reg_111  |  p0  |   2  |   2  |    4   ||    9    |
|  max_0_0_reg_123 |  p0  |   2  |  32  |   64   ||    9    |
|  mpr_0_0_reg_136 |  p0  |   2  |   2  |    4   ||    9    |
|   c_0_1_reg_171  |  p0  |   2  |   2  |    4   ||    9    |
|  max_0_1_reg_183 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_230    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   294  ||  10.76  ||    93   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   466  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   93   |
|  Register |    -   |    -   |   246  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   246  |   559  |
+-----------+--------+--------+--------+--------+
