Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,52
design__inferred_latch__count,0
design__instance__count,8887
design__instance__area,53722.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,161
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0014124501030892134
power__switching__total,0.001544891158118844
power__leakage__total,5.242743839062314E-8
power__total,0.0029573936481028795
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.598999866662211
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.0989999221733637
timing__hold__ws__corner:nom_tt_025C_1v80,0.3060835005421774
timing__setup__ws__corner:nom_tt_025C_1v80,58.553380690267865
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.306084
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,87.368233
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,161
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.3495386301557233
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.849538685666876
timing__hold__ws__corner:nom_ss_100C_1v60,0.8689633702996903
timing__setup__ws__corner:nom_ss_100C_1v60,57.482241038529295
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.868963
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,75.710968
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,161
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.30917766444374106
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.8091776366881647
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11344414617685254
timing__setup__ws__corner:nom_ff_n40C_1v95,58.97514110657486
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113444
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,91.994270
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,161
design__max_cap_violation__count,0
clock__skew__worst_hold,1.3617597435118287
clock__skew__worst_setup,0.8030620840063598
timing__hold__ws,0.11116508028744564
timing__setup__ws,57.444973070984666
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111165
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,75.375069
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 650.0 160.0
design__core__bbox,5.52 10.88 644.46 146.88
flow__warnings__count,1
flow__errors__count,0
design__io,107
design__die__area,104000
design__core__area,86895.8
design__instance__count__stdcell,8887
design__instance__area__stdcell,53722.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.618243
design__instance__utilization__stdcell,0.618243
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,105
design__io__hpwl,6642453
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,113406
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,163
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,5622
route__net__special,2
route__drc_errors__iter:1,3284
route__wirelength__iter:1,132159
route__drc_errors__iter:2,1553
route__wirelength__iter:2,130714
route__drc_errors__iter:3,1300
route__wirelength__iter:3,130244
route__drc_errors__iter:4,134
route__wirelength__iter:4,129999
route__drc_errors__iter:5,17
route__wirelength__iter:5,129949
route__drc_errors__iter:6,1
route__wirelength__iter:6,129945
route__drc_errors__iter:7,1
route__wirelength__iter:7,129945
route__drc_errors__iter:8,0
route__wirelength__iter:8,129949
route__drc_errors,0
route__wirelength,129949
route__vias,42103
route__vias__singlecut,42103
route__vias__multicut,0
design__disconnected_pin__count,31
design__critical_disconnected_pin__count,0
route__wirelength__max,554.37
timing__unannotated_net__count__corner:nom_tt_025C_1v80,90
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,90
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,90
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,161
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.5884524145630623
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.088452470074215
timing__hold__ws__corner:min_tt_025C_1v80,0.3027523872848818
timing__setup__ws__corner:min_tt_025C_1v80,58.57590489562848
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.302752
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,87.585136
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,90
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,161
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.3298770239227533
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.829877079433906
timing__hold__ws__corner:min_ss_100C_1v60,0.8626806180256481
timing__setup__ws__corner:min_ss_100C_1v60,57.52373318275748
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.862681
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,76.091934
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,90
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,161
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.3030621117619362
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.8030620840063598
timing__hold__ws__corner:min_ff_n40C_1v95,0.11116508028744564
timing__setup__ws__corner:min_ff_n40C_1v95,58.99113542400917
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111165
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,92.137642
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,90
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,161
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.6044849236704996
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.1044849791816524
timing__hold__ws__corner:max_tt_025C_1v80,0.3093894117361013
timing__setup__ws__corner:max_tt_025C_1v80,58.532131909154
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.309389
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,87.184135
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,90
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,161
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.3617597435118287
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.8617597990229815
timing__hold__ws__corner:max_ss_100C_1v60,0.8749169414376212
timing__setup__ws__corner:max_ss_100C_1v60,57.444973070984666
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.874917
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,75.375069
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,90
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,161
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.31165496065980114
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.8116549884153775
timing__hold__ws__corner:max_ff_n40C_1v95,0.11606449463368135
timing__setup__ws__corner:max_ff_n40C_1v95,58.96103683287113
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116064
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,91.872871
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,90
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,90
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79951
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000488591
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000547053
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000618064
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000547053
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000059599999999999998573536885704271526265074498951435089111328125
ir__drop__worst,0.000488999999999999959872376553704498292063362896442413330078125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
