/*
Every time this file (or any other file in this directory) changes it must be rebuilt.
You must use LLVM from ZLUDA submodule dir ext/llvm-project:

cd ext/llvm-project && \
mkdir -p build && \
cd build && \
cmake \
    -DCMAKE_BUILD_TYPE=Release \
    -DLLVM_ENABLE_PROJECTS="clang" \
    -DLLVM_TARGETS_TO_BUILD="AMDGPU;X86" \
    -GNinja \
    ../llvm && \
ninja clang llvm-dis llvm-as

NOTE: this comment block is the only record of how the committed .bc files were
produced -- there is no script, so a change here has to be made by hand in both
pipelines. What is stripped is `optnone`, and nothing else. The mma wrappers used
to be marked [[clang::optnone]], which the verifier forces to carry noinline as
well, and a noinline callee is never inlined -- so every llvm.zluda.mma intrinsic
stayed inside its wrapper, where CombineMMAPass (same basic block only) could
never pair it with anything. The .cpp no longer marks the wrappers optnone, so
the [[clang::always_inline]] on their call sites is honoured at this stage and
the intrinsic lands in the body of whichever FUNC(...) calls it.
Stripping `noinline` as well -- which an earlier revision of this recipe did --
is the part not to copy. It lets every helper inline into the kernel, and that
measured 86 -> 156 ms at 640x360: the pad and split scaffolding is then
duplicated at each call site. The helpers that have to stay calls say noinline in
the source, which is why it must survive the sed. See the pair helper at the end
of the fp8 section for how the pairing is bought without paying that.
(The attribute names do not appear as strings in a .bc -- they are enum-encoded
-- so this cannot be checked by grepping the bitcode. Use
`llvm-dis zluda_ptx_impl.bc -o - | grep -n 'attributes #'` and read the groups.
Any llvm-dis at least as new as the one that wrote the file can read it: the
copy shipped with the HIP SDK (%HIP_PATH%bin\llvm-dis.exe) does, and is what the
groups quoted here were read with. Only the *writing* tools -- clang and llvm-as
-- have to come from this tree, so that the re-encoded bitcode is a version this
LLVM can read back.)

then cd to the directory with this file and run this simple command:

../../ext/llvm-project/build/bin/clang \
    -DHIP_ENABLE_WARP_SYNC_BUILTINS \
    -std=c++20 \
    -Xclang -fdenormal-fp-math=dynamic \
    -Wall -Wextra -Wsign-compare -Wconversion \
    -x hip \
    zluda_ptx_impl.cpp \
    -nogpulib \
    -O3 \
    -mno-wavefrontsize64 \
    -o zluda_ptx_impl.bc \
    -emit-llvm \
    -c \
    --offload-device-only --offload-arch=gfx1030 \
    -Xclang -mlink-bitcode-file -Xclang /opt/rocm/amdgcn/bitcode/ocml.bc && \
../../ext/llvm-project/build/bin/llvm-dis zluda_ptx_impl.bc -o - \
    | sed '/@llvm.used/d' \
    | sed '/wchar_size/d' \
    | sed '/llvm.module.flags/d' \
    | sed '/__hip_cuid/d' \
    | sed 's/optnone//g' \
    | sed 's/noinline//g' \
    | sed 's/define hidden/define linkonce_odr/g' \
    | sed 's/\"target-cpu\"=\"gfx1030\"//g' \
    | sed -E 's/\"target-features\"=\"[^\"]+\"//g'| \
../../ext/llvm-project/build/bin/llvm-as - -o  zluda_ptx_impl.bc && \
../../ext/llvm-project/build/bin/llvm-dis zluda_ptx_impl.bc && \
../../ext/llvm-project/build/bin/clang \
    -ffp-model=strict -ffp-exception-behavior=ignore \
    -DHIP_ENABLE_WARP_SYNC_BUILTINS \
    -std=c++20 \
    -Xclang -fdenormal-fp-math=dynamic \
    -Wall -Wextra -Wsign-compare -Wconversion \
    -x hip \
    zluda_ptx_impl.cpp \
    -nogpulib \
    -O3 \
    -mno-wavefrontsize64 \
    -o zluda_ptx_impl_constrained.bc \
    -emit-llvm \
    -c \
    --offload-device-only --offload-arch=gfx1030 \
    -Xclang -mlink-bitcode-file -Xclang /opt/rocm/amdgcn/bitcode/ocml.bc && \
../../ext/llvm-project/build/bin/llvm-dis zluda_ptx_impl_constrained.bc -o - \
    | sed '/@llvm.used/d' \
    | sed '/wchar_size/d' \
    | sed '/llvm.module.flags/d' \
    | sed '/__hip_cuid/d' \
    | sed 's/optnone//g' \
    | sed 's/noinline//g' \
    | sed 's/define hidden/define linkonce_odr/g' \
    | sed 's/\"target-cpu\"=\"gfx1030\"//g' \
    | sed -E 's/\"target-features\"=\"[^\"]+\"//g'| \
../../ext/llvm-project/build/bin/llvm-as - -o  zluda_ptx_impl_constrained.bc && \
../../ext/llvm-project/build/bin/llvm-dis zluda_ptx_impl_constrained.bc
*/

#include <cstddef>
#include <cstdint>
#include <bit>
#include <cmath>
#include <utility>
#include <hip/hip_runtime.h>
#include <hip/amd_detail/amd_device_functions.h>
#include <hip/amd_detail/amd_warp_sync_functions.h>
#include <hip/hip_fp8.h>

#define GLOBAL_SPACE __attribute__((address_space(1)))
#define SHARED_SPACE __attribute__((address_space(3)))
#define CONSTANT_SPACE __attribute__((address_space(4)))

extern "C" __device__ void __assert_fail(const char *, const char *, unsigned int, const char *);

typedef unsigned int v2u32 __attribute__((ext_vector_type(2)));
typedef unsigned short v2u16 __attribute__((ext_vector_type(2)));
typedef unsigned char v4u8 __attribute__((ext_vector_type(4)));
typedef unsigned char v2u8 __attribute__((ext_vector_type(2)));
typedef unsigned short v4u16 __attribute__((ext_vector_type(4)));
typedef unsigned int v4u32 __attribute__((ext_vector_type(4)));
typedef int s32;
typedef int v1s32 __attribute__((ext_vector_type(1)));
typedef int v2s32 __attribute__((ext_vector_type(2)));
typedef int v4s32 __attribute__((ext_vector_type(4)));
typedef int v8s32 __attribute__((ext_vector_type(8)));
typedef _Float16 half16 __attribute__((ext_vector_type(16)));
typedef float f32;
typedef float v1f32 __attribute__((ext_vector_type(1)));
typedef float v2f32 __attribute__((ext_vector_type(2)));
typedef float v4f32 __attribute__((ext_vector_type(4)));
typedef float float8 __attribute__((ext_vector_type(8)));
typedef _Float16 f16;
typedef _Float16 f16x2 __attribute__((ext_vector_type(2)));
typedef _Float16 f16x4 __attribute__((ext_vector_type(4)));
typedef _Float16 f16x8 __attribute__((ext_vector_type(8)));
typedef __bf16 bf16;
typedef __bf16 bf16x2 __attribute__((ext_vector_type(2)));
typedef __bf16 bf16x4 __attribute__((ext_vector_type(4)));
typedef __bf16 bf16x8 __attribute__((ext_vector_type(8)));
typedef char s8x4 __attribute__((ext_vector_type(4)));
// Four e4m3 bytes to a 32 bit register, packed exactly as s8x4 packs four s8.
// Every 8 bit m16n8k32 form shares one fragment layout, so this rides the same
// generic fallback; only the dot product reads the bytes differently.
typedef unsigned char e4m3x4 __attribute__((ext_vector_type(4)));

#define FUNC(NAME) __device__ __attribute__((retain)) __zluda_ptx_impl_##NAME
#define FUNC_CALL(NAME) __zluda_ptx_impl_##NAME
#define ATTR(NAME) __ZLUDA_PTX_IMPL_ATTRIBUTE_##NAME
#define DECLARE_ATTR(TYPE, NAME)                         \
    extern "C" __attribute__((constant)) TYPE ATTR(NAME) \
    __device__

// Whether this compilation targets an ISA whose native WMMA these helpers can use.
//
// gfx11 only, deliberately. gfx12 has WMMA and LLVM has patterns for the same
// intrinsic names (VOP3PInstructions.td, the isGFX12PlusNot12_50 block), but not
// for the operand shape this file builds. The gfx11 instruction is typed for
// v16f16 A and B (VOP3PInstructions.td:1439, VOP_V8F32_V16F16_V16F16_V8F32) while
// the gfx12 one is typed for v8f16 (ibid:1991-1992, F32_F16_WMMA_w32 is
// [v8f32, v8f16, v8f16, v8f32]) -- and PTX m16n8k16 hands a lane its A fragment
// as four 32 bit registers, the gfx11 shape. Instruction selection finds nothing
// to match the call and aborts the whole compilation:
//
//   LLVM ERROR: Cannot select: intrinsic %llvm.amdgcn.wmma.f32.16x16x16.f16
//
// On an RDNA4 card that is a hard failure rather than a slow path: it repeats for
// every module holding an MMA (7 of 15 in the reported case), the precompile
// exits 1, and a run that reaches one of those kernels dies with 0xC0000409.
// Every gfx12 card hit it; the same sources for gfx1100 are unaffected.
//
// It reproduces without gfx12 hardware, which is how this was diagnosed and how
// the change is checked: `zoc --arch gfx1201 <ptx>` aborts on the previous
// sources and `zoc --arch gfx1100` succeeds. RDNA4 now takes the software
// fallback each of these helpers already carries -- slower than a native path,
// and correct, which is the trade until the gfx12 fragment mapping is worked out
// and can be verified on a card.
#define ZLUDA_HAS_NATIVE_WMMA (__oclc_ISA_version >= 11000 && __oclc_ISA_version < 12000)

extern "C"
{
    extern "C" __attribute__((constant)) uint32_t __oclc_ISA_version __device__;

    uint32_t FUNC(activemask)()
    {
        return __builtin_amdgcn_read_exec_lo();
    }

    size_t __ockl_get_local_id(uint32_t) __device__;
    uint32_t FUNC(sreg_tid)(uint8_t member)
    {
        return (uint32_t)__ockl_get_local_id(member);
    }

    size_t __ockl_get_local_size(uint32_t) __device__;
    uint32_t FUNC(sreg_ntid)(uint8_t member)
    {
        return (uint32_t)__ockl_get_local_size(member);
    }

    size_t __ockl_get_group_id(uint32_t) __device__;
    uint32_t FUNC(sreg_ctaid)(uint8_t member)
    {
        return (uint32_t)__ockl_get_group_id(member);
    }

    size_t __ockl_get_num_groups(uint32_t) __device__;
    uint32_t FUNC(sreg_nctaid)(uint8_t member)
    {
        return (uint32_t)__ockl_get_num_groups(member);
    }

    uint32_t FUNC(sreg_laneid)()
    {
        return __lane_id();
    }

    uint32_t FUNC(sreg_lanemask_le)()
    {
        uint32_t lane_idx = FUNC_CALL(sreg_laneid)();
        return (2U << lane_idx) - 1U;
    }

    uint32_t FUNC(sreg_lanemask_lt)()
    {
        uint32_t lane_idx = FUNC_CALL(sreg_laneid)();
        return (1U << lane_idx) - 1U;
    }

    uint32_t FUNC(sreg_lanemask_ge)()
    {
        uint32_t lane_idx = FUNC_CALL(sreg_laneid)();
        return (~0U) << lane_idx;
    }

    uint32_t __ockl_bfe_u32(uint32_t, uint32_t, uint32_t) __device__;
    uint32_t FUNC(bfe_u32)(uint32_t base, uint32_t pos_32, uint32_t len_32)
    {
        uint32_t pos = pos_32 & 0xFFU;
        uint32_t len = len_32 & 0xFFU;
        if (pos >= 32)
            return 0;
        // V_BFE_U32 only uses bits [4:0] for len (max value is 31)
        if (len >= 32)
            return base >> pos;
        len = std::min(len, 31U);
        return __ockl_bfe_u32(base, pos, len);
    }

    // LLVM contains mentions of llvm.amdgcn.ubfe.i64 and llvm.amdgcn.sbfe.i64,
    // but using it only leads to LLVM crashes on RDNA2
    uint64_t FUNC(bfe_u64)(uint64_t base, uint32_t pos, uint32_t len)
    {
        // NVIDIA docs are incorrect. In 64 bit `bfe` both `pos` and `len`
        // parameters use whole 32 bit number and not just bottom 8 bits
        if (pos >= 64)
            return 0;
        if (len >= 64)
            return base >> pos;
        len = std::min(len, 63U);
        return (base >> pos) & ((1UL << len) - 1UL);
    }

    int32_t __ockl_bfe_i32(int32_t, uint32_t, uint32_t) __device__;
    int32_t FUNC(bfe_s32)(int32_t base, uint32_t pos_32, uint32_t len_32)
    {
        uint32_t pos = pos_32 & 0xFFU;
        uint32_t len = len_32 & 0xFFU;
        if (len == 0)
            return 0;
        if (pos >= 32)
            return (base >> 31);
        // V_BFE_I32 only uses bits [4:0] for len (max value is 31)
        if (len >= 32)
            return base >> pos;
        len = std::min(len, 31U);
        return __ockl_bfe_i32(base, pos, len);
    }

    static __device__ uint32_t add_sat(uint32_t x, uint32_t y)
    {
        uint32_t result;
        if (__builtin_add_overflow(x, y, &result))
        {
            return UINT32_MAX;
        }
        else
        {
            return result;
        }
    }

    int64_t FUNC(bfe_s64)(int64_t base, uint32_t pos, uint32_t len)
    {
        // NVIDIA docs are incorrect. In 64 bit `bfe` both `pos` and `len`
        // parameters use whole 32 bit number and not just bottom 8 bits
        if (len == 0)
            return 0;
        if (pos >= 64)
            return (base >> 63U);
        if (add_sat(pos, len) >= 64)
            len = 64 - pos;
        return (base << (64U - pos - len)) >> (64U - len);
    }

    uint32_t __ockl_bfm_u32(uint32_t count, uint32_t offset) __device__;
    uint32_t FUNC(bfi_b32)(uint32_t insert, uint32_t base, uint32_t pos_32, uint32_t len_32)
    {
        uint32_t pos = pos_32 & 0xFFU;
        uint32_t len = len_32 & 0xFFU;
        if (pos >= 32)
            return base;
        uint32_t mask;
        if (len >= 32)
            mask = UINT32_MAX << pos;
        else
            mask = __ockl_bfm_u32(len, pos);
        return (~mask & base) | (mask & (insert << pos));
    }

    uint64_t FUNC(bfi_b64)(uint64_t insert, uint64_t base, uint32_t pos, uint32_t len)
    {
        // NVIDIA docs are incorrect. In 64 bit `bfe` both `pos` and `len`
        // parameters use whole 32 bit number and not just bottom 8 bits
        if (pos >= 64)
            return base;
        uint64_t mask;
        if (len >= 64)
            mask = UINT64_MAX << pos;
        else
            mask = ((1UL << len) - 1UL) << (pos);
        return (~mask & base) | (mask & (insert << pos));
    }

    uint32_t FUNC(bmsk_clamp_b32)(uint32_t position, uint32_t width)
    {
        return __ockl_bfm_u32(width, position);
    }

    void FUNC(bar_sync)(uint32_t)
    {
        __builtin_amdgcn_fence(__ATOMIC_SEQ_CST, "workgroup");
        __builtin_amdgcn_s_barrier();
    }

    int32_t __ockl_wgred_and_i32(int32_t) __device__;
    int32_t __ockl_wgred_or_i32(int32_t) __device__;

#define BAR_RED_IMPL(reducer)                                                                                            \
    bool FUNC(bar_red_##reducer##_pred)(uint32_t barrier __attribute__((unused)), bool predicate, bool invert_predicate) \
    {                                                                                                                    \
        /* TODO: handle barrier */                                                                                       \
        return __ockl_wgred_##reducer##_i32(predicate ^ invert_predicate);                                               \
    }

    BAR_RED_IMPL(and);
    BAR_RED_IMPL(or);

    typedef uint32_t ShflSyncResult __attribute__((ext_vector_type(2)));

    // shfl.sync opts consists of two values, the warp end ID and the subsection mask.
    //
    // The current warp is partitioned into some number of subsections with a width of w. The
    // subsection mask is 32 - w, and indicates which bits of the lane id are part of the subsection
    // address. For example, if each subsection is 8 lanes wide, the subsection mask will be 24 –
    // 11000 in binary. This indicates that the two most significant bits in the 5-bit lane ID are
    // the subsection address. For example, for a lane ID 13 (0b01101) the address of the beginning
    // of the subsection is 0b01000 (8).
    //
    // The warp end ID is the max lane ID for a specific mode. For the CUDA __shfl_sync
    // intrinsics, it is always 31 for idx, bfly, and down, and 0 for up. This is used for the
    // bounds check.
#define SHFL_SYNC_IMPL(mode, calculate_index, CMP)                                                                                              \
    ShflSyncResult FUNC(shfl_sync_##mode##_b32_pred)(uint32_t input, int32_t delta, uint32_t opts, uint32_t membermask __attribute__((unused))) \
    {                                                                                                                                           \
        int32_t section_mask = (opts >> 8) & 0b11111;                                                                                           \
        int32_t warp_end = opts & 0b11111;                                                                                                      \
        delta &= 0b11111;                                                                                                                       \
        int32_t self = (int32_t)__lane_id();                                                                                                    \
        int32_t subsection = section_mask & self;                                                                                               \
        int32_t subsection_end = subsection | (~section_mask & warp_end);                                                                       \
        int32_t idx = calculate_index;                                                                                                          \
        bool out_of_bounds = idx CMP subsection_end;                                                                                            \
        if (out_of_bounds)                                                                                                                      \
        {                                                                                                                                       \
            idx = self;                                                                                                                         \
        }                                                                                                                                       \
        int32_t output = __builtin_amdgcn_ds_bpermute(idx << 2, (int32_t)input);                                                                \
        return {(uint32_t)output, uint32_t(!out_of_bounds)};                                                                                    \
    }                                                                                                                                           \
                                                                                                                                                \
    uint32_t FUNC(shfl_sync_##mode##_b32)(uint32_t input, int32_t delta, uint32_t opts, uint32_t membermask)                                    \
    {                                                                                                                                           \
        return __zluda_ptx_impl_shfl_sync_##mode##_b32_pred(input, delta, opts, membermask).x;                                                  \
    }

    // We are using the HIP __shfl intrinsics to implement these, rather than the __shfl_sync
    // intrinsics, as those only add an assertion checking that the membermask is used correctly.
    // They do not return the result of the range check, so we must replicate that logic here.

    SHFL_SYNC_IMPL(up, self - delta, <);
    SHFL_SYNC_IMPL(down, self + delta, >);
    SHFL_SYNC_IMPL(bfly, self ^ delta, >);
    SHFL_SYNC_IMPL(idx, (delta & ~section_mask) | subsection, >);

    DECLARE_ATTR(uint32_t, CLOCK_RATE);
    void FUNC(nanosleep_u32)(uint32_t nanoseconds)
    {
        // clock_rate is in kHz
        uint64_t cycles_per_ns = ATTR(CLOCK_RATE) / 1000000;
        uint64_t cycles = nanoseconds * cycles_per_ns;
        // Avoid small sleep values resulting in s_sleep 0
        cycles += 63;
        // s_sleep N sleeps for 64 * N cycles
        uint64_t sleep_amount = cycles / 64;

        // The argument to s_sleep must be a constant
        for (size_t i = 0; i < sleep_amount >> 4; i++)
            __builtin_amdgcn_s_sleep(16);
        if (sleep_amount & 8U)
            __builtin_amdgcn_s_sleep(8);
        if (sleep_amount & 4U)
            __builtin_amdgcn_s_sleep(4);
        if (sleep_amount & 2U)
            __builtin_amdgcn_s_sleep(2);
        if (sleep_amount & 1U)
            __builtin_amdgcn_s_sleep(1);
    }

    void FUNC(__assertfail)(uint64_t message,
                            uint64_t file,
                            uint32_t line,
                            uint64_t function,
                            uint64_t char_size)
    {
        (void)char_size;
        [[clang::noinline]] __assert_fail((const char *)message, (const char *)file, line, (const char *)function);
    }

    // * Smallest denormal is 1.4 × 10^-45
    // * Smallest normal is ~1.175494351 × 10^(-38)
    // * Now, 1.175494351×10^-38 / 1.4 × 10^-45  = 8396388 + 31/140
    // * Next power of 2 is 16777216
    const float DENORMAL_TO_NORMAL_FACTOR_F32 = 16777216.0f;
    // * Largest subnormal is ~1.175494210692441e × 10^(-38)
    // * Then any value equal or larger than following will produce subnormals: 8.50706018714406320806444272332455743547934627837873057975602739772164... × 10^37
    const float RCP_DENORMAL_OUTPUT = 8.50706018714406320806444272332455743547934627837873057975602739772164e37f;
    const float REVERSE_DENORMAL_TO_NORMAL_FACTOR_F32 = 0.029387360490963111877208252592662410455594571842846914442095471744599661631813495980086003637902577995683214210345151992265999035207077609582844f;

    float FUNC(sqrt_approx_f32)(float x)
    {
        bool is_subnormal = __builtin_isfpclass(x, __FPCLASS_NEGSUBNORMAL | __FPCLASS_POSSUBNORMAL);
        float input = x;
        if (is_subnormal)
            input = x * DENORMAL_TO_NORMAL_FACTOR_F32;
        float value = __builtin_amdgcn_sqrtf(input);
        if (is_subnormal)
            return value * 0.000244140625f;
        else
            return value;
    }

    float FUNC(rsqrt_approx_f32)(float x)
    {
        bool is_subnormal = __builtin_isfpclass(x, __FPCLASS_NEGSUBNORMAL | __FPCLASS_POSSUBNORMAL);
        float input = x;
        if (is_subnormal)
            input = x * DENORMAL_TO_NORMAL_FACTOR_F32;
        float value = __builtin_amdgcn_rsqf(input);
        if (is_subnormal)
            return value * 4096.0f;
        else
            return value;
    }

    float FUNC(rcp_approx_f32)(float x)
    {
        float factor = 1.0f;
        if (__builtin_isfpclass(x, __FPCLASS_NEGSUBNORMAL | __FPCLASS_POSSUBNORMAL))
        {
            factor = DENORMAL_TO_NORMAL_FACTOR_F32;
        }
        if (std::fabs(x) >= RCP_DENORMAL_OUTPUT)
        {
            factor = REVERSE_DENORMAL_TO_NORMAL_FACTOR_F32;
        }
        return __builtin_amdgcn_rcpf(x * factor) * factor;
    }

    // When x = -126, exp2(x) = 2^(-126) ≈ 1.175494351 × 10^(-38),
    // which is the smallest normalized number in FP32
    // ex2 on a packed pair. The hardware instruction is scalar, so each element
    // goes through it separately, widened to float and rounded once on the way back.
    // Half precision tops out well inside the normal range of float, so the
    // underflow handling the f32 helper needs is not required here.
    f16x2 FUNC(ex2_approx_f16x2)(f16x2 x)
    {
        return f16x2{f16(__builtin_amdgcn_exp2f(float(x.x))),
                     f16(__builtin_amdgcn_exp2f(float(x.y)))};
    }

    bf16x2 FUNC(ex2_approx_bf16x2)(bf16x2 x)
    {
        return bf16x2{bf16(__builtin_amdgcn_exp2f(float(x.x))),
                      bf16(__builtin_amdgcn_exp2f(float(x.y)))};
    }

    float FUNC(ex2_approx_f32)(float x)
    {
        bool special_handling = x < -126.0f;
        float input = x;
        if (special_handling)
            input *= 0.5f;
        float result = __builtin_amdgcn_exp2f(input);
        if (special_handling)
            return result * result;
        else
            return result;
    }

    float FUNC(lg2_approx_f32)(float x)
    {
        bool is_subnormal = __builtin_isfpclass(x, __FPCLASS_NEGSUBNORMAL | __FPCLASS_POSSUBNORMAL);
        float input = x;
        if (is_subnormal)
            input = x * DENORMAL_TO_NORMAL_FACTOR_F32;
        float value = __builtin_amdgcn_logf(input);
        if (is_subnormal)
            return value - 24.0f;
        else
            return value;
    }

    // Logic taken from legalizeFSQRTF32/lowerFSQRTF32 in LLVM AMDGPU target
    __device__ static float precise_square_root(float x, bool needs_denorm_handling)
    {

        // Constants for denormal handling
        const float scale_threshold = 0x1.0p-96f;   // Very small value threshold
        const float scale_up_factor = 0x1.0p+32f;   // 2^32
        const float scale_down_factor = 0x1.0p-16f; // 2^-16

        // Check if input needs scaling (for very small values)
        bool need_scale = scale_threshold > x;
        auto scaled = scale_up_factor * x;

        // Scale up input if needed
        float sqrt_x = need_scale ? scaled : x;

        float sqrt_s;

        // Check if we need special denormal handling

        if (needs_denorm_handling)
        {
            // Use hardware sqrt as initial approximation
            sqrt_s = __builtin_sqrtf(sqrt_x); // Or equivalent hardware instruction

            // Bit manipulations to get next values up/down
            uint32_t sqrt_s_bits = std::bit_cast<uint32_t>(sqrt_s);

            // Next value down (subtract 1 from bit pattern)
            uint32_t sqrt_s_next_down_bits = sqrt_s_bits - 1;
            float sqrt_s_next_down = std::bit_cast<float>(sqrt_s_next_down_bits);

            // Calculate residual: x - sqrt_next_down * sqrt
            float neg_sqrt_s_next_down = -sqrt_s_next_down;
            float sqrt_vp = std::fma(neg_sqrt_s_next_down, sqrt_s, sqrt_x);

            // Next value up (add 1 to bit pattern)
            uint32_t sqrt_s_next_up_bits = sqrt_s_bits + 1;
            float sqrt_s_next_up = std::bit_cast<float>(sqrt_s_next_up_bits);

            // Calculate residual: x - sqrt_next_up * sqrt
            float neg_sqrt_s_next_up = -sqrt_s_next_up;
            float sqrt_vs = std::fma(neg_sqrt_s_next_up, sqrt_s, sqrt_x);

            // Select correctly rounded result
            if (sqrt_vp <= 0.0f)
            {
                sqrt_s = sqrt_s_next_down;
            }

            if (sqrt_vs > 0.0f)
            {
                sqrt_s = sqrt_s_next_up;
            }
        }
        else
        {
            // Use Newton-Raphson method with reciprocal square root

            // Initial approximation
            float sqrt_r = __builtin_amdgcn_rsqf(sqrt_x); // Or equivalent hardware 1/sqrt instruction
            sqrt_s = sqrt_x * sqrt_r;

            // Refine approximation
            float half = 0.5f;
            float sqrt_h = sqrt_r * half;
            float neg_sqrt_h = -sqrt_h;

            // Calculate error term
            float sqrt_e = std::fma(neg_sqrt_h, sqrt_s, half);

            // First refinement
            sqrt_h = std::fma(sqrt_h, sqrt_e, sqrt_h);
            sqrt_s = std::fma(sqrt_s, sqrt_e, sqrt_s);

            // Second refinement
            float neg_sqrt_s = -sqrt_s;
            float sqrt_d = std::fma(neg_sqrt_s, sqrt_s, sqrt_x);
            sqrt_s = std::fma(sqrt_d, sqrt_h, sqrt_s);
        }

        // Scale back if input was scaled
        if (need_scale)
        {
            sqrt_s *= scale_down_factor;
        }

        // Special case handling for zero and infinity
        bool is_zero_or_inf = __builtin_isfpclass(sqrt_x, __FPCLASS_POSINF | __FPCLASS_POSZERO | __FPCLASS_NEGZERO);

        return is_zero_or_inf ? sqrt_x : sqrt_s;
    }

    float FUNC(sqrt_rn_f32)(float x)
    {
        return precise_square_root(x, true);
    }

    float FUNC(sqrt_rn_ftz_f32)(float x)
    {
        return precise_square_root(x, false);
    }

    struct DivRnFtzF32Part1Result
    {
        float fma_4;
        float fma_1;
        float fma_3;
        uint8_t numerator_scaled_flag;
    };

    DivRnFtzF32Part1Result FUNC(div_f32_part1)(float lhs, float rhs)
    {
        float one = 1.0f;

        // Division scale operations
        bool denominator_scaled_flag;
        float denominator_scaled = __builtin_amdgcn_div_scalef(lhs, rhs, false, &denominator_scaled_flag);

        bool numerator_scaled_flag;
        float numerator_scaled = __builtin_amdgcn_div_scalef(lhs, rhs, true, &numerator_scaled_flag);

        // Reciprocal approximation
        float approx_rcp = __builtin_amdgcn_rcpf(denominator_scaled);
        float neg_div_scale0 = -denominator_scaled;

        // Perform division approximation steps
        float fma_0 = fmaf(neg_div_scale0, approx_rcp, one);
        float fma_1 = fmaf(fma_0, approx_rcp, approx_rcp);
        float mul = numerator_scaled * fma_1;
        float fma_2 = fmaf(neg_div_scale0, mul, numerator_scaled);
        float fma_3 = fmaf(fma_2, fma_1, mul);
        float fma_4 = fmaf(neg_div_scale0, fma_3, numerator_scaled);
        return {fma_4, fma_1, fma_3, numerator_scaled_flag};
    }

    __device__ static float div_f32_part2(float x, float y, DivRnFtzF32Part1Result part1)
    {
        float fmas = __builtin_amdgcn_div_fmasf(part1.fma_4, part1.fma_1, part1.fma_3, part1.numerator_scaled_flag);
        float result = __builtin_amdgcn_div_fixupf(fmas, y, x);

        return result;
    }

    float FUNC(div_f32_part2)(float x, float y,
                              float fma_4,
                              float fma_1,
                              float fma_3,
                              uint8_t numerator_scaled_flag)
    {
        return div_f32_part2(x, y, {fma_4, fma_1, fma_3, numerator_scaled_flag});
    }

    struct DivRnFtzF64Part1Result
    {
        double fma4;
        double fma3;
        double mul;
        uint8_t num_scaled;
    };

    DivRnFtzF64Part1Result FUNC(div_f64_part1)(double x, double y)
    {
        bool den_scaled, num_scaled;
        double div_scale0 = __builtin_amdgcn_div_scale(x, y, false, &den_scaled);
        double div_scale1 = __builtin_amdgcn_div_scale(x, y, true, &num_scaled);

        double neg_div_scale0 = -div_scale0;
        double rcp = __builtin_amdgcn_rcp(div_scale0);
        double fma0 = __builtin_fma(neg_div_scale0, rcp, 1.0);
        double fma1 = __builtin_fma(rcp, fma0, rcp);
        double fma2 = __builtin_fma(neg_div_scale0, fma1, 1.0);
        double fma3 = __builtin_fma(fma1, fma2, fma1);

        double mul = div_scale1 * fma3;
        double fma4 = __builtin_fma(neg_div_scale0, mul, div_scale1);
        return {fma4, fma3, mul, num_scaled};
    }

    __device__ static double div_f64_part2(double x, double y, DivRnFtzF64Part1Result part1)
    {
        double fmas = __builtin_amdgcn_div_fmas(part1.fma4, part1.fma3, part1.mul, part1.num_scaled);
        return __builtin_amdgcn_div_fixup(fmas, y, x);
    }

    double FUNC(div_f64_part2)(double x, double y,
                               double fma4,
                               double fma3,
                               double mul,
                               uint8_t num_scaled)
    {
        return div_f64_part2(x, y, {fma4, fma3, mul, num_scaled});
    }

    // Taken from LLVM, pasted here because LLVM doesn't support constrained fdiv
    __device__ float FUNC(div_full_f32)(float a, float b)
    {
        float mb = __builtin_amdgcn_frexp_mantf(b);
        int eb = __builtin_amdgcn_frexp_expf(b);
        float r = __builtin_amdgcn_rcpf(mb);
        float ma = __builtin_amdgcn_frexp_mantf(a);
        int ea = __builtin_amdgcn_frexp_expf(a);
        return __builtin_ldexpf(ma * r, ea - eb);
    }

    __device__ static __hip_fp8_storage_t cvt_float_to_fp8(float f, __hip_fp8_interpretation_t interp)
    {
        const uint32_t bits = reinterpret_cast<uint32_t &>(f);
        const uint8_t sign = (bits & 0x80000000) ? 0x80 : 0x0;
        const uint32_t abs = bits & 0x7fffffff;

        const uint32_t min = interp == __HIP_E4M3 ? 0x3A800000 : 0x37000000;
        if (abs < min)
        {
            return sign; // +/- 0
        }

        return __hip_cvt_float_to_fp8(f, __HIP_SATFINITE, interp);
    }

    struct Fp8x2
    {
        __hip_fp8_storage_t b : 8;
        __hip_fp8_storage_t a : 8;
    };

    Fp8x2 FUNC(cvt_rn_satfinite_e4m3x2_f32)(float a, float b)
    {
        // If built-in support for fp8 formats is added to LLVM IR we should switch to use that.
        return {cvt_float_to_fp8(b, __HIP_E4M3), cvt_float_to_fp8(a, __HIP_E4M3)};
    }

    Fp8x2 FUNC(cvt_rn_satfinite_e5m2x2_f32)(float a, float b)
    {
        return {cvt_float_to_fp8(b, __HIP_E5M2), cvt_float_to_fp8(a, __HIP_E5M2)};
    }

    // The low half of the source lands in the low byte of the result, matching the
    // f32 form where the second operand takes the low byte. .relu clamps to
    // [0, +inf) first; the comparison is false for NaN, so NaN maps to zero as PTX
    // requires.
    __device__ static Fp8x2 cvt_f16x2_to_fp8x2(f16x2 in, __hip_fp8_interpretation_t interp, bool relu)
    {
        float low = float(in.x);
        float high = float(in.y);
        if (relu)
        {
            low = low > 0.0f ? low : 0.0f;
            high = high > 0.0f ? high : 0.0f;
        }
        return {cvt_float_to_fp8(low, interp), cvt_float_to_fp8(high, interp)};
    }

    // The same conversion as cvt_f16x2_to_fp8x2 for e4m3 without relu, bit for
    // bit, but without going by way of float and a software routine twice.
    //
    // It earns a path of its own by being the most frequent expensive
    // instruction in the network: an instruction census of the busiest DLSS
    // kernel counts 324 of these against 288 matrix multiplies.
    //
    // tools/f16_to_e4m3_check.cpp compares it against the general routine over
    // all 65536 f16 values, in both halves. Matching exactly is the point -- a
    // conversion that were merely as accurate would move the network's output
    // for reasons that would be very hard to trace later.
    __device__ static inline Fp8x2 cvt_f16x2_to_e4m3x2(f16x2 in)
    {
        const uint32_t bits = std::bit_cast<uint32_t>(in);
        const uint32_t magnitude = bits & 0x7FFF7FFFu;
        // Infinity and NaN alike come out as e4m3's NaN, which is what the
        // general routine does. Adding 0x400 carries into bit 15 for exactly
        // those, and cannot carry out of its own half.
        const uint32_t is_special = (magnitude + 0x04000400u) & 0x80008000u;

        const f16x2 mag = std::bit_cast<f16x2>(magnitude);

        // Where the answer is a normal e4m3, multiplying by 2^-8 is exact and
        // the encoding is the top seven bits of what comes out.
        const uint32_t scaled = std::bit_cast<uint32_t>(mag * f16(0.00390625f));
        // Round to nearest even while dropping the seven low mantissa bits.
        const uint32_t rounded = scaled + 0x003F003Fu + ((scaled >> 7) & 0x00010001u);

        // Where the answer is a denormal, that would round once in the multiply
        // and again in the shift, and double rounding gets 84 of the 65536
        // values wrong. Denormals are whole multiples of 2^-9, so round straight
        // to that step instead: an f16 near two has its last bit worth exactly
        // 2^-9, so adding two and taking it away again leaves the multiple. The
        // multiple is the encoding, and where it comes to eight that is the
        // smallest normal, whose encoding is eight as well.
        const f16x2 two = {f16(2.0f), f16(2.0f)};
        const f16x2 stepped = ((mag + two) - two) * f16(512.0f);

        // 0x2400 is 2^-6, the smallest normal e4m3.
        // Straight from f16 to an integer. Going by way of float cost a
        // v_cvt_f32_f16 on every conversion -- 1541 of them in one kernel of
        // the network -- for a value that is always a whole number under nine.
        uint32_t low = (magnitude & 0xFFFFu) < 0x2400u ? uint32_t(stepped.x)
                                                       : (rounded & 0xFFFFu) >> 7;
        uint32_t high = (magnitude >> 16) < 0x2400u ? uint32_t(stepped.y) : rounded >> 23;
        if (low > 0x7Eu) low = 0x7Eu;
        if (high > 0x7Eu) high = 0x7Eu;
        if (is_special & 0x00008000u) low = 0x7Fu;
        if (is_special & 0x80000000u) high = 0x7Fu;
        low |= (bits >> 8) & 0x80u;
        high |= (bits >> 24) & 0x80u;
        return {__hip_fp8_storage_t(low), __hip_fp8_storage_t(high)};
    }

    Fp8x2 FUNC(cvt_rn_satfinite_e4m3x2_f16x2)(f16x2 in)
    {
        return cvt_f16x2_to_e4m3x2(in);
    }

    Fp8x2 FUNC(cvt_rn_satfinite_relu_e4m3x2_f16x2)(f16x2 in)
    {
        return cvt_f16x2_to_fp8x2(in, __HIP_E4M3, true);
    }

    Fp8x2 FUNC(cvt_rn_satfinite_e5m2x2_f16x2)(f16x2 in)
    {
        return cvt_f16x2_to_fp8x2(in, __HIP_E5M2, false);
    }

    Fp8x2 FUNC(cvt_rn_satfinite_relu_e5m2x2_f16x2)(f16x2 in)
    {
        return cvt_f16x2_to_fp8x2(in, __HIP_E5M2, true);
    }

    __half2 FUNC(cvt_rn_f16x2_e4m3x2)(__hip_fp8x2_e4m3 in)
    {
        return in;
    }

    __half2 FUNC(cvt_rn_f16x2_e5m2x2)(__hip_fp8x2_e5m2 in)
    {
        return in;
    }

    __device__ static inline uint32_t ballot(bool value, bool negate)
    {
        __builtin_amdgcn_wave_barrier();
        return __builtin_amdgcn_ballot_w32(negate ? !value : value);
    }

    bool FUNC(vote_sync_any_pred)(bool value, uint32_t membermask __attribute__((unused)))
    {
        return ballot(value, false) != 0;
    }

    bool FUNC(vote_sync_any_pred_negate)(bool value, uint32_t membermask __attribute__((unused)))
    {
        return ballot(value, true) != 0;
    }

    // IMPORTANT: exec mask must be a subset of membermask, the behavior is undefined otherwise
    bool FUNC(vote_sync_all_pred)(bool value, uint32_t membermask __attribute__((unused)))
    {
        return ballot(value, false) == __builtin_amdgcn_read_exec_lo();
    }

    // also known as "none"
    bool FUNC(vote_sync_all_pred_negate)(bool value, uint32_t membermask __attribute__((unused)))
    {
        return ballot(value, false) == 0;
    }

    uint32_t FUNC(vote_sync_ballot_b32)(bool value, uint32_t membermask __attribute__((unused)))
    {
        return ballot(value, false);
    }

    uint32_t FUNC(vote_sync_ballot_b32_negate)(bool value, uint32_t membermask __attribute__((unused)))
    {
        return ballot(value, true);
    }

    uint32_t FUNC(vote_ballot_b32)(bool value)
    {
        return ballot(value, false);
    }

    uint32_t FUNC(vote_ballot_b32_negate)(bool value)
    {
        return ballot(value, true);
    }

    uint32_t FUNC(match_any_sync_b32)(uint32_t value, uint32_t membermask __attribute__((unused)))
    {
        return uint32_t(__match_any<uint32_t>(value));
    }

    uint32_t FUNC(match_any_sync_b64)(uint64_t value, uint32_t membermask __attribute__((unused)))
    {
        return uint32_t(__match_any<uint64_t>(value));
    }

#define REDUX_SYNC_TYPE_IMPL(reducer, ptx_type, amd_type, cpp_type)                                             \
    cpp_type __ockl_wfred_##reducer##_##amd_type(cpp_type) __device__;                                          \
    cpp_type FUNC(redux_sync_##reducer##_##ptx_type)(cpp_type src, uint32_t membermask __attribute__((unused))) \
    {                                                                                                           \
        return __ockl_wfred_##reducer##_##amd_type(src);                                                        \
    }

#define REDUX_SYNC_IMPL(reducer)                      \
    REDUX_SYNC_TYPE_IMPL(reducer, u32, u32, uint32_t) \
    REDUX_SYNC_TYPE_IMPL(reducer, s32, i32, int32_t)

    REDUX_SYNC_IMPL(add);
    REDUX_SYNC_IMPL(min);
    REDUX_SYNC_IMPL(max);

    __device__ inline static uint32_t load_single_matrix(void SHARED_SPACE *lds_address, uint32_t warp_offset)
    {
        uint32_t laneid = __zluda_ptx_impl_sreg_laneid();
        int32_t row_address = __builtin_amdgcn_ds_bpermute((int32_t)(warp_offset + (laneid / 4U)) << 2U, (int32_t)lds_address);
        uint32_t matrix_cell_address = (uint32_t)row_address + ((laneid % 4) * 4);
        return *((uint32_t SHARED_SPACE *)matrix_cell_address);
    }

    __device__ inline static uint32_t load_single_matrix_trans(void SHARED_SPACE *lds_address, uint32_t warp_offset)
    {
        uint32_t laneid = __zluda_ptx_impl_sreg_laneid();
        int32_t row_address_lo = __builtin_amdgcn_ds_bpermute((int32_t)(warp_offset + ((laneid % 4U) * 2)) << 2U, (int32_t)lds_address);
        uint32_t address_lo = (uint32_t)row_address_lo + ((laneid / 4) * 2);
        uint16_t lo = *((uint16_t SHARED_SPACE *)address_lo);
        int32_t row_address_hi = __builtin_amdgcn_ds_bpermute((int32_t)(warp_offset + ((laneid % 4U) * 2) + 1) << 2U, (int32_t)lds_address);
        uint32_t address_hi = (uint32_t)row_address_hi + ((laneid / 4) * 2);
        uint16_t hi = *((uint16_t SHARED_SPACE *)address_hi);
        return std::bit_cast<uint32_t>(ushort2::Native_vec_{lo, hi});
    }

    // movmatrix transposes the 8x8 b16 matrix the warp holds, one register per lane.
    //
    // The layout is the one load_single_matrix above produces: lane L holds row L/4,
    // columns 2*(L%4) and 2*(L%4)+1, low half first. After transposing, lane L must
    // hold M[2*(L%4)][L/4] and M[2*(L%4)+1][L/4] - the same values that
    // load_single_matrix_trans reads straight from memory, which is what the test
    // for this checks. Element M[r][c] lives in lane 4*r + c/2, half c%2.
    uint32_t FUNC(movmatrix_m8n8_trans_b16)(uint32_t src)
    {
        uint32_t laneid = FUNC_CALL(sreg_laneid)();
        uint32_t column = laneid / 4;         // the column this lane ends up owning
        uint32_t row = (laneid % 4) * 2;      // first of the two rows it takes
        uint32_t half = column % 2;           // which half of the source register
        int32_t low_source = __builtin_amdgcn_ds_bpermute(
            (int32_t)((row * 4 + column / 2) << 2), (int32_t)src);
        int32_t high_source = __builtin_amdgcn_ds_bpermute(
            (int32_t)(((row + 1) * 4 + column / 2) << 2), (int32_t)src);
        uint16_t low = (uint16_t)(((uint32_t)low_source >> (half * 16)) & 0xFFFFu);
        uint16_t high = (uint16_t)(((uint32_t)high_source >> (half * 16)) & 0xFFFFu);
        return std::bit_cast<uint32_t>(ushort2::Native_vec_{low, high});
    }

    uint2::Native_vec_ FUNC(ldmatrix_m8n8_x2_b16)(void SHARED_SPACE *address)
    {
        uint32_t x0 = load_single_matrix(address, 0);
        uint32_t x1 = load_single_matrix(address, 8);
        return uint2::Native_vec_{x0, x1};
    }

    uint4::Native_vec_ FUNC(ldmatrix_m8n8_x4_b16)(void SHARED_SPACE *address)
    {
        uint32_t x0 = load_single_matrix(address, 0);
        uint32_t x1 = load_single_matrix(address, 8);
        uint32_t x2 = load_single_matrix(address, 16);
        uint32_t x3 = load_single_matrix(address, 24);
        return uint4::Native_vec_{x0, x1, x2, x3};
    }

    uint4::Native_vec_ FUNC(ldmatrix_m8n8_x4_trans_b16)(void SHARED_SPACE *address)
    {
        uint32_t x0 = load_single_matrix_trans(address, 0);
        uint32_t x1 = load_single_matrix_trans(address, 8);
        uint32_t x2 = load_single_matrix_trans(address, 16);
        uint32_t x3 = load_single_matrix_trans(address, 24);
        return uint4::Native_vec_{x0, x1, x2, x3};
    }

    struct byte4
    {
        union
        {
            uint32_t u32;
            uint8_t u8x4[4];
        };
    } __attribute__((aligned(4)));

    struct byte8
    {
        union
        {
            uint32_t u32x2[2];
            uint8_t u8x8[8];
        };
    } __attribute__((aligned(8)));

    uint32_t FUNC(prmt_b32)(uint32_t x, uint32_t y, uint32_t s)
    {
        byte4 v_perm_selector;
        v_perm_selector.u32 = 0;

        byte8 input;
        input.u32x2[0] = x;
        input.u32x2[1] = y;

        for (size_t i = 0; i < 4; i++)
        {
            uint8_t sel = static_cast<uint8_t>(s >> (i * 4));
            uint8_t addr = sel & 0x7;
            if (sel & 0x8)
            {
                if (addr % 2 == 1)
                {
                    v_perm_selector.u8x4[i] = 0x8 + addr / 2;
                    continue;
                }
            }
            v_perm_selector.u8x4[i] = addr;
        }

        byte4 output;
        output.u32 = __builtin_amdgcn_perm(input.u32x2[1], input.u32x2[0], v_perm_selector.u32);

        for (size_t i = 0; i < 4; i++)
        {
            uint8_t sel = static_cast<uint8_t>(s >> (i * 4));
            uint8_t addr = sel & 0x7;
            if (sel & 0x8)
            {
                if (addr % 2 != 1)
                {
                    output.u8x4[i] = (output.u8x4[i] & 0x80) ? 0xFF : 0x00;
                    continue;
                }
            }
        }

        return output.u32;
    }

    [[clang::noinline]]
    int FUNC(vprintf)(const char *format, void *vlist __attribute__((unused)))
    {
        // TODO: replace calls to vprintf with a raising pass to printf when we have a mechanism
        // to write SSA passes
        // Use https://github.com/ROCm/llvm-project/blob/99a81d16b9d811cadd420190bed16981a0a57bc6/llvm/lib/Transforms/Utils/AMDGPUEmitPrintf.cpp#L426
        return printf("%s", format);
    }
}

template <typename Acc, typename T>
__device__ static Acc dot_product(Acc initial_value, T row[8], T column[8]);

template <>
__device__ int32_t dot_product<int32_t, s8x4>(int32_t initial_value, s8x4 row[8], s8x4 column[8])
{
    int32_t result = initial_value;
    for (int i = 0; i < 8; i++)
    {
        // ockl bug
        if (__oclc_ISA_version == 10103)
        {
            result += int32_t(row[i].x) * int32_t(column[i].x);
            result += int32_t(row[i].y) * int32_t(column[i].y);
            result += int32_t(row[i].z) * int32_t(column[i].z);
            result += int32_t(row[i].w) * int32_t(column[i].w);
        }
        else
        {
            result = __ockl_sdot4(row[i], column[i], result, false);
        }
    }
    return result;
}

template <>
__device__ float dot_product<float, bf16x2>(float initial_value, bf16x2 row[8], bf16x2 column[8])
{
    float result = initial_value;
    for (int i = 0; i < 8; i++)
    {
        result = std::fma(float(row[i].x), float(column[i].x), result);
        result = std::fma(float(row[i].y), float(column[i].y), result);
    }
    return result;
}

template <>
__device__ float dot_product<float, f16x2>(float initial_value, f16x2 row[8], f16x2 column[8])
{
    float result = initial_value;
    for (int i = 0; i < 8; i++)
    {
        // ockl bug
        if (__oclc_ISA_version == 10103)
        {
            result = std::fma(float(row[i].x), float(column[i].x), result);
            result = std::fma(float(row[i].y), float(column[i].y), result);
        }
        else
        {
            result = __ockl_fdot2(row[i], column[i], result, false);
        }
    }
    return result;
}

// Template function because DPP mask must be a compile time constant
__device__ static float e4m3_to_float(unsigned char raw)
{
    return float(__half(__hip_cvt_fp8_to_halfraw(__hip_fp8_storage_t(raw), __HIP_E4M3)));
}

// RDNA3 has no FP8 matrix instruction -- those arrived with RDNA4/gfx1200 -- so
// the products are taken in f32 after widening each byte. Accumulating in float
// and rounding once at the end is if anything more accurate than the hardware,
// which is the same trade the f16 accumulator path already makes.
template <>
__device__ float dot_product<float, e4m3x4>(float initial_value, e4m3x4 row[8], e4m3x4 column[8])
{
    float result = initial_value;
    for (int i = 0; i < 8; i++)
    {
        result = __builtin_fmaf(e4m3_to_float(row[i].x), e4m3_to_float(column[i].x), result);
        result = __builtin_fmaf(e4m3_to_float(row[i].y), e4m3_to_float(column[i].y), result);
        result = __builtin_fmaf(e4m3_to_float(row[i].z), e4m3_to_float(column[i].z), result);
        result = __builtin_fmaf(e4m3_to_float(row[i].w), e4m3_to_float(column[i].w), result);
    }
    return result;
}

template <typename T, const int DPP_MASK>
__device__ static void mma_load_rowcol(T upper_row[8], T lower_row[8], T left_column[8], T right_column[8],
                                       int index, int left_column_start,
                                       uint8_t quad_index,
                                       uint32_t a0a1, uint32_t a2a3,
                                       uint32_t b0b1)
{
    uint8_t laneid = uint8_t(__lane_id());
    uint8_t quad_source = (laneid + quad_index) % 4;
    upper_row[index] = std::bit_cast<T>(__builtin_amdgcn_mov_dpp(std::bit_cast<int32_t>(a0a1), DPP_MASK, 0xf, 0xf, 1));
    lower_row[index] = std::bit_cast<T>(__builtin_amdgcn_mov_dpp(std::bit_cast<int32_t>(a2a3), DPP_MASK, 0xf, 0xf, 1));
    left_column[index] = std::bit_cast<T>(__builtin_amdgcn_ds_bpermute((left_column_start + quad_source) << 2, std::bit_cast<int32_t>(b0b1)));
    right_column[index] = std::bit_cast<T>(__builtin_amdgcn_ds_bpermute((left_column_start + 4 + quad_source) << 2, std::bit_cast<int32_t>(b0b1)));
}

template <typename T>
__device__ static void mma_load_col(T upper_row[16], T lower_row[16], T left_column[16], T right_column[16],
                                    int index, int left_column_start,
                                    uint32_t a0a1, uint32_t a2a3,
                                    uint32_t b0b1)
{
    uint8_t laneid = uint8_t(__lane_id());
    uint8_t quad_source = laneid % 4;
    upper_row[index] = std::bit_cast<T>(a0a1);
    lower_row[index] = std::bit_cast<T>(a2a3);
    left_column[index] = std::bit_cast<T>(__builtin_amdgcn_ds_bpermute((left_column_start + quad_source) << 2, std::bit_cast<int32_t>(b0b1)));
    right_column[index] = std::bit_cast<T>(__builtin_amdgcn_ds_bpermute((left_column_start + 4 + quad_source) << 2, std::bit_cast<int32_t>(b0b1)));
}

template <typename Acc, typename T>
__device__ HIP_vector_base<Acc, 4>::Native_vec_ fallback_mma_sync_aligned(uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg, HIP_vector_base<Acc, 4> c_reg)
{
    uint8_t laneid = uint8_t(FUNC_CALL(sreg_laneid)());
    uint8_t quad_index = laneid % 4;
    const Acc c0 = c_reg.x;
    const Acc c1 = c_reg.y;
    const Acc c2 = c_reg.z;
    const Acc c3 = c_reg.w;
    uint8_t left_column_start = quad_index * 8;
    T upper_row[8];
    T lower_row[8];
    T left_column[8];
    T right_column[8];
    mma_load_col<T>(upper_row, lower_row, left_column, right_column,
                    0, left_column_start,
                    a_reg[0], a_reg[1],
                    b_reg[0]);
    mma_load_rowcol<T, 0b00'11'10'01>(upper_row, lower_row, left_column, right_column,
                                      1, left_column_start,
                                      1,
                                      a_reg[0], a_reg[1],
                                      b_reg[0]);
    mma_load_rowcol<T, 0b01'00'11'10>(upper_row, lower_row, left_column, right_column,
                                      2, left_column_start,
                                      2,
                                      a_reg[0], a_reg[1],
                                      b_reg[0]);
    mma_load_rowcol<T, 0b10'01'00'11>(upper_row, lower_row, left_column, right_column,
                                      3, left_column_start,
                                      3,
                                      a_reg[0], a_reg[1],
                                      b_reg[0]);
    mma_load_col<T>(upper_row, lower_row, left_column, right_column,
                    4, left_column_start,
                    a_reg[2], a_reg[3],
                    b_reg[1]);
    mma_load_rowcol<T, 0b00'11'10'01>(upper_row, lower_row, left_column, right_column,
                                      5, left_column_start,
                                      1,
                                      a_reg[2], a_reg[3],
                                      b_reg[1]);
    mma_load_rowcol<T, 0b01'00'11'10>(upper_row, lower_row, left_column, right_column,
                                      6, left_column_start,
                                      2,
                                      a_reg[2], a_reg[3],
                                      b_reg[1]);
    mma_load_rowcol<T, 0b10'01'00'11>(upper_row, lower_row, left_column, right_column,
                                      7, left_column_start,
                                      3,
                                      a_reg[2], a_reg[3],
                                      b_reg[1]);
    Acc d0 = dot_product<Acc, T>(c0, upper_row, left_column);
    Acc d1 = dot_product<Acc, T>(c1, upper_row, right_column);
    Acc d2 = dot_product<Acc, T>(c2, lower_row, left_column);
    Acc d3 = dot_product<Acc, T>(c3, lower_row, right_column);
    return {d0, d1, d2, d3};
}

extern "C"
{
    // A named wrapper around the intrinsic rather than a bare call, so that
    // there is one place to change if the spelling of the intrinsic ever moves.
    // It used to be marked [[clang::optnone]], for the stated reason that
    // ZLUDA-specific passes could otherwise optimise the intrinsic call away.
    // That is no longer done here for two reasons: the bitcode pipeline below
    // strips optnone out of the shipped .bc anyway, so the protection was not
    // real by the time anything ran; and LLVM's verifier requires optnone to be
    // accompanied by noinline, so the wrapper also carried a noinline that the
    // sed left behind -- and a noinline callee is never inlined, which is
    // exactly what kept these intrinsics out of the kernel's basic blocks and
    // therefore invisible to CombineMMAPass. Without optnone the
    // [[clang::always_inline]] on the call sites below is honoured and the
    // intrinsic lands directly in the FUNC(...) helper body.
    // The name keeps its _optnone suffix: it is a symbol, and renaming it buys
    // nothing that a reader cannot get from this comment.
    static __device__ float4::Native_vec_ __llvm_zluda_mma_m16n8k16_f32_f16_f16_f32_optnone (uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg, float4::Native_vec_ c_reg)
    {
        __device__ uint4::Native_vec_ __llvm_zluda_mma_m16n8k16_f32_f16_f16_f32(uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg, uint4::Native_vec_ c_reg) __asm("llvm.zluda.mma.m16n8k16.f32.f16.f16.f32");
        return std::bit_cast<float4::Native_vec_>(__llvm_zluda_mma_m16n8k16_f32_f16_f16_f32(a_reg, b_reg, std::bit_cast<uint4::Native_vec_>(c_reg)));
    }

    float4::Native_vec_ FUNC(mma_sync_aligned_m16n8k16_row_col_f32_f16_f16_f32)(uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg, float4::Native_vec_ c_reg)
    {
        // The fork already declares this intrinsic and lowers it to the native RDNA3
        // WMMA, exactly as the bf16 form below does; nothing was routed through it.
        // It matters well beyond speed: without it every mma expands to the software
        // fallback inline, and a DLSS module with a thousand of them takes minutes to
        // compile.
        if (ZLUDA_HAS_NATIVE_WMMA)
        {
            [[clang::always_inline]] return __llvm_zluda_mma_m16n8k16_f32_f16_f16_f32_optnone(a_reg, b_reg, c_reg);
        }
        else
        {
            return fallback_mma_sync_aligned<float, f16x2>(a_reg, b_reg, HIP_vector_base<float, 4>(c_reg.x, c_reg.y, c_reg.z, c_reg.w));
        }
    }

    // Same shape, but C and D arrive as four halves packed into two 32 bit
    // registers. Widen to float, reuse the shared fallback, round once on the way
    // out. NVIDIA accumulates in half here, so this is if anything more accurate.
    uint2::Native_vec_ FUNC(mma_sync_aligned_m16n8k16_row_col_f16_f16_f16_f16)(uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg, uint2::Native_vec_ c_reg)
    {
        f16x2 c01 = std::bit_cast<f16x2>(c_reg[0]);
        f16x2 c23 = std::bit_cast<f16x2>(c_reg[1]);
        float4::Native_vec_ d = FUNC_CALL(mma_sync_aligned_m16n8k16_row_col_f32_f16_f16_f32)(
            a_reg, b_reg,
            float4::Native_vec_{float(c01.x), float(c01.y), float(c23.x), float(c23.y)});
        f16x2 d01 = {f16(d.x), f16(d.y)};
        f16x2 d23 = {f16(d.z), f16(d.w)};
        return {std::bit_cast<uint32_t>(d01), std::bit_cast<uint32_t>(d23)};
    }

    // m16n8k8 shares the fragment layout of m16n8k16 restricted to k = 0..7: its
    // two A registers and single B register are exactly the first ones of the k16
    // fragments, and the rest cover k = 8..15. Zeroing those contributes nothing to
    // the sum, so this reduces to the k16 path that is already covered by a test.
    uint2::Native_vec_ FUNC(mma_sync_aligned_m16n8k8_row_col_f16_f16_f16_f16)(uint2::Native_vec_ a_reg, v1s32 b_reg, uint2::Native_vec_ c_reg)
    {
        uint4::Native_vec_ a_k16 = {a_reg[0], a_reg[1], 0u, 0u};
        uint2::Native_vec_ b_k16 = {(uint32_t)b_reg[0], 0u};
        return FUNC_CALL(mma_sync_aligned_m16n8k16_row_col_f16_f16_f16_f16)(a_k16, b_k16, c_reg);
    }

    // wmma.mma.m16n16k16.f16.f16 is, on the architecture this PTX targets, exactly two
    // HMMA.16816.F16 - the same hardware operation mma.sync.m16n8k16 lowers to. The
    // fragment layout is deliberately unspecified in the PTX ISA, so this was derived
    // by compiling the instruction with NVIDIA's own ptxas for sm_89 and reading the
    // SASS: both halves take a[0..3] as A, the first takes b[0..1] with c[0..1] and
    // the second b[2..3] with c[2..3]. Registers a[4..7] and b[4..7] never reach an
    // HMMA operand, which the same experiment confirms by keeping them live and
    // watching them go unused, so they are ignored here too.
    uint4::Native_vec_ FUNC(wmma_mma_m16n16k16_row_col_f16_f16)(v8s32 a, v8s32 b, v4s32 c)
    {
        uint4::Native_vec_ a_fragment = {(uint32_t)a[0], (uint32_t)a[1],
                                         (uint32_t)a[2], (uint32_t)a[3]};
        uint2::Native_vec_ b_first = {(uint32_t)b[0], (uint32_t)b[1]};
        uint2::Native_vec_ b_second = {(uint32_t)b[2], (uint32_t)b[3]};
        uint2::Native_vec_ c_first = {(uint32_t)c[0], (uint32_t)c[1]};
        uint2::Native_vec_ c_second = {(uint32_t)c[2], (uint32_t)c[3]};
        uint2::Native_vec_ d_first =
            FUNC_CALL(mma_sync_aligned_m16n8k16_row_col_f16_f16_f16_f16)(a_fragment, b_first, c_first);
        uint2::Native_vec_ d_second =
            FUNC_CALL(mma_sync_aligned_m16n8k16_row_col_f16_f16_f16_f16)(a_fragment, b_second, c_second);
        return {d_first[0], d_first[1], d_second[0], d_second[1]};
    }

    // A named wrapper around the intrinsic rather than a bare call, so that
    // there is one place to change if the spelling of the intrinsic ever moves.
    // It used to be marked [[clang::optnone]], for the stated reason that
    // ZLUDA-specific passes could otherwise optimise the intrinsic call away.
    // That is no longer done here for two reasons: the bitcode pipeline below
    // strips optnone out of the shipped .bc anyway, so the protection was not
    // real by the time anything ran; and LLVM's verifier requires optnone to be
    // accompanied by noinline, so the wrapper also carried a noinline that the
    // sed left behind -- and a noinline callee is never inlined, which is
    // exactly what kept these intrinsics out of the kernel's basic blocks and
    // therefore invisible to CombineMMAPass. Without optnone the
    // [[clang::always_inline]] on the call sites below is honoured and the
    // intrinsic lands directly in the FUNC(...) helper body.
    // The name keeps its _optnone suffix: it is a symbol, and renaming it buys
    // nothing that a reader cannot get from this comment.
    static __device__ float4::Native_vec_ __llvm_zluda_mma_m16n8k16_f32_bf16_bf16_f32_optnone (uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg, float4::Native_vec_ c_reg)
    {
        __device__ uint4::Native_vec_ __llvm_zluda_mma_m16n8k16_f32_bf16_bf16_f32(uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg, uint4::Native_vec_ c_reg) __asm("llvm.zluda.mma.m16n8k16.f32.bf16.bf16.f32");
        return std::bit_cast<float4::Native_vec_>(__llvm_zluda_mma_m16n8k16_f32_bf16_bf16_f32(a_reg, b_reg, std::bit_cast<uint4::Native_vec_>(c_reg)));
    }

    float4::Native_vec_ FUNC(mma_sync_aligned_m16n8k16_row_col_f32_bf16_bf16_f32)(uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg, float4::Native_vec_ c_reg)
    {
        if (ZLUDA_HAS_NATIVE_WMMA)
        {
            [[clang::always_inline]] return __llvm_zluda_mma_m16n8k16_f32_bf16_bf16_f32_optnone(a_reg, b_reg, c_reg);
        }
        else
        {
            return fallback_mma_sync_aligned<float, bf16x2>(a_reg, b_reg, HIP_vector_base<float, 4>(c_reg.x, c_reg.y, c_reg.z, c_reg.w));
        }
    }

    // A named wrapper around the intrinsic rather than a bare call, so that
    // there is one place to change if the spelling of the intrinsic ever moves.
    // It used to be marked [[clang::optnone]], for the stated reason that
    // ZLUDA-specific passes could otherwise optimise the intrinsic call away.
    // That is no longer done here for two reasons: the bitcode pipeline below
    // strips optnone out of the shipped .bc anyway, so the protection was not
    // real by the time anything ran; and LLVM's verifier requires optnone to be
    // accompanied by noinline, so the wrapper also carried a noinline that the
    // sed left behind -- and a noinline callee is never inlined, which is
    // exactly what kept these intrinsics out of the kernel's basic blocks and
    // therefore invisible to CombineMMAPass. Without optnone the
    // [[clang::always_inline]] on the call sites below is honoured and the
    // intrinsic lands directly in the FUNC(...) helper body.
    // The name keeps its _optnone suffix: it is a symbol, and renaming it buys
    // nothing that a reader cannot get from this comment.
    static __device__ uint4::Native_vec_ __llvm_zluda_mma_m16n8k32_s32_s8_s8_fs32_optnone (uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg, uint4::Native_vec_ c_reg)
    {
        __device__ uint4::Native_vec_ __llvm_zluda_mma_m16n8k32_s32_s8_s8_fs32(uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg, uint4::Native_vec_ c_reg) __asm("llvm.zluda.mma.m16n8k32.s32.s8.s8.s32");
        return __llvm_zluda_mma_m16n8k32_s32_s8_s8_fs32(a_reg, b_reg, c_reg);
    }

    uint4::Native_vec_ FUNC(mma_sync_aligned_m16n8k32_row_col_s32_s8_s8_s32)(uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg, uint4::Native_vec_ c_reg)
    {
        if (ZLUDA_HAS_NATIVE_WMMA)
        {
            [[clang::always_inline]] return __llvm_zluda_mma_m16n8k32_s32_s8_s8_fs32_optnone(a_reg, b_reg, c_reg);
        }
        return std::bit_cast<uint4::Native_vec_>(fallback_mma_sync_aligned<int32_t, s8x4>(a_reg, b_reg, std::bit_cast<HIP_vector_base<int32_t, 4>>(c_reg)));
    }

    // FP8 inputs, f16 accumulator. Used by the DLSS ray reconstruction kernels,
    // which are the only ones in the shipped DLL that reach for FP8 at all.
    //
    // There is deliberately no native branch here yet. RDNA4 does have
    // v_wmma_f32_16x16x16_fp8_fp8, and a runtime test on __oclc_ISA_version folds
    // away at compile time the way the gfx11 branches above do, so the gate would
    // work. What is missing is the mapping: PTX m16n8k32 carries sixteen A bytes
    // per lane over eight columns, the AMD instruction eight bytes over sixteen,
    // so pairs of PTX operations have to be fused the way CombineMMA.cpp already
    // fuses the f16 ones. That pass has no FP8 case, and no gfx12 hardware was
    // available to verify a fragment mapping against -- an unverified one would
    // compile and silently produce wrong pixels. Today every MMA falls back to
    // software on gfx12 regardless; when a native gfx12 path is added, FP8 slots
    // in at the same gate as the rest.
// Widening an FP8 matrix multiply onto the hardware f16 one.
//
// RDNA3's matrix units take f16, bf16 and 8 bit integers, but not e4m3, so the
// FP8 product falls to software: thirty-two scalar multiply-adds per lane per
// instruction. Measured on one DLSS evaluation, kernels using it were a hundred
// per cent of the time.
//
// e4m3 is exactly representable in f16 -- four exponent bits and three of
// mantissa against five and ten -- so widening loses nothing, and one product
// over k=32 becomes two over k=16 on the hardware unit.
//
// The fiddly part is that the two instructions give different k values to
// different lanes. Writing t for a lane's position in its quad, the 8 bit form
// hands lane t the four values k = 4t..4t+3, while the 16 bit form wants
// k = 2t, 2t+1 and k = 2t+8, 2t+9. Those live in lanes t/2 and t/2+2, so each
// half has to be gathered across the quad before it can be used. The
// accumulator needs no such treatment: both forms lay C and D out the same way.
//
// Both gathers are fixed permutations within a quad, which is what makes them
// affordable: DPP applies them as a modifier on a move, in the vector unit.
// This was ds_bpermute first, and measured no faster than the software path it
// replaced -- twelve round trips to local memory per instruction cost about
// what the thirty-two multiply-adds had.
__device__ static inline uint32_t fp8_quad_low(uint32_t value)
{
    // quad_perm[0,0,1,1]: lane t takes what lane t/2 holds.
    return std::bit_cast<uint32_t>(
        __builtin_amdgcn_mov_dpp(std::bit_cast<int32_t>(value), 0x50, 0xF, 0xF, true));
}

__device__ static inline uint32_t fp8_quad_high(uint32_t value)
{
    // quad_perm[2,2,3,3]: the same, two lanes further on.
    return std::bit_cast<uint32_t>(
        __builtin_amdgcn_mov_dpp(std::bit_cast<int32_t>(value), 0xFA, 0xF, 0xF, true));
}

// Two of the four bytes gathered from one lane, widened and packed as the pair
// of halves the hardware instruction expects.
//
// Widening is what this path spends its time on, not multiplying, so it is
// worth doing without a branch and two at a time. Both formats are sign,
// exponent, mantissa in that order, and shifting the seven low bits into
// position lands each value on an f16 whose exponent is biased by fifteen where
// e4m3 biases by seven -- which is to say, on the true value divided by 2^8. An
// e4m3 denormal lands on an f16 denormal by that same factor, so one multiply
// corrects both cases, and it is a packed multiply: both halves at once.
//
// Only NaN falls outside. e4m3 has no infinity, so its single all-ones pattern
// would otherwise come out as an ordinary 480.
//
// This replaces a call through HIP's conversion, which went by way of float and
// back for every one of the twenty-four values an instruction needs.
//
// The numerical battery only feeds this small whole numbers, so it would not
// notice a wrong denormal or a mishandled NaN. tools/e4m3_bits_check.cpp checks
// every one of the 65536 ordered pairs against the definition of the format,
// which also proves the two halves cannot leak into one another.
__device__ static inline uint32_t fp8_widen_pair(uint32_t packed, int pair)
{
    const uint32_t two = pair == 0 ? packed : (packed >> 16);
    // The two bytes, one to each half of the register.
    const uint32_t x = (two & 0xFFu) | ((two & 0xFF00u) << 8);
    const uint32_t sign = (x & 0x00800080u) << 8;
    const uint32_t magnitude = (x & 0x007F007Fu) << 7;
    // Adding one carries into bit 7 only out of 0x7F, e4m3's only NaN.
    const uint32_t is_nan = ((x & 0x007F007Fu) + 0x00010001u) & 0x00800080u;
    const uint32_t nan_mask = (is_nan >> 7) * 0xFFFFu;

    const f16x2 scaled = std::bit_cast<f16x2>(magnitude) * f16(256.0f);
    return sign | (std::bit_cast<uint32_t>(scaled) & ~nan_mask) | (nan_mask & 0x7E007E00u);
}

// Which of the two byte pairs this lane wants out of whatever it is handed.
__device__ static inline int fp8_pair_index()
{
    return int(FUNC_CALL(sreg_laneid)()) & 1;
}

// The A fragment of one k half, widened onto the hardware's f16 form. Split out
// of fp8_mma_half so that the pair helper below can widen one A and hand it to
// two MMAs, which is the whole point of that helper.
__device__ static inline uint4::Native_vec_ fp8_widen_a_half(uint32_t a_row0, uint32_t a_row8,
                                                            int pair)
{
    uint4::Native_vec_ a;
    a[0] = fp8_widen_pair(fp8_quad_low(a_row0), pair);
    a[1] = fp8_widen_pair(fp8_quad_low(a_row8), pair);
    a[2] = fp8_widen_pair(fp8_quad_high(a_row0), pair);
    a[3] = fp8_widen_pair(fp8_quad_high(a_row8), pair);
    return a;
}

__device__ static inline uint2::Native_vec_ fp8_widen_b_half(uint32_t b, int pair)
{
    uint2::Native_vec_ bb;
    bb[0] = fp8_widen_pair(fp8_quad_low(b), pair);
    bb[1] = fp8_widen_pair(fp8_quad_high(b), pair);
    return bb;
}

// One half of the reduction: sixteen of the thirty-two k values.
__device__ static inline float4::Native_vec_ fp8_mma_half(uint32_t a_row0, uint32_t a_row8,
                                                          uint32_t b, float4::Native_vec_ acc)
{
    const int pair = fp8_pair_index();
    return __llvm_zluda_mma_m16n8k16_f32_f16_f16_f32_optnone(
        fp8_widen_a_half(a_row0, a_row8, pair), fp8_widen_b_half(b, pair), acc);
}

    // The body of one m16n8k32 e4m3 instruction, shared by the helper below and
    // by the pair helper beneath it. always_inline is structural rather than an
    // optimisation: CombineMMAPass pairs only intrinsics that sit in one basic
    // block, so the four intrinsic calls two paired instructions make have to
    // land in the pair helper's own body instead of behind another call.
    __device__ static inline __attribute__((always_inline)) uint2::Native_vec_
    fp8_mma_e4m3_m16n8k32(uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg,
                          uint2::Native_vec_ c_reg)
    {
        f16x2 c01 = std::bit_cast<f16x2>(c_reg[0]);
        f16x2 c23 = std::bit_cast<f16x2>(c_reg[1]);
        float4::Native_vec_ d;
        if (ZLUDA_HAS_NATIVE_WMMA)
        {
            d = float4::Native_vec_{float(c01.x), float(c01.y), float(c23.x), float(c23.y)};
            d = fp8_mma_half(a_reg[0], a_reg[1], b_reg[0], d); // k 0..15
            d = fp8_mma_half(a_reg[2], a_reg[3], b_reg[1], d); // k 16..31
        }
        else
        {
            d = fallback_mma_sync_aligned<float, e4m3x4>(
                a_reg, b_reg,
                HIP_vector_base<float, 4>(float(c01.x), float(c01.y), float(c23.x), float(c23.y)));
        }
        f16x2 d01 = {f16(d.x), f16(d.y)};
        f16x2 d23 = {f16(d.z), f16(d.w)};
        return {std::bit_cast<uint32_t>(d01), std::bit_cast<uint32_t>(d23)};
    }

    // noinline rather than FUNC(...) on purpose -- see the pair helper below for
    // what this body costs when it is allowed into the kernel at every call site.
    __device__ __attribute__((retain, noinline)) uint2::Native_vec_
    __zluda_ptx_impl_mma_sync_aligned_m16n8k32_row_col_f16_e4m3_e4m3_f16(
        uint4::Native_vec_ a_reg, uint2::Native_vec_ b_reg, uint2::Native_vec_ c_reg)
    {
        return fp8_mma_e4m3_m16n8k32(a_reg, b_reg, c_reg);
    }

    struct mma_pair_f16
    {
        uint2::Native_vec_ d0;
        uint2::Native_vec_ d1;
    };

    // Two mma.sync that share their A operand, answered by one call.
    //
    // replace_instructions_with_functions.rs emits this when it finds such a
    // pair adjacent in a basic block. Returning two vectors is what lets one
    // call write two destination registers: emit.rs turns a call with more than
    // one return value into a struct return plus an extractvalue per result.
    //
    // Why the pairing is worth having: PTX m16n8k32 gives a lane sixteen A bytes
    // over eight columns where the hardware form takes eight over sixteen, so
    // one instruction on its own uses half the multiply it pays for -- the rest
    // of its B fragment is zeros. Two instructions that share A can share the
    // hardware operation instead, which is the pairing CombineMMAPass performs
    // on the four intrinsics below, and this body is what puts all four in one
    // basic block. The A widening the two instructions have in common is also
    // CSE'd to one here.
    //
    // It has to stay out of line. Making the same intrinsics pairable by
    // inlining the helpers into the kernel is the other route, and it measured
    // 86 -> 156 ms at 640x360, because the pad and split scaffolding is then
    // duplicated at every call site instead of being shared.
    __device__ __attribute__((retain, noinline)) mma_pair_f16
    __zluda_ptx_impl_mma_sync_aligned_m16n8k32_row_col_f16_e4m3_e4m3_f16_pair(
        uint4::Native_vec_ a_reg, uint2::Native_vec_ b0_reg, uint2::Native_vec_ c0_reg,
        uint2::Native_vec_ b1_reg, uint2::Native_vec_ c1_reg)
    {
        mma_pair_f16 pair;
        if (ZLUDA_HAS_NATIVE_WMMA)
        {
            // Read once: both instructions want the same byte pair out of
            // whatever they are handed.
            const int index = fp8_pair_index();
            f16x2 c0_01 = std::bit_cast<f16x2>(c0_reg[0]);
            f16x2 c0_23 = std::bit_cast<f16x2>(c0_reg[1]);
            f16x2 c1_01 = std::bit_cast<f16x2>(c1_reg[0]);
            f16x2 c1_23 = std::bit_cast<f16x2>(c1_reg[1]);
            float4::Native_vec_ d0 = {float(c0_01.x), float(c0_01.y), float(c0_23.x),
                                      float(c0_23.y)};
            float4::Native_vec_ d1 = {float(c1_01.x), float(c1_01.y), float(c1_23.x),
                                      float(c1_23.y)};

            // Interleaved on purpose, and this arrangement is the point of the
            // whole helper. The two intrinsics that share a widened A are the
            // two the combiner pairs, so they are placed next to each other;
            // the only instructions between them are pure arithmetic, which is
            // what its reorder test accepts. Writing this as two calls to
            // fp8_mma_e4m3_m16n8k32 -- the obvious shape -- puts each
            // instruction's own two halves in one block instead and leaves the
            // pair to be matched across blocks, where the pass will not look.
            //
            // Accumulation order per destination is unchanged (k 0..15, then
            // k 16..31), so the results are the same to the bit.
            const uint4::Native_vec_ a_lo = fp8_widen_a_half(a_reg[0], a_reg[1], index);
            const uint2::Native_vec_ b0_lo = fp8_widen_b_half(b0_reg[0], index);
            const uint2::Native_vec_ b1_lo = fp8_widen_b_half(b1_reg[0], index);
            d0 = __llvm_zluda_mma_m16n8k16_f32_f16_f16_f32_optnone(a_lo, b0_lo, d0);
            d1 = __llvm_zluda_mma_m16n8k16_f32_f16_f16_f32_optnone(a_lo, b1_lo, d1);

            const uint4::Native_vec_ a_hi = fp8_widen_a_half(a_reg[2], a_reg[3], index);
            const uint2::Native_vec_ b0_hi = fp8_widen_b_half(b0_reg[1], index);
            const uint2::Native_vec_ b1_hi = fp8_widen_b_half(b1_reg[1], index);
            d0 = __llvm_zluda_mma_m16n8k16_f32_f16_f16_f32_optnone(a_hi, b0_hi, d0);
            d1 = __llvm_zluda_mma_m16n8k16_f32_f16_f16_f32_optnone(a_hi, b1_hi, d1);

            f16x2 d0_01 = {f16(d0.x), f16(d0.y)};
            f16x2 d0_23 = {f16(d0.z), f16(d0.w)};
            f16x2 d1_01 = {f16(d1.x), f16(d1.y)};
            f16x2 d1_23 = {f16(d1.z), f16(d1.w)};
            pair.d0 = {std::bit_cast<uint32_t>(d0_01), std::bit_cast<uint32_t>(d0_23)};
            pair.d1 = {std::bit_cast<uint32_t>(d1_01), std::bit_cast<uint32_t>(d1_23)};
        }
        else
        {
            pair.d0 = fp8_mma_e4m3_m16n8k32(a_reg, b0_reg, c0_reg);
            pair.d1 = fp8_mma_e4m3_m16n8k32(a_reg, b1_reg, c1_reg);
        }
        return pair;
    }
}

template <typename T, typename A, typename B, int BOffset, typename OcklFunc>
__device__ T dp2a_impl(T a, T b, T c, OcklFunc ockl_func)
{
    B b_typed = std::bit_cast<B>(b);
    return ockl_func(std::bit_cast<A>(a), {b_typed[BOffset], b_typed[BOffset + 1]}, c, false);
}

extern "C"
{
    uint32_t FUNC(dp2a_lo_u32_u32)(uint32_t a, uint32_t b, uint32_t c)
    {
        return dp2a_impl<uint32_t, ushort2::Native_vec_, uchar4::Native_vec_, 0>(a, b, c, __ockl_udot2);
    }

    uint32_t FUNC(dp2a_hi_u32_u32)(uint32_t a, uint32_t b, uint32_t c)
    {
        return dp2a_impl<uint32_t, ushort2::Native_vec_, uchar4::Native_vec_, 2>(a, b, c, __ockl_udot2);
    }

    int32_t FUNC(dp2a_lo_s32_s32)(int32_t a, int32_t b, int32_t c)
    {
        return dp2a_impl<int32_t, short2::Native_vec_, char4::Native_vec_, 0>(a, b, c, __ockl_sdot2);
    }

    int32_t FUNC(dp2a_hi_s32_s32)(int32_t a, int32_t b, int32_t c)
    {
        return dp2a_impl<int32_t, short2::Native_vec_, char4::Native_vec_, 2>(a, b, c, __ockl_sdot2);
    }

    // When mixing signed and unsigned a and b the arguments are slightly incorrect,
    // but keeping them all signed avoids Clang warnings and LLVM has no concept of
    // signedness in integer types, so it's fine
    int32_t FUNC(dp2a_lo_s32_u32)(int32_t a, int32_t b, int32_t c)
    {
        return dp2a_impl<int32_t, short2::Native_vec_, uchar4::Native_vec_, 0>(a, b, c, __ockl_sdot2);
    }

    int32_t FUNC(dp2a_hi_s32_u32)(int32_t a, int32_t b, int32_t c)
    {
        return dp2a_impl<int32_t, short2::Native_vec_, uchar4::Native_vec_, 2>(a, b, c, __ockl_sdot2);
    }

    int32_t FUNC(dp2a_lo_u32_s32)(uint32_t a, int32_t b, int32_t c)
    {
        auto a_typed = std::bit_cast<ushort2::Native_vec_>(a);
        auto b_typed = std::bit_cast<char4::Native_vec_>(b);
        return int32_t(a_typed[0]) * int32_t(b_typed[0]) +
               int32_t(a_typed[1]) * int32_t(b_typed[1]) +
               c;
    }

    int32_t FUNC(dp2a_hi_u32_s32)(uint32_t a, int32_t b, int32_t c)
    {
        auto a_typed = std::bit_cast<ushort2::Native_vec_>(a);
        auto b_typed = std::bit_cast<char4::Native_vec_>(b);
        return int32_t(a_typed[0]) * int32_t(b_typed[2]) +
               int32_t(a_typed[1]) * int32_t(b_typed[3]) +
               c;
    }

    static std::pair<GLOBAL_SPACE void *, GLOBAL_SPACE void *> get_image_and_sampler(uint64_t texobj) __device__
    {
        unsigned int GLOBAL_SPACE *image = (unsigned int GLOBAL_SPACE *)texobj;
        unsigned int GLOBAL_SPACE *sampler = image + HIP_SAMPLER_OBJECT_OFFSET_DWORD;
        return {image, sampler};
    }

    static v4f32 sample_1D(GLOBAL_SPACE void *image, GLOBAL_SPACE void *sampler, float coord) __device__
    {
        __device__ v4f32 __llvm_amdgcn_image_sample_lz_1d_v4f32_f32(uint32_t, float, v8s32, v4s32, bool, int, int) __asm("llvm.amdgcn.image.sample.lz.1d.v4f32.f32");
        GLOBAL_SPACE v8s32 *image_typed = (GLOBAL_SPACE v8s32 *)image;
        GLOBAL_SPACE v4s32 *sampler_typed = (GLOBAL_SPACE v4s32 *)sampler;
        return __llvm_amdgcn_image_sample_lz_1d_v4f32_f32(0xf, coord, *image_typed, *sampler_typed, false, 0, 0);
    }

    static v4f32 sample_1Db(GLOBAL_SPACE void *image, s32 coord) __device__
    {
        __device__ v4f32 __llvm_amdgcn_struct_buffer_load_format_v4f32(v4s32, int, int, int, int) __asm("llvm.amdgcn.struct.buffer.load.format.v4f32");
        GLOBAL_SPACE v4s32 *image_typed = (GLOBAL_SPACE v4s32 *)image;
        return __llvm_amdgcn_struct_buffer_load_format_v4f32(*image_typed, coord, 0, 0, 0);
    }
#define tex_1d(RETURN_TYPE)                                                                                                                                                             \
    v4##RETURN_TYPE FUNC(texobj_1d_v4_##RETURN_TYPE##_f32)(uint64_t texobj, v1f32 coord)                                                                                                \
    {                                                                                                                                                                                   \
        auto [i, s] = get_image_and_sampler(texobj);                                                                                                                                    \
        auto result = sample_1D(i, s, coord.x);                                                                                                                                         \
        return v4##RETURN_TYPE{std::bit_cast<RETURN_TYPE>(result.x), std::bit_cast<RETURN_TYPE>(result.y), std::bit_cast<RETURN_TYPE>(result.z), std::bit_cast<RETURN_TYPE>(result.w)}; \
    }                                                                                                                                                                                   \
    v4##RETURN_TYPE FUNC(texref_1d_v4_##RETURN_TYPE##_f32)(struct textureReference GLOBAL_SPACE * texref, v1f32 coord)                                                                  \
    {                                                                                                                                                                                   \
        return FUNC_CALL(texobj_1d_v4_##RETURN_TYPE##_f32)(uint64_t(texref->textureObject), coord);                                                                                     \
    }
#define tex_1db(RETURN_TYPE)                                                                                                                                                            \
    v4##RETURN_TYPE FUNC(texobj_1d_v4_##RETURN_TYPE##_s32)(uint64_t texobj, v1s32 coord)                                                                                                \
    {                                                                                                                                                                                   \
        auto [i, s] = get_image_and_sampler(texobj);                                                                                                                                    \
        auto result = sample_1Db(i, coord.x);                                                                                                                                           \
        return v4##RETURN_TYPE{std::bit_cast<RETURN_TYPE>(result.x), std::bit_cast<RETURN_TYPE>(result.y), std::bit_cast<RETURN_TYPE>(result.z), std::bit_cast<RETURN_TYPE>(result.w)}; \
    }                                                                                                                                                                                   \
    v4##RETURN_TYPE FUNC(texref_1d_v4_##RETURN_TYPE##_s32)(struct textureReference GLOBAL_SPACE * texref, v1s32 coord)                                                                  \
    {                                                                                                                                                                                   \
        return FUNC_CALL(texobj_1d_v4_##RETURN_TYPE##_s32)(uint64_t(texref->textureObject), coord);                                                                                     \
    }

    tex_1d(f32);
    tex_1d(s32);
    tex_1db(s32);
    tex_1db(f32);

    static v4f32 sample_2D(GLOBAL_SPACE void *image, GLOBAL_SPACE void *sampler, v2f32 coord) __device__
    {
        __device__ v4f32 __llvm_amdgcn_image_sample_lz_2d_v4f32_f32(uint32_t, float, float, v8s32, v4s32, bool, int, int) __asm("llvm.amdgcn.image.sample.lz.2d.v4f32.f32");
        GLOBAL_SPACE v8s32 *image_typed = (GLOBAL_SPACE v8s32 *)image;
        GLOBAL_SPACE v4s32 *sampler_typed = (GLOBAL_SPACE v4s32 *)sampler;
        return __llvm_amdgcn_image_sample_lz_2d_v4f32_f32(0xf, coord.x, coord.y, *image_typed, *sampler_typed, false, 0, 0);
    }
#define tex_2d(RETURN_TYPE, COORD_TYPE)                                                                                                                                                 \
    v4##RETURN_TYPE FUNC(texobj_2d_v4_##RETURN_TYPE##_##COORD_TYPE)(uint64_t texobj, v2##COORD_TYPE coord)                                                                              \
    {                                                                                                                                                                                   \
        auto [i, s] = get_image_and_sampler(texobj);                                                                                                                                    \
        auto result = sample_2D(i, s, v2f32{float(coord.x), float(coord.y)});                                                                                                           \
        return v4##RETURN_TYPE{std::bit_cast<RETURN_TYPE>(result.x), std::bit_cast<RETURN_TYPE>(result.y), std::bit_cast<RETURN_TYPE>(result.z), std::bit_cast<RETURN_TYPE>(result.w)}; \
    }                                                                                                                                                                                   \
    v4##RETURN_TYPE FUNC(texref_2d_v4_##RETURN_TYPE##_##COORD_TYPE)(struct textureReference GLOBAL_SPACE * texref, v2##COORD_TYPE coord)                                                \
    {                                                                                                                                                                                   \
        return FUNC_CALL(texobj_2d_v4_##RETURN_TYPE##_##COORD_TYPE)(uint64_t(texref->textureObject), coord);                                                                            \
    }

    static v4f32 sample_2D_lod(GLOBAL_SPACE void *image, GLOBAL_SPACE void *sampler, v2f32 coord, float lod) __device__
    {
        __device__ v4f32 __llvm_amdgcn_image_sample_l_2d_v4f32_f32(uint32_t, float, float, float, v8s32, v4s32, bool, int, int) __asm("llvm.amdgcn.image.sample.l.2d.v4f32.f32");
        GLOBAL_SPACE v8s32 *image_typed = (GLOBAL_SPACE v8s32 *)image;
        GLOBAL_SPACE v4s32 *sampler_typed = (GLOBAL_SPACE v4s32 *)sampler;
        return __llvm_amdgcn_image_sample_l_2d_v4f32_f32(0xf, coord.x, coord.y, lod, *image_typed, *sampler_typed, false, 0, 0);
    }
// tex.level samples at the LOD the instruction carries, so it lowers to
// image.sample.l rather than the image.sample.lz the other forms use.
#define tex_2d_level(RETURN_TYPE, COORD_TYPE)                                                                                                                                           \
    v4##RETURN_TYPE FUNC(texobj_2d_v4_##RETURN_TYPE##_##COORD_TYPE##_level)(uint64_t texobj, v2##COORD_TYPE coord, float lod)                                                           \
    {                                                                                                                                                                                   \
        auto [i, s] = get_image_and_sampler(texobj);                                                                                                                                    \
        auto result = sample_2D_lod(i, s, v2f32{float(coord.x), float(coord.y)}, lod);                                                                                                  \
        return v4##RETURN_TYPE{std::bit_cast<RETURN_TYPE>(result.x), std::bit_cast<RETURN_TYPE>(result.y), std::bit_cast<RETURN_TYPE>(result.z), std::bit_cast<RETURN_TYPE>(result.w)}; \
    }                                                                                                                                                                                   \
    v4##RETURN_TYPE FUNC(texref_2d_v4_##RETURN_TYPE##_##COORD_TYPE##_level)(struct textureReference GLOBAL_SPACE * texref, v2##COORD_TYPE coord, float lod)                             \
    {                                                                                                                                                                                   \
        return FUNC_CALL(texobj_2d_v4_##RETURN_TYPE##_##COORD_TYPE##_level)(uint64_t(texref->textureObject), coord, lod);                                                               \
    }

    tex_2d(f32, f32);
    tex_2d(s32, s32);
    tex_2d_level(f32, f32);

    static void store_2D(uint64_t surfobj, v2s32 coord, v4f32 data) __device__
    {
        // This goes through the same device library entry point HIP's surf2Dwrite
        // uses instead of naming llvm.amdgcn.image.store.2d by hand. Spelling the
        // intrinsic out let the optimizer narrow the call to its single-channel
        // overload, extracting element 0 and dropping the other three without a
        // word - exactly the kind of silent data loss worth avoiding.
        // A surface object is the image descriptor itself, with no sampler after it.
        __device__ void __ockl_image_store_2D(const unsigned int CONSTANT_SPACE *, v2s32, v4f32);
        __ockl_image_store_2D((const unsigned int CONSTANT_SPACE *)surfobj, coord, data);
    }

    void FUNC(sustobj_p_2d_v4_b32)(uint64_t surfobj, v2s32 coord, v4s32 data)
    {
        store_2D(surfobj, coord, std::bit_cast<v4f32>(data));
    }

    // sust.b writes raw bits and takes the x coordinate in bytes, so it has to be
    // scaled down to a sample index first. This mirrors what HIP's surf2Dwrite does:
    // divide by the bytes per channel, then by the channels per pixel, both read
    // from the image descriptor at runtime.
    static int32_t byte_x_to_sample_x(uint64_t surfobj, int32_t x) __device__
    {
        __device__ int __ockl_image_channel_data_type_2D(const unsigned int CONSTANT_SPACE *);
        __device__ int __ockl_image_channel_order_2D(const unsigned int CONSTANT_SPACE *);
        // Indexed by hsa_ext_image_channel_type_t; 3 means "divide by 3".
        static const int channel_bytes_shift[] = {0, 1, 0, 1, 3, 1, 1, 1, 0, 1, 2, 0, 1, 2, 1, 2};
        // Indexed by hsa_ext_image_channel_order_t.
        static const int channel_count_shift[] = {0, 0, 1, 1, 3, 1, 3, 2, 2, 2, 2, 2, 3, 2, 2, 2, 0, 0, 0, 0};
        const unsigned int CONSTANT_SPACE *image = (const unsigned int CONSTANT_SPACE *)surfobj;
        int by_type = channel_bytes_shift[__ockl_image_channel_data_type_2D(image)];
        x = by_type == 3 ? x / 3 : x >> by_type;
        int by_order = channel_count_shift[__ockl_image_channel_order_2D(image)];
        return by_order == 3 ? x / 3 : x >> by_order;
    }

    // Raw values ride in the four 32 bit lanes of the store, each element widened
    // and reinterpreted rather than converted - again as HIP does it.
    static v4f32 raw_lanes(uint32_t a, uint32_t b, uint32_t c, uint32_t d) __device__
    {
        return v4f32{std::bit_cast<float>(a), std::bit_cast<float>(b),
                     std::bit_cast<float>(c), std::bit_cast<float>(d)};
    }

    void FUNC(sustobj_b_2d_b8)(uint64_t surfobj, v2s32 coord, uint8_t data)
    {
        coord.x = byte_x_to_sample_x(surfobj, coord.x);
        store_2D(surfobj, coord, raw_lanes(data, 0, 0, 0));
    }

    void FUNC(sustobj_b_2d_b16)(uint64_t surfobj, v2s32 coord, uint16_t data)
    {
        coord.x = byte_x_to_sample_x(surfobj, coord.x);
        store_2D(surfobj, coord, raw_lanes(data, 0, 0, 0));
    }

    void FUNC(sustobj_b_2d_b32)(uint64_t surfobj, v2s32 coord, uint32_t data)
    {
        coord.x = byte_x_to_sample_x(surfobj, coord.x);
        store_2D(surfobj, coord, raw_lanes(data, 0, 0, 0));
    }

    void FUNC(sustobj_b_2d_v2_b8)(uint64_t surfobj, v2s32 coord, v2u8 data)
    {
        coord.x = byte_x_to_sample_x(surfobj, coord.x);
        store_2D(surfobj, coord, raw_lanes(data.x, data.y, 0, 0));
    }

    void FUNC(sustobj_b_2d_v2_b16)(uint64_t surfobj, v2s32 coord, v2u16 data)
    {
        coord.x = byte_x_to_sample_x(surfobj, coord.x);
        store_2D(surfobj, coord, raw_lanes(data.x, data.y, 0, 0));
    }

    void FUNC(sustobj_b_2d_v2_b32)(uint64_t surfobj, v2s32 coord, v2u32 data)
    {
        coord.x = byte_x_to_sample_x(surfobj, coord.x);
        store_2D(surfobj, coord, raw_lanes(data.x, data.y, 0, 0));
    }

    void FUNC(sustobj_b_2d_v4_b8)(uint64_t surfobj, v2s32 coord, v4u8 data)
    {
        coord.x = byte_x_to_sample_x(surfobj, coord.x);
        store_2D(surfobj, coord, raw_lanes(data.x, data.y, data.z, data.w));
    }

    void FUNC(sustobj_b_2d_v4_b16)(uint64_t surfobj, v2s32 coord, v4u16 data)
    {
        coord.x = byte_x_to_sample_x(surfobj, coord.x);
        store_2D(surfobj, coord, raw_lanes(data.x, data.y, data.z, data.w));
    }

    void FUNC(sustobj_b_2d_v4_b32)(uint64_t surfobj, v2s32 coord, v4u32 data)
    {
        coord.x = byte_x_to_sample_x(surfobj, coord.x);
        store_2D(surfobj, coord, raw_lanes(data.x, data.y, data.z, data.w));
    }

    void FUNC(sustobj_p_2d_b32)(uint64_t surfobj, v2s32 coord, s32 data)
    {
        // A single channel surface still goes through the four channel store; the
        // descriptor decides how many of them actually land.
        v4f32 splat = {std::bit_cast<float>(data), 0.0f, 0.0f, 0.0f};
        store_2D(surfobj, coord, splat);
    }

    void FUNC(sustobj_p_2d_v2_b32)(uint64_t surfobj, v2s32 coord, v2s32 data)
    {
        v4f32 splat = {std::bit_cast<float>(data.x), std::bit_cast<float>(data.y), 0.0f, 0.0f};
        store_2D(surfobj, coord, splat);
    }

    // The twelve `sustref_*` entry points below are currently unreachable, and are
    // kept only because the assumption they encode is the right one *if* the host
    // side ever provides it. `sust` with a `.surfref` operand is rejected before
    // codegen (the `IMPLEMENTED` list in
    // ptx/src/pass/replace_instructions_with_functions.rs), because nothing in ZLUDA
    // can bind an array to a surface reference: `cuSurfRefSetArray` is an
    // unimplemented stub, while `cuModuleGetSurfRef` is wired to `hipModuleGetTexRef`
    // (zluda/src/impl/module.rs), i.e. to the *texture* reference path. Reading a
    // `.surfref` variable therefore finds nothing, and the store would go to a null
    // descriptor.
    //
    // Two things have to stay true if these are ever switched on:
    //   1. `surfaceObject` is at offset 0 (ROCm hip/surface_types.h), unlike
    //      `textureReference.textureObject`, which `texref_*` reads at offset 72.
    //      The two offsets are not interchangeable.
    //   2. What the runtime writes there has to be a real `hipSurfaceObject_t`, i.e.
    //      the page made by `cuSurfObjectCreate`, not a texture object: a texture
    //      object's descriptor says read-only in byte 14, and hardware rejects a
    //      store through it.
    void FUNC(sustref_p_2d_b32)(struct surfaceReference GLOBAL_SPACE * surfref, v2s32 coord, s32 data)
    {
        FUNC_CALL(sustobj_p_2d_b32)(uint64_t(surfref->surfaceObject), coord, data);
    }

    void FUNC(sustref_p_2d_v2_b32)(struct surfaceReference GLOBAL_SPACE * surfref, v2s32 coord, v2s32 data)
    {
        FUNC_CALL(sustobj_p_2d_v2_b32)(uint64_t(surfref->surfaceObject), coord, data);
    }

    void FUNC(sustref_p_2d_v4_b32)(struct surfaceReference GLOBAL_SPACE * surfref, v2s32 coord, v4s32 data)
    {
        FUNC_CALL(sustobj_p_2d_v4_b32)(uint64_t(surfref->surfaceObject), coord, data);
    }

    void FUNC(sustref_b_2d_b8)(struct surfaceReference GLOBAL_SPACE * surfref, v2s32 coord, uint8_t data)
    {
        FUNC_CALL(sustobj_b_2d_b8)(uint64_t(surfref->surfaceObject), coord, data);
    }

    void FUNC(sustref_b_2d_b16)(struct surfaceReference GLOBAL_SPACE * surfref, v2s32 coord, uint16_t data)
    {
        FUNC_CALL(sustobj_b_2d_b16)(uint64_t(surfref->surfaceObject), coord, data);
    }

    void FUNC(sustref_b_2d_b32)(struct surfaceReference GLOBAL_SPACE * surfref, v2s32 coord, uint32_t data)
    {
        FUNC_CALL(sustobj_b_2d_b32)(uint64_t(surfref->surfaceObject), coord, data);
    }

    void FUNC(sustref_b_2d_v2_b8)(struct surfaceReference GLOBAL_SPACE * surfref, v2s32 coord, v2u8 data)
    {
        FUNC_CALL(sustobj_b_2d_v2_b8)(uint64_t(surfref->surfaceObject), coord, data);
    }

    void FUNC(sustref_b_2d_v2_b16)(struct surfaceReference GLOBAL_SPACE * surfref, v2s32 coord, v2u16 data)
    {
        FUNC_CALL(sustobj_b_2d_v2_b16)(uint64_t(surfref->surfaceObject), coord, data);
    }

    void FUNC(sustref_b_2d_v2_b32)(struct surfaceReference GLOBAL_SPACE * surfref, v2s32 coord, v2u32 data)
    {
        FUNC_CALL(sustobj_b_2d_v2_b32)(uint64_t(surfref->surfaceObject), coord, data);
    }

    void FUNC(sustref_b_2d_v4_b8)(struct surfaceReference GLOBAL_SPACE * surfref, v2s32 coord, v4u8 data)
    {
        FUNC_CALL(sustobj_b_2d_v4_b8)(uint64_t(surfref->surfaceObject), coord, data);
    }

    void FUNC(sustref_b_2d_v4_b16)(struct surfaceReference GLOBAL_SPACE * surfref, v2s32 coord, v4u16 data)
    {
        FUNC_CALL(sustobj_b_2d_v4_b16)(uint64_t(surfref->surfaceObject), coord, data);
    }

    void FUNC(sustref_b_2d_v4_b32)(struct surfaceReference GLOBAL_SPACE * surfref, v2s32 coord, v4u32 data)
    {
        FUNC_CALL(sustobj_b_2d_v4_b32)(uint64_t(surfref->surfaceObject), coord, data);
    }
    tex_2d(f32, s32);
    tex_2d(s32, f32);

// An .f16 destination gets the sampled values converted to half rather than
// reinterpreted, so it cannot go through tex_2d above, which bit_casts.
#define tex_2d_f16(COORD_TYPE)                                                                                                                                                          \
    f16x4 FUNC(texobj_2d_v4_f16_##COORD_TYPE)(uint64_t texobj, v2##COORD_TYPE coord)                                                                                                    \
    {                                                                                                                                                                                   \
        auto [i, s] = get_image_and_sampler(texobj);                                                                                                                                    \
        auto result = sample_2D(i, s, v2f32{float(coord.x), float(coord.y)});                                                                                                           \
        return f16x4{f16(result.x), f16(result.y), f16(result.z), f16(result.w)};                                                                                                       \
    }                                                                                                                                                                                   \
    f16x4 FUNC(texref_2d_v4_f16_##COORD_TYPE)(struct textureReference GLOBAL_SPACE * texref, v2##COORD_TYPE coord)                                                                      \
    {                                                                                                                                                                                   \
        return FUNC_CALL(texobj_2d_v4_f16_##COORD_TYPE)(uint64_t(texref->textureObject), coord);                                                                                        \
    }

    tex_2d_f16(s32);
    tex_2d_f16(f32);

// tld4 gathers one component from the four texels of the 2x2 footprint. These go
// through the device library entry points rather than naming the gather4 intrinsic
// directly, for the same reason as the surface store: a hand written intrinsic name
// is remangled from the argument types and can silently pick a different overload.
#define tex_2d_gather(COMP)                                                                                                                                                             \
    v4f32 FUNC(texobj_2d_v4_f32_f32_gather_##COMP)(uint64_t texobj, v2f32 coord)                                                                                                        \
    {                                                                                                                                                                                   \
        __device__ v4f32 __ockl_image_gather4##COMP##_2D(const unsigned int CONSTANT_SPACE *, const unsigned int CONSTANT_SPACE *, v2f32);                                              \
        const unsigned int CONSTANT_SPACE *image = (const unsigned int CONSTANT_SPACE *)texobj;                                                                                         \
        const unsigned int CONSTANT_SPACE *sampler = image + HIP_SAMPLER_OBJECT_OFFSET_DWORD;                                                                                           \
        return __ockl_image_gather4##COMP##_2D(image, sampler, coord);                                                                                                                  \
    }                                                                                                                                                                                   \
    v4f32 FUNC(texref_2d_v4_f32_f32_gather_##COMP)(struct textureReference GLOBAL_SPACE * texref, v2f32 coord)                                                                          \
    {                                                                                                                                                                                   \
        return FUNC_CALL(texobj_2d_v4_f32_f32_gather_##COMP)(uint64_t(texref->textureObject), coord);                                                                                   \
    }

    tex_2d_gather(r);
    tex_2d_gather(g);
    tex_2d_gather(b);
    tex_2d_gather(a);

    static v4f32 sample_3D(GLOBAL_SPACE void *image, GLOBAL_SPACE void *sampler, v4f32 coord) __device__
    {
        __device__ v4f32 __llvm_amdgcn_image_sample_lz_3d_v4f32_f32(uint32_t, float, float, float, v8s32, v4s32, bool, int, int) __asm("llvm.amdgcn.image.sample.lz.3d.v4f32.f32");
        GLOBAL_SPACE v8s32 *image_typed = (GLOBAL_SPACE v8s32 *)image;
        GLOBAL_SPACE v4s32 *sampler_typed = (GLOBAL_SPACE v4s32 *)sampler;
        return __llvm_amdgcn_image_sample_lz_3d_v4f32_f32(0xf, coord.x, coord.y, coord.z, *image_typed, *sampler_typed, false, 0, 0);
    }
#define tex_3d(RETURN_TYPE, COORD_TYPE)                                                                                                                                                 \
    v4##RETURN_TYPE FUNC(texobj_3d_v4_##RETURN_TYPE##_##COORD_TYPE)(uint64_t texobj, v4##COORD_TYPE coord)                                                                              \
    {                                                                                                                                                                                   \
        auto [i, s] = get_image_and_sampler(texobj);                                                                                                                                    \
        auto result = sample_3D(i, s, v4f32{float(coord.x), float(coord.y), float(coord.z), float(coord.w)});                                                                           \
        return v4##RETURN_TYPE{std::bit_cast<RETURN_TYPE>(result.x), std::bit_cast<RETURN_TYPE>(result.y), std::bit_cast<RETURN_TYPE>(result.z), std::bit_cast<RETURN_TYPE>(result.w)}; \
    }                                                                                                                                                                                   \
    v4##RETURN_TYPE FUNC(texref_3d_v4_##RETURN_TYPE##_##COORD_TYPE)(struct textureReference GLOBAL_SPACE * texref, v4##COORD_TYPE coord)                                                \
    {                                                                                                                                                                                   \
        return FUNC_CALL(texobj_3d_v4_##RETURN_TYPE##_##COORD_TYPE)(uint64_t(texref->textureObject), coord);                                                                            \
    }

    tex_3d(f32, f32);
    tex_3d(s32, s32);
    tex_3d(f32, s32);
    tex_3d(s32, f32);

    __device__ half __ocml_tanh_f16(half);
    half FUNC(tanh_f16)(half a)
    {
        return __ocml_tanh_f16(a);
    }

    __device__ float __ocml_tanh_f32(float);
    float FUNC(tanh_f32)(float a)
    {
        return __ocml_tanh_f32(a);
    }
}
