Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s9234
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:49 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: DFF_27/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.15 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1310/Y (NAND4X1_RVT)                    0.23       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.04 f
  U1028/Y (INVX0_RVT)                      0.21       3.25 r
  U1487/Y (AOI222X1_RVT)                   1.01       4.25 f
  U1491/Y (NAND4X0_RVT)                    0.05       4.30 r
  DFF_27/d (dff_183)                       0.00       4.30 r
  DFF_27/q_reg/D (DFFX1_RVT)               0.01       4.32 r
  data arrival time                                   4.32

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_27/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: DFF_63/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.15 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1310/Y (NAND4X1_RVT)                    0.23       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.04 f
  U1028/Y (INVX0_RVT)                      0.21       3.25 r
  U1458/Y (AOI222X1_RVT)                   0.99       4.23 f
  U1463/Y (NAND4X0_RVT)                    0.05       4.28 r
  DFF_63/d (dff_147)                       0.00       4.28 r
  DFF_63/q_reg/D (DFFX1_RVT)               0.01       4.30 r
  data arrival time                                   4.30

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_63/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: DFF_186/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.15 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1310/Y (NAND4X1_RVT)                    0.23       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.04 f
  U1028/Y (INVX0_RVT)                      0.21       3.25 r
  U1408/Y (AOI222X1_RVT)                   0.99       4.23 f
  U1414/Y (NAND4X0_RVT)                    0.05       4.28 r
  DFF_186/d (dff_24)                       0.00       4.28 r
  DFF_186/q_reg/D (DFFX1_RVT)              0.01       4.30 r
  data arrival time                                   4.30

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_186/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.06       2.29
  data required time                                  2.29
  -----------------------------------------------------------
  data required time                                  2.29
  data arrival time                                  -4.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_106/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g314 (in)                                0.00       2.00 r
  U1524/Y (INVX0_RVT)                      0.33       2.33 f
  U1525/Y (NAND3X0_RVT)                    0.17       2.50 r
  U1526/Y (NAND2X0_RVT)                    0.31       2.81 f
  U1008/Y (INVX0_RVT)                      0.25       3.06 r
  U1540/Y (NAND3X0_RVT)                    0.52       3.58 f
  U1010/Y (INVX0_RVT)                      0.17       3.75 r
  U1778/Y (NAND2X0_RVT)                    0.05       3.81 f
  U1779/Y (MUX21X1_RVT)                    0.14       3.95 f
  U1098/Y (AOI21X1_RVT)                    0.12       4.07 r
  U1097/Y (XNOR2X1_RVT)                    0.13       4.20 r
  U882/Y (AO21X1_RVT)                      0.09       4.28 r
  DFF_106/d (dff_104)                      0.00       4.28 r
  DFF_106/q_reg/D (DFFX1_RVT)              0.01       4.30 r
  data arrival time                                   4.30

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_106/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: g94 (input port clocked by ideal_clock1)
  Endpoint: DFF_136/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g94 (in)                                 0.00       2.00 r
  U1563/Y (INVX0_RVT)                      0.08       2.08 f
  U1574/Y (NAND3X0_RVT)                    0.28       2.35 r
  U1025/Y (INVX0_RVT)                      0.09       2.44 f
  U1575/Y (AO21X1_RVT)                     0.10       2.54 f
  U859/Y (MUX21X1_RVT)                     0.16       2.70 f
  U1024/Y (INVX0_RVT)                      0.32       3.02 r
  U1579/Y (NAND4X0_RVT)                    0.11       3.13 f
  U1023/Y (INVX0_RVT)                      0.10       3.23 r
  U1581/Y (AND2X1_RVT)                     0.11       3.35 r
  U1582/Y (MUX21X1_RVT)                    0.10       3.44 r
  U1585/Y (NAND3X0_RVT)                    0.10       3.55 f
  U1589/Y (NAND2X0_RVT)                    0.06       3.61 r
  U1022/Y (AND4X1_RVT)                     0.17       3.78 r
  U905/Y (NBUFFX2_RVT)                     0.31       4.09 r
  U867/Y (AO21X1_RVT)                      0.18       4.27 r
  DFF_136/d (dff_74)                       0.00       4.27 r
  DFF_136/q_reg/D (DFFX1_RVT)              0.01       4.28 r
  data arrival time                                   4.28

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_136/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: g94 (input port clocked by ideal_clock1)
  Endpoint: DFF_130/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g94 (in)                                 0.00       2.00 r
  U1563/Y (INVX0_RVT)                      0.08       2.08 f
  U1574/Y (NAND3X0_RVT)                    0.28       2.35 r
  U1025/Y (INVX0_RVT)                      0.09       2.44 f
  U1575/Y (AO21X1_RVT)                     0.10       2.54 f
  U859/Y (MUX21X1_RVT)                     0.16       2.70 f
  U1024/Y (INVX0_RVT)                      0.32       3.02 r
  U1579/Y (NAND4X0_RVT)                    0.11       3.13 f
  U1023/Y (INVX0_RVT)                      0.10       3.23 r
  U1581/Y (AND2X1_RVT)                     0.11       3.35 r
  U1582/Y (MUX21X1_RVT)                    0.10       3.44 r
  U1585/Y (NAND3X0_RVT)                    0.10       3.55 f
  U1589/Y (NAND2X0_RVT)                    0.06       3.61 r
  U1022/Y (AND4X1_RVT)                     0.17       3.78 r
  U905/Y (NBUFFX2_RVT)                     0.31       4.09 r
  U906/Y (AO21X1_RVT)                      0.18       4.27 r
  DFF_130/d (dff_80)                       0.00       4.27 r
  DFF_130/q_reg/D (DFFX1_RVT)              0.01       4.28 r
  data arrival time                                   4.28

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_130/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: g94 (input port clocked by ideal_clock1)
  Endpoint: DFF_29/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g94 (in)                                 0.00       2.00 r
  U1563/Y (INVX0_RVT)                      0.08       2.08 f
  U1574/Y (NAND3X0_RVT)                    0.28       2.35 r
  U1025/Y (INVX0_RVT)                      0.09       2.44 f
  U1575/Y (AO21X1_RVT)                     0.10       2.54 f
  U859/Y (MUX21X1_RVT)                     0.16       2.70 f
  U1024/Y (INVX0_RVT)                      0.32       3.02 r
  U1579/Y (NAND4X0_RVT)                    0.11       3.13 f
  U1023/Y (INVX0_RVT)                      0.10       3.23 r
  U1581/Y (AND2X1_RVT)                     0.11       3.35 r
  U1582/Y (MUX21X1_RVT)                    0.10       3.44 r
  U1585/Y (NAND3X0_RVT)                    0.10       3.55 f
  U1589/Y (NAND2X0_RVT)                    0.06       3.61 r
  U1022/Y (AND4X1_RVT)                     0.17       3.78 r
  U905/Y (NBUFFX2_RVT)                     0.31       4.09 r
  U877/Y (AO21X1_RVT)                      0.18       4.27 r
  DFF_29/d (dff_181)                       0.00       4.27 r
  DFF_29/q_reg/D (DFFX1_RVT)               0.01       4.28 r
  data arrival time                                   4.28

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_29/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: g639 (input port clocked by ideal_clock1)
  Endpoint: DFF_88/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g639 (in)                                0.00       2.00 r
  U1671/Y (INVX0_RVT)                      1.61       3.61 f
  U1672/Y (AO21X1_RVT)                     0.10       3.70 f
  U1038/Y (INVX0_RVT)                      0.10       3.80 r
  U1796/Y (AND3X1_RVT)                     0.46       4.26 r
  DFF_88/d (dff_122)                       0.00       4.26 r
  DFF_88/q_reg/D (DFFX1_RVT)               0.01       4.27 r
  data arrival time                                   4.27

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_88/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.27
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.97


  Startpoint: g639 (input port clocked by ideal_clock1)
  Endpoint: DFF_158/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g639 (in)                                0.00       2.00 r
  U1671/Y (INVX0_RVT)                      1.61       3.61 f
  U1672/Y (AO21X1_RVT)                     0.10       3.70 f
  U1038/Y (INVX0_RVT)                      0.10       3.80 r
  U1695/Y (AND3X1_RVT)                     0.46       4.26 r
  DFF_158/d (dff_52)                       0.00       4.26 r
  DFF_158/q_reg/D (DFFX1_RVT)              0.01       4.27 r
  data arrival time                                   4.27

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_158/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.27
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.97


  Startpoint: g639 (input port clocked by ideal_clock1)
  Endpoint: DFF_151/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g639 (in)                                0.00       2.00 r
  U1671/Y (INVX0_RVT)                      1.61       3.61 f
  U1672/Y (AO21X1_RVT)                     0.10       3.70 f
  U1038/Y (INVX0_RVT)                      0.10       3.80 r
  U1700/Y (OA21X1_RVT)                     0.46       4.26 r
  DFF_151/d (dff_59)                       0.00       4.26 r
  DFF_151/q_reg/D (DFFX1_RVT)              0.01       4.27 r
  data arrival time                                   4.27

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_151/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.27
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.97


  Startpoint: g639 (input port clocked by ideal_clock1)
  Endpoint: DFF_189/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g639 (in)                                0.00       2.00 r
  U1671/Y (INVX0_RVT)                      1.61       3.61 f
  U1672/Y (AO21X1_RVT)                     0.10       3.70 f
  U1038/Y (INVX0_RVT)                      0.10       3.80 r
  U1673/Y (AND2X1_RVT)                     0.45       4.25 r
  DFF_189/d (dff_21)                       0.00       4.25 r
  DFF_189/q_reg/D (DFFX1_RVT)              0.01       4.27 r
  data arrival time                                   4.27

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_189/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.27
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.96


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: DFF_79/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.15 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1310/Y (NAND4X1_RVT)                    0.23       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.04 f
  U1028/Y (INVX0_RVT)                      0.21       3.25 r
  U1444/Y (NAND2X0_RVT)                    0.91       4.16 f
  U879/Y (NAND4X0_RVT)                     0.06       4.21 r
  DFF_79/d (dff_131)                       0.00       4.21 r
  DFF_79/q_reg/D (DFFX1_RVT)               0.01       4.23 r
  data arrival time                                   4.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_79/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.06       2.29
  data required time                                  2.29
  -----------------------------------------------------------
  data required time                                  2.29
  data arrival time                                  -4.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: DFF_90/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.15 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1310/Y (NAND4X1_RVT)                    0.23       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.04 f
  U1028/Y (INVX0_RVT)                      0.21       3.25 r
  U1434/Y (NAND2X0_RVT)                    0.91       4.16 f
  U881/Y (NAND4X0_RVT)                     0.06       4.21 r
  DFF_90/d (dff_120)                       0.00       4.21 r
  DFF_90/q_reg/D (DFFX1_RVT)               0.01       4.23 r
  data arrival time                                   4.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_90/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.06       2.29
  data required time                                  2.29
  -----------------------------------------------------------
  data required time                                  2.29
  data arrival time                                  -4.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: DFF_167/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.15 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1310/Y (NAND4X1_RVT)                    0.23       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.04 f
  U1028/Y (INVX0_RVT)                      0.21       3.25 r
  U1420/Y (NAND2X0_RVT)                    0.91       4.16 f
  U886/Y (NAND4X0_RVT)                     0.06       4.21 r
  DFF_167/d (dff_43)                       0.00       4.21 r
  DFF_167/q_reg/D (DFFX1_RVT)              0.01       4.23 r
  data arrival time                                   4.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_167/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.06       2.29
  data required time                                  2.29
  -----------------------------------------------------------
  data required time                                  2.29
  data arrival time                                  -4.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: DFF_187/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.15 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1310/Y (NAND4X1_RVT)                    0.23       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.04 f
  U1028/Y (INVX0_RVT)                      0.21       3.25 r
  U1359/Y (NAND2X0_RVT)                    0.91       4.16 f
  U887/Y (NAND4X0_RVT)                     0.06       4.21 r
  DFF_187/d (dff_23)                       0.00       4.21 r
  DFF_187/q_reg/D (DFFX1_RVT)              0.01       4.23 r
  data arrival time                                   4.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_187/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.06       2.29
  data required time                                  2.29
  -----------------------------------------------------------
  data required time                                  2.29
  data arrival time                                  -4.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_206/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g314 (in)                                0.00       2.00 f
  U1524/Y (INVX0_RVT)                      0.33       2.33 r
  U1525/Y (NAND3X0_RVT)                    0.20       2.53 f
  U1526/Y (NAND2X0_RVT)                    0.32       2.85 r
  U1554/Y (MUX21X1_RVT)                    0.28       3.14 r
  U1263/Y (AND3X1_RVT)                     0.08       3.22 r
  U1262/Y (OA21X1_RVT)                     0.09       3.31 r
  U1266/Y (INVX0_RVT)                      0.09       3.40 f
  U1265/Y (INVX0_RVT)                      0.16       3.56 r
  U860/Y (AND3X1_RVT)                      0.11       3.67 r
  U1556/Y (NAND3X0_RVT)                    0.07       3.74 f
  U1268/Y (INVX0_RVT)                      0.10       3.84 r
  U953/Y (NBUFFX2_RVT)                     0.20       4.04 r
  U868/Y (AO21X1_RVT)                      0.18       4.22 r
  DFF_206/d (dff_4)                        0.00       4.22 r
  DFF_206/q_reg/D (DFFX1_RVT)              0.01       4.23 r
  data arrival time                                   4.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_206/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g314 (in)                                0.00       2.00 f
  U1524/Y (INVX0_RVT)                      0.33       2.33 r
  U1525/Y (NAND3X0_RVT)                    0.20       2.53 f
  U1526/Y (NAND2X0_RVT)                    0.32       2.85 r
  U1554/Y (MUX21X1_RVT)                    0.28       3.14 r
  U1263/Y (AND3X1_RVT)                     0.08       3.22 r
  U1262/Y (OA21X1_RVT)                     0.09       3.31 r
  U1266/Y (INVX0_RVT)                      0.09       3.40 f
  U1265/Y (INVX0_RVT)                      0.16       3.56 r
  U860/Y (AND3X1_RVT)                      0.11       3.67 r
  U1556/Y (NAND3X0_RVT)                    0.07       3.74 f
  U1268/Y (INVX0_RVT)                      0.10       3.84 r
  U952/Y (NBUFFX2_RVT)                     0.20       4.04 r
  U876/Y (AO21X1_RVT)                      0.18       4.22 r
  DFF_12/d (dff_198)                       0.00       4.22 r
  DFF_12/q_reg/D (DFFX1_RVT)               0.01       4.23 r
  data arrival time                                   4.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_12/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_150/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g314 (in)                                0.00       2.00 f
  U1524/Y (INVX0_RVT)                      0.33       2.33 r
  U1525/Y (NAND3X0_RVT)                    0.20       2.53 f
  U1526/Y (NAND2X0_RVT)                    0.32       2.85 r
  U1554/Y (MUX21X1_RVT)                    0.28       3.14 r
  U1263/Y (AND3X1_RVT)                     0.08       3.22 r
  U1262/Y (OA21X1_RVT)                     0.09       3.31 r
  U1266/Y (INVX0_RVT)                      0.09       3.40 f
  U1265/Y (INVX0_RVT)                      0.16       3.56 r
  U860/Y (AND3X1_RVT)                      0.11       3.67 r
  U1556/Y (NAND3X0_RVT)                    0.07       3.74 f
  U1268/Y (INVX0_RVT)                      0.10       3.84 r
  U952/Y (NBUFFX2_RVT)                     0.20       4.04 r
  U884/Y (AO21X1_RVT)                      0.18       4.22 r
  DFF_150/d (dff_60)                       0.00       4.22 r
  DFF_150/q_reg/D (DFFX1_RVT)              0.01       4.23 r
  data arrival time                                   4.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_150/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_155/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g314 (in)                                0.00       2.00 f
  U1524/Y (INVX0_RVT)                      0.33       2.33 r
  U1525/Y (NAND3X0_RVT)                    0.20       2.53 f
  U1526/Y (NAND2X0_RVT)                    0.32       2.85 r
  U1554/Y (MUX21X1_RVT)                    0.28       3.14 r
  U1263/Y (AND3X1_RVT)                     0.08       3.22 r
  U1262/Y (OA21X1_RVT)                     0.09       3.31 r
  U1266/Y (INVX0_RVT)                      0.09       3.40 f
  U1265/Y (INVX0_RVT)                      0.16       3.56 r
  U860/Y (AND3X1_RVT)                      0.11       3.67 r
  U1556/Y (NAND3X0_RVT)                    0.07       3.74 f
  U1268/Y (INVX0_RVT)                      0.10       3.84 r
  U953/Y (NBUFFX2_RVT)                     0.20       4.04 r
  U885/Y (AO21X1_RVT)                      0.18       4.22 r
  DFF_155/d (dff_55)                       0.00       4.22 r
  DFF_155/q_reg/D (DFFX1_RVT)              0.01       4.23 r
  data arrival time                                   4.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_155/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: g314 (input port clocked by ideal_clock1)
  Endpoint: DFF_65/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g314 (in)                                0.00       2.00 f
  U1524/Y (INVX0_RVT)                      0.33       2.33 r
  U1525/Y (NAND3X0_RVT)                    0.20       2.53 f
  U1526/Y (NAND2X0_RVT)                    0.32       2.85 r
  U1554/Y (MUX21X1_RVT)                    0.28       3.14 r
  U1263/Y (AND3X1_RVT)                     0.08       3.22 r
  U1262/Y (OA21X1_RVT)                     0.09       3.31 r
  U1266/Y (INVX0_RVT)                      0.09       3.40 f
  U1265/Y (INVX0_RVT)                      0.16       3.56 r
  U860/Y (AND3X1_RVT)                      0.11       3.67 r
  U1556/Y (NAND3X0_RVT)                    0.07       3.74 f
  U1268/Y (INVX0_RVT)                      0.10       3.84 r
  U952/Y (NBUFFX2_RVT)                     0.20       4.04 r
  U866/Y (AO21X1_RVT)                      0.18       4.22 r
  DFF_65/d (dff_145)                       0.00       4.22 r
  DFF_65/q_reg/D (DFFX1_RVT)               0.01       4.23 r
  data arrival time                                   4.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_65/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s9234
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:49 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_169/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_27/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_169/q (dff_41)                       0.00       0.59 f
  U981/Y (INVX1_RVT)                       0.05       0.64 r
  U1037/Y (INVX1_RVT)                      0.23       0.86 f
  U1355/Y (INVX0_RVT)                      0.88       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.75       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.03 f
  U1028/Y (INVX0_RVT)                      0.21       3.24 r
  U1487/Y (AOI222X1_RVT)                   1.01       4.25 f
  U1491/Y (NAND4X0_RVT)                    0.05       4.30 r
  DFF_27/d (dff_183)                       0.00       4.30 r
  DFF_27/q_reg/D (DFFX1_RVT)               0.01       4.32 r
  data arrival time                                   4.32

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_27/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: DFF_169/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_63/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_169/q (dff_41)                       0.00       0.59 f
  U981/Y (INVX1_RVT)                       0.05       0.64 r
  U1037/Y (INVX1_RVT)                      0.23       0.86 f
  U1355/Y (INVX0_RVT)                      0.88       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.75       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.03 f
  U1028/Y (INVX0_RVT)                      0.21       3.24 r
  U1458/Y (AOI222X1_RVT)                   0.99       4.23 f
  U1463/Y (NAND4X0_RVT)                    0.05       4.28 r
  DFF_63/d (dff_147)                       0.00       4.28 r
  DFF_63/q_reg/D (DFFX1_RVT)               0.01       4.29 r
  data arrival time                                   4.29

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_63/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: DFF_169/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_186/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_169/q (dff_41)                       0.00       0.59 f
  U981/Y (INVX1_RVT)                       0.05       0.64 r
  U1037/Y (INVX1_RVT)                      0.23       0.86 f
  U1355/Y (INVX0_RVT)                      0.88       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.75       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.03 f
  U1028/Y (INVX0_RVT)                      0.21       3.24 r
  U1408/Y (AOI222X1_RVT)                   0.99       4.23 f
  U1414/Y (NAND4X0_RVT)                    0.05       4.28 r
  DFF_186/d (dff_24)                       0.00       4.28 r
  DFF_186/q_reg/D (DFFX1_RVT)              0.01       4.29 r
  data arrival time                                   4.29

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_186/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.06       2.29
  data required time                                  2.29
  -----------------------------------------------------------
  data required time                                  2.29
  data arrival time                                  -4.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: DFF_169/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_79/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_169/q (dff_41)                       0.00       0.59 f
  U981/Y (INVX1_RVT)                       0.05       0.64 r
  U1037/Y (INVX1_RVT)                      0.23       0.86 f
  U1355/Y (INVX0_RVT)                      0.88       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.75       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.03 f
  U1028/Y (INVX0_RVT)                      0.21       3.24 r
  U1444/Y (NAND2X0_RVT)                    0.91       4.16 f
  U879/Y (NAND4X0_RVT)                     0.06       4.21 r
  DFF_79/d (dff_131)                       0.00       4.21 r
  DFF_79/q_reg/D (DFFX1_RVT)               0.01       4.22 r
  data arrival time                                   4.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_79/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.06       2.29
  data required time                                  2.29
  -----------------------------------------------------------
  data required time                                  2.29
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: DFF_169/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_90/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_169/q (dff_41)                       0.00       0.59 f
  U981/Y (INVX1_RVT)                       0.05       0.64 r
  U1037/Y (INVX1_RVT)                      0.23       0.86 f
  U1355/Y (INVX0_RVT)                      0.88       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.75       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.03 f
  U1028/Y (INVX0_RVT)                      0.21       3.24 r
  U1434/Y (NAND2X0_RVT)                    0.91       4.16 f
  U881/Y (NAND4X0_RVT)                     0.06       4.21 r
  DFF_90/d (dff_120)                       0.00       4.21 r
  DFF_90/q_reg/D (DFFX1_RVT)               0.01       4.22 r
  data arrival time                                   4.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_90/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.06       2.29
  data required time                                  2.29
  -----------------------------------------------------------
  data required time                                  2.29
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: DFF_169/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_167/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_169/q (dff_41)                       0.00       0.59 f
  U981/Y (INVX1_RVT)                       0.05       0.64 r
  U1037/Y (INVX1_RVT)                      0.23       0.86 f
  U1355/Y (INVX0_RVT)                      0.88       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.75       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.03 f
  U1028/Y (INVX0_RVT)                      0.21       3.24 r
  U1420/Y (NAND2X0_RVT)                    0.91       4.16 f
  U886/Y (NAND4X0_RVT)                     0.06       4.21 r
  DFF_167/d (dff_43)                       0.00       4.21 r
  DFF_167/q_reg/D (DFFX1_RVT)              0.01       4.22 r
  data arrival time                                   4.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_167/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.06       2.29
  data required time                                  2.29
  -----------------------------------------------------------
  data required time                                  2.29
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: DFF_169/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_187/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_169/q (dff_41)                       0.00       0.59 f
  U981/Y (INVX1_RVT)                       0.05       0.64 r
  U1037/Y (INVX1_RVT)                      0.23       0.86 f
  U1355/Y (INVX0_RVT)                      0.88       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.75       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.03 f
  U1028/Y (INVX0_RVT)                      0.21       3.24 r
  U1359/Y (NAND2X0_RVT)                    0.91       4.16 f
  U887/Y (NAND4X0_RVT)                     0.06       4.21 r
  DFF_187/d (dff_23)                       0.00       4.21 r
  DFF_187/q_reg/D (DFFX1_RVT)              0.01       4.22 r
  data arrival time                                   4.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_187/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.06       2.29
  data required time                                  2.29
  -----------------------------------------------------------
  data required time                                  2.29
  data arrival time                                  -4.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: DFF_169/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_44/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.18       0.58 r
  DFF_169/q (dff_41)                       0.00       0.58 r
  U981/Y (INVX1_RVT)                       0.05       0.63 f
  U1037/Y (INVX1_RVT)                      0.23       0.86 r
  U1355/Y (INVX0_RVT)                      0.90       1.76 f
  U1310/Y (NAND4X1_RVT)                    0.73       2.49 r
  U1356/Y (AO21X1_RVT)                     0.11       2.60 r
  U1278/Y (OR3X1_RVT)                      0.13       2.73 r
  U1307/Y (INVX0_RVT)                      0.08       2.81 f
  U1301/Y (AND2X1_RVT)                     0.07       2.88 f
  U1119/Y (AND3X1_RVT)                     0.19       3.07 f
  U1299/Y (INVX0_RVT)                      0.10       3.17 r
  U935/Y (NAND3X0_RVT)                     0.30       3.47 f
  U928/Y (OR3X2_RVT)                       0.26       3.73 f
  U872/Y (OA21X1_RVT)                      0.19       3.92 f
  U1469/Y (OA221X1_RVT)                    0.08       3.99 f
  U1306/Y (NAND2X0_RVT)                    0.05       4.05 r
  DFF_44/d (dff_166)                       0.00       4.05 r
  DFF_44/q_reg/D (DFFX1_RVT)               0.01       4.06 r
  data arrival time                                   4.06

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_44/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.06
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: DFF_201/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_119/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_201/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_201/q_reg/Q (DFFX1_RVT)              0.20       0.60 r
  DFF_201/q (dff_9)                        0.00       0.60 r
  U1195/Y (NAND2X0_RVT)                    0.67       1.26 f
  U1500/Y (INVX0_RVT)                      0.28       1.55 r
  U1201/Y (NAND2X0_RVT)                    0.10       1.65 f
  U968/Y (INVX0_RVT)                       0.09       1.74 r
  U1198/Y (NAND2X0_RVT)                    0.10       1.84 f
  U1348/Y (INVX0_RVT)                      0.16       2.00 r
  U1349/Y (NAND3X0_RVT)                    0.11       2.10 f
  U1350/Y (NAND2X0_RVT)                    0.12       2.23 r
  U1083/Y (NAND2X0_RVT)                    0.25       2.47 f
  U994/Y (OA21X2_RVT)                      0.48       2.96 f
  U1337/Y (AO221X1_RVT)                    0.15       3.11 f
  U1443/Y (MUX21X1_RVT)                    0.21       3.32 f
  U1014/Y (INVX0_RVT)                      0.10       3.42 r
  U1728/Y (XOR2X1_RVT)                     0.19       3.61 f
  U1731/Y (NAND4X0_RVT)                    0.06       3.67 r
  U1732/Y (AO21X1_RVT)                     0.09       3.76 r
  U1770/Y (MUX21X1_RVT)                    0.09       3.86 r
  DFF_119/d (dff_91)                       0.00       3.86 r
  DFF_119/q_reg/D (DFFX1_RVT)              0.01       3.87 r
  data arrival time                                   3.87

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_119/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.57


  Startpoint: DFF_157/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  DFF_157/q (dff_53)                       0.00       0.59 r
  U1298/Y (XNOR2X1_RVT)                    0.29       0.89 r
  U1327/Y (AND4X1_RVT)                     0.11       1.00 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.12 f
  U1333/Y (INVX0_RVT)                      0.72       1.84 r
  U848/Y (AND3X1_RVT)                      1.33       3.17 r
  U1288/Y (INVX0_RVT)                      0.44       3.61 f
  U1326/Y (AO22X1_RVT)                     0.19       3.80 f
  DFF_5/d (dff_205)                        0.00       3.80 f
  DFF_5/q_reg/D (DFFX1_RVT)                0.01       3.81 f
  data arrival time                                   3.81

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: DFF_157/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_57/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  DFF_157/q (dff_53)                       0.00       0.59 r
  U1298/Y (XNOR2X1_RVT)                    0.29       0.89 r
  U1327/Y (AND4X1_RVT)                     0.11       1.00 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.12 f
  U1333/Y (INVX0_RVT)                      0.72       1.84 r
  U848/Y (AND3X1_RVT)                      1.33       3.17 r
  U1288/Y (INVX0_RVT)                      0.44       3.61 f
  U1321/Y (AO22X1_RVT)                     0.19       3.80 f
  DFF_57/d (dff_153)                       0.00       3.80 f
  DFF_57/q_reg/D (DFFX1_RVT)               0.01       3.81 f
  data arrival time                                   3.81

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_57/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: DFF_157/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_68/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  DFF_157/q (dff_53)                       0.00       0.59 r
  U1298/Y (XNOR2X1_RVT)                    0.29       0.89 r
  U1327/Y (AND4X1_RVT)                     0.11       1.00 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.12 f
  U1333/Y (INVX0_RVT)                      0.72       1.84 r
  U848/Y (AND3X1_RVT)                      1.33       3.17 r
  U1287/Y (INVX0_RVT)                      0.44       3.61 f
  U1325/Y (AO22X1_RVT)                     0.19       3.80 f
  DFF_68/d (dff_142)                       0.00       3.80 f
  DFF_68/q_reg/D (DFFX1_RVT)               0.01       3.81 f
  data arrival time                                   3.81

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_68/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: DFF_157/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_77/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  DFF_157/q (dff_53)                       0.00       0.59 r
  U1298/Y (XNOR2X1_RVT)                    0.29       0.89 r
  U1327/Y (AND4X1_RVT)                     0.11       1.00 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.12 f
  U1333/Y (INVX0_RVT)                      0.72       1.84 r
  U848/Y (AND3X1_RVT)                      1.33       3.17 r
  U1288/Y (INVX0_RVT)                      0.44       3.61 f
  U1319/Y (AO22X1_RVT)                     0.19       3.80 f
  DFF_77/d (dff_133)                       0.00       3.80 f
  DFF_77/q_reg/D (DFFX1_RVT)               0.01       3.81 f
  data arrival time                                   3.81

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_77/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: DFF_157/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_96/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  DFF_157/q (dff_53)                       0.00       0.59 r
  U1298/Y (XNOR2X1_RVT)                    0.29       0.89 r
  U1327/Y (AND4X1_RVT)                     0.11       1.00 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.12 f
  U1333/Y (INVX0_RVT)                      0.72       1.84 r
  U848/Y (AND3X1_RVT)                      1.33       3.17 r
  U1287/Y (INVX0_RVT)                      0.44       3.61 f
  U1322/Y (AO22X1_RVT)                     0.19       3.80 f
  DFF_96/d (dff_114)                       0.00       3.80 f
  DFF_96/q_reg/D (DFFX1_RVT)               0.01       3.81 f
  data arrival time                                   3.81

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_96/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: DFF_157/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_195/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  DFF_157/q (dff_53)                       0.00       0.59 r
  U1298/Y (XNOR2X1_RVT)                    0.29       0.89 r
  U1327/Y (AND4X1_RVT)                     0.11       1.00 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.12 f
  U1333/Y (INVX0_RVT)                      0.72       1.84 r
  U848/Y (AND3X1_RVT)                      1.33       3.17 r
  U1287/Y (INVX0_RVT)                      0.44       3.61 f
  U1318/Y (AO22X1_RVT)                     0.19       3.80 f
  DFF_195/d (dff_15)                       0.00       3.80 f
  DFF_195/q_reg/D (DFFX1_RVT)              0.01       3.81 f
  data arrival time                                   3.81

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_195/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.02       2.33
  data required time                                  2.33
  -----------------------------------------------------------
  data required time                                  2.33
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: DFF_157/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_78/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  DFF_157/q (dff_53)                       0.00       0.59 r
  U1298/Y (XNOR2X1_RVT)                    0.29       0.89 r
  U1327/Y (AND4X1_RVT)                     0.11       1.00 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.12 f
  U1333/Y (INVX0_RVT)                      0.72       1.84 r
  U1311/Y (NAND3X2_RVT)                    1.34       3.18 f
  U849/Y (INVX1_RVT)                       0.09       3.27 r
  U1291/Y (INVX1_RVT)                      0.09       3.36 f
  U1292/Y (INVX1_RVT)                      0.10       3.46 r
  U1330/Y (AO22X1_RVT)                     0.31       3.77 r
  DFF_78/d (dff_132)                       0.00       3.77 r
  DFF_78/q_reg/D (DFFX1_RVT)               0.01       3.78 r
  data arrival time                                   3.78

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_78/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.78
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: DFF_157/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_81/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  DFF_157/q (dff_53)                       0.00       0.59 r
  U1298/Y (XNOR2X1_RVT)                    0.29       0.89 r
  U1327/Y (AND4X1_RVT)                     0.11       1.00 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.12 f
  U1333/Y (INVX0_RVT)                      0.72       1.84 r
  U1311/Y (NAND3X2_RVT)                    1.34       3.18 f
  U849/Y (INVX1_RVT)                       0.09       3.27 r
  U1291/Y (INVX1_RVT)                      0.09       3.36 f
  U1292/Y (INVX1_RVT)                      0.10       3.46 r
  U1324/Y (AO22X1_RVT)                     0.31       3.77 r
  DFF_81/d (dff_129)                       0.00       3.77 r
  DFF_81/q_reg/D (DFFX1_RVT)               0.01       3.78 r
  data arrival time                                   3.78

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_81/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.78
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: DFF_157/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_163/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  DFF_157/q (dff_53)                       0.00       0.59 r
  U1298/Y (XNOR2X1_RVT)                    0.29       0.89 r
  U1327/Y (AND4X1_RVT)                     0.11       1.00 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.12 f
  U1333/Y (INVX0_RVT)                      0.72       1.84 r
  U1311/Y (NAND3X2_RVT)                    1.34       3.18 f
  U849/Y (INVX1_RVT)                       0.09       3.27 r
  U1291/Y (INVX1_RVT)                      0.09       3.36 f
  U1292/Y (INVX1_RVT)                      0.10       3.46 r
  U1316/Y (AO22X1_RVT)                     0.31       3.77 r
  DFF_163/d (dff_47)                       0.00       3.77 r
  DFF_163/q_reg/D (DFFX1_RVT)              0.01       3.78 r
  data arrival time                                   3.78

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_163/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.78
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.48


  Startpoint: DFF_157/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_53/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  DFF_157/q (dff_53)                       0.00       0.59 r
  U1298/Y (XNOR2X1_RVT)                    0.29       0.89 r
  U1327/Y (AND4X1_RVT)                     0.11       1.00 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.12 f
  U1333/Y (INVX0_RVT)                      0.72       1.84 r
  U1311/Y (NAND3X2_RVT)                    1.34       3.18 f
  U849/Y (INVX1_RVT)                       0.09       3.27 r
  U1291/Y (INVX1_RVT)                      0.09       3.36 f
  U1293/Y (INVX1_RVT)                      0.10       3.46 r
  U1323/Y (AO22X1_RVT)                     0.30       3.76 r
  DFF_53/d (dff_157)                       0.00       3.76 r
  DFF_53/q_reg/D (DFFX1_RVT)               0.01       3.77 r
  data arrival time                                   3.77

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_53/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.77
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.47


  Startpoint: DFF_157/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_73/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  DFF_157/q (dff_53)                       0.00       0.59 r
  U1298/Y (XNOR2X1_RVT)                    0.29       0.89 r
  U1327/Y (AND4X1_RVT)                     0.11       1.00 r
  U1148/Y (NAND4X0_RVT)                    0.12       1.12 f
  U1333/Y (INVX0_RVT)                      0.72       1.84 r
  U1311/Y (NAND3X2_RVT)                    1.34       3.18 f
  U849/Y (INVX1_RVT)                       0.09       3.27 r
  U1291/Y (INVX1_RVT)                      0.09       3.36 f
  U1293/Y (INVX1_RVT)                      0.10       3.46 r
  U1317/Y (AO22X1_RVT)                     0.30       3.76 r
  DFF_73/d (dff_137)                       0.00       3.76 r
  DFF_73/q_reg/D (DFFX1_RVT)               0.01       3.77 r
  data arrival time                                   3.77

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_73/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.77
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.47


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s9234
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:49 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_14/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6368 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.19       0.59 r
  DFF_14/q (dff_196)                       0.00       0.59 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.69 f
  U1029/Y (INVX0_RVT)                      0.20       0.89 r
  U1244/Y (NAND4X1_RVT)                    1.35       2.24 f
  g6368 (out)                              0.01       2.25 f
  data arrival time                                   2.25

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.30


  Startpoint: DFF_14/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6372 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.19       0.59 r
  DFF_14/q (dff_196)                       0.00       0.59 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.69 f
  U1029/Y (INVX0_RVT)                      0.20       0.89 r
  U1242/Y (NAND4X1_RVT)                    1.35       2.24 f
  g6372 (out)                              0.01       2.25 f
  data arrival time                                   2.25

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.30


  Startpoint: DFF_14/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6374 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.19       0.59 r
  DFF_14/q (dff_196)                       0.00       0.59 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.69 f
  U1029/Y (INVX0_RVT)                      0.20       0.89 r
  U1243/Y (NAND4X1_RVT)                    1.35       2.24 f
  g6374 (out)                              0.01       2.25 f
  data arrival time                                   2.25

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.30


  Startpoint: DFF_14/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6364 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.19       0.59 r
  DFF_14/q (dff_196)                       0.00       0.59 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.69 f
  U1029/Y (INVX0_RVT)                      0.20       0.89 r
  U944/Y (NAND4X1_RVT)                     1.33       2.22 f
  g6364 (out)                              0.01       2.23 f
  data arrival time                                   2.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.28


  Startpoint: DFF_14/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6370 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.19       0.59 r
  DFF_14/q (dff_196)                       0.00       0.59 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.69 f
  U1029/Y (INVX0_RVT)                      0.20       0.89 r
  U1241/Y (NAND4X1_RVT)                    1.33       2.22 f
  g6370 (out)                              0.01       2.23 f
  data arrival time                                   2.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.28


  Startpoint: DFF_14/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6282 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.19       0.59 r
  DFF_14/q (dff_196)                       0.00       0.59 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.69 f
  U1029/Y (INVX0_RVT)                      0.20       0.89 r
  U936/Y (NAND3X0_RVT)                     1.28       2.17 f
  g6282 (out)                              0.01       2.18 f
  data arrival time                                   2.18

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: DFF_14/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6362 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.19       0.59 r
  DFF_14/q (dff_196)                       0.00       0.59 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.69 f
  U1029/Y (INVX0_RVT)                      0.20       0.89 r
  U1513/Y (NAND4X0_RVT)                    1.27       2.16 f
  g6362 (out)                              0.01       2.17 f
  data arrival time                                   2.17

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: DFF_14/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6366 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.19       0.59 r
  DFF_14/q (dff_196)                       0.00       0.59 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.69 f
  U1029/Y (INVX0_RVT)                      0.20       0.89 r
  U1510/Y (NAND4X0_RVT)                    1.27       2.16 f
  g6366 (out)                              0.01       2.17 f
  data arrival time                                   2.17

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: DFF_186/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6284 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_186/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_186/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  DFF_186/q (dff_24)                       0.00       0.59 r
  U1493/Y (XOR2X1_RVT)                     0.31       0.91 f
  U1127/Y (XOR3X2_RVT)                     0.21       1.12 f
  U1252/Y (OR4X1_RVT)                      0.21       1.33 f
  g6284 (out)                              0.01       1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: DFF_14/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g6360 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_14/q_reg/Q (DFFX1_RVT)               0.19       0.59 r
  DFF_14/q (dff_196)                       0.00       0.59 r
  U1504/Y (NAND2X0_RVT)                    0.10       0.69 f
  U857/Y (OR4X1_RVT)                       0.30       0.99 f
  g6360 (out)                              0.01       1.00 f
  data arrival time                                   1.00

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.05


  Startpoint: DFF_135/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g4809 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_135/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_135/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_135/q (dff_75)                       0.00       0.59 f
  U1405/Y (INVX0_RVT)                      0.04       0.63 r
  U1515/Y (OA22X1_RVT)                     0.19       0.82 r
  g4809 (out)                              0.01       0.83 r
  data arrival time                                   0.83

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.88


  Startpoint: DFF_139/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g4121 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_139/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_139/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_139/q (dff_71)                       0.00       0.59 f
  U1516/Y (NAND2X0_RVT)                    0.10       0.69 r
  g4121 (out)                              0.05       0.73 r
  data arrival time                                   0.73

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.78


  Startpoint: DFF_191/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g1293 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_191/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_191/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_191/q (dff_19)                       0.00       0.59 f
  g1293 (out)                              0.11       0.70 f
  data arrival time                                   0.70

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.75


  Startpoint: DFF_48/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g3600 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_48/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_48/q_reg/Q (DFFX1_RVT)               0.19       0.59 f
  DFF_48/q (dff_162)                       0.00       0.59 f
  g3600 (out)                              0.03       0.62 f
  data arrival time                                   0.62

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.67


  Startpoint: DFF_190/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g4307 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_190/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_190/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_190/q (dff_20)                       0.00       0.59 f
  g4307 (out)                              0.03       0.62 f
  data arrival time                                   0.62

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.67


  Startpoint: DFF_161/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g4321 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_161/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_161/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_161/q (dff_49)                       0.00       0.59 f
  g4321 (out)                              0.03       0.62 f
  data arrival time                                   0.62

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.67


  Startpoint: DFF_48/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g5137 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_48/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_48/q_reg/Q (DFFX1_RVT)               0.19       0.59 f
  DFF_48/q (dff_162)                       0.00       0.59 f
  g5137 (out)                              0.03       0.62 f
  data arrival time                                   0.62

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.67


  Startpoint: DFF_190/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g5468 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_190/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_190/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_190/q (dff_20)                       0.00       0.59 f
  g5468 (out)                              0.03       0.62 f
  data arrival time                                   0.62

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.67


  Startpoint: DFF_161/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g5469 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_161/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_161/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_161/q (dff_49)                       0.00       0.59 f
  g5469 (out)                              0.03       0.62 f
  data arrival time                                   0.62

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.67


  Startpoint: DFF_180/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: g1290 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_180/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_180/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_180/q (dff_30)                       0.00       0.59 f
  g1290 (out)                              0.01       0.59 f
  data arrival time                                   0.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.64


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s9234
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:49 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6372 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.15 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1242/Y (NAND4X1_RVT)                    0.22       2.48 f
  g6372 (out)                              0.01       2.48 f
  data arrival time                                   2.48

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6374 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.15 r
  U941/Y (NBUFFX2_RVT)                     0.10       2.26 r
  U1243/Y (NAND4X1_RVT)                    0.22       2.48 f
  g6374 (out)                              0.01       2.48 f
  data arrival time                                   2.48

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6368 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.15 r
  U949/Y (INVX0_RVT)                       0.08       2.23 f
  U948/Y (INVX0_RVT)                       0.08       2.31 r
  U1244/Y (NAND4X1_RVT)                    0.16       2.47 f
  g6368 (out)                              0.01       2.48 f
  data arrival time                                   2.48

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6370 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1270/Y (INVX0_RVT)                      0.08       2.15 r
  U949/Y (INVX0_RVT)                       0.08       2.23 f
  U948/Y (INVX0_RVT)                       0.08       2.31 r
  U1241/Y (NAND4X1_RVT)                    0.16       2.47 f
  g6370 (out)                              0.01       2.48 f
  data arrival time                                   2.48

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6284 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g41 (in)                                 0.00       2.00 f
  U1271/Y (INVX0_RVT)                      0.07       2.07 r
  U1005/Y (NBUFFX2_RVT)                    0.10       2.17 r
  U933/Y (NBUFFX2_RVT)                     0.10       2.28 r
  U1252/Y (OR4X1_RVT)                      0.16       2.44 r
  g6284 (out)                              0.01       2.44 r
  data arrival time                                   2.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.49


  Startpoint: g22 (input port clocked by ideal_clock1)
  Endpoint: g6362 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g22 (in)                                 0.00       2.00 f
  U1506/Y (INVX0_RVT)                      0.07       2.07 r
  U1101/Y (INVX0_RVT)                      0.08       2.15 f
  U962/Y (INVX0_RVT)                       0.09       2.24 r
  U1513/Y (NAND4X0_RVT)                    0.20       2.44 f
  g6362 (out)                              0.01       2.44 f
  data arrival time                                   2.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.49


  Startpoint: g22 (input port clocked by ideal_clock1)
  Endpoint: g6366 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g22 (in)                                 0.00       2.00 f
  U1506/Y (INVX0_RVT)                      0.07       2.07 r
  U1101/Y (INVX0_RVT)                      0.08       2.15 f
  U962/Y (INVX0_RVT)                       0.09       2.24 r
  U1510/Y (NAND4X0_RVT)                    0.20       2.44 f
  g6366 (out)                              0.01       2.44 f
  data arrival time                                   2.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.49


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6364 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1247/Y (NBUFFX2_RVT)                    0.10       2.10 r
  U944/Y (NAND4X1_RVT)                     0.34       2.43 f
  g6364 (out)                              0.01       2.44 f
  data arrival time                                   2.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.49


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6360 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1271/Y (INVX0_RVT)                      0.07       2.07 f
  U1005/Y (NBUFFX2_RVT)                    0.10       2.17 f
  U856/Y (NBUFFX2_RVT)                     0.10       2.27 f
  U857/Y (OR4X1_RVT)                       0.16       2.43 f
  g6360 (out)                              0.01       2.44 f
  data arrival time                                   2.44

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.49


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6282 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  g41 (in)                                 0.00       2.00 f
  U1271/Y (INVX0_RVT)                      0.07       2.07 r
  U1005/Y (NBUFFX2_RVT)                    0.10       2.17 r
  U856/Y (NBUFFX2_RVT)                     0.10       2.27 r
  U1514/Y (NAND2X0_RVT)                    0.09       2.36 f
  U936/Y (NAND3X0_RVT)                     0.05       2.41 r
  g6282 (out)                              0.01       2.42 r
  data arrival time                                   2.42

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.42
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.47


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g4110 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g41 (in)                                 0.00       2.00 r
  U1247/Y (NBUFFX2_RVT)                    0.10       2.10 r
  g4110 (out)                              0.22       2.32 r
  data arrival time                                   2.32

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.37


  Startpoint: g22 (input port clocked by ideal_clock1)
  Endpoint: g4104 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g22 (in)                                 0.00       2.00 r
  U943/Y (NBUFFX2_RVT)                     0.09       2.09 r
  U846/Y (NBUFFX2_RVT)                     0.10       2.20 r
  g4104 (out)                              0.12       2.31 r
  data arrival time                                   2.31

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.36


  Startpoint: g89 (input port clocked by ideal_clock1)
  Endpoint: g2584 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g89 (in)                                 0.00       2.00 r
  U1518/Y (NAND2X0_RVT)                    0.16       2.16 f
  U1040/Y (INVX0_RVT)                      0.08       2.24 r
  g2584 (out)                              0.01       2.24 r
  data arrival time                                   2.24

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.29


  Startpoint: g567 (input port clocked by ideal_clock1)
  Endpoint: g4121 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g567 (in)                                0.00       2.00 r
  U1516/Y (NAND2X0_RVT)                    0.15       2.15 f
  g4121 (out)                              0.05       2.20 f
  data arrival time                                   2.20

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.25


  Startpoint: g32 (input port clocked by ideal_clock1)
  Endpoint: g4099 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g32 (in)                                 0.00       2.00 r
  g4099 (out)                              0.05       2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.10


  Startpoint: g36 (input port clocked by ideal_clock1)
  Endpoint: g4100 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g36 (in)                                 0.00       2.00 r
  g4100 (out)                              0.05       2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.10


  Startpoint: g37 (input port clocked by ideal_clock1)
  Endpoint: g4101 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g37 (in)                                 0.00       2.00 r
  g4101 (out)                              0.05       2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.10


  Startpoint: g38 (input port clocked by ideal_clock1)
  Endpoint: g4102 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g38 (in)                                 0.00       2.00 r
  g4102 (out)                              0.05       2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.10


  Startpoint: g39 (input port clocked by ideal_clock1)
  Endpoint: g4103 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g39 (in)                                 0.00       2.00 r
  g4103 (out)                              0.05       2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.10


  Startpoint: g40 (input port clocked by ideal_clock1)
  Endpoint: g4105 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g40 (in)                                 0.00       2.00 r
  g4105 (out)                              0.05       2.05 r
  data arrival time                                   2.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.10


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s9234
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:49 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_169/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_27/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)              0.19       0.59 f
  DFF_169/q (dff_41)                       0.00       0.59 f
  U981/Y (INVX1_RVT)                       0.05       0.64 r
  U1037/Y (INVX1_RVT)                      0.23       0.86 f
  U1355/Y (INVX0_RVT)                      0.88       1.74 r
  U1310/Y (NAND4X1_RVT)                    0.75       2.49 f
  U1356/Y (AO21X1_RVT)                     0.11       2.60 f
  U1279/Y (INVX0_RVT)                      0.09       2.69 r
  U1117/Y (AND4X1_RVT)                     0.22       2.91 r
  U1358/Y (NAND3X0_RVT)                    0.13       3.03 f
  U1028/Y (INVX0_RVT)                      0.21       3.24 r
  U1487/Y (AOI222X1_RVT)                   1.01       4.25 f
  U1491/Y (NAND4X0_RVT)                    0.05       4.30 r
  DFF_27/d (dff_183)                       0.00       4.30 r
  DFF_27/q_reg/D (DFFX1_RVT)               0.01       4.32 r
  data arrival time                                   4.32

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_27/q_reg/CLK (DFFX1_RVT)             0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : s9234
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:49 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_85/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_70/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_85/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_85/q_reg/Q (DFFX1_RVT)               0.19       0.59 f
  DFF_85/q (dff_125)                       0.00       0.59 f
  DFF_70/d (dff_140)                       0.00       0.59 f
  DFF_70/q_reg/D (DFFX1_RVT)               0.01       0.60 f
  data arrival time                                   0.60

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  clock uncertainty                        0.05       0.45
  DFF_70/q_reg/CLK (DFFX1_RVT)             0.00       0.45 r
  library hold time                        0.01       0.46
  data required time                                  0.46
  -----------------------------------------------------------
  data required time                                  0.46
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.14


1
