{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529208097502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529208097505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 16 21:01:37 2018 " "Processing started: Sat Jun 16 21:01:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529208097505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208097505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maps_top -c maps_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off maps_top -c maps_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208097505 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1529208097761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bryan/documents/projects/vhdl/mut/src/vhdl/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bryan/documents/projects/vhdl/mut/src/vhdl/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "../../src/vhdl/spi_master.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104607 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../../src/vhdl/spi_master.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208104607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bryan/documents/projects/vhdl/mut/src/vhdl/led_blink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bryan/documents/projects/vhdl/mut/src/vhdl/led_blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_blink-Behavioral " "Found design unit 1: led_blink-Behavioral" {  } { { "../../src/vhdl/led_blink.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/led_blink.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104608 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_blink " "Found entity 1: led_blink" {  } { { "../../src/vhdl/led_blink.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/led_blink.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208104608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bryan/documents/projects/vhdl/mut/src/vhdl/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bryan/documents/projects/vhdl/mut/src/vhdl/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../../src/vhdl/uart_tx.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/uart_tx.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104609 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../../src/vhdl/uart_tx.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/uart_tx.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208104609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bryan/documents/projects/vhdl/mut/src/vhdl/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bryan/documents/projects/vhdl/mut/src/vhdl/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "../../src/vhdl/uart_rx.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/uart_rx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104610 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../../src/vhdl/uart_rx.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/uart_rx.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208104610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bryan/documents/projects/vhdl/mut/src/vhdl/uart_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bryan/documents/projects/vhdl/mut/src/vhdl/uart_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_ctrl-rtl " "Found design unit 1: uart_ctrl-rtl" {  } { { "../../src/vhdl/uart_ctrl.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/uart_ctrl.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104611 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Found entity 1: uart_ctrl" {  } { { "../../src/vhdl/uart_ctrl.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/uart_ctrl.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208104611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bryan/documents/projects/vhdl/mut/src/vhdl/reg_map_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/bryan/documents/projects/vhdl/mut/src/vhdl/reg_map_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_map_pkg " "Found design unit 1: reg_map_pkg" {  } { { "../../src/vhdl/reg_map_pkg.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/reg_map_pkg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_map_pkg-body " "Found design unit 2: reg_map_pkg-body" {  } { { "../../src/vhdl/reg_map_pkg.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/reg_map_pkg.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208104612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bryan/documents/projects/vhdl/mut/src/vhdl/reg_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bryan/documents/projects/vhdl/mut/src/vhdl/reg_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_map-rtl " "Found design unit 1: reg_map-rtl" {  } { { "../../src/vhdl/reg_map.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/reg_map.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104613 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_map " "Found entity 1: reg_map" {  } { { "../../src/vhdl/reg_map.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/reg_map.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208104613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bryan/documents/projects/vhdl/mut/src/vhdl/rad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bryan/documents/projects/vhdl/mut/src/vhdl/rad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rad-rtl " "Found design unit 1: rad-rtl" {  } { { "../../src/vhdl/rad.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/rad.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104615 ""} { "Info" "ISGN_ENTITY_NAME" "1 rad " "Found entity 1: rad" {  } { { "../../src/vhdl/rad.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/rad.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208104615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bryan/documents/projects/vhdl/mut/src/vhdl/mut_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bryan/documents/projects/vhdl/mut/src/vhdl/mut_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maps_top-rtl " "Found design unit 1: maps_top-rtl" {  } { { "../../src/vhdl/mut_top.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/mut_top.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104616 ""} { "Info" "ISGN_ENTITY_NAME" "1 maps_top " "Found entity 1: maps_top" {  } { { "../../src/vhdl/mut_top.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/mut_top.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208104616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fifo-SYN " "Found design unit 1: uart_fifo-SYN" {  } { { "uart_fifo.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/imp/quartus/uart_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104617 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_fifo " "Found entity 1: uart_fifo" {  } { { "uart_fifo.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/imp/quartus/uart_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529208104617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208104617 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "LED1 led_blink.vhd(60) " "VHDL Interface Declaration error in led_blink.vhd(60): interface object \"LED1\" of mode out cannot be read. Change object mode to buffer." {  } { { "../../src/vhdl/led_blink.vhd" "" { Text "C:/Users/Bryan/Documents/Projects/VHDL/mut/src/vhdl/led_blink.vhd" 60 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1529208104618 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529208104711 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 16 21:01:44 2018 " "Processing ended: Sat Jun 16 21:01:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529208104711 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529208104711 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529208104711 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529208104711 ""}
