
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.55

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency counter[1]$_DFFE_PP0P_/CK ^
  -0.06 target latency counter[5]$_DFFE_PP0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[6]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.07    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v hold1/A (CLKBUF_X1)
     1    1.38    0.01    0.02    0.22 v hold1/Z (CLKBUF_X1)
                                         net12 (net)
                  0.01    0.00    0.22 v input1/A (BUF_X1)
     1    6.09    0.01    0.03    0.26 v input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.26 v _089_/A (INV_X4)
    10   23.37    0.02    0.02    0.28 ^ _089_/ZN (INV_X4)
                                         _000_ (net)
                  0.02    0.00    0.28 ^ counter[6]$_DFFE_PP0P_/RN (DFFR_X1)
                                  0.28   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.60    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.09    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     6    7.82    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter[6]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.20    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)


Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.60    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.09    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     6    7.82    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter[6]$_DFFE_PP0P_/CK (DFFR_X1)
     4    7.16    0.01    0.10    0.16 v counter[6]$_DFFE_PP0P_/Q (DFFR_X1)
                                         counter[6] (net)
                  0.01    0.00    0.16 v _125_/A1 (NAND2_X1)
     1    1.89    0.01    0.02    0.17 ^ _125_/ZN (NAND2_X1)
                                         _041_ (net)
                  0.01    0.00    0.17 ^ _129_/A (OAI21_X1)
     1    1.15    0.01    0.01    0.19 v _129_/ZN (OAI21_X1)
                                         _007_ (net)
                  0.01    0.00    0.19 v counter[6]$_DFFE_PP0P_/D (DFFR_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.60    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.09    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     6    7.82    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter[6]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.00    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[5]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.07    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v hold1/A (CLKBUF_X1)
     1    1.38    0.01    0.02    0.22 v hold1/Z (CLKBUF_X1)
                                         net12 (net)
                  0.01    0.00    0.22 v input1/A (BUF_X1)
     1    6.09    0.01    0.03    0.26 v input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.26 v _089_/A (INV_X4)
    10   23.37    0.02    0.02    0.28 ^ _089_/ZN (INV_X4)
                                         _000_ (net)
                  0.02    0.00    0.28 ^ counter[5]$_DFFE_PP0P_/RN (DFFR_X1)
                                  0.28   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    3.60    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.09    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     5    7.25    0.01    0.03    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    1.06 ^ counter[5]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    1.06   clock reconvergence pessimism
                          0.06    1.11   library recovery time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: counter[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.60    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.09    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     5    7.25    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter[0]$_DFFE_PP0P_/CK (DFFR_X2)
     5   13.12    0.02    0.14    0.20 ^ counter[0]$_DFFE_PP0P_/Q (DFFR_X2)
                                         counter[0] (net)
                  0.02    0.00    0.20 ^ _158_/A (HA_X1)
     3    4.84    0.01    0.04    0.24 ^ _158_/CO (HA_X1)
                                         _087_ (net)
                  0.01    0.00    0.24 ^ _095_/A3 (AND3_X1)
     5    9.40    0.03    0.07    0.31 ^ _095_/ZN (AND3_X1)
                                         _017_ (net)
                  0.03    0.00    0.31 ^ _098_/A1 (AND2_X1)
     3    7.06    0.02    0.05    0.36 ^ _098_/ZN (AND2_X1)
                                         _020_ (net)
                  0.02    0.00    0.36 ^ _101_/S (MUX2_X1)
     1    1.62    0.01    0.06    0.42 v _101_/Z (MUX2_X1)
                                         _022_ (net)
                  0.01    0.00    0.42 v _103_/B1 (AOI22_X1)
     1    1.80    0.02    0.04    0.46 ^ _103_/ZN (AOI22_X1)
                                         _024_ (net)
                  0.02    0.00    0.46 ^ _104_/A (INV_X1)
     1    1.13    0.01    0.01    0.47 v _104_/ZN (INV_X1)
                                         _002_ (net)
                  0.01    0.00    0.47 v counter[1]$_DFFE_PP0P_/D (DFFR_X1)
                                  0.47   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    3.60    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.09    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     6    7.82    0.01    0.03    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    1.06 ^ counter[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    1.06   clock reconvergence pessimism
                         -0.04    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[5]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.07    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v hold1/A (CLKBUF_X1)
     1    1.38    0.01    0.02    0.22 v hold1/Z (CLKBUF_X1)
                                         net12 (net)
                  0.01    0.00    0.22 v input1/A (BUF_X1)
     1    6.09    0.01    0.03    0.26 v input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.26 v _089_/A (INV_X4)
    10   23.37    0.02    0.02    0.28 ^ _089_/ZN (INV_X4)
                                         _000_ (net)
                  0.02    0.00    0.28 ^ counter[5]$_DFFE_PP0P_/RN (DFFR_X1)
                                  0.28   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    3.60    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.09    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     5    7.25    0.01    0.03    1.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    1.06 ^ counter[5]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    1.06   clock reconvergence pessimism
                          0.06    1.11   library recovery time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: counter[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.60    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.09    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     5    7.25    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ counter[0]$_DFFE_PP0P_/CK (DFFR_X2)
     5   13.12    0.02    0.14    0.20 ^ counter[0]$_DFFE_PP0P_/Q (DFFR_X2)
                                         counter[0] (net)
                  0.02    0.00    0.20 ^ _158_/A (HA_X1)
     3    4.84    0.01    0.04    0.24 ^ _158_/CO (HA_X1)
                                         _087_ (net)
                  0.01    0.00    0.24 ^ _095_/A3 (AND3_X1)
     5    9.40    0.03    0.07    0.31 ^ _095_/ZN (AND3_X1)
                                         _017_ (net)
                  0.03    0.00    0.31 ^ _098_/A1 (AND2_X1)
     3    7.06    0.02    0.05    0.36 ^ _098_/ZN (AND2_X1)
                                         _020_ (net)
                  0.02    0.00    0.36 ^ _101_/S (MUX2_X1)
     1    1.62    0.01    0.06    0.42 v _101_/Z (MUX2_X1)
                                         _022_ (net)
                  0.01    0.00    0.42 v _103_/B1 (AOI22_X1)
     1    1.80    0.02    0.04    0.46 ^ _103_/ZN (AOI22_X1)
                                         _024_ (net)
                  0.02    0.00    0.46 ^ _104_/A (INV_X1)
     1    1.13    0.01    0.01    0.47 v _104_/ZN (INV_X1)
                                         _002_ (net)
                  0.01    0.00    0.47 v counter[1]$_DFFE_PP0P_/D (DFFR_X1)
                                  0.47   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    3.60    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.09    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     6    7.82    0.01    0.03    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    1.06 ^ counter[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    1.06   clock reconvergence pessimism
                         -0.04    1.02   library setup time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.15428872406482697

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7771

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
14.1646728515625

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8841

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ counter[0]$_DFFE_PP0P_/CK (DFFR_X2)
   0.14    0.20 ^ counter[0]$_DFFE_PP0P_/Q (DFFR_X2)
   0.04    0.24 ^ _158_/CO (HA_X1)
   0.07    0.31 ^ _095_/ZN (AND3_X1)
   0.05    0.36 ^ _098_/ZN (AND2_X1)
   0.06    0.42 v _101_/Z (MUX2_X1)
   0.04    0.46 ^ _103_/ZN (AOI22_X1)
   0.01    0.47 v _104_/ZN (INV_X1)
   0.00    0.47 v counter[1]$_DFFE_PP0P_/D (DFFR_X1)
           0.47   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ counter[1]$_DFFE_PP0P_/CK (DFFR_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.47   data arrival time
---------------------------------------------------------
           0.55   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[6]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ counter[6]$_DFFE_PP0P_/CK (DFFR_X1)
   0.10    0.16 v counter[6]$_DFFE_PP0P_/Q (DFFR_X1)
   0.02    0.17 ^ _125_/ZN (NAND2_X1)
   0.01    0.19 v _129_/ZN (OAI21_X1)
   0.00    0.19 v counter[6]$_DFFE_PP0P_/D (DFFR_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ counter[6]$_DFFE_PP0P_/CK (DFFR_X1)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0583

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0589

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.4687

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.5537

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
118.135268

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.21e-05   3.75e-06   8.88e-07   7.68e-05  45.6%
Combinational          1.95e-05   1.48e-05   2.32e-06   3.66e-05  21.8%
Clock                  3.16e-05   2.32e-05   1.06e-07   5.49e-05  32.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.23e-04   4.18e-05   3.31e-06   1.68e-04 100.0%
                          73.2%      24.8%       2.0%
