Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 11 22:17:49 2023
| Host         : DESKTOP-SM4QN4U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/clk_divider/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/clk_divider/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.205        0.000                      0                  165        0.210        0.000                      0                  165        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.205        0.000                      0                  140        0.210        0.000                      0                  140        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.034        0.000                      0                   25        0.417        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 p/y_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.004ns (30.796%)  route 4.503ns (69.204%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551     5.072    p/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDSE (Prop_fdse_C_Q)         0.518     5.590 f  p/y_ball_reg_reg[5]/Q
                         net (fo=11, routed)          1.296     6.886    p/Q[5]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  p/x_delta_next3_carry_i_9/O
                         net (fo=8, routed)           0.715     7.725    p/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I3_O)        0.150     7.875 r  p/x_delta_next3_carry__0_i_4/O
                         net (fo=6, routed)           0.583     8.458    p/y_ball_reg_reg[8]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I2_O)        0.328     8.786 r  p/sq_ball_on0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.786    p/sq_ball_on0_carry__0_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.150 r  p/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.480     9.630    p/sq_ball_on0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.367     9.997 r  p/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.760    10.757    vga_c/rgb_reg_reg[9]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.153    10.910 r  vga_c/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.670    11.580    vga_c_n_58
    SLICE_X1Y28          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y28          FDRE (Setup_fdre_C_D)       -0.288    14.785    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 p/y_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.975ns (29.493%)  route 4.722ns (70.507%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551     5.072    p/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDSE (Prop_fdse_C_Q)         0.518     5.590 f  p/y_ball_reg_reg[5]/Q
                         net (fo=11, routed)          1.296     6.886    p/Q[5]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  p/x_delta_next3_carry_i_9/O
                         net (fo=8, routed)           0.715     7.725    p/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I3_O)        0.150     7.875 r  p/x_delta_next3_carry__0_i_4/O
                         net (fo=6, routed)           0.583     8.458    p/y_ball_reg_reg[8]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I2_O)        0.328     8.786 r  p/sq_ball_on0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.786    p/sq_ball_on0_carry__0_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.150 r  p/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.480     9.630    p/sq_ball_on0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.367     9.997 r  p/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.760    10.757    vga_c/rgb_reg_reg[9]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124    10.881 r  vga_c/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.888    11.769    vga_c_n_60
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[9]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[9]_lopt_replica_2/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.061    15.017    rgb_reg_reg[9]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 p/y_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 1.975ns (29.677%)  route 4.680ns (70.323%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551     5.072    p/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDSE (Prop_fdse_C_Q)         0.518     5.590 f  p/y_ball_reg_reg[5]/Q
                         net (fo=11, routed)          1.296     6.886    p/Q[5]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  p/x_delta_next3_carry_i_9/O
                         net (fo=8, routed)           0.715     7.725    p/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I3_O)        0.150     7.875 r  p/x_delta_next3_carry__0_i_4/O
                         net (fo=6, routed)           0.583     8.458    p/y_ball_reg_reg[8]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I2_O)        0.328     8.786 r  p/sq_ball_on0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.786    p/sq_ball_on0_carry__0_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.150 r  p/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.480     9.630    p/sq_ball_on0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.367     9.997 r  p/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.760    10.757    vga_c/rgb_reg_reg[9]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124    10.881 r  vga_c/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.846    11.727    vga_c_n_60
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    15.011    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 p/y_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_delta_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 1.893ns (28.510%)  route 4.747ns (71.490%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551     5.072    p/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDSE (Prop_fdse_C_Q)         0.518     5.590 f  p/y_ball_reg_reg[5]/Q
                         net (fo=11, routed)          1.296     6.886    p/Q[5]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  p/x_delta_next3_carry_i_9/O
                         net (fo=8, routed)           0.715     7.725    p/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  p/x_delta_next3_carry__0_i_3/O
                         net (fo=9, routed)           0.839     8.688    p/y_ball_reg_reg[9]_0
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150     8.838 r  p/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.838    p/x_delta_next3_carry__0_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.194 r  p/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.559     9.753    p/x_delta_next3
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.373    10.126 f  p/FSM_sequential_state_reg_i_13/O
                         net (fo=1, routed)           0.690    10.816    p/FSM_sequential_state_reg_i_13_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.124    10.940 r  p/FSM_sequential_state_reg_i_5/O
                         net (fo=2, routed)           0.649    11.588    p/FSM_sequential_state_reg_i_5_n_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.124    11.712 r  p/x_delta_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    11.712    p/x_delta_reg[9]_i_1_n_0
    SLICE_X9Y27          FDRE                                         r  p/x_delta_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.436    14.777    p/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  p/x_delta_reg_reg[9]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)        0.031    15.033    p/x_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 p/y_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 1.975ns (30.036%)  route 4.600ns (69.964%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551     5.072    p/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDSE (Prop_fdse_C_Q)         0.518     5.590 f  p/y_ball_reg_reg[5]/Q
                         net (fo=11, routed)          1.296     6.886    p/Q[5]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  p/x_delta_next3_carry_i_9/O
                         net (fo=8, routed)           0.715     7.725    p/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I3_O)        0.150     7.875 r  p/x_delta_next3_carry__0_i_4/O
                         net (fo=6, routed)           0.583     8.458    p/y_ball_reg_reg[8]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I2_O)        0.328     8.786 r  p/sq_ball_on0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.786    p/sq_ball_on0_carry__0_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.150 r  p/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.480     9.630    p/sq_ball_on0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.367     9.997 r  p/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.760    10.757    vga_c/rgb_reg_reg[9]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124    10.881 r  vga_c/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.767    11.648    vga_c_n_60
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[9]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[9]_lopt_replica_3/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.058    15.020    rgb_reg_reg[9]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 p/y_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.004ns (31.718%)  route 4.314ns (68.282%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551     5.072    p/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDSE (Prop_fdse_C_Q)         0.518     5.590 f  p/y_ball_reg_reg[5]/Q
                         net (fo=11, routed)          1.296     6.886    p/Q[5]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  p/x_delta_next3_carry_i_9/O
                         net (fo=8, routed)           0.715     7.725    p/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I3_O)        0.150     7.875 r  p/x_delta_next3_carry__0_i_4/O
                         net (fo=6, routed)           0.583     8.458    p/y_ball_reg_reg[8]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I2_O)        0.328     8.786 r  p/sq_ball_on0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.786    p/sq_ball_on0_carry__0_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.150 r  p/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.480     9.630    p/sq_ball_on0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.367     9.997 r  p/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.760    10.757    vga_c/rgb_reg_reg[9]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.153    10.910 r  vga_c/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.481    11.390    vga_c_n_58
    SLICE_X1Y28          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y28          FDRE (Setup_fdre_C_D)       -0.274    14.799    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 p/y_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 1.975ns (30.351%)  route 4.532ns (69.649%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551     5.072    p/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDSE (Prop_fdse_C_Q)         0.518     5.590 f  p/y_ball_reg_reg[5]/Q
                         net (fo=11, routed)          1.296     6.886    p/Q[5]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  p/x_delta_next3_carry_i_9/O
                         net (fo=8, routed)           0.715     7.725    p/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I3_O)        0.150     7.875 r  p/x_delta_next3_carry__0_i_4/O
                         net (fo=6, routed)           0.583     8.458    p/y_ball_reg_reg[8]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I2_O)        0.328     8.786 r  p/sq_ball_on0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.786    p/sq_ball_on0_carry__0_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.150 r  p/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.480     9.630    p/sq_ball_on0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.367     9.997 r  p/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.760    10.757    vga_c/rgb_reg_reg[9]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124    10.881 r  vga_c/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.699    11.580    vga_c_n_60
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[9]_lopt_replica/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.081    14.997    rgb_reg_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 p/y_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.893ns (29.501%)  route 4.524ns (70.499%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551     5.072    p/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDSE (Prop_fdse_C_Q)         0.518     5.590 f  p/y_ball_reg_reg[5]/Q
                         net (fo=11, routed)          1.296     6.886    p/Q[5]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  p/x_delta_next3_carry_i_9/O
                         net (fo=8, routed)           0.715     7.725    p/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.849 r  p/x_delta_next3_carry__0_i_3/O
                         net (fo=9, routed)           0.839     8.688    p/y_ball_reg_reg[9]_0
    SLICE_X7Y25          LUT4 (Prop_lut4_I1_O)        0.150     8.838 r  p/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.838    p/x_delta_next3_carry__0_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.194 r  p/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.559     9.753    p/x_delta_next3
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.373    10.126 f  p/FSM_sequential_state_reg_i_13/O
                         net (fo=1, routed)           0.690    10.816    p/FSM_sequential_state_reg_i_13_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.124    10.940 r  p/FSM_sequential_state_reg_i_5/O
                         net (fo=2, routed)           0.426    11.365    p/FSM_sequential_state_reg_i_5_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124    11.489 r  p/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000    11.489    p_n_53
    SLICE_X8Y27          FDCE                                         r  FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.436    14.777    clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  FSM_sequential_state_reg_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y27          FDCE (Setup_fdce_C_D)        0.077    15.079    FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 p/y_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 1.975ns (31.170%)  route 4.361ns (68.830%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551     5.072    p/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDSE (Prop_fdse_C_Q)         0.518     5.590 f  p/y_ball_reg_reg[5]/Q
                         net (fo=11, routed)          1.296     6.886    p/Q[5]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  p/x_delta_next3_carry_i_9/O
                         net (fo=8, routed)           0.715     7.725    p/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I3_O)        0.150     7.875 r  p/x_delta_next3_carry__0_i_4/O
                         net (fo=6, routed)           0.583     8.458    p/y_ball_reg_reg[8]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I2_O)        0.328     8.786 r  p/sq_ball_on0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.786    p/sq_ball_on0_carry__0_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.150 r  p/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.480     9.630    p/sq_ball_on0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.367     9.997 r  p/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.757    10.754    vga_c/rgb_reg_reg[9]
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.124    10.878 r  vga_c/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.530    11.409    vga_c_n_59
    SLICE_X2Y31          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)       -0.028    15.047    rgb_reg_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 p/y_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.975ns (32.129%)  route 4.172ns (67.871%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551     5.072    p/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDSE (Prop_fdse_C_Q)         0.518     5.590 f  p/y_ball_reg_reg[5]/Q
                         net (fo=11, routed)          1.296     6.886    p/Q[5]
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.010 r  p/x_delta_next3_carry_i_9/O
                         net (fo=8, routed)           0.715     7.725    p/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I3_O)        0.150     7.875 r  p/x_delta_next3_carry__0_i_4/O
                         net (fo=6, routed)           0.583     8.458    p/y_ball_reg_reg[8]_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I2_O)        0.328     8.786 r  p/sq_ball_on0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.786    p/sq_ball_on0_carry__0_i_2_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.150 r  p/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.480     9.630    p/sq_ball_on0
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.367     9.997 r  p/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           0.757    10.754    vga_c/rgb_reg_reg[9]
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.124    10.878 r  vga_c/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.341    11.219    vga_c_n_59
    SLICE_X2Y31          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)       -0.045    15.030    rgb_reg_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  3.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_delta_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  FSM_sequential_state_reg_reg/Q
                         net (fo=4, routed)           0.106     1.709    p/state_reg
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.754 r  p/x_delta_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.754    p/x_delta_reg[9]_i_1_n_0
    SLICE_X9Y27          FDRE                                         r  p/x_delta_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.823     1.950    p/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  p/x_delta_reg_reg[9]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.092     1.544    p/x_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 reset_btn/deb_inst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/deb_inst/r3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    reset_btn/deb_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/deb_inst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  reset_btn/deb_inst/r2_reg/Q
                         net (fo=1, routed)           0.119     1.716    reset_btn/deb_inst/r2
    SLICE_X0Y21          FDRE                                         r  reset_btn/deb_inst/r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.981    reset_btn/deb_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/deb_inst/r3_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.012     1.480    reset_btn/deb_inst/r3_reg
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_c/clk_divider/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/clk_divider/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.212ns (57.164%)  route 0.159ns (42.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.583     1.466    vga_c/clk_divider/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  vga_c/clk_divider/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.159     1.789    vga_c/clk_divider/r_25MHz[0]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.048     1.837 r  vga_c/clk_divider/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    vga_c/clk_divider/r_25MHz[1]_i_1_n_0
    SLICE_X2Y23          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.851     1.978    vga_c/clk_divider/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.133     1.599    vga_c/clk_divider/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 p/y_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.554     1.437    p/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDSE (Prop_fdse_C_Q)         0.164     1.601 r  p/y_ball_reg_reg[5]/Q
                         net (fo=11, routed)          0.079     1.680    p/Q[5]
    SLICE_X10Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.809 r  p/y_ball_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.809    p/y_ball_reg0[6]
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.821     1.948    p/clk_IBUF_BUFG
    SLICE_X10Y23         FDSE                                         r  p/y_ball_reg_reg[6]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X10Y23         FDSE (Hold_fdse_C_D)         0.134     1.571    p/y_ball_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 p/y_delta_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.250ns (60.047%)  route 0.166ns (39.953%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.556     1.439    p/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  p/y_delta_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  p/y_delta_reg_reg[9]/Q
                         net (fo=10, routed)          0.166     1.746    p/y_delta_reg[9]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  p/y_ball_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.791    p/y_ball_reg0_carry_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.855 r  p/y_ball_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.855    p/y_ball_reg0[4]
    SLICE_X10Y22         FDRE                                         r  p/y_ball_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.823     1.950    p/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  p/y_ball_reg_reg[4]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.134     1.606    p/y_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 p/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_ball_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.556     1.439    p/clk_IBUF_BUFG
    SLICE_X10Y28         FDSE                                         r  p/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDSE (Prop_fdse_C_Q)         0.164     1.603 r  p/x_ball_reg_reg[3]/Q
                         net (fo=15, routed)          0.091     1.694    p/x_ball_reg_reg[9]_0[3]
    SLICE_X10Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.823 r  p/x_ball_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.823    p/x_ball_reg0[4]
    SLICE_X10Y28         FDSE                                         r  p/x_ball_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.824     1.951    p/clk_IBUF_BUFG
    SLICE_X10Y28         FDSE                                         r  p/x_ball_reg_reg[4]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X10Y28         FDSE (Hold_fdse_C_D)         0.134     1.573    p/x_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 p/x_ball_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_ball_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.440    p/clk_IBUF_BUFG
    SLICE_X10Y29         FDSE                                         r  p/x_ball_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDSE (Prop_fdse_C_Q)         0.164     1.604 r  p/x_ball_reg_reg[5]/Q
                         net (fo=15, routed)          0.091     1.695    p/x_ball_reg_reg[9]_0[5]
    SLICE_X10Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.824 r  p/x_ball_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.824    p/x_ball_reg0[6]
    SLICE_X10Y29         FDRE                                         r  p/x_ball_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.825     1.952    p/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  p/x_ball_reg_reg[6]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.134     1.574    p/x_ball_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 p/x_ball_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_ball_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.557     1.440    p/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  p/x_ball_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  p/x_ball_reg_reg[7]/Q
                         net (fo=11, routed)          0.091     1.695    p/x_ball_reg_reg[9]_0[7]
    SLICE_X10Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.824 r  p/x_ball_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.824    p/x_ball_reg0[8]
    SLICE_X10Y29         FDSE                                         r  p/x_ball_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.825     1.952    p/clk_IBUF_BUFG
    SLICE_X10Y29         FDSE                                         r  p/x_ball_reg_reg[8]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X10Y29         FDSE (Hold_fdse_C_D)         0.134     1.574    p/x_ball_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_c/clk_divider/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/clk_divider/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.204%)  route 0.163ns (43.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.583     1.466    vga_c/clk_divider/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.630 f  vga_c/clk_divider/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.163     1.793    vga_c/clk_divider/r_25MHz[0]
    SLICE_X2Y23          LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  vga_c/clk_divider/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga_c/clk_divider/r_25MHz[0]_i_1_n_0
    SLICE_X2Y23          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.851     1.978    vga_c/clk_divider/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.121     1.587    vga_c/clk_divider/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 p/y_delta_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.251ns (59.856%)  route 0.168ns (40.144%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.556     1.439    p/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  p/y_delta_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  p/y_delta_reg_reg[9]/Q
                         net (fo=10, routed)          0.168     1.748    p/y_delta_reg[9]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.793 r  p/y_ball_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.793    p/y_ball_reg0_carry_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.858 r  p/y_ball_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.858    p/y_ball_reg0[3]
    SLICE_X10Y22         FDSE                                         r  p/y_ball_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.823     1.950    p/clk_IBUF_BUFG
    SLICE_X10Y22         FDSE                                         r  p/y_ball_reg_reg[3]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X10Y22         FDSE (Hold_fdse_C_D)         0.134     1.606    p/y_ball_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y27    FSM_sequential_state_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y29   genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   p/x_ball_reg_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y28   p/x_ball_reg_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y28   p/x_ball_reg_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y28   p/x_ball_reg_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y28   p/x_ball_reg_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y29   p/x_ball_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y29   p/x_ball_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   p/x_ball_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   p/x_ball_reg_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   p/x_ball_reg_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   p/x_ball_reg_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   p/y_ball_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y26    p/y_pad2_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y21    p/y_pad_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    reset_btn/pulser_inst/btn_out_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   p/x_ball_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   p/x_ball_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   p/x_ball_reg_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   p/y_ball_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y26    p/y_pad2_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[8]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[8]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.456ns (18.358%)  route 2.028ns (81.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          2.028     7.629    vga_c/reset
    SLICE_X4Y23          FDCE                                         f  vga_c/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    14.843    vga_c/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  vga_c/v_count_reg_reg[4]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X4Y23          FDCE (Recov_fdce_C_CLR)     -0.405    14.663    vga_c/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.456ns (18.358%)  route 2.028ns (81.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          2.028     7.629    vga_c/reset
    SLICE_X4Y23          FDCE                                         f  vga_c/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    14.843    vga_c/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  vga_c/v_count_reg_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X4Y23          FDCE (Recov_fdce_C_CLR)     -0.405    14.663    vga_c/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.248ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.456ns (19.915%)  route 1.834ns (80.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          1.834     7.435    reset
    SLICE_X8Y27          FDCE                                         f  FSM_sequential_state_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.436    14.777    clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  FSM_sequential_state_reg_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.319    14.683    FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  7.248    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.456ns (20.435%)  route 1.775ns (79.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          1.775     7.377    vga_c/reset
    SLICE_X3Y29          FDCE                                         f  vga_c/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508    14.849    vga_c/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  vga_c/h_count_reg_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDCE (Recov_fdce_C_CLR)     -0.405    14.669    vga_c/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.456ns (20.435%)  route 1.775ns (79.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          1.775     7.377    vga_c/reset
    SLICE_X3Y29          FDCE                                         f  vga_c/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508    14.849    vga_c/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  vga_c/h_count_reg_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDCE (Recov_fdce_C_CLR)     -0.405    14.669    vga_c/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.456ns (20.435%)  route 1.775ns (79.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          1.775     7.377    vga_c/reset
    SLICE_X3Y29          FDCE                                         f  vga_c/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508    14.849    vga_c/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  vga_c/h_count_reg_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDCE (Recov_fdce_C_CLR)     -0.405    14.669    vga_c/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.456ns (20.435%)  route 1.775ns (79.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          1.775     7.377    vga_c/reset
    SLICE_X3Y29          FDCE                                         f  vga_c/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508    14.849    vga_c/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  vga_c/h_count_reg_reg[7]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDCE (Recov_fdce_C_CLR)     -0.405    14.669    vga_c/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_sync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.456ns (20.435%)  route 1.775ns (79.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          1.775     7.377    vga_c/reset
    SLICE_X3Y29          FDCE                                         f  vga_c/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.508    14.849    vga_c/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  vga_c/h_sync_reg_reg/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDCE (Recov_fdce_C_CLR)     -0.405    14.669    vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.456ns (20.470%)  route 1.772ns (79.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          1.772     7.373    vga_c/reset
    SLICE_X3Y28          FDCE                                         f  vga_c/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.848    vga_c/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  vga_c/h_count_reg_reg[8]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y28          FDCE (Recov_fdce_C_CLR)     -0.405    14.668    vga_c/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.456ns (20.470%)  route 1.772ns (79.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.145    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          1.772     7.373    vga_c/reset
    SLICE_X3Y28          FDCE                                         f  vga_c/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.848    vga_c/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  vga_c/h_count_reg_reg[9]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y28          FDCE (Recov_fdce_C_CLR)     -0.405    14.668    vga_c/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  7.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.573%)  route 0.198ns (58.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          0.198     1.807    vga_c/reset
    SLICE_X3Y21          FDCE                                         f  vga_c/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.981    vga_c/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  vga_c/v_count_reg_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.390    vga_c/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.573%)  route 0.198ns (58.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          0.198     1.807    vga_c/reset
    SLICE_X3Y21          FDCE                                         f  vga_c/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.981    vga_c/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  vga_c/v_sync_reg_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.390    vga_c/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.245%)  route 0.218ns (60.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          0.218     1.827    vga_c/reset
    SLICE_X5Y21          FDCE                                         f  vga_c/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.852     1.979    vga_c/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  vga_c/v_count_reg_reg[6]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X5Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.409    vga_c/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.245%)  route 0.218ns (60.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          0.218     1.827    vga_c/reset
    SLICE_X5Y21          FDCE                                         f  vga_c/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.852     1.979    vga_c/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  vga_c/v_count_reg_reg[7]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X5Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.409    vga_c/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.109%)  route 0.285ns (66.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          0.285     1.894    vga_c/reset
    SLICE_X2Y22          FDCE                                         f  vga_c/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.980    vga_c/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  vga_c/v_count_reg_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDCE (Remov_fdce_C_CLR)     -0.067     1.414    vga_c/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.563%)  route 0.279ns (66.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          0.279     1.888    vga_c/reset
    SLICE_X5Y22          FDCE                                         f  vga_c/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.851     1.978    vga_c/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  vga_c/v_count_reg_reg[5]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X5Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    vga_c/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.563%)  route 0.279ns (66.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          0.279     1.888    vga_c/reset
    SLICE_X5Y22          FDCE                                         f  vga_c/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.851     1.978    vga_c/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  vga_c/v_count_reg_reg[9]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X5Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    vga_c/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/clk_divider/r_25MHz_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.336%)  route 0.340ns (70.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          0.340     1.949    vga_c/clk_divider/reset
    SLICE_X2Y23          FDCE                                         f  vga_c/clk_divider/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.851     1.978    vga_c/clk_divider/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDCE (Remov_fdce_C_CLR)     -0.067     1.412    vga_c/clk_divider/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/clk_divider/r_25MHz_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.336%)  route 0.340ns (70.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          0.340     1.949    vga_c/clk_divider/reset
    SLICE_X2Y23          FDCE                                         f  vga_c/clk_divider/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.851     1.978    vga_c/clk_divider/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDCE (Remov_fdce_C_CLR)     -0.067     1.412    vga_c/clk_divider/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.654%)  route 0.351ns (71.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.468    reset_btn/pulser_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=48, routed)          0.351     1.960    vga_c/reset
    SLICE_X3Y24          FDCE                                         f  vga_c/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.850     1.977    vga_c/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  vga_c/v_count_reg_reg[0]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X3Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.386    vga_c/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.574    





