$date
	Sun Jan 26 17:09:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator1_test $end
$var wire 1 ! qout $end
$var wire 1 " pout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % pin $end
$var reg 1 & qin $end
$scope module c1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' not_a $end
$var wire 1 ( not_b $end
$var wire 1 ) not_p $end
$var wire 1 * not_q $end
$var wire 1 % pin $end
$var wire 1 + po10 $end
$var wire 1 , po12 $end
$var wire 1 - po13 $end
$var wire 1 . po14 $end
$var wire 1 / po15 $end
$var wire 1 0 po2 $end
$var wire 1 1 po4 $end
$var wire 1 2 po8 $end
$var wire 1 3 po9 $end
$var wire 1 " pout $end
$var wire 1 & qin $end
$var wire 1 4 qo1 $end
$var wire 1 5 qo12 $end
$var wire 1 6 qo14 $end
$var wire 1 7 qo15 $end
$var wire 1 8 qo16 $end
$var wire 1 9 qo4 $end
$var wire 1 : qo5 $end
$var wire 1 ; qo6 $end
$var wire 1 < qo7 $end
$var wire 1 ! qout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
1*
1)
1(
1'
0&
0%
0$
0#
0"
0!
$end
#2
1!
0(
14
1$
#3
1"
0!
10
1(
04
0'
0$
1#
#4
0"
00
0(
1$
#5
1!
19
1(
1'
0*
0$
0#
1&
#6
09
0(
1:
1$
#7
1!
1;
1(
0:
0'
0$
1#
#8
0;
0(
1<
1$
#9
1"
0!
11
1(
1'
1*
0<
0)
0$
0#
0&
1%
#10
01
0(
12
1$
#11
1"
13
1(
02
0'
0$
1#
#12
03
0(
1+
1$
#13
1!
1"
1,
15
1(
1'
0+
0*
0$
0#
1&
#14
0,
05
0(
1-
16
1$
#15
1"
1!
1.
17
1(
0-
06
0'
0$
1#
#16
0.
07
0(
1/
18
1$
