`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLABï¼ˆEmbeded System Labï¼?
// Engineer: Haojun Xia & Xuan Wang
// Create Date: 2019/02/08
// Design Name: RISCV-Pipline CPU
// Module Name: WBSegReg
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Write Back Segment Register
//////////////////////////////////////////////////////////////////////////////////
module WBSegReg(
    input wire clk,
    input wire en,
    input wire clear,
    //Data Memory Access
    input wire [31:0] A,
    input wire [31:0] WD,
    input wire [3:0] WE,
    output wire [31:0] RD,
    output reg [1:0] LoadedBytesSelect,
    //Data Memory Debug
    input wire [31:0] A2,
    input wire [31:0] WD2,
    input wire [3:0] WE2,
    output wire [31:0] RD2,
    //input control signals
    input wire [31:0] ResultM,
    output reg [31:0] ResultW, 
    input wire [4:0] RdM,
    output reg [4:0] RdW,
    //output constrol signals
    input wire [2:0] RegWriteM,
    output reg [2:0] RegWriteW,
    input wire MemToRegM,
    output reg MemToRegW
    );
    
    //
    initial begin
        LoadedBytesSelect = 2'b00;
        RegWriteW         =  1'b0;
        MemToRegW         =  1'b0;
        ResultW           =     0;
        RdW               =  5'b0;
    end
    //
    always@(posedge clk)
        if(en) begin
            LoadedBytesSelect <= clear ? 2'b00 : A[1:0];
            RegWriteW         <= clear ?  1'b0 : RegWriteM;
            MemToRegW         <= clear ?  1'b0 : MemToRegM;
            ResultW           <= clear ?     0 : ResultM;
            RdW               <= clear ?  5'b0 : RdM;
        end

    reg [3:0] WE_RE;
    reg [31:0] WD_RE;
    always@(*)
    begin
        case(WE)
            4'b0001:    WE_RE <= WE << A[1:0];
            4'b0011:    WE_RE <= WE << A[1:0];
            4'b1111:    WE_RE <= WE;
            default:    WE_RE <= 4'b0000;
        endcase
        WD_RE <= WD << (A[1:0] * 8);
    end

    wire [31:0] RD_raw;
    DataRam DataRamInst (
        .clk    ( clk            ),
        .wea    ( WE_RE          ),
        .addra  ( A[31:2]        ),
        .dina   ( WD_RE          ),
        .douta  ( RD_raw         ),
        .web    ( WE2            ),
        .addrb  ( A2[31:2]       ),
        .dinb   ( WD2            ),
        .doutb  ( RD2            )
    );   
    // Add clear and stall support
    // if chip not enabled, output output last read result
    // else if chip clear, output 0
    // else output values from bram
    reg stall_ff= 1'b0;
    reg clear_ff= 1'b0;
    reg [31:0] RD_old=32'b0;
    always @ (posedge clk)
    begin
        stall_ff<=~en;
        clear_ff<=clear;
        RD_old<=RD_raw;
    end    
    assign RD = stall_ff ? RD_old : (clear_ff ? 32'b0 : RD_raw );

endmodule

//åŠŸèƒ½è¯´æ˜Ž
    //WBSegRegæ˜¯Write Backæ®µå¯„å­˜å™¨ï¼?
    //ç±»ä¼¼äºŽIDSegReg.Vä¸­å¯¹Bramçš„è°ƒç”¨å’Œæ‹“å±•ï¼Œå®ƒåŒæ—¶åŒ…å«äº†ä¸€ä¸ªåŒæ­¥è¯»å†™çš„Bram
    //ï¼ˆæ­¤å¤„ä½ å¯ä»¥è°ƒç”¨æˆ‘ä»¬æä¾›çš„InstructionRamï¼Œå®ƒå°†ä¼šè‡ªåŠ¨ç»¼åˆä¸ºblock memoryï¼Œä½ ä¹Ÿå¯ä»¥æ›¿ä»£æ?§çš„è°ƒç”¨xilinxçš„bram ipæ ¸ï¼‰ã€?
    //åŒæ­¥è¯»memory ç›¸å½“äº? å¼‚æ­¥è¯»memory çš„è¾“å‡ºå¤–æŽ¥Dè§¦å‘å™¨ï¼Œéœ?è¦æ—¶é’Ÿä¸Šå‡æ²¿æ‰èƒ½è¯»å–æ•°æ®ã€?
    //æ­¤æ—¶å¦‚æžœå†é?šè¿‡æ®µå¯„å­˜å™¨ç¼“å­˜ï¼Œé‚£ä¹ˆéœ€è¦ä¸¤ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿æ‰èƒ½å°†æ•°æ®ä¼ é€’åˆ°Exæ®?
    //å› æ­¤åœ¨æ®µå¯„å­˜å™¨æ¨¡å—ä¸­è°ƒç”¨è¯¥åŒæ­¥memoryï¼Œç›´æŽ¥å°†è¾“å‡ºä¼ é?’åˆ°WBæ®µç»„åˆé?»è¾‘
    //è°ƒç”¨memæ¨¡å—åŽè¾“å‡ºä¸ºRD_rawï¼Œé?šè¿‡assign RD = stall_ff ? RD_old : (clear_ff ? 32'b0 : RD_raw );
    //ä»Žè?Œå®žçŽ°RDæ®µå¯„å­˜å™¨stallå’ŒclearåŠŸèƒ½