

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4'
================================================================
* Date:           Sun Nov 13 23:03:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8020|     8020|  64.160 us|  64.160 us|  8020|  8020|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_3_VITIS_LOOP_64_4  |     8018|     8018|        20|          1|          1|  8000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    615|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    135|    -|
|Register         |        -|    -|     807|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     807|    910|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln63_fu_238_p2                  |         +|   0|  0|  14|          13|           1|
    |add_ln66_1_fu_337_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln66_2_fu_351_p2                |         +|   0|  0|  32|          32|           4|
    |add_ln66_3_fu_367_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln66_fu_327_p2                  |         +|   0|  0|  39|          32|          32|
    |counter_4_fu_281_p2                 |         +|   0|  0|  39|          32|           1|
    |dst_counter_4_fu_401_p2             |         +|   0|  0|  39|          32|           4|
    |j_2_fu_295_p2                       |         +|   0|  0|  13|           4|           1|
    |src_counter_6_fu_384_p2             |         +|   0|  0|  39|          32|          32|
    |src_counter_8_fu_396_p2             |         +|   0|  0|  39|          32|          32|
    |sub_ln66_fu_357_p2                  |         -|   0|  0|  32|          32|          32|
    |ap_block_state14_pp0_stage0_iter13  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_408                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op91_readreq_state7    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op98_read_state14      |       and|   0|  0|   2|           1|           1|
    |icmp_ln63_fu_232_p2                 |      icmp|   0|  0|  12|          13|           9|
    |icmp_ln64_fu_247_p2                 |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln65_fu_261_p2                 |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln70_fu_270_p2                 |      icmp|   0|  0|   9|           4|           3|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |counter_fu_287_p3                   |    select|   0|  0|  32|           1|          32|
    |dst_counter_fu_407_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln63_1_fu_253_p3             |    select|   0|  0|   4|           1|           1|
    |src_counter_7_fu_389_p3             |    select|   0|  0|  32|           1|          32|
    |src_counter_fu_414_p3               |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 615|         407|         424|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter15_storemerge1_reg_188  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_storemerge1_reg_188   |   9|          2|    8|         16|
    |counter_2_fu_108                           |   9|          2|   32|         64|
    |dst_counter_1_fu_100                       |   9|          2|   32|         64|
    |gmem_blk_n_AR                              |   9|          2|    1|          2|
    |gmem_blk_n_AW                              |   9|          2|    1|          2|
    |gmem_blk_n_B                               |   9|          2|    1|          2|
    |gmem_blk_n_R                               |   9|          2|    1|          2|
    |gmem_blk_n_W                               |   9|          2|    1|          2|
    |indvar_flatten_fu_112                      |   9|          2|   13|         26|
    |j_fu_96                                    |   9|          2|    4|          8|
    |src_counter_5_fu_104                       |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 135|         30|  137|        274|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storemerge1_reg_188  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter11_storemerge1_reg_188  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter12_storemerge1_reg_188  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter13_storemerge1_reg_188  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter14_storemerge1_reg_188  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter15_storemerge1_reg_188  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_storemerge1_reg_188   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_storemerge1_reg_188   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_storemerge1_reg_188   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_storemerge1_reg_188   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter5_storemerge1_reg_188   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter6_storemerge1_reg_188   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter7_storemerge1_reg_188   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter8_storemerge1_reg_188   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter9_storemerge1_reg_188   |   8|   0|    8|          0|
    |counter_2_fu_108                           |  32|   0|   32|          0|
    |dst_counter_1_fu_100                       |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_539                   |   8|   0|    8|          0|
    |gmem_addr_2_reg_533                        |  64|   0|   64|          0|
    |gmem_addr_reg_527                          |  64|   0|   64|          0|
    |icmp_ln63_reg_493                          |   1|   0|    1|          0|
    |icmp_ln65_reg_502                          |   1|   0|    1|          0|
    |icmp_ln70_reg_506                          |   1|   0|    1|          0|
    |indvar_flatten_fu_112                      |  13|   0|   13|          0|
    |j_fu_96                                    |   4|   0|    4|          0|
    |mul_ln72_reg_522                           |  32|   0|   32|          0|
    |select_ln63_1_reg_497                      |   4|   0|    4|          0|
    |select_ln63_cast_reg_488                   |   7|   0|   32|         25|
    |skip_row_arr_load_reg_517                  |  32|   0|   32|          0|
    |src_counter_5_fu_104                       |  32|   0|   32|          0|
    |gmem_addr_reg_527                          |  64|  32|   64|          0|
    |icmp_ln63_reg_493                          |  64|  32|    1|          0|
    |icmp_ln65_reg_502                          |  64|  32|    1|          0|
    |icmp_ln70_reg_506                          |  64|  32|    1|          0|
    |select_ln63_1_reg_497                      |  64|  32|    4|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 807| 160|  583|         25|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4|  return value|
|grp_fu_1424_p_din0        |  out|   32|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4|  return value|
|grp_fu_1424_p_din1        |  out|    5|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4|  return value|
|grp_fu_1424_p_dout0       |   in|   32|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4|  return value|
|grp_fu_1424_p_ce          |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4|  return value|
|m_axi_gmem_AWVALID        |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREADY        |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWADDR         |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWID           |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLEN          |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWSIZE         |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWBURST        |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLOCK         |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWCACHE        |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWPROT         |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWQOS          |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREGION       |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWUSER         |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WVALID         |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WREADY         |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WDATA          |  out|    8|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WSTRB          |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WLAST          |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WID            |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WUSER          |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARVALID        |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREADY        |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARADDR         |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARID           |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLEN          |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARSIZE         |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARBURST        |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLOCK         |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARCACHE        |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARPROT         |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARQOS          |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREGION       |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARUSER         |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RVALID         |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RREADY         |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RDATA          |   in|    8|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RLAST          |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RID            |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RFIFONUM       |   in|   11|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RUSER          |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RRESP          |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BVALID         |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BREADY         |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BRESP          |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BID            |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BUSER          |   in|    1|       m_axi|                                          gmem|       pointer|
|skip_row_arr_address0     |  out|   10|   ap_memory|                                  skip_row_arr|         array|
|skip_row_arr_ce0          |  out|    1|   ap_memory|                                  skip_row_arr|         array|
|skip_row_arr_q0           |   in|   32|   ap_memory|                                  skip_row_arr|         array|
|icmp_ln31                 |   in|    1|     ap_none|                                     icmp_ln31|        scalar|
|select_ln63               |   in|    7|     ap_none|                                   select_ln63|        scalar|
|dst_buff                  |   in|   64|     ap_none|                                      dst_buff|        scalar|
|src_buff                  |   in|   64|     ap_none|                                      src_buff|        scalar|
|dst_counter_1_out         |  out|   32|      ap_vld|                             dst_counter_1_out|       pointer|
|dst_counter_1_out_ap_vld  |  out|    1|      ap_vld|                             dst_counter_1_out|       pointer|
+--------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 23 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dst_counter_1 = alloca i32 1"   --->   Operation 24 'alloca' 'dst_counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%src_counter_5 = alloca i32 1"   --->   Operation 25 'alloca' 'src_counter_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%counter_2 = alloca i32 1"   --->   Operation 26 'alloca' 'counter_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src_buff"   --->   Operation 28 'read' 'src_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst_buff"   --->   Operation 29 'read' 'dst_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln63_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln63"   --->   Operation 30 'read' 'select_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%icmp_ln31_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln31"   --->   Operation 31 'read' 'icmp_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%select_ln63_cast = zext i7 %select_ln63_read"   --->   Operation 32 'zext' 'select_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %counter_2"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %src_counter_5"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %dst_counter_1"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body50"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.91>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [top.cpp:63]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.09ns)   --->   "%icmp_ln63 = icmp_eq  i13 %indvar_flatten_load, i13 8000" [top.cpp:63]   --->   Operation 43 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.67ns)   --->   "%add_ln63 = add i13 %indvar_flatten_load, i13 1" [top.cpp:63]   --->   Operation 44 'add' 'add_ln63' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc85, void %for.body97.preheader.exitStub" [top.cpp:63]   --->   Operation 45 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [top.cpp:64]   --->   Operation 46 'load' 'j_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln64 = icmp_eq  i4 %j_load, i4 8" [top.cpp:64]   --->   Operation 47 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln63)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.02ns)   --->   "%select_ln63_1 = select i1 %icmp_ln64, i4 0, i4 %j_load" [top.cpp:63]   --->   Operation 48 'select' 'select_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.30ns)   --->   "%icmp_ln65 = icmp_ult  i4 %select_ln63_1, i4 3" [top.cpp:65]   --->   Operation 49 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln63)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %if.end64_ifconv, void %if.then52" [top.cpp:65]   --->   Operation 50 'br' 'br_ln65' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%counter_2_load = load i32 %counter_2" [top.cpp:80]   --->   Operation 51 'load' 'counter_2_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln70 = icmp_eq  i4 %select_ln63_1, i4 7" [top.cpp:70]   --->   Operation 52 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln63)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i32 %counter_2_load" [top.cpp:72]   --->   Operation 53 'zext' 'zext_ln72' <Predicate = (!icmp_ln63 & icmp_ln31_read)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%skip_row_arr_addr = getelementptr i32 %skip_row_arr, i64 0, i64 %zext_ln72" [top.cpp:72]   --->   Operation 54 'getelementptr' 'skip_row_arr_addr' <Predicate = (!icmp_ln63 & icmp_ln31_read)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%skip_row_arr_load = load i10 %skip_row_arr_addr" [top.cpp:72]   --->   Operation 55 'load' 'skip_row_arr_load' <Predicate = (!icmp_ln63 & icmp_ln31_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%counter_4 = add i32 %counter_2_load, i32 1" [top.cpp:80]   --->   Operation 56 'add' 'counter_4' <Predicate = (!icmp_ln63)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.69ns)   --->   "%counter = select i1 %icmp_ln70, i32 %counter_4, i32 %counter_2_load" [top.cpp:70]   --->   Operation 57 'select' 'counter' <Predicate = (!icmp_ln63)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%j_2 = add i4 %select_ln63_1, i4 1" [top.cpp:64]   --->   Operation 58 'add' 'j_2' <Predicate = (!icmp_ln63)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln64 = store i13 %add_ln63, i13 %indvar_flatten" [top.cpp:64]   --->   Operation 59 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln64 = store i32 %counter, i32 %counter_2" [top.cpp:64]   --->   Operation 60 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln64 = store i4 %j_2, i4 %j" [top.cpp:64]   --->   Operation 61 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%skip_row_arr_load = load i10 %skip_row_arr_addr" [top.cpp:72]   --->   Operation 62 'load' 'skip_row_arr_load' <Predicate = (icmp_ln31_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 63 [2/2] (6.91ns)   --->   "%mul_ln72 = mul i32 %skip_row_arr_load, i32 11" [top.cpp:72]   --->   Operation 63 'mul' 'mul_ln72' <Predicate = (icmp_ln70 & icmp_ln31_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 64 [1/2] (6.91ns)   --->   "%mul_ln72 = mul i32 %skip_row_arr_load, i32 11" [top.cpp:72]   --->   Operation 64 'mul' 'mul_ln72' <Predicate = (icmp_ln70 & icmp_ln31_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.89>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%dst_counter_1_load_2 = load i32 %dst_counter_1" [top.cpp:66]   --->   Operation 65 'load' 'dst_counter_1_load_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_63_3_VITIS_LOOP_64_4_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8000, i64 8000, i64 8000"   --->   Operation 67 'speclooptripcount' 'empty' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %select_ln63_1" [top.cpp:63]   --->   Operation 69 'zext' 'j_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [top.cpp:64]   --->   Operation 70 'specloopname' 'specloopname_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %j_cast, i32 %dst_counter_1_load_2" [top.cpp:66]   --->   Operation 71 'add' 'add_ln66' <Predicate = (!icmp_ln63)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i32 %add_ln66" [top.cpp:66]   --->   Operation 72 'zext' 'zext_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (3.52ns)   --->   "%add_ln66_1 = add i64 %zext_ln66, i64 %dst_buff_read" [top.cpp:66]   --->   Operation 73 'add' 'add_ln66_1' <Predicate = (!icmp_ln63)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln66_1" [top.cpp:68]   --->   Operation 74 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%src_counter_5_load_1 = load i32 %src_counter_5" [top.cpp:66]   --->   Operation 75 'load' 'src_counter_5_load_1' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_2 = add i32 %src_counter_5_load_1, i32 10" [top.cpp:66]   --->   Operation 76 'add' 'add_ln66_2' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln66 = sub i32 %add_ln66_2, i32 %j_cast" [top.cpp:66]   --->   Operation 77 'sub' 'sub_ln66' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i32 %sub_ln66" [top.cpp:66]   --->   Operation 78 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (3.52ns)   --->   "%add_ln66_3 = add i64 %zext_ln66_1, i64 %src_buff_read" [top.cpp:66]   --->   Operation 79 'add' 'add_ln66_3' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln66_3" [top.cpp:66]   --->   Operation 80 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%dst_counter_1_load = load i32 %dst_counter_1" [top.cpp:79]   --->   Operation 81 'load' 'dst_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%src_counter_5_load = load i32 %src_counter_5" [top.cpp:72]   --->   Operation 82 'load' 'src_counter_5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.55ns)   --->   "%src_counter_6 = add i32 %mul_ln72, i32 %src_counter_5_load" [top.cpp:72]   --->   Operation 83 'add' 'src_counter_6' <Predicate = (icmp_ln70 & icmp_ln31_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node src_counter_8)   --->   "%src_counter_7 = select i1 %icmp_ln31_read, i32 %src_counter_6, i32 %src_counter_5_load" [top.cpp:31]   --->   Operation 84 'select' 'src_counter_7' <Predicate = (icmp_ln70)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (2.55ns) (out node of the LUT)   --->   "%src_counter_8 = add i32 %src_counter_7, i32 %select_ln63_cast" [top.cpp:74]   --->   Operation 85 'add' 'src_counter_8' <Predicate = (icmp_ln70)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.55ns)   --->   "%dst_counter_4 = add i32 %dst_counter_1_load, i32 8" [top.cpp:79]   --->   Operation 86 'add' 'dst_counter_4' <Predicate = (icmp_ln70)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.69ns)   --->   "%dst_counter = select i1 %icmp_ln70, i32 %dst_counter_4, i32 %dst_counter_1_load" [top.cpp:70]   --->   Operation 87 'select' 'dst_counter' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.69ns)   --->   "%src_counter = select i1 %icmp_ln70, i32 %src_counter_8, i32 %src_counter_5_load" [top.cpp:70]   --->   Operation 88 'select' 'src_counter' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln64 = store i32 %src_counter, i32 %src_counter_5" [top.cpp:64]   --->   Operation 89 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln64 = store i32 %dst_counter, i32 %dst_counter_1" [top.cpp:64]   --->   Operation 90 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 91 [7/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 91 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 92 [6/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 92 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 93 [5/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 93 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 94 [4/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 94 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.00>
ST_11 : Operation 95 [3/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 95 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.00>
ST_12 : Operation 96 [2/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 96 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.00>
ST_13 : Operation 97 [1/7] (8.00ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [top.cpp:66]   --->   Operation 97 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.00>
ST_14 : Operation 98 [1/1] (8.00ns)   --->   "%gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i64 %gmem_addr_2" [top.cpp:66]   --->   Operation 98 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.00>
ST_15 : Operation 99 [1/1] (1.58ns)   --->   "%br_ln67 = br void %if.end64_ifconv" [top.cpp:67]   --->   Operation 99 'br' 'br_ln67' <Predicate = (!icmp_ln63 & icmp_ln65)> <Delay = 1.58>
ST_15 : Operation 100 [1/1] (8.00ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [top.cpp:68]   --->   Operation 100 'writereq' 'gmem_addr_2_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%storemerge1 = phi i8 %gmem_addr_2_read, void %if.then52, i8 0, void %for.inc85" [top.cpp:66]   --->   Operation 101 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (8.00ns)   --->   "%write_ln68 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr, i8 %storemerge1, i1 1" [top.cpp:68]   --->   Operation 102 'write' 'write_ln68' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.00>
ST_17 : Operation 103 [5/5] (8.00ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [top.cpp:68]   --->   Operation 103 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.00>
ST_18 : Operation 104 [4/5] (8.00ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [top.cpp:68]   --->   Operation 104 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.00>
ST_19 : Operation 105 [3/5] (8.00ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [top.cpp:68]   --->   Operation 105 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.00>
ST_20 : Operation 106 [2/5] (8.00ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [top.cpp:68]   --->   Operation 106 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%dst_counter_1_load_1 = load i32 %dst_counter_1"   --->   Operation 109 'load' 'dst_counter_1_load_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_counter_1_out, i32 %dst_counter_1_load_1"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.00>
ST_21 : Operation 107 [1/5] (8.00ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [top.cpp:68]   --->   Operation 107 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body50" [top.cpp:64]   --->   Operation 108 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ skip_row_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ icmp_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_counter_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca           ) [ 0110000000000000000000]
dst_counter_1        (alloca           ) [ 0111111111111111111110]
src_counter_5        (alloca           ) [ 0111111000000000000000]
counter_2            (alloca           ) [ 0110000000000000000000]
indvar_flatten       (alloca           ) [ 0110000000000000000000]
src_buff_read        (read             ) [ 0111111000000000000000]
dst_buff_read        (read             ) [ 0111111000000000000000]
select_ln63_read     (read             ) [ 0000000000000000000000]
icmp_ln31_read       (read             ) [ 0111111000000000000000]
select_ln63_cast     (zext             ) [ 0111111000000000000000]
specinterface_ln0    (specinterface    ) [ 0000000000000000000000]
store_ln0            (store            ) [ 0000000000000000000000]
store_ln0            (store            ) [ 0000000000000000000000]
store_ln0            (store            ) [ 0000000000000000000000]
store_ln0            (store            ) [ 0000000000000000000000]
store_ln0            (store            ) [ 0000000000000000000000]
br_ln0               (br               ) [ 0000000000000000000000]
indvar_flatten_load  (load             ) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000]
icmp_ln63            (icmp             ) [ 0111111111111111111111]
add_ln63             (add              ) [ 0000000000000000000000]
br_ln63              (br               ) [ 0000000000000000000000]
j_load               (load             ) [ 0000000000000000000000]
icmp_ln64            (icmp             ) [ 0000000000000000000000]
select_ln63_1        (select           ) [ 0101111000000000000000]
icmp_ln65            (icmp             ) [ 0111111111111111111111]
br_ln65              (br               ) [ 0111111111111111100000]
counter_2_load       (load             ) [ 0000000000000000000000]
icmp_ln70            (icmp             ) [ 0101111000000000000000]
zext_ln72            (zext             ) [ 0000000000000000000000]
skip_row_arr_addr    (getelementptr    ) [ 0101000000000000000000]
counter_4            (add              ) [ 0000000000000000000000]
counter              (select           ) [ 0000000000000000000000]
j_2                  (add              ) [ 0000000000000000000000]
store_ln64           (store            ) [ 0000000000000000000000]
store_ln64           (store            ) [ 0000000000000000000000]
store_ln64           (store            ) [ 0000000000000000000000]
skip_row_arr_load    (load             ) [ 0100110000000000000000]
mul_ln72             (mul              ) [ 0100001000000000000000]
dst_counter_1_load_2 (load             ) [ 0000000000000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000000000000]
j_cast               (zext             ) [ 0000000000000000000000]
specloopname_ln64    (specloopname     ) [ 0000000000000000000000]
add_ln66             (add              ) [ 0000000000000000000000]
zext_ln66            (zext             ) [ 0000000000000000000000]
add_ln66_1           (add              ) [ 0000000000000000000000]
gmem_addr            (getelementptr    ) [ 0100000111111111111111]
src_counter_5_load_1 (load             ) [ 0000000000000000000000]
add_ln66_2           (add              ) [ 0000000000000000000000]
sub_ln66             (sub              ) [ 0000000000000000000000]
zext_ln66_1          (zext             ) [ 0000000000000000000000]
add_ln66_3           (add              ) [ 0000000000000000000000]
gmem_addr_2          (getelementptr    ) [ 0100000111111110000000]
dst_counter_1_load   (load             ) [ 0000000000000000000000]
src_counter_5_load   (load             ) [ 0000000000000000000000]
src_counter_6        (add              ) [ 0000000000000000000000]
src_counter_7        (select           ) [ 0000000000000000000000]
src_counter_8        (add              ) [ 0000000000000000000000]
dst_counter_4        (add              ) [ 0000000000000000000000]
dst_counter          (select           ) [ 0000000000000000000000]
src_counter          (select           ) [ 0000000000000000000000]
store_ln64           (store            ) [ 0000000000000000000000]
store_ln64           (store            ) [ 0000000000000000000000]
gmem_load_2_req      (readreq          ) [ 0000000000000000000000]
gmem_addr_2_read     (read             ) [ 0110000000000001100000]
br_ln67              (br               ) [ 0110000000000001100000]
gmem_addr_2_req      (writereq         ) [ 0000000000000000000000]
storemerge1          (phi              ) [ 0100000000000000100000]
write_ln68           (write            ) [ 0000000000000000000000]
gmem_addr_2_resp     (writeresp        ) [ 0000000000000000000000]
br_ln64              (br               ) [ 0000000000000000000000]
dst_counter_1_load_1 (load             ) [ 0000000000000000000000]
write_ln0            (write            ) [ 0000000000000000000000]
ret_ln0              (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="skip_row_arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_row_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="icmp_ln31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln63">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln63"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_buff">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_buff"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_buff">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buff"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_counter_1_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_counter_1_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_63_3_VITIS_LOOP_64_4_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="14"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="dst_counter_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_counter_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="src_counter_5_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_counter_5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="counter_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="src_buff_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_buff_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="dst_buff_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_buff_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="select_ln63_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="7" slack="0"/>
<pin id="131" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln63_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln31_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln31_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="1"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="gmem_addr_2_read_read_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="8"/>
<pin id="150" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/14 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_writeresp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="9"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_2_req/15 gmem_addr_2_resp/17 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln68_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="10"/>
<pin id="162" dir="0" index="2" bw="8" slack="0"/>
<pin id="163" dir="0" index="3" bw="1" slack="0"/>
<pin id="164" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/16 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln0_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/20 "/>
</bind>
</comp>

<comp id="175" class="1004" name="skip_row_arr_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="skip_row_arr_addr/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skip_row_arr_load/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="storemerge1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="14"/>
<pin id="190" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="storemerge1 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="storemerge1_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="2"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="14"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1/16 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln63_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln63_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="13" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln0_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln0_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="indvar_flatten_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="13" slack="1"/>
<pin id="231" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln63_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="0" index="1" bw="13" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln63_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="13" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="1"/>
<pin id="246" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln64_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln63_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln65_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="counter_2_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_2_load/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln70_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln72_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="counter_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_4/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="counter_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="j_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln64_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="0"/>
<pin id="303" dir="0" index="1" bw="13" slack="1"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln64_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln64_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="1"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln72/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="dst_counter_1_load_2_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="5"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_counter_1_load_2/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="j_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="4"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln66_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln66_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln66_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="5"/>
<pin id="340" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="gmem_addr_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="src_counter_5_load_1_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="5"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_counter_5_load_1/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln66_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_2/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sub_ln66_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln66_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln66_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="5"/>
<pin id="370" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_3/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="gmem_addr_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="dst_counter_1_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="5"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_counter_1_load/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="src_counter_5_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="5"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_counter_5_load/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="src_counter_6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="src_counter_6/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="src_counter_7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="5"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="32" slack="0"/>
<pin id="393" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_counter_7/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="src_counter_8_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="5"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="src_counter_8/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="dst_counter_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dst_counter_4/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="dst_counter_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="4"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="32" slack="0"/>
<pin id="411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dst_counter/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="src_counter_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="4"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="32" slack="0"/>
<pin id="418" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_counter/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln64_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="5"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln64_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="5"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="dst_counter_1_load_1_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="19"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_counter_1_load_1/20 "/>
</bind>
</comp>

<comp id="435" class="1005" name="j_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="442" class="1005" name="dst_counter_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dst_counter_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="src_counter_5_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src_counter_5 "/>
</bind>
</comp>

<comp id="459" class="1005" name="counter_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="indvar_flatten_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="13" slack="0"/>
<pin id="468" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="473" class="1005" name="src_buff_read_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="5"/>
<pin id="475" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="src_buff_read "/>
</bind>
</comp>

<comp id="478" class="1005" name="dst_buff_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="5"/>
<pin id="480" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="dst_buff_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln31_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln31_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="select_ln63_cast_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="5"/>
<pin id="490" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="select_ln63_cast "/>
</bind>
</comp>

<comp id="493" class="1005" name="icmp_ln63_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="497" class="1005" name="select_ln63_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="4"/>
<pin id="499" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="select_ln63_1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="icmp_ln65_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="506" class="1005" name="icmp_ln70_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="2"/>
<pin id="508" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="512" class="1005" name="skip_row_arr_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="1"/>
<pin id="514" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="skip_row_arr_addr "/>
</bind>
</comp>

<comp id="517" class="1005" name="skip_row_arr_load_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="skip_row_arr_load "/>
</bind>
</comp>

<comp id="522" class="1005" name="mul_ln72_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln72 "/>
</bind>
</comp>

<comp id="527" class="1005" name="gmem_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="9"/>
<pin id="529" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="gmem_addr_2_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="1"/>
<pin id="535" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="539" class="1005" name="gmem_addr_2_read_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="2"/>
<pin id="541" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="80" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="82" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="84" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="88" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="90" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="167"><net_src comp="92" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="173"><net_src comp="94" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="86" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="159" pin=2"/></net>

<net id="203"><net_src comp="128" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="229" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="244" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="274"><net_src comp="253" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="267" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="285"><net_src comp="267" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="14" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="270" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="267" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="253" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="238" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="287" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="295" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="64" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="321" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="76" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="324" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="0" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="381" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="378" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="78" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="378" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="396" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="381" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="407" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="431" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="438"><net_src comp="96" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="445"><net_src comp="100" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="454"><net_src comp="104" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="458"><net_src comp="451" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="462"><net_src comp="108" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="469"><net_src comp="112" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="476"><net_src comp="116" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="481"><net_src comp="122" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="486"><net_src comp="134" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="491"><net_src comp="200" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="496"><net_src comp="232" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="253" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="505"><net_src comp="261" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="270" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="515"><net_src comp="175" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="520"><net_src comp="182" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="525"><net_src comp="316" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="530"><net_src comp="342" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="536"><net_src comp="372" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="542"><net_src comp="147" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="192" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {15 16 17 18 19 20 21 }
	Port: dst_counter_1_out | {20 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 : gmem | {7 8 9 10 11 12 13 14 }
	Port: dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 : skip_row_arr | {2 3 }
	Port: dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 : icmp_ln31 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 : select_ln63 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 : dst_buff | {1 }
	Port: dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4 : src_buff | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln63 : 1
		add_ln63 : 1
		br_ln63 : 2
		icmp_ln64 : 1
		select_ln63_1 : 2
		icmp_ln65 : 3
		br_ln65 : 4
		icmp_ln70 : 3
		zext_ln72 : 1
		skip_row_arr_addr : 2
		skip_row_arr_load : 3
		counter_4 : 1
		counter : 4
		j_2 : 3
		store_ln64 : 2
		store_ln64 : 5
		store_ln64 : 4
	State 3
	State 4
	State 5
	State 6
		add_ln66 : 1
		zext_ln66 : 2
		add_ln66_1 : 3
		gmem_addr : 4
		add_ln66_2 : 1
		sub_ln66 : 2
		zext_ln66_1 : 3
		add_ln66_3 : 4
		gmem_addr_2 : 5
		src_counter_6 : 1
		src_counter_7 : 2
		src_counter_8 : 3
		dst_counter_4 : 1
		dst_counter : 2
		src_counter : 4
		store_ln64 : 5
		store_ln64 : 3
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		write_ln68 : 1
	State 17
	State 18
	State 19
	State 20
		write_ln0 : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln63_fu_238       |    0    |    0    |    14   |
|          |       counter_4_fu_281       |    0    |    0    |    39   |
|          |          j_2_fu_295          |    0    |    0    |    13   |
|          |        add_ln66_fu_327       |    0    |    0    |    39   |
|    add   |       add_ln66_1_fu_337      |    0    |    0    |    71   |
|          |       add_ln66_2_fu_351      |    0    |    0    |    32   |
|          |       add_ln66_3_fu_367      |    0    |    0    |    71   |
|          |     src_counter_6_fu_384     |    0    |    0    |    39   |
|          |     src_counter_8_fu_396     |    0    |    0    |    39   |
|          |     dst_counter_4_fu_401     |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_316          |    1    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |     select_ln63_1_fu_253     |    0    |    0    |    4    |
|          |        counter_fu_287        |    0    |    0    |    32   |
|  select  |     src_counter_7_fu_389     |    0    |    0    |    32   |
|          |      dst_counter_fu_407      |    0    |    0    |    32   |
|          |      src_counter_fu_414      |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln63_fu_232       |    0    |    0    |    12   |
|   icmp   |       icmp_ln64_fu_247       |    0    |    0    |    9    |
|          |       icmp_ln65_fu_261       |    0    |    0    |    9    |
|          |       icmp_ln70_fu_270       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    sub   |        sub_ln66_fu_357       |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |   src_buff_read_read_fu_116  |    0    |    0    |    0    |
|          |   dst_buff_read_read_fu_122  |    0    |    0    |    0    |
|   read   | select_ln63_read_read_fu_128 |    0    |    0    |    0    |
|          |  icmp_ln31_read_read_fu_134  |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_147 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_140      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_152     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln68_write_fu_159   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_168    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    select_ln63_cast_fu_200   |    0    |    0    |    0    |
|          |       zext_ln72_fu_276       |    0    |    0    |    0    |
|   zext   |         j_cast_fu_324        |    0    |    0    |    0    |
|          |       zext_ln66_fu_333       |    0    |    0    |    0    |
|          |      zext_ln66_1_fu_363      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |   165   |   649   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    counter_2_reg_459    |   32   |
|  dst_buff_read_reg_478  |   64   |
|  dst_counter_1_reg_442  |   32   |
| gmem_addr_2_read_reg_539|    8   |
|   gmem_addr_2_reg_533   |    8   |
|    gmem_addr_reg_527    |    8   |
|  icmp_ln31_read_reg_483 |    1   |
|    icmp_ln63_reg_493    |    1   |
|    icmp_ln65_reg_502    |    1   |
|    icmp_ln70_reg_506    |    1   |
|  indvar_flatten_reg_466 |   13   |
|        j_reg_435        |    4   |
|     mul_ln72_reg_522    |   32   |
|  select_ln63_1_reg_497  |    4   |
| select_ln63_cast_reg_488|   32   |
|skip_row_arr_addr_reg_512|   10   |
|skip_row_arr_load_reg_517|   32   |
|  src_buff_read_reg_473  |   64   |
|  src_counter_5_reg_451  |   32   |
|   storemerge1_reg_188   |    8   |
+-------------------------+--------+
|          Total          |   387  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_152 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_182  |  p0  |   2  |  10  |   20   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   22   ||  3.176  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   165  |   649  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |   387  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   552  |   658  |
+-----------+--------+--------+--------+--------+
