0.6
2019.2
Nov  6 2019
21:57:16
E:/Memristor_testboard/CLS_frontend/Stim_recorder/Stim_recorder.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Memristor_testboard/CLS_frontend/Stim_recorder/Stim_recorder.srcs/sim_1/new/tb.v,1629090652,verilog,,,,tb,,,,,,,,
E:/Memristor_testboard/CLS_frontend/Stim_recorder/Stim_recorder.srcs/sources_1/new/stim_rec.v,1629089968,verilog,,E:/Memristor_testboard/CLS_frontend/Stim_recorder/Stim_recorder.srcs/sim_1/new/tb.v,,SPI;sevenbitSPI;sixteenbitSPI;stim_rec,,,,,,,,
