
function BitClk_config(this_block)

  % Revision History:
  %
  %   27-Apr-2008  (12:51 hours):
  %     Original code was machine generated by Xilinx's System Generator after parsing
  %     D:\Data\Xilinx\sysgen\SSP\ssp_proto\V2_2\BitClk.vhd
  %
  %

  this_block.setTopLevelLanguage('VHDL');

  this_block.setEntityName('BitClk');

  % System Generator has to assume that your entity  has a combinational feed through; 
  %   if it  doesn't, then comment out the following line:
  this_block.tagAsCombinational;

  this_block.addSimulinkInport('PMT');
  this_block.addSimulinkInport('PMT_EN');
  this_block.addSimulinkInport('OE');
  this_block.addSimulinkInport('CLR');

  this_block.addSimulinkOutport('Q');

  Q_port = this_block.port('Q');
  Q_port.setType('Bool');
  Q_port.useHDLVector(false);

  % -----------------------------
  if (this_block.inputTypesKnown)
    % do input type checking, dynamic output type and generic setup in this code block.

    if (this_block.port('PMT').width ~= 1);
      this_block.setError('Input data type for port "PMT" must have width=1.');
    end

    this_block.port('PMT').useHDLVector(false);

    if (this_block.port('PMT_EN').width ~= 1);
      this_block.setError('Input data type for port "PMT_EN" must have width=1.');
    end

    this_block.port('PMT_EN').useHDLVector(false);

    if (this_block.port('OE').width ~= 1);
      this_block.setError('Input data type for port "OE" must have width=1.');
    end

    this_block.port('OE').useHDLVector(false);

    if (this_block.port('CLR').width ~= 1);
      this_block.setError('Input data type for port "CLR" must have width=1.');
    end

    this_block.port('CLR').useHDLVector(false);

  end  % if(inputTypesKnown)
  % -----------------------------

  % -----------------------------
   if (this_block.inputRatesKnown)
     setup_as_single_rate(this_block,'bc_clk','bc_ce')
   end  % if(inputRatesKnown)
  % -----------------------------

    % (!) Set the inout port rate to be the same as the first input 
    %     rate. Change the following code if this is untrue.
    uniqueInputRates = unique(this_block.getInputRates);


  % Add addtional source files as needed.
  %  |-------------
  %  | Add files in the order in which they should be compiled.
  %  | If two files "a.vhd" and "b.vhd" contain the entities
  %  | entity_a and entity_b, and entity_a contains a
  %  | component of type entity_b, the correct sequence of
  %  | addFile() calls would be:
  %  |    this_block.addFile('b.vhd');
  %  |    this_block.addFile('a.vhd');
  %  |-------------

  %    this_block.addFile('');
  %    this_block.addFile('');
  this_block.addFile('BitClk.vhd');

return;


% ------------------------------------------------------------

function setup_as_single_rate(block,clkname,cename) 
  inputRates = block.inputRates; 
  uniqueInputRates = unique(inputRates); 
  if (length(uniqueInputRates)==1 & uniqueInputRates(1)==Inf) 
    block.addError('The inputs to this block cannot all be constant.'); 
    return; 
  end 
  if (uniqueInputRates(end) == Inf) 
     hasConstantInput = true; 
     uniqueInputRates = uniqueInputRates(1:end-1); 
  end 
  if (length(uniqueInputRates) ~= 1) 
    block.addError('The inputs to this block must run at a single rate.'); 
    return; 
  end 
  theInputRate = uniqueInputRates(1); 
  for i = 1:block.numSimulinkOutports 
     block.outport(i).setRate(theInputRate); 
  end 
  block.addClkCEPair(clkname,cename,theInputRate); 
  return; 

% ------------------------------------------------------------

