{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667002102410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667002102412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 20:08:06 2022 " "Processing started: Fri Oct 28 20:08:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667002102412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667002102412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL4_karim_elgammal -c VHDL4_karim_elgammal " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL4_karim_elgammal -c VHDL4_karim_elgammal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667002102412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667002102939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_behavioral-behRCA " "Found design unit 1: rca_behavioral-behRCA" {  } { { "rca_behavioral.vhd" "" { Text "H:/VHDL4_karim_elgammal/rca_behavioral.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002109994 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_behavioral " "Found entity 1: rca_behavioral" {  } { { "rca_behavioral.vhd" "" { Text "H:/VHDL4_karim_elgammal/rca_behavioral.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002109994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667002109994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_structural.vhd 8 4 " "Found 8 design units, including 4 entities, in source file bcd_adder_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-strucHA " "Found design unit 1: half_adder-strucHA" {  } { { "bcd_adder_structural.vhd" "" { Text "H:/VHDL4_karim_elgammal/bcd_adder_structural.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002110000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-strucFA " "Found design unit 2: full_adder-strucFA" {  } { { "bcd_adder_structural.vhd" "" { Text "H:/VHDL4_karim_elgammal/bcd_adder_structural.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002110000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 rca_structural-strucRCA " "Found design unit 3: rca_structural-strucRCA" {  } { { "bcd_adder_structural.vhd" "" { Text "H:/VHDL4_karim_elgammal/bcd_adder_structural.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002110000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 bcd_adder_structural-strucBCD " "Found design unit 4: bcd_adder_structural-strucBCD" {  } { { "bcd_adder_structural.vhd" "" { Text "H:/VHDL4_karim_elgammal/bcd_adder_structural.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002110000 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "bcd_adder_structural.vhd" "" { Text "H:/VHDL4_karim_elgammal/bcd_adder_structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002110000 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "bcd_adder_structural.vhd" "" { Text "H:/VHDL4_karim_elgammal/bcd_adder_structural.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002110000 ""} { "Info" "ISGN_ENTITY_NAME" "3 rca_structural " "Found entity 3: rca_structural" {  } { { "bcd_adder_structural.vhd" "" { Text "H:/VHDL4_karim_elgammal/bcd_adder_structural.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002110000 ""} { "Info" "ISGN_ENTITY_NAME" "4 bcd_adder_structural " "Found entity 4: bcd_adder_structural" {  } { { "bcd_adder_structural.vhd" "" { Text "H:/VHDL4_karim_elgammal/bcd_adder_structural.vhd" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002110000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667002110000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karim_elgammal_wrapper.vhd 4 2 " "Found 4 design units, including 2 entities, in source file karim_elgammal_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-decoder " "Found design unit 1: seven_segment_decoder-decoder" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/VHDL4_karim_elgammal/karim_elgammal_wrapper.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002110005 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 karim_elgammal_wrapper-wrapper " "Found design unit 2: karim_elgammal_wrapper-wrapper" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/VHDL4_karim_elgammal/karim_elgammal_wrapper.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002110005 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/VHDL4_karim_elgammal/karim_elgammal_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002110005 ""} { "Info" "ISGN_ENTITY_NAME" "2 karim_elgammal_wrapper " "Found entity 2: karim_elgammal_wrapper" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/VHDL4_karim_elgammal/karim_elgammal_wrapper.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667002110005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667002110005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "karim_elgammal_wrapper " "Elaborating entity \"karim_elgammal_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667002110051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:decode_a " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:decode_a\"" {  } { { "karim_elgammal_wrapper.vhd" "decode_a" { Text "H:/VHDL4_karim_elgammal/karim_elgammal_wrapper.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667002110102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_adder_structural bcd_adder_structural:bcd_adder " "Elaborating entity \"bcd_adder_structural\" for hierarchy \"bcd_adder_structural:bcd_adder\"" {  } { { "karim_elgammal_wrapper.vhd" "bcd_adder" { Text "H:/VHDL4_karim_elgammal/karim_elgammal_wrapper.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667002110160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "placeholder bcd_adder_structural.vhd(139) " "Verilog HDL or VHDL warning at bcd_adder_structural.vhd(139): object \"placeholder\" assigned a value but never read" {  } { { "bcd_adder_structural.vhd" "" { Text "H:/VHDL4_karim_elgammal/bcd_adder_structural.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667002110215 "|karim_elgammal_wrapper|bcd_adder_structural:bcd_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca_structural bcd_adder_structural:bcd_adder\|rca_structural:rca1 " "Elaborating entity \"rca_structural\" for hierarchy \"bcd_adder_structural:bcd_adder\|rca_structural:rca1\"" {  } { { "bcd_adder_structural.vhd" "rca1" { Text "H:/VHDL4_karim_elgammal/bcd_adder_structural.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667002110219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder bcd_adder_structural:bcd_adder\|rca_structural:rca1\|half_adder:adder_0 " "Elaborating entity \"half_adder\" for hierarchy \"bcd_adder_structural:bcd_adder\|rca_structural:rca1\|half_adder:adder_0\"" {  } { { "bcd_adder_structural.vhd" "adder_0" { Text "H:/VHDL4_karim_elgammal/bcd_adder_structural.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667002110227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder bcd_adder_structural:bcd_adder\|rca_structural:rca1\|full_adder:adder_1 " "Elaborating entity \"full_adder\" for hierarchy \"bcd_adder_structural:bcd_adder\|rca_structural:rca1\|full_adder:adder_1\"" {  } { { "bcd_adder_structural.vhd" "adder_1" { Text "H:/VHDL4_karim_elgammal/bcd_adder_structural.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667002110236 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_A_plus_B\[8\] GND " "Pin \"decoded_A_plus_B\[8\]\" is stuck at GND" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/VHDL4_karim_elgammal/karim_elgammal_wrapper.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667002111010 "|karim_elgammal_wrapper|decoded_A_plus_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_A_plus_B\[9\] GND " "Pin \"decoded_A_plus_B\[9\]\" is stuck at GND" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/VHDL4_karim_elgammal/karim_elgammal_wrapper.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667002111010 "|karim_elgammal_wrapper|decoded_A_plus_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_A_plus_B\[13\] VCC " "Pin \"decoded_A_plus_B\[13\]\" is stuck at VCC" {  } { { "karim_elgammal_wrapper.vhd" "" { Text "H:/VHDL4_karim_elgammal/karim_elgammal_wrapper.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667002111010 "|karim_elgammal_wrapper|decoded_A_plus_B[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667002111010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667002111110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667002111699 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667002111699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667002111995 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667002111995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667002111995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667002111995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667002112075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 20:08:32 2022 " "Processing ended: Fri Oct 28 20:08:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667002112075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667002112075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667002112075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667002112075 ""}
