Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu Aug 30 19:33:01 2018
| Host         : USL09013W running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Reaction_Timer_control_sets_placed.rpt
| Design       : Reaction_Timer
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|     10 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |            9 |
| No           | No                    | Yes                    |              10 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              62 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------+------------------+------------------+----------------+
|       Clock Signal       |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+--------------------+------------------+------------------+----------------+
|  stim_reg_i_2_n_0        |                    |                  |                1 |              2 |
|  d3_tmp_reg[0]_i_2_n_0   |                    |                  |                1 |              4 |
|  rgb_led2_reg[2]_i_2_n_0 |                    |                  |                2 |              6 |
|  clk_IBUF_BUFG           |                    | btnc_IBUF        |                2 |             10 |
|  clk_IBUF_BUFG           | ms_reg[13]_i_1_n_0 | btnc_IBUF        |                5 |             28 |
|  clk_IBUF_BUFG           | t_next             | btnc_IBUF        |                5 |             34 |
|  clk_IBUF_BUFG           |                    |                  |                5 |             36 |
+--------------------------+--------------------+------------------+------------------+----------------+


