# ğŸŒ³ TECHTREE.md â€” **HanoiVM Capability Tree**

This document outlines the **modular technical evolution** of **HanoiVM**, mapping the recursive and symbolic systems as a layered **technology tree**. Each node represents a capability or subsystem that builds on prior features.

Designed for recursive AI-augmented execution and ternary symbolic logic, **HanoiVM**'s tech tree serves both as a roadmap and as documentation of its architecture.

---

## ğŸ§  Core Logic Engine (Tier: Recursive Runtime)

```
[ Recursive VM Loop (T81) ]
 â”œâ”€ Stack Operand Engine (uint81_t)
 â”œâ”€ Instruction Decoder + Opcode Map
 â”œâ”€ Recursion Depth Monitor (Ï„-registers)
 â”œâ”€ Promotion Triggers: T81 â†’ T243 â†’ T729
 â””â”€ Axion AI Hook Integration (inline)
```

---

## ğŸ” Stack & Operand Systems

```
[ T81 Stack API ]
 â”œâ”€ push81 / pop81 / peek81
 â”œâ”€ push81u / pop81u (unified operand struct)
 â”œâ”€ Operand GCD / ABS / MOD / CMP3
 â””â”€ FFI-Safe Conversions (libt81.cweb)

[ T243 FSM Layer ]
 â”œâ”€ Symbolic BigInt: T243BigInt
 â”œâ”€ FSM State Logic + Entropy Tags
 â””â”€ AI Macro Extension: OP_T243_ADD, OP_T243_MUL

[ T729 Tensor Layer ]
 â”œâ”€ Tensor Creation: rank, shape, data
 â”œâ”€ Symbolic Ops: DOT, TRANSPOSE, CONTRACT
 â”œâ”€ AI Macros: INTENT, META_EXEC, FFT
 â””â”€ Holomorphic Tensor Ops (T729HoloTensor)
```

---

## ğŸ“¦ Compiler + Language Stack

```
[ T81Lang Compiler ]
 â”œâ”€ Lexer, Parser, AST (t81lang_parser.cweb)
 â”œâ”€ Semantic Analysis (Symbol Table)
 â”œâ”€ Intermediate Representation (IR)
 â”œâ”€ IR-to-HVM Bytecode (emit_hvm.cweb)
 â””â”€ CLI Compiler: t81lang_compiler.cweb

[ TISC Backend ]
 â”œâ”€ TISC Language IR (symbolic logic ops)
 â”œâ”€ LLVM IR Integration (i81 / custom DAG)
 â””â”€ SIMD / Loop Optimizations (planned)
```

---

## ğŸ¤– AI Integration (Axion)

```
[ Axion AI Kernel ]
 â”œâ”€ NLP Introspection: rollback, optimize
 â”œâ”€ Entropy Metrics: Ï„[27] register
 â”œâ”€ Telemetry Streaming + Pattern Analysis
 â””â”€ Logging: AI macros, entropy triggers, tier history

[ Symbolic AI Framework ]
 â”œâ”€ Pattern Engine (t81_patterns.cweb)
 â”œâ”€ FFT Ops with entropy triggers
 â””â”€ T729LogicGraph (symbolic IR for AI macros)

[ Metadata Blockchain (planned) ]
 â”œâ”€ Immutable AI Log Chain
 â””â”€ Local + Distributed Verification
```

---

## ğŸ–¥ï¸ Visualization & Developer Tooling

```
[ Project Looking Glass ]
 â”œâ”€ FrameSceneBuilder (Java 3D renderer)
 â”œâ”€ JSON Export: Recursion Frames + Stack
 â””â”€ Axion Telemetry Overlay + Entropy Pulses

[ Disassembler + Debugger ]
 â”œâ”€ Disassembler with Symbolic Decoding
 â”œâ”€ Opcode Dump with AI Macros and Metadata
 â””â”€ Debug Hooks + Export to JSON/XML

[ Telemetry & Log Viewer ]
 â”œâ”€ Event Filter / Timestamp Navigator
 â”œâ”€ Symbolic Execution Log Tracker
 â””â”€ Axion NLP Log Summarizer
```

---

## âš™ï¸ GPU Acceleration & FFI

```
[ GAIA + CUDA GPU Dispatch ]
 â”œâ”€ GAIA ROCm Bridge (HIP + Graph API)
 â”œâ”€ CUDA Backend for T729 tensor ops
 â”œâ”€ FFT Kernels with entropy injection
 â””â”€ Symbolic Debug Traces (GPU logs)

[ FFI Interface ]
 â”œâ”€ `libhanoivm_ffi.so` C ABI layer
 â”œâ”€ Symbolic operand access (push, pop)
 â”œâ”€ Event Hooks for Axion/NLP callbacks
 â””â”€ Language Bindings (Rust, Python, etc.)
```

---

## ğŸ“¡ Forensics + Network Integration

```
[ RiftCat Ghidra Plugin ]
 â”œâ”€ TCP/IP Packet Inspector (Live PCAP)
 â”œâ”€ OSI Layer Breakdown: Ethernet â†’ TLS
 â””â”€ Symbolic Traffic Classification (Axion)

[ Structured Export ]
 â”œâ”€ Symbolic Reports (JSON/XML/PDF)
 â””â”€ TLS Anomaly Detection via Entropy Delta
```

---

## ğŸ”§ Build System & Automation

```
[ CI/CD Pipeline ]
 â”œâ”€ GitHub Actions (`ci.yml`)
 â”œâ”€ Build Matrix: CPU, GPU, Docs
 â””â”€ Artifact Upload: .hvm, .so, .pdf

[ Bazel Build System ]
 â”œâ”€ Literate Targets for .cweb files
 â”œâ”€ Shared Library Build for FFI
 â””â”€ Compiler + Disassembler Binaries
```

---

## ğŸ§ª Test Infrastructure

```
[ Kernel Test Harness ]
 â”œâ”€ `hanoivm-test.ko` (debugfs inspection)
 â””â”€ Kernel-mode opcode sanity tests

[ Disassembler Unit Tests ]
 â”œâ”€ `disasm_logic_test`
 â”œâ”€ `disasm_controlflow_test`
 â””â”€ `disasm_advanced_test`

[ VM Regression Suite ]
 â”œâ”€ Ternary operand edge cases
 â””â”€ Recursive function correctness (FIB, FACT)
```

---

## ğŸ§­ Research Extensions

```
[ PCIe Ternary Accelerator (Prototype) ]
 â”œâ”€ T81 logic loop in FPGA/verilog
 â”œâ”€ Firmware for runtime dispatch
 â””â”€ M.2 Interface for direct memory access

[ WASM Port ]
 â””â”€ Planning phase for web-based symbolic demo
```

---

## ğŸ§  HanoiVM is...

```
ğŸŒ€ Recursive â€” Everything flows through tier-aware recursion
ğŸ”º Symbolic â€” Data = logic = intent = structure
ğŸ§  Intelligent â€” Every opcode is eligible for AI optimization
ğŸ“– Literate â€” Every file is a documented `.cweb` source
```

---

## ğŸ“˜ See Also

- `README.md` â€” Overview and usage
- `ROADMAP.md` â€” Phase progress and goals
- `STATUS.md` â€” Completion percentages and subsystem status
- `MANIFESTO.md` â€” Philosophy and full file index
- `CONTRIBUTING.md` â€” Contribution guidelines and project vision
