Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  1 13:45:06 2023
| Host         : hp-claudio running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_control_sets_placed.rpt
| Design       : System
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           10 |
| Yes          | No                    | No                     |              24 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------+-----------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                       |                       |                2 |              2 |
|  CLK_IBUF_BUFG | nodeA/uart/tfIncr     | nodeA/uart/tClkRST    |                1 |              4 |
|  CLK_IBUF_BUFG | nodeB/uart/eqOp0_in   | nodeB/uart/ctRst      |                1 |              4 |
|  CLK_IBUF_BUFG | nodeB/uart/dataIncr   | nodeB/uart/dataRST    |                1 |              4 |
|  CLK_IBUF_BUFG | nodeA/uart/p_1_out[0] |                       |                1 |              8 |
|  CLK_IBUF_BUFG | nodeB/uart/p_2_out[7] |                       |                1 |              8 |
|  CLK_IBUF_BUFG | nodeB/uart/dataIncr   |                       |                2 |              9 |
|  CLK_IBUF_BUFG |                       | nodeB/uart/clkDiv0    |                3 |             10 |
|  CLK_IBUF_BUFG |                       | nodeB/uart/SS[0]      |                3 |             11 |
|  CLK_IBUF_BUFG |                       | nodeA/uart/tDelayCtr0 |                4 |             13 |
+----------------+-----------------------+-----------------------+------------------+----------------+


