// Seed: 46055854
module module_0 (
    input id_0
    , id_15,
    output logic id_1,
    output logic id_2,
    input id_3,
    output logic id_4,
    output logic id_5,
    output id_6,
    input id_7,
    input logic id_8,
    input logic id_9,
    input id_10,
    input logic id_11,
    output logic id_12,
    input id_13,
    input logic id_14
);
  always @(posedge id_13['d0 : 1] && id_0, posedge SystemTFIdentifier) id_6[1 : 1] = 1'b0;
  logic id_16;
endmodule
