c:\Users\ftele\Documents\rustprojects\lab1\es1\target\debug\deps\strsim-6d5bd1c919e2cf7e.rmeta: C:\Users\ftele\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.10.0\src\lib.rs

c:\Users\ftele\Documents\rustprojects\lab1\es1\target\debug\deps\libstrsim-6d5bd1c919e2cf7e.rlib: C:\Users\ftele\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.10.0\src\lib.rs

c:\Users\ftele\Documents\rustprojects\lab1\es1\target\debug\deps\strsim-6d5bd1c919e2cf7e.d: C:\Users\ftele\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.10.0\src\lib.rs

C:\Users\ftele\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.10.0\src\lib.rs:
