
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max INF

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dco (input port)
Endpoint: dstage[9].id.delayen0/I (internal pin)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 ^ input external delay
     8    0.11    0.00    0.00    0.00 ^ dco (in)
                                         dco (net)
                  0.00    0.00    0.00 ^ _30_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_4)
     2    0.01    0.15    0.44    0.44 v _30_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_4)
                                         dstage[9].id.trim[0] (net)
                  0.15    0.00    0.44 v dstage[9].id.delayen0/EN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.18    0.21    0.65 ^ dstage[9].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[10].id.in (net)
                  0.18    0.00    0.65 ^ dstage[10].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.23    0.88 ^ dstage[10].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[10].id.ts (net)
                  0.16    0.00    0.88 ^ dstage[10].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19    1.08 ^ dstage[10].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[10].id.d0 (net)
                  0.12    0.00    1.08 ^ dstage[10].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.14    0.37    1.45 v dstage[10].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[10].id.d1 (net)
                  0.14    0.00    1.45 v dstage[10].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.08    1.53 ^ dstage[10].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[10].id.d2 (net)
                  0.08    0.00    1.53 ^ dstage[10].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.38    1.92 v dstage[10].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[10].id.out (net)
                  0.16    0.00    1.92 v dstage[11].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.27    2.19 v dstage[11].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[11].id.ts (net)
                  0.15    0.00    2.19 v dstage[11].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20    2.39 v dstage[11].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[11].id.d0 (net)
                  0.10    0.00    2.39 v dstage[11].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.39    2.78 ^ dstage[11].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[11].id.d1 (net)
                  0.16    0.00    2.78 ^ dstage[11].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.07    2.85 v dstage[11].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[11].id.d2 (net)
                  0.08    0.00    2.85 v dstage[11].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.03    0.27    0.47    3.32 ^ dstage[11].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[11].id.out (net)
                  0.27    0.00    3.32 ^ iss.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21    3.53 ^ iss.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         iss.d0 (net)
                  0.12    0.00    3.53 ^ iss.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.01    0.12    0.36    3.89 v iss.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         iss.d1 (net)
                  0.12    0.00    3.89 v iss.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.12    0.11    4.00 ^ iss.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         iss.d2 (net)
                  0.12    0.00    4.00 ^ iss.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     2    0.03    0.20    0.43    4.43 v iss.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[0].id.in (net)
                  0.32    0.00    4.43 v dstage[0].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.32    4.75 v dstage[0].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[0].id.ts (net)
                  0.15    0.00    4.75 v dstage[0].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20    4.95 v dstage[0].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[0].id.d0 (net)
                  0.10    0.00    4.95 v dstage[0].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.39    5.34 ^ dstage[0].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[0].id.d1 (net)
                  0.16    0.00    5.34 ^ dstage[0].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.07    5.41 v dstage[0].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[0].id.d2 (net)
                  0.08    0.00    5.41 v dstage[0].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.18    0.40    5.81 ^ dstage[0].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[0].id.out (net)
                  0.18    0.00    5.81 ^ dstage[1].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.27    6.08 ^ dstage[1].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[1].id.ts (net)
                  0.16    0.00    6.08 ^ dstage[1].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19    6.27 ^ dstage[1].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[1].id.d0 (net)
                  0.12    0.00    6.27 ^ dstage[1].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.14    0.37    6.65 v dstage[1].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[1].id.d1 (net)
                  0.14    0.00    6.65 v dstage[1].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.08    6.73 ^ dstage[1].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[1].id.d2 (net)
                  0.08    0.00    6.73 ^ dstage[1].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.38    7.12 v dstage[1].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[1].id.out (net)
                  0.16    0.00    7.12 v dstage[2].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.27    7.39 v dstage[2].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[2].id.ts (net)
                  0.15    0.00    7.39 v dstage[2].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20    7.59 v dstage[2].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[2].id.d0 (net)
                  0.10    0.00    7.59 v dstage[2].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.39    7.98 ^ dstage[2].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[2].id.d1 (net)
                  0.16    0.00    7.98 ^ dstage[2].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.07    8.05 v dstage[2].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[2].id.d2 (net)
                  0.08    0.00    8.05 v dstage[2].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.18    0.40    8.45 ^ dstage[2].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[2].id.out (net)
                  0.18    0.00    8.45 ^ dstage[3].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.27    8.72 ^ dstage[3].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[3].id.ts (net)
                  0.16    0.00    8.72 ^ dstage[3].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19    8.92 ^ dstage[3].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[3].id.d0 (net)
                  0.12    0.00    8.92 ^ dstage[3].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.14    0.37    9.29 v dstage[3].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[3].id.d1 (net)
                  0.14    0.00    9.29 v dstage[3].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.08    9.37 ^ dstage[3].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[3].id.d2 (net)
                  0.08    0.00    9.37 ^ dstage[3].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.38    9.76 v dstage[3].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[3].id.out (net)
                  0.16    0.00    9.76 v dstage[4].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.27   10.03 v dstage[4].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[4].id.ts (net)
                  0.15    0.00   10.03 v dstage[4].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   10.23 v dstage[4].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[4].id.d0 (net)
                  0.10    0.00   10.23 v dstage[4].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.39   10.62 ^ dstage[4].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[4].id.d1 (net)
                  0.16    0.00   10.62 ^ dstage[4].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.07   10.69 v dstage[4].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[4].id.d2 (net)
                  0.08    0.00   10.69 v dstage[4].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.18    0.40   11.09 ^ dstage[4].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[4].id.out (net)
                  0.18    0.00   11.09 ^ dstage[5].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.27   11.36 ^ dstage[5].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[5].id.ts (net)
                  0.16    0.00   11.36 ^ dstage[5].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19   11.56 ^ dstage[5].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[5].id.d0 (net)
                  0.12    0.00   11.56 ^ dstage[5].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.14    0.37   11.93 v dstage[5].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[5].id.d1 (net)
                  0.14    0.00   11.93 v dstage[5].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.08   12.01 ^ dstage[5].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[5].id.d2 (net)
                  0.08    0.00   12.01 ^ dstage[5].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     2    0.03    0.19    0.42   12.43 v dstage[5].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[5].id.out (net)
                  0.19    0.00   12.43 v dstage[6].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.28   12.71 v dstage[6].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[6].id.ts (net)
                  0.15    0.00   12.71 v dstage[6].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   12.91 v dstage[6].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[6].id.d0 (net)
                  0.10    0.00   12.91 v dstage[6].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.39   13.30 ^ dstage[6].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[6].id.d1 (net)
                  0.16    0.00   13.30 ^ dstage[6].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.07   13.38 v dstage[6].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[6].id.d2 (net)
                  0.08    0.00   13.38 v dstage[6].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.18    0.40   13.78 ^ dstage[6].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[6].id.out (net)
                  0.18    0.00   13.78 ^ dstage[7].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.27   14.05 ^ dstage[7].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[7].id.ts (net)
                  0.16    0.00   14.05 ^ dstage[7].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19   14.24 ^ dstage[7].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[7].id.d0 (net)
                  0.12    0.00   14.24 ^ dstage[7].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.14    0.37   14.61 v dstage[7].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[7].id.d1 (net)
                  0.14    0.00   14.61 v dstage[7].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.08   14.70 ^ dstage[7].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[7].id.d2 (net)
                  0.08    0.00   14.70 ^ dstage[7].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.38   15.08 v dstage[7].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[7].id.out (net)
                  0.16    0.00   15.08 v dstage[8].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.27   15.35 v dstage[8].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[8].id.ts (net)
                  0.15    0.00   15.35 v dstage[8].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   15.55 v dstage[8].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[8].id.d0 (net)
                  0.10    0.00   15.55 v dstage[8].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.39   15.94 ^ dstage[8].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[8].id.d1 (net)
                  0.16    0.00   15.94 ^ dstage[8].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.07   16.02 v dstage[8].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[8].id.d2 (net)
                  0.08    0.00   16.02 v dstage[8].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.18    0.40   16.42 ^ dstage[8].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[8].id.out (net)
                  0.18    0.00   16.42 ^ dstage[9].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.27   16.69 ^ dstage[9].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[9].id.ts (net)
                  0.16    0.00   16.69 ^ dstage[9].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19   16.88 ^ dstage[9].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[9].id.d0 (net)
                  0.12    0.00   16.88 ^ dstage[9].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.14    0.37   17.25 v dstage[9].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[9].id.d1 (net)
                  0.14    0.00   17.25 v dstage[9].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.08   17.34 ^ dstage[9].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[9].id.d2 (net)
                  0.08    0.00   17.34 ^ dstage[9].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                 17.34   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.78e-03   7.09e-04   1.48e-08   2.49e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.78e-03   7.09e-04   1.48e-08   2.49e-03 100.0%
                          71.5%      28.5%       0.0%
