
ciach.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010ed8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  08011078  08011078  00021078  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011478  08011478  000304a0  2**0
                  CONTENTS
  4 .ARM          00000000  08011478  08011478  000304a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08011478  08011478  000304a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011478  08011478  00021478  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801147c  0801147c  0002147c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004a0  20000000  08011480  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e8  200004a0  08011920  000304a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000988  08011920  00030988  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000304a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002408a  00000000  00000000  000304d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003a62  00000000  00000000  0005455a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001840  00000000  00000000  00057fc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001698  00000000  00000000  00059800  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025eea  00000000  00000000  0005ae98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000181a7  00000000  00000000  00080d82  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dd0dc  00000000  00000000  00098f29  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00176005  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a64  00000000  00000000  00176080  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200004a0 	.word	0x200004a0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08011060 	.word	0x08011060

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200004a4 	.word	0x200004a4
 80001dc:	08011060 	.word	0x08011060

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c9e:	463b      	mov	r3, r7
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	605a      	str	r2, [r3, #4]
 8000ca6:	609a      	str	r2, [r3, #8]
 8000ca8:	60da      	str	r2, [r3, #12]
 8000caa:	611a      	str	r2, [r3, #16]
 8000cac:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000cae:	4b27      	ldr	r3, [pc, #156]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cb0:	4a27      	ldr	r2, [pc, #156]	; (8000d50 <MX_ADC2_Init+0xb8>)
 8000cb2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000cb4:	4b25      	ldr	r3, [pc, #148]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000cba:	4b24      	ldr	r3, [pc, #144]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cc0:	4b22      	ldr	r3, [pc, #136]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000cc6:	4b21      	ldr	r3, [pc, #132]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000ccc:	4b1f      	ldr	r3, [pc, #124]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cd4:	4b1d      	ldr	r3, [pc, #116]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cda:	4b1c      	ldr	r3, [pc, #112]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cdc:	2201      	movs	r2, #1
 8000cde:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ce0:	4b1a      	ldr	r3, [pc, #104]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000ce6:	4b19      	ldr	r3, [pc, #100]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000ce8:	2201      	movs	r2, #1
 8000cea:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000cec:	4b17      	ldr	r3, [pc, #92]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cf4:	4b15      	ldr	r3, [pc, #84]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cf6:	2204      	movs	r2, #4
 8000cf8:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000cfa:	4b14      	ldr	r3, [pc, #80]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d00:	4b12      	ldr	r3, [pc, #72]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d06:	4811      	ldr	r0, [pc, #68]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000d08:	f001 f8a8 	bl	8001e5c <HAL_ADC_Init>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8000d12:	f000 fad7 	bl	80012c4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d16:	2303      	movs	r3, #3
 8000d18:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000d22:	2305      	movs	r3, #5
 8000d24:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d26:	2300      	movs	r3, #0
 8000d28:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d2e:	463b      	mov	r3, r7
 8000d30:	4619      	mov	r1, r3
 8000d32:	4806      	ldr	r0, [pc, #24]	; (8000d4c <MX_ADC2_Init+0xb4>)
 8000d34:	f001 ff0e 	bl	8002b54 <HAL_ADC_ConfigChannel>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8000d3e:	f000 fac1 	bl	80012c4 <Error_Handler>
  }

}
 8000d42:	bf00      	nop
 8000d44:	3718      	adds	r7, #24
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	200004c8 	.word	0x200004c8
 8000d50:	50000100 	.word	0x50000100

08000d54 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b08a      	sub	sp, #40	; 0x28
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5c:	f107 0314 	add.w	r3, r7, #20
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	605a      	str	r2, [r3, #4]
 8000d66:	609a      	str	r2, [r3, #8]
 8000d68:	60da      	str	r2, [r3, #12]
 8000d6a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a19      	ldr	r2, [pc, #100]	; (8000dd8 <HAL_ADC_MspInit+0x84>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d12c      	bne.n	8000dd0 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000d76:	4b19      	ldr	r3, [pc, #100]	; (8000ddc <HAL_ADC_MspInit+0x88>)
 8000d78:	695b      	ldr	r3, [r3, #20]
 8000d7a:	4a18      	ldr	r2, [pc, #96]	; (8000ddc <HAL_ADC_MspInit+0x88>)
 8000d7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d80:	6153      	str	r3, [r2, #20]
 8000d82:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <HAL_ADC_MspInit+0x88>)
 8000d84:	695b      	ldr	r3, [r3, #20]
 8000d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d8a:	613b      	str	r3, [r7, #16]
 8000d8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8e:	4b13      	ldr	r3, [pc, #76]	; (8000ddc <HAL_ADC_MspInit+0x88>)
 8000d90:	695b      	ldr	r3, [r3, #20]
 8000d92:	4a12      	ldr	r2, [pc, #72]	; (8000ddc <HAL_ADC_MspInit+0x88>)
 8000d94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d98:	6153      	str	r3, [r2, #20]
 8000d9a:	4b10      	ldr	r3, [pc, #64]	; (8000ddc <HAL_ADC_MspInit+0x88>)
 8000d9c:	695b      	ldr	r3, [r3, #20]
 8000d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA6     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = SHARP_Pin;
 8000da6:	2340      	movs	r3, #64	; 0x40
 8000da8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000daa:	2303      	movs	r3, #3
 8000dac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SHARP_GPIO_Port, &GPIO_InitStruct);
 8000db2:	f107 0314 	add.w	r3, r7, #20
 8000db6:	4619      	mov	r1, r3
 8000db8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dbc:	f002 fb92 	bl	80034e4 <HAL_GPIO_Init>

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	2012      	movs	r0, #18
 8000dc6:	f002 fb56 	bl	8003476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000dca:	2012      	movs	r0, #18
 8000dcc:	f002 fb6f 	bl	80034ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000dd0:	bf00      	nop
 8000dd2:	3728      	adds	r7, #40	; 0x28
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	50000100 	.word	0x50000100
 8000ddc:	40021000 	.word	0x40021000

08000de0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b088      	sub	sp, #32
 8000de4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de6:	f107 030c 	add.w	r3, r7, #12
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]
 8000df0:	609a      	str	r2, [r3, #8]
 8000df2:	60da      	str	r2, [r3, #12]
 8000df4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df6:	4b3d      	ldr	r3, [pc, #244]	; (8000eec <MX_GPIO_Init+0x10c>)
 8000df8:	695b      	ldr	r3, [r3, #20]
 8000dfa:	4a3c      	ldr	r2, [pc, #240]	; (8000eec <MX_GPIO_Init+0x10c>)
 8000dfc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e00:	6153      	str	r3, [r2, #20]
 8000e02:	4b3a      	ldr	r3, [pc, #232]	; (8000eec <MX_GPIO_Init+0x10c>)
 8000e04:	695b      	ldr	r3, [r3, #20]
 8000e06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e0a:	60bb      	str	r3, [r7, #8]
 8000e0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0e:	4b37      	ldr	r3, [pc, #220]	; (8000eec <MX_GPIO_Init+0x10c>)
 8000e10:	695b      	ldr	r3, [r3, #20]
 8000e12:	4a36      	ldr	r2, [pc, #216]	; (8000eec <MX_GPIO_Init+0x10c>)
 8000e14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e18:	6153      	str	r3, [r2, #20]
 8000e1a:	4b34      	ldr	r3, [pc, #208]	; (8000eec <MX_GPIO_Init+0x10c>)
 8000e1c:	695b      	ldr	r3, [r3, #20]
 8000e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e22:	607b      	str	r3, [r7, #4]
 8000e24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e26:	4b31      	ldr	r3, [pc, #196]	; (8000eec <MX_GPIO_Init+0x10c>)
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	4a30      	ldr	r2, [pc, #192]	; (8000eec <MX_GPIO_Init+0x10c>)
 8000e2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e30:	6153      	str	r3, [r2, #20]
 8000e32:	4b2e      	ldr	r3, [pc, #184]	; (8000eec <MX_GPIO_Init+0x10c>)
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e3a:	603b      	str	r3, [r7, #0]
 8000e3c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	2120      	movs	r1, #32
 8000e42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e46:	f002 fcd7 	bl	80037f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR_MOTOR1_A_Pin|DIR_MOTOR1_B_Pin|ENC2_B_Pin|SHIFT_CLK_Pin
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f64f 719e 	movw	r1, #65438	; 0xff9e
 8000e50:	4827      	ldr	r0, [pc, #156]	; (8000ef0 <MX_GPIO_Init+0x110>)
 8000e52:	f002 fcd1 	bl	80037f8 <HAL_GPIO_WritePin>
                          |SHIFT_SER_Pin|SHIFT_LATCH_Pin|XSHUT_TOF1_Pin|XSHUT_TOF2_Pin
                          |DIR_MOTOR2_A_Pin|DIR_MOTOR2_B_Pin|ENC1_A_Pin|ENC1_B_Pin
                          |ENC2_A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e5c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000e60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e66:	f107 030c 	add.w	r3, r7, #12
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4821      	ldr	r0, [pc, #132]	; (8000ef4 <MX_GPIO_Init+0x114>)
 8000e6e:	f002 fb39 	bl	80034e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e72:	2320      	movs	r3, #32
 8000e74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e76:	2301      	movs	r3, #1
 8000e78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e82:	f107 030c 	add.w	r3, r7, #12
 8000e86:	4619      	mov	r1, r3
 8000e88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e8c:	f002 fb2a 	bl	80034e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO1_TOF1_Pin|GPIO1_TOF2_Pin;
 8000e90:	2330      	movs	r3, #48	; 0x30
 8000e92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e94:	2300      	movs	r3, #0
 8000e96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e9c:	f107 030c 	add.w	r3, r7, #12
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4814      	ldr	r0, [pc, #80]	; (8000ef4 <MX_GPIO_Init+0x114>)
 8000ea4:	f002 fb1e 	bl	80034e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = DIR_MOTOR1_A_Pin|DIR_MOTOR1_B_Pin|ENC2_B_Pin|SHIFT_CLK_Pin
 8000ea8:	f64f 739e 	movw	r3, #65438	; 0xff9e
 8000eac:	60fb      	str	r3, [r7, #12]
                          |SHIFT_SER_Pin|SHIFT_LATCH_Pin|XSHUT_TOF1_Pin|XSHUT_TOF2_Pin
                          |DIR_MOTOR2_A_Pin|DIR_MOTOR2_B_Pin|ENC1_A_Pin|ENC1_B_Pin
                          |ENC2_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eba:	f107 030c 	add.w	r3, r7, #12
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	480b      	ldr	r0, [pc, #44]	; (8000ef0 <MX_GPIO_Init+0x110>)
 8000ec2:	f002 fb0f 	bl	80034e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT_Pin;
 8000ec6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ecc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ed0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_Port, &GPIO_InitStruct);
 8000ed6:	f107 030c 	add.w	r3, r7, #12
 8000eda:	4619      	mov	r1, r3
 8000edc:	4805      	ldr	r0, [pc, #20]	; (8000ef4 <MX_GPIO_Init+0x114>)
 8000ede:	f002 fb01 	bl	80034e4 <HAL_GPIO_Init>

}
 8000ee2:	bf00      	nop
 8000ee4:	3720      	adds	r7, #32
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	48000400 	.word	0x48000400
 8000ef4:	48000800 	.word	0x48000800

08000ef8 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8000efc:	4b1b      	ldr	r3, [pc, #108]	; (8000f6c <MX_I2C2_Init+0x74>)
 8000efe:	4a1c      	ldr	r2, [pc, #112]	; (8000f70 <MX_I2C2_Init+0x78>)
 8000f00:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x0000020B;
 8000f02:	4b1a      	ldr	r3, [pc, #104]	; (8000f6c <MX_I2C2_Init+0x74>)
 8000f04:	f240 220b 	movw	r2, #523	; 0x20b
 8000f08:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000f0a:	4b18      	ldr	r3, [pc, #96]	; (8000f6c <MX_I2C2_Init+0x74>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f10:	4b16      	ldr	r3, [pc, #88]	; (8000f6c <MX_I2C2_Init+0x74>)
 8000f12:	2201      	movs	r2, #1
 8000f14:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f16:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <MX_I2C2_Init+0x74>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000f1c:	4b13      	ldr	r3, [pc, #76]	; (8000f6c <MX_I2C2_Init+0x74>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f22:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <MX_I2C2_Init+0x74>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f28:	4b10      	ldr	r3, [pc, #64]	; (8000f6c <MX_I2C2_Init+0x74>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f2e:	4b0f      	ldr	r3, [pc, #60]	; (8000f6c <MX_I2C2_Init+0x74>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000f34:	480d      	ldr	r0, [pc, #52]	; (8000f6c <MX_I2C2_Init+0x74>)
 8000f36:	f002 fc77 	bl	8003828 <HAL_I2C_Init>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000f40:	f000 f9c0 	bl	80012c4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f44:	2100      	movs	r1, #0
 8000f46:	4809      	ldr	r0, [pc, #36]	; (8000f6c <MX_I2C2_Init+0x74>)
 8000f48:	f003 fcb6 	bl	80048b8 <HAL_I2CEx_ConfigAnalogFilter>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8000f52:	f000 f9b7 	bl	80012c4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000f56:	2100      	movs	r1, #0
 8000f58:	4804      	ldr	r0, [pc, #16]	; (8000f6c <MX_I2C2_Init+0x74>)
 8000f5a:	f003 fcf8 	bl	800494e <HAL_I2CEx_ConfigDigitalFilter>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000f64:	f000 f9ae 	bl	80012c4 <Error_Handler>
  }

}
 8000f68:	bf00      	nop
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20000564 	.word	0x20000564
 8000f70:	40005800 	.word	0x40005800

08000f74 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8000f78:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <MX_I2C3_Init+0x74>)
 8000f7a:	4a1c      	ldr	r2, [pc, #112]	; (8000fec <MX_I2C3_Init+0x78>)
 8000f7c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x2000090E;
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	; (8000fe8 <MX_I2C3_Init+0x74>)
 8000f80:	4a1b      	ldr	r2, [pc, #108]	; (8000ff0 <MX_I2C3_Init+0x7c>)
 8000f82:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000f84:	4b18      	ldr	r3, [pc, #96]	; (8000fe8 <MX_I2C3_Init+0x74>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f8a:	4b17      	ldr	r3, [pc, #92]	; (8000fe8 <MX_I2C3_Init+0x74>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f90:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <MX_I2C3_Init+0x74>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000f96:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <MX_I2C3_Init+0x74>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <MX_I2C3_Init+0x74>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fa2:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <MX_I2C3_Init+0x74>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fa8:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <MX_I2C3_Init+0x74>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000fae:	480e      	ldr	r0, [pc, #56]	; (8000fe8 <MX_I2C3_Init+0x74>)
 8000fb0:	f002 fc3a 	bl	8003828 <HAL_I2C_Init>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000fba:	f000 f983 	bl	80012c4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	4809      	ldr	r0, [pc, #36]	; (8000fe8 <MX_I2C3_Init+0x74>)
 8000fc2:	f003 fc79 	bl	80048b8 <HAL_I2CEx_ConfigAnalogFilter>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000fcc:	f000 f97a 	bl	80012c4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4805      	ldr	r0, [pc, #20]	; (8000fe8 <MX_I2C3_Init+0x74>)
 8000fd4:	f003 fcbb 	bl	800494e <HAL_I2CEx_ConfigDigitalFilter>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000fde:	f000 f971 	bl	80012c4 <Error_Handler>
  }

}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000518 	.word	0x20000518
 8000fec:	40007800 	.word	0x40007800
 8000ff0:	2000090e 	.word	0x2000090e

08000ff4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08c      	sub	sp, #48	; 0x30
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffc:	f107 031c 	add.w	r3, r7, #28
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a3e      	ldr	r2, [pc, #248]	; (800110c <HAL_I2C_MspInit+0x118>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d12a      	bne.n	800106c <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001016:	4b3e      	ldr	r3, [pc, #248]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	4a3d      	ldr	r2, [pc, #244]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 800101c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001020:	6153      	str	r3, [r2, #20]
 8001022:	4b3b      	ldr	r3, [pc, #236]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800102a:	61bb      	str	r3, [r7, #24]
 800102c:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PA9     ------> I2C2_SCL
    PA10     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GYRO_TOF_SCL_Pin|GYRO_TOF_SDA_Pin;
 800102e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001032:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001034:	2312      	movs	r3, #18
 8001036:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001038:	2301      	movs	r3, #1
 800103a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800103c:	2303      	movs	r3, #3
 800103e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001040:	2304      	movs	r3, #4
 8001042:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001044:	f107 031c 	add.w	r3, r7, #28
 8001048:	4619      	mov	r1, r3
 800104a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800104e:	f002 fa49 	bl	80034e4 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001052:	4b2f      	ldr	r3, [pc, #188]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 8001054:	69db      	ldr	r3, [r3, #28]
 8001056:	4a2e      	ldr	r2, [pc, #184]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 8001058:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800105c:	61d3      	str	r3, [r2, #28]
 800105e:	4b2c      	ldr	r3, [pc, #176]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 8001060:	69db      	ldr	r3, [r3, #28]
 8001062:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001066:	617b      	str	r3, [r7, #20]
 8001068:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800106a:	e04b      	b.n	8001104 <HAL_I2C_MspInit+0x110>
  else if(i2cHandle->Instance==I2C3)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a28      	ldr	r2, [pc, #160]	; (8001114 <HAL_I2C_MspInit+0x120>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d146      	bne.n	8001104 <HAL_I2C_MspInit+0x110>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001076:	4b26      	ldr	r3, [pc, #152]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	4a25      	ldr	r2, [pc, #148]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 800107c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001080:	6153      	str	r3, [r2, #20]
 8001082:	4b23      	ldr	r3, [pc, #140]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 8001084:	695b      	ldr	r3, [r3, #20]
 8001086:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800108a:	613b      	str	r3, [r7, #16]
 800108c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	4b20      	ldr	r3, [pc, #128]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 8001090:	695b      	ldr	r3, [r3, #20]
 8001092:	4a1f      	ldr	r2, [pc, #124]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 8001094:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001098:	6153      	str	r3, [r2, #20]
 800109a:	4b1d      	ldr	r3, [pc, #116]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 800109c:	695b      	ldr	r3, [r3, #20]
 800109e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TOF2_SDA_Pin;
 80010a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010ac:	2312      	movs	r3, #18
 80010ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b0:	2301      	movs	r3, #1
 80010b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010b4:	2303      	movs	r3, #3
 80010b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C3;
 80010b8:	2303      	movs	r3, #3
 80010ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TOF2_SDA_GPIO_Port, &GPIO_InitStruct);
 80010bc:	f107 031c 	add.w	r3, r7, #28
 80010c0:	4619      	mov	r1, r3
 80010c2:	4815      	ldr	r0, [pc, #84]	; (8001118 <HAL_I2C_MspInit+0x124>)
 80010c4:	f002 fa0e 	bl	80034e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TOF2_SCL_Pin;
 80010c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010ce:	2312      	movs	r3, #18
 80010d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010d2:	2301      	movs	r3, #1
 80010d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010d6:	2303      	movs	r3, #3
 80010d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C3;
 80010da:	2303      	movs	r3, #3
 80010dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TOF2_SCL_GPIO_Port, &GPIO_InitStruct);
 80010de:	f107 031c 	add.w	r3, r7, #28
 80010e2:	4619      	mov	r1, r3
 80010e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010e8:	f002 f9fc 	bl	80034e4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80010ec:	4b08      	ldr	r3, [pc, #32]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 80010ee:	69db      	ldr	r3, [r3, #28]
 80010f0:	4a07      	ldr	r2, [pc, #28]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 80010f2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80010f6:	61d3      	str	r3, [r2, #28]
 80010f8:	4b05      	ldr	r3, [pc, #20]	; (8001110 <HAL_I2C_MspInit+0x11c>)
 80010fa:	69db      	ldr	r3, [r3, #28]
 80010fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	68bb      	ldr	r3, [r7, #8]
}
 8001104:	bf00      	nop
 8001106:	3730      	adds	r7, #48	; 0x30
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40005800 	.word	0x40005800
 8001110:	40021000 	.word	0x40021000
 8001114:	40007800 	.word	0x40007800
 8001118:	48000800 	.word	0x48000800

0800111c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800111c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800111e:	b085      	sub	sp, #20
 8001120:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001122:	f000 fdff 	bl	8001d24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001126:	f000 f845 	bl	80011b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112a:	f7ff fe59 	bl	8000de0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800112e:	f000 fc2b 	bl	8001988 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8001132:	f7ff fdb1 	bl	8000c98 <MX_ADC2_Init>
  MX_I2C2_Init();
 8001136:	f7ff fedf 	bl	8000ef8 <MX_I2C2_Init>
  MX_I2C3_Init();
 800113a:	f7ff ff1b 	bl	8000f74 <MX_I2C3_Init>
  MX_USART3_UART_Init();
 800113e:	f000 fc53 	bl	80019e8 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8001142:	f000 fb63 	bl	800180c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  uint8_t mhm[] = "10";
 8001146:	4a16      	ldr	r2, [pc, #88]	; (80011a0 <main+0x84>)
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	6812      	ldr	r2, [r2, #0]
 800114c:	4611      	mov	r1, r2
 800114e:	8019      	strh	r1, [r3, #0]
 8001150:	3302      	adds	r3, #2
 8001152:	0c12      	lsrs	r2, r2, #16
 8001154:	701a      	strb	r2, [r3, #0]
  MPU6050_Init();
 8001156:	f000 f8bd 	bl	80012d4 <MPU6050_Init>
  VL53L0X_Init();
 800115a:	f000 fcff 	bl	8001b5c <VL53L0X_Init>
  HAL_ADC_Start_IT(&hadc2);
 800115e:	4811      	ldr	r0, [pc, #68]	; (80011a4 <main+0x88>)
 8001160:	f001 f876 	bl	8002250 <HAL_ADC_Start_IT>
//		   // HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_1, DAC_ALIGN_8B_R,dac_value);
//
//		    HAL_ADC_Start_IT(&hadc2);
//	    }
	//	   HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		   HAL_Delay(300);
 8001164:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001168:	f000 fe42 	bl	8001df0 <HAL_Delay>
	 // msg_t_Transmit(&msg);
//  MPU6050_ReadAccelerometerScaled(&acc_x, &acc_y, &acc_z);
//  printf("a_x: %fg, a_y: %fg,a_z: %fg\r\n",acc_x, acc_y, acc_z);
//  MPU6050_ReadAccelerometerRaw(&a_x, &a_y, &a_z);
//  printf("SSa_x: %d, a_y: %d,a_z: %d\r\n",a_x, a_y, a_z);
  MPU6050_GetRP(&r, &p);
 800116c:	490e      	ldr	r1, [pc, #56]	; (80011a8 <main+0x8c>)
 800116e:	480f      	ldr	r0, [pc, #60]	; (80011ac <main+0x90>)
 8001170:	f000 f9be 	bl	80014f0 <MPU6050_GetRP>
  printf("roll: %f, pitch: %f\r\n",r,p);
 8001174:	4b0d      	ldr	r3, [pc, #52]	; (80011ac <main+0x90>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff f9ed 	bl	8000558 <__aeabi_f2d>
 800117e:	4605      	mov	r5, r0
 8001180:	460e      	mov	r6, r1
 8001182:	4b09      	ldr	r3, [pc, #36]	; (80011a8 <main+0x8c>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff f9e6 	bl	8000558 <__aeabi_f2d>
 800118c:	4603      	mov	r3, r0
 800118e:	460c      	mov	r4, r1
 8001190:	e9cd 3400 	strd	r3, r4, [sp]
 8001194:	462a      	mov	r2, r5
 8001196:	4633      	mov	r3, r6
 8001198:	4805      	ldr	r0, [pc, #20]	; (80011b0 <main+0x94>)
 800119a:	f00c f82f 	bl	800d1fc <iprintf>
		   HAL_Delay(300);
 800119e:	e7e1      	b.n	8001164 <main+0x48>
 80011a0:	08011090 	.word	0x08011090
 80011a4:	200004c8 	.word	0x200004c8
 80011a8:	200005b8 	.word	0x200005b8
 80011ac:	200005cc 	.word	0x200005cc
 80011b0:	08011078 	.word	0x08011078

080011b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b0a6      	sub	sp, #152	; 0x98
 80011b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ba:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80011be:	2228      	movs	r2, #40	; 0x28
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f00b f9d3 	bl	800c56e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	2258      	movs	r2, #88	; 0x58
 80011dc:	2100      	movs	r1, #0
 80011de:	4618      	mov	r0, r3
 80011e0:	f00b f9c5 	bl	800c56e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011e4:	2302      	movs	r3, #2
 80011e6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e8:	2301      	movs	r3, #1
 80011ea:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ec:	2310      	movs	r3, #16
 80011ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011f2:	2302      	movs	r3, #2
 80011f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011fc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001200:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001204:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001208:	2300      	movs	r3, #0
 800120a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800120e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001212:	4618      	mov	r0, r3
 8001214:	f003 fbe8 	bl	80049e8 <HAL_RCC_OscConfig>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800121e:	f000 f851 	bl	80012c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001222:	230f      	movs	r3, #15
 8001224:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001226:	2302      	movs	r3, #2
 8001228:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800122a:	2300      	movs	r3, #0
 800122c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800122e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001232:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001234:	2300      	movs	r3, #0
 8001236:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001238:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800123c:	2102      	movs	r1, #2
 800123e:	4618      	mov	r0, r3
 8001240:	f004 fae8 	bl	8005814 <HAL_RCC_ClockConfig>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800124a:	f000 f83b 	bl	80012c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 800124e:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <SystemClock_Config+0xd4>)
 8001250:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001252:	2300      	movs	r3, #0
 8001254:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800125a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800125e:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 8001260:	2300      	movs	r3, #0
 8001262:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_HSI;
 8001264:	2300      	movs	r3, #0
 8001266:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8001268:	2300      	movs	r3, #0
 800126a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800126c:	1d3b      	adds	r3, r7, #4
 800126e:	4618      	mov	r0, r3
 8001270:	f004 fd06 	bl	8005c80 <HAL_RCCEx_PeriphCLKConfig>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800127a:	f000 f823 	bl	80012c4 <Error_Handler>
  }
}
 800127e:	bf00      	nop
 8001280:	3798      	adds	r7, #152	; 0x98
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	002400c6 	.word	0x002400c6

0800128c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc2) {
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4a08      	ldr	r2, [pc, #32]	; (80012b8 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d109      	bne.n	80012b0 <HAL_ADC_ConvCpltCallback+0x24>
		adc_flag = 1;
 800129c:	4b07      	ldr	r3, [pc, #28]	; (80012bc <HAL_ADC_ConvCpltCallback+0x30>)
 800129e:	2201      	movs	r2, #1
 80012a0:	601a      	str	r2, [r3, #0]
		adc_value = HAL_ADC_GetValue(&hadc2);
 80012a2:	4805      	ldr	r0, [pc, #20]	; (80012b8 <HAL_ADC_ConvCpltCallback+0x2c>)
 80012a4:	f001 f914 	bl	80024d0 <HAL_ADC_GetValue>
 80012a8:	4603      	mov	r3, r0
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	4b04      	ldr	r3, [pc, #16]	; (80012c0 <HAL_ADC_ConvCpltCallback+0x34>)
 80012ae:	801a      	strh	r2, [r3, #0]
	}
}
 80012b0:	bf00      	nop
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	200004c8 	.word	0x200004c8
 80012bc:	200005d0 	.word	0x200005d0
 80012c0:	200005d8 	.word	0x200005d8

080012c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */


  /* USER CODE END Error_Handler_Debug */
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
	...

080012d4 <MPU6050_Init>:
#define I2C_TIMEOUT 10

float acc_scale;
float gyr_scale;

void MPU6050_Init(){
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af04      	add	r7, sp, #16
	  // try to connect once, timeout 100 ms
	  HAL_I2C_IsDeviceReady(&hi2c2,MPU6050_ADDRESS, 1, I2C_TIMEOUT);
 80012da:	230a      	movs	r3, #10
 80012dc:	2201      	movs	r2, #1
 80012de:	21d0      	movs	r1, #208	; 0xd0
 80012e0:	480c      	ldr	r0, [pc, #48]	; (8001314 <MPU6050_Init+0x40>)
 80012e2:	f002 ff49 	bl	8004178 <HAL_I2C_IsDeviceReady>

	  MPU6050_SelectGyrscopeAccelerometerRatio(AFS_SEL_ACC_2G, FS_SEL_GYRO_250);
 80012e6:	2100      	movs	r1, #0
 80012e8:	2000      	movs	r0, #0
 80012ea:	f000 f849 	bl	8001380 <MPU6050_SelectGyrscopeAccelerometerRatio>
	  // EXIT SLEEP MODE
	  uint8_t select_data = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	71fb      	strb	r3, [r7, #7]
	  HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, PWR_MGMT_1, 1, &select_data, 1, I2C_TIMEOUT);
 80012f2:	230a      	movs	r3, #10
 80012f4:	9302      	str	r3, [sp, #8]
 80012f6:	2301      	movs	r3, #1
 80012f8:	9301      	str	r3, [sp, #4]
 80012fa:	1dfb      	adds	r3, r7, #7
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	2301      	movs	r3, #1
 8001300:	226b      	movs	r2, #107	; 0x6b
 8001302:	21d0      	movs	r1, #208	; 0xd0
 8001304:	4803      	ldr	r0, [pc, #12]	; (8001314 <MPU6050_Init+0x40>)
 8001306:	f002 fd09 	bl	8003d1c <HAL_I2C_Mem_Write>

}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000564 	.word	0x20000564

08001318 <MPU6050_ReadAccelerometerRaw>:

void MPU6050_ReadAccelerometerRaw(int16_t *x, int16_t *y, int16_t *z){
 8001318:	b580      	push	{r7, lr}
 800131a:	b08a      	sub	sp, #40	; 0x28
 800131c:	af04      	add	r7, sp, #16
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
	uint8_t data[6];
	HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDRESS, ACCEL_XOUT_H, 1, data, 6, I2C_TIMEOUT);
 8001324:	230a      	movs	r3, #10
 8001326:	9302      	str	r3, [sp, #8]
 8001328:	2306      	movs	r3, #6
 800132a:	9301      	str	r3, [sp, #4]
 800132c:	f107 0310 	add.w	r3, r7, #16
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	2301      	movs	r3, #1
 8001334:	223b      	movs	r2, #59	; 0x3b
 8001336:	21d0      	movs	r1, #208	; 0xd0
 8001338:	4810      	ldr	r0, [pc, #64]	; (800137c <MPU6050_ReadAccelerometerRaw+0x64>)
 800133a:	f002 fe03 	bl	8003f44 <HAL_I2C_Mem_Read>

	*x = ((int16_t)data[0] << 8) | data[1];
 800133e:	7c3b      	ldrb	r3, [r7, #16]
 8001340:	021b      	lsls	r3, r3, #8
 8001342:	b21a      	sxth	r2, r3
 8001344:	7c7b      	ldrb	r3, [r7, #17]
 8001346:	b21b      	sxth	r3, r3
 8001348:	4313      	orrs	r3, r2
 800134a:	b21a      	sxth	r2, r3
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	801a      	strh	r2, [r3, #0]
	*y = ((int16_t)data[2] << 8) | data[3];
 8001350:	7cbb      	ldrb	r3, [r7, #18]
 8001352:	021b      	lsls	r3, r3, #8
 8001354:	b21a      	sxth	r2, r3
 8001356:	7cfb      	ldrb	r3, [r7, #19]
 8001358:	b21b      	sxth	r3, r3
 800135a:	4313      	orrs	r3, r2
 800135c:	b21a      	sxth	r2, r3
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	801a      	strh	r2, [r3, #0]
	*z = ((int16_t)data[4] << 8) | data[5];
 8001362:	7d3b      	ldrb	r3, [r7, #20]
 8001364:	021b      	lsls	r3, r3, #8
 8001366:	b21a      	sxth	r2, r3
 8001368:	7d7b      	ldrb	r3, [r7, #21]
 800136a:	b21b      	sxth	r3, r3
 800136c:	4313      	orrs	r3, r2
 800136e:	b21a      	sxth	r2, r3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	801a      	strh	r2, [r3, #0]

}
 8001374:	bf00      	nop
 8001376:	3718      	adds	r7, #24
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	20000564 	.word	0x20000564

08001380 <MPU6050_SelectGyrscopeAccelerometerRatio>:
	*y = ((int16_t)data[2] << 8) | data[3];
	*z = ((int16_t)data[4] << 8) | data[5];

}

void MPU6050_SelectGyrscopeAccelerometerRatio(uint8_t acc_range, uint8_t gyro_range){
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af04      	add	r7, sp, #16
 8001386:	4603      	mov	r3, r0
 8001388:	460a      	mov	r2, r1
 800138a:	71fb      	strb	r3, [r7, #7]
 800138c:	4613      	mov	r3, r2
 800138e:	71bb      	strb	r3, [r7, #6]
	  // GYRO CONFIG
	  uint8_t select_data = FS_SEL_GYRO_500;
 8001390:	2301      	movs	r3, #1
 8001392:	73fb      	strb	r3, [r7, #15]
	  HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS,GYRO_CONFIG, 1, &select_data, 1, I2C_TIMEOUT);
 8001394:	230a      	movs	r3, #10
 8001396:	9302      	str	r3, [sp, #8]
 8001398:	2301      	movs	r3, #1
 800139a:	9301      	str	r3, [sp, #4]
 800139c:	f107 030f 	add.w	r3, r7, #15
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	2301      	movs	r3, #1
 80013a4:	221b      	movs	r2, #27
 80013a6:	21d0      	movs	r1, #208	; 0xd0
 80013a8:	482a      	ldr	r0, [pc, #168]	; (8001454 <MPU6050_SelectGyrscopeAccelerometerRatio+0xd4>)
 80013aa:	f002 fcb7 	bl	8003d1c <HAL_I2C_Mem_Write>

	  // ACCEL CONFIG
	  select_data =  AFS_SEL_ACC_4G;
 80013ae:	2301      	movs	r3, #1
 80013b0:	73fb      	strb	r3, [r7, #15]
	  HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS,ACCEL_CONFIG, 1, &select_data, 1, I2C_TIMEOUT);
 80013b2:	230a      	movs	r3, #10
 80013b4:	9302      	str	r3, [sp, #8]
 80013b6:	2301      	movs	r3, #1
 80013b8:	9301      	str	r3, [sp, #4]
 80013ba:	f107 030f 	add.w	r3, r7, #15
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2301      	movs	r3, #1
 80013c2:	221c      	movs	r2, #28
 80013c4:	21d0      	movs	r1, #208	; 0xd0
 80013c6:	4823      	ldr	r0, [pc, #140]	; (8001454 <MPU6050_SelectGyrscopeAccelerometerRatio+0xd4>)
 80013c8:	f002 fca8 	bl	8003d1c <HAL_I2C_Mem_Write>

	switch(gyro_range){
 80013cc:	79bb      	ldrb	r3, [r7, #6]
 80013ce:	2b03      	cmp	r3, #3
 80013d0:	d81e      	bhi.n	8001410 <MPU6050_SelectGyrscopeAccelerometerRatio+0x90>
 80013d2:	a201      	add	r2, pc, #4	; (adr r2, 80013d8 <MPU6050_SelectGyrscopeAccelerometerRatio+0x58>)
 80013d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d8:	080013e9 	.word	0x080013e9
 80013dc:	080013f3 	.word	0x080013f3
 80013e0:	080013fd 	.word	0x080013fd
 80013e4:	08001407 	.word	0x08001407
		// LSB SENSITIVITY - LSB/g - register map of device
		case 0:
			acc_scale = 16384.f;
 80013e8:	4b1b      	ldr	r3, [pc, #108]	; (8001458 <MPU6050_SelectGyrscopeAccelerometerRatio+0xd8>)
 80013ea:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 80013ee:	601a      	str	r2, [r3, #0]
			break;
 80013f0:	e00e      	b.n	8001410 <MPU6050_SelectGyrscopeAccelerometerRatio+0x90>
		case 1:
			acc_scale = 8192.f;
 80013f2:	4b19      	ldr	r3, [pc, #100]	; (8001458 <MPU6050_SelectGyrscopeAccelerometerRatio+0xd8>)
 80013f4:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 80013f8:	601a      	str	r2, [r3, #0]
			break;
 80013fa:	e009      	b.n	8001410 <MPU6050_SelectGyrscopeAccelerometerRatio+0x90>
		case 2:
			acc_scale = 4096.f;
 80013fc:	4b16      	ldr	r3, [pc, #88]	; (8001458 <MPU6050_SelectGyrscopeAccelerometerRatio+0xd8>)
 80013fe:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8001402:	601a      	str	r2, [r3, #0]
			break;
 8001404:	e004      	b.n	8001410 <MPU6050_SelectGyrscopeAccelerometerRatio+0x90>
		case 3:
			acc_scale = 2048.f;
 8001406:	4b14      	ldr	r3, [pc, #80]	; (8001458 <MPU6050_SelectGyrscopeAccelerometerRatio+0xd8>)
 8001408:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 800140c:	601a      	str	r2, [r3, #0]
			break;
 800140e:	bf00      	nop
	}

	switch(acc_range){
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	2b03      	cmp	r3, #3
 8001414:	d81a      	bhi.n	800144c <MPU6050_SelectGyrscopeAccelerometerRatio+0xcc>
 8001416:	a201      	add	r2, pc, #4	; (adr r2, 800141c <MPU6050_SelectGyrscopeAccelerometerRatio+0x9c>)
 8001418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800141c:	0800142d 	.word	0x0800142d
 8001420:	08001435 	.word	0x08001435
 8001424:	0800143d 	.word	0x0800143d
 8001428:	08001445 	.word	0x08001445

		case 0:
			gyr_scale = 131.f;
 800142c:	4b0b      	ldr	r3, [pc, #44]	; (800145c <MPU6050_SelectGyrscopeAccelerometerRatio+0xdc>)
 800142e:	4a0c      	ldr	r2, [pc, #48]	; (8001460 <MPU6050_SelectGyrscopeAccelerometerRatio+0xe0>)
 8001430:	601a      	str	r2, [r3, #0]
			break;
 8001432:	e00b      	b.n	800144c <MPU6050_SelectGyrscopeAccelerometerRatio+0xcc>
		case 1:
			gyr_scale = 65.5f;
 8001434:	4b09      	ldr	r3, [pc, #36]	; (800145c <MPU6050_SelectGyrscopeAccelerometerRatio+0xdc>)
 8001436:	4a0b      	ldr	r2, [pc, #44]	; (8001464 <MPU6050_SelectGyrscopeAccelerometerRatio+0xe4>)
 8001438:	601a      	str	r2, [r3, #0]
			break;
 800143a:	e007      	b.n	800144c <MPU6050_SelectGyrscopeAccelerometerRatio+0xcc>
		case 2:
			gyr_scale = 32.8f;
 800143c:	4b07      	ldr	r3, [pc, #28]	; (800145c <MPU6050_SelectGyrscopeAccelerometerRatio+0xdc>)
 800143e:	4a0a      	ldr	r2, [pc, #40]	; (8001468 <MPU6050_SelectGyrscopeAccelerometerRatio+0xe8>)
 8001440:	601a      	str	r2, [r3, #0]
			break;
 8001442:	e003      	b.n	800144c <MPU6050_SelectGyrscopeAccelerometerRatio+0xcc>
		case 3:
			gyr_scale = 16.4f;
 8001444:	4b05      	ldr	r3, [pc, #20]	; (800145c <MPU6050_SelectGyrscopeAccelerometerRatio+0xdc>)
 8001446:	4a09      	ldr	r2, [pc, #36]	; (800146c <MPU6050_SelectGyrscopeAccelerometerRatio+0xec>)
 8001448:	601a      	str	r2, [r3, #0]
			break;
 800144a:	bf00      	nop
		}

}
 800144c:	bf00      	nop
 800144e:	3710      	adds	r7, #16
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000564 	.word	0x20000564
 8001458:	200005ec 	.word	0x200005ec
 800145c:	200005e8 	.word	0x200005e8
 8001460:	43030000 	.word	0x43030000
 8001464:	42830000 	.word	0x42830000
 8001468:	42033333 	.word	0x42033333
 800146c:	41833333 	.word	0x41833333

08001470 <MPU6050_ReadAccelerometerScaled>:
	*x = (float)gyr_x / gyr_scale;
	*y = (float)gyr_y / gyr_scale;
	*z = (float)gyr_z / gyr_scale;
}

void MPU6050_ReadAccelerometerScaled(float *x, float *y, float *z){
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
	int16_t acc_x, acc_y, acc_z;
	MPU6050_ReadAccelerometerRaw(&acc_x, &acc_y, &acc_z);
 800147c:	f107 0212 	add.w	r2, r7, #18
 8001480:	f107 0114 	add.w	r1, r7, #20
 8001484:	f107 0316 	add.w	r3, r7, #22
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ff45 	bl	8001318 <MPU6050_ReadAccelerometerRaw>

	*x = ((float)acc_x) / acc_scale;
 800148e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001492:	ee07 3a90 	vmov	s15, r3
 8001496:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800149a:	4b14      	ldr	r3, [pc, #80]	; (80014ec <MPU6050_ReadAccelerometerScaled+0x7c>)
 800149c:	ed93 7a00 	vldr	s14, [r3]
 80014a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	edc3 7a00 	vstr	s15, [r3]
	*y = ((float)acc_y) / acc_scale;
 80014aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80014ae:	ee07 3a90 	vmov	s15, r3
 80014b2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014b6:	4b0d      	ldr	r3, [pc, #52]	; (80014ec <MPU6050_ReadAccelerometerScaled+0x7c>)
 80014b8:	ed93 7a00 	vldr	s14, [r3]
 80014bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	edc3 7a00 	vstr	s15, [r3]
	*z = ((float)acc_z) / acc_scale;
 80014c6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80014ca:	ee07 3a90 	vmov	s15, r3
 80014ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014d2:	4b06      	ldr	r3, [pc, #24]	; (80014ec <MPU6050_ReadAccelerometerScaled+0x7c>)
 80014d4:	ed93 7a00 	vldr	s14, [r3]
 80014d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	edc3 7a00 	vstr	s15, [r3]
}
 80014e2:	bf00      	nop
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	200005ec 	.word	0x200005ec

080014f0 <MPU6050_GetRP>:

void MPU6050_GetRP(float *r, float *p){
 80014f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014f4:	b086      	sub	sp, #24
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
 80014fa:	6039      	str	r1, [r7, #0]
	float a_x, a_y, a_z;
	MPU6050_ReadAccelerometerScaled(&a_x, &a_y, &a_z);
 80014fc:	f107 020c 	add.w	r2, r7, #12
 8001500:	f107 0110 	add.w	r1, r7, #16
 8001504:	f107 0314 	add.w	r3, r7, #20
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff ffb1 	bl	8001470 <MPU6050_ReadAccelerometerScaled>

	*r = atan2(a_y, a_z) * 180.0 / M_PI;
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff f821 	bl	8000558 <__aeabi_f2d>
 8001516:	4680      	mov	r8, r0
 8001518:	4689      	mov	r9, r1
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff f81b 	bl	8000558 <__aeabi_f2d>
 8001522:	4602      	mov	r2, r0
 8001524:	460b      	mov	r3, r1
 8001526:	ec43 2b11 	vmov	d1, r2, r3
 800152a:	ec49 8b10 	vmov	d0, r8, r9
 800152e:	f00f f9ff 	bl	8010930 <atan2>
 8001532:	ec51 0b10 	vmov	r0, r1, d0
 8001536:	f04f 0200 	mov.w	r2, #0
 800153a:	4b37      	ldr	r3, [pc, #220]	; (8001618 <MPU6050_GetRP+0x128>)
 800153c:	f7ff f864 	bl	8000608 <__aeabi_dmul>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	4610      	mov	r0, r2
 8001546:	4619      	mov	r1, r3
 8001548:	a331      	add	r3, pc, #196	; (adr r3, 8001610 <MPU6050_GetRP+0x120>)
 800154a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800154e:	f7ff f985 	bl	800085c <__aeabi_ddiv>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	4610      	mov	r0, r2
 8001558:	4619      	mov	r1, r3
 800155a:	f7ff fb4d 	bl	8000bf8 <__aeabi_d2f>
 800155e:	4602      	mov	r2, r0
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	601a      	str	r2, [r3, #0]
	*p = -(atan2(a_x, sqrt(a_y*a_y + a_z*a_z)) * 180.0) / M_PI;
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	4618      	mov	r0, r3
 8001568:	f7fe fff6 	bl	8000558 <__aeabi_f2d>
 800156c:	4680      	mov	r8, r0
 800156e:	4689      	mov	r9, r1
 8001570:	ed97 7a04 	vldr	s14, [r7, #16]
 8001574:	edd7 7a04 	vldr	s15, [r7, #16]
 8001578:	ee27 7a27 	vmul.f32	s14, s14, s15
 800157c:	edd7 6a03 	vldr	s13, [r7, #12]
 8001580:	edd7 7a03 	vldr	s15, [r7, #12]
 8001584:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001588:	ee77 7a27 	vadd.f32	s15, s14, s15
 800158c:	ee17 0a90 	vmov	r0, s15
 8001590:	f7fe ffe2 	bl	8000558 <__aeabi_f2d>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	ec43 2b10 	vmov	d0, r2, r3
 800159c:	f00f f9ca 	bl	8010934 <sqrt>
 80015a0:	eeb0 7a40 	vmov.f32	s14, s0
 80015a4:	eef0 7a60 	vmov.f32	s15, s1
 80015a8:	eeb0 1a47 	vmov.f32	s2, s14
 80015ac:	eef0 1a67 	vmov.f32	s3, s15
 80015b0:	ec49 8b10 	vmov	d0, r8, r9
 80015b4:	f00f f9bc 	bl	8010930 <atan2>
 80015b8:	ec51 0b10 	vmov	r0, r1, d0
 80015bc:	f04f 0200 	mov.w	r2, #0
 80015c0:	4b15      	ldr	r3, [pc, #84]	; (8001618 <MPU6050_GetRP+0x128>)
 80015c2:	f7ff f821 	bl	8000608 <__aeabi_dmul>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4614      	mov	r4, r2
 80015cc:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80015d0:	a30f      	add	r3, pc, #60	; (adr r3, 8001610 <MPU6050_GetRP+0x120>)
 80015d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d6:	4620      	mov	r0, r4
 80015d8:	4629      	mov	r1, r5
 80015da:	f7ff f93f 	bl	800085c <__aeabi_ddiv>
 80015de:	4603      	mov	r3, r0
 80015e0:	460c      	mov	r4, r1
 80015e2:	4618      	mov	r0, r3
 80015e4:	4621      	mov	r1, r4
 80015e6:	f7ff fb07 	bl	8000bf8 <__aeabi_d2f>
 80015ea:	4602      	mov	r2, r0
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	601a      	str	r2, [r3, #0]

	*r+=180;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	edd3 7a00 	vldr	s15, [r3]
 80015f6:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800161c <MPU6050_GetRP+0x12c>
 80015fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	edc3 7a00 	vstr	s15, [r3]


}
 8001604:	bf00      	nop
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800160e:	bf00      	nop
 8001610:	54442d18 	.word	0x54442d18
 8001614:	400921fb 	.word	0x400921fb
 8001618:	40668000 	.word	0x40668000
 800161c:	43340000 	.word	0x43340000

08001620 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001626:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <HAL_MspInit+0x44>)
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	4a0e      	ldr	r2, [pc, #56]	; (8001664 <HAL_MspInit+0x44>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6193      	str	r3, [r2, #24]
 8001632:	4b0c      	ldr	r3, [pc, #48]	; (8001664 <HAL_MspInit+0x44>)
 8001634:	699b      	ldr	r3, [r3, #24]
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	607b      	str	r3, [r7, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800163e:	4b09      	ldr	r3, [pc, #36]	; (8001664 <HAL_MspInit+0x44>)
 8001640:	69db      	ldr	r3, [r3, #28]
 8001642:	4a08      	ldr	r2, [pc, #32]	; (8001664 <HAL_MspInit+0x44>)
 8001644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001648:	61d3      	str	r3, [r2, #28]
 800164a:	4b06      	ldr	r3, [pc, #24]	; (8001664 <HAL_MspInit+0x44>)
 800164c:	69db      	ldr	r3, [r3, #28]
 800164e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001652:	603b      	str	r3, [r7, #0]
 8001654:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001656:	2007      	movs	r0, #7
 8001658:	f001 ff02 	bl	8003460 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800165c:	bf00      	nop
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40021000 	.word	0x40021000

08001668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr

08001676 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001676:	b480      	push	{r7}
 8001678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800167a:	e7fe      	b.n	800167a <HardFault_Handler+0x4>

0800167c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001680:	e7fe      	b.n	8001680 <MemManage_Handler+0x4>

08001682 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001686:	e7fe      	b.n	8001686 <BusFault_Handler+0x4>

08001688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800168c:	e7fe      	b.n	800168c <UsageFault_Handler+0x4>

0800168e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016aa:	b480      	push	{r7}
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016bc:	f000 fb78 	bl	8001db0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016c0:	bf00      	nop
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 80016c8:	4802      	ldr	r0, [pc, #8]	; (80016d4 <ADC1_2_IRQHandler+0x10>)
 80016ca:	f000 ff0f 	bl	80024ec <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	200004c8 	.word	0x200004c8

080016d8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	e00a      	b.n	8001700 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80016ea:	f3af 8000 	nop.w
 80016ee:	4601      	mov	r1, r0
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	1c5a      	adds	r2, r3, #1
 80016f4:	60ba      	str	r2, [r7, #8]
 80016f6:	b2ca      	uxtb	r2, r1
 80016f8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	3301      	adds	r3, #1
 80016fe:	617b      	str	r3, [r7, #20]
 8001700:	697a      	ldr	r2, [r7, #20]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	429a      	cmp	r2, r3
 8001706:	dbf0      	blt.n	80016ea <_read+0x12>
	}

return len;
 8001708:	687b      	ldr	r3, [r7, #4]
}
 800170a:	4618      	mov	r0, r3
 800170c:	3718      	adds	r7, #24
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001712:	b480      	push	{r7}
 8001714:	b083      	sub	sp, #12
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
	return -1;
 800171a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800171e:	4618      	mov	r0, r3
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr

0800172a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800172a:	b480      	push	{r7}
 800172c:	b083      	sub	sp, #12
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
 8001732:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800173a:	605a      	str	r2, [r3, #4]
	return 0;
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <_isatty>:

int _isatty(int file)
{
 800174a:	b480      	push	{r7}
 800174c:	b083      	sub	sp, #12
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
	return 1;
 8001752:	2301      	movs	r3, #1
}
 8001754:	4618      	mov	r0, r3
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001760:	b480      	push	{r7}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
	return 0;
 800176c:	2300      	movs	r3, #0
}
 800176e:	4618      	mov	r0, r3
 8001770:	3714      	adds	r7, #20
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
	...

0800177c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001784:	4a14      	ldr	r2, [pc, #80]	; (80017d8 <_sbrk+0x5c>)
 8001786:	4b15      	ldr	r3, [pc, #84]	; (80017dc <_sbrk+0x60>)
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001790:	4b13      	ldr	r3, [pc, #76]	; (80017e0 <_sbrk+0x64>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d102      	bne.n	800179e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001798:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <_sbrk+0x64>)
 800179a:	4a12      	ldr	r2, [pc, #72]	; (80017e4 <_sbrk+0x68>)
 800179c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800179e:	4b10      	ldr	r3, [pc, #64]	; (80017e0 <_sbrk+0x64>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4413      	add	r3, r2
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d207      	bcs.n	80017bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017ac:	f00a feaa 	bl	800c504 <__errno>
 80017b0:	4602      	mov	r2, r0
 80017b2:	230c      	movs	r3, #12
 80017b4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80017b6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ba:	e009      	b.n	80017d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017bc:	4b08      	ldr	r3, [pc, #32]	; (80017e0 <_sbrk+0x64>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017c2:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <_sbrk+0x64>)
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4413      	add	r3, r2
 80017ca:	4a05      	ldr	r2, [pc, #20]	; (80017e0 <_sbrk+0x64>)
 80017cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ce:	68fb      	ldr	r3, [r7, #12]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3718      	adds	r7, #24
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20010000 	.word	0x20010000
 80017dc:	00000400 	.word	0x00000400
 80017e0:	200004bc 	.word	0x200004bc
 80017e4:	20000988 	.word	0x20000988

080017e8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017ec:	4b06      	ldr	r3, [pc, #24]	; (8001808 <SystemInit+0x20>)
 80017ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017f2:	4a05      	ldr	r2, [pc, #20]	; (8001808 <SystemInit+0x20>)
 80017f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b08a      	sub	sp, #40	; 0x28
 8001810:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001812:	f107 031c 	add.w	r3, r7, #28
 8001816:	2200      	movs	r2, #0
 8001818:	601a      	str	r2, [r3, #0]
 800181a:	605a      	str	r2, [r3, #4]
 800181c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800181e:	463b      	mov	r3, r7
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]
 800182a:	611a      	str	r2, [r3, #16]
 800182c:	615a      	str	r2, [r3, #20]
 800182e:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8001830:	4b27      	ldr	r3, [pc, #156]	; (80018d0 <MX_TIM4_Init+0xc4>)
 8001832:	4a28      	ldr	r2, [pc, #160]	; (80018d4 <MX_TIM4_Init+0xc8>)
 8001834:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8001836:	4b26      	ldr	r3, [pc, #152]	; (80018d0 <MX_TIM4_Init+0xc4>)
 8001838:	2247      	movs	r2, #71	; 0x47
 800183a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800183c:	4b24      	ldr	r3, [pc, #144]	; (80018d0 <MX_TIM4_Init+0xc4>)
 800183e:	2200      	movs	r2, #0
 8001840:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 499;
 8001842:	4b23      	ldr	r3, [pc, #140]	; (80018d0 <MX_TIM4_Init+0xc4>)
 8001844:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001848:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800184a:	4b21      	ldr	r3, [pc, #132]	; (80018d0 <MX_TIM4_Init+0xc4>)
 800184c:	2200      	movs	r2, #0
 800184e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001850:	4b1f      	ldr	r3, [pc, #124]	; (80018d0 <MX_TIM4_Init+0xc4>)
 8001852:	2200      	movs	r2, #0
 8001854:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001856:	481e      	ldr	r0, [pc, #120]	; (80018d0 <MX_TIM4_Init+0xc4>)
 8001858:	f004 fc30 	bl	80060bc <HAL_TIM_PWM_Init>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001862:	f7ff fd2f 	bl	80012c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001866:	2300      	movs	r3, #0
 8001868:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800186a:	2300      	movs	r3, #0
 800186c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800186e:	f107 031c 	add.w	r3, r7, #28
 8001872:	4619      	mov	r1, r3
 8001874:	4816      	ldr	r0, [pc, #88]	; (80018d0 <MX_TIM4_Init+0xc4>)
 8001876:	f005 f931 	bl	8006adc <HAL_TIMEx_MasterConfigSynchronization>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001880:	f7ff fd20 	bl	80012c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001884:	2360      	movs	r3, #96	; 0x60
 8001886:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001888:	2300      	movs	r3, #0
 800188a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800188c:	2300      	movs	r3, #0
 800188e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001890:	2300      	movs	r3, #0
 8001892:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001894:	463b      	mov	r3, r7
 8001896:	2200      	movs	r2, #0
 8001898:	4619      	mov	r1, r3
 800189a:	480d      	ldr	r0, [pc, #52]	; (80018d0 <MX_TIM4_Init+0xc4>)
 800189c:	f004 fc66 	bl	800616c <HAL_TIM_PWM_ConfigChannel>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80018a6:	f7ff fd0d 	bl	80012c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018aa:	463b      	mov	r3, r7
 80018ac:	2204      	movs	r2, #4
 80018ae:	4619      	mov	r1, r3
 80018b0:	4807      	ldr	r0, [pc, #28]	; (80018d0 <MX_TIM4_Init+0xc4>)
 80018b2:	f004 fc5b 	bl	800616c <HAL_TIM_PWM_ConfigChannel>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80018bc:	f7ff fd02 	bl	80012c4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 80018c0:	4803      	ldr	r0, [pc, #12]	; (80018d0 <MX_TIM4_Init+0xc4>)
 80018c2:	f000 f829 	bl	8001918 <HAL_TIM_MspPostInit>

}
 80018c6:	bf00      	nop
 80018c8:	3728      	adds	r7, #40	; 0x28
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	200005f0 	.word	0x200005f0
 80018d4:	40000800 	.word	0x40000800

080018d8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a0a      	ldr	r2, [pc, #40]	; (8001910 <HAL_TIM_PWM_MspInit+0x38>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d10b      	bne.n	8001902 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80018ea:	4b0a      	ldr	r3, [pc, #40]	; (8001914 <HAL_TIM_PWM_MspInit+0x3c>)
 80018ec:	69db      	ldr	r3, [r3, #28]
 80018ee:	4a09      	ldr	r2, [pc, #36]	; (8001914 <HAL_TIM_PWM_MspInit+0x3c>)
 80018f0:	f043 0304 	orr.w	r3, r3, #4
 80018f4:	61d3      	str	r3, [r2, #28]
 80018f6:	4b07      	ldr	r3, [pc, #28]	; (8001914 <HAL_TIM_PWM_MspInit+0x3c>)
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	f003 0304 	and.w	r3, r3, #4
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001902:	bf00      	nop
 8001904:	3714      	adds	r7, #20
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	40000800 	.word	0x40000800
 8001914:	40021000 	.word	0x40021000

08001918 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b088      	sub	sp, #32
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001920:	f107 030c 	add.w	r3, r7, #12
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	60da      	str	r2, [r3, #12]
 800192e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a12      	ldr	r2, [pc, #72]	; (8001980 <HAL_TIM_MspPostInit+0x68>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d11d      	bne.n	8001976 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193a:	4b12      	ldr	r3, [pc, #72]	; (8001984 <HAL_TIM_MspPostInit+0x6c>)
 800193c:	695b      	ldr	r3, [r3, #20]
 800193e:	4a11      	ldr	r2, [pc, #68]	; (8001984 <HAL_TIM_MspPostInit+0x6c>)
 8001940:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001944:	6153      	str	r3, [r2, #20]
 8001946:	4b0f      	ldr	r3, [pc, #60]	; (8001984 <HAL_TIM_MspPostInit+0x6c>)
 8001948:	695b      	ldr	r3, [r3, #20]
 800194a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PA11     ------> TIM4_CH1
    PA12     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = PWM_MOTOR_1_Pin|PWM_MOTOR_2_Pin;
 8001952:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001956:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001958:	2302      	movs	r3, #2
 800195a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	2300      	movs	r3, #0
 800195e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001960:	2300      	movs	r3, #0
 8001962:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001964:	230a      	movs	r3, #10
 8001966:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001968:	f107 030c 	add.w	r3, r7, #12
 800196c:	4619      	mov	r1, r3
 800196e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001972:	f001 fdb7 	bl	80034e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001976:	bf00      	nop
 8001978:	3720      	adds	r7, #32
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40000800 	.word	0x40000800
 8001984:	40021000 	.word	0x40021000

08001988 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800198c:	4b14      	ldr	r3, [pc, #80]	; (80019e0 <MX_USART2_UART_Init+0x58>)
 800198e:	4a15      	ldr	r2, [pc, #84]	; (80019e4 <MX_USART2_UART_Init+0x5c>)
 8001990:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001992:	4b13      	ldr	r3, [pc, #76]	; (80019e0 <MX_USART2_UART_Init+0x58>)
 8001994:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001998:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800199a:	4b11      	ldr	r3, [pc, #68]	; (80019e0 <MX_USART2_UART_Init+0x58>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019a0:	4b0f      	ldr	r3, [pc, #60]	; (80019e0 <MX_USART2_UART_Init+0x58>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019a6:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <MX_USART2_UART_Init+0x58>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019ac:	4b0c      	ldr	r3, [pc, #48]	; (80019e0 <MX_USART2_UART_Init+0x58>)
 80019ae:	220c      	movs	r2, #12
 80019b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b2:	4b0b      	ldr	r3, [pc, #44]	; (80019e0 <MX_USART2_UART_Init+0x58>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b8:	4b09      	ldr	r3, [pc, #36]	; (80019e0 <MX_USART2_UART_Init+0x58>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019be:	4b08      	ldr	r3, [pc, #32]	; (80019e0 <MX_USART2_UART_Init+0x58>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019c4:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <MX_USART2_UART_Init+0x58>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019ca:	4805      	ldr	r0, [pc, #20]	; (80019e0 <MX_USART2_UART_Init+0x58>)
 80019cc:	f005 f912 	bl	8006bf4 <HAL_UART_Init>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80019d6:	f7ff fc75 	bl	80012c4 <Error_Handler>
  }

}
 80019da:	bf00      	nop
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	200006c0 	.word	0x200006c0
 80019e4:	40004400 	.word	0x40004400

080019e8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80019ec:	4b14      	ldr	r3, [pc, #80]	; (8001a40 <MX_USART3_UART_Init+0x58>)
 80019ee:	4a15      	ldr	r2, [pc, #84]	; (8001a44 <MX_USART3_UART_Init+0x5c>)
 80019f0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80019f2:	4b13      	ldr	r3, [pc, #76]	; (8001a40 <MX_USART3_UART_Init+0x58>)
 80019f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019f8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019fa:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <MX_USART3_UART_Init+0x58>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a00:	4b0f      	ldr	r3, [pc, #60]	; (8001a40 <MX_USART3_UART_Init+0x58>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a06:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <MX_USART3_UART_Init+0x58>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a0c:	4b0c      	ldr	r3, [pc, #48]	; (8001a40 <MX_USART3_UART_Init+0x58>)
 8001a0e:	220c      	movs	r2, #12
 8001a10:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a12:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <MX_USART3_UART_Init+0x58>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a18:	4b09      	ldr	r3, [pc, #36]	; (8001a40 <MX_USART3_UART_Init+0x58>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a1e:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <MX_USART3_UART_Init+0x58>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a24:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <MX_USART3_UART_Init+0x58>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a2a:	4805      	ldr	r0, [pc, #20]	; (8001a40 <MX_USART3_UART_Init+0x58>)
 8001a2c:	f005 f8e2 	bl	8006bf4 <HAL_UART_Init>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001a36:	f7ff fc45 	bl	80012c4 <Error_Handler>
  }

}
 8001a3a:	bf00      	nop
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	2000063c 	.word	0x2000063c
 8001a44:	40004800 	.word	0x40004800

08001a48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b08c      	sub	sp, #48	; 0x30
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 031c 	add.w	r3, r7, #28
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a2f      	ldr	r2, [pc, #188]	; (8001b24 <HAL_UART_MspInit+0xdc>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d129      	bne.n	8001abe <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a6a:	4b2f      	ldr	r3, [pc, #188]	; (8001b28 <HAL_UART_MspInit+0xe0>)
 8001a6c:	69db      	ldr	r3, [r3, #28]
 8001a6e:	4a2e      	ldr	r2, [pc, #184]	; (8001b28 <HAL_UART_MspInit+0xe0>)
 8001a70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a74:	61d3      	str	r3, [r2, #28]
 8001a76:	4b2c      	ldr	r3, [pc, #176]	; (8001b28 <HAL_UART_MspInit+0xe0>)
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a7e:	61bb      	str	r3, [r7, #24]
 8001a80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a82:	4b29      	ldr	r3, [pc, #164]	; (8001b28 <HAL_UART_MspInit+0xe0>)
 8001a84:	695b      	ldr	r3, [r3, #20]
 8001a86:	4a28      	ldr	r2, [pc, #160]	; (8001b28 <HAL_UART_MspInit+0xe0>)
 8001a88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a8c:	6153      	str	r3, [r2, #20]
 8001a8e:	4b26      	ldr	r3, [pc, #152]	; (8001b28 <HAL_UART_MspInit+0xe0>)
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a9a:	230c      	movs	r3, #12
 8001a9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001aaa:	2307      	movs	r3, #7
 8001aac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aae:	f107 031c 	add.w	r3, r7, #28
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ab8:	f001 fd14 	bl	80034e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001abc:	e02d      	b.n	8001b1a <HAL_UART_MspInit+0xd2>
  else if(uartHandle->Instance==USART3)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a1a      	ldr	r2, [pc, #104]	; (8001b2c <HAL_UART_MspInit+0xe4>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d128      	bne.n	8001b1a <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ac8:	4b17      	ldr	r3, [pc, #92]	; (8001b28 <HAL_UART_MspInit+0xe0>)
 8001aca:	69db      	ldr	r3, [r3, #28]
 8001acc:	4a16      	ldr	r2, [pc, #88]	; (8001b28 <HAL_UART_MspInit+0xe0>)
 8001ace:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ad2:	61d3      	str	r3, [r2, #28]
 8001ad4:	4b14      	ldr	r3, [pc, #80]	; (8001b28 <HAL_UART_MspInit+0xe0>)
 8001ad6:	69db      	ldr	r3, [r3, #28]
 8001ad8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001adc:	613b      	str	r3, [r7, #16]
 8001ade:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ae0:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <HAL_UART_MspInit+0xe0>)
 8001ae2:	695b      	ldr	r3, [r3, #20]
 8001ae4:	4a10      	ldr	r2, [pc, #64]	; (8001b28 <HAL_UART_MspInit+0xe0>)
 8001ae6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001aea:	6153      	str	r3, [r2, #20]
 8001aec:	4b0e      	ldr	r3, [pc, #56]	; (8001b28 <HAL_UART_MspInit+0xe0>)
 8001aee:	695b      	ldr	r3, [r3, #20]
 8001af0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STM_TX_Pin|STM_RX_Pin;
 8001af8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afe:	2302      	movs	r3, #2
 8001b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b06:	2303      	movs	r3, #3
 8001b08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b0a:	2307      	movs	r3, #7
 8001b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b0e:	f107 031c 	add.w	r3, r7, #28
 8001b12:	4619      	mov	r1, r3
 8001b14:	4806      	ldr	r0, [pc, #24]	; (8001b30 <HAL_UART_MspInit+0xe8>)
 8001b16:	f001 fce5 	bl	80034e4 <HAL_GPIO_Init>
}
 8001b1a:	bf00      	nop
 8001b1c:	3730      	adds	r7, #48	; 0x30
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40004400 	.word	0x40004400
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	40004800 	.word	0x40004800
 8001b30:	48000800 	.word	0x48000800

08001b34 <_write>:

/* USER CODE BEGIN 1 */
/*!
 * Redefiniton of function _write to print things on a serial port
 */
int _write(int file, char *ptr, int len){
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, ptr, len, 50);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	2332      	movs	r3, #50	; 0x32
 8001b46:	68b9      	ldr	r1, [r7, #8]
 8001b48:	4803      	ldr	r0, [pc, #12]	; (8001b58 <_write+0x24>)
 8001b4a:	f005 f8a1 	bl	8006c90 <HAL_UART_Transmit>
	return len;
 8001b4e:	687b      	ldr	r3, [r7, #4]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3710      	adds	r7, #16
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	200006c0 	.word	0x200006c0

08001b5c <VL53L0X_Init>:
uint8_t isApertureSpads;
uint8_t VhvSettings;
uint8_t PhaseCal;


void VL53L0X_Init(){
 8001b5c:	b5b0      	push	{r4, r5, r7, lr}
 8001b5e:	af00      	add	r7, sp, #0



	 /* USER CODE BEGIN 2 */

	  MessageLen = sprintf((char*)Message, "VL53L0X test\n\r");
 8001b60:	4a4f      	ldr	r2, [pc, #316]	; (8001ca0 <VL53L0X_Init+0x144>)
 8001b62:	4b50      	ldr	r3, [pc, #320]	; (8001ca4 <VL53L0X_Init+0x148>)
 8001b64:	4614      	mov	r4, r2
 8001b66:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001b68:	6020      	str	r0, [r4, #0]
 8001b6a:	6061      	str	r1, [r4, #4]
 8001b6c:	60a2      	str	r2, [r4, #8]
 8001b6e:	881a      	ldrh	r2, [r3, #0]
 8001b70:	789b      	ldrb	r3, [r3, #2]
 8001b72:	81a2      	strh	r2, [r4, #12]
 8001b74:	73a3      	strb	r3, [r4, #14]
 8001b76:	230e      	movs	r3, #14
 8001b78:	b2da      	uxtb	r2, r3
 8001b7a:	4b4b      	ldr	r3, [pc, #300]	; (8001ca8 <VL53L0X_Init+0x14c>)
 8001b7c:	701a      	strb	r2, [r3, #0]

	  MessageLen = sprintf((char*)Message, "msalamon.pl VL53L0X test\n\r");
 8001b7e:	4a48      	ldr	r2, [pc, #288]	; (8001ca0 <VL53L0X_Init+0x144>)
 8001b80:	4b4a      	ldr	r3, [pc, #296]	; (8001cac <VL53L0X_Init+0x150>)
 8001b82:	4615      	mov	r5, r2
 8001b84:	461c      	mov	r4, r3
 8001b86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b88:	6028      	str	r0, [r5, #0]
 8001b8a:	6069      	str	r1, [r5, #4]
 8001b8c:	60aa      	str	r2, [r5, #8]
 8001b8e:	60eb      	str	r3, [r5, #12]
 8001b90:	cc03      	ldmia	r4!, {r0, r1}
 8001b92:	6128      	str	r0, [r5, #16]
 8001b94:	6169      	str	r1, [r5, #20]
 8001b96:	8823      	ldrh	r3, [r4, #0]
 8001b98:	78a2      	ldrb	r2, [r4, #2]
 8001b9a:	832b      	strh	r3, [r5, #24]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	76ab      	strb	r3, [r5, #26]
 8001ba0:	231a      	movs	r3, #26
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	4b40      	ldr	r3, [pc, #256]	; (8001ca8 <VL53L0X_Init+0x14c>)
 8001ba6:	701a      	strb	r2, [r3, #0]

	  HAL_UART_Transmit(&huart2, Message, MessageLen, 100);
 8001ba8:	4b3f      	ldr	r3, [pc, #252]	; (8001ca8 <VL53L0X_Init+0x14c>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	b29a      	uxth	r2, r3
 8001bae:	2364      	movs	r3, #100	; 0x64
 8001bb0:	493b      	ldr	r1, [pc, #236]	; (8001ca0 <VL53L0X_Init+0x144>)
 8001bb2:	483f      	ldr	r0, [pc, #252]	; (8001cb0 <VL53L0X_Init+0x154>)
 8001bb4:	f005 f86c 	bl	8006c90 <HAL_UART_Transmit>

	  Dev->I2cHandle = &hi2c3;
 8001bb8:	4b3e      	ldr	r3, [pc, #248]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a3e      	ldr	r2, [pc, #248]	; (8001cb8 <VL53L0X_Init+0x15c>)
 8001bbe:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	  Dev->I2cDevAddr = 0x52;
 8001bc2:	4b3c      	ldr	r3, [pc, #240]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	2252      	movs	r2, #82	; 0x52
 8001bc8:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

	  HAL_GPIO_WritePin(XSHUT_TOF2_GPIO_Port, XSHUT_TOF2_Pin, GPIO_PIN_RESET); // Disable XSHUT
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bd2:	483a      	ldr	r0, [pc, #232]	; (8001cbc <VL53L0X_Init+0x160>)
 8001bd4:	f001 fe10 	bl	80037f8 <HAL_GPIO_WritePin>
	  HAL_Delay(20);
 8001bd8:	2014      	movs	r0, #20
 8001bda:	f000 f909 	bl	8001df0 <HAL_Delay>
	  HAL_GPIO_WritePin(XSHUT_TOF2_GPIO_Port, XSHUT_TOF2_Pin, GPIO_PIN_SET); // Enable XSHUT
 8001bde:	2201      	movs	r2, #1
 8001be0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001be4:	4835      	ldr	r0, [pc, #212]	; (8001cbc <VL53L0X_Init+0x160>)
 8001be6:	f001 fe07 	bl	80037f8 <HAL_GPIO_WritePin>
	  HAL_Delay(20);
 8001bea:	2014      	movs	r0, #20
 8001bec:	f000 f900 	bl	8001df0 <HAL_Delay>

	  //
	  // VL53L0X init for Single Measurement
	  //

	  VL53L0X_WaitDeviceBooted( Dev );
 8001bf0:	4b30      	ldr	r3, [pc, #192]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f005 ff5b 	bl	8007ab0 <VL53L0X_WaitDeviceBooted>
	  VL53L0X_DataInit( Dev );
 8001bfa:	4b2e      	ldr	r3, [pc, #184]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f005 fc70 	bl	80074e4 <VL53L0X_DataInit>
	  VL53L0X_StaticInit( Dev );
 8001c04:	4b2b      	ldr	r3, [pc, #172]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f005 fdcf 	bl	80077ac <VL53L0X_StaticInit>
	  VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8001c0e:	4b29      	ldr	r3, [pc, #164]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a2b      	ldr	r2, [pc, #172]	; (8001cc0 <VL53L0X_Init+0x164>)
 8001c14:	492b      	ldr	r1, [pc, #172]	; (8001cc4 <VL53L0X_Init+0x168>)
 8001c16:	4618      	mov	r0, r3
 8001c18:	f006 fc86 	bl	8008528 <VL53L0X_PerformRefCalibration>
	  VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8001c1c:	4b25      	ldr	r3, [pc, #148]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a29      	ldr	r2, [pc, #164]	; (8001cc8 <VL53L0X_Init+0x16c>)
 8001c22:	492a      	ldr	r1, [pc, #168]	; (8001ccc <VL53L0X_Init+0x170>)
 8001c24:	4618      	mov	r0, r3
 8001c26:	f007 f90d 	bl	8008e44 <VL53L0X_PerformRefSpadManagement>
	  VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8001c2a:	4b22      	ldr	r3, [pc, #136]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2100      	movs	r1, #0
 8001c30:	4618      	mov	r0, r3
 8001c32:	f005 ffdb 	bl	8007bec <VL53L0X_SetDeviceMode>


	  // Enable/Disable Sigma and Signal check
	  VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8001c36:	4b1f      	ldr	r3, [pc, #124]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f006 fa6c 	bl	800811c <VL53L0X_SetLimitCheckEnable>
	  VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8001c44:	4b1b      	ldr	r3, [pc, #108]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2201      	movs	r2, #1
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f006 fa65 	bl	800811c <VL53L0X_SetLimitCheckEnable>
	  VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8001c52:	4b18      	ldr	r3, [pc, #96]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f641 1299 	movw	r2, #6553	; 0x1999
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f006 fb0d 	bl	800827c <VL53L0X_SetLimitCheckValue>
	  VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 8001c62:	4b14      	ldr	r3, [pc, #80]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f006 fb05 	bl	800827c <VL53L0X_SetLimitCheckValue>
	  VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 8001c72:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f006 f830 	bl	8007ce0 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	  VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8001c80:	4b0c      	ldr	r3, [pc, #48]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2212      	movs	r2, #18
 8001c86:	2100      	movs	r1, #0
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f006 f84f 	bl	8007d2c <VL53L0X_SetVcselPulsePeriod>
	  VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8001c8e:	4b09      	ldr	r3, [pc, #36]	; (8001cb4 <VL53L0X_Init+0x158>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	220e      	movs	r2, #14
 8001c94:	2101      	movs	r1, #1
 8001c96:	4618      	mov	r0, r3
 8001c98:	f006 f848 	bl	8007d2c <VL53L0X_SetVcselPulsePeriod>
	  /* USER CODE END 2 */

}
 8001c9c:	bf00      	nop
 8001c9e:	bdb0      	pop	{r4, r5, r7, pc}
 8001ca0:	20000764 	.word	0x20000764
 8001ca4:	08011094 	.word	0x08011094
 8001ca8:	20000760 	.word	0x20000760
 8001cac:	080110a4 	.word	0x080110a4
 8001cb0:	200006c0 	.word	0x200006c0
 8001cb4:	20000004 	.word	0x20000004
 8001cb8:	20000518 	.word	0x20000518
 8001cbc:	48000400 	.word	0x48000400
 8001cc0:	200007a8 	.word	0x200007a8
 8001cc4:	2000093c 	.word	0x2000093c
 8001cc8:	20000761 	.word	0x20000761
 8001ccc:	200007a4 	.word	0x200007a4

08001cd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001cd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d08 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cd4:	480d      	ldr	r0, [pc, #52]	; (8001d0c <LoopForever+0x6>)
  ldr r1, =_edata
 8001cd6:	490e      	ldr	r1, [pc, #56]	; (8001d10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cd8:	4a0e      	ldr	r2, [pc, #56]	; (8001d14 <LoopForever+0xe>)
  movs r3, #0
 8001cda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cdc:	e002      	b.n	8001ce4 <LoopCopyDataInit>

08001cde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ce0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ce2:	3304      	adds	r3, #4

08001ce4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ce4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ce6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ce8:	d3f9      	bcc.n	8001cde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cea:	4a0b      	ldr	r2, [pc, #44]	; (8001d18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cec:	4c0b      	ldr	r4, [pc, #44]	; (8001d1c <LoopForever+0x16>)
  movs r3, #0
 8001cee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cf0:	e001      	b.n	8001cf6 <LoopFillZerobss>

08001cf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cf4:	3204      	adds	r2, #4

08001cf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cf8:	d3fb      	bcc.n	8001cf2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001cfa:	f7ff fd75 	bl	80017e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cfe:	f00a fc07 	bl	800c510 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d02:	f7ff fa0b 	bl	800111c <main>

08001d06 <LoopForever>:

LoopForever:
    b LoopForever
 8001d06:	e7fe      	b.n	8001d06 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d08:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d10:	200004a0 	.word	0x200004a0
  ldr r2, =_sidata
 8001d14:	08011480 	.word	0x08011480
  ldr r2, =_sbss
 8001d18:	200004a0 	.word	0x200004a0
  ldr r4, =_ebss
 8001d1c:	20000988 	.word	0x20000988

08001d20 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d20:	e7fe      	b.n	8001d20 <ADC3_IRQHandler>
	...

08001d24 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d28:	4b08      	ldr	r3, [pc, #32]	; (8001d4c <HAL_Init+0x28>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a07      	ldr	r2, [pc, #28]	; (8001d4c <HAL_Init+0x28>)
 8001d2e:	f043 0310 	orr.w	r3, r3, #16
 8001d32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d34:	2003      	movs	r0, #3
 8001d36:	f001 fb93 	bl	8003460 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d3a:	2000      	movs	r0, #0
 8001d3c:	f000 f808 	bl	8001d50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d40:	f7ff fc6e 	bl	8001620 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40022000 	.word	0x40022000

08001d50 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d58:	4b12      	ldr	r3, [pc, #72]	; (8001da4 <HAL_InitTick+0x54>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	4b12      	ldr	r3, [pc, #72]	; (8001da8 <HAL_InitTick+0x58>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	4619      	mov	r1, r3
 8001d62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f001 fbab 	bl	80034ca <HAL_SYSTICK_Config>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e00e      	b.n	8001d9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2b0f      	cmp	r3, #15
 8001d82:	d80a      	bhi.n	8001d9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d84:	2200      	movs	r2, #0
 8001d86:	6879      	ldr	r1, [r7, #4]
 8001d88:	f04f 30ff 	mov.w	r0, #4294967295
 8001d8c:	f001 fb73 	bl	8003476 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d90:	4a06      	ldr	r2, [pc, #24]	; (8001dac <HAL_InitTick+0x5c>)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
 8001d98:	e000      	b.n	8001d9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000000 	.word	0x20000000
 8001da8:	2000000c 	.word	0x2000000c
 8001dac:	20000008 	.word	0x20000008

08001db0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001db4:	4b06      	ldr	r3, [pc, #24]	; (8001dd0 <HAL_IncTick+0x20>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	461a      	mov	r2, r3
 8001dba:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <HAL_IncTick+0x24>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	4a04      	ldr	r2, [pc, #16]	; (8001dd4 <HAL_IncTick+0x24>)
 8001dc2:	6013      	str	r3, [r2, #0]
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	2000000c 	.word	0x2000000c
 8001dd4:	20000940 	.word	0x20000940

08001dd8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  return uwTick;  
 8001ddc:	4b03      	ldr	r3, [pc, #12]	; (8001dec <HAL_GetTick+0x14>)
 8001dde:	681b      	ldr	r3, [r3, #0]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	20000940 	.word	0x20000940

08001df0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001df8:	f7ff ffee 	bl	8001dd8 <HAL_GetTick>
 8001dfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e08:	d005      	beq.n	8001e16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e0a:	4b09      	ldr	r3, [pc, #36]	; (8001e30 <HAL_Delay+0x40>)
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	461a      	mov	r2, r3
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	4413      	add	r3, r2
 8001e14:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001e16:	bf00      	nop
 8001e18:	f7ff ffde 	bl	8001dd8 <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d8f7      	bhi.n	8001e18 <HAL_Delay+0x28>
  {
  }
}
 8001e28:	bf00      	nop
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	2000000c 	.word	0x2000000c

08001e34 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001e3c:	bf00      	nop
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b09a      	sub	sp, #104	; 0x68
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e64:	2300      	movs	r3, #0
 8001e66:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d101      	bne.n	8001e7c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e1e3      	b.n	8002244 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	f003 0310 	and.w	r3, r3, #16
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d176      	bne.n	8001f7c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d152      	bne.n	8001f3c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f7fe ff4f 	bl	8000d54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d13b      	bne.n	8001f3c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f001 f995 	bl	80031f4 <ADC_Disable>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed4:	f003 0310 	and.w	r3, r3, #16
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d12f      	bne.n	8001f3c <HAL_ADC_Init+0xe0>
 8001edc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d12b      	bne.n	8001f3c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001eec:	f023 0302 	bic.w	r3, r3, #2
 8001ef0:	f043 0202 	orr.w	r2, r3, #2
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	689a      	ldr	r2, [r3, #8]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f06:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f16:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f18:	4b92      	ldr	r3, [pc, #584]	; (8002164 <HAL_ADC_Init+0x308>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a92      	ldr	r2, [pc, #584]	; (8002168 <HAL_ADC_Init+0x30c>)
 8001f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f22:	0c9a      	lsrs	r2, r3, #18
 8001f24:	4613      	mov	r3, r2
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f2e:	e002      	b.n	8001f36 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	3b01      	subs	r3, #1
 8001f34:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1f9      	bne.n	8001f30 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d007      	beq.n	8001f5a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001f54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f58:	d110      	bne.n	8001f7c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	f023 0312 	bic.w	r3, r3, #18
 8001f62:	f043 0210 	orr.w	r2, r3, #16
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6e:	f043 0201 	orr.w	r2, r3, #1
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f80:	f003 0310 	and.w	r3, r3, #16
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f040 8150 	bne.w	800222a <HAL_ADC_Init+0x3ce>
 8001f8a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f040 814b 	bne.w	800222a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f040 8143 	bne.w	800222a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001fac:	f043 0202 	orr.w	r2, r3, #2
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fbc:	d004      	beq.n	8001fc8 <HAL_ADC_Init+0x16c>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a6a      	ldr	r2, [pc, #424]	; (800216c <HAL_ADC_Init+0x310>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d101      	bne.n	8001fcc <HAL_ADC_Init+0x170>
 8001fc8:	4b69      	ldr	r3, [pc, #420]	; (8002170 <HAL_ADC_Init+0x314>)
 8001fca:	e000      	b.n	8001fce <HAL_ADC_Init+0x172>
 8001fcc:	4b69      	ldr	r3, [pc, #420]	; (8002174 <HAL_ADC_Init+0x318>)
 8001fce:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fd8:	d102      	bne.n	8001fe0 <HAL_ADC_Init+0x184>
 8001fda:	4b64      	ldr	r3, [pc, #400]	; (800216c <HAL_ADC_Init+0x310>)
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	e01a      	b.n	8002016 <HAL_ADC_Init+0x1ba>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a61      	ldr	r2, [pc, #388]	; (800216c <HAL_ADC_Init+0x310>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d103      	bne.n	8001ff2 <HAL_ADC_Init+0x196>
 8001fea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001fee:	60fb      	str	r3, [r7, #12]
 8001ff0:	e011      	b.n	8002016 <HAL_ADC_Init+0x1ba>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a60      	ldr	r2, [pc, #384]	; (8002178 <HAL_ADC_Init+0x31c>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d102      	bne.n	8002002 <HAL_ADC_Init+0x1a6>
 8001ffc:	4b5f      	ldr	r3, [pc, #380]	; (800217c <HAL_ADC_Init+0x320>)
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	e009      	b.n	8002016 <HAL_ADC_Init+0x1ba>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a5d      	ldr	r2, [pc, #372]	; (800217c <HAL_ADC_Init+0x320>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d102      	bne.n	8002012 <HAL_ADC_Init+0x1b6>
 800200c:	4b5a      	ldr	r3, [pc, #360]	; (8002178 <HAL_ADC_Init+0x31c>)
 800200e:	60fb      	str	r3, [r7, #12]
 8002010:	e001      	b.n	8002016 <HAL_ADC_Init+0x1ba>
 8002012:	2300      	movs	r3, #0
 8002014:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f003 0303 	and.w	r3, r3, #3
 8002020:	2b01      	cmp	r3, #1
 8002022:	d108      	bne.n	8002036 <HAL_ADC_Init+0x1da>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	2b01      	cmp	r3, #1
 8002030:	d101      	bne.n	8002036 <HAL_ADC_Init+0x1da>
 8002032:	2301      	movs	r3, #1
 8002034:	e000      	b.n	8002038 <HAL_ADC_Init+0x1dc>
 8002036:	2300      	movs	r3, #0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d11c      	bne.n	8002076 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800203c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800203e:	2b00      	cmp	r3, #0
 8002040:	d010      	beq.n	8002064 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f003 0303 	and.w	r3, r3, #3
 800204a:	2b01      	cmp	r3, #1
 800204c:	d107      	bne.n	800205e <HAL_ADC_Init+0x202>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b01      	cmp	r3, #1
 8002058:	d101      	bne.n	800205e <HAL_ADC_Init+0x202>
 800205a:	2301      	movs	r3, #1
 800205c:	e000      	b.n	8002060 <HAL_ADC_Init+0x204>
 800205e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002060:	2b00      	cmp	r3, #0
 8002062:	d108      	bne.n	8002076 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002064:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	431a      	orrs	r2, r3
 8002072:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002074:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	7e5b      	ldrb	r3, [r3, #25]
 800207a:	035b      	lsls	r3, r3, #13
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002080:	2a01      	cmp	r2, #1
 8002082:	d002      	beq.n	800208a <HAL_ADC_Init+0x22e>
 8002084:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002088:	e000      	b.n	800208c <HAL_ADC_Init+0x230>
 800208a:	2200      	movs	r2, #0
 800208c:	431a      	orrs	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	431a      	orrs	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	4313      	orrs	r3, r2
 800209a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800209c:	4313      	orrs	r3, r2
 800209e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d11b      	bne.n	80020e2 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	7e5b      	ldrb	r3, [r3, #25]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d109      	bne.n	80020c6 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b6:	3b01      	subs	r3, #1
 80020b8:	045a      	lsls	r2, r3, #17
 80020ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80020bc:	4313      	orrs	r3, r2
 80020be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020c2:	663b      	str	r3, [r7, #96]	; 0x60
 80020c4:	e00d      	b.n	80020e2 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ca:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80020ce:	f043 0220 	orr.w	r2, r3, #32
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020da:	f043 0201 	orr.w	r2, r3, #1
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d054      	beq.n	8002194 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a22      	ldr	r2, [pc, #136]	; (8002178 <HAL_ADC_Init+0x31c>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d004      	beq.n	80020fe <HAL_ADC_Init+0x2a2>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a20      	ldr	r2, [pc, #128]	; (800217c <HAL_ADC_Init+0x320>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d140      	bne.n	8002180 <HAL_ADC_Init+0x324>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002102:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002106:	d02a      	beq.n	800215e <HAL_ADC_Init+0x302>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800210c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002110:	d022      	beq.n	8002158 <HAL_ADC_Init+0x2fc>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002116:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 800211a:	d01a      	beq.n	8002152 <HAL_ADC_Init+0x2f6>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002120:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8002124:	d012      	beq.n	800214c <HAL_ADC_Init+0x2f0>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212a:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 800212e:	d00a      	beq.n	8002146 <HAL_ADC_Init+0x2ea>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002134:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8002138:	d002      	beq.n	8002140 <HAL_ADC_Init+0x2e4>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213e:	e023      	b.n	8002188 <HAL_ADC_Init+0x32c>
 8002140:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002144:	e020      	b.n	8002188 <HAL_ADC_Init+0x32c>
 8002146:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800214a:	e01d      	b.n	8002188 <HAL_ADC_Init+0x32c>
 800214c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002150:	e01a      	b.n	8002188 <HAL_ADC_Init+0x32c>
 8002152:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002156:	e017      	b.n	8002188 <HAL_ADC_Init+0x32c>
 8002158:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800215c:	e014      	b.n	8002188 <HAL_ADC_Init+0x32c>
 800215e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002162:	e011      	b.n	8002188 <HAL_ADC_Init+0x32c>
 8002164:	20000000 	.word	0x20000000
 8002168:	431bde83 	.word	0x431bde83
 800216c:	50000100 	.word	0x50000100
 8002170:	50000300 	.word	0x50000300
 8002174:	50000700 	.word	0x50000700
 8002178:	50000400 	.word	0x50000400
 800217c:	50000500 	.word	0x50000500
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002184:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800218c:	4313      	orrs	r3, r2
 800218e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002190:	4313      	orrs	r3, r2
 8002192:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f003 030c 	and.w	r3, r3, #12
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d114      	bne.n	80021cc <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	6812      	ldr	r2, [r2, #0]
 80021ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80021b0:	f023 0302 	bic.w	r3, r3, #2
 80021b4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	7e1b      	ldrb	r3, [r3, #24]
 80021ba:	039a      	lsls	r2, r3, #14
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	4313      	orrs	r3, r2
 80021c6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80021c8:	4313      	orrs	r3, r2
 80021ca:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	68da      	ldr	r2, [r3, #12]
 80021d2:	4b1e      	ldr	r3, [pc, #120]	; (800224c <HAL_ADC_Init+0x3f0>)
 80021d4:	4013      	ands	r3, r2
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	6812      	ldr	r2, [r2, #0]
 80021da:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80021dc:	430b      	orrs	r3, r1
 80021de:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	691b      	ldr	r3, [r3, #16]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d10c      	bne.n	8002202 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ee:	f023 010f 	bic.w	r1, r3, #15
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	1e5a      	subs	r2, r3, #1
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	430a      	orrs	r2, r1
 80021fe:	631a      	str	r2, [r3, #48]	; 0x30
 8002200:	e007      	b.n	8002212 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f022 020f 	bic.w	r2, r2, #15
 8002210:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221c:	f023 0303 	bic.w	r3, r3, #3
 8002220:	f043 0201 	orr.w	r2, r3, #1
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	641a      	str	r2, [r3, #64]	; 0x40
 8002228:	e00a      	b.n	8002240 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222e:	f023 0312 	bic.w	r3, r3, #18
 8002232:	f043 0210 	orr.w	r2, r3, #16
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800223a:	2301      	movs	r3, #1
 800223c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002240:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002244:	4618      	mov	r0, r3
 8002246:	3768      	adds	r7, #104	; 0x68
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	fff0c007 	.word	0xfff0c007

08002250 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002258:	2300      	movs	r3, #0
 800225a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f003 0304 	and.w	r3, r3, #4
 8002266:	2b00      	cmp	r3, #0
 8002268:	f040 8123 	bne.w	80024b2 <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002272:	2b01      	cmp	r3, #1
 8002274:	d101      	bne.n	800227a <HAL_ADC_Start_IT+0x2a>
 8002276:	2302      	movs	r3, #2
 8002278:	e11e      	b.n	80024b8 <HAL_ADC_Start_IT+0x268>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2201      	movs	r2, #1
 800227e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f000 ff52 	bl	800312c <ADC_Enable>
 8002288:	4603      	mov	r3, r0
 800228a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800228c:	7bfb      	ldrb	r3, [r7, #15]
 800228e:	2b00      	cmp	r3, #0
 8002290:	f040 810a 	bne.w	80024a8 <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002298:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800229c:	f023 0301 	bic.w	r3, r3, #1
 80022a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022b0:	d004      	beq.n	80022bc <HAL_ADC_Start_IT+0x6c>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a82      	ldr	r2, [pc, #520]	; (80024c0 <HAL_ADC_Start_IT+0x270>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d106      	bne.n	80022ca <HAL_ADC_Start_IT+0x7a>
 80022bc:	4b81      	ldr	r3, [pc, #516]	; (80024c4 <HAL_ADC_Start_IT+0x274>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f003 031f 	and.w	r3, r3, #31
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d010      	beq.n	80022ea <HAL_ADC_Start_IT+0x9a>
 80022c8:	e005      	b.n	80022d6 <HAL_ADC_Start_IT+0x86>
 80022ca:	4b7f      	ldr	r3, [pc, #508]	; (80024c8 <HAL_ADC_Start_IT+0x278>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	f003 031f 	and.w	r3, r3, #31
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d009      	beq.n	80022ea <HAL_ADC_Start_IT+0x9a>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022de:	d004      	beq.n	80022ea <HAL_ADC_Start_IT+0x9a>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a79      	ldr	r2, [pc, #484]	; (80024cc <HAL_ADC_Start_IT+0x27c>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d115      	bne.n	8002316 <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d036      	beq.n	8002372 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002308:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800230c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002314:	e02d      	b.n	8002372 <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800232a:	d004      	beq.n	8002336 <HAL_ADC_Start_IT+0xe6>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a63      	ldr	r2, [pc, #396]	; (80024c0 <HAL_ADC_Start_IT+0x270>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d10a      	bne.n	800234c <HAL_ADC_Start_IT+0xfc>
 8002336:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002340:	2b00      	cmp	r3, #0
 8002342:	bf14      	ite	ne
 8002344:	2301      	movne	r3, #1
 8002346:	2300      	moveq	r3, #0
 8002348:	b2db      	uxtb	r3, r3
 800234a:	e008      	b.n	800235e <HAL_ADC_Start_IT+0x10e>
 800234c:	4b5f      	ldr	r3, [pc, #380]	; (80024cc <HAL_ADC_Start_IT+0x27c>)
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002354:	2b00      	cmp	r3, #0
 8002356:	bf14      	ite	ne
 8002358:	2301      	movne	r3, #1
 800235a:	2300      	moveq	r3, #0
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b00      	cmp	r3, #0
 8002360:	d007      	beq.n	8002372 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002366:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800236a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800237a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800237e:	d106      	bne.n	800238e <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002384:	f023 0206 	bic.w	r2, r3, #6
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	645a      	str	r2, [r3, #68]	; 0x44
 800238c:	e002      	b.n	8002394 <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	221c      	movs	r2, #28
 80023a2:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	2b08      	cmp	r3, #8
 80023aa:	d110      	bne.n	80023ce <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f022 0204 	bic.w	r2, r2, #4
 80023ba:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f042 0208 	orr.w	r2, r2, #8
 80023ca:	605a      	str	r2, [r3, #4]
          break;
 80023cc:	e008      	b.n	80023e0 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	685a      	ldr	r2, [r3, #4]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f042 020c 	orr.w	r2, r2, #12
 80023dc:	605a      	str	r2, [r3, #4]
          break;
 80023de:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d107      	bne.n	80023f8 <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	685a      	ldr	r2, [r3, #4]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 0210 	bic.w	r2, r2, #16
 80023f6:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002400:	d004      	beq.n	800240c <HAL_ADC_Start_IT+0x1bc>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a2e      	ldr	r2, [pc, #184]	; (80024c0 <HAL_ADC_Start_IT+0x270>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d106      	bne.n	800241a <HAL_ADC_Start_IT+0x1ca>
 800240c:	4b2d      	ldr	r3, [pc, #180]	; (80024c4 <HAL_ADC_Start_IT+0x274>)
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f003 031f 	and.w	r3, r3, #31
 8002414:	2b00      	cmp	r3, #0
 8002416:	d03e      	beq.n	8002496 <HAL_ADC_Start_IT+0x246>
 8002418:	e005      	b.n	8002426 <HAL_ADC_Start_IT+0x1d6>
 800241a:	4b2b      	ldr	r3, [pc, #172]	; (80024c8 <HAL_ADC_Start_IT+0x278>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f003 031f 	and.w	r3, r3, #31
 8002422:	2b00      	cmp	r3, #0
 8002424:	d037      	beq.n	8002496 <HAL_ADC_Start_IT+0x246>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800242e:	d004      	beq.n	800243a <HAL_ADC_Start_IT+0x1ea>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a22      	ldr	r2, [pc, #136]	; (80024c0 <HAL_ADC_Start_IT+0x270>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d106      	bne.n	8002448 <HAL_ADC_Start_IT+0x1f8>
 800243a:	4b22      	ldr	r3, [pc, #136]	; (80024c4 <HAL_ADC_Start_IT+0x274>)
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f003 031f 	and.w	r3, r3, #31
 8002442:	2b05      	cmp	r3, #5
 8002444:	d027      	beq.n	8002496 <HAL_ADC_Start_IT+0x246>
 8002446:	e005      	b.n	8002454 <HAL_ADC_Start_IT+0x204>
 8002448:	4b1f      	ldr	r3, [pc, #124]	; (80024c8 <HAL_ADC_Start_IT+0x278>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f003 031f 	and.w	r3, r3, #31
 8002450:	2b05      	cmp	r3, #5
 8002452:	d020      	beq.n	8002496 <HAL_ADC_Start_IT+0x246>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800245c:	d004      	beq.n	8002468 <HAL_ADC_Start_IT+0x218>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a17      	ldr	r2, [pc, #92]	; (80024c0 <HAL_ADC_Start_IT+0x270>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d106      	bne.n	8002476 <HAL_ADC_Start_IT+0x226>
 8002468:	4b16      	ldr	r3, [pc, #88]	; (80024c4 <HAL_ADC_Start_IT+0x274>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f003 031f 	and.w	r3, r3, #31
 8002470:	2b09      	cmp	r3, #9
 8002472:	d010      	beq.n	8002496 <HAL_ADC_Start_IT+0x246>
 8002474:	e005      	b.n	8002482 <HAL_ADC_Start_IT+0x232>
 8002476:	4b14      	ldr	r3, [pc, #80]	; (80024c8 <HAL_ADC_Start_IT+0x278>)
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	f003 031f 	and.w	r3, r3, #31
 800247e:	2b09      	cmp	r3, #9
 8002480:	d009      	beq.n	8002496 <HAL_ADC_Start_IT+0x246>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800248a:	d004      	beq.n	8002496 <HAL_ADC_Start_IT+0x246>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a0e      	ldr	r2, [pc, #56]	; (80024cc <HAL_ADC_Start_IT+0x27c>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d10f      	bne.n	80024b6 <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	689a      	ldr	r2, [r3, #8]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f042 0204 	orr.w	r2, r2, #4
 80024a4:	609a      	str	r2, [r3, #8]
 80024a6:	e006      	b.n	80024b6 <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80024b0:	e001      	b.n	80024b6 <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80024b2:	2302      	movs	r3, #2
 80024b4:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80024b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	50000100 	.word	0x50000100
 80024c4:	50000300 	.word	0x50000300
 80024c8:	50000700 	.word	0x50000700
 80024cc:	50000400 	.word	0x50000400

080024d0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80024de:	4618      	mov	r0, r3
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
	...

080024ec <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b086      	sub	sp, #24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80024f8:	2300      	movs	r3, #0
 80024fa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 80024fc:	2300      	movs	r3, #0
 80024fe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0304 	and.w	r3, r3, #4
 800250a:	2b04      	cmp	r3, #4
 800250c:	d106      	bne.n	800251c <HAL_ADC_IRQHandler+0x30>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f003 0304 	and.w	r3, r3, #4
 8002518:	2b04      	cmp	r3, #4
 800251a:	d00f      	beq.n	800253c <HAL_ADC_IRQHandler+0x50>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002526:	2b08      	cmp	r3, #8
 8002528:	f040 80c0 	bne.w	80026ac <HAL_ADC_IRQHandler+0x1c0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 0308 	and.w	r3, r3, #8
 8002536:	2b08      	cmp	r3, #8
 8002538:	f040 80b8 	bne.w	80026ac <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002540:	f003 0310 	and.w	r3, r3, #16
 8002544:	2b00      	cmp	r3, #0
 8002546:	d105      	bne.n	8002554 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800255c:	d004      	beq.n	8002568 <HAL_ADC_IRQHandler+0x7c>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a95      	ldr	r2, [pc, #596]	; (80027b8 <HAL_ADC_IRQHandler+0x2cc>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d106      	bne.n	8002576 <HAL_ADC_IRQHandler+0x8a>
 8002568:	4b94      	ldr	r3, [pc, #592]	; (80027bc <HAL_ADC_IRQHandler+0x2d0>)
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f003 031f 	and.w	r3, r3, #31
 8002570:	2b00      	cmp	r3, #0
 8002572:	d03e      	beq.n	80025f2 <HAL_ADC_IRQHandler+0x106>
 8002574:	e005      	b.n	8002582 <HAL_ADC_IRQHandler+0x96>
 8002576:	4b92      	ldr	r3, [pc, #584]	; (80027c0 <HAL_ADC_IRQHandler+0x2d4>)
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 031f 	and.w	r3, r3, #31
 800257e:	2b00      	cmp	r3, #0
 8002580:	d037      	beq.n	80025f2 <HAL_ADC_IRQHandler+0x106>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800258a:	d004      	beq.n	8002596 <HAL_ADC_IRQHandler+0xaa>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a89      	ldr	r2, [pc, #548]	; (80027b8 <HAL_ADC_IRQHandler+0x2cc>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d106      	bne.n	80025a4 <HAL_ADC_IRQHandler+0xb8>
 8002596:	4b89      	ldr	r3, [pc, #548]	; (80027bc <HAL_ADC_IRQHandler+0x2d0>)
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	f003 031f 	and.w	r3, r3, #31
 800259e:	2b05      	cmp	r3, #5
 80025a0:	d027      	beq.n	80025f2 <HAL_ADC_IRQHandler+0x106>
 80025a2:	e005      	b.n	80025b0 <HAL_ADC_IRQHandler+0xc4>
 80025a4:	4b86      	ldr	r3, [pc, #536]	; (80027c0 <HAL_ADC_IRQHandler+0x2d4>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f003 031f 	and.w	r3, r3, #31
 80025ac:	2b05      	cmp	r3, #5
 80025ae:	d020      	beq.n	80025f2 <HAL_ADC_IRQHandler+0x106>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025b8:	d004      	beq.n	80025c4 <HAL_ADC_IRQHandler+0xd8>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a7e      	ldr	r2, [pc, #504]	; (80027b8 <HAL_ADC_IRQHandler+0x2cc>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d106      	bne.n	80025d2 <HAL_ADC_IRQHandler+0xe6>
 80025c4:	4b7d      	ldr	r3, [pc, #500]	; (80027bc <HAL_ADC_IRQHandler+0x2d0>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f003 031f 	and.w	r3, r3, #31
 80025cc:	2b09      	cmp	r3, #9
 80025ce:	d010      	beq.n	80025f2 <HAL_ADC_IRQHandler+0x106>
 80025d0:	e005      	b.n	80025de <HAL_ADC_IRQHandler+0xf2>
 80025d2:	4b7b      	ldr	r3, [pc, #492]	; (80027c0 <HAL_ADC_IRQHandler+0x2d4>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f003 031f 	and.w	r3, r3, #31
 80025da:	2b09      	cmp	r3, #9
 80025dc:	d009      	beq.n	80025f2 <HAL_ADC_IRQHandler+0x106>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025e6:	d004      	beq.n	80025f2 <HAL_ADC_IRQHandler+0x106>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a75      	ldr	r2, [pc, #468]	; (80027c4 <HAL_ADC_IRQHandler+0x2d8>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d104      	bne.n	80025fc <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	613b      	str	r3, [r7, #16]
 80025fa:	e00f      	b.n	800261c <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002604:	d004      	beq.n	8002610 <HAL_ADC_IRQHandler+0x124>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a6b      	ldr	r2, [pc, #428]	; (80027b8 <HAL_ADC_IRQHandler+0x2cc>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d102      	bne.n	8002616 <HAL_ADC_IRQHandler+0x12a>
 8002610:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002614:	e000      	b.n	8002618 <HAL_ADC_IRQHandler+0x12c>
 8002616:	4b6b      	ldr	r3, [pc, #428]	; (80027c4 <HAL_ADC_IRQHandler+0x2d8>)
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002626:	2b00      	cmp	r3, #0
 8002628:	d139      	bne.n	800269e <HAL_ADC_IRQHandler+0x1b2>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002630:	2b00      	cmp	r3, #0
 8002632:	d134      	bne.n	800269e <HAL_ADC_IRQHandler+0x1b2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0308 	and.w	r3, r3, #8
 800263e:	2b08      	cmp	r3, #8
 8002640:	d12d      	bne.n	800269e <HAL_ADC_IRQHandler+0x1b2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f003 0304 	and.w	r3, r3, #4
 800264c:	2b00      	cmp	r3, #0
 800264e:	d11a      	bne.n	8002686 <HAL_ADC_IRQHandler+0x19a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 020c 	bic.w	r2, r2, #12
 800265e:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002664:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002670:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d112      	bne.n	800269e <HAL_ADC_IRQHandler+0x1b2>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267c:	f043 0201 	orr.w	r2, r3, #1
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	641a      	str	r2, [r3, #64]	; 0x40
 8002684:	e00b      	b.n	800269e <HAL_ADC_IRQHandler+0x1b2>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	f043 0210 	orr.w	r2, r3, #16
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002696:	f043 0201 	orr.w	r2, r3, #1
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f7fe fdf4 	bl	800128c <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	220c      	movs	r2, #12
 80026aa:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0320 	and.w	r3, r3, #32
 80026b6:	2b20      	cmp	r3, #32
 80026b8:	d106      	bne.n	80026c8 <HAL_ADC_IRQHandler+0x1dc>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 0320 	and.w	r3, r3, #32
 80026c4:	2b20      	cmp	r3, #32
 80026c6:	d00f      	beq.n	80026e8 <HAL_ADC_IRQHandler+0x1fc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 80026d2:	2b40      	cmp	r3, #64	; 0x40
 80026d4:	f040 813c 	bne.w	8002950 <HAL_ADC_IRQHandler+0x464>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026e2:	2b40      	cmp	r3, #64	; 0x40
 80026e4:	f040 8134 	bne.w	8002950 <HAL_ADC_IRQHandler+0x464>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ec:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026fc:	d004      	beq.n	8002708 <HAL_ADC_IRQHandler+0x21c>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a2d      	ldr	r2, [pc, #180]	; (80027b8 <HAL_ADC_IRQHandler+0x2cc>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d106      	bne.n	8002716 <HAL_ADC_IRQHandler+0x22a>
 8002708:	4b2c      	ldr	r3, [pc, #176]	; (80027bc <HAL_ADC_IRQHandler+0x2d0>)
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f003 031f 	and.w	r3, r3, #31
 8002710:	2b00      	cmp	r3, #0
 8002712:	d03e      	beq.n	8002792 <HAL_ADC_IRQHandler+0x2a6>
 8002714:	e005      	b.n	8002722 <HAL_ADC_IRQHandler+0x236>
 8002716:	4b2a      	ldr	r3, [pc, #168]	; (80027c0 <HAL_ADC_IRQHandler+0x2d4>)
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f003 031f 	and.w	r3, r3, #31
 800271e:	2b00      	cmp	r3, #0
 8002720:	d037      	beq.n	8002792 <HAL_ADC_IRQHandler+0x2a6>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800272a:	d004      	beq.n	8002736 <HAL_ADC_IRQHandler+0x24a>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a21      	ldr	r2, [pc, #132]	; (80027b8 <HAL_ADC_IRQHandler+0x2cc>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d106      	bne.n	8002744 <HAL_ADC_IRQHandler+0x258>
 8002736:	4b21      	ldr	r3, [pc, #132]	; (80027bc <HAL_ADC_IRQHandler+0x2d0>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f003 031f 	and.w	r3, r3, #31
 800273e:	2b05      	cmp	r3, #5
 8002740:	d027      	beq.n	8002792 <HAL_ADC_IRQHandler+0x2a6>
 8002742:	e005      	b.n	8002750 <HAL_ADC_IRQHandler+0x264>
 8002744:	4b1e      	ldr	r3, [pc, #120]	; (80027c0 <HAL_ADC_IRQHandler+0x2d4>)
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f003 031f 	and.w	r3, r3, #31
 800274c:	2b05      	cmp	r3, #5
 800274e:	d020      	beq.n	8002792 <HAL_ADC_IRQHandler+0x2a6>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002758:	d004      	beq.n	8002764 <HAL_ADC_IRQHandler+0x278>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a16      	ldr	r2, [pc, #88]	; (80027b8 <HAL_ADC_IRQHandler+0x2cc>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d106      	bne.n	8002772 <HAL_ADC_IRQHandler+0x286>
 8002764:	4b15      	ldr	r3, [pc, #84]	; (80027bc <HAL_ADC_IRQHandler+0x2d0>)
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 031f 	and.w	r3, r3, #31
 800276c:	2b09      	cmp	r3, #9
 800276e:	d010      	beq.n	8002792 <HAL_ADC_IRQHandler+0x2a6>
 8002770:	e005      	b.n	800277e <HAL_ADC_IRQHandler+0x292>
 8002772:	4b13      	ldr	r3, [pc, #76]	; (80027c0 <HAL_ADC_IRQHandler+0x2d4>)
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f003 031f 	and.w	r3, r3, #31
 800277a:	2b09      	cmp	r3, #9
 800277c:	d009      	beq.n	8002792 <HAL_ADC_IRQHandler+0x2a6>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002786:	d004      	beq.n	8002792 <HAL_ADC_IRQHandler+0x2a6>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a0d      	ldr	r2, [pc, #52]	; (80027c4 <HAL_ADC_IRQHandler+0x2d8>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d104      	bne.n	800279c <HAL_ADC_IRQHandler+0x2b0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	613b      	str	r3, [r7, #16]
 800279a:	e018      	b.n	80027ce <HAL_ADC_IRQHandler+0x2e2>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027a4:	d004      	beq.n	80027b0 <HAL_ADC_IRQHandler+0x2c4>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a03      	ldr	r2, [pc, #12]	; (80027b8 <HAL_ADC_IRQHandler+0x2cc>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d10b      	bne.n	80027c8 <HAL_ADC_IRQHandler+0x2dc>
 80027b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80027b4:	e009      	b.n	80027ca <HAL_ADC_IRQHandler+0x2de>
 80027b6:	bf00      	nop
 80027b8:	50000100 	.word	0x50000100
 80027bc:	50000300 	.word	0x50000300
 80027c0:	50000700 	.word	0x50000700
 80027c4:	50000400 	.word	0x50000400
 80027c8:	4b9d      	ldr	r3, [pc, #628]	; (8002a40 <HAL_ADC_IRQHandler+0x554>)
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027d4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	f040 80b2 	bne.w	8002942 <HAL_ADC_IRQHandler+0x456>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d00d      	beq.n	8002804 <HAL_ADC_IRQHandler+0x318>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f040 80a5 	bne.w	8002942 <HAL_ADC_IRQHandler+0x456>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80027fe:	2b00      	cmp	r3, #0
 8002800:	f040 809f 	bne.w	8002942 <HAL_ADC_IRQHandler+0x456>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800280e:	2b40      	cmp	r3, #64	; 0x40
 8002810:	f040 8097 	bne.w	8002942 <HAL_ADC_IRQHandler+0x456>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800281c:	d004      	beq.n	8002828 <HAL_ADC_IRQHandler+0x33c>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a88      	ldr	r2, [pc, #544]	; (8002a44 <HAL_ADC_IRQHandler+0x558>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d106      	bne.n	8002836 <HAL_ADC_IRQHandler+0x34a>
 8002828:	4b87      	ldr	r3, [pc, #540]	; (8002a48 <HAL_ADC_IRQHandler+0x55c>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f003 031f 	and.w	r3, r3, #31
 8002830:	2b00      	cmp	r3, #0
 8002832:	d03e      	beq.n	80028b2 <HAL_ADC_IRQHandler+0x3c6>
 8002834:	e005      	b.n	8002842 <HAL_ADC_IRQHandler+0x356>
 8002836:	4b85      	ldr	r3, [pc, #532]	; (8002a4c <HAL_ADC_IRQHandler+0x560>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 031f 	and.w	r3, r3, #31
 800283e:	2b00      	cmp	r3, #0
 8002840:	d037      	beq.n	80028b2 <HAL_ADC_IRQHandler+0x3c6>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800284a:	d004      	beq.n	8002856 <HAL_ADC_IRQHandler+0x36a>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a7c      	ldr	r2, [pc, #496]	; (8002a44 <HAL_ADC_IRQHandler+0x558>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d106      	bne.n	8002864 <HAL_ADC_IRQHandler+0x378>
 8002856:	4b7c      	ldr	r3, [pc, #496]	; (8002a48 <HAL_ADC_IRQHandler+0x55c>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 031f 	and.w	r3, r3, #31
 800285e:	2b06      	cmp	r3, #6
 8002860:	d027      	beq.n	80028b2 <HAL_ADC_IRQHandler+0x3c6>
 8002862:	e005      	b.n	8002870 <HAL_ADC_IRQHandler+0x384>
 8002864:	4b79      	ldr	r3, [pc, #484]	; (8002a4c <HAL_ADC_IRQHandler+0x560>)
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f003 031f 	and.w	r3, r3, #31
 800286c:	2b06      	cmp	r3, #6
 800286e:	d020      	beq.n	80028b2 <HAL_ADC_IRQHandler+0x3c6>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002878:	d004      	beq.n	8002884 <HAL_ADC_IRQHandler+0x398>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a71      	ldr	r2, [pc, #452]	; (8002a44 <HAL_ADC_IRQHandler+0x558>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d106      	bne.n	8002892 <HAL_ADC_IRQHandler+0x3a6>
 8002884:	4b70      	ldr	r3, [pc, #448]	; (8002a48 <HAL_ADC_IRQHandler+0x55c>)
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f003 031f 	and.w	r3, r3, #31
 800288c:	2b07      	cmp	r3, #7
 800288e:	d010      	beq.n	80028b2 <HAL_ADC_IRQHandler+0x3c6>
 8002890:	e005      	b.n	800289e <HAL_ADC_IRQHandler+0x3b2>
 8002892:	4b6e      	ldr	r3, [pc, #440]	; (8002a4c <HAL_ADC_IRQHandler+0x560>)
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	2b07      	cmp	r3, #7
 800289c:	d009      	beq.n	80028b2 <HAL_ADC_IRQHandler+0x3c6>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028a6:	d004      	beq.n	80028b2 <HAL_ADC_IRQHandler+0x3c6>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a64      	ldr	r2, [pc, #400]	; (8002a40 <HAL_ADC_IRQHandler+0x554>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d104      	bne.n	80028bc <HAL_ADC_IRQHandler+0x3d0>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	e00f      	b.n	80028dc <HAL_ADC_IRQHandler+0x3f0>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028c4:	d004      	beq.n	80028d0 <HAL_ADC_IRQHandler+0x3e4>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a5e      	ldr	r2, [pc, #376]	; (8002a44 <HAL_ADC_IRQHandler+0x558>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d102      	bne.n	80028d6 <HAL_ADC_IRQHandler+0x3ea>
 80028d0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80028d4:	e000      	b.n	80028d8 <HAL_ADC_IRQHandler+0x3ec>
 80028d6:	4b5a      	ldr	r3, [pc, #360]	; (8002a40 <HAL_ADC_IRQHandler+0x554>)
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	60fb      	str	r3, [r7, #12]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d12d      	bne.n	8002942 <HAL_ADC_IRQHandler+0x456>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f003 0308 	and.w	r3, r3, #8
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d11a      	bne.n	800292a <HAL_ADC_IRQHandler+0x43e>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	685a      	ldr	r2, [r3, #4]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002902:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002908:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002914:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002918:	2b00      	cmp	r3, #0
 800291a:	d112      	bne.n	8002942 <HAL_ADC_IRQHandler+0x456>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002920:	f043 0201 	orr.w	r2, r3, #1
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	641a      	str	r2, [r3, #64]	; 0x40
 8002928:	e00b      	b.n	8002942 <HAL_ADC_IRQHandler+0x456>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	f043 0210 	orr.w	r2, r3, #16
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293a:	f043 0201 	orr.w	r2, r3, #1
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f000 f8de 	bl	8002b04 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2260      	movs	r2, #96	; 0x60
 800294e:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800295a:	2b80      	cmp	r3, #128	; 0x80
 800295c:	d113      	bne.n	8002986 <HAL_ADC_IRQHandler+0x49a>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002968:	2b80      	cmp	r3, #128	; 0x80
 800296a:	d10c      	bne.n	8002986 <HAL_ADC_IRQHandler+0x49a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002970:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7ff fa5b 	bl	8001e34 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2280      	movs	r2, #128	; 0x80
 8002984:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002990:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002994:	d115      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x4d6>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029a4:	d10d      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x4d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029aa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 f8ba 	bl	8002b2c <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029c0:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029d0:	d115      	bne.n	80029fe <HAL_ADC_IRQHandler+0x512>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029e0:	d10d      	bne.n	80029fe <HAL_ADC_IRQHandler+0x512>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f8a6 	bl	8002b40 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029fc:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0310 	and.w	r3, r3, #16
 8002a08:	2b10      	cmp	r3, #16
 8002a0a:	d151      	bne.n	8002ab0 <HAL_ADC_IRQHandler+0x5c4>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f003 0310 	and.w	r3, r3, #16
 8002a16:	2b10      	cmp	r3, #16
 8002a18:	d14a      	bne.n	8002ab0 <HAL_ADC_IRQHandler+0x5c4>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d102      	bne.n	8002a28 <HAL_ADC_IRQHandler+0x53c>
    {
      overrun_error = 1U;
 8002a22:	2301      	movs	r3, #1
 8002a24:	617b      	str	r3, [r7, #20]
 8002a26:	e02d      	b.n	8002a84 <HAL_ADC_IRQHandler+0x598>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a30:	d004      	beq.n	8002a3c <HAL_ADC_IRQHandler+0x550>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a03      	ldr	r2, [pc, #12]	; (8002a44 <HAL_ADC_IRQHandler+0x558>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d109      	bne.n	8002a50 <HAL_ADC_IRQHandler+0x564>
 8002a3c:	4b02      	ldr	r3, [pc, #8]	; (8002a48 <HAL_ADC_IRQHandler+0x55c>)
 8002a3e:	e008      	b.n	8002a52 <HAL_ADC_IRQHandler+0x566>
 8002a40:	50000400 	.word	0x50000400
 8002a44:	50000100 	.word	0x50000100
 8002a48:	50000300 	.word	0x50000300
 8002a4c:	50000700 	.word	0x50000700
 8002a50:	4b2b      	ldr	r3, [pc, #172]	; (8002b00 <HAL_ADC_IRQHandler+0x614>)
 8002a52:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f003 031f 	and.w	r3, r3, #31
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d109      	bne.n	8002a74 <HAL_ADC_IRQHandler+0x588>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d10a      	bne.n	8002a84 <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8002a6e:	2301      	movs	r3, #1
 8002a70:	617b      	str	r3, [r7, #20]
 8002a72:	e007      	b.n	8002a84 <HAL_ADC_IRQHandler+0x598>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8002a80:	2301      	movs	r3, #1
 8002a82:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d10e      	bne.n	8002aa8 <HAL_ADC_IRQHandler+0x5bc>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9a:	f043 0202 	orr.w	r2, r3, #2
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f7ff f9d0 	bl	8001e48 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2210      	movs	r2, #16
 8002aae:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002abe:	d11b      	bne.n	8002af8 <HAL_ADC_IRQHandler+0x60c>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ace:	d113      	bne.n	8002af8 <HAL_ADC_IRQHandler+0x60c>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad4:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae0:	f043 0208 	orr.w	r2, r3, #8
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002af0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 f810 	bl	8002b18 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8002af8:	bf00      	nop
 8002afa:	3718      	adds	r7, #24
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	50000700 	.word	0x50000700

08002b04 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8002b34:	bf00      	nop
 8002b36:	370c      	adds	r7, #12
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b09b      	sub	sp, #108	; 0x6c
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002b64:	2300      	movs	r3, #0
 8002b66:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d101      	bne.n	8002b76 <HAL_ADC_ConfigChannel+0x22>
 8002b72:	2302      	movs	r3, #2
 8002b74:	e2cb      	b.n	800310e <HAL_ADC_ConfigChannel+0x5ba>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f003 0304 	and.w	r3, r3, #4
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	f040 82af 	bne.w	80030ec <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	2b04      	cmp	r3, #4
 8002b94:	d81c      	bhi.n	8002bd0 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	4413      	add	r3, r2
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	461a      	mov	r2, r3
 8002baa:	231f      	movs	r3, #31
 8002bac:	4093      	lsls	r3, r2
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	4019      	ands	r1, r3
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	6818      	ldr	r0, [r3, #0]
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	685a      	ldr	r2, [r3, #4]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	4413      	add	r3, r2
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	fa00 f203 	lsl.w	r2, r0, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	631a      	str	r2, [r3, #48]	; 0x30
 8002bce:	e063      	b.n	8002c98 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	2b09      	cmp	r3, #9
 8002bd6:	d81e      	bhi.n	8002c16 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685a      	ldr	r2, [r3, #4]
 8002be2:	4613      	mov	r3, r2
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	4413      	add	r3, r2
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	3b1e      	subs	r3, #30
 8002bec:	221f      	movs	r2, #31
 8002bee:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	4019      	ands	r1, r3
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	6818      	ldr	r0, [r3, #0]
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	685a      	ldr	r2, [r3, #4]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	4413      	add	r3, r2
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	3b1e      	subs	r3, #30
 8002c08:	fa00 f203 	lsl.w	r2, r0, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	635a      	str	r2, [r3, #52]	; 0x34
 8002c14:	e040      	b.n	8002c98 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b0e      	cmp	r3, #14
 8002c1c:	d81e      	bhi.n	8002c5c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	4413      	add	r3, r2
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	3b3c      	subs	r3, #60	; 0x3c
 8002c32:	221f      	movs	r2, #31
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	4019      	ands	r1, r3
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	6818      	ldr	r0, [r3, #0]
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685a      	ldr	r2, [r3, #4]
 8002c44:	4613      	mov	r3, r2
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	4413      	add	r3, r2
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	3b3c      	subs	r3, #60	; 0x3c
 8002c4e:	fa00 f203 	lsl.w	r2, r0, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	430a      	orrs	r2, r1
 8002c58:	639a      	str	r2, [r3, #56]	; 0x38
 8002c5a:	e01d      	b.n	8002c98 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685a      	ldr	r2, [r3, #4]
 8002c66:	4613      	mov	r3, r2
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	4413      	add	r3, r2
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	3b5a      	subs	r3, #90	; 0x5a
 8002c70:	221f      	movs	r2, #31
 8002c72:	fa02 f303 	lsl.w	r3, r2, r3
 8002c76:	43db      	mvns	r3, r3
 8002c78:	4019      	ands	r1, r3
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	6818      	ldr	r0, [r3, #0]
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	4613      	mov	r3, r2
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	4413      	add	r3, r2
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	3b5a      	subs	r3, #90	; 0x5a
 8002c8c:	fa00 f203 	lsl.w	r2, r0, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f003 030c 	and.w	r3, r3, #12
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f040 80e5 	bne.w	8002e72 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2b09      	cmp	r3, #9
 8002cae:	d91c      	bls.n	8002cea <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6999      	ldr	r1, [r3, #24]
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	4413      	add	r3, r2
 8002cc0:	3b1e      	subs	r3, #30
 8002cc2:	2207      	movs	r2, #7
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	4019      	ands	r1, r3
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	6898      	ldr	r0, [r3, #8]
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	4413      	add	r3, r2
 8002cda:	3b1e      	subs	r3, #30
 8002cdc:	fa00 f203 	lsl.w	r2, r0, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	619a      	str	r2, [r3, #24]
 8002ce8:	e019      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	6959      	ldr	r1, [r3, #20]
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	4413      	add	r3, r2
 8002cfa:	2207      	movs	r2, #7
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	43db      	mvns	r3, r3
 8002d02:	4019      	ands	r1, r3
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	6898      	ldr	r0, [r3, #8]
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	4413      	add	r3, r2
 8002d12:	fa00 f203 	lsl.w	r2, r0, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	695a      	ldr	r2, [r3, #20]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	08db      	lsrs	r3, r3, #3
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	2b03      	cmp	r3, #3
 8002d3e:	d84f      	bhi.n	8002de0 <HAL_ADC_ConfigChannel+0x28c>
 8002d40:	a201      	add	r2, pc, #4	; (adr r2, 8002d48 <HAL_ADC_ConfigChannel+0x1f4>)
 8002d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d46:	bf00      	nop
 8002d48:	08002d59 	.word	0x08002d59
 8002d4c:	08002d7b 	.word	0x08002d7b
 8002d50:	08002d9d 	.word	0x08002d9d
 8002d54:	08002dbf 	.word	0x08002dbf
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d5e:	4b9f      	ldr	r3, [pc, #636]	; (8002fdc <HAL_ADC_ConfigChannel+0x488>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	6812      	ldr	r2, [r2, #0]
 8002d66:	0691      	lsls	r1, r2, #26
 8002d68:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d76:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002d78:	e07e      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002d80:	4b96      	ldr	r3, [pc, #600]	; (8002fdc <HAL_ADC_ConfigChannel+0x488>)
 8002d82:	4013      	ands	r3, r2
 8002d84:	683a      	ldr	r2, [r7, #0]
 8002d86:	6812      	ldr	r2, [r2, #0]
 8002d88:	0691      	lsls	r1, r2, #26
 8002d8a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	431a      	orrs	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d98:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002d9a:	e06d      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002da2:	4b8e      	ldr	r3, [pc, #568]	; (8002fdc <HAL_ADC_ConfigChannel+0x488>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	683a      	ldr	r2, [r7, #0]
 8002da8:	6812      	ldr	r2, [r2, #0]
 8002daa:	0691      	lsls	r1, r2, #26
 8002dac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002dae:	430a      	orrs	r2, r1
 8002db0:	431a      	orrs	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002dba:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002dbc:	e05c      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002dc4:	4b85      	ldr	r3, [pc, #532]	; (8002fdc <HAL_ADC_ConfigChannel+0x488>)
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	6812      	ldr	r2, [r2, #0]
 8002dcc:	0691      	lsls	r1, r2, #26
 8002dce:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	431a      	orrs	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ddc:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002dde:	e04b      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002de6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	069b      	lsls	r3, r3, #26
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d107      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002e02:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e0a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	069b      	lsls	r3, r3, #26
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d107      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002e26:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e2e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	069b      	lsls	r3, r3, #26
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d107      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002e4a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e52:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	069b      	lsls	r3, r3, #26
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d10a      	bne.n	8002e76 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002e6e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002e70:	e001      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002e72:	bf00      	nop
 8002e74:	e000      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002e76:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d108      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x344>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0301 	and.w	r3, r3, #1
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d101      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x344>
 8002e94:	2301      	movs	r3, #1
 8002e96:	e000      	b.n	8002e9a <HAL_ADC_ConfigChannel+0x346>
 8002e98:	2300      	movs	r3, #0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f040 8131 	bne.w	8003102 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d00f      	beq.n	8002ec8 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	43da      	mvns	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	400a      	ands	r2, r1
 8002ec2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002ec6:	e049      	b.n	8002f5c <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	409a      	lsls	r2, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	430a      	orrs	r2, r1
 8002ede:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2b09      	cmp	r3, #9
 8002ee8:	d91c      	bls.n	8002f24 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6999      	ldr	r1, [r3, #24]
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	4413      	add	r3, r2
 8002efa:	3b1b      	subs	r3, #27
 8002efc:	2207      	movs	r2, #7
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	43db      	mvns	r3, r3
 8002f04:	4019      	ands	r1, r3
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	6898      	ldr	r0, [r3, #8]
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	005b      	lsls	r3, r3, #1
 8002f12:	4413      	add	r3, r2
 8002f14:	3b1b      	subs	r3, #27
 8002f16:	fa00 f203 	lsl.w	r2, r0, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	619a      	str	r2, [r3, #24]
 8002f22:	e01b      	b.n	8002f5c <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6959      	ldr	r1, [r3, #20]
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	1c5a      	adds	r2, r3, #1
 8002f30:	4613      	mov	r3, r2
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	4413      	add	r3, r2
 8002f36:	2207      	movs	r2, #7
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	4019      	ands	r1, r3
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	6898      	ldr	r0, [r3, #8]
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	1c5a      	adds	r2, r3, #1
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	4413      	add	r3, r2
 8002f50:	fa00 f203 	lsl.w	r2, r0, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f64:	d004      	beq.n	8002f70 <HAL_ADC_ConfigChannel+0x41c>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a1d      	ldr	r2, [pc, #116]	; (8002fe0 <HAL_ADC_ConfigChannel+0x48c>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d101      	bne.n	8002f74 <HAL_ADC_ConfigChannel+0x420>
 8002f70:	4b1c      	ldr	r3, [pc, #112]	; (8002fe4 <HAL_ADC_ConfigChannel+0x490>)
 8002f72:	e000      	b.n	8002f76 <HAL_ADC_ConfigChannel+0x422>
 8002f74:	4b1c      	ldr	r3, [pc, #112]	; (8002fe8 <HAL_ADC_ConfigChannel+0x494>)
 8002f76:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2b10      	cmp	r3, #16
 8002f7e:	d105      	bne.n	8002f8c <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002f80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d015      	beq.n	8002fb8 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002f90:	2b11      	cmp	r3, #17
 8002f92:	d105      	bne.n	8002fa0 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002f94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00b      	beq.n	8002fb8 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002fa4:	2b12      	cmp	r3, #18
 8002fa6:	f040 80ac 	bne.w	8003102 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002faa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f040 80a5 	bne.w	8003102 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fc0:	d102      	bne.n	8002fc8 <HAL_ADC_ConfigChannel+0x474>
 8002fc2:	4b07      	ldr	r3, [pc, #28]	; (8002fe0 <HAL_ADC_ConfigChannel+0x48c>)
 8002fc4:	60fb      	str	r3, [r7, #12]
 8002fc6:	e023      	b.n	8003010 <HAL_ADC_ConfigChannel+0x4bc>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a04      	ldr	r2, [pc, #16]	; (8002fe0 <HAL_ADC_ConfigChannel+0x48c>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d10c      	bne.n	8002fec <HAL_ADC_ConfigChannel+0x498>
 8002fd2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002fd6:	60fb      	str	r3, [r7, #12]
 8002fd8:	e01a      	b.n	8003010 <HAL_ADC_ConfigChannel+0x4bc>
 8002fda:	bf00      	nop
 8002fdc:	83fff000 	.word	0x83fff000
 8002fe0:	50000100 	.word	0x50000100
 8002fe4:	50000300 	.word	0x50000300
 8002fe8:	50000700 	.word	0x50000700
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a4a      	ldr	r2, [pc, #296]	; (800311c <HAL_ADC_ConfigChannel+0x5c8>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d102      	bne.n	8002ffc <HAL_ADC_ConfigChannel+0x4a8>
 8002ff6:	4b4a      	ldr	r3, [pc, #296]	; (8003120 <HAL_ADC_ConfigChannel+0x5cc>)
 8002ff8:	60fb      	str	r3, [r7, #12]
 8002ffa:	e009      	b.n	8003010 <HAL_ADC_ConfigChannel+0x4bc>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a47      	ldr	r2, [pc, #284]	; (8003120 <HAL_ADC_ConfigChannel+0x5cc>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d102      	bne.n	800300c <HAL_ADC_ConfigChannel+0x4b8>
 8003006:	4b45      	ldr	r3, [pc, #276]	; (800311c <HAL_ADC_ConfigChannel+0x5c8>)
 8003008:	60fb      	str	r3, [r7, #12]
 800300a:	e001      	b.n	8003010 <HAL_ADC_ConfigChannel+0x4bc>
 800300c:	2300      	movs	r3, #0
 800300e:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	2b01      	cmp	r3, #1
 800301c:	d108      	bne.n	8003030 <HAL_ADC_ConfigChannel+0x4dc>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0301 	and.w	r3, r3, #1
 8003028:	2b01      	cmp	r3, #1
 800302a:	d101      	bne.n	8003030 <HAL_ADC_ConfigChannel+0x4dc>
 800302c:	2301      	movs	r3, #1
 800302e:	e000      	b.n	8003032 <HAL_ADC_ConfigChannel+0x4de>
 8003030:	2300      	movs	r3, #0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d150      	bne.n	80030d8 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003036:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003038:	2b00      	cmp	r3, #0
 800303a:	d010      	beq.n	800305e <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f003 0303 	and.w	r3, r3, #3
 8003044:	2b01      	cmp	r3, #1
 8003046:	d107      	bne.n	8003058 <HAL_ADC_ConfigChannel+0x504>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0301 	and.w	r3, r3, #1
 8003050:	2b01      	cmp	r3, #1
 8003052:	d101      	bne.n	8003058 <HAL_ADC_ConfigChannel+0x504>
 8003054:	2301      	movs	r3, #1
 8003056:	e000      	b.n	800305a <HAL_ADC_ConfigChannel+0x506>
 8003058:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800305a:	2b00      	cmp	r3, #0
 800305c:	d13c      	bne.n	80030d8 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2b10      	cmp	r3, #16
 8003064:	d11d      	bne.n	80030a2 <HAL_ADC_ConfigChannel+0x54e>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800306e:	d118      	bne.n	80030a2 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003070:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003078:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800307a:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800307c:	4b29      	ldr	r3, [pc, #164]	; (8003124 <HAL_ADC_ConfigChannel+0x5d0>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a29      	ldr	r2, [pc, #164]	; (8003128 <HAL_ADC_ConfigChannel+0x5d4>)
 8003082:	fba2 2303 	umull	r2, r3, r2, r3
 8003086:	0c9a      	lsrs	r2, r3, #18
 8003088:	4613      	mov	r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	4413      	add	r3, r2
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003092:	e002      	b.n	800309a <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	3b01      	subs	r3, #1
 8003098:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1f9      	bne.n	8003094 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80030a0:	e02e      	b.n	8003100 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2b11      	cmp	r3, #17
 80030a8:	d10b      	bne.n	80030c2 <HAL_ADC_ConfigChannel+0x56e>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030b2:	d106      	bne.n	80030c2 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80030b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80030bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030be:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80030c0:	e01e      	b.n	8003100 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2b12      	cmp	r3, #18
 80030c8:	d11a      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80030ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80030d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030d4:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80030d6:	e013      	b.n	8003100 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030dc:	f043 0220 	orr.w	r2, r3, #32
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80030ea:	e00a      	b.n	8003102 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f0:	f043 0220 	orr.w	r2, r3, #32
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80030fe:	e000      	b.n	8003102 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003100:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800310a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800310e:	4618      	mov	r0, r3
 8003110:	376c      	adds	r7, #108	; 0x6c
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	50000400 	.word	0x50000400
 8003120:	50000500 	.word	0x50000500
 8003124:	20000000 	.word	0x20000000
 8003128:	431bde83 	.word	0x431bde83

0800312c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003134:	2300      	movs	r3, #0
 8003136:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	2b01      	cmp	r3, #1
 8003144:	d108      	bne.n	8003158 <ADC_Enable+0x2c>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b01      	cmp	r3, #1
 8003152:	d101      	bne.n	8003158 <ADC_Enable+0x2c>
 8003154:	2301      	movs	r3, #1
 8003156:	e000      	b.n	800315a <ADC_Enable+0x2e>
 8003158:	2300      	movs	r3, #0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d143      	bne.n	80031e6 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689a      	ldr	r2, [r3, #8]
 8003164:	4b22      	ldr	r3, [pc, #136]	; (80031f0 <ADC_Enable+0xc4>)
 8003166:	4013      	ands	r3, r2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00d      	beq.n	8003188 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003170:	f043 0210 	orr.w	r2, r3, #16
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800317c:	f043 0201 	orr.w	r2, r3, #1
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e02f      	b.n	80031e8 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f042 0201 	orr.w	r2, r2, #1
 8003196:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003198:	f7fe fe1e 	bl	8001dd8 <HAL_GetTick>
 800319c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800319e:	e01b      	b.n	80031d8 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80031a0:	f7fe fe1a 	bl	8001dd8 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d914      	bls.n	80031d8 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0301 	and.w	r3, r3, #1
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d00d      	beq.n	80031d8 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c0:	f043 0210 	orr.w	r2, r3, #16
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031cc:	f043 0201 	orr.w	r2, r3, #1
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e007      	b.n	80031e8 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d1dc      	bne.n	80031a0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3710      	adds	r7, #16
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	8000003f 	.word	0x8000003f

080031f4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 0303 	and.w	r3, r3, #3
 800320a:	2b01      	cmp	r3, #1
 800320c:	d108      	bne.n	8003220 <ADC_Disable+0x2c>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0301 	and.w	r3, r3, #1
 8003218:	2b01      	cmp	r3, #1
 800321a:	d101      	bne.n	8003220 <ADC_Disable+0x2c>
 800321c:	2301      	movs	r3, #1
 800321e:	e000      	b.n	8003222 <ADC_Disable+0x2e>
 8003220:	2300      	movs	r3, #0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d047      	beq.n	80032b6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f003 030d 	and.w	r3, r3, #13
 8003230:	2b01      	cmp	r3, #1
 8003232:	d10f      	bne.n	8003254 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689a      	ldr	r2, [r3, #8]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f042 0202 	orr.w	r2, r2, #2
 8003242:	609a      	str	r2, [r3, #8]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2203      	movs	r2, #3
 800324a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800324c:	f7fe fdc4 	bl	8001dd8 <HAL_GetTick>
 8003250:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003252:	e029      	b.n	80032a8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003258:	f043 0210 	orr.w	r2, r3, #16
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003264:	f043 0201 	orr.w	r2, r3, #1
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e023      	b.n	80032b8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003270:	f7fe fdb2 	bl	8001dd8 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d914      	bls.n	80032a8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f003 0301 	and.w	r3, r3, #1
 8003288:	2b01      	cmp	r3, #1
 800328a:	d10d      	bne.n	80032a8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003290:	f043 0210 	orr.w	r2, r3, #16
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329c:	f043 0201 	orr.w	r2, r3, #1
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e007      	b.n	80032b8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f003 0301 	and.w	r3, r3, #1
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d0dc      	beq.n	8003270 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032d0:	4b0c      	ldr	r3, [pc, #48]	; (8003304 <__NVIC_SetPriorityGrouping+0x44>)
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032dc:	4013      	ands	r3, r2
 80032de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032f2:	4a04      	ldr	r2, [pc, #16]	; (8003304 <__NVIC_SetPriorityGrouping+0x44>)
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	60d3      	str	r3, [r2, #12]
}
 80032f8:	bf00      	nop
 80032fa:	3714      	adds	r7, #20
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	e000ed00 	.word	0xe000ed00

08003308 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800330c:	4b04      	ldr	r3, [pc, #16]	; (8003320 <__NVIC_GetPriorityGrouping+0x18>)
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	0a1b      	lsrs	r3, r3, #8
 8003312:	f003 0307 	and.w	r3, r3, #7
}
 8003316:	4618      	mov	r0, r3
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	e000ed00 	.word	0xe000ed00

08003324 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	4603      	mov	r3, r0
 800332c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800332e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003332:	2b00      	cmp	r3, #0
 8003334:	db0b      	blt.n	800334e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003336:	79fb      	ldrb	r3, [r7, #7]
 8003338:	f003 021f 	and.w	r2, r3, #31
 800333c:	4907      	ldr	r1, [pc, #28]	; (800335c <__NVIC_EnableIRQ+0x38>)
 800333e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003342:	095b      	lsrs	r3, r3, #5
 8003344:	2001      	movs	r0, #1
 8003346:	fa00 f202 	lsl.w	r2, r0, r2
 800334a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800334e:	bf00      	nop
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	e000e100 	.word	0xe000e100

08003360 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	4603      	mov	r3, r0
 8003368:	6039      	str	r1, [r7, #0]
 800336a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800336c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003370:	2b00      	cmp	r3, #0
 8003372:	db0a      	blt.n	800338a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	b2da      	uxtb	r2, r3
 8003378:	490c      	ldr	r1, [pc, #48]	; (80033ac <__NVIC_SetPriority+0x4c>)
 800337a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800337e:	0112      	lsls	r2, r2, #4
 8003380:	b2d2      	uxtb	r2, r2
 8003382:	440b      	add	r3, r1
 8003384:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003388:	e00a      	b.n	80033a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	b2da      	uxtb	r2, r3
 800338e:	4908      	ldr	r1, [pc, #32]	; (80033b0 <__NVIC_SetPriority+0x50>)
 8003390:	79fb      	ldrb	r3, [r7, #7]
 8003392:	f003 030f 	and.w	r3, r3, #15
 8003396:	3b04      	subs	r3, #4
 8003398:	0112      	lsls	r2, r2, #4
 800339a:	b2d2      	uxtb	r2, r2
 800339c:	440b      	add	r3, r1
 800339e:	761a      	strb	r2, [r3, #24]
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr
 80033ac:	e000e100 	.word	0xe000e100
 80033b0:	e000ed00 	.word	0xe000ed00

080033b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b089      	sub	sp, #36	; 0x24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	60b9      	str	r1, [r7, #8]
 80033be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f003 0307 	and.w	r3, r3, #7
 80033c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	f1c3 0307 	rsb	r3, r3, #7
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	bf28      	it	cs
 80033d2:	2304      	movcs	r3, #4
 80033d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	3304      	adds	r3, #4
 80033da:	2b06      	cmp	r3, #6
 80033dc:	d902      	bls.n	80033e4 <NVIC_EncodePriority+0x30>
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	3b03      	subs	r3, #3
 80033e2:	e000      	b.n	80033e6 <NVIC_EncodePriority+0x32>
 80033e4:	2300      	movs	r3, #0
 80033e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033e8:	f04f 32ff 	mov.w	r2, #4294967295
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	43da      	mvns	r2, r3
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	401a      	ands	r2, r3
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033fc:	f04f 31ff 	mov.w	r1, #4294967295
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	fa01 f303 	lsl.w	r3, r1, r3
 8003406:	43d9      	mvns	r1, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800340c:	4313      	orrs	r3, r2
         );
}
 800340e:	4618      	mov	r0, r3
 8003410:	3724      	adds	r7, #36	; 0x24
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
	...

0800341c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	3b01      	subs	r3, #1
 8003428:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800342c:	d301      	bcc.n	8003432 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800342e:	2301      	movs	r3, #1
 8003430:	e00f      	b.n	8003452 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003432:	4a0a      	ldr	r2, [pc, #40]	; (800345c <SysTick_Config+0x40>)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	3b01      	subs	r3, #1
 8003438:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800343a:	210f      	movs	r1, #15
 800343c:	f04f 30ff 	mov.w	r0, #4294967295
 8003440:	f7ff ff8e 	bl	8003360 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003444:	4b05      	ldr	r3, [pc, #20]	; (800345c <SysTick_Config+0x40>)
 8003446:	2200      	movs	r2, #0
 8003448:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800344a:	4b04      	ldr	r3, [pc, #16]	; (800345c <SysTick_Config+0x40>)
 800344c:	2207      	movs	r2, #7
 800344e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	e000e010 	.word	0xe000e010

08003460 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f7ff ff29 	bl	80032c0 <__NVIC_SetPriorityGrouping>
}
 800346e:	bf00      	nop
 8003470:	3708      	adds	r7, #8
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}

08003476 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b086      	sub	sp, #24
 800347a:	af00      	add	r7, sp, #0
 800347c:	4603      	mov	r3, r0
 800347e:	60b9      	str	r1, [r7, #8]
 8003480:	607a      	str	r2, [r7, #4]
 8003482:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003484:	2300      	movs	r3, #0
 8003486:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003488:	f7ff ff3e 	bl	8003308 <__NVIC_GetPriorityGrouping>
 800348c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	68b9      	ldr	r1, [r7, #8]
 8003492:	6978      	ldr	r0, [r7, #20]
 8003494:	f7ff ff8e 	bl	80033b4 <NVIC_EncodePriority>
 8003498:	4602      	mov	r2, r0
 800349a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800349e:	4611      	mov	r1, r2
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff ff5d 	bl	8003360 <__NVIC_SetPriority>
}
 80034a6:	bf00      	nop
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b082      	sub	sp, #8
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	4603      	mov	r3, r0
 80034b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff ff31 	bl	8003324 <__NVIC_EnableIRQ>
}
 80034c2:	bf00      	nop
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b082      	sub	sp, #8
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7ff ffa2 	bl	800341c <SysTick_Config>
 80034d8:	4603      	mov	r3, r0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3708      	adds	r7, #8
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
	...

080034e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b087      	sub	sp, #28
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034ee:	2300      	movs	r3, #0
 80034f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034f2:	e160      	b.n	80037b6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	2101      	movs	r1, #1
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003500:	4013      	ands	r3, r2
 8003502:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2b00      	cmp	r3, #0
 8003508:	f000 8152 	beq.w	80037b0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f003 0303 	and.w	r3, r3, #3
 8003514:	2b01      	cmp	r3, #1
 8003516:	d005      	beq.n	8003524 <HAL_GPIO_Init+0x40>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f003 0303 	and.w	r3, r3, #3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d130      	bne.n	8003586 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	2203      	movs	r2, #3
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	43db      	mvns	r3, r3
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	4013      	ands	r3, r2
 800353a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	68da      	ldr	r2, [r3, #12]
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	005b      	lsls	r3, r3, #1
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	4313      	orrs	r3, r2
 800354c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800355a:	2201      	movs	r2, #1
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	43db      	mvns	r3, r3
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	4013      	ands	r3, r2
 8003568:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	091b      	lsrs	r3, r3, #4
 8003570:	f003 0201 	and.w	r2, r3, #1
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	fa02 f303 	lsl.w	r3, r2, r3
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	4313      	orrs	r3, r2
 800357e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	693a      	ldr	r2, [r7, #16]
 8003584:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f003 0303 	and.w	r3, r3, #3
 800358e:	2b03      	cmp	r3, #3
 8003590:	d017      	beq.n	80035c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	005b      	lsls	r3, r3, #1
 800359c:	2203      	movs	r2, #3
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	43db      	mvns	r3, r3
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	4013      	ands	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	689a      	ldr	r2, [r3, #8]
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	005b      	lsls	r3, r3, #1
 80035b2:	fa02 f303 	lsl.w	r3, r2, r3
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f003 0303 	and.w	r3, r3, #3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d123      	bne.n	8003616 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	08da      	lsrs	r2, r3, #3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3208      	adds	r2, #8
 80035d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	220f      	movs	r2, #15
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	43db      	mvns	r3, r3
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	4013      	ands	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	691a      	ldr	r2, [r3, #16]
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	f003 0307 	and.w	r3, r3, #7
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	4313      	orrs	r3, r2
 8003606:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	08da      	lsrs	r2, r3, #3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	3208      	adds	r2, #8
 8003610:	6939      	ldr	r1, [r7, #16]
 8003612:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	2203      	movs	r2, #3
 8003622:	fa02 f303 	lsl.w	r3, r2, r3
 8003626:	43db      	mvns	r3, r3
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	4013      	ands	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f003 0203 	and.w	r2, r3, #3
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	fa02 f303 	lsl.w	r3, r2, r3
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	4313      	orrs	r3, r2
 8003642:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003652:	2b00      	cmp	r3, #0
 8003654:	f000 80ac 	beq.w	80037b0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003658:	4b5e      	ldr	r3, [pc, #376]	; (80037d4 <HAL_GPIO_Init+0x2f0>)
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	4a5d      	ldr	r2, [pc, #372]	; (80037d4 <HAL_GPIO_Init+0x2f0>)
 800365e:	f043 0301 	orr.w	r3, r3, #1
 8003662:	6193      	str	r3, [r2, #24]
 8003664:	4b5b      	ldr	r3, [pc, #364]	; (80037d4 <HAL_GPIO_Init+0x2f0>)
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	60bb      	str	r3, [r7, #8]
 800366e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003670:	4a59      	ldr	r2, [pc, #356]	; (80037d8 <HAL_GPIO_Init+0x2f4>)
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	089b      	lsrs	r3, r3, #2
 8003676:	3302      	adds	r3, #2
 8003678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800367c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	f003 0303 	and.w	r3, r3, #3
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	220f      	movs	r2, #15
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	43db      	mvns	r3, r3
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	4013      	ands	r3, r2
 8003692:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800369a:	d025      	beq.n	80036e8 <HAL_GPIO_Init+0x204>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a4f      	ldr	r2, [pc, #316]	; (80037dc <HAL_GPIO_Init+0x2f8>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d01f      	beq.n	80036e4 <HAL_GPIO_Init+0x200>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a4e      	ldr	r2, [pc, #312]	; (80037e0 <HAL_GPIO_Init+0x2fc>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d019      	beq.n	80036e0 <HAL_GPIO_Init+0x1fc>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a4d      	ldr	r2, [pc, #308]	; (80037e4 <HAL_GPIO_Init+0x300>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d013      	beq.n	80036dc <HAL_GPIO_Init+0x1f8>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a4c      	ldr	r2, [pc, #304]	; (80037e8 <HAL_GPIO_Init+0x304>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d00d      	beq.n	80036d8 <HAL_GPIO_Init+0x1f4>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	4a4b      	ldr	r2, [pc, #300]	; (80037ec <HAL_GPIO_Init+0x308>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d007      	beq.n	80036d4 <HAL_GPIO_Init+0x1f0>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	4a4a      	ldr	r2, [pc, #296]	; (80037f0 <HAL_GPIO_Init+0x30c>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d101      	bne.n	80036d0 <HAL_GPIO_Init+0x1ec>
 80036cc:	2306      	movs	r3, #6
 80036ce:	e00c      	b.n	80036ea <HAL_GPIO_Init+0x206>
 80036d0:	2307      	movs	r3, #7
 80036d2:	e00a      	b.n	80036ea <HAL_GPIO_Init+0x206>
 80036d4:	2305      	movs	r3, #5
 80036d6:	e008      	b.n	80036ea <HAL_GPIO_Init+0x206>
 80036d8:	2304      	movs	r3, #4
 80036da:	e006      	b.n	80036ea <HAL_GPIO_Init+0x206>
 80036dc:	2303      	movs	r3, #3
 80036de:	e004      	b.n	80036ea <HAL_GPIO_Init+0x206>
 80036e0:	2302      	movs	r3, #2
 80036e2:	e002      	b.n	80036ea <HAL_GPIO_Init+0x206>
 80036e4:	2301      	movs	r3, #1
 80036e6:	e000      	b.n	80036ea <HAL_GPIO_Init+0x206>
 80036e8:	2300      	movs	r3, #0
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	f002 0203 	and.w	r2, r2, #3
 80036f0:	0092      	lsls	r2, r2, #2
 80036f2:	4093      	lsls	r3, r2
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80036fa:	4937      	ldr	r1, [pc, #220]	; (80037d8 <HAL_GPIO_Init+0x2f4>)
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	089b      	lsrs	r3, r3, #2
 8003700:	3302      	adds	r3, #2
 8003702:	693a      	ldr	r2, [r7, #16]
 8003704:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003708:	4b3a      	ldr	r3, [pc, #232]	; (80037f4 <HAL_GPIO_Init+0x310>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	43db      	mvns	r3, r3
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	4013      	ands	r3, r2
 8003716:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d003      	beq.n	800372c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8003724:	693a      	ldr	r2, [r7, #16]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	4313      	orrs	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800372c:	4a31      	ldr	r2, [pc, #196]	; (80037f4 <HAL_GPIO_Init+0x310>)
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003732:	4b30      	ldr	r3, [pc, #192]	; (80037f4 <HAL_GPIO_Init+0x310>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	43db      	mvns	r3, r3
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	4013      	ands	r3, r2
 8003740:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d003      	beq.n	8003756 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	4313      	orrs	r3, r2
 8003754:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003756:	4a27      	ldr	r2, [pc, #156]	; (80037f4 <HAL_GPIO_Init+0x310>)
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800375c:	4b25      	ldr	r3, [pc, #148]	; (80037f4 <HAL_GPIO_Init+0x310>)
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	43db      	mvns	r3, r3
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	4013      	ands	r3, r2
 800376a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d003      	beq.n	8003780 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	4313      	orrs	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003780:	4a1c      	ldr	r2, [pc, #112]	; (80037f4 <HAL_GPIO_Init+0x310>)
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003786:	4b1b      	ldr	r3, [pc, #108]	; (80037f4 <HAL_GPIO_Init+0x310>)
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	43db      	mvns	r3, r3
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	4013      	ands	r3, r2
 8003794:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d003      	beq.n	80037aa <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80037aa:	4a12      	ldr	r2, [pc, #72]	; (80037f4 <HAL_GPIO_Init+0x310>)
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	3301      	adds	r3, #1
 80037b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	fa22 f303 	lsr.w	r3, r2, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f47f ae97 	bne.w	80034f4 <HAL_GPIO_Init+0x10>
  }
}
 80037c6:	bf00      	nop
 80037c8:	371c      	adds	r7, #28
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	40021000 	.word	0x40021000
 80037d8:	40010000 	.word	0x40010000
 80037dc:	48000400 	.word	0x48000400
 80037e0:	48000800 	.word	0x48000800
 80037e4:	48000c00 	.word	0x48000c00
 80037e8:	48001000 	.word	0x48001000
 80037ec:	48001400 	.word	0x48001400
 80037f0:	48001800 	.word	0x48001800
 80037f4:	40010400 	.word	0x40010400

080037f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	460b      	mov	r3, r1
 8003802:	807b      	strh	r3, [r7, #2]
 8003804:	4613      	mov	r3, r2
 8003806:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003808:	787b      	ldrb	r3, [r7, #1]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800380e:	887a      	ldrh	r2, [r7, #2]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003814:	e002      	b.n	800381c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003816:	887a      	ldrh	r2, [r7, #2]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e081      	b.n	800393e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d106      	bne.n	8003854 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f7fd fbd0 	bl	8000ff4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2224      	movs	r2, #36	; 0x24
 8003858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0201 	bic.w	r2, r2, #1
 800386a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685a      	ldr	r2, [r3, #4]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003878:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003888:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d107      	bne.n	80038a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	689a      	ldr	r2, [r3, #8]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800389e:	609a      	str	r2, [r3, #8]
 80038a0:	e006      	b.n	80038b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	689a      	ldr	r2, [r3, #8]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80038ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d104      	bne.n	80038c2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80038c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	6812      	ldr	r2, [r2, #0]
 80038cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80038d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038d4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68da      	ldr	r2, [r3, #12]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80038e4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	691a      	ldr	r2, [r3, #16]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	430a      	orrs	r2, r1
 80038fe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	69d9      	ldr	r1, [r3, #28]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a1a      	ldr	r2, [r3, #32]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	430a      	orrs	r2, r1
 800390e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f042 0201 	orr.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2220      	movs	r2, #32
 800392a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
	...

08003948 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b088      	sub	sp, #32
 800394c:	af02      	add	r7, sp, #8
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	607a      	str	r2, [r7, #4]
 8003952:	461a      	mov	r2, r3
 8003954:	460b      	mov	r3, r1
 8003956:	817b      	strh	r3, [r7, #10]
 8003958:	4613      	mov	r3, r2
 800395a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b20      	cmp	r3, #32
 8003966:	f040 80da 	bne.w	8003b1e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003970:	2b01      	cmp	r3, #1
 8003972:	d101      	bne.n	8003978 <HAL_I2C_Master_Transmit+0x30>
 8003974:	2302      	movs	r3, #2
 8003976:	e0d3      	b.n	8003b20 <HAL_I2C_Master_Transmit+0x1d8>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003980:	f7fe fa2a 	bl	8001dd8 <HAL_GetTick>
 8003984:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	9300      	str	r3, [sp, #0]
 800398a:	2319      	movs	r3, #25
 800398c:	2201      	movs	r2, #1
 800398e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f000 fdc4 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e0be      	b.n	8003b20 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2221      	movs	r2, #33	; 0x21
 80039a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2210      	movs	r2, #16
 80039ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	893a      	ldrh	r2, [r7, #8]
 80039c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	2bff      	cmp	r3, #255	; 0xff
 80039d2:	d90e      	bls.n	80039f2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	22ff      	movs	r2, #255	; 0xff
 80039d8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039de:	b2da      	uxtb	r2, r3
 80039e0:	8979      	ldrh	r1, [r7, #10]
 80039e2:	4b51      	ldr	r3, [pc, #324]	; (8003b28 <HAL_I2C_Master_Transmit+0x1e0>)
 80039e4:	9300      	str	r3, [sp, #0]
 80039e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 ff36 	bl	800485c <I2C_TransferConfig>
 80039f0:	e06c      	b.n	8003acc <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039f6:	b29a      	uxth	r2, r3
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	8979      	ldrh	r1, [r7, #10]
 8003a04:	4b48      	ldr	r3, [pc, #288]	; (8003b28 <HAL_I2C_Master_Transmit+0x1e0>)
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f000 ff25 	bl	800485c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003a12:	e05b      	b.n	8003acc <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a14:	697a      	ldr	r2, [r7, #20]
 8003a16:	6a39      	ldr	r1, [r7, #32]
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f000 fdc1 	bl	80045a0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d001      	beq.n	8003a28 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e07b      	b.n	8003b20 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2c:	781a      	ldrb	r2, [r3, #0]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a38:	1c5a      	adds	r2, r3, #1
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	3b01      	subs	r3, #1
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a50:	3b01      	subs	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d034      	beq.n	8003acc <HAL_I2C_Master_Transmit+0x184>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d130      	bne.n	8003acc <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
 8003a70:	2200      	movs	r2, #0
 8003a72:	2180      	movs	r1, #128	; 0x80
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 fd53 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d001      	beq.n	8003a84 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e04d      	b.n	8003b20 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	2bff      	cmp	r3, #255	; 0xff
 8003a8c:	d90e      	bls.n	8003aac <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	22ff      	movs	r2, #255	; 0xff
 8003a92:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a98:	b2da      	uxtb	r2, r3
 8003a9a:	8979      	ldrh	r1, [r7, #10]
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	9300      	str	r3, [sp, #0]
 8003aa0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 fed9 	bl	800485c <I2C_TransferConfig>
 8003aaa:	e00f      	b.n	8003acc <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aba:	b2da      	uxtb	r2, r3
 8003abc:	8979      	ldrh	r1, [r7, #10]
 8003abe:	2300      	movs	r3, #0
 8003ac0:	9300      	str	r3, [sp, #0]
 8003ac2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ac6:	68f8      	ldr	r0, [r7, #12]
 8003ac8:	f000 fec8 	bl	800485c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d19e      	bne.n	8003a14 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	6a39      	ldr	r1, [r7, #32]
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 fda0 	bl	8004620 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e01a      	b.n	8003b20 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2220      	movs	r2, #32
 8003af0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	6859      	ldr	r1, [r3, #4]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	4b0b      	ldr	r3, [pc, #44]	; (8003b2c <HAL_I2C_Master_Transmit+0x1e4>)
 8003afe:	400b      	ands	r3, r1
 8003b00:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2220      	movs	r2, #32
 8003b06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	e000      	b.n	8003b20 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003b1e:	2302      	movs	r3, #2
  }
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3718      	adds	r7, #24
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	80002000 	.word	0x80002000
 8003b2c:	fe00e800 	.word	0xfe00e800

08003b30 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b088      	sub	sp, #32
 8003b34:	af02      	add	r7, sp, #8
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	607a      	str	r2, [r7, #4]
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	817b      	strh	r3, [r7, #10]
 8003b40:	4613      	mov	r3, r2
 8003b42:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	2b20      	cmp	r3, #32
 8003b4e:	f040 80db 	bne.w	8003d08 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d101      	bne.n	8003b60 <HAL_I2C_Master_Receive+0x30>
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	e0d4      	b.n	8003d0a <HAL_I2C_Master_Receive+0x1da>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003b68:	f7fe f936 	bl	8001dd8 <HAL_GetTick>
 8003b6c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	2319      	movs	r3, #25
 8003b74:	2201      	movs	r2, #1
 8003b76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f000 fcd0 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d001      	beq.n	8003b8a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e0bf      	b.n	8003d0a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2222      	movs	r2, #34	; 0x22
 8003b8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2210      	movs	r2, #16
 8003b96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	893a      	ldrh	r2, [r7, #8]
 8003baa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	2bff      	cmp	r3, #255	; 0xff
 8003bba:	d90e      	bls.n	8003bda <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	22ff      	movs	r2, #255	; 0xff
 8003bc0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bc6:	b2da      	uxtb	r2, r3
 8003bc8:	8979      	ldrh	r1, [r7, #10]
 8003bca:	4b52      	ldr	r3, [pc, #328]	; (8003d14 <HAL_I2C_Master_Receive+0x1e4>)
 8003bcc:	9300      	str	r3, [sp, #0]
 8003bce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003bd2:	68f8      	ldr	r0, [r7, #12]
 8003bd4:	f000 fe42 	bl	800485c <I2C_TransferConfig>
 8003bd8:	e06d      	b.n	8003cb6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003be8:	b2da      	uxtb	r2, r3
 8003bea:	8979      	ldrh	r1, [r7, #10]
 8003bec:	4b49      	ldr	r3, [pc, #292]	; (8003d14 <HAL_I2C_Master_Receive+0x1e4>)
 8003bee:	9300      	str	r3, [sp, #0]
 8003bf0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003bf4:	68f8      	ldr	r0, [r7, #12]
 8003bf6:	f000 fe31 	bl	800485c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003bfa:	e05c      	b.n	8003cb6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bfc:	697a      	ldr	r2, [r7, #20]
 8003bfe:	6a39      	ldr	r1, [r7, #32]
 8003c00:	68f8      	ldr	r0, [r7, #12]
 8003c02:	f000 fd49 	bl	8004698 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d001      	beq.n	8003c10 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e07c      	b.n	8003d0a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1a:	b2d2      	uxtb	r2, r2
 8003c1c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	b29a      	uxth	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d034      	beq.n	8003cb6 <HAL_I2C_Master_Receive+0x186>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d130      	bne.n	8003cb6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	6a3b      	ldr	r3, [r7, #32]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	2180      	movs	r1, #128	; 0x80
 8003c5e:	68f8      	ldr	r0, [r7, #12]
 8003c60:	f000 fc5e 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d001      	beq.n	8003c6e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e04d      	b.n	8003d0a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	2bff      	cmp	r3, #255	; 0xff
 8003c76:	d90e      	bls.n	8003c96 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	22ff      	movs	r2, #255	; 0xff
 8003c7c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c82:	b2da      	uxtb	r2, r3
 8003c84:	8979      	ldrh	r1, [r7, #10]
 8003c86:	2300      	movs	r3, #0
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f000 fde4 	bl	800485c <I2C_TransferConfig>
 8003c94:	e00f      	b.n	8003cb6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	8979      	ldrh	r1, [r7, #10]
 8003ca8:	2300      	movs	r3, #0
 8003caa:	9300      	str	r3, [sp, #0]
 8003cac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 fdd3 	bl	800485c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d19d      	bne.n	8003bfc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	6a39      	ldr	r1, [r7, #32]
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f000 fcab 	bl	8004620 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d001      	beq.n	8003cd4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e01a      	b.n	8003d0a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2220      	movs	r2, #32
 8003cda:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6859      	ldr	r1, [r3, #4]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	4b0c      	ldr	r3, [pc, #48]	; (8003d18 <HAL_I2C_Master_Receive+0x1e8>)
 8003ce8:	400b      	ands	r3, r1
 8003cea:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003d04:	2300      	movs	r3, #0
 8003d06:	e000      	b.n	8003d0a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003d08:	2302      	movs	r3, #2
  }
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3718      	adds	r7, #24
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	80002400 	.word	0x80002400
 8003d18:	fe00e800 	.word	0xfe00e800

08003d1c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b088      	sub	sp, #32
 8003d20:	af02      	add	r7, sp, #8
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	4608      	mov	r0, r1
 8003d26:	4611      	mov	r1, r2
 8003d28:	461a      	mov	r2, r3
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	817b      	strh	r3, [r7, #10]
 8003d2e:	460b      	mov	r3, r1
 8003d30:	813b      	strh	r3, [r7, #8]
 8003d32:	4613      	mov	r3, r2
 8003d34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b20      	cmp	r3, #32
 8003d40:	f040 80f9 	bne.w	8003f36 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d44:	6a3b      	ldr	r3, [r7, #32]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d002      	beq.n	8003d50 <HAL_I2C_Mem_Write+0x34>
 8003d4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d105      	bne.n	8003d5c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d56:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e0ed      	b.n	8003f38 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d101      	bne.n	8003d6a <HAL_I2C_Mem_Write+0x4e>
 8003d66:	2302      	movs	r3, #2
 8003d68:	e0e6      	b.n	8003f38 <HAL_I2C_Mem_Write+0x21c>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d72:	f7fe f831 	bl	8001dd8 <HAL_GetTick>
 8003d76:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	9300      	str	r3, [sp, #0]
 8003d7c:	2319      	movs	r3, #25
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f000 fbcb 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d001      	beq.n	8003d94 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e0d1      	b.n	8003f38 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2221      	movs	r2, #33	; 0x21
 8003d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2240      	movs	r2, #64	; 0x40
 8003da0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6a3a      	ldr	r2, [r7, #32]
 8003dae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003db4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003dbc:	88f8      	ldrh	r0, [r7, #6]
 8003dbe:	893a      	ldrh	r2, [r7, #8]
 8003dc0:	8979      	ldrh	r1, [r7, #10]
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	9301      	str	r3, [sp, #4]
 8003dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dc8:	9300      	str	r3, [sp, #0]
 8003dca:	4603      	mov	r3, r0
 8003dcc:	68f8      	ldr	r0, [r7, #12]
 8003dce:	f000 fadb 	bl	8004388 <I2C_RequestMemoryWrite>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d005      	beq.n	8003de4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e0a9      	b.n	8003f38 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	2bff      	cmp	r3, #255	; 0xff
 8003dec:	d90e      	bls.n	8003e0c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	22ff      	movs	r2, #255	; 0xff
 8003df2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003df8:	b2da      	uxtb	r2, r3
 8003dfa:	8979      	ldrh	r1, [r7, #10]
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f000 fd29 	bl	800485c <I2C_TransferConfig>
 8003e0a:	e00f      	b.n	8003e2c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e1a:	b2da      	uxtb	r2, r3
 8003e1c:	8979      	ldrh	r1, [r7, #10]
 8003e1e:	2300      	movs	r3, #0
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f000 fd18 	bl	800485c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e2c:	697a      	ldr	r2, [r7, #20]
 8003e2e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e30:	68f8      	ldr	r0, [r7, #12]
 8003e32:	f000 fbb5 	bl	80045a0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e07b      	b.n	8003f38 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e44:	781a      	ldrb	r2, [r3, #0]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e50:	1c5a      	adds	r2, r3, #1
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	b29a      	uxth	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d034      	beq.n	8003ee4 <HAL_I2C_Mem_Write+0x1c8>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d130      	bne.n	8003ee4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	9300      	str	r3, [sp, #0]
 8003e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e88:	2200      	movs	r2, #0
 8003e8a:	2180      	movs	r1, #128	; 0x80
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 fb47 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d001      	beq.n	8003e9c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e04d      	b.n	8003f38 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	2bff      	cmp	r3, #255	; 0xff
 8003ea4:	d90e      	bls.n	8003ec4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	22ff      	movs	r2, #255	; 0xff
 8003eaa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eb0:	b2da      	uxtb	r2, r3
 8003eb2:	8979      	ldrh	r1, [r7, #10]
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f000 fccd 	bl	800485c <I2C_TransferConfig>
 8003ec2:	e00f      	b.n	8003ee4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ed2:	b2da      	uxtb	r2, r3
 8003ed4:	8979      	ldrh	r1, [r7, #10]
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 fcbc 	bl	800485c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d19e      	bne.n	8003e2c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eee:	697a      	ldr	r2, [r7, #20]
 8003ef0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ef2:	68f8      	ldr	r0, [r7, #12]
 8003ef4:	f000 fb94 	bl	8004620 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d001      	beq.n	8003f02 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e01a      	b.n	8003f38 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2220      	movs	r2, #32
 8003f08:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	6859      	ldr	r1, [r3, #4]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	4b0a      	ldr	r3, [pc, #40]	; (8003f40 <HAL_I2C_Mem_Write+0x224>)
 8003f16:	400b      	ands	r3, r1
 8003f18:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003f32:	2300      	movs	r3, #0
 8003f34:	e000      	b.n	8003f38 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003f36:	2302      	movs	r3, #2
  }
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3718      	adds	r7, #24
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	fe00e800 	.word	0xfe00e800

08003f44 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b088      	sub	sp, #32
 8003f48:	af02      	add	r7, sp, #8
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	4608      	mov	r0, r1
 8003f4e:	4611      	mov	r1, r2
 8003f50:	461a      	mov	r2, r3
 8003f52:	4603      	mov	r3, r0
 8003f54:	817b      	strh	r3, [r7, #10]
 8003f56:	460b      	mov	r3, r1
 8003f58:	813b      	strh	r3, [r7, #8]
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b20      	cmp	r3, #32
 8003f68:	f040 80fd 	bne.w	8004166 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f6c:	6a3b      	ldr	r3, [r7, #32]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d002      	beq.n	8003f78 <HAL_I2C_Mem_Read+0x34>
 8003f72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d105      	bne.n	8003f84 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f7e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e0f1      	b.n	8004168 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d101      	bne.n	8003f92 <HAL_I2C_Mem_Read+0x4e>
 8003f8e:	2302      	movs	r3, #2
 8003f90:	e0ea      	b.n	8004168 <HAL_I2C_Mem_Read+0x224>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f9a:	f7fd ff1d 	bl	8001dd8 <HAL_GetTick>
 8003f9e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	9300      	str	r3, [sp, #0]
 8003fa4:	2319      	movs	r3, #25
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003fac:	68f8      	ldr	r0, [r7, #12]
 8003fae:	f000 fab7 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d001      	beq.n	8003fbc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e0d5      	b.n	8004168 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2222      	movs	r2, #34	; 0x22
 8003fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2240      	movs	r2, #64	; 0x40
 8003fc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6a3a      	ldr	r2, [r7, #32]
 8003fd6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003fdc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fe4:	88f8      	ldrh	r0, [r7, #6]
 8003fe6:	893a      	ldrh	r2, [r7, #8]
 8003fe8:	8979      	ldrh	r1, [r7, #10]
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	9301      	str	r3, [sp, #4]
 8003fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ff0:	9300      	str	r3, [sp, #0]
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f000 fa1b 	bl	8004430 <I2C_RequestMemoryRead>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d005      	beq.n	800400c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e0ad      	b.n	8004168 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004010:	b29b      	uxth	r3, r3
 8004012:	2bff      	cmp	r3, #255	; 0xff
 8004014:	d90e      	bls.n	8004034 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	22ff      	movs	r2, #255	; 0xff
 800401a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004020:	b2da      	uxtb	r2, r3
 8004022:	8979      	ldrh	r1, [r7, #10]
 8004024:	4b52      	ldr	r3, [pc, #328]	; (8004170 <HAL_I2C_Mem_Read+0x22c>)
 8004026:	9300      	str	r3, [sp, #0]
 8004028:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800402c:	68f8      	ldr	r0, [r7, #12]
 800402e:	f000 fc15 	bl	800485c <I2C_TransferConfig>
 8004032:	e00f      	b.n	8004054 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004038:	b29a      	uxth	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004042:	b2da      	uxtb	r2, r3
 8004044:	8979      	ldrh	r1, [r7, #10]
 8004046:	4b4a      	ldr	r3, [pc, #296]	; (8004170 <HAL_I2C_Mem_Read+0x22c>)
 8004048:	9300      	str	r3, [sp, #0]
 800404a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f000 fc04 	bl	800485c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	9300      	str	r3, [sp, #0]
 8004058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800405a:	2200      	movs	r2, #0
 800405c:	2104      	movs	r1, #4
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f000 fa5e 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e07c      	b.n	8004168 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	b2d2      	uxtb	r2, r2
 800407a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800408a:	3b01      	subs	r3, #1
 800408c:	b29a      	uxth	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004096:	b29b      	uxth	r3, r3
 8004098:	3b01      	subs	r3, #1
 800409a:	b29a      	uxth	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d034      	beq.n	8004114 <HAL_I2C_Mem_Read+0x1d0>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d130      	bne.n	8004114 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	9300      	str	r3, [sp, #0]
 80040b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b8:	2200      	movs	r2, #0
 80040ba:	2180      	movs	r1, #128	; 0x80
 80040bc:	68f8      	ldr	r0, [r7, #12]
 80040be:	f000 fa2f 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d001      	beq.n	80040cc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e04d      	b.n	8004168 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	2bff      	cmp	r3, #255	; 0xff
 80040d4:	d90e      	bls.n	80040f4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	22ff      	movs	r2, #255	; 0xff
 80040da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040e0:	b2da      	uxtb	r2, r3
 80040e2:	8979      	ldrh	r1, [r7, #10]
 80040e4:	2300      	movs	r3, #0
 80040e6:	9300      	str	r3, [sp, #0]
 80040e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040ec:	68f8      	ldr	r0, [r7, #12]
 80040ee:	f000 fbb5 	bl	800485c <I2C_TransferConfig>
 80040f2:	e00f      	b.n	8004114 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040f8:	b29a      	uxth	r2, r3
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004102:	b2da      	uxtb	r2, r3
 8004104:	8979      	ldrh	r1, [r7, #10]
 8004106:	2300      	movs	r3, #0
 8004108:	9300      	str	r3, [sp, #0]
 800410a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f000 fba4 	bl	800485c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004118:	b29b      	uxth	r3, r3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d19a      	bne.n	8004054 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 fa7c 	bl	8004620 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d001      	beq.n	8004132 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e01a      	b.n	8004168 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	2220      	movs	r2, #32
 8004138:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	6859      	ldr	r1, [r3, #4]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	4b0b      	ldr	r3, [pc, #44]	; (8004174 <HAL_I2C_Mem_Read+0x230>)
 8004146:	400b      	ands	r3, r1
 8004148:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2220      	movs	r2, #32
 800414e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004162:	2300      	movs	r3, #0
 8004164:	e000      	b.n	8004168 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004166:	2302      	movs	r3, #2
  }
}
 8004168:	4618      	mov	r0, r3
 800416a:	3718      	adds	r7, #24
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	80002400 	.word	0x80002400
 8004174:	fe00e800 	.word	0xfe00e800

08004178 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b08a      	sub	sp, #40	; 0x28
 800417c:	af02      	add	r7, sp, #8
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	607a      	str	r2, [r7, #4]
 8004182:	603b      	str	r3, [r7, #0]
 8004184:	460b      	mov	r3, r1
 8004186:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004188:	2300      	movs	r3, #0
 800418a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b20      	cmp	r3, #32
 8004196:	f040 80f1 	bne.w	800437c <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	699b      	ldr	r3, [r3, #24]
 80041a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041a8:	d101      	bne.n	80041ae <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80041aa:	2302      	movs	r3, #2
 80041ac:	e0e7      	b.n	800437e <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d101      	bne.n	80041bc <HAL_I2C_IsDeviceReady+0x44>
 80041b8:	2302      	movs	r3, #2
 80041ba:	e0e0      	b.n	800437e <HAL_I2C_IsDeviceReady+0x206>
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2224      	movs	r2, #36	; 0x24
 80041c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d107      	bne.n	80041ea <HAL_I2C_IsDeviceReady+0x72>
 80041da:	897b      	ldrh	r3, [r7, #10]
 80041dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80041e4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041e8:	e004      	b.n	80041f4 <HAL_I2C_IsDeviceReady+0x7c>
 80041ea:	897b      	ldrh	r3, [r7, #10]
 80041ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041f0:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80041f4:	68fa      	ldr	r2, [r7, #12]
 80041f6:	6812      	ldr	r2, [r2, #0]
 80041f8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80041fa:	f7fd fded 	bl	8001dd8 <HAL_GetTick>
 80041fe:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	f003 0320 	and.w	r3, r3, #32
 800420a:	2b20      	cmp	r3, #32
 800420c:	bf0c      	ite	eq
 800420e:	2301      	moveq	r3, #1
 8004210:	2300      	movne	r3, #0
 8004212:	b2db      	uxtb	r3, r3
 8004214:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	f003 0310 	and.w	r3, r3, #16
 8004220:	2b10      	cmp	r3, #16
 8004222:	bf0c      	ite	eq
 8004224:	2301      	moveq	r3, #1
 8004226:	2300      	movne	r3, #0
 8004228:	b2db      	uxtb	r3, r3
 800422a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800422c:	e034      	b.n	8004298 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004234:	d01a      	beq.n	800426c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004236:	f7fd fdcf 	bl	8001dd8 <HAL_GetTick>
 800423a:	4602      	mov	r2, r0
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	683a      	ldr	r2, [r7, #0]
 8004242:	429a      	cmp	r2, r3
 8004244:	d302      	bcc.n	800424c <HAL_I2C_IsDeviceReady+0xd4>
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d10f      	bne.n	800426c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2220      	movs	r2, #32
 8004250:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004258:	f043 0220 	orr.w	r2, r3, #32
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e088      	b.n	800437e <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	f003 0320 	and.w	r3, r3, #32
 8004276:	2b20      	cmp	r3, #32
 8004278:	bf0c      	ite	eq
 800427a:	2301      	moveq	r3, #1
 800427c:	2300      	movne	r3, #0
 800427e:	b2db      	uxtb	r3, r3
 8004280:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	f003 0310 	and.w	r3, r3, #16
 800428c:	2b10      	cmp	r3, #16
 800428e:	bf0c      	ite	eq
 8004290:	2301      	moveq	r3, #1
 8004292:	2300      	movne	r3, #0
 8004294:	b2db      	uxtb	r3, r3
 8004296:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004298:	7ffb      	ldrb	r3, [r7, #31]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d102      	bne.n	80042a4 <HAL_I2C_IsDeviceReady+0x12c>
 800429e:	7fbb      	ldrb	r3, [r7, #30]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d0c4      	beq.n	800422e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	f003 0310 	and.w	r3, r3, #16
 80042ae:	2b10      	cmp	r3, #16
 80042b0:	d01a      	beq.n	80042e8 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	9300      	str	r3, [sp, #0]
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	2200      	movs	r2, #0
 80042ba:	2120      	movs	r1, #32
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f000 f92f 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d001      	beq.n	80042cc <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e058      	b.n	800437e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2220      	movs	r2, #32
 80042d2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2220      	movs	r2, #32
 80042d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 80042e4:	2300      	movs	r3, #0
 80042e6:	e04a      	b.n	800437e <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	9300      	str	r3, [sp, #0]
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	2200      	movs	r2, #0
 80042f0:	2120      	movs	r1, #32
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f000 f914 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e03d      	b.n	800437e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2210      	movs	r2, #16
 8004308:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2220      	movs	r2, #32
 8004310:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	429a      	cmp	r2, r3
 8004318:	d118      	bne.n	800434c <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	685a      	ldr	r2, [r3, #4]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004328:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	9300      	str	r3, [sp, #0]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	2200      	movs	r2, #0
 8004332:	2120      	movs	r1, #32
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 f8f3 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e01c      	b.n	800437e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2220      	movs	r2, #32
 800434a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	3301      	adds	r3, #1
 8004350:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	429a      	cmp	r2, r3
 8004358:	f63f af3b 	bhi.w	80041d2 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2220      	movs	r2, #32
 8004360:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004368:	f043 0220 	orr.w	r2, r3, #32
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e000      	b.n	800437e <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 800437c:	2302      	movs	r3, #2
  }
}
 800437e:	4618      	mov	r0, r3
 8004380:	3720      	adds	r7, #32
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
	...

08004388 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b086      	sub	sp, #24
 800438c:	af02      	add	r7, sp, #8
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	4608      	mov	r0, r1
 8004392:	4611      	mov	r1, r2
 8004394:	461a      	mov	r2, r3
 8004396:	4603      	mov	r3, r0
 8004398:	817b      	strh	r3, [r7, #10]
 800439a:	460b      	mov	r3, r1
 800439c:	813b      	strh	r3, [r7, #8]
 800439e:	4613      	mov	r3, r2
 80043a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80043a2:	88fb      	ldrh	r3, [r7, #6]
 80043a4:	b2da      	uxtb	r2, r3
 80043a6:	8979      	ldrh	r1, [r7, #10]
 80043a8:	4b20      	ldr	r3, [pc, #128]	; (800442c <I2C_RequestMemoryWrite+0xa4>)
 80043aa:	9300      	str	r3, [sp, #0]
 80043ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80043b0:	68f8      	ldr	r0, [r7, #12]
 80043b2:	f000 fa53 	bl	800485c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043b6:	69fa      	ldr	r2, [r7, #28]
 80043b8:	69b9      	ldr	r1, [r7, #24]
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f000 f8f0 	bl	80045a0 <I2C_WaitOnTXISFlagUntilTimeout>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e02c      	b.n	8004424 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043ca:	88fb      	ldrh	r3, [r7, #6]
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d105      	bne.n	80043dc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043d0:	893b      	ldrh	r3, [r7, #8]
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	629a      	str	r2, [r3, #40]	; 0x28
 80043da:	e015      	b.n	8004408 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80043dc:	893b      	ldrh	r3, [r7, #8]
 80043de:	0a1b      	lsrs	r3, r3, #8
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043ea:	69fa      	ldr	r2, [r7, #28]
 80043ec:	69b9      	ldr	r1, [r7, #24]
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f000 f8d6 	bl	80045a0 <I2C_WaitOnTXISFlagUntilTimeout>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e012      	b.n	8004424 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043fe:	893b      	ldrh	r3, [r7, #8]
 8004400:	b2da      	uxtb	r2, r3
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	2200      	movs	r2, #0
 8004410:	2180      	movs	r1, #128	; 0x80
 8004412:	68f8      	ldr	r0, [r7, #12]
 8004414:	f000 f884 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d001      	beq.n	8004422 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e000      	b.n	8004424 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004422:	2300      	movs	r3, #0
}
 8004424:	4618      	mov	r0, r3
 8004426:	3710      	adds	r7, #16
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	80002000 	.word	0x80002000

08004430 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b086      	sub	sp, #24
 8004434:	af02      	add	r7, sp, #8
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	4608      	mov	r0, r1
 800443a:	4611      	mov	r1, r2
 800443c:	461a      	mov	r2, r3
 800443e:	4603      	mov	r3, r0
 8004440:	817b      	strh	r3, [r7, #10]
 8004442:	460b      	mov	r3, r1
 8004444:	813b      	strh	r3, [r7, #8]
 8004446:	4613      	mov	r3, r2
 8004448:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800444a:	88fb      	ldrh	r3, [r7, #6]
 800444c:	b2da      	uxtb	r2, r3
 800444e:	8979      	ldrh	r1, [r7, #10]
 8004450:	4b20      	ldr	r3, [pc, #128]	; (80044d4 <I2C_RequestMemoryRead+0xa4>)
 8004452:	9300      	str	r3, [sp, #0]
 8004454:	2300      	movs	r3, #0
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f000 fa00 	bl	800485c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800445c:	69fa      	ldr	r2, [r7, #28]
 800445e:	69b9      	ldr	r1, [r7, #24]
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	f000 f89d 	bl	80045a0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d001      	beq.n	8004470 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e02c      	b.n	80044ca <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004470:	88fb      	ldrh	r3, [r7, #6]
 8004472:	2b01      	cmp	r3, #1
 8004474:	d105      	bne.n	8004482 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004476:	893b      	ldrh	r3, [r7, #8]
 8004478:	b2da      	uxtb	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	629a      	str	r2, [r3, #40]	; 0x28
 8004480:	e015      	b.n	80044ae <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004482:	893b      	ldrh	r3, [r7, #8]
 8004484:	0a1b      	lsrs	r3, r3, #8
 8004486:	b29b      	uxth	r3, r3
 8004488:	b2da      	uxtb	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004490:	69fa      	ldr	r2, [r7, #28]
 8004492:	69b9      	ldr	r1, [r7, #24]
 8004494:	68f8      	ldr	r0, [r7, #12]
 8004496:	f000 f883 	bl	80045a0 <I2C_WaitOnTXISFlagUntilTimeout>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d001      	beq.n	80044a4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e012      	b.n	80044ca <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044a4:	893b      	ldrh	r3, [r7, #8]
 80044a6:	b2da      	uxtb	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	9300      	str	r3, [sp, #0]
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	2200      	movs	r2, #0
 80044b6:	2140      	movs	r1, #64	; 0x40
 80044b8:	68f8      	ldr	r0, [r7, #12]
 80044ba:	f000 f831 	bl	8004520 <I2C_WaitOnFlagUntilTimeout>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d001      	beq.n	80044c8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e000      	b.n	80044ca <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80044c8:	2300      	movs	r3, #0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3710      	adds	r7, #16
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	80002000 	.word	0x80002000

080044d8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d103      	bne.n	80044f6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2200      	movs	r2, #0
 80044f4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b01      	cmp	r3, #1
 8004502:	d007      	beq.n	8004514 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	699a      	ldr	r2, [r3, #24]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f042 0201 	orr.w	r2, r2, #1
 8004512:	619a      	str	r2, [r3, #24]
  }
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	603b      	str	r3, [r7, #0]
 800452c:	4613      	mov	r3, r2
 800452e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004530:	e022      	b.n	8004578 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004538:	d01e      	beq.n	8004578 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800453a:	f7fd fc4d 	bl	8001dd8 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	683a      	ldr	r2, [r7, #0]
 8004546:	429a      	cmp	r2, r3
 8004548:	d302      	bcc.n	8004550 <I2C_WaitOnFlagUntilTimeout+0x30>
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d113      	bne.n	8004578 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004554:	f043 0220 	orr.w	r2, r3, #32
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2220      	movs	r2, #32
 8004560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e00f      	b.n	8004598 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	699a      	ldr	r2, [r3, #24]
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	4013      	ands	r3, r2
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	429a      	cmp	r2, r3
 8004586:	bf0c      	ite	eq
 8004588:	2301      	moveq	r3, #1
 800458a:	2300      	movne	r3, #0
 800458c:	b2db      	uxtb	r3, r3
 800458e:	461a      	mov	r2, r3
 8004590:	79fb      	ldrb	r3, [r7, #7]
 8004592:	429a      	cmp	r2, r3
 8004594:	d0cd      	beq.n	8004532 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004596:	2300      	movs	r3, #0
}
 8004598:	4618      	mov	r0, r3
 800459a:	3710      	adds	r7, #16
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80045ac:	e02c      	b.n	8004608 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	68b9      	ldr	r1, [r7, #8]
 80045b2:	68f8      	ldr	r0, [r7, #12]
 80045b4:	f000 f8dc 	bl	8004770 <I2C_IsAcknowledgeFailed>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e02a      	b.n	8004618 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c8:	d01e      	beq.n	8004608 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045ca:	f7fd fc05 	bl	8001dd8 <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	68ba      	ldr	r2, [r7, #8]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d302      	bcc.n	80045e0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d113      	bne.n	8004608 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e4:	f043 0220 	orr.w	r2, r3, #32
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2220      	movs	r2, #32
 80045f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e007      	b.n	8004618 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b02      	cmp	r3, #2
 8004614:	d1cb      	bne.n	80045ae <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800462c:	e028      	b.n	8004680 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	68b9      	ldr	r1, [r7, #8]
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 f89c 	bl	8004770 <I2C_IsAcknowledgeFailed>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d001      	beq.n	8004642 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e026      	b.n	8004690 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004642:	f7fd fbc9 	bl	8001dd8 <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	429a      	cmp	r2, r3
 8004650:	d302      	bcc.n	8004658 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d113      	bne.n	8004680 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800465c:	f043 0220 	orr.w	r2, r3, #32
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2220      	movs	r2, #32
 8004668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2200      	movs	r2, #0
 8004670:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e007      	b.n	8004690 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	699b      	ldr	r3, [r3, #24]
 8004686:	f003 0320 	and.w	r3, r3, #32
 800468a:	2b20      	cmp	r3, #32
 800468c:	d1cf      	bne.n	800462e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800468e:	2300      	movs	r3, #0
}
 8004690:	4618      	mov	r0, r3
 8004692:	3710      	adds	r7, #16
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046a4:	e055      	b.n	8004752 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	68b9      	ldr	r1, [r7, #8]
 80046aa:	68f8      	ldr	r0, [r7, #12]
 80046ac:	f000 f860 	bl	8004770 <I2C_IsAcknowledgeFailed>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d001      	beq.n	80046ba <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e053      	b.n	8004762 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	f003 0320 	and.w	r3, r3, #32
 80046c4:	2b20      	cmp	r3, #32
 80046c6:	d129      	bne.n	800471c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	699b      	ldr	r3, [r3, #24]
 80046ce:	f003 0304 	and.w	r3, r3, #4
 80046d2:	2b04      	cmp	r3, #4
 80046d4:	d105      	bne.n	80046e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80046de:	2300      	movs	r3, #0
 80046e0:	e03f      	b.n	8004762 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2220      	movs	r2, #32
 80046e8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	6859      	ldr	r1, [r3, #4]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	4b1d      	ldr	r3, [pc, #116]	; (800476c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80046f6:	400b      	ands	r3, r1
 80046f8:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2200      	movs	r2, #0
 80046fe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2220      	movs	r2, #32
 8004704:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e022      	b.n	8004762 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800471c:	f7fd fb5c 	bl	8001dd8 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	68ba      	ldr	r2, [r7, #8]
 8004728:	429a      	cmp	r2, r3
 800472a:	d302      	bcc.n	8004732 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d10f      	bne.n	8004752 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004736:	f043 0220 	orr.w	r2, r3, #32
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2220      	movs	r2, #32
 8004742:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e007      	b.n	8004762 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	f003 0304 	and.w	r3, r3, #4
 800475c:	2b04      	cmp	r3, #4
 800475e:	d1a2      	bne.n	80046a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	fe00e800 	.word	0xfe00e800

08004770 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	f003 0310 	and.w	r3, r3, #16
 8004786:	2b10      	cmp	r3, #16
 8004788:	d161      	bne.n	800484e <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004794:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004798:	d02b      	beq.n	80047f2 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685a      	ldr	r2, [r3, #4]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047a8:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047aa:	e022      	b.n	80047f2 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b2:	d01e      	beq.n	80047f2 <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047b4:	f7fd fb10 	bl	8001dd8 <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	68ba      	ldr	r2, [r7, #8]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d302      	bcc.n	80047ca <I2C_IsAcknowledgeFailed+0x5a>
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d113      	bne.n	80047f2 <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ce:	f043 0220 	orr.w	r2, r3, #32
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2220      	movs	r2, #32
 80047da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e02e      	b.n	8004850 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	f003 0320 	and.w	r3, r3, #32
 80047fc:	2b20      	cmp	r3, #32
 80047fe:	d1d5      	bne.n	80047ac <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2210      	movs	r2, #16
 8004806:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2220      	movs	r2, #32
 800480e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f7ff fe61 	bl	80044d8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	6859      	ldr	r1, [r3, #4]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	4b0d      	ldr	r3, [pc, #52]	; (8004858 <I2C_IsAcknowledgeFailed+0xe8>)
 8004822:	400b      	ands	r3, r1
 8004824:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800482a:	f043 0204 	orr.w	r2, r3, #4
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2220      	movs	r2, #32
 8004836:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e000      	b.n	8004850 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	4618      	mov	r0, r3
 8004852:	3710      	adds	r7, #16
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	fe00e800 	.word	0xfe00e800

0800485c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	607b      	str	r3, [r7, #4]
 8004866:	460b      	mov	r3, r1
 8004868:	817b      	strh	r3, [r7, #10]
 800486a:	4613      	mov	r3, r2
 800486c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	685a      	ldr	r2, [r3, #4]
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	0d5b      	lsrs	r3, r3, #21
 8004878:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800487c:	4b0d      	ldr	r3, [pc, #52]	; (80048b4 <I2C_TransferConfig+0x58>)
 800487e:	430b      	orrs	r3, r1
 8004880:	43db      	mvns	r3, r3
 8004882:	ea02 0103 	and.w	r1, r2, r3
 8004886:	897b      	ldrh	r3, [r7, #10]
 8004888:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800488c:	7a7b      	ldrb	r3, [r7, #9]
 800488e:	041b      	lsls	r3, r3, #16
 8004890:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004894:	431a      	orrs	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	431a      	orrs	r2, r3
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	431a      	orrs	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	430a      	orrs	r2, r1
 80048a4:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80048a6:	bf00      	nop
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	03ff63ff 	.word	0x03ff63ff

080048b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b20      	cmp	r3, #32
 80048cc:	d138      	bne.n	8004940 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d101      	bne.n	80048dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80048d8:	2302      	movs	r3, #2
 80048da:	e032      	b.n	8004942 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2224      	movs	r2, #36	; 0x24
 80048e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0201 	bic.w	r2, r2, #1
 80048fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800490a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	6819      	ldr	r1, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	683a      	ldr	r2, [r7, #0]
 8004918:	430a      	orrs	r2, r1
 800491a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f042 0201 	orr.w	r2, r2, #1
 800492a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2220      	movs	r2, #32
 8004930:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800493c:	2300      	movs	r3, #0
 800493e:	e000      	b.n	8004942 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004940:	2302      	movs	r3, #2
  }
}
 8004942:	4618      	mov	r0, r3
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800494e:	b480      	push	{r7}
 8004950:	b085      	sub	sp, #20
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
 8004956:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800495e:	b2db      	uxtb	r3, r3
 8004960:	2b20      	cmp	r3, #32
 8004962:	d139      	bne.n	80049d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800496a:	2b01      	cmp	r3, #1
 800496c:	d101      	bne.n	8004972 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800496e:	2302      	movs	r3, #2
 8004970:	e033      	b.n	80049da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2201      	movs	r2, #1
 8004976:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2224      	movs	r2, #36	; 0x24
 800497e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 0201 	bic.w	r2, r2, #1
 8004990:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80049a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	021b      	lsls	r3, r3, #8
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0201 	orr.w	r2, r2, #1
 80049c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2220      	movs	r2, #32
 80049c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80049d4:	2300      	movs	r3, #0
 80049d6:	e000      	b.n	80049da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80049d8:	2302      	movs	r3, #2
  }
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3714      	adds	r7, #20
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
	...

080049e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	1d3b      	adds	r3, r7, #4
 80049f2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049f4:	1d3b      	adds	r3, r7, #4
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d102      	bne.n	8004a02 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	f000 bf01 	b.w	8005804 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a02:	1d3b      	adds	r3, r7, #4
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0301 	and.w	r3, r3, #1
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	f000 8160 	beq.w	8004cd2 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004a12:	4bae      	ldr	r3, [pc, #696]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	f003 030c 	and.w	r3, r3, #12
 8004a1a:	2b04      	cmp	r3, #4
 8004a1c:	d00c      	beq.n	8004a38 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a1e:	4bab      	ldr	r3, [pc, #684]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f003 030c 	and.w	r3, r3, #12
 8004a26:	2b08      	cmp	r3, #8
 8004a28:	d159      	bne.n	8004ade <HAL_RCC_OscConfig+0xf6>
 8004a2a:	4ba8      	ldr	r3, [pc, #672]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8004a32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a36:	d152      	bne.n	8004ade <HAL_RCC_OscConfig+0xf6>
 8004a38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a3c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a40:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004a44:	fa93 f3a3 	rbit	r3, r3
 8004a48:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004a4c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a50:	fab3 f383 	clz	r3, r3
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	095b      	lsrs	r3, r3, #5
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	f043 0301 	orr.w	r3, r3, #1
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d102      	bne.n	8004a6a <HAL_RCC_OscConfig+0x82>
 8004a64:	4b99      	ldr	r3, [pc, #612]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	e015      	b.n	8004a96 <HAL_RCC_OscConfig+0xae>
 8004a6a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a6e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a72:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8004a76:	fa93 f3a3 	rbit	r3, r3
 8004a7a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8004a7e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a82:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004a86:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8004a8a:	fa93 f3a3 	rbit	r3, r3
 8004a8e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004a92:	4b8e      	ldr	r3, [pc, #568]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a96:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004a9a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8004a9e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8004aa2:	fa92 f2a2 	rbit	r2, r2
 8004aa6:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8004aaa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004aae:	fab2 f282 	clz	r2, r2
 8004ab2:	b2d2      	uxtb	r2, r2
 8004ab4:	f042 0220 	orr.w	r2, r2, #32
 8004ab8:	b2d2      	uxtb	r2, r2
 8004aba:	f002 021f 	and.w	r2, r2, #31
 8004abe:	2101      	movs	r1, #1
 8004ac0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f000 8102 	beq.w	8004cd0 <HAL_RCC_OscConfig+0x2e8>
 8004acc:	1d3b      	adds	r3, r7, #4
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f040 80fc 	bne.w	8004cd0 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	f000 be93 	b.w	8005804 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ade:	1d3b      	adds	r3, r7, #4
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ae8:	d106      	bne.n	8004af8 <HAL_RCC_OscConfig+0x110>
 8004aea:	4b78      	ldr	r3, [pc, #480]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a77      	ldr	r2, [pc, #476]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004af0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004af4:	6013      	str	r3, [r2, #0]
 8004af6:	e030      	b.n	8004b5a <HAL_RCC_OscConfig+0x172>
 8004af8:	1d3b      	adds	r3, r7, #4
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d10c      	bne.n	8004b1c <HAL_RCC_OscConfig+0x134>
 8004b02:	4b72      	ldr	r3, [pc, #456]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a71      	ldr	r2, [pc, #452]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004b08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b0c:	6013      	str	r3, [r2, #0]
 8004b0e:	4b6f      	ldr	r3, [pc, #444]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a6e      	ldr	r2, [pc, #440]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004b14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b18:	6013      	str	r3, [r2, #0]
 8004b1a:	e01e      	b.n	8004b5a <HAL_RCC_OscConfig+0x172>
 8004b1c:	1d3b      	adds	r3, r7, #4
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b26:	d10c      	bne.n	8004b42 <HAL_RCC_OscConfig+0x15a>
 8004b28:	4b68      	ldr	r3, [pc, #416]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a67      	ldr	r2, [pc, #412]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004b2e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b32:	6013      	str	r3, [r2, #0]
 8004b34:	4b65      	ldr	r3, [pc, #404]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a64      	ldr	r2, [pc, #400]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004b3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b3e:	6013      	str	r3, [r2, #0]
 8004b40:	e00b      	b.n	8004b5a <HAL_RCC_OscConfig+0x172>
 8004b42:	4b62      	ldr	r3, [pc, #392]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a61      	ldr	r2, [pc, #388]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004b48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b4c:	6013      	str	r3, [r2, #0]
 8004b4e:	4b5f      	ldr	r3, [pc, #380]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a5e      	ldr	r2, [pc, #376]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004b54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b58:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b5a:	1d3b      	adds	r3, r7, #4
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d059      	beq.n	8004c18 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b64:	f7fd f938 	bl	8001dd8 <HAL_GetTick>
 8004b68:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b6c:	e00a      	b.n	8004b84 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b6e:	f7fd f933 	bl	8001dd8 <HAL_GetTick>
 8004b72:	4602      	mov	r2, r0
 8004b74:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	2b64      	cmp	r3, #100	; 0x64
 8004b7c:	d902      	bls.n	8004b84 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	f000 be40 	b.w	8005804 <HAL_RCC_OscConfig+0xe1c>
 8004b84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b88:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8004b90:	fa93 f3a3 	rbit	r3, r3
 8004b94:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8004b98:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b9c:	fab3 f383 	clz	r3, r3
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	095b      	lsrs	r3, r3, #5
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	f043 0301 	orr.w	r3, r3, #1
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d102      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x1ce>
 8004bb0:	4b46      	ldr	r3, [pc, #280]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	e015      	b.n	8004be2 <HAL_RCC_OscConfig+0x1fa>
 8004bb6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bba:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bbe:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8004bc2:	fa93 f3a3 	rbit	r3, r3
 8004bc6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8004bca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bce:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004bd2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004bd6:	fa93 f3a3 	rbit	r3, r3
 8004bda:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004bde:	4b3b      	ldr	r3, [pc, #236]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004be6:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8004bea:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8004bee:	fa92 f2a2 	rbit	r2, r2
 8004bf2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8004bf6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004bfa:	fab2 f282 	clz	r2, r2
 8004bfe:	b2d2      	uxtb	r2, r2
 8004c00:	f042 0220 	orr.w	r2, r2, #32
 8004c04:	b2d2      	uxtb	r2, r2
 8004c06:	f002 021f 	and.w	r2, r2, #31
 8004c0a:	2101      	movs	r1, #1
 8004c0c:	fa01 f202 	lsl.w	r2, r1, r2
 8004c10:	4013      	ands	r3, r2
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d0ab      	beq.n	8004b6e <HAL_RCC_OscConfig+0x186>
 8004c16:	e05c      	b.n	8004cd2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c18:	f7fd f8de 	bl	8001dd8 <HAL_GetTick>
 8004c1c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c20:	e00a      	b.n	8004c38 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c22:	f7fd f8d9 	bl	8001dd8 <HAL_GetTick>
 8004c26:	4602      	mov	r2, r0
 8004c28:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	2b64      	cmp	r3, #100	; 0x64
 8004c30:	d902      	bls.n	8004c38 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	f000 bde6 	b.w	8005804 <HAL_RCC_OscConfig+0xe1c>
 8004c38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c3c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c40:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004c44:	fa93 f3a3 	rbit	r3, r3
 8004c48:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8004c4c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c50:	fab3 f383 	clz	r3, r3
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	095b      	lsrs	r3, r3, #5
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	f043 0301 	orr.w	r3, r3, #1
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d102      	bne.n	8004c6a <HAL_RCC_OscConfig+0x282>
 8004c64:	4b19      	ldr	r3, [pc, #100]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	e015      	b.n	8004c96 <HAL_RCC_OscConfig+0x2ae>
 8004c6a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c6e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c72:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8004c76:	fa93 f3a3 	rbit	r3, r3
 8004c7a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8004c7e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c82:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004c86:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8004c8a:	fa93 f3a3 	rbit	r3, r3
 8004c8e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004c92:	4b0e      	ldr	r3, [pc, #56]	; (8004ccc <HAL_RCC_OscConfig+0x2e4>)
 8004c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c96:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c9a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8004c9e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8004ca2:	fa92 f2a2 	rbit	r2, r2
 8004ca6:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8004caa:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004cae:	fab2 f282 	clz	r2, r2
 8004cb2:	b2d2      	uxtb	r2, r2
 8004cb4:	f042 0220 	orr.w	r2, r2, #32
 8004cb8:	b2d2      	uxtb	r2, r2
 8004cba:	f002 021f 	and.w	r2, r2, #31
 8004cbe:	2101      	movs	r1, #1
 8004cc0:	fa01 f202 	lsl.w	r2, r1, r2
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1ab      	bne.n	8004c22 <HAL_RCC_OscConfig+0x23a>
 8004cca:	e002      	b.n	8004cd2 <HAL_RCC_OscConfig+0x2ea>
 8004ccc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cd2:	1d3b      	adds	r3, r7, #4
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0302 	and.w	r3, r3, #2
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 8170 	beq.w	8004fc2 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004ce2:	4bd0      	ldr	r3, [pc, #832]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	f003 030c 	and.w	r3, r3, #12
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00c      	beq.n	8004d08 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004cee:	4bcd      	ldr	r3, [pc, #820]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f003 030c 	and.w	r3, r3, #12
 8004cf6:	2b08      	cmp	r3, #8
 8004cf8:	d16d      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x3ee>
 8004cfa:	4bca      	ldr	r3, [pc, #808]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8004d02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d06:	d166      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x3ee>
 8004d08:	2302      	movs	r3, #2
 8004d0a:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d0e:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8004d12:	fa93 f3a3 	rbit	r3, r3
 8004d16:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8004d1a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d1e:	fab3 f383 	clz	r3, r3
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	095b      	lsrs	r3, r3, #5
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	f043 0301 	orr.w	r3, r3, #1
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d102      	bne.n	8004d38 <HAL_RCC_OscConfig+0x350>
 8004d32:	4bbc      	ldr	r3, [pc, #752]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	e013      	b.n	8004d60 <HAL_RCC_OscConfig+0x378>
 8004d38:	2302      	movs	r3, #2
 8004d3a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d3e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004d42:	fa93 f3a3 	rbit	r3, r3
 8004d46:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004d50:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004d54:	fa93 f3a3 	rbit	r3, r3
 8004d58:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004d5c:	4bb1      	ldr	r3, [pc, #708]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d60:	2202      	movs	r2, #2
 8004d62:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004d66:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8004d6a:	fa92 f2a2 	rbit	r2, r2
 8004d6e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8004d72:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004d76:	fab2 f282 	clz	r2, r2
 8004d7a:	b2d2      	uxtb	r2, r2
 8004d7c:	f042 0220 	orr.w	r2, r2, #32
 8004d80:	b2d2      	uxtb	r2, r2
 8004d82:	f002 021f 	and.w	r2, r2, #31
 8004d86:	2101      	movs	r1, #1
 8004d88:	fa01 f202 	lsl.w	r2, r1, r2
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d007      	beq.n	8004da2 <HAL_RCC_OscConfig+0x3ba>
 8004d92:	1d3b      	adds	r3, r7, #4
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d002      	beq.n	8004da2 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	f000 bd31 	b.w	8005804 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004da2:	4ba0      	ldr	r3, [pc, #640]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004daa:	1d3b      	adds	r3, r7, #4
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	21f8      	movs	r1, #248	; 0xf8
 8004db2:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db6:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8004dba:	fa91 f1a1 	rbit	r1, r1
 8004dbe:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8004dc2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004dc6:	fab1 f181 	clz	r1, r1
 8004dca:	b2c9      	uxtb	r1, r1
 8004dcc:	408b      	lsls	r3, r1
 8004dce:	4995      	ldr	r1, [pc, #596]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dd4:	e0f5      	b.n	8004fc2 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004dd6:	1d3b      	adds	r3, r7, #4
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f000 8085 	beq.w	8004eec <HAL_RCC_OscConfig+0x504>
 8004de2:	2301      	movs	r3, #1
 8004de4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8004dec:	fa93 f3a3 	rbit	r3, r3
 8004df0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8004df4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004df8:	fab3 f383 	clz	r3, r3
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004e02:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004e06:	009b      	lsls	r3, r3, #2
 8004e08:	461a      	mov	r2, r3
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e0e:	f7fc ffe3 	bl	8001dd8 <HAL_GetTick>
 8004e12:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e16:	e00a      	b.n	8004e2e <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e18:	f7fc ffde 	bl	8001dd8 <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d902      	bls.n	8004e2e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	f000 bceb 	b.w	8005804 <HAL_RCC_OscConfig+0xe1c>
 8004e2e:	2302      	movs	r3, #2
 8004e30:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e34:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8004e38:	fa93 f3a3 	rbit	r3, r3
 8004e3c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8004e40:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e44:	fab3 f383 	clz	r3, r3
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	095b      	lsrs	r3, r3, #5
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	f043 0301 	orr.w	r3, r3, #1
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d102      	bne.n	8004e5e <HAL_RCC_OscConfig+0x476>
 8004e58:	4b72      	ldr	r3, [pc, #456]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	e013      	b.n	8004e86 <HAL_RCC_OscConfig+0x49e>
 8004e5e:	2302      	movs	r3, #2
 8004e60:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e64:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8004e68:	fa93 f3a3 	rbit	r3, r3
 8004e6c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8004e70:	2302      	movs	r3, #2
 8004e72:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004e76:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004e7a:	fa93 f3a3 	rbit	r3, r3
 8004e7e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004e82:	4b68      	ldr	r3, [pc, #416]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e86:	2202      	movs	r2, #2
 8004e88:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8004e8c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8004e90:	fa92 f2a2 	rbit	r2, r2
 8004e94:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8004e98:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004e9c:	fab2 f282 	clz	r2, r2
 8004ea0:	b2d2      	uxtb	r2, r2
 8004ea2:	f042 0220 	orr.w	r2, r2, #32
 8004ea6:	b2d2      	uxtb	r2, r2
 8004ea8:	f002 021f 	and.w	r2, r2, #31
 8004eac:	2101      	movs	r1, #1
 8004eae:	fa01 f202 	lsl.w	r2, r1, r2
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d0af      	beq.n	8004e18 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eb8:	4b5a      	ldr	r3, [pc, #360]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ec0:	1d3b      	adds	r3, r7, #4
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	21f8      	movs	r1, #248	; 0xf8
 8004ec8:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ecc:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8004ed0:	fa91 f1a1 	rbit	r1, r1
 8004ed4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8004ed8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004edc:	fab1 f181 	clz	r1, r1
 8004ee0:	b2c9      	uxtb	r1, r1
 8004ee2:	408b      	lsls	r3, r1
 8004ee4:	494f      	ldr	r1, [pc, #316]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	600b      	str	r3, [r1, #0]
 8004eea:	e06a      	b.n	8004fc2 <HAL_RCC_OscConfig+0x5da>
 8004eec:	2301      	movs	r3, #1
 8004eee:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8004ef6:	fa93 f3a3 	rbit	r3, r3
 8004efa:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8004efe:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f02:	fab3 f383 	clz	r3, r3
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004f0c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	461a      	mov	r2, r3
 8004f14:	2300      	movs	r3, #0
 8004f16:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f18:	f7fc ff5e 	bl	8001dd8 <HAL_GetTick>
 8004f1c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f20:	e00a      	b.n	8004f38 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f22:	f7fc ff59 	bl	8001dd8 <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d902      	bls.n	8004f38 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	f000 bc66 	b.w	8005804 <HAL_RCC_OscConfig+0xe1c>
 8004f38:	2302      	movs	r3, #2
 8004f3a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f3e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004f42:	fa93 f3a3 	rbit	r3, r3
 8004f46:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8004f4a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f4e:	fab3 f383 	clz	r3, r3
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	095b      	lsrs	r3, r3, #5
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	f043 0301 	orr.w	r3, r3, #1
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d102      	bne.n	8004f68 <HAL_RCC_OscConfig+0x580>
 8004f62:	4b30      	ldr	r3, [pc, #192]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	e013      	b.n	8004f90 <HAL_RCC_OscConfig+0x5a8>
 8004f68:	2302      	movs	r3, #2
 8004f6a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004f72:	fa93 f3a3 	rbit	r3, r3
 8004f76:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8004f7a:	2302      	movs	r3, #2
 8004f7c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004f80:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004f84:	fa93 f3a3 	rbit	r3, r3
 8004f88:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004f8c:	4b25      	ldr	r3, [pc, #148]	; (8005024 <HAL_RCC_OscConfig+0x63c>)
 8004f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f90:	2202      	movs	r2, #2
 8004f92:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8004f96:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8004f9a:	fa92 f2a2 	rbit	r2, r2
 8004f9e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8004fa2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004fa6:	fab2 f282 	clz	r2, r2
 8004faa:	b2d2      	uxtb	r2, r2
 8004fac:	f042 0220 	orr.w	r2, r2, #32
 8004fb0:	b2d2      	uxtb	r2, r2
 8004fb2:	f002 021f 	and.w	r2, r2, #31
 8004fb6:	2101      	movs	r1, #1
 8004fb8:	fa01 f202 	lsl.w	r2, r1, r2
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1af      	bne.n	8004f22 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fc2:	1d3b      	adds	r3, r7, #4
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 0308 	and.w	r3, r3, #8
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f000 80da 	beq.w	8005186 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fd2:	1d3b      	adds	r3, r7, #4
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	695b      	ldr	r3, [r3, #20]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d069      	beq.n	80050b0 <HAL_RCC_OscConfig+0x6c8>
 8004fdc:	2301      	movs	r3, #1
 8004fde:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004fe6:	fa93 f3a3 	rbit	r3, r3
 8004fea:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8004fee:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ff2:	fab3 f383 	clz	r3, r3
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	4b0b      	ldr	r3, [pc, #44]	; (8005028 <HAL_RCC_OscConfig+0x640>)
 8004ffc:	4413      	add	r3, r2
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	461a      	mov	r2, r3
 8005002:	2301      	movs	r3, #1
 8005004:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005006:	f7fc fee7 	bl	8001dd8 <HAL_GetTick>
 800500a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800500e:	e00d      	b.n	800502c <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005010:	f7fc fee2 	bl	8001dd8 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	2b02      	cmp	r3, #2
 800501e:	d905      	bls.n	800502c <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e3ef      	b.n	8005804 <HAL_RCC_OscConfig+0xe1c>
 8005024:	40021000 	.word	0x40021000
 8005028:	10908120 	.word	0x10908120
 800502c:	2302      	movs	r3, #2
 800502e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005032:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005036:	fa93 f2a3 	rbit	r2, r3
 800503a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800503e:	601a      	str	r2, [r3, #0]
 8005040:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8005044:	2202      	movs	r2, #2
 8005046:	601a      	str	r2, [r3, #0]
 8005048:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	fa93 f2a3 	rbit	r2, r3
 8005052:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005056:	601a      	str	r2, [r3, #0]
 8005058:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800505c:	2202      	movs	r2, #2
 800505e:	601a      	str	r2, [r3, #0]
 8005060:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	fa93 f2a3 	rbit	r2, r3
 800506a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800506e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005070:	4ba4      	ldr	r3, [pc, #656]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005072:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005074:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005078:	2102      	movs	r1, #2
 800507a:	6019      	str	r1, [r3, #0]
 800507c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	fa93 f1a3 	rbit	r1, r3
 8005086:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800508a:	6019      	str	r1, [r3, #0]
  return result;
 800508c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	fab3 f383 	clz	r3, r3
 8005096:	b2db      	uxtb	r3, r3
 8005098:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800509c:	b2db      	uxtb	r3, r3
 800509e:	f003 031f 	and.w	r3, r3, #31
 80050a2:	2101      	movs	r1, #1
 80050a4:	fa01 f303 	lsl.w	r3, r1, r3
 80050a8:	4013      	ands	r3, r2
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d0b0      	beq.n	8005010 <HAL_RCC_OscConfig+0x628>
 80050ae:	e06a      	b.n	8005186 <HAL_RCC_OscConfig+0x79e>
 80050b0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80050b4:	2201      	movs	r2, #1
 80050b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050b8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	fa93 f2a3 	rbit	r2, r3
 80050c2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80050c6:	601a      	str	r2, [r3, #0]
  return result;
 80050c8:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80050cc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050ce:	fab3 f383 	clz	r3, r3
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	461a      	mov	r2, r3
 80050d6:	4b8c      	ldr	r3, [pc, #560]	; (8005308 <HAL_RCC_OscConfig+0x920>)
 80050d8:	4413      	add	r3, r2
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	461a      	mov	r2, r3
 80050de:	2300      	movs	r3, #0
 80050e0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050e2:	f7fc fe79 	bl	8001dd8 <HAL_GetTick>
 80050e6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050ea:	e009      	b.n	8005100 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050ec:	f7fc fe74 	bl	8001dd8 <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b02      	cmp	r3, #2
 80050fa:	d901      	bls.n	8005100 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e381      	b.n	8005804 <HAL_RCC_OscConfig+0xe1c>
 8005100:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005104:	2202      	movs	r2, #2
 8005106:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005108:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	fa93 f2a3 	rbit	r2, r3
 8005112:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005116:	601a      	str	r2, [r3, #0]
 8005118:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800511c:	2202      	movs	r2, #2
 800511e:	601a      	str	r2, [r3, #0]
 8005120:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	fa93 f2a3 	rbit	r2, r3
 800512a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800512e:	601a      	str	r2, [r3, #0]
 8005130:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005134:	2202      	movs	r2, #2
 8005136:	601a      	str	r2, [r3, #0]
 8005138:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	fa93 f2a3 	rbit	r2, r3
 8005142:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005146:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005148:	4b6e      	ldr	r3, [pc, #440]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 800514a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800514c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005150:	2102      	movs	r1, #2
 8005152:	6019      	str	r1, [r3, #0]
 8005154:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	fa93 f1a3 	rbit	r1, r3
 800515e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005162:	6019      	str	r1, [r3, #0]
  return result;
 8005164:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	fab3 f383 	clz	r3, r3
 800516e:	b2db      	uxtb	r3, r3
 8005170:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005174:	b2db      	uxtb	r3, r3
 8005176:	f003 031f 	and.w	r3, r3, #31
 800517a:	2101      	movs	r1, #1
 800517c:	fa01 f303 	lsl.w	r3, r1, r3
 8005180:	4013      	ands	r3, r2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1b2      	bne.n	80050ec <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005186:	1d3b      	adds	r3, r7, #4
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0304 	and.w	r3, r3, #4
 8005190:	2b00      	cmp	r3, #0
 8005192:	f000 8157 	beq.w	8005444 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005196:	2300      	movs	r3, #0
 8005198:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800519c:	4b59      	ldr	r3, [pc, #356]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 800519e:	69db      	ldr	r3, [r3, #28]
 80051a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d112      	bne.n	80051ce <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051a8:	4b56      	ldr	r3, [pc, #344]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 80051aa:	69db      	ldr	r3, [r3, #28]
 80051ac:	4a55      	ldr	r2, [pc, #340]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 80051ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051b2:	61d3      	str	r3, [r2, #28]
 80051b4:	4b53      	ldr	r3, [pc, #332]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 80051b6:	69db      	ldr	r3, [r3, #28]
 80051b8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80051bc:	f107 030c 	add.w	r3, r7, #12
 80051c0:	601a      	str	r2, [r3, #0]
 80051c2:	f107 030c 	add.w	r3, r7, #12
 80051c6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80051c8:	2301      	movs	r3, #1
 80051ca:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ce:	4b4f      	ldr	r3, [pc, #316]	; (800530c <HAL_RCC_OscConfig+0x924>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d11a      	bne.n	8005210 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051da:	4b4c      	ldr	r3, [pc, #304]	; (800530c <HAL_RCC_OscConfig+0x924>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a4b      	ldr	r2, [pc, #300]	; (800530c <HAL_RCC_OscConfig+0x924>)
 80051e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051e4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051e6:	f7fc fdf7 	bl	8001dd8 <HAL_GetTick>
 80051ea:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ee:	e009      	b.n	8005204 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051f0:	f7fc fdf2 	bl	8001dd8 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b64      	cmp	r3, #100	; 0x64
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e2ff      	b.n	8005804 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005204:	4b41      	ldr	r3, [pc, #260]	; (800530c <HAL_RCC_OscConfig+0x924>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800520c:	2b00      	cmp	r3, #0
 800520e:	d0ef      	beq.n	80051f0 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005210:	1d3b      	adds	r3, r7, #4
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d106      	bne.n	8005228 <HAL_RCC_OscConfig+0x840>
 800521a:	4b3a      	ldr	r3, [pc, #232]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	4a39      	ldr	r2, [pc, #228]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005220:	f043 0301 	orr.w	r3, r3, #1
 8005224:	6213      	str	r3, [r2, #32]
 8005226:	e02f      	b.n	8005288 <HAL_RCC_OscConfig+0x8a0>
 8005228:	1d3b      	adds	r3, r7, #4
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d10c      	bne.n	800524c <HAL_RCC_OscConfig+0x864>
 8005232:	4b34      	ldr	r3, [pc, #208]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	4a33      	ldr	r2, [pc, #204]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005238:	f023 0301 	bic.w	r3, r3, #1
 800523c:	6213      	str	r3, [r2, #32]
 800523e:	4b31      	ldr	r3, [pc, #196]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	4a30      	ldr	r2, [pc, #192]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005244:	f023 0304 	bic.w	r3, r3, #4
 8005248:	6213      	str	r3, [r2, #32]
 800524a:	e01d      	b.n	8005288 <HAL_RCC_OscConfig+0x8a0>
 800524c:	1d3b      	adds	r3, r7, #4
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	2b05      	cmp	r3, #5
 8005254:	d10c      	bne.n	8005270 <HAL_RCC_OscConfig+0x888>
 8005256:	4b2b      	ldr	r3, [pc, #172]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005258:	6a1b      	ldr	r3, [r3, #32]
 800525a:	4a2a      	ldr	r2, [pc, #168]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 800525c:	f043 0304 	orr.w	r3, r3, #4
 8005260:	6213      	str	r3, [r2, #32]
 8005262:	4b28      	ldr	r3, [pc, #160]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005264:	6a1b      	ldr	r3, [r3, #32]
 8005266:	4a27      	ldr	r2, [pc, #156]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005268:	f043 0301 	orr.w	r3, r3, #1
 800526c:	6213      	str	r3, [r2, #32]
 800526e:	e00b      	b.n	8005288 <HAL_RCC_OscConfig+0x8a0>
 8005270:	4b24      	ldr	r3, [pc, #144]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005272:	6a1b      	ldr	r3, [r3, #32]
 8005274:	4a23      	ldr	r2, [pc, #140]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005276:	f023 0301 	bic.w	r3, r3, #1
 800527a:	6213      	str	r3, [r2, #32]
 800527c:	4b21      	ldr	r3, [pc, #132]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 800527e:	6a1b      	ldr	r3, [r3, #32]
 8005280:	4a20      	ldr	r2, [pc, #128]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005282:	f023 0304 	bic.w	r3, r3, #4
 8005286:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005288:	1d3b      	adds	r3, r7, #4
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d06a      	beq.n	8005368 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005292:	f7fc fda1 	bl	8001dd8 <HAL_GetTick>
 8005296:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800529a:	e00b      	b.n	80052b4 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800529c:	f7fc fd9c 	bl	8001dd8 <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d901      	bls.n	80052b4 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80052b0:	2303      	movs	r3, #3
 80052b2:	e2a7      	b.n	8005804 <HAL_RCC_OscConfig+0xe1c>
 80052b4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80052b8:	2202      	movs	r2, #2
 80052ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052bc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	fa93 f2a3 	rbit	r2, r3
 80052c6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80052d0:	2202      	movs	r2, #2
 80052d2:	601a      	str	r2, [r3, #0]
 80052d4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	fa93 f2a3 	rbit	r2, r3
 80052de:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80052e2:	601a      	str	r2, [r3, #0]
  return result;
 80052e4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80052e8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052ea:	fab3 f383 	clz	r3, r3
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	095b      	lsrs	r3, r3, #5
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	f043 0302 	orr.w	r3, r3, #2
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d108      	bne.n	8005310 <HAL_RCC_OscConfig+0x928>
 80052fe:	4b01      	ldr	r3, [pc, #4]	; (8005304 <HAL_RCC_OscConfig+0x91c>)
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	e013      	b.n	800532c <HAL_RCC_OscConfig+0x944>
 8005304:	40021000 	.word	0x40021000
 8005308:	10908120 	.word	0x10908120
 800530c:	40007000 	.word	0x40007000
 8005310:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005314:	2202      	movs	r2, #2
 8005316:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005318:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	fa93 f2a3 	rbit	r2, r3
 8005322:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005326:	601a      	str	r2, [r3, #0]
 8005328:	4bc0      	ldr	r3, [pc, #768]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 800532a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005330:	2102      	movs	r1, #2
 8005332:	6011      	str	r1, [r2, #0]
 8005334:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005338:	6812      	ldr	r2, [r2, #0]
 800533a:	fa92 f1a2 	rbit	r1, r2
 800533e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005342:	6011      	str	r1, [r2, #0]
  return result;
 8005344:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005348:	6812      	ldr	r2, [r2, #0]
 800534a:	fab2 f282 	clz	r2, r2
 800534e:	b2d2      	uxtb	r2, r2
 8005350:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005354:	b2d2      	uxtb	r2, r2
 8005356:	f002 021f 	and.w	r2, r2, #31
 800535a:	2101      	movs	r1, #1
 800535c:	fa01 f202 	lsl.w	r2, r1, r2
 8005360:	4013      	ands	r3, r2
 8005362:	2b00      	cmp	r3, #0
 8005364:	d09a      	beq.n	800529c <HAL_RCC_OscConfig+0x8b4>
 8005366:	e063      	b.n	8005430 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005368:	f7fc fd36 	bl	8001dd8 <HAL_GetTick>
 800536c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005370:	e00b      	b.n	800538a <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005372:	f7fc fd31 	bl	8001dd8 <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005382:	4293      	cmp	r3, r2
 8005384:	d901      	bls.n	800538a <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	e23c      	b.n	8005804 <HAL_RCC_OscConfig+0xe1c>
 800538a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800538e:	2202      	movs	r2, #2
 8005390:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005392:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	fa93 f2a3 	rbit	r2, r3
 800539c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80053a0:	601a      	str	r2, [r3, #0]
 80053a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80053a6:	2202      	movs	r2, #2
 80053a8:	601a      	str	r2, [r3, #0]
 80053aa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	fa93 f2a3 	rbit	r2, r3
 80053b4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80053b8:	601a      	str	r2, [r3, #0]
  return result;
 80053ba:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80053be:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053c0:	fab3 f383 	clz	r3, r3
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	095b      	lsrs	r3, r3, #5
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	f043 0302 	orr.w	r3, r3, #2
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d102      	bne.n	80053da <HAL_RCC_OscConfig+0x9f2>
 80053d4:	4b95      	ldr	r3, [pc, #596]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 80053d6:	6a1b      	ldr	r3, [r3, #32]
 80053d8:	e00d      	b.n	80053f6 <HAL_RCC_OscConfig+0xa0e>
 80053da:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80053de:	2202      	movs	r2, #2
 80053e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053e2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	fa93 f2a3 	rbit	r2, r3
 80053ec:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80053f0:	601a      	str	r2, [r3, #0]
 80053f2:	4b8e      	ldr	r3, [pc, #568]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 80053f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f6:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80053fa:	2102      	movs	r1, #2
 80053fc:	6011      	str	r1, [r2, #0]
 80053fe:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8005402:	6812      	ldr	r2, [r2, #0]
 8005404:	fa92 f1a2 	rbit	r1, r2
 8005408:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800540c:	6011      	str	r1, [r2, #0]
  return result;
 800540e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005412:	6812      	ldr	r2, [r2, #0]
 8005414:	fab2 f282 	clz	r2, r2
 8005418:	b2d2      	uxtb	r2, r2
 800541a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800541e:	b2d2      	uxtb	r2, r2
 8005420:	f002 021f 	and.w	r2, r2, #31
 8005424:	2101      	movs	r1, #1
 8005426:	fa01 f202 	lsl.w	r2, r1, r2
 800542a:	4013      	ands	r3, r2
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1a0      	bne.n	8005372 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005430:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8005434:	2b01      	cmp	r3, #1
 8005436:	d105      	bne.n	8005444 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005438:	4b7c      	ldr	r3, [pc, #496]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 800543a:	69db      	ldr	r3, [r3, #28]
 800543c:	4a7b      	ldr	r2, [pc, #492]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 800543e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005442:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005444:	1d3b      	adds	r3, r7, #4
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	2b00      	cmp	r3, #0
 800544c:	f000 81d9 	beq.w	8005802 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005450:	4b76      	ldr	r3, [pc, #472]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f003 030c 	and.w	r3, r3, #12
 8005458:	2b08      	cmp	r3, #8
 800545a:	f000 81a6 	beq.w	80057aa <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800545e:	1d3b      	adds	r3, r7, #4
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	699b      	ldr	r3, [r3, #24]
 8005464:	2b02      	cmp	r3, #2
 8005466:	f040 811e 	bne.w	80056a6 <HAL_RCC_OscConfig+0xcbe>
 800546a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800546e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005472:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005474:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	fa93 f2a3 	rbit	r2, r3
 800547e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005482:	601a      	str	r2, [r3, #0]
  return result;
 8005484:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005488:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800548a:	fab3 f383 	clz	r3, r3
 800548e:	b2db      	uxtb	r3, r3
 8005490:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005494:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	461a      	mov	r2, r3
 800549c:	2300      	movs	r3, #0
 800549e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054a0:	f7fc fc9a 	bl	8001dd8 <HAL_GetTick>
 80054a4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054a8:	e009      	b.n	80054be <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054aa:	f7fc fc95 	bl	8001dd8 <HAL_GetTick>
 80054ae:	4602      	mov	r2, r0
 80054b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d901      	bls.n	80054be <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e1a2      	b.n	8005804 <HAL_RCC_OscConfig+0xe1c>
 80054be:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80054c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054c8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	fa93 f2a3 	rbit	r2, r3
 80054d2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80054d6:	601a      	str	r2, [r3, #0]
  return result;
 80054d8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80054dc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054de:	fab3 f383 	clz	r3, r3
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	095b      	lsrs	r3, r3, #5
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	f043 0301 	orr.w	r3, r3, #1
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d102      	bne.n	80054f8 <HAL_RCC_OscConfig+0xb10>
 80054f2:	4b4e      	ldr	r3, [pc, #312]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	e01b      	b.n	8005530 <HAL_RCC_OscConfig+0xb48>
 80054f8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80054fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005500:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005502:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	fa93 f2a3 	rbit	r2, r3
 800550c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005510:	601a      	str	r2, [r3, #0]
 8005512:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005516:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800551a:	601a      	str	r2, [r3, #0]
 800551c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	fa93 f2a3 	rbit	r2, r3
 8005526:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	4b3f      	ldr	r3, [pc, #252]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 800552e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005530:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8005534:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005538:	6011      	str	r1, [r2, #0]
 800553a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800553e:	6812      	ldr	r2, [r2, #0]
 8005540:	fa92 f1a2 	rbit	r1, r2
 8005544:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005548:	6011      	str	r1, [r2, #0]
  return result;
 800554a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800554e:	6812      	ldr	r2, [r2, #0]
 8005550:	fab2 f282 	clz	r2, r2
 8005554:	b2d2      	uxtb	r2, r2
 8005556:	f042 0220 	orr.w	r2, r2, #32
 800555a:	b2d2      	uxtb	r2, r2
 800555c:	f002 021f 	and.w	r2, r2, #31
 8005560:	2101      	movs	r1, #1
 8005562:	fa01 f202 	lsl.w	r2, r1, r2
 8005566:	4013      	ands	r3, r2
 8005568:	2b00      	cmp	r3, #0
 800556a:	d19e      	bne.n	80054aa <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800556c:	4b2f      	ldr	r3, [pc, #188]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 800556e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005570:	f023 020f 	bic.w	r2, r3, #15
 8005574:	1d3b      	adds	r3, r7, #4
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	492c      	ldr	r1, [pc, #176]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 800557c:	4313      	orrs	r3, r2
 800557e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8005580:	4b2a      	ldr	r3, [pc, #168]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8005588:	1d3b      	adds	r3, r7, #4
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	6a19      	ldr	r1, [r3, #32]
 800558e:	1d3b      	adds	r3, r7, #4
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	69db      	ldr	r3, [r3, #28]
 8005594:	430b      	orrs	r3, r1
 8005596:	4925      	ldr	r1, [pc, #148]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 8005598:	4313      	orrs	r3, r2
 800559a:	604b      	str	r3, [r1, #4]
 800559c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80055a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80055a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055a6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	fa93 f2a3 	rbit	r2, r3
 80055b0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80055b4:	601a      	str	r2, [r3, #0]
  return result;
 80055b6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80055ba:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055bc:	fab3 f383 	clz	r3, r3
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80055c6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	461a      	mov	r2, r3
 80055ce:	2301      	movs	r3, #1
 80055d0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055d2:	f7fc fc01 	bl	8001dd8 <HAL_GetTick>
 80055d6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80055da:	e009      	b.n	80055f0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055dc:	f7fc fbfc 	bl	8001dd8 <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	2b02      	cmp	r3, #2
 80055ea:	d901      	bls.n	80055f0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e109      	b.n	8005804 <HAL_RCC_OscConfig+0xe1c>
 80055f0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80055f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	fa93 f2a3 	rbit	r2, r3
 8005604:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005608:	601a      	str	r2, [r3, #0]
  return result;
 800560a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800560e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005610:	fab3 f383 	clz	r3, r3
 8005614:	b2db      	uxtb	r3, r3
 8005616:	095b      	lsrs	r3, r3, #5
 8005618:	b2db      	uxtb	r3, r3
 800561a:	f043 0301 	orr.w	r3, r3, #1
 800561e:	b2db      	uxtb	r3, r3
 8005620:	2b01      	cmp	r3, #1
 8005622:	d105      	bne.n	8005630 <HAL_RCC_OscConfig+0xc48>
 8005624:	4b01      	ldr	r3, [pc, #4]	; (800562c <HAL_RCC_OscConfig+0xc44>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	e01e      	b.n	8005668 <HAL_RCC_OscConfig+0xc80>
 800562a:	bf00      	nop
 800562c:	40021000 	.word	0x40021000
 8005630:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005634:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005638:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800563a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	fa93 f2a3 	rbit	r2, r3
 8005644:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005648:	601a      	str	r2, [r3, #0]
 800564a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800564e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005652:	601a      	str	r2, [r3, #0]
 8005654:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	fa93 f2a3 	rbit	r2, r3
 800565e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005662:	601a      	str	r2, [r3, #0]
 8005664:	4b6a      	ldr	r3, [pc, #424]	; (8005810 <HAL_RCC_OscConfig+0xe28>)
 8005666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005668:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800566c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005670:	6011      	str	r1, [r2, #0]
 8005672:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8005676:	6812      	ldr	r2, [r2, #0]
 8005678:	fa92 f1a2 	rbit	r1, r2
 800567c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005680:	6011      	str	r1, [r2, #0]
  return result;
 8005682:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005686:	6812      	ldr	r2, [r2, #0]
 8005688:	fab2 f282 	clz	r2, r2
 800568c:	b2d2      	uxtb	r2, r2
 800568e:	f042 0220 	orr.w	r2, r2, #32
 8005692:	b2d2      	uxtb	r2, r2
 8005694:	f002 021f 	and.w	r2, r2, #31
 8005698:	2101      	movs	r1, #1
 800569a:	fa01 f202 	lsl.w	r2, r1, r2
 800569e:	4013      	ands	r3, r2
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d09b      	beq.n	80055dc <HAL_RCC_OscConfig+0xbf4>
 80056a4:	e0ad      	b.n	8005802 <HAL_RCC_OscConfig+0xe1a>
 80056a6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80056aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80056ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	fa93 f2a3 	rbit	r2, r3
 80056ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80056be:	601a      	str	r2, [r3, #0]
  return result;
 80056c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80056c4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056c6:	fab3 f383 	clz	r3, r3
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80056d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	461a      	mov	r2, r3
 80056d8:	2300      	movs	r3, #0
 80056da:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056dc:	f7fc fb7c 	bl	8001dd8 <HAL_GetTick>
 80056e0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056e4:	e009      	b.n	80056fa <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056e6:	f7fc fb77 	bl	8001dd8 <HAL_GetTick>
 80056ea:	4602      	mov	r2, r0
 80056ec:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	2b02      	cmp	r3, #2
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e084      	b.n	8005804 <HAL_RCC_OscConfig+0xe1c>
 80056fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80056fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005702:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005704:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	fa93 f2a3 	rbit	r2, r3
 800570e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005712:	601a      	str	r2, [r3, #0]
  return result;
 8005714:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005718:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800571a:	fab3 f383 	clz	r3, r3
 800571e:	b2db      	uxtb	r3, r3
 8005720:	095b      	lsrs	r3, r3, #5
 8005722:	b2db      	uxtb	r3, r3
 8005724:	f043 0301 	orr.w	r3, r3, #1
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b01      	cmp	r3, #1
 800572c:	d102      	bne.n	8005734 <HAL_RCC_OscConfig+0xd4c>
 800572e:	4b38      	ldr	r3, [pc, #224]	; (8005810 <HAL_RCC_OscConfig+0xe28>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	e01b      	b.n	800576c <HAL_RCC_OscConfig+0xd84>
 8005734:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005738:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800573c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	fa93 f2a3 	rbit	r2, r3
 8005748:	f107 0320 	add.w	r3, r7, #32
 800574c:	601a      	str	r2, [r3, #0]
 800574e:	f107 031c 	add.w	r3, r7, #28
 8005752:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005756:	601a      	str	r2, [r3, #0]
 8005758:	f107 031c 	add.w	r3, r7, #28
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	fa93 f2a3 	rbit	r2, r3
 8005762:	f107 0318 	add.w	r3, r7, #24
 8005766:	601a      	str	r2, [r3, #0]
 8005768:	4b29      	ldr	r3, [pc, #164]	; (8005810 <HAL_RCC_OscConfig+0xe28>)
 800576a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576c:	f107 0214 	add.w	r2, r7, #20
 8005770:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005774:	6011      	str	r1, [r2, #0]
 8005776:	f107 0214 	add.w	r2, r7, #20
 800577a:	6812      	ldr	r2, [r2, #0]
 800577c:	fa92 f1a2 	rbit	r1, r2
 8005780:	f107 0210 	add.w	r2, r7, #16
 8005784:	6011      	str	r1, [r2, #0]
  return result;
 8005786:	f107 0210 	add.w	r2, r7, #16
 800578a:	6812      	ldr	r2, [r2, #0]
 800578c:	fab2 f282 	clz	r2, r2
 8005790:	b2d2      	uxtb	r2, r2
 8005792:	f042 0220 	orr.w	r2, r2, #32
 8005796:	b2d2      	uxtb	r2, r2
 8005798:	f002 021f 	and.w	r2, r2, #31
 800579c:	2101      	movs	r1, #1
 800579e:	fa01 f202 	lsl.w	r2, r1, r2
 80057a2:	4013      	ands	r3, r2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d19e      	bne.n	80056e6 <HAL_RCC_OscConfig+0xcfe>
 80057a8:	e02b      	b.n	8005802 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057aa:	1d3b      	adds	r3, r7, #4
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	699b      	ldr	r3, [r3, #24]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d101      	bne.n	80057b8 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e025      	b.n	8005804 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80057b8:	4b15      	ldr	r3, [pc, #84]	; (8005810 <HAL_RCC_OscConfig+0xe28>)
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80057c0:	4b13      	ldr	r3, [pc, #76]	; (8005810 <HAL_RCC_OscConfig+0xe28>)
 80057c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c4:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80057c8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80057cc:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80057d0:	1d3b      	adds	r3, r7, #4
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d111      	bne.n	80057fe <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80057da:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80057de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80057e2:	1d3b      	adds	r3, r7, #4
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d108      	bne.n	80057fe <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80057ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80057f0:	f003 020f 	and.w	r2, r3, #15
 80057f4:	1d3b      	adds	r3, r7, #4
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d001      	beq.n	8005802 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e000      	b.n	8005804 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	40021000 	.word	0x40021000

08005814 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b09e      	sub	sp, #120	; 0x78
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800581e:	2300      	movs	r3, #0
 8005820:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d101      	bne.n	800582c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e162      	b.n	8005af2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800582c:	4b90      	ldr	r3, [pc, #576]	; (8005a70 <HAL_RCC_ClockConfig+0x25c>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 0307 	and.w	r3, r3, #7
 8005834:	683a      	ldr	r2, [r7, #0]
 8005836:	429a      	cmp	r2, r3
 8005838:	d910      	bls.n	800585c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800583a:	4b8d      	ldr	r3, [pc, #564]	; (8005a70 <HAL_RCC_ClockConfig+0x25c>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f023 0207 	bic.w	r2, r3, #7
 8005842:	498b      	ldr	r1, [pc, #556]	; (8005a70 <HAL_RCC_ClockConfig+0x25c>)
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	4313      	orrs	r3, r2
 8005848:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800584a:	4b89      	ldr	r3, [pc, #548]	; (8005a70 <HAL_RCC_ClockConfig+0x25c>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f003 0307 	and.w	r3, r3, #7
 8005852:	683a      	ldr	r2, [r7, #0]
 8005854:	429a      	cmp	r2, r3
 8005856:	d001      	beq.n	800585c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e14a      	b.n	8005af2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0302 	and.w	r3, r3, #2
 8005864:	2b00      	cmp	r3, #0
 8005866:	d008      	beq.n	800587a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005868:	4b82      	ldr	r3, [pc, #520]	; (8005a74 <HAL_RCC_ClockConfig+0x260>)
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	497f      	ldr	r1, [pc, #508]	; (8005a74 <HAL_RCC_ClockConfig+0x260>)
 8005876:	4313      	orrs	r3, r2
 8005878:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	f000 80dc 	beq.w	8005a40 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	2b01      	cmp	r3, #1
 800588e:	d13c      	bne.n	800590a <HAL_RCC_ClockConfig+0xf6>
 8005890:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005894:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005896:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005898:	fa93 f3a3 	rbit	r3, r3
 800589c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800589e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058a0:	fab3 f383 	clz	r3, r3
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	095b      	lsrs	r3, r3, #5
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	f043 0301 	orr.w	r3, r3, #1
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d102      	bne.n	80058ba <HAL_RCC_ClockConfig+0xa6>
 80058b4:	4b6f      	ldr	r3, [pc, #444]	; (8005a74 <HAL_RCC_ClockConfig+0x260>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	e00f      	b.n	80058da <HAL_RCC_ClockConfig+0xc6>
 80058ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80058be:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80058c2:	fa93 f3a3 	rbit	r3, r3
 80058c6:	667b      	str	r3, [r7, #100]	; 0x64
 80058c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80058cc:	663b      	str	r3, [r7, #96]	; 0x60
 80058ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80058d0:	fa93 f3a3 	rbit	r3, r3
 80058d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80058d6:	4b67      	ldr	r3, [pc, #412]	; (8005a74 <HAL_RCC_ClockConfig+0x260>)
 80058d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80058de:	65ba      	str	r2, [r7, #88]	; 0x58
 80058e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80058e2:	fa92 f2a2 	rbit	r2, r2
 80058e6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80058e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80058ea:	fab2 f282 	clz	r2, r2
 80058ee:	b2d2      	uxtb	r2, r2
 80058f0:	f042 0220 	orr.w	r2, r2, #32
 80058f4:	b2d2      	uxtb	r2, r2
 80058f6:	f002 021f 	and.w	r2, r2, #31
 80058fa:	2101      	movs	r1, #1
 80058fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005900:	4013      	ands	r3, r2
 8005902:	2b00      	cmp	r3, #0
 8005904:	d17b      	bne.n	80059fe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e0f3      	b.n	8005af2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	2b02      	cmp	r3, #2
 8005910:	d13c      	bne.n	800598c <HAL_RCC_ClockConfig+0x178>
 8005912:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005916:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005918:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800591a:	fa93 f3a3 	rbit	r3, r3
 800591e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005920:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005922:	fab3 f383 	clz	r3, r3
 8005926:	b2db      	uxtb	r3, r3
 8005928:	095b      	lsrs	r3, r3, #5
 800592a:	b2db      	uxtb	r3, r3
 800592c:	f043 0301 	orr.w	r3, r3, #1
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b01      	cmp	r3, #1
 8005934:	d102      	bne.n	800593c <HAL_RCC_ClockConfig+0x128>
 8005936:	4b4f      	ldr	r3, [pc, #316]	; (8005a74 <HAL_RCC_ClockConfig+0x260>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	e00f      	b.n	800595c <HAL_RCC_ClockConfig+0x148>
 800593c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005940:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005942:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005944:	fa93 f3a3 	rbit	r3, r3
 8005948:	647b      	str	r3, [r7, #68]	; 0x44
 800594a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800594e:	643b      	str	r3, [r7, #64]	; 0x40
 8005950:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005952:	fa93 f3a3 	rbit	r3, r3
 8005956:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005958:	4b46      	ldr	r3, [pc, #280]	; (8005a74 <HAL_RCC_ClockConfig+0x260>)
 800595a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005960:	63ba      	str	r2, [r7, #56]	; 0x38
 8005962:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005964:	fa92 f2a2 	rbit	r2, r2
 8005968:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800596a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800596c:	fab2 f282 	clz	r2, r2
 8005970:	b2d2      	uxtb	r2, r2
 8005972:	f042 0220 	orr.w	r2, r2, #32
 8005976:	b2d2      	uxtb	r2, r2
 8005978:	f002 021f 	and.w	r2, r2, #31
 800597c:	2101      	movs	r1, #1
 800597e:	fa01 f202 	lsl.w	r2, r1, r2
 8005982:	4013      	ands	r3, r2
 8005984:	2b00      	cmp	r3, #0
 8005986:	d13a      	bne.n	80059fe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e0b2      	b.n	8005af2 <HAL_RCC_ClockConfig+0x2de>
 800598c:	2302      	movs	r3, #2
 800598e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005992:	fa93 f3a3 	rbit	r3, r3
 8005996:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800599a:	fab3 f383 	clz	r3, r3
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	095b      	lsrs	r3, r3, #5
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	f043 0301 	orr.w	r3, r3, #1
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d102      	bne.n	80059b4 <HAL_RCC_ClockConfig+0x1a0>
 80059ae:	4b31      	ldr	r3, [pc, #196]	; (8005a74 <HAL_RCC_ClockConfig+0x260>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	e00d      	b.n	80059d0 <HAL_RCC_ClockConfig+0x1bc>
 80059b4:	2302      	movs	r3, #2
 80059b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ba:	fa93 f3a3 	rbit	r3, r3
 80059be:	627b      	str	r3, [r7, #36]	; 0x24
 80059c0:	2302      	movs	r3, #2
 80059c2:	623b      	str	r3, [r7, #32]
 80059c4:	6a3b      	ldr	r3, [r7, #32]
 80059c6:	fa93 f3a3 	rbit	r3, r3
 80059ca:	61fb      	str	r3, [r7, #28]
 80059cc:	4b29      	ldr	r3, [pc, #164]	; (8005a74 <HAL_RCC_ClockConfig+0x260>)
 80059ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d0:	2202      	movs	r2, #2
 80059d2:	61ba      	str	r2, [r7, #24]
 80059d4:	69ba      	ldr	r2, [r7, #24]
 80059d6:	fa92 f2a2 	rbit	r2, r2
 80059da:	617a      	str	r2, [r7, #20]
  return result;
 80059dc:	697a      	ldr	r2, [r7, #20]
 80059de:	fab2 f282 	clz	r2, r2
 80059e2:	b2d2      	uxtb	r2, r2
 80059e4:	f042 0220 	orr.w	r2, r2, #32
 80059e8:	b2d2      	uxtb	r2, r2
 80059ea:	f002 021f 	and.w	r2, r2, #31
 80059ee:	2101      	movs	r1, #1
 80059f0:	fa01 f202 	lsl.w	r2, r1, r2
 80059f4:	4013      	ands	r3, r2
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e079      	b.n	8005af2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059fe:	4b1d      	ldr	r3, [pc, #116]	; (8005a74 <HAL_RCC_ClockConfig+0x260>)
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	f023 0203 	bic.w	r2, r3, #3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	491a      	ldr	r1, [pc, #104]	; (8005a74 <HAL_RCC_ClockConfig+0x260>)
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a10:	f7fc f9e2 	bl	8001dd8 <HAL_GetTick>
 8005a14:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a16:	e00a      	b.n	8005a2e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a18:	f7fc f9de 	bl	8001dd8 <HAL_GetTick>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a20:	1ad3      	subs	r3, r2, r3
 8005a22:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d901      	bls.n	8005a2e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005a2a:	2303      	movs	r3, #3
 8005a2c:	e061      	b.n	8005af2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a2e:	4b11      	ldr	r3, [pc, #68]	; (8005a74 <HAL_RCC_ClockConfig+0x260>)
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	f003 020c 	and.w	r2, r3, #12
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d1eb      	bne.n	8005a18 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a40:	4b0b      	ldr	r3, [pc, #44]	; (8005a70 <HAL_RCC_ClockConfig+0x25c>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0307 	and.w	r3, r3, #7
 8005a48:	683a      	ldr	r2, [r7, #0]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d214      	bcs.n	8005a78 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a4e:	4b08      	ldr	r3, [pc, #32]	; (8005a70 <HAL_RCC_ClockConfig+0x25c>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f023 0207 	bic.w	r2, r3, #7
 8005a56:	4906      	ldr	r1, [pc, #24]	; (8005a70 <HAL_RCC_ClockConfig+0x25c>)
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a5e:	4b04      	ldr	r3, [pc, #16]	; (8005a70 <HAL_RCC_ClockConfig+0x25c>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 0307 	and.w	r3, r3, #7
 8005a66:	683a      	ldr	r2, [r7, #0]
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d005      	beq.n	8005a78 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e040      	b.n	8005af2 <HAL_RCC_ClockConfig+0x2de>
 8005a70:	40022000 	.word	0x40022000
 8005a74:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0304 	and.w	r3, r3, #4
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d008      	beq.n	8005a96 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a84:	4b1d      	ldr	r3, [pc, #116]	; (8005afc <HAL_RCC_ClockConfig+0x2e8>)
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	491a      	ldr	r1, [pc, #104]	; (8005afc <HAL_RCC_ClockConfig+0x2e8>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0308 	and.w	r3, r3, #8
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d009      	beq.n	8005ab6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005aa2:	4b16      	ldr	r3, [pc, #88]	; (8005afc <HAL_RCC_ClockConfig+0x2e8>)
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	00db      	lsls	r3, r3, #3
 8005ab0:	4912      	ldr	r1, [pc, #72]	; (8005afc <HAL_RCC_ClockConfig+0x2e8>)
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005ab6:	f000 f829 	bl	8005b0c <HAL_RCC_GetSysClockFreq>
 8005aba:	4601      	mov	r1, r0
 8005abc:	4b0f      	ldr	r3, [pc, #60]	; (8005afc <HAL_RCC_ClockConfig+0x2e8>)
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ac4:	22f0      	movs	r2, #240	; 0xf0
 8005ac6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ac8:	693a      	ldr	r2, [r7, #16]
 8005aca:	fa92 f2a2 	rbit	r2, r2
 8005ace:	60fa      	str	r2, [r7, #12]
  return result;
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	fab2 f282 	clz	r2, r2
 8005ad6:	b2d2      	uxtb	r2, r2
 8005ad8:	40d3      	lsrs	r3, r2
 8005ada:	4a09      	ldr	r2, [pc, #36]	; (8005b00 <HAL_RCC_ClockConfig+0x2ec>)
 8005adc:	5cd3      	ldrb	r3, [r2, r3]
 8005ade:	fa21 f303 	lsr.w	r3, r1, r3
 8005ae2:	4a08      	ldr	r2, [pc, #32]	; (8005b04 <HAL_RCC_ClockConfig+0x2f0>)
 8005ae4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005ae6:	4b08      	ldr	r3, [pc, #32]	; (8005b08 <HAL_RCC_ClockConfig+0x2f4>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4618      	mov	r0, r3
 8005aec:	f7fc f930 	bl	8001d50 <HAL_InitTick>
  
  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3778      	adds	r7, #120	; 0x78
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	40021000 	.word	0x40021000
 8005b00:	080110d8 	.word	0x080110d8
 8005b04:	20000000 	.word	0x20000000
 8005b08:	20000008 	.word	0x20000008

08005b0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b08b      	sub	sp, #44	; 0x2c
 8005b10:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005b12:	2300      	movs	r3, #0
 8005b14:	61fb      	str	r3, [r7, #28]
 8005b16:	2300      	movs	r3, #0
 8005b18:	61bb      	str	r3, [r7, #24]
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	627b      	str	r3, [r7, #36]	; 0x24
 8005b1e:	2300      	movs	r3, #0
 8005b20:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005b22:	2300      	movs	r3, #0
 8005b24:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005b26:	4b2a      	ldr	r3, [pc, #168]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	f003 030c 	and.w	r3, r3, #12
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	d002      	beq.n	8005b3c <HAL_RCC_GetSysClockFreq+0x30>
 8005b36:	2b08      	cmp	r3, #8
 8005b38:	d003      	beq.n	8005b42 <HAL_RCC_GetSysClockFreq+0x36>
 8005b3a:	e03f      	b.n	8005bbc <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005b3c:	4b25      	ldr	r3, [pc, #148]	; (8005bd4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005b3e:	623b      	str	r3, [r7, #32]
      break;
 8005b40:	e03f      	b.n	8005bc2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005b48:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005b4c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b4e:	68ba      	ldr	r2, [r7, #8]
 8005b50:	fa92 f2a2 	rbit	r2, r2
 8005b54:	607a      	str	r2, [r7, #4]
  return result;
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	fab2 f282 	clz	r2, r2
 8005b5c:	b2d2      	uxtb	r2, r2
 8005b5e:	40d3      	lsrs	r3, r2
 8005b60:	4a1d      	ldr	r2, [pc, #116]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005b62:	5cd3      	ldrb	r3, [r2, r3]
 8005b64:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005b66:	4b1a      	ldr	r3, [pc, #104]	; (8005bd0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b6a:	f003 030f 	and.w	r3, r3, #15
 8005b6e:	220f      	movs	r2, #15
 8005b70:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b72:	693a      	ldr	r2, [r7, #16]
 8005b74:	fa92 f2a2 	rbit	r2, r2
 8005b78:	60fa      	str	r2, [r7, #12]
  return result;
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	fab2 f282 	clz	r2, r2
 8005b80:	b2d2      	uxtb	r2, r2
 8005b82:	40d3      	lsrs	r3, r2
 8005b84:	4a15      	ldr	r2, [pc, #84]	; (8005bdc <HAL_RCC_GetSysClockFreq+0xd0>)
 8005b86:	5cd3      	ldrb	r3, [r2, r3]
 8005b88:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8005b8a:	69fb      	ldr	r3, [r7, #28]
 8005b8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d008      	beq.n	8005ba6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b94:	4a0f      	ldr	r2, [pc, #60]	; (8005bd4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	fb02 f303 	mul.w	r3, r2, r3
 8005ba2:	627b      	str	r3, [r7, #36]	; 0x24
 8005ba4:	e007      	b.n	8005bb6 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005ba6:	4a0b      	ldr	r2, [pc, #44]	; (8005bd4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	fb02 f303 	mul.w	r3, r2, r3
 8005bb4:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb8:	623b      	str	r3, [r7, #32]
      break;
 8005bba:	e002      	b.n	8005bc2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005bbc:	4b05      	ldr	r3, [pc, #20]	; (8005bd4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005bbe:	623b      	str	r3, [r7, #32]
      break;
 8005bc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005bc2:	6a3b      	ldr	r3, [r7, #32]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	372c      	adds	r7, #44	; 0x2c
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr
 8005bd0:	40021000 	.word	0x40021000
 8005bd4:	007a1200 	.word	0x007a1200
 8005bd8:	080110f0 	.word	0x080110f0
 8005bdc:	08011100 	.word	0x08011100

08005be0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005be0:	b480      	push	{r7}
 8005be2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005be4:	4b03      	ldr	r3, [pc, #12]	; (8005bf4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005be6:	681b      	ldr	r3, [r3, #0]
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	20000000 	.word	0x20000000

08005bf8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005bfe:	f7ff ffef 	bl	8005be0 <HAL_RCC_GetHCLKFreq>
 8005c02:	4601      	mov	r1, r0
 8005c04:	4b0b      	ldr	r3, [pc, #44]	; (8005c34 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005c0c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005c10:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	fa92 f2a2 	rbit	r2, r2
 8005c18:	603a      	str	r2, [r7, #0]
  return result;
 8005c1a:	683a      	ldr	r2, [r7, #0]
 8005c1c:	fab2 f282 	clz	r2, r2
 8005c20:	b2d2      	uxtb	r2, r2
 8005c22:	40d3      	lsrs	r3, r2
 8005c24:	4a04      	ldr	r2, [pc, #16]	; (8005c38 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005c26:	5cd3      	ldrb	r3, [r2, r3]
 8005c28:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3708      	adds	r7, #8
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}
 8005c34:	40021000 	.word	0x40021000
 8005c38:	080110e8 	.word	0x080110e8

08005c3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b082      	sub	sp, #8
 8005c40:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005c42:	f7ff ffcd 	bl	8005be0 <HAL_RCC_GetHCLKFreq>
 8005c46:	4601      	mov	r1, r0
 8005c48:	4b0b      	ldr	r3, [pc, #44]	; (8005c78 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005c50:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005c54:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	fa92 f2a2 	rbit	r2, r2
 8005c5c:	603a      	str	r2, [r7, #0]
  return result;
 8005c5e:	683a      	ldr	r2, [r7, #0]
 8005c60:	fab2 f282 	clz	r2, r2
 8005c64:	b2d2      	uxtb	r2, r2
 8005c66:	40d3      	lsrs	r3, r2
 8005c68:	4a04      	ldr	r2, [pc, #16]	; (8005c7c <HAL_RCC_GetPCLK2Freq+0x40>)
 8005c6a:	5cd3      	ldrb	r3, [r2, r3]
 8005c6c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005c70:	4618      	mov	r0, r3
 8005c72:	3708      	adds	r7, #8
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}
 8005c78:	40021000 	.word	0x40021000
 8005c7c:	080110e8 	.word	0x080110e8

08005c80 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b092      	sub	sp, #72	; 0x48
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005c90:	2300      	movs	r3, #0
 8005c92:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f000 80d4 	beq.w	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ca4:	4b4e      	ldr	r3, [pc, #312]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ca6:	69db      	ldr	r3, [r3, #28]
 8005ca8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10e      	bne.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cb0:	4b4b      	ldr	r3, [pc, #300]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	4a4a      	ldr	r2, [pc, #296]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005cb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cba:	61d3      	str	r3, [r2, #28]
 8005cbc:	4b48      	ldr	r3, [pc, #288]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005cbe:	69db      	ldr	r3, [r3, #28]
 8005cc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cc4:	60bb      	str	r3, [r7, #8]
 8005cc6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cce:	4b45      	ldr	r3, [pc, #276]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d118      	bne.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cda:	4b42      	ldr	r3, [pc, #264]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a41      	ldr	r2, [pc, #260]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ce0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ce4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ce6:	f7fc f877 	bl	8001dd8 <HAL_GetTick>
 8005cea:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cec:	e008      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cee:	f7fc f873 	bl	8001dd8 <HAL_GetTick>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cf6:	1ad3      	subs	r3, r2, r3
 8005cf8:	2b64      	cmp	r3, #100	; 0x64
 8005cfa:	d901      	bls.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005cfc:	2303      	movs	r3, #3
 8005cfe:	e1d6      	b.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d00:	4b38      	ldr	r3, [pc, #224]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d0f0      	beq.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005d0c:	4b34      	ldr	r3, [pc, #208]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d0e:	6a1b      	ldr	r3, [r3, #32]
 8005d10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d14:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005d16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	f000 8084 	beq.w	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d26:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d07c      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d2c:	4b2c      	ldr	r3, [pc, #176]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d2e:	6a1b      	ldr	r3, [r3, #32]
 8005d30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d3e:	fa93 f3a3 	rbit	r3, r3
 8005d42:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005d44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d46:	fab3 f383 	clz	r3, r3
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	4b26      	ldr	r3, [pc, #152]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005d50:	4413      	add	r3, r2
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	461a      	mov	r2, r3
 8005d56:	2301      	movs	r3, #1
 8005d58:	6013      	str	r3, [r2, #0]
 8005d5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d5e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d62:	fa93 f3a3 	rbit	r3, r3
 8005d66:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d6a:	fab3 f383 	clz	r3, r3
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	461a      	mov	r2, r3
 8005d72:	4b1d      	ldr	r3, [pc, #116]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005d74:	4413      	add	r3, r2
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	461a      	mov	r2, r3
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005d7e:	4a18      	ldr	r2, [pc, #96]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d82:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005d84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d86:	f003 0301 	and.w	r3, r3, #1
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d04b      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d8e:	f7fc f823 	bl	8001dd8 <HAL_GetTick>
 8005d92:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d94:	e00a      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d96:	f7fc f81f 	bl	8001dd8 <HAL_GetTick>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d901      	bls.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005da8:	2303      	movs	r3, #3
 8005daa:	e180      	b.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005dac:	2302      	movs	r3, #2
 8005dae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005db2:	fa93 f3a3 	rbit	r3, r3
 8005db6:	627b      	str	r3, [r7, #36]	; 0x24
 8005db8:	2302      	movs	r3, #2
 8005dba:	623b      	str	r3, [r7, #32]
 8005dbc:	6a3b      	ldr	r3, [r7, #32]
 8005dbe:	fa93 f3a3 	rbit	r3, r3
 8005dc2:	61fb      	str	r3, [r7, #28]
  return result;
 8005dc4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dc6:	fab3 f383 	clz	r3, r3
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	095b      	lsrs	r3, r3, #5
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	f043 0302 	orr.w	r3, r3, #2
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d108      	bne.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005dda:	4b01      	ldr	r3, [pc, #4]	; (8005de0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ddc:	6a1b      	ldr	r3, [r3, #32]
 8005dde:	e00d      	b.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005de0:	40021000 	.word	0x40021000
 8005de4:	40007000 	.word	0x40007000
 8005de8:	10908100 	.word	0x10908100
 8005dec:	2302      	movs	r3, #2
 8005dee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005df0:	69bb      	ldr	r3, [r7, #24]
 8005df2:	fa93 f3a3 	rbit	r3, r3
 8005df6:	617b      	str	r3, [r7, #20]
 8005df8:	4ba0      	ldr	r3, [pc, #640]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfc:	2202      	movs	r2, #2
 8005dfe:	613a      	str	r2, [r7, #16]
 8005e00:	693a      	ldr	r2, [r7, #16]
 8005e02:	fa92 f2a2 	rbit	r2, r2
 8005e06:	60fa      	str	r2, [r7, #12]
  return result;
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	fab2 f282 	clz	r2, r2
 8005e0e:	b2d2      	uxtb	r2, r2
 8005e10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e14:	b2d2      	uxtb	r2, r2
 8005e16:	f002 021f 	and.w	r2, r2, #31
 8005e1a:	2101      	movs	r1, #1
 8005e1c:	fa01 f202 	lsl.w	r2, r1, r2
 8005e20:	4013      	ands	r3, r2
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d0b7      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005e26:	4b95      	ldr	r3, [pc, #596]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	4992      	ldr	r1, [pc, #584]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005e34:	4313      	orrs	r3, r2
 8005e36:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005e38:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d105      	bne.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e40:	4b8e      	ldr	r3, [pc, #568]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005e42:	69db      	ldr	r3, [r3, #28]
 8005e44:	4a8d      	ldr	r2, [pc, #564]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005e46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e4a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d008      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e58:	4b88      	ldr	r3, [pc, #544]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e5c:	f023 0203 	bic.w	r2, r3, #3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	4985      	ldr	r1, [pc, #532]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f003 0302 	and.w	r3, r3, #2
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d008      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e76:	4b81      	ldr	r3, [pc, #516]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e7a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	497e      	ldr	r1, [pc, #504]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005e84:	4313      	orrs	r3, r2
 8005e86:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 0304 	and.w	r3, r3, #4
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d008      	beq.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005e94:	4b79      	ldr	r3, [pc, #484]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e98:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	691b      	ldr	r3, [r3, #16]
 8005ea0:	4976      	ldr	r1, [pc, #472]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 0320 	and.w	r3, r3, #32
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d008      	beq.n	8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005eb2:	4b72      	ldr	r3, [pc, #456]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb6:	f023 0210 	bic.w	r2, r3, #16
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	69db      	ldr	r3, [r3, #28]
 8005ebe:	496f      	ldr	r1, [pc, #444]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d008      	beq.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005ed0:	4b6a      	ldr	r3, [pc, #424]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005edc:	4967      	ldr	r1, [pc, #412]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d008      	beq.n	8005f00 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005eee:	4b63      	ldr	r3, [pc, #396]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef2:	f023 0220 	bic.w	r2, r3, #32
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	4960      	ldr	r1, [pc, #384]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005efc:	4313      	orrs	r3, r2
 8005efe:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d008      	beq.n	8005f1e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005f0c:	4b5b      	ldr	r3, [pc, #364]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f10:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f18:	4958      	ldr	r1, [pc, #352]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f003 0308 	and.w	r3, r3, #8
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d008      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f2a:	4b54      	ldr	r3, [pc, #336]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f2e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	4951      	ldr	r1, [pc, #324]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 0310 	and.w	r3, r3, #16
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d008      	beq.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005f48:	4b4c      	ldr	r3, [pc, #304]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	699b      	ldr	r3, [r3, #24]
 8005f54:	4949      	ldr	r1, [pc, #292]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d008      	beq.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005f66:	4b45      	ldr	r3, [pc, #276]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f72:	4942      	ldr	r1, [pc, #264]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005f74:	4313      	orrs	r3, r2
 8005f76:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d008      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005f84:	4b3d      	ldr	r3, [pc, #244]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f88:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f90:	493a      	ldr	r1, [pc, #232]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005f92:	4313      	orrs	r3, r2
 8005f94:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d008      	beq.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005fa2:	4b36      	ldr	r3, [pc, #216]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa6:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fae:	4933      	ldr	r1, [pc, #204]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d008      	beq.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005fc0:	4b2e      	ldr	r3, [pc, #184]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fcc:	492b      	ldr	r1, [pc, #172]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d008      	beq.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005fde:	4b27      	ldr	r3, [pc, #156]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fea:	4924      	ldr	r1, [pc, #144]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005fec:	4313      	orrs	r3, r2
 8005fee:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d008      	beq.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8005ffc:	4b1f      	ldr	r3, [pc, #124]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006000:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006008:	491c      	ldr	r1, [pc, #112]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800600a:	4313      	orrs	r3, r2
 800600c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d008      	beq.n	800602c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800601a:	4b18      	ldr	r3, [pc, #96]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800601c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800601e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006026:	4915      	ldr	r1, [pc, #84]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006028:	4313      	orrs	r3, r2
 800602a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d008      	beq.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006038:	4b10      	ldr	r3, [pc, #64]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800603a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800603c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006044:	490d      	ldr	r1, [pc, #52]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006046:	4313      	orrs	r3, r2
 8006048:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d008      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8006056:	4b09      	ldr	r3, [pc, #36]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800605a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006062:	4906      	ldr	r1, [pc, #24]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006064:	4313      	orrs	r3, r2
 8006066:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00c      	beq.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8006074:	4b01      	ldr	r3, [pc, #4]	; (800607c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006078:	e002      	b.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800607a:	bf00      	nop
 800607c:	40021000 	.word	0x40021000
 8006080:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006088:	490b      	ldr	r1, [pc, #44]	; (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800608a:	4313      	orrs	r3, r2
 800608c:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006096:	2b00      	cmp	r3, #0
 8006098:	d008      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800609a:	4b07      	ldr	r3, [pc, #28]	; (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800609c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800609e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060a6:	4904      	ldr	r1, [pc, #16]	; (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80060a8:	4313      	orrs	r3, r2
 80060aa:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80060ac:	2300      	movs	r3, #0
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3748      	adds	r7, #72	; 0x48
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
 80060b6:	bf00      	nop
 80060b8:	40021000 	.word	0x40021000

080060bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b082      	sub	sp, #8
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d101      	bne.n	80060ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e049      	b.n	8006162 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d106      	bne.n	80060e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f7fb fbf8 	bl	80018d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2202      	movs	r2, #2
 80060ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	3304      	adds	r3, #4
 80060f8:	4619      	mov	r1, r3
 80060fa:	4610      	mov	r0, r2
 80060fc:	f000 f94a 	bl	8006394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3708      	adds	r7, #8
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}
	...

0800616c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b086      	sub	sp, #24
 8006170:	af00      	add	r7, sp, #0
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006178:	2300      	movs	r3, #0
 800617a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006182:	2b01      	cmp	r3, #1
 8006184:	d101      	bne.n	800618a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006186:	2302      	movs	r3, #2
 8006188:	e0ff      	b.n	800638a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2b14      	cmp	r3, #20
 8006196:	f200 80f0 	bhi.w	800637a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800619a:	a201      	add	r2, pc, #4	; (adr r2, 80061a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800619c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a0:	080061f5 	.word	0x080061f5
 80061a4:	0800637b 	.word	0x0800637b
 80061a8:	0800637b 	.word	0x0800637b
 80061ac:	0800637b 	.word	0x0800637b
 80061b0:	08006235 	.word	0x08006235
 80061b4:	0800637b 	.word	0x0800637b
 80061b8:	0800637b 	.word	0x0800637b
 80061bc:	0800637b 	.word	0x0800637b
 80061c0:	08006277 	.word	0x08006277
 80061c4:	0800637b 	.word	0x0800637b
 80061c8:	0800637b 	.word	0x0800637b
 80061cc:	0800637b 	.word	0x0800637b
 80061d0:	080062b7 	.word	0x080062b7
 80061d4:	0800637b 	.word	0x0800637b
 80061d8:	0800637b 	.word	0x0800637b
 80061dc:	0800637b 	.word	0x0800637b
 80061e0:	080062f9 	.word	0x080062f9
 80061e4:	0800637b 	.word	0x0800637b
 80061e8:	0800637b 	.word	0x0800637b
 80061ec:	0800637b 	.word	0x0800637b
 80061f0:	08006339 	.word	0x08006339
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68b9      	ldr	r1, [r7, #8]
 80061fa:	4618      	mov	r0, r3
 80061fc:	f000 f968 	bl	80064d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	699a      	ldr	r2, [r3, #24]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f042 0208 	orr.w	r2, r2, #8
 800620e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	699a      	ldr	r2, [r3, #24]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f022 0204 	bic.w	r2, r2, #4
 800621e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	6999      	ldr	r1, [r3, #24]
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	691a      	ldr	r2, [r3, #16]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	430a      	orrs	r2, r1
 8006230:	619a      	str	r2, [r3, #24]
      break;
 8006232:	e0a5      	b.n	8006380 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	68b9      	ldr	r1, [r7, #8]
 800623a:	4618      	mov	r0, r3
 800623c:	f000 f9e2 	bl	8006604 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	699a      	ldr	r2, [r3, #24]
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800624e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	699a      	ldr	r2, [r3, #24]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800625e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	6999      	ldr	r1, [r3, #24]
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	691b      	ldr	r3, [r3, #16]
 800626a:	021a      	lsls	r2, r3, #8
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	430a      	orrs	r2, r1
 8006272:	619a      	str	r2, [r3, #24]
      break;
 8006274:	e084      	b.n	8006380 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68b9      	ldr	r1, [r7, #8]
 800627c:	4618      	mov	r0, r3
 800627e:	f000 fa55 	bl	800672c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	69da      	ldr	r2, [r3, #28]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f042 0208 	orr.w	r2, r2, #8
 8006290:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	69da      	ldr	r2, [r3, #28]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f022 0204 	bic.w	r2, r2, #4
 80062a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	69d9      	ldr	r1, [r3, #28]
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	691a      	ldr	r2, [r3, #16]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	430a      	orrs	r2, r1
 80062b2:	61da      	str	r2, [r3, #28]
      break;
 80062b4:	e064      	b.n	8006380 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	68b9      	ldr	r1, [r7, #8]
 80062bc:	4618      	mov	r0, r3
 80062be:	f000 fac7 	bl	8006850 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	69da      	ldr	r2, [r3, #28]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	69da      	ldr	r2, [r3, #28]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	69d9      	ldr	r1, [r3, #28]
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	691b      	ldr	r3, [r3, #16]
 80062ec:	021a      	lsls	r2, r3, #8
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	430a      	orrs	r2, r1
 80062f4:	61da      	str	r2, [r3, #28]
      break;
 80062f6:	e043      	b.n	8006380 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68b9      	ldr	r1, [r7, #8]
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 fb16 	bl	8006930 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f042 0208 	orr.w	r2, r2, #8
 8006312:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f022 0204 	bic.w	r2, r2, #4
 8006322:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	691a      	ldr	r2, [r3, #16]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	430a      	orrs	r2, r1
 8006334:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006336:	e023      	b.n	8006380 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	68b9      	ldr	r1, [r7, #8]
 800633e:	4618      	mov	r0, r3
 8006340:	f000 fb60 	bl	8006a04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006352:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006362:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	691b      	ldr	r3, [r3, #16]
 800636e:	021a      	lsls	r2, r3, #8
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	430a      	orrs	r2, r1
 8006376:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006378:	e002      	b.n	8006380 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	75fb      	strb	r3, [r7, #23]
      break;
 800637e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006388:	7dfb      	ldrb	r3, [r7, #23]
}
 800638a:	4618      	mov	r0, r3
 800638c:	3718      	adds	r7, #24
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop

08006394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006394:	b480      	push	{r7}
 8006396:	b085      	sub	sp, #20
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4a42      	ldr	r2, [pc, #264]	; (80064b0 <TIM_Base_SetConfig+0x11c>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d013      	beq.n	80063d4 <TIM_Base_SetConfig+0x40>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063b2:	d00f      	beq.n	80063d4 <TIM_Base_SetConfig+0x40>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a3f      	ldr	r2, [pc, #252]	; (80064b4 <TIM_Base_SetConfig+0x120>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d00b      	beq.n	80063d4 <TIM_Base_SetConfig+0x40>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4a3e      	ldr	r2, [pc, #248]	; (80064b8 <TIM_Base_SetConfig+0x124>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d007      	beq.n	80063d4 <TIM_Base_SetConfig+0x40>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a3d      	ldr	r2, [pc, #244]	; (80064bc <TIM_Base_SetConfig+0x128>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d003      	beq.n	80063d4 <TIM_Base_SetConfig+0x40>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a3c      	ldr	r2, [pc, #240]	; (80064c0 <TIM_Base_SetConfig+0x12c>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d108      	bne.n	80063e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	68fa      	ldr	r2, [r7, #12]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	4a31      	ldr	r2, [pc, #196]	; (80064b0 <TIM_Base_SetConfig+0x11c>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d01f      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063f4:	d01b      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	4a2e      	ldr	r2, [pc, #184]	; (80064b4 <TIM_Base_SetConfig+0x120>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d017      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a2d      	ldr	r2, [pc, #180]	; (80064b8 <TIM_Base_SetConfig+0x124>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d013      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a2c      	ldr	r2, [pc, #176]	; (80064bc <TIM_Base_SetConfig+0x128>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d00f      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a2c      	ldr	r2, [pc, #176]	; (80064c4 <TIM_Base_SetConfig+0x130>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d00b      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a2b      	ldr	r2, [pc, #172]	; (80064c8 <TIM_Base_SetConfig+0x134>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d007      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a2a      	ldr	r2, [pc, #168]	; (80064cc <TIM_Base_SetConfig+0x138>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d003      	beq.n	800642e <TIM_Base_SetConfig+0x9a>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a25      	ldr	r2, [pc, #148]	; (80064c0 <TIM_Base_SetConfig+0x12c>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d108      	bne.n	8006440 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	4313      	orrs	r3, r2
 800643e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	695b      	ldr	r3, [r3, #20]
 800644a:	4313      	orrs	r3, r2
 800644c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	68fa      	ldr	r2, [r7, #12]
 8006452:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	689a      	ldr	r2, [r3, #8]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	4a12      	ldr	r2, [pc, #72]	; (80064b0 <TIM_Base_SetConfig+0x11c>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d013      	beq.n	8006494 <TIM_Base_SetConfig+0x100>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4a13      	ldr	r2, [pc, #76]	; (80064bc <TIM_Base_SetConfig+0x128>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d00f      	beq.n	8006494 <TIM_Base_SetConfig+0x100>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	4a13      	ldr	r2, [pc, #76]	; (80064c4 <TIM_Base_SetConfig+0x130>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d00b      	beq.n	8006494 <TIM_Base_SetConfig+0x100>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4a12      	ldr	r2, [pc, #72]	; (80064c8 <TIM_Base_SetConfig+0x134>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d007      	beq.n	8006494 <TIM_Base_SetConfig+0x100>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a11      	ldr	r2, [pc, #68]	; (80064cc <TIM_Base_SetConfig+0x138>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d003      	beq.n	8006494 <TIM_Base_SetConfig+0x100>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a0c      	ldr	r2, [pc, #48]	; (80064c0 <TIM_Base_SetConfig+0x12c>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d103      	bne.n	800649c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	691a      	ldr	r2, [r3, #16]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2201      	movs	r2, #1
 80064a0:	615a      	str	r2, [r3, #20]
}
 80064a2:	bf00      	nop
 80064a4:	3714      	adds	r7, #20
 80064a6:	46bd      	mov	sp, r7
 80064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ac:	4770      	bx	lr
 80064ae:	bf00      	nop
 80064b0:	40012c00 	.word	0x40012c00
 80064b4:	40000400 	.word	0x40000400
 80064b8:	40000800 	.word	0x40000800
 80064bc:	40013400 	.word	0x40013400
 80064c0:	40015000 	.word	0x40015000
 80064c4:	40014000 	.word	0x40014000
 80064c8:	40014400 	.word	0x40014400
 80064cc:	40014800 	.word	0x40014800

080064d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b087      	sub	sp, #28
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a1b      	ldr	r3, [r3, #32]
 80064de:	f023 0201 	bic.w	r2, r3, #1
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6a1b      	ldr	r3, [r3, #32]
 80064ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	699b      	ldr	r3, [r3, #24]
 80064f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f023 0303 	bic.w	r3, r3, #3
 800650a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	68fa      	ldr	r2, [r7, #12]
 8006512:	4313      	orrs	r3, r2
 8006514:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	f023 0302 	bic.w	r3, r3, #2
 800651c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	697a      	ldr	r2, [r7, #20]
 8006524:	4313      	orrs	r3, r2
 8006526:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a30      	ldr	r2, [pc, #192]	; (80065ec <TIM_OC1_SetConfig+0x11c>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d013      	beq.n	8006558 <TIM_OC1_SetConfig+0x88>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a2f      	ldr	r2, [pc, #188]	; (80065f0 <TIM_OC1_SetConfig+0x120>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d00f      	beq.n	8006558 <TIM_OC1_SetConfig+0x88>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a2e      	ldr	r2, [pc, #184]	; (80065f4 <TIM_OC1_SetConfig+0x124>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d00b      	beq.n	8006558 <TIM_OC1_SetConfig+0x88>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4a2d      	ldr	r2, [pc, #180]	; (80065f8 <TIM_OC1_SetConfig+0x128>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d007      	beq.n	8006558 <TIM_OC1_SetConfig+0x88>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a2c      	ldr	r2, [pc, #176]	; (80065fc <TIM_OC1_SetConfig+0x12c>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d003      	beq.n	8006558 <TIM_OC1_SetConfig+0x88>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a2b      	ldr	r2, [pc, #172]	; (8006600 <TIM_OC1_SetConfig+0x130>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d10c      	bne.n	8006572 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	f023 0308 	bic.w	r3, r3, #8
 800655e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	697a      	ldr	r2, [r7, #20]
 8006566:	4313      	orrs	r3, r2
 8006568:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	f023 0304 	bic.w	r3, r3, #4
 8006570:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a1d      	ldr	r2, [pc, #116]	; (80065ec <TIM_OC1_SetConfig+0x11c>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d013      	beq.n	80065a2 <TIM_OC1_SetConfig+0xd2>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a1c      	ldr	r2, [pc, #112]	; (80065f0 <TIM_OC1_SetConfig+0x120>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d00f      	beq.n	80065a2 <TIM_OC1_SetConfig+0xd2>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a1b      	ldr	r2, [pc, #108]	; (80065f4 <TIM_OC1_SetConfig+0x124>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d00b      	beq.n	80065a2 <TIM_OC1_SetConfig+0xd2>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a1a      	ldr	r2, [pc, #104]	; (80065f8 <TIM_OC1_SetConfig+0x128>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d007      	beq.n	80065a2 <TIM_OC1_SetConfig+0xd2>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a19      	ldr	r2, [pc, #100]	; (80065fc <TIM_OC1_SetConfig+0x12c>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d003      	beq.n	80065a2 <TIM_OC1_SetConfig+0xd2>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a18      	ldr	r2, [pc, #96]	; (8006600 <TIM_OC1_SetConfig+0x130>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d111      	bne.n	80065c6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80065b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	699b      	ldr	r3, [r3, #24]
 80065c0:	693a      	ldr	r2, [r7, #16]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	693a      	ldr	r2, [r7, #16]
 80065ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	685a      	ldr	r2, [r3, #4]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	697a      	ldr	r2, [r7, #20]
 80065de:	621a      	str	r2, [r3, #32]
}
 80065e0:	bf00      	nop
 80065e2:	371c      	adds	r7, #28
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr
 80065ec:	40012c00 	.word	0x40012c00
 80065f0:	40013400 	.word	0x40013400
 80065f4:	40014000 	.word	0x40014000
 80065f8:	40014400 	.word	0x40014400
 80065fc:	40014800 	.word	0x40014800
 8006600:	40015000 	.word	0x40015000

08006604 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006604:	b480      	push	{r7}
 8006606:	b087      	sub	sp, #28
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a1b      	ldr	r3, [r3, #32]
 8006612:	f023 0210 	bic.w	r2, r3, #16
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	699b      	ldr	r3, [r3, #24]
 800662a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006632:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800663e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	021b      	lsls	r3, r3, #8
 8006646:	68fa      	ldr	r2, [r7, #12]
 8006648:	4313      	orrs	r3, r2
 800664a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	f023 0320 	bic.w	r3, r3, #32
 8006652:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	011b      	lsls	r3, r3, #4
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	4313      	orrs	r3, r2
 800665e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	4a2c      	ldr	r2, [pc, #176]	; (8006714 <TIM_OC2_SetConfig+0x110>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d007      	beq.n	8006678 <TIM_OC2_SetConfig+0x74>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a2b      	ldr	r2, [pc, #172]	; (8006718 <TIM_OC2_SetConfig+0x114>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d003      	beq.n	8006678 <TIM_OC2_SetConfig+0x74>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4a2a      	ldr	r2, [pc, #168]	; (800671c <TIM_OC2_SetConfig+0x118>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d10d      	bne.n	8006694 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800667e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	011b      	lsls	r3, r3, #4
 8006686:	697a      	ldr	r2, [r7, #20]
 8006688:	4313      	orrs	r3, r2
 800668a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006692:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	4a1f      	ldr	r2, [pc, #124]	; (8006714 <TIM_OC2_SetConfig+0x110>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d013      	beq.n	80066c4 <TIM_OC2_SetConfig+0xc0>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	4a1e      	ldr	r2, [pc, #120]	; (8006718 <TIM_OC2_SetConfig+0x114>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d00f      	beq.n	80066c4 <TIM_OC2_SetConfig+0xc0>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a1e      	ldr	r2, [pc, #120]	; (8006720 <TIM_OC2_SetConfig+0x11c>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d00b      	beq.n	80066c4 <TIM_OC2_SetConfig+0xc0>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a1d      	ldr	r2, [pc, #116]	; (8006724 <TIM_OC2_SetConfig+0x120>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d007      	beq.n	80066c4 <TIM_OC2_SetConfig+0xc0>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a1c      	ldr	r2, [pc, #112]	; (8006728 <TIM_OC2_SetConfig+0x124>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d003      	beq.n	80066c4 <TIM_OC2_SetConfig+0xc0>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a17      	ldr	r2, [pc, #92]	; (800671c <TIM_OC2_SetConfig+0x118>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d113      	bne.n	80066ec <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066ca:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066d2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	695b      	ldr	r3, [r3, #20]
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	693a      	ldr	r2, [r7, #16]
 80066dc:	4313      	orrs	r3, r2
 80066de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	699b      	ldr	r3, [r3, #24]
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	693a      	ldr	r2, [r7, #16]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	693a      	ldr	r2, [r7, #16]
 80066f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	68fa      	ldr	r2, [r7, #12]
 80066f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	685a      	ldr	r2, [r3, #4]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	621a      	str	r2, [r3, #32]
}
 8006706:	bf00      	nop
 8006708:	371c      	adds	r7, #28
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr
 8006712:	bf00      	nop
 8006714:	40012c00 	.word	0x40012c00
 8006718:	40013400 	.word	0x40013400
 800671c:	40015000 	.word	0x40015000
 8006720:	40014000 	.word	0x40014000
 8006724:	40014400 	.word	0x40014400
 8006728:	40014800 	.word	0x40014800

0800672c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800672c:	b480      	push	{r7}
 800672e:	b087      	sub	sp, #28
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a1b      	ldr	r3, [r3, #32]
 800673a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6a1b      	ldr	r3, [r3, #32]
 8006746:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	69db      	ldr	r3, [r3, #28]
 8006752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800675a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800675e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f023 0303 	bic.w	r3, r3, #3
 8006766:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68fa      	ldr	r2, [r7, #12]
 800676e:	4313      	orrs	r3, r2
 8006770:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006778:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	021b      	lsls	r3, r3, #8
 8006780:	697a      	ldr	r2, [r7, #20]
 8006782:	4313      	orrs	r3, r2
 8006784:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a2b      	ldr	r2, [pc, #172]	; (8006838 <TIM_OC3_SetConfig+0x10c>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d007      	beq.n	800679e <TIM_OC3_SetConfig+0x72>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4a2a      	ldr	r2, [pc, #168]	; (800683c <TIM_OC3_SetConfig+0x110>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d003      	beq.n	800679e <TIM_OC3_SetConfig+0x72>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a29      	ldr	r2, [pc, #164]	; (8006840 <TIM_OC3_SetConfig+0x114>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d10d      	bne.n	80067ba <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	021b      	lsls	r3, r3, #8
 80067ac:	697a      	ldr	r2, [r7, #20]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067b8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a1e      	ldr	r2, [pc, #120]	; (8006838 <TIM_OC3_SetConfig+0x10c>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d013      	beq.n	80067ea <TIM_OC3_SetConfig+0xbe>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a1d      	ldr	r2, [pc, #116]	; (800683c <TIM_OC3_SetConfig+0x110>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d00f      	beq.n	80067ea <TIM_OC3_SetConfig+0xbe>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a1d      	ldr	r2, [pc, #116]	; (8006844 <TIM_OC3_SetConfig+0x118>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d00b      	beq.n	80067ea <TIM_OC3_SetConfig+0xbe>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a1c      	ldr	r2, [pc, #112]	; (8006848 <TIM_OC3_SetConfig+0x11c>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d007      	beq.n	80067ea <TIM_OC3_SetConfig+0xbe>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a1b      	ldr	r2, [pc, #108]	; (800684c <TIM_OC3_SetConfig+0x120>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d003      	beq.n	80067ea <TIM_OC3_SetConfig+0xbe>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a16      	ldr	r2, [pc, #88]	; (8006840 <TIM_OC3_SetConfig+0x114>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d113      	bne.n	8006812 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	695b      	ldr	r3, [r3, #20]
 80067fe:	011b      	lsls	r3, r3, #4
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	4313      	orrs	r3, r2
 8006804:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	011b      	lsls	r3, r3, #4
 800680c:	693a      	ldr	r2, [r7, #16]
 800680e:	4313      	orrs	r3, r2
 8006810:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	693a      	ldr	r2, [r7, #16]
 8006816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	685a      	ldr	r2, [r3, #4]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	697a      	ldr	r2, [r7, #20]
 800682a:	621a      	str	r2, [r3, #32]
}
 800682c:	bf00      	nop
 800682e:	371c      	adds	r7, #28
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr
 8006838:	40012c00 	.word	0x40012c00
 800683c:	40013400 	.word	0x40013400
 8006840:	40015000 	.word	0x40015000
 8006844:	40014000 	.word	0x40014000
 8006848:	40014400 	.word	0x40014400
 800684c:	40014800 	.word	0x40014800

08006850 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006850:	b480      	push	{r7}
 8006852:	b087      	sub	sp, #28
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6a1b      	ldr	r3, [r3, #32]
 800685e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a1b      	ldr	r3, [r3, #32]
 800686a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	69db      	ldr	r3, [r3, #28]
 8006876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800687e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800688a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	021b      	lsls	r3, r3, #8
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	4313      	orrs	r3, r2
 8006896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800689e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	031b      	lsls	r3, r3, #12
 80068a6:	693a      	ldr	r2, [r7, #16]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a1a      	ldr	r2, [pc, #104]	; (8006918 <TIM_OC4_SetConfig+0xc8>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d013      	beq.n	80068dc <TIM_OC4_SetConfig+0x8c>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a19      	ldr	r2, [pc, #100]	; (800691c <TIM_OC4_SetConfig+0xcc>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d00f      	beq.n	80068dc <TIM_OC4_SetConfig+0x8c>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4a18      	ldr	r2, [pc, #96]	; (8006920 <TIM_OC4_SetConfig+0xd0>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d00b      	beq.n	80068dc <TIM_OC4_SetConfig+0x8c>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	4a17      	ldr	r2, [pc, #92]	; (8006924 <TIM_OC4_SetConfig+0xd4>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d007      	beq.n	80068dc <TIM_OC4_SetConfig+0x8c>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a16      	ldr	r2, [pc, #88]	; (8006928 <TIM_OC4_SetConfig+0xd8>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d003      	beq.n	80068dc <TIM_OC4_SetConfig+0x8c>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a15      	ldr	r2, [pc, #84]	; (800692c <TIM_OC4_SetConfig+0xdc>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d109      	bne.n	80068f0 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80068e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	695b      	ldr	r3, [r3, #20]
 80068e8:	019b      	lsls	r3, r3, #6
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	697a      	ldr	r2, [r7, #20]
 80068f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	685a      	ldr	r2, [r3, #4]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	693a      	ldr	r2, [r7, #16]
 8006908:	621a      	str	r2, [r3, #32]
}
 800690a:	bf00      	nop
 800690c:	371c      	adds	r7, #28
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr
 8006916:	bf00      	nop
 8006918:	40012c00 	.word	0x40012c00
 800691c:	40013400 	.word	0x40013400
 8006920:	40014000 	.word	0x40014000
 8006924:	40014400 	.word	0x40014400
 8006928:	40014800 	.word	0x40014800
 800692c:	40015000 	.word	0x40015000

08006930 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006930:	b480      	push	{r7}
 8006932:	b087      	sub	sp, #28
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a1b      	ldr	r3, [r3, #32]
 800693e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a1b      	ldr	r3, [r3, #32]
 800694a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800695e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006962:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	68fa      	ldr	r2, [r7, #12]
 800696a:	4313      	orrs	r3, r2
 800696c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006974:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	041b      	lsls	r3, r3, #16
 800697c:	693a      	ldr	r2, [r7, #16]
 800697e:	4313      	orrs	r3, r2
 8006980:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	4a19      	ldr	r2, [pc, #100]	; (80069ec <TIM_OC5_SetConfig+0xbc>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d013      	beq.n	80069b2 <TIM_OC5_SetConfig+0x82>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a18      	ldr	r2, [pc, #96]	; (80069f0 <TIM_OC5_SetConfig+0xc0>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d00f      	beq.n	80069b2 <TIM_OC5_SetConfig+0x82>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4a17      	ldr	r2, [pc, #92]	; (80069f4 <TIM_OC5_SetConfig+0xc4>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d00b      	beq.n	80069b2 <TIM_OC5_SetConfig+0x82>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	4a16      	ldr	r2, [pc, #88]	; (80069f8 <TIM_OC5_SetConfig+0xc8>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d007      	beq.n	80069b2 <TIM_OC5_SetConfig+0x82>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4a15      	ldr	r2, [pc, #84]	; (80069fc <TIM_OC5_SetConfig+0xcc>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d003      	beq.n	80069b2 <TIM_OC5_SetConfig+0x82>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4a14      	ldr	r2, [pc, #80]	; (8006a00 <TIM_OC5_SetConfig+0xd0>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d109      	bne.n	80069c6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	695b      	ldr	r3, [r3, #20]
 80069be:	021b      	lsls	r3, r3, #8
 80069c0:	697a      	ldr	r2, [r7, #20]
 80069c2:	4313      	orrs	r3, r2
 80069c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	697a      	ldr	r2, [r7, #20]
 80069ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	68fa      	ldr	r2, [r7, #12]
 80069d0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	685a      	ldr	r2, [r3, #4]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	693a      	ldr	r2, [r7, #16]
 80069de:	621a      	str	r2, [r3, #32]
}
 80069e0:	bf00      	nop
 80069e2:	371c      	adds	r7, #28
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr
 80069ec:	40012c00 	.word	0x40012c00
 80069f0:	40013400 	.word	0x40013400
 80069f4:	40014000 	.word	0x40014000
 80069f8:	40014400 	.word	0x40014400
 80069fc:	40014800 	.word	0x40014800
 8006a00:	40015000 	.word	0x40015000

08006a04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b087      	sub	sp, #28
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6a1b      	ldr	r3, [r3, #32]
 8006a12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6a1b      	ldr	r3, [r3, #32]
 8006a1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	021b      	lsls	r3, r3, #8
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006a4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	051b      	lsls	r3, r3, #20
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a1a      	ldr	r2, [pc, #104]	; (8006ac4 <TIM_OC6_SetConfig+0xc0>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d013      	beq.n	8006a88 <TIM_OC6_SetConfig+0x84>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a19      	ldr	r2, [pc, #100]	; (8006ac8 <TIM_OC6_SetConfig+0xc4>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d00f      	beq.n	8006a88 <TIM_OC6_SetConfig+0x84>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a18      	ldr	r2, [pc, #96]	; (8006acc <TIM_OC6_SetConfig+0xc8>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d00b      	beq.n	8006a88 <TIM_OC6_SetConfig+0x84>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a17      	ldr	r2, [pc, #92]	; (8006ad0 <TIM_OC6_SetConfig+0xcc>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d007      	beq.n	8006a88 <TIM_OC6_SetConfig+0x84>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a16      	ldr	r2, [pc, #88]	; (8006ad4 <TIM_OC6_SetConfig+0xd0>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d003      	beq.n	8006a88 <TIM_OC6_SetConfig+0x84>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	4a15      	ldr	r2, [pc, #84]	; (8006ad8 <TIM_OC6_SetConfig+0xd4>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d109      	bne.n	8006a9c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a8e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	695b      	ldr	r3, [r3, #20]
 8006a94:	029b      	lsls	r3, r3, #10
 8006a96:	697a      	ldr	r2, [r7, #20]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	697a      	ldr	r2, [r7, #20]
 8006aa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	685a      	ldr	r2, [r3, #4]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	693a      	ldr	r2, [r7, #16]
 8006ab4:	621a      	str	r2, [r3, #32]
}
 8006ab6:	bf00      	nop
 8006ab8:	371c      	adds	r7, #28
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop
 8006ac4:	40012c00 	.word	0x40012c00
 8006ac8:	40013400 	.word	0x40013400
 8006acc:	40014000 	.word	0x40014000
 8006ad0:	40014400 	.word	0x40014400
 8006ad4:	40014800 	.word	0x40014800
 8006ad8:	40015000 	.word	0x40015000

08006adc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b085      	sub	sp, #20
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d101      	bne.n	8006af4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006af0:	2302      	movs	r3, #2
 8006af2:	e06d      	b.n	8006bd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2202      	movs	r2, #2
 8006b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a30      	ldr	r2, [pc, #192]	; (8006bdc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d009      	beq.n	8006b32 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a2f      	ldr	r2, [pc, #188]	; (8006be0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d004      	beq.n	8006b32 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a2d      	ldr	r2, [pc, #180]	; (8006be4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d108      	bne.n	8006b44 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006b38:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	4313      	orrs	r3, r2
 8006b54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a1e      	ldr	r2, [pc, #120]	; (8006bdc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d01d      	beq.n	8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b70:	d018      	beq.n	8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a1c      	ldr	r2, [pc, #112]	; (8006be8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d013      	beq.n	8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a1a      	ldr	r2, [pc, #104]	; (8006bec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d00e      	beq.n	8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a15      	ldr	r2, [pc, #84]	; (8006be0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d009      	beq.n	8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a16      	ldr	r2, [pc, #88]	; (8006bf0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d004      	beq.n	8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a11      	ldr	r2, [pc, #68]	; (8006be4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d10c      	bne.n	8006bbe <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006baa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	68ba      	ldr	r2, [r7, #8]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	68ba      	ldr	r2, [r7, #8]
 8006bbc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006bce:	2300      	movs	r3, #0
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	3714      	adds	r7, #20
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr
 8006bdc:	40012c00 	.word	0x40012c00
 8006be0:	40013400 	.word	0x40013400
 8006be4:	40015000 	.word	0x40015000
 8006be8:	40000400 	.word	0x40000400
 8006bec:	40000800 	.word	0x40000800
 8006bf0:	40014000 	.word	0x40014000

08006bf4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d101      	bne.n	8006c06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e040      	b.n	8006c88 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d106      	bne.n	8006c1c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f7fa ff16 	bl	8001a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2224      	movs	r2, #36	; 0x24
 8006c20:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f022 0201 	bic.w	r2, r2, #1
 8006c30:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f000 f8c0 	bl	8006db8 <UART_SetConfig>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d101      	bne.n	8006c42 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e022      	b.n	8006c88 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d002      	beq.n	8006c50 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 fa88 	bl	8007160 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	685a      	ldr	r2, [r3, #4]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	689a      	ldr	r2, [r3, #8]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f042 0201 	orr.w	r2, r2, #1
 8006c7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f000 fb0f 	bl	80072a4 <UART_CheckIdleState>
 8006c86:	4603      	mov	r3, r0
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3708      	adds	r7, #8
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b08a      	sub	sp, #40	; 0x28
 8006c94:	af02      	add	r7, sp, #8
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	60b9      	str	r1, [r7, #8]
 8006c9a:	603b      	str	r3, [r7, #0]
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ca4:	2b20      	cmp	r3, #32
 8006ca6:	f040 8082 	bne.w	8006dae <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d002      	beq.n	8006cb6 <HAL_UART_Transmit+0x26>
 8006cb0:	88fb      	ldrh	r3, [r7, #6]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d101      	bne.n	8006cba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e07a      	b.n	8006db0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d101      	bne.n	8006cc8 <HAL_UART_Transmit+0x38>
 8006cc4:	2302      	movs	r3, #2
 8006cc6:	e073      	b.n	8006db0 <HAL_UART_Transmit+0x120>
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	2221      	movs	r2, #33	; 0x21
 8006cdc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cde:	f7fb f87b 	bl	8001dd8 <HAL_GetTick>
 8006ce2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	88fa      	ldrh	r2, [r7, #6]
 8006ce8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	88fa      	ldrh	r2, [r7, #6]
 8006cf0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cfc:	d108      	bne.n	8006d10 <HAL_UART_Transmit+0x80>
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	691b      	ldr	r3, [r3, #16]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d104      	bne.n	8006d10 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006d06:	2300      	movs	r3, #0
 8006d08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	61bb      	str	r3, [r7, #24]
 8006d0e:	e003      	b.n	8006d18 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d14:	2300      	movs	r3, #0
 8006d16:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006d20:	e02d      	b.n	8006d7e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	9300      	str	r3, [sp, #0]
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	2180      	movs	r1, #128	; 0x80
 8006d2c:	68f8      	ldr	r0, [r7, #12]
 8006d2e:	f000 fb02 	bl	8007336 <UART_WaitOnFlagUntilTimeout>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d001      	beq.n	8006d3c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006d38:	2303      	movs	r3, #3
 8006d3a:	e039      	b.n	8006db0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d10b      	bne.n	8006d5a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d42:	69bb      	ldr	r3, [r7, #24]
 8006d44:	881a      	ldrh	r2, [r3, #0]
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d4e:	b292      	uxth	r2, r2
 8006d50:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	3302      	adds	r3, #2
 8006d56:	61bb      	str	r3, [r7, #24]
 8006d58:	e008      	b.n	8006d6c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d5a:	69fb      	ldr	r3, [r7, #28]
 8006d5c:	781a      	ldrb	r2, [r3, #0]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	b292      	uxth	r2, r2
 8006d64:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	3b01      	subs	r3, #1
 8006d76:	b29a      	uxth	r2, r3
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d1cb      	bne.n	8006d22 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	2200      	movs	r2, #0
 8006d92:	2140      	movs	r1, #64	; 0x40
 8006d94:	68f8      	ldr	r0, [r7, #12]
 8006d96:	f000 face 	bl	8007336 <UART_WaitOnFlagUntilTimeout>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d001      	beq.n	8006da4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	e005      	b.n	8006db0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2220      	movs	r2, #32
 8006da8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006daa:	2300      	movs	r3, #0
 8006dac:	e000      	b.n	8006db0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006dae:	2302      	movs	r3, #2
  }
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3720      	adds	r7, #32
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}

08006db8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b088      	sub	sp, #32
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	689a      	ldr	r2, [r3, #8]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	691b      	ldr	r3, [r3, #16]
 8006dcc:	431a      	orrs	r2, r3
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	695b      	ldr	r3, [r3, #20]
 8006dd2:	431a      	orrs	r2, r3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	69db      	ldr	r3, [r3, #28]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	4baa      	ldr	r3, [pc, #680]	; (800708c <UART_SetConfig+0x2d4>)
 8006de4:	4013      	ands	r3, r2
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	6812      	ldr	r2, [r2, #0]
 8006dea:	6979      	ldr	r1, [r7, #20]
 8006dec:	430b      	orrs	r3, r1
 8006dee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	68da      	ldr	r2, [r3, #12]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	430a      	orrs	r2, r1
 8006e04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	699b      	ldr	r3, [r3, #24]
 8006e0a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a1b      	ldr	r3, [r3, #32]
 8006e10:	697a      	ldr	r2, [r7, #20]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	697a      	ldr	r2, [r7, #20]
 8006e26:	430a      	orrs	r2, r1
 8006e28:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a98      	ldr	r2, [pc, #608]	; (8007090 <UART_SetConfig+0x2d8>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d121      	bne.n	8006e78 <UART_SetConfig+0xc0>
 8006e34:	4b97      	ldr	r3, [pc, #604]	; (8007094 <UART_SetConfig+0x2dc>)
 8006e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e38:	f003 0303 	and.w	r3, r3, #3
 8006e3c:	2b03      	cmp	r3, #3
 8006e3e:	d817      	bhi.n	8006e70 <UART_SetConfig+0xb8>
 8006e40:	a201      	add	r2, pc, #4	; (adr r2, 8006e48 <UART_SetConfig+0x90>)
 8006e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e46:	bf00      	nop
 8006e48:	08006e59 	.word	0x08006e59
 8006e4c:	08006e65 	.word	0x08006e65
 8006e50:	08006e6b 	.word	0x08006e6b
 8006e54:	08006e5f 	.word	0x08006e5f
 8006e58:	2301      	movs	r3, #1
 8006e5a:	77fb      	strb	r3, [r7, #31]
 8006e5c:	e0b2      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006e5e:	2302      	movs	r3, #2
 8006e60:	77fb      	strb	r3, [r7, #31]
 8006e62:	e0af      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006e64:	2304      	movs	r3, #4
 8006e66:	77fb      	strb	r3, [r7, #31]
 8006e68:	e0ac      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006e6a:	2308      	movs	r3, #8
 8006e6c:	77fb      	strb	r3, [r7, #31]
 8006e6e:	e0a9      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006e70:	2310      	movs	r3, #16
 8006e72:	77fb      	strb	r3, [r7, #31]
 8006e74:	bf00      	nop
 8006e76:	e0a5      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a86      	ldr	r2, [pc, #536]	; (8007098 <UART_SetConfig+0x2e0>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d123      	bne.n	8006eca <UART_SetConfig+0x112>
 8006e82:	4b84      	ldr	r3, [pc, #528]	; (8007094 <UART_SetConfig+0x2dc>)
 8006e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e86:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006e8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e8e:	d012      	beq.n	8006eb6 <UART_SetConfig+0xfe>
 8006e90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e94:	d802      	bhi.n	8006e9c <UART_SetConfig+0xe4>
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d007      	beq.n	8006eaa <UART_SetConfig+0xf2>
 8006e9a:	e012      	b.n	8006ec2 <UART_SetConfig+0x10a>
 8006e9c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006ea0:	d00c      	beq.n	8006ebc <UART_SetConfig+0x104>
 8006ea2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006ea6:	d003      	beq.n	8006eb0 <UART_SetConfig+0xf8>
 8006ea8:	e00b      	b.n	8006ec2 <UART_SetConfig+0x10a>
 8006eaa:	2300      	movs	r3, #0
 8006eac:	77fb      	strb	r3, [r7, #31]
 8006eae:	e089      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006eb0:	2302      	movs	r3, #2
 8006eb2:	77fb      	strb	r3, [r7, #31]
 8006eb4:	e086      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006eb6:	2304      	movs	r3, #4
 8006eb8:	77fb      	strb	r3, [r7, #31]
 8006eba:	e083      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006ebc:	2308      	movs	r3, #8
 8006ebe:	77fb      	strb	r3, [r7, #31]
 8006ec0:	e080      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006ec2:	2310      	movs	r3, #16
 8006ec4:	77fb      	strb	r3, [r7, #31]
 8006ec6:	bf00      	nop
 8006ec8:	e07c      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a73      	ldr	r2, [pc, #460]	; (800709c <UART_SetConfig+0x2e4>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d123      	bne.n	8006f1c <UART_SetConfig+0x164>
 8006ed4:	4b6f      	ldr	r3, [pc, #444]	; (8007094 <UART_SetConfig+0x2dc>)
 8006ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006edc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006ee0:	d012      	beq.n	8006f08 <UART_SetConfig+0x150>
 8006ee2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006ee6:	d802      	bhi.n	8006eee <UART_SetConfig+0x136>
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d007      	beq.n	8006efc <UART_SetConfig+0x144>
 8006eec:	e012      	b.n	8006f14 <UART_SetConfig+0x15c>
 8006eee:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006ef2:	d00c      	beq.n	8006f0e <UART_SetConfig+0x156>
 8006ef4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006ef8:	d003      	beq.n	8006f02 <UART_SetConfig+0x14a>
 8006efa:	e00b      	b.n	8006f14 <UART_SetConfig+0x15c>
 8006efc:	2300      	movs	r3, #0
 8006efe:	77fb      	strb	r3, [r7, #31]
 8006f00:	e060      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006f02:	2302      	movs	r3, #2
 8006f04:	77fb      	strb	r3, [r7, #31]
 8006f06:	e05d      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006f08:	2304      	movs	r3, #4
 8006f0a:	77fb      	strb	r3, [r7, #31]
 8006f0c:	e05a      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006f0e:	2308      	movs	r3, #8
 8006f10:	77fb      	strb	r3, [r7, #31]
 8006f12:	e057      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006f14:	2310      	movs	r3, #16
 8006f16:	77fb      	strb	r3, [r7, #31]
 8006f18:	bf00      	nop
 8006f1a:	e053      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a5f      	ldr	r2, [pc, #380]	; (80070a0 <UART_SetConfig+0x2e8>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d123      	bne.n	8006f6e <UART_SetConfig+0x1b6>
 8006f26:	4b5b      	ldr	r3, [pc, #364]	; (8007094 <UART_SetConfig+0x2dc>)
 8006f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f2a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006f2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f32:	d012      	beq.n	8006f5a <UART_SetConfig+0x1a2>
 8006f34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f38:	d802      	bhi.n	8006f40 <UART_SetConfig+0x188>
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d007      	beq.n	8006f4e <UART_SetConfig+0x196>
 8006f3e:	e012      	b.n	8006f66 <UART_SetConfig+0x1ae>
 8006f40:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f44:	d00c      	beq.n	8006f60 <UART_SetConfig+0x1a8>
 8006f46:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006f4a:	d003      	beq.n	8006f54 <UART_SetConfig+0x19c>
 8006f4c:	e00b      	b.n	8006f66 <UART_SetConfig+0x1ae>
 8006f4e:	2300      	movs	r3, #0
 8006f50:	77fb      	strb	r3, [r7, #31]
 8006f52:	e037      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006f54:	2302      	movs	r3, #2
 8006f56:	77fb      	strb	r3, [r7, #31]
 8006f58:	e034      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006f5a:	2304      	movs	r3, #4
 8006f5c:	77fb      	strb	r3, [r7, #31]
 8006f5e:	e031      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006f60:	2308      	movs	r3, #8
 8006f62:	77fb      	strb	r3, [r7, #31]
 8006f64:	e02e      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006f66:	2310      	movs	r3, #16
 8006f68:	77fb      	strb	r3, [r7, #31]
 8006f6a:	bf00      	nop
 8006f6c:	e02a      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a4c      	ldr	r2, [pc, #304]	; (80070a4 <UART_SetConfig+0x2ec>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d123      	bne.n	8006fc0 <UART_SetConfig+0x208>
 8006f78:	4b46      	ldr	r3, [pc, #280]	; (8007094 <UART_SetConfig+0x2dc>)
 8006f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f7c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006f80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f84:	d012      	beq.n	8006fac <UART_SetConfig+0x1f4>
 8006f86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f8a:	d802      	bhi.n	8006f92 <UART_SetConfig+0x1da>
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d007      	beq.n	8006fa0 <UART_SetConfig+0x1e8>
 8006f90:	e012      	b.n	8006fb8 <UART_SetConfig+0x200>
 8006f92:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006f96:	d00c      	beq.n	8006fb2 <UART_SetConfig+0x1fa>
 8006f98:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006f9c:	d003      	beq.n	8006fa6 <UART_SetConfig+0x1ee>
 8006f9e:	e00b      	b.n	8006fb8 <UART_SetConfig+0x200>
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	77fb      	strb	r3, [r7, #31]
 8006fa4:	e00e      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006fa6:	2302      	movs	r3, #2
 8006fa8:	77fb      	strb	r3, [r7, #31]
 8006faa:	e00b      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006fac:	2304      	movs	r3, #4
 8006fae:	77fb      	strb	r3, [r7, #31]
 8006fb0:	e008      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006fb2:	2308      	movs	r3, #8
 8006fb4:	77fb      	strb	r3, [r7, #31]
 8006fb6:	e005      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006fb8:	2310      	movs	r3, #16
 8006fba:	77fb      	strb	r3, [r7, #31]
 8006fbc:	bf00      	nop
 8006fbe:	e001      	b.n	8006fc4 <UART_SetConfig+0x20c>
 8006fc0:	2310      	movs	r3, #16
 8006fc2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	69db      	ldr	r3, [r3, #28]
 8006fc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fcc:	d16e      	bne.n	80070ac <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8006fce:	7ffb      	ldrb	r3, [r7, #31]
 8006fd0:	2b08      	cmp	r3, #8
 8006fd2:	d828      	bhi.n	8007026 <UART_SetConfig+0x26e>
 8006fd4:	a201      	add	r2, pc, #4	; (adr r2, 8006fdc <UART_SetConfig+0x224>)
 8006fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fda:	bf00      	nop
 8006fdc:	08007001 	.word	0x08007001
 8006fe0:	08007009 	.word	0x08007009
 8006fe4:	08007011 	.word	0x08007011
 8006fe8:	08007027 	.word	0x08007027
 8006fec:	08007017 	.word	0x08007017
 8006ff0:	08007027 	.word	0x08007027
 8006ff4:	08007027 	.word	0x08007027
 8006ff8:	08007027 	.word	0x08007027
 8006ffc:	0800701f 	.word	0x0800701f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007000:	f7fe fdfa 	bl	8005bf8 <HAL_RCC_GetPCLK1Freq>
 8007004:	61b8      	str	r0, [r7, #24]
        break;
 8007006:	e013      	b.n	8007030 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007008:	f7fe fe18 	bl	8005c3c <HAL_RCC_GetPCLK2Freq>
 800700c:	61b8      	str	r0, [r7, #24]
        break;
 800700e:	e00f      	b.n	8007030 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007010:	4b25      	ldr	r3, [pc, #148]	; (80070a8 <UART_SetConfig+0x2f0>)
 8007012:	61bb      	str	r3, [r7, #24]
        break;
 8007014:	e00c      	b.n	8007030 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007016:	f7fe fd79 	bl	8005b0c <HAL_RCC_GetSysClockFreq>
 800701a:	61b8      	str	r0, [r7, #24]
        break;
 800701c:	e008      	b.n	8007030 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800701e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007022:	61bb      	str	r3, [r7, #24]
        break;
 8007024:	e004      	b.n	8007030 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 8007026:	2300      	movs	r3, #0
 8007028:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	77bb      	strb	r3, [r7, #30]
        break;
 800702e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007030:	69bb      	ldr	r3, [r7, #24]
 8007032:	2b00      	cmp	r3, #0
 8007034:	f000 8086 	beq.w	8007144 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007038:	69bb      	ldr	r3, [r7, #24]
 800703a:	005a      	lsls	r2, r3, #1
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	085b      	lsrs	r3, r3, #1
 8007042:	441a      	add	r2, r3
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	fbb2 f3f3 	udiv	r3, r2, r3
 800704c:	b29b      	uxth	r3, r3
 800704e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	2b0f      	cmp	r3, #15
 8007054:	d916      	bls.n	8007084 <UART_SetConfig+0x2cc>
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800705c:	d212      	bcs.n	8007084 <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	b29b      	uxth	r3, r3
 8007062:	f023 030f 	bic.w	r3, r3, #15
 8007066:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	085b      	lsrs	r3, r3, #1
 800706c:	b29b      	uxth	r3, r3
 800706e:	f003 0307 	and.w	r3, r3, #7
 8007072:	b29a      	uxth	r2, r3
 8007074:	89fb      	ldrh	r3, [r7, #14]
 8007076:	4313      	orrs	r3, r2
 8007078:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	89fa      	ldrh	r2, [r7, #14]
 8007080:	60da      	str	r2, [r3, #12]
 8007082:	e05f      	b.n	8007144 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	77bb      	strb	r3, [r7, #30]
 8007088:	e05c      	b.n	8007144 <UART_SetConfig+0x38c>
 800708a:	bf00      	nop
 800708c:	efff69f3 	.word	0xefff69f3
 8007090:	40013800 	.word	0x40013800
 8007094:	40021000 	.word	0x40021000
 8007098:	40004400 	.word	0x40004400
 800709c:	40004800 	.word	0x40004800
 80070a0:	40004c00 	.word	0x40004c00
 80070a4:	40005000 	.word	0x40005000
 80070a8:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 80070ac:	7ffb      	ldrb	r3, [r7, #31]
 80070ae:	2b08      	cmp	r3, #8
 80070b0:	d827      	bhi.n	8007102 <UART_SetConfig+0x34a>
 80070b2:	a201      	add	r2, pc, #4	; (adr r2, 80070b8 <UART_SetConfig+0x300>)
 80070b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070b8:	080070dd 	.word	0x080070dd
 80070bc:	080070e5 	.word	0x080070e5
 80070c0:	080070ed 	.word	0x080070ed
 80070c4:	08007103 	.word	0x08007103
 80070c8:	080070f3 	.word	0x080070f3
 80070cc:	08007103 	.word	0x08007103
 80070d0:	08007103 	.word	0x08007103
 80070d4:	08007103 	.word	0x08007103
 80070d8:	080070fb 	.word	0x080070fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070dc:	f7fe fd8c 	bl	8005bf8 <HAL_RCC_GetPCLK1Freq>
 80070e0:	61b8      	str	r0, [r7, #24]
        break;
 80070e2:	e013      	b.n	800710c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070e4:	f7fe fdaa 	bl	8005c3c <HAL_RCC_GetPCLK2Freq>
 80070e8:	61b8      	str	r0, [r7, #24]
        break;
 80070ea:	e00f      	b.n	800710c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070ec:	4b1b      	ldr	r3, [pc, #108]	; (800715c <UART_SetConfig+0x3a4>)
 80070ee:	61bb      	str	r3, [r7, #24]
        break;
 80070f0:	e00c      	b.n	800710c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070f2:	f7fe fd0b 	bl	8005b0c <HAL_RCC_GetSysClockFreq>
 80070f6:	61b8      	str	r0, [r7, #24]
        break;
 80070f8:	e008      	b.n	800710c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070fe:	61bb      	str	r3, [r7, #24]
        break;
 8007100:	e004      	b.n	800710c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8007102:	2300      	movs	r3, #0
 8007104:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	77bb      	strb	r3, [r7, #30]
        break;
 800710a:	bf00      	nop
    }

    if (pclk != 0U)
 800710c:	69bb      	ldr	r3, [r7, #24]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d018      	beq.n	8007144 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	085a      	lsrs	r2, r3, #1
 8007118:	69bb      	ldr	r3, [r7, #24]
 800711a:	441a      	add	r2, r3
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	fbb2 f3f3 	udiv	r3, r2, r3
 8007124:	b29b      	uxth	r3, r3
 8007126:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	2b0f      	cmp	r3, #15
 800712c:	d908      	bls.n	8007140 <UART_SetConfig+0x388>
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007134:	d204      	bcs.n	8007140 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	693a      	ldr	r2, [r7, #16]
 800713c:	60da      	str	r2, [r3, #12]
 800713e:	e001      	b.n	8007144 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2200      	movs	r2, #0
 8007148:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2200      	movs	r2, #0
 800714e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007150:	7fbb      	ldrb	r3, [r7, #30]
}
 8007152:	4618      	mov	r0, r3
 8007154:	3720      	adds	r7, #32
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
 800715a:	bf00      	nop
 800715c:	007a1200 	.word	0x007a1200

08007160 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800716c:	f003 0301 	and.w	r3, r3, #1
 8007170:	2b00      	cmp	r3, #0
 8007172:	d00a      	beq.n	800718a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	430a      	orrs	r2, r1
 8007188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800718e:	f003 0302 	and.w	r3, r3, #2
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00a      	beq.n	80071ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	430a      	orrs	r2, r1
 80071aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b0:	f003 0304 	and.w	r3, r3, #4
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00a      	beq.n	80071ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d2:	f003 0308 	and.w	r3, r3, #8
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00a      	beq.n	80071f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	430a      	orrs	r2, r1
 80071ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f4:	f003 0310 	and.w	r3, r3, #16
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00a      	beq.n	8007212 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007216:	f003 0320 	and.w	r3, r3, #32
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00a      	beq.n	8007234 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	430a      	orrs	r2, r1
 8007232:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800723c:	2b00      	cmp	r3, #0
 800723e:	d01a      	beq.n	8007276 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	430a      	orrs	r2, r1
 8007254:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800725a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800725e:	d10a      	bne.n	8007276 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	430a      	orrs	r2, r1
 8007274:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800727a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00a      	beq.n	8007298 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	430a      	orrs	r2, r1
 8007296:	605a      	str	r2, [r3, #4]
  }
}
 8007298:	bf00      	nop
 800729a:	370c      	adds	r7, #12
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b086      	sub	sp, #24
 80072a8:	af02      	add	r7, sp, #8
 80072aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2200      	movs	r2, #0
 80072b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072b4:	f7fa fd90 	bl	8001dd8 <HAL_GetTick>
 80072b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f003 0308 	and.w	r3, r3, #8
 80072c4:	2b08      	cmp	r3, #8
 80072c6:	d10e      	bne.n	80072e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80072cc:	9300      	str	r3, [sp, #0]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 f82d 	bl	8007336 <UART_WaitOnFlagUntilTimeout>
 80072dc:	4603      	mov	r3, r0
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d001      	beq.n	80072e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072e2:	2303      	movs	r3, #3
 80072e4:	e023      	b.n	800732e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f003 0304 	and.w	r3, r3, #4
 80072f0:	2b04      	cmp	r3, #4
 80072f2:	d10e      	bne.n	8007312 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80072f8:	9300      	str	r3, [sp, #0]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 f817 	bl	8007336 <UART_WaitOnFlagUntilTimeout>
 8007308:	4603      	mov	r3, r0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d001      	beq.n	8007312 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800730e:	2303      	movs	r3, #3
 8007310:	e00d      	b.n	800732e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2220      	movs	r2, #32
 8007316:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2220      	movs	r2, #32
 800731c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2200      	movs	r2, #0
 8007328:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800732c:	2300      	movs	r3, #0
}
 800732e:	4618      	mov	r0, r3
 8007330:	3710      	adds	r7, #16
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}

08007336 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007336:	b580      	push	{r7, lr}
 8007338:	b09c      	sub	sp, #112	; 0x70
 800733a:	af00      	add	r7, sp, #0
 800733c:	60f8      	str	r0, [r7, #12]
 800733e:	60b9      	str	r1, [r7, #8]
 8007340:	603b      	str	r3, [r7, #0]
 8007342:	4613      	mov	r3, r2
 8007344:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007346:	e0a5      	b.n	8007494 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007348:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800734a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800734e:	f000 80a1 	beq.w	8007494 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007352:	f7fa fd41 	bl	8001dd8 <HAL_GetTick>
 8007356:	4602      	mov	r2, r0
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	1ad3      	subs	r3, r2, r3
 800735c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800735e:	429a      	cmp	r2, r3
 8007360:	d302      	bcc.n	8007368 <UART_WaitOnFlagUntilTimeout+0x32>
 8007362:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007364:	2b00      	cmp	r3, #0
 8007366:	d13e      	bne.n	80073e6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007370:	e853 3f00 	ldrex	r3, [r3]
 8007374:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007376:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007378:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800737c:	667b      	str	r3, [r7, #100]	; 0x64
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	461a      	mov	r2, r3
 8007384:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007386:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007388:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800738c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800738e:	e841 2300 	strex	r3, r2, [r1]
 8007392:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007394:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007396:	2b00      	cmp	r3, #0
 8007398:	d1e6      	bne.n	8007368 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	3308      	adds	r3, #8
 80073a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073a4:	e853 3f00 	ldrex	r3, [r3]
 80073a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80073aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ac:	f023 0301 	bic.w	r3, r3, #1
 80073b0:	663b      	str	r3, [r7, #96]	; 0x60
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	3308      	adds	r3, #8
 80073b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80073ba:	64ba      	str	r2, [r7, #72]	; 0x48
 80073bc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073be:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80073c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073c2:	e841 2300 	strex	r3, r2, [r1]
 80073c6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80073c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d1e5      	bne.n	800739a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2220      	movs	r2, #32
 80073d2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2220      	movs	r2, #32
 80073d8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2200      	movs	r2, #0
 80073de:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80073e2:	2303      	movs	r3, #3
 80073e4:	e067      	b.n	80074b6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f003 0304 	and.w	r3, r3, #4
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d04f      	beq.n	8007494 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	69db      	ldr	r3, [r3, #28]
 80073fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007402:	d147      	bne.n	8007494 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800740c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007416:	e853 3f00 	ldrex	r3, [r3]
 800741a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800741c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800741e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007422:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	461a      	mov	r2, r3
 800742a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800742c:	637b      	str	r3, [r7, #52]	; 0x34
 800742e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007430:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007432:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007434:	e841 2300 	strex	r3, r2, [r1]
 8007438:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800743a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800743c:	2b00      	cmp	r3, #0
 800743e:	d1e6      	bne.n	800740e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	3308      	adds	r3, #8
 8007446:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	e853 3f00 	ldrex	r3, [r3]
 800744e:	613b      	str	r3, [r7, #16]
   return(result);
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	f023 0301 	bic.w	r3, r3, #1
 8007456:	66bb      	str	r3, [r7, #104]	; 0x68
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	3308      	adds	r3, #8
 800745e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007460:	623a      	str	r2, [r7, #32]
 8007462:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007464:	69f9      	ldr	r1, [r7, #28]
 8007466:	6a3a      	ldr	r2, [r7, #32]
 8007468:	e841 2300 	strex	r3, r2, [r1]
 800746c:	61bb      	str	r3, [r7, #24]
   return(result);
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d1e5      	bne.n	8007440 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2220      	movs	r2, #32
 8007478:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2220      	movs	r2, #32
 800747e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2220      	movs	r2, #32
 8007484:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2200      	movs	r2, #0
 800748c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007490:	2303      	movs	r3, #3
 8007492:	e010      	b.n	80074b6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	69da      	ldr	r2, [r3, #28]
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	4013      	ands	r3, r2
 800749e:	68ba      	ldr	r2, [r7, #8]
 80074a0:	429a      	cmp	r2, r3
 80074a2:	bf0c      	ite	eq
 80074a4:	2301      	moveq	r3, #1
 80074a6:	2300      	movne	r3, #0
 80074a8:	b2db      	uxtb	r3, r3
 80074aa:	461a      	mov	r2, r3
 80074ac:	79fb      	ldrb	r3, [r7, #7]
 80074ae:	429a      	cmp	r2, r3
 80074b0:	f43f af4a 	beq.w	8007348 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074b4:	2300      	movs	r3, #0
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3770      	adds	r7, #112	; 0x70
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}

080074be <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 80074be:	b580      	push	{r7, lr}
 80074c0:	b084      	sub	sp, #16
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
 80074c6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074c8:	2300      	movs	r3, #0
 80074ca:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 80074cc:	6839      	ldr	r1, [r7, #0]
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f001 fccd 	bl	8008e6e <VL53L0X_get_offset_calibration_data_micro_meter>
 80074d4:	4603      	mov	r3, r0
 80074d6:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 80074d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3710      	adds	r7, #16
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 80074e4:	b5b0      	push	{r4, r5, r7, lr}
 80074e6:	b096      	sub	sp, #88	; 0x58
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074ec:	2300      	movs	r3, #0
 80074ee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 80074f2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d107      	bne.n	800750a <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 80074fa:	2200      	movs	r2, #0
 80074fc:	2188      	movs	r1, #136	; 0x88
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f004 fed0 	bl	800c2a4 <VL53L0X_WrByte>
 8007504:	4603      	mov	r3, r0
 8007506:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007518:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007522:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a9e      	ldr	r2, [pc, #632]	; (80077a4 <VL53L0X_DataInit+0x2c0>)
 800752a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a9d      	ldr	r2, [pc, #628]	; (80077a8 <VL53L0X_DataInit+0x2c4>)
 8007532:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800753c:	f107 0310 	add.w	r3, r7, #16
 8007540:	4619      	mov	r1, r3
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 fac2 	bl	8007acc <VL53L0X_GetDeviceParameters>
 8007548:	4603      	mov	r3, r0
 800754a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 800754e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007552:	2b00      	cmp	r3, #0
 8007554:	d112      	bne.n	800757c <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8007556:	2300      	movs	r3, #0
 8007558:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800755a:	2300      	movs	r3, #0
 800755c:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f103 0410 	add.w	r4, r3, #16
 8007564:	f107 0510 	add.w	r5, r7, #16
 8007568:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800756a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800756c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800756e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007570:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007572:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007574:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007578:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2264      	movs	r2, #100	; 0x64
 8007580:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f44f 7261 	mov.w	r2, #900	; 0x384
 800758a:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8007594:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800759e:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2201      	movs	r2, #1
 80075a6:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80075aa:	2201      	movs	r2, #1
 80075ac:	2180      	movs	r1, #128	; 0x80
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f004 fe78 	bl	800c2a4 <VL53L0X_WrByte>
 80075b4:	4603      	mov	r3, r0
 80075b6:	461a      	mov	r2, r3
 80075b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80075bc:	4313      	orrs	r3, r2
 80075be:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80075c2:	2201      	movs	r2, #1
 80075c4:	21ff      	movs	r1, #255	; 0xff
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f004 fe6c 	bl	800c2a4 <VL53L0X_WrByte>
 80075cc:	4603      	mov	r3, r0
 80075ce:	461a      	mov	r2, r3
 80075d0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80075d4:	4313      	orrs	r3, r2
 80075d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80075da:	2200      	movs	r2, #0
 80075dc:	2100      	movs	r1, #0
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f004 fe60 	bl	800c2a4 <VL53L0X_WrByte>
 80075e4:	4603      	mov	r3, r0
 80075e6:	461a      	mov	r2, r3
 80075e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80075ec:	4313      	orrs	r3, r2
 80075ee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 80075f2:	f107 030f 	add.w	r3, r7, #15
 80075f6:	461a      	mov	r2, r3
 80075f8:	2191      	movs	r1, #145	; 0x91
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f004 fed4 	bl	800c3a8 <VL53L0X_RdByte>
 8007600:	4603      	mov	r3, r0
 8007602:	461a      	mov	r2, r3
 8007604:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007608:	4313      	orrs	r3, r2
 800760a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 800760e:	7bfa      	ldrb	r2, [r7, #15]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007616:	2201      	movs	r2, #1
 8007618:	2100      	movs	r1, #0
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f004 fe42 	bl	800c2a4 <VL53L0X_WrByte>
 8007620:	4603      	mov	r3, r0
 8007622:	461a      	mov	r2, r3
 8007624:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007628:	4313      	orrs	r3, r2
 800762a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800762e:	2200      	movs	r2, #0
 8007630:	21ff      	movs	r1, #255	; 0xff
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f004 fe36 	bl	800c2a4 <VL53L0X_WrByte>
 8007638:	4603      	mov	r3, r0
 800763a:	461a      	mov	r2, r3
 800763c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007640:	4313      	orrs	r3, r2
 8007642:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007646:	2200      	movs	r2, #0
 8007648:	2180      	movs	r1, #128	; 0x80
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f004 fe2a 	bl	800c2a4 <VL53L0X_WrByte>
 8007650:	4603      	mov	r3, r0
 8007652:	461a      	mov	r2, r3
 8007654:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007658:	4313      	orrs	r3, r2
 800765a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800765e:	2300      	movs	r3, #0
 8007660:	653b      	str	r3, [r7, #80]	; 0x50
 8007662:	e014      	b.n	800768e <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8007664:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007668:	2b00      	cmp	r3, #0
 800766a:	d114      	bne.n	8007696 <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800766c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800766e:	b29b      	uxth	r3, r3
 8007670:	2201      	movs	r2, #1
 8007672:	4619      	mov	r1, r3
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f000 fd51 	bl	800811c <VL53L0X_SetLimitCheckEnable>
 800767a:	4603      	mov	r3, r0
 800767c:	461a      	mov	r2, r3
 800767e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007682:	4313      	orrs	r3, r2
 8007684:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007688:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800768a:	3301      	adds	r3, #1
 800768c:	653b      	str	r3, [r7, #80]	; 0x50
 800768e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007690:	2b05      	cmp	r3, #5
 8007692:	dde7      	ble.n	8007664 <VL53L0X_DataInit+0x180>
 8007694:	e000      	b.n	8007698 <VL53L0X_DataInit+0x1b4>
		else
			break;
 8007696:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8007698:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800769c:	2b00      	cmp	r3, #0
 800769e:	d107      	bne.n	80076b0 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80076a0:	2200      	movs	r2, #0
 80076a2:	2102      	movs	r1, #2
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f000 fd39 	bl	800811c <VL53L0X_SetLimitCheckEnable>
 80076aa:	4603      	mov	r3, r0
 80076ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80076b0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d107      	bne.n	80076c8 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80076b8:	2200      	movs	r2, #0
 80076ba:	2103      	movs	r1, #3
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f000 fd2d 	bl	800811c <VL53L0X_SetLimitCheckEnable>
 80076c2:	4603      	mov	r3, r0
 80076c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80076c8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d107      	bne.n	80076e0 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80076d0:	2200      	movs	r2, #0
 80076d2:	2104      	movs	r1, #4
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 fd21 	bl	800811c <VL53L0X_SetLimitCheckEnable>
 80076da:	4603      	mov	r3, r0
 80076dc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80076e0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d107      	bne.n	80076f8 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80076e8:	2200      	movs	r2, #0
 80076ea:	2105      	movs	r1, #5
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f000 fd15 	bl	800811c <VL53L0X_SetLimitCheckEnable>
 80076f2:	4603      	mov	r3, r0
 80076f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 80076f8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d108      	bne.n	8007712 <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8007700:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8007704:	2100      	movs	r1, #0
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 fdb8 	bl	800827c <VL53L0X_SetLimitCheckValue>
 800770c:	4603      	mov	r3, r0
 800770e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007712:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007716:	2b00      	cmp	r3, #0
 8007718:	d108      	bne.n	800772c <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800771a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800771e:	2101      	movs	r1, #1
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 fdab 	bl	800827c <VL53L0X_SetLimitCheckValue>
 8007726:	4603      	mov	r3, r0
 8007728:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800772c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007730:	2b00      	cmp	r3, #0
 8007732:	d108      	bne.n	8007746 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8007734:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8007738:	2102      	movs	r1, #2
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 fd9e 	bl	800827c <VL53L0X_SetLimitCheckValue>
 8007740:	4603      	mov	r3, r0
 8007742:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007746:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800774a:	2b00      	cmp	r3, #0
 800774c:	d107      	bne.n	800775e <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800774e:	2200      	movs	r2, #0
 8007750:	2103      	movs	r1, #3
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 fd92 	bl	800827c <VL53L0X_SetLimitCheckValue>
 8007758:	4603      	mov	r3, r0
 800775a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800775e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007762:	2b00      	cmp	r3, #0
 8007764:	d10f      	bne.n	8007786 <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	22ff      	movs	r2, #255	; 0xff
 800776a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800776e:	22ff      	movs	r2, #255	; 0xff
 8007770:	2101      	movs	r1, #1
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f004 fd96 	bl	800c2a4 <VL53L0X_WrByte>
 8007778:	4603      	mov	r3, r0
 800777a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2201      	movs	r2, #1
 8007782:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8007786:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800778a:	2b00      	cmp	r3, #0
 800778c:	d103      	bne.n	8007796 <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2200      	movs	r2, #0
 8007792:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8007796:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800779a:	4618      	mov	r0, r3
 800779c:	3758      	adds	r7, #88	; 0x58
 800779e:	46bd      	mov	sp, r7
 80077a0:	bdb0      	pop	{r4, r5, r7, pc}
 80077a2:	bf00      	nop
 80077a4:	00016b85 	.word	0x00016b85
 80077a8:	000970a4 	.word	0x000970a4

080077ac <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 80077ac:	b5b0      	push	{r4, r5, r7, lr}
 80077ae:	b09e      	sub	sp, #120	; 0x78
 80077b0:	af02      	add	r7, sp, #8
 80077b2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80077b4:	2300      	movs	r3, #0
 80077b6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 80077ba:	f107 031c 	add.w	r3, r7, #28
 80077be:	2240      	movs	r2, #64	; 0x40
 80077c0:	2100      	movs	r1, #0
 80077c2:	4618      	mov	r0, r3
 80077c4:	f004 fed3 	bl	800c56e <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 80077c8:	2300      	movs	r3, #0
 80077ca:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 80077cc:	2300      	movs	r3, #0
 80077ce:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 80077d0:	2300      	movs	r3, #0
 80077d2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 80077d6:	2300      	movs	r3, #0
 80077d8:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 80077da:	2300      	movs	r3, #0
 80077dc:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 80077de:	2300      	movs	r3, #0
 80077e0:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 80077e2:	2300      	movs	r3, #0
 80077e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 80077e8:	2101      	movs	r1, #1
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f002 fa95 	bl	8009d1a <VL53L0X_get_info_from_device>
 80077f0:	4603      	mov	r3, r0
 80077f2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 80077fc:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8007804:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8007808:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800780c:	2b01      	cmp	r3, #1
 800780e:	d80d      	bhi.n	800782c <VL53L0X_StaticInit+0x80>
 8007810:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007814:	2b01      	cmp	r3, #1
 8007816:	d102      	bne.n	800781e <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8007818:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800781a:	2b20      	cmp	r3, #32
 800781c:	d806      	bhi.n	800782c <VL53L0X_StaticInit+0x80>
 800781e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007822:	2b00      	cmp	r3, #0
 8007824:	d10e      	bne.n	8007844 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8007826:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007828:	2b0c      	cmp	r3, #12
 800782a:	d90b      	bls.n	8007844 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800782c:	f107 0218 	add.w	r2, r7, #24
 8007830:	f107 0314 	add.w	r3, r7, #20
 8007834:	4619      	mov	r1, r3
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f001 fd14 	bl	8009264 <VL53L0X_perform_ref_spad_management>
 800783c:	4603      	mov	r3, r0
 800783e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8007842:	e009      	b.n	8007858 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8007844:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007848:	461a      	mov	r2, r3
 800784a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f001 ff15 	bl	800967c <VL53L0X_set_reference_spads>
 8007852:	4603      	mov	r3, r0
 8007854:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8007858:	4b94      	ldr	r3, [pc, #592]	; (8007aac <VL53L0X_StaticInit+0x300>)
 800785a:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 800785c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007860:	2b00      	cmp	r3, #0
 8007862:	d10f      	bne.n	8007884 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 800786a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 800786e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007872:	2b00      	cmp	r3, #0
 8007874:	d104      	bne.n	8007880 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800787c:	66bb      	str	r3, [r7, #104]	; 0x68
 800787e:	e001      	b.n	8007884 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8007880:	4b8a      	ldr	r3, [pc, #552]	; (8007aac <VL53L0X_StaticInit+0x300>)
 8007882:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8007884:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007888:	2b00      	cmp	r3, #0
 800788a:	d106      	bne.n	800789a <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800788c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f003 fde8 	bl	800b464 <VL53L0X_load_tuning_settings>
 8007894:	4603      	mov	r3, r0
 8007896:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800789a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d10a      	bne.n	80078b8 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 80078a2:	2300      	movs	r3, #0
 80078a4:	9300      	str	r3, [sp, #0]
 80078a6:	2304      	movs	r3, #4
 80078a8:	2200      	movs	r2, #0
 80078aa:	2100      	movs	r1, #0
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f001 f90d 	bl	8008acc <VL53L0X_SetGpioConfig>
 80078b2:	4603      	mov	r3, r0
 80078b4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80078b8:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d121      	bne.n	8007904 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80078c0:	2201      	movs	r2, #1
 80078c2:	21ff      	movs	r1, #255	; 0xff
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f004 fced 	bl	800c2a4 <VL53L0X_WrByte>
 80078ca:	4603      	mov	r3, r0
 80078cc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 80078d0:	f107 031a 	add.w	r3, r7, #26
 80078d4:	461a      	mov	r2, r3
 80078d6:	2184      	movs	r1, #132	; 0x84
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f004 fd8f 	bl	800c3fc <VL53L0X_RdWord>
 80078de:	4603      	mov	r3, r0
 80078e0:	461a      	mov	r2, r3
 80078e2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80078e6:	4313      	orrs	r3, r2
 80078e8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80078ec:	2200      	movs	r2, #0
 80078ee:	21ff      	movs	r1, #255	; 0xff
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f004 fcd7 	bl	800c2a4 <VL53L0X_WrByte>
 80078f6:	4603      	mov	r3, r0
 80078f8:	461a      	mov	r2, r3
 80078fa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80078fe:	4313      	orrs	r3, r2
 8007900:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007904:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007908:	2b00      	cmp	r3, #0
 800790a:	d105      	bne.n	8007918 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 800790c:	8b7b      	ldrh	r3, [r7, #26]
 800790e:	011b      	lsls	r3, r3, #4
 8007910:	461a      	mov	r2, r3
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8007918:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800791c:	2b00      	cmp	r3, #0
 800791e:	d108      	bne.n	8007932 <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8007920:	f107 031c 	add.w	r3, r7, #28
 8007924:	4619      	mov	r1, r3
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f000 f8d0 	bl	8007acc <VL53L0X_GetDeviceParameters>
 800792c:	4603      	mov	r3, r0
 800792e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8007932:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007936:	2b00      	cmp	r3, #0
 8007938:	d110      	bne.n	800795c <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800793a:	f107 0319 	add.w	r3, r7, #25
 800793e:	4619      	mov	r1, r3
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f000 f9ae 	bl	8007ca2 <VL53L0X_GetFractionEnable>
 8007946:	4603      	mov	r3, r0
 8007948:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 800794c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007950:	2b00      	cmp	r3, #0
 8007952:	d103      	bne.n	800795c <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8007954:	7e7a      	ldrb	r2, [r7, #25]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 800795c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007960:	2b00      	cmp	r3, #0
 8007962:	d10e      	bne.n	8007982 <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f103 0410 	add.w	r4, r3, #16
 800796a:	f107 051c 	add.w	r5, r7, #28
 800796e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007970:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007972:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007974:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007976:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007978:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800797a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800797e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8007982:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007986:	2b00      	cmp	r3, #0
 8007988:	d111      	bne.n	80079ae <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 800798a:	f107 0319 	add.w	r3, r7, #25
 800798e:	461a      	mov	r2, r3
 8007990:	2101      	movs	r1, #1
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f004 fd08 	bl	800c3a8 <VL53L0X_RdByte>
 8007998:	4603      	mov	r3, r0
 800799a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 800799e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d103      	bne.n	80079ae <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 80079a6:	7e7a      	ldrb	r2, [r7, #25]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 80079ae:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d107      	bne.n	80079c6 <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80079b6:	2200      	movs	r2, #0
 80079b8:	2100      	movs	r1, #0
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 f9e6 	bl	8007d8c <VL53L0X_SetSequenceStepEnable>
 80079c0:	4603      	mov	r3, r0
 80079c2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 80079c6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d107      	bne.n	80079de <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80079ce:	2200      	movs	r2, #0
 80079d0:	2102      	movs	r1, #2
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 f9da 	bl	8007d8c <VL53L0X_SetSequenceStepEnable>
 80079d8:	4603      	mov	r3, r0
 80079da:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 80079de:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d103      	bne.n	80079ee <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2203      	movs	r2, #3
 80079ea:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80079ee:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d109      	bne.n	8007a0a <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 80079f6:	f107 0313 	add.w	r3, r7, #19
 80079fa:	461a      	mov	r2, r3
 80079fc:	2100      	movs	r1, #0
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 f9ac 	bl	8007d5c <VL53L0X_GetVcselPulsePeriod>
 8007a04:	4603      	mov	r3, r0
 8007a06:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007a0a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d103      	bne.n	8007a1a <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007a12:	7cfa      	ldrb	r2, [r7, #19]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8007a1a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d109      	bne.n	8007a36 <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 8007a22:	f107 0313 	add.w	r3, r7, #19
 8007a26:	461a      	mov	r2, r3
 8007a28:	2101      	movs	r1, #1
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 f996 	bl	8007d5c <VL53L0X_GetVcselPulsePeriod>
 8007a30:	4603      	mov	r3, r0
 8007a32:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007a36:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d103      	bne.n	8007a46 <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007a3e:	7cfa      	ldrb	r2, [r7, #19]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8007a46:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d109      	bne.n	8007a62 <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 8007a4e:	f107 030c 	add.w	r3, r7, #12
 8007a52:	461a      	mov	r2, r3
 8007a54:	2103      	movs	r1, #3
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f002 fee0 	bl	800a81c <get_sequence_step_timeout>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007a62:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d103      	bne.n	8007a72 <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8007a72:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d109      	bne.n	8007a8e <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 8007a7a:	f107 030c 	add.w	r3, r7, #12
 8007a7e:	461a      	mov	r2, r3
 8007a80:	2104      	movs	r1, #4
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f002 feca 	bl	800a81c <get_sequence_step_timeout>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007a8e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d103      	bne.n	8007a9e <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007a9e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3770      	adds	r7, #112	; 0x70
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bdb0      	pop	{r4, r5, r7, pc}
 8007aaa:	bf00      	nop
 8007aac:	20000010 	.word	0x20000010

08007ab0 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b085      	sub	sp, #20
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8007ab8:	239d      	movs	r3, #157	; 0x9d
 8007aba:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8007abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3714      	adds	r7, #20
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	4619      	mov	r1, r3
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f000 f8cc 	bl	8007c7c <VL53L0X_GetDeviceMode>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007ae8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d107      	bne.n	8007b00 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	3308      	adds	r3, #8
 8007af4:	4619      	mov	r1, r3
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f000 fa94 	bl	8008024 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8007afc:	4603      	mov	r3, r0
 8007afe:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8007b00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d102      	bne.n	8007b0e <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8007b0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d107      	bne.n	8007b26 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	3310      	adds	r3, #16
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 faca 	bl	80080b6 <VL53L0X_GetXTalkCompensationRateMegaCps>
 8007b22:	4603      	mov	r3, r0
 8007b24:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8007b26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d107      	bne.n	8007b3e <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	3314      	adds	r3, #20
 8007b32:	4619      	mov	r1, r3
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f7ff fcc2 	bl	80074be <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8007b3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d134      	bne.n	8007bb0 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007b46:	2300      	movs	r3, #0
 8007b48:	60bb      	str	r3, [r7, #8]
 8007b4a:	e02a      	b.n	8007ba2 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8007b4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d12a      	bne.n	8007baa <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	b299      	uxth	r1, r3
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	3308      	adds	r3, #8
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	683a      	ldr	r2, [r7, #0]
 8007b60:	4413      	add	r3, r2
 8007b62:	3304      	adds	r3, #4
 8007b64:	461a      	mov	r2, r3
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 fbea 	bl	8008340 <VL53L0X_GetLimitCheckValue>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	461a      	mov	r2, r3
 8007b70:	7bfb      	ldrb	r3, [r7, #15]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8007b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d117      	bne.n	8007bae <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	b299      	uxth	r1, r3
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	3318      	adds	r3, #24
 8007b86:	683a      	ldr	r2, [r7, #0]
 8007b88:	4413      	add	r3, r2
 8007b8a:	461a      	mov	r2, r3
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 fb51 	bl	8008234 <VL53L0X_GetLimitCheckEnable>
 8007b92:	4603      	mov	r3, r0
 8007b94:	461a      	mov	r2, r3
 8007b96:	7bfb      	ldrb	r3, [r7, #15]
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	60bb      	str	r3, [r7, #8]
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	2b05      	cmp	r3, #5
 8007ba6:	ddd1      	ble.n	8007b4c <VL53L0X_GetDeviceParameters+0x80>
 8007ba8:	e002      	b.n	8007bb0 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8007baa:	bf00      	nop
 8007bac:	e000      	b.n	8007bb0 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8007bae:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007bb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d107      	bne.n	8007bc8 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	333c      	adds	r3, #60	; 0x3c
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 fc4c 	bl	800845c <VL53L0X_GetWrapAroundCheckEnable>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8007bc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d107      	bne.n	8007be0 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	3304      	adds	r3, #4
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f000 f895 	bl	8007d06 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007be0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b085      	sub	sp, #20
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8007bfc:	78fb      	ldrb	r3, [r7, #3]
 8007bfe:	2b15      	cmp	r3, #21
 8007c00:	d832      	bhi.n	8007c68 <VL53L0X_SetDeviceMode+0x7c>
 8007c02:	a201      	add	r2, pc, #4	; (adr r2, 8007c08 <VL53L0X_SetDeviceMode+0x1c>)
 8007c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c08:	08007c61 	.word	0x08007c61
 8007c0c:	08007c61 	.word	0x08007c61
 8007c10:	08007c69 	.word	0x08007c69
 8007c14:	08007c61 	.word	0x08007c61
 8007c18:	08007c69 	.word	0x08007c69
 8007c1c:	08007c69 	.word	0x08007c69
 8007c20:	08007c69 	.word	0x08007c69
 8007c24:	08007c69 	.word	0x08007c69
 8007c28:	08007c69 	.word	0x08007c69
 8007c2c:	08007c69 	.word	0x08007c69
 8007c30:	08007c69 	.word	0x08007c69
 8007c34:	08007c69 	.word	0x08007c69
 8007c38:	08007c69 	.word	0x08007c69
 8007c3c:	08007c69 	.word	0x08007c69
 8007c40:	08007c69 	.word	0x08007c69
 8007c44:	08007c69 	.word	0x08007c69
 8007c48:	08007c69 	.word	0x08007c69
 8007c4c:	08007c69 	.word	0x08007c69
 8007c50:	08007c69 	.word	0x08007c69
 8007c54:	08007c69 	.word	0x08007c69
 8007c58:	08007c61 	.word	0x08007c61
 8007c5c:	08007c61 	.word	0x08007c61
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	78fa      	ldrb	r2, [r7, #3]
 8007c64:	741a      	strb	r2, [r3, #16]
		break;
 8007c66:	e001      	b.n	8007c6c <VL53L0X_SetDeviceMode+0x80>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8007c68:	23f8      	movs	r3, #248	; 0xf8
 8007c6a:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007c6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3714      	adds	r7, #20
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr

08007c7c <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b085      	sub	sp, #20
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
 8007c84:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c86:	2300      	movs	r3, #0
 8007c88:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	7c1a      	ldrb	r2, [r3, #16]
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8007c92:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3714      	adds	r7, #20
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca0:	4770      	bx	lr

08007ca2 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8007ca2:	b580      	push	{r7, lr}
 8007ca4:	b084      	sub	sp, #16
 8007ca6:	af00      	add	r7, sp, #0
 8007ca8:	6078      	str	r0, [r7, #4]
 8007caa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007cac:	2300      	movs	r3, #0
 8007cae:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8007cb0:	683a      	ldr	r2, [r7, #0]
 8007cb2:	2109      	movs	r1, #9
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f004 fb77 	bl	800c3a8 <VL53L0X_RdByte>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d106      	bne.n	8007cd4 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	f003 0301 	and.w	r3, r3, #1
 8007cce:	b2da      	uxtb	r2, r3
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8007cd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3710      	adds	r7, #16
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}

08007ce0 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007cea:	2300      	movs	r3, #0
 8007cec:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8007cee:	6839      	ldr	r1, [r7, #0]
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f003 fa26 	bl	800b142 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8007cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3710      	adds	r7, #16
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}

08007d06 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8007d06:	b580      	push	{r7, lr}
 8007d08:	b084      	sub	sp, #16
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	6078      	str	r0, [r7, #4]
 8007d0e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d10:	2300      	movs	r3, #0
 8007d12:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8007d14:	6839      	ldr	r1, [r7, #0]
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f003 faf3 	bl	800b302 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8007d20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	3710      	adds	r7, #16
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}

08007d2c <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b084      	sub	sp, #16
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	460b      	mov	r3, r1
 8007d36:	70fb      	strb	r3, [r7, #3]
 8007d38:	4613      	mov	r3, r2
 8007d3a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8007d40:	78ba      	ldrb	r2, [r7, #2]
 8007d42:	78fb      	ldrb	r3, [r7, #3]
 8007d44:	4619      	mov	r1, r3
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f002 ff3b 	bl	800abc2 <VL53L0X_set_vcsel_pulse_period>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8007d50:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3710      	adds	r7, #16
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b086      	sub	sp, #24
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	60f8      	str	r0, [r7, #12]
 8007d64:	460b      	mov	r3, r1
 8007d66:	607a      	str	r2, [r7, #4]
 8007d68:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8007d6e:	7afb      	ldrb	r3, [r7, #11]
 8007d70:	687a      	ldr	r2, [r7, #4]
 8007d72:	4619      	mov	r1, r3
 8007d74:	68f8      	ldr	r0, [r7, #12]
 8007d76:	f003 f9ad 	bl	800b0d4 <VL53L0X_get_vcsel_pulse_period>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8007d7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3718      	adds	r7, #24
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
	...

08007d8c <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b086      	sub	sp, #24
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	460b      	mov	r3, r1
 8007d96:	70fb      	strb	r3, [r7, #3]
 8007d98:	4613      	mov	r3, r2
 8007d9a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007da0:	2300      	movs	r3, #0
 8007da2:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8007da4:	2300      	movs	r3, #0
 8007da6:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007da8:	f107 030f 	add.w	r3, r7, #15
 8007dac:	461a      	mov	r2, r3
 8007dae:	2101      	movs	r1, #1
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f004 faf9 	bl	800c3a8 <VL53L0X_RdByte>
 8007db6:	4603      	mov	r3, r0
 8007db8:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8007dba:	7bfb      	ldrb	r3, [r7, #15]
 8007dbc:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8007dbe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d15a      	bne.n	8007e7c <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 8007dc6:	78bb      	ldrb	r3, [r7, #2]
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d12b      	bne.n	8007e24 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8007dcc:	78fb      	ldrb	r3, [r7, #3]
 8007dce:	2b04      	cmp	r3, #4
 8007dd0:	d825      	bhi.n	8007e1e <VL53L0X_SetSequenceStepEnable+0x92>
 8007dd2:	a201      	add	r2, pc, #4	; (adr r2, 8007dd8 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8007dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd8:	08007ded 	.word	0x08007ded
 8007ddc:	08007df7 	.word	0x08007df7
 8007de0:	08007e01 	.word	0x08007e01
 8007de4:	08007e0b 	.word	0x08007e0b
 8007de8:	08007e15 	.word	0x08007e15
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8007dec:	7dbb      	ldrb	r3, [r7, #22]
 8007dee:	f043 0310 	orr.w	r3, r3, #16
 8007df2:	75bb      	strb	r3, [r7, #22]
				break;
 8007df4:	e043      	b.n	8007e7e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8007df6:	7dbb      	ldrb	r3, [r7, #22]
 8007df8:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8007dfc:	75bb      	strb	r3, [r7, #22]
				break;
 8007dfe:	e03e      	b.n	8007e7e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8007e00:	7dbb      	ldrb	r3, [r7, #22]
 8007e02:	f043 0304 	orr.w	r3, r3, #4
 8007e06:	75bb      	strb	r3, [r7, #22]
				break;
 8007e08:	e039      	b.n	8007e7e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8007e0a:	7dbb      	ldrb	r3, [r7, #22]
 8007e0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e10:	75bb      	strb	r3, [r7, #22]
				break;
 8007e12:	e034      	b.n	8007e7e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8007e14:	7dbb      	ldrb	r3, [r7, #22]
 8007e16:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007e1a:	75bb      	strb	r3, [r7, #22]
				break;
 8007e1c:	e02f      	b.n	8007e7e <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007e1e:	23fc      	movs	r3, #252	; 0xfc
 8007e20:	75fb      	strb	r3, [r7, #23]
 8007e22:	e02c      	b.n	8007e7e <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8007e24:	78fb      	ldrb	r3, [r7, #3]
 8007e26:	2b04      	cmp	r3, #4
 8007e28:	d825      	bhi.n	8007e76 <VL53L0X_SetSequenceStepEnable+0xea>
 8007e2a:	a201      	add	r2, pc, #4	; (adr r2, 8007e30 <VL53L0X_SetSequenceStepEnable+0xa4>)
 8007e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e30:	08007e45 	.word	0x08007e45
 8007e34:	08007e4f 	.word	0x08007e4f
 8007e38:	08007e59 	.word	0x08007e59
 8007e3c:	08007e63 	.word	0x08007e63
 8007e40:	08007e6d 	.word	0x08007e6d
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8007e44:	7dbb      	ldrb	r3, [r7, #22]
 8007e46:	f023 0310 	bic.w	r3, r3, #16
 8007e4a:	75bb      	strb	r3, [r7, #22]
				break;
 8007e4c:	e017      	b.n	8007e7e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 8007e4e:	7dbb      	ldrb	r3, [r7, #22]
 8007e50:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8007e54:	75bb      	strb	r3, [r7, #22]
				break;
 8007e56:	e012      	b.n	8007e7e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8007e58:	7dbb      	ldrb	r3, [r7, #22]
 8007e5a:	f023 0304 	bic.w	r3, r3, #4
 8007e5e:	75bb      	strb	r3, [r7, #22]
				break;
 8007e60:	e00d      	b.n	8007e7e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8007e62:	7dbb      	ldrb	r3, [r7, #22]
 8007e64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e68:	75bb      	strb	r3, [r7, #22]
				break;
 8007e6a:	e008      	b.n	8007e7e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8007e6c:	7dbb      	ldrb	r3, [r7, #22]
 8007e6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e72:	75bb      	strb	r3, [r7, #22]
				break;
 8007e74:	e003      	b.n	8007e7e <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007e76:	23fc      	movs	r3, #252	; 0xfc
 8007e78:	75fb      	strb	r3, [r7, #23]
 8007e7a:	e000      	b.n	8007e7e <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 8007e7c:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 8007e7e:	7bfb      	ldrb	r3, [r7, #15]
 8007e80:	7dba      	ldrb	r2, [r7, #22]
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d01e      	beq.n	8007ec4 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 8007e86:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d107      	bne.n	8007e9e <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 8007e8e:	7dbb      	ldrb	r3, [r7, #22]
 8007e90:	461a      	mov	r2, r3
 8007e92:	2101      	movs	r1, #1
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f004 fa05 	bl	800c2a4 <VL53L0X_WrByte>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8007e9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d103      	bne.n	8007eae <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	7dba      	ldrb	r2, [r7, #22]
 8007eaa:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8007eae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d106      	bne.n	8007ec4 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	695b      	ldr	r3, [r3, #20]
 8007eba:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8007ebc:	6939      	ldr	r1, [r7, #16]
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f7ff ff0e 	bl	8007ce0 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8007ec4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3718      	adds	r7, #24
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}

08007ed0 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b087      	sub	sp, #28
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	60f8      	str	r0, [r7, #12]
 8007ed8:	607b      	str	r3, [r7, #4]
 8007eda:	460b      	mov	r3, r1
 8007edc:	72fb      	strb	r3, [r7, #11]
 8007ede:	4613      	mov	r3, r2
 8007ee0:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8007eec:	7afb      	ldrb	r3, [r7, #11]
 8007eee:	2b04      	cmp	r3, #4
 8007ef0:	d836      	bhi.n	8007f60 <sequence_step_enabled+0x90>
 8007ef2:	a201      	add	r2, pc, #4	; (adr r2, 8007ef8 <sequence_step_enabled+0x28>)
 8007ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef8:	08007f0d 	.word	0x08007f0d
 8007efc:	08007f1f 	.word	0x08007f1f
 8007f00:	08007f31 	.word	0x08007f31
 8007f04:	08007f43 	.word	0x08007f43
 8007f08:	08007f55 	.word	0x08007f55
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8007f0c:	7abb      	ldrb	r3, [r7, #10]
 8007f0e:	111b      	asrs	r3, r3, #4
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	f003 0301 	and.w	r3, r3, #1
 8007f16:	b2da      	uxtb	r2, r3
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	701a      	strb	r2, [r3, #0]
		break;
 8007f1c:	e022      	b.n	8007f64 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8007f1e:	7abb      	ldrb	r3, [r7, #10]
 8007f20:	10db      	asrs	r3, r3, #3
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	f003 0301 	and.w	r3, r3, #1
 8007f28:	b2da      	uxtb	r2, r3
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	701a      	strb	r2, [r3, #0]
		break;
 8007f2e:	e019      	b.n	8007f64 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8007f30:	7abb      	ldrb	r3, [r7, #10]
 8007f32:	109b      	asrs	r3, r3, #2
 8007f34:	b2db      	uxtb	r3, r3
 8007f36:	f003 0301 	and.w	r3, r3, #1
 8007f3a:	b2da      	uxtb	r2, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	701a      	strb	r2, [r3, #0]
		break;
 8007f40:	e010      	b.n	8007f64 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8007f42:	7abb      	ldrb	r3, [r7, #10]
 8007f44:	119b      	asrs	r3, r3, #6
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	f003 0301 	and.w	r3, r3, #1
 8007f4c:	b2da      	uxtb	r2, r3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	701a      	strb	r2, [r3, #0]
		break;
 8007f52:	e007      	b.n	8007f64 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8007f54:	7abb      	ldrb	r3, [r7, #10]
 8007f56:	09db      	lsrs	r3, r3, #7
 8007f58:	b2da      	uxtb	r2, r3
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	701a      	strb	r2, [r3, #0]
		break;
 8007f5e:	e001      	b.n	8007f64 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007f60:	23fc      	movs	r3, #252	; 0xfc
 8007f62:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007f64:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	371c      	adds	r7, #28
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b084      	sub	sp, #16
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8007f82:	2300      	movs	r3, #0
 8007f84:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007f86:	f107 030e 	add.w	r3, r7, #14
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	2101      	movs	r1, #1
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f004 fa0a 	bl	800c3a8 <VL53L0X_RdByte>
 8007f94:	4603      	mov	r3, r0
 8007f96:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8007f98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d107      	bne.n	8007fb0 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8007fa0:	7bba      	ldrb	r2, [r7, #14]
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	2100      	movs	r1, #0
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f7ff ff92 	bl	8007ed0 <sequence_step_enabled>
 8007fac:	4603      	mov	r3, r0
 8007fae:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007fb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d108      	bne.n	8007fca <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8007fb8:	7bba      	ldrb	r2, [r7, #14]
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	3302      	adds	r3, #2
 8007fbe:	2101      	movs	r1, #1
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f7ff ff85 	bl	8007ed0 <sequence_step_enabled>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d108      	bne.n	8007fe4 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8007fd2:	7bba      	ldrb	r2, [r7, #14]
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	2102      	movs	r1, #2
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f7ff ff78 	bl	8007ed0 <sequence_step_enabled>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007fe4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d108      	bne.n	8007ffe <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8007fec:	7bba      	ldrb	r2, [r7, #14]
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	3303      	adds	r3, #3
 8007ff2:	2103      	movs	r1, #3
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f7ff ff6b 	bl	8007ed0 <sequence_step_enabled>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d108      	bne.n	8008018 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8008006:	7bba      	ldrb	r2, [r7, #14]
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	3304      	adds	r3, #4
 800800c:	2104      	movs	r1, #4
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f7ff ff5e 	bl	8007ed0 <sequence_step_enabled>
 8008014:	4603      	mov	r3, r0
 8008016:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008018:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800801c:	4618      	mov	r0, r3
 800801e:	3710      	adds	r7, #16
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b084      	sub	sp, #16
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800802e:	2300      	movs	r3, #0
 8008030:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8008032:	f107 030c 	add.w	r3, r7, #12
 8008036:	461a      	mov	r2, r3
 8008038:	21f8      	movs	r1, #248	; 0xf8
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f004 f9de 	bl	800c3fc <VL53L0X_RdWord>
 8008040:	4603      	mov	r3, r0
 8008042:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8008044:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d108      	bne.n	800805e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 800804c:	f107 0308 	add.w	r3, r7, #8
 8008050:	461a      	mov	r2, r3
 8008052:	2104      	movs	r1, #4
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f004 fa09 	bl	800c46c <VL53L0X_RdDWord>
 800805a:	4603      	mov	r3, r0
 800805c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800805e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d10c      	bne.n	8008080 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8008066:	89bb      	ldrh	r3, [r7, #12]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d005      	beq.n	8008078 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	89ba      	ldrh	r2, [r7, #12]
 8008070:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	681a      	ldr	r2, [r3, #0]
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008080:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008084:	4618      	mov	r0, r3
 8008086:	3710      	adds	r7, #16
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 800808c:	b480      	push	{r7}
 800808e:	b085      	sub	sp, #20
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008096:	2300      	movs	r3, #0
 8008098:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	7f1b      	ldrb	r3, [r3, #28]
 800809e:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	7bba      	ldrb	r2, [r7, #14]
 80080a4:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80080a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3714      	adds	r7, #20
 80080ae:	46bd      	mov	sp, r7
 80080b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b4:	4770      	bx	lr

080080b6 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 80080b6:	b580      	push	{r7, lr}
 80080b8:	b086      	sub	sp, #24
 80080ba:	af00      	add	r7, sp, #0
 80080bc:	6078      	str	r0, [r7, #4]
 80080be:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80080c0:	2300      	movs	r3, #0
 80080c2:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 80080c4:	f107 030e 	add.w	r3, r7, #14
 80080c8:	461a      	mov	r2, r3
 80080ca:	2120      	movs	r1, #32
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f004 f995 	bl	800c3fc <VL53L0X_RdWord>
 80080d2:	4603      	mov	r3, r0
 80080d4:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 80080d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d118      	bne.n	8008110 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 80080de:	89fb      	ldrh	r3, [r7, #14]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d109      	bne.n	80080f8 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6a1b      	ldr	r3, [r3, #32]
 80080e8:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	693a      	ldr	r2, [r7, #16]
 80080ee:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	771a      	strb	r2, [r3, #28]
 80080f6:	e00b      	b.n	8008110 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 80080f8:	89fb      	ldrh	r3, [r7, #14]
 80080fa:	00db      	lsls	r3, r3, #3
 80080fc:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	693a      	ldr	r2, [r7, #16]
 8008102:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	693a      	ldr	r2, [r7, #16]
 8008108:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2201      	movs	r2, #1
 800810e:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008110:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008114:	4618      	mov	r0, r3
 8008116:	3718      	adds	r7, #24
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b086      	sub	sp, #24
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	460b      	mov	r3, r1
 8008126:	807b      	strh	r3, [r7, #2]
 8008128:	4613      	mov	r3, r2
 800812a:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800812c:	2300      	movs	r3, #0
 800812e:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8008130:	2300      	movs	r3, #0
 8008132:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8008134:	2300      	movs	r3, #0
 8008136:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8008138:	2300      	movs	r3, #0
 800813a:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800813c:	887b      	ldrh	r3, [r7, #2]
 800813e:	2b05      	cmp	r3, #5
 8008140:	d902      	bls.n	8008148 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008142:	23fc      	movs	r3, #252	; 0xfc
 8008144:	75fb      	strb	r3, [r7, #23]
 8008146:	e05b      	b.n	8008200 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8008148:	787b      	ldrb	r3, [r7, #1]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d106      	bne.n	800815c <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800814e:	2300      	movs	r3, #0
 8008150:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8008152:	2300      	movs	r3, #0
 8008154:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8008156:	2301      	movs	r3, #1
 8008158:	73bb      	strb	r3, [r7, #14]
 800815a:	e00a      	b.n	8008172 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800815c:	887b      	ldrh	r3, [r7, #2]
 800815e:	687a      	ldr	r2, [r7, #4]
 8008160:	330c      	adds	r3, #12
 8008162:	009b      	lsls	r3, r3, #2
 8008164:	4413      	add	r3, r2
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800816a:	2300      	movs	r3, #0
 800816c:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800816e:	2301      	movs	r3, #1
 8008170:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8008172:	887b      	ldrh	r3, [r7, #2]
 8008174:	2b05      	cmp	r3, #5
 8008176:	d841      	bhi.n	80081fc <VL53L0X_SetLimitCheckEnable+0xe0>
 8008178:	a201      	add	r2, pc, #4	; (adr r2, 8008180 <VL53L0X_SetLimitCheckEnable+0x64>)
 800817a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800817e:	bf00      	nop
 8008180:	08008199 	.word	0x08008199
 8008184:	080081a3 	.word	0x080081a3
 8008188:	080081b9 	.word	0x080081b9
 800818c:	080081c3 	.word	0x080081c3
 8008190:	080081cd 	.word	0x080081cd
 8008194:	080081e5 	.word	0x080081e5

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	7bfa      	ldrb	r2, [r7, #15]
 800819c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 80081a0:	e02e      	b.n	8008200 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	461a      	mov	r2, r3
 80081aa:	2144      	movs	r1, #68	; 0x44
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f004 f89d 	bl	800c2ec <VL53L0X_WrWord>
 80081b2:	4603      	mov	r3, r0
 80081b4:	75fb      	strb	r3, [r7, #23]

			break;
 80081b6:	e023      	b.n	8008200 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	7bfa      	ldrb	r2, [r7, #15]
 80081bc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 80081c0:	e01e      	b.n	8008200 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	7bfa      	ldrb	r2, [r7, #15]
 80081c6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 80081ca:	e019      	b.n	8008200 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80081cc:	7bbb      	ldrb	r3, [r7, #14]
 80081ce:	005b      	lsls	r3, r3, #1
 80081d0:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80081d2:	7b7b      	ldrb	r3, [r7, #13]
 80081d4:	22fe      	movs	r2, #254	; 0xfe
 80081d6:	2160      	movs	r1, #96	; 0x60
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f004 f8b1 	bl	800c340 <VL53L0X_UpdateByte>
 80081de:	4603      	mov	r3, r0
 80081e0:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 80081e2:	e00d      	b.n	8008200 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 80081e4:	7bbb      	ldrb	r3, [r7, #14]
 80081e6:	011b      	lsls	r3, r3, #4
 80081e8:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80081ea:	7b7b      	ldrb	r3, [r7, #13]
 80081ec:	22ef      	movs	r2, #239	; 0xef
 80081ee:	2160      	movs	r1, #96	; 0x60
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f004 f8a5 	bl	800c340 <VL53L0X_UpdateByte>
 80081f6:	4603      	mov	r3, r0
 80081f8:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 80081fa:	e001      	b.n	8008200 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80081fc:	23fc      	movs	r3, #252	; 0xfc
 80081fe:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008200:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d10f      	bne.n	8008228 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8008208:	787b      	ldrb	r3, [r7, #1]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d106      	bne.n	800821c <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800820e:	887b      	ldrh	r3, [r7, #2]
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	4413      	add	r3, r2
 8008214:	2200      	movs	r2, #0
 8008216:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800821a:	e005      	b.n	8008228 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800821c:	887b      	ldrh	r3, [r7, #2]
 800821e:	687a      	ldr	r2, [r7, #4]
 8008220:	4413      	add	r3, r2
 8008222:	2201      	movs	r2, #1
 8008224:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008228:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800822c:	4618      	mov	r0, r3
 800822e:	3718      	adds	r7, #24
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}

08008234 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8008234:	b480      	push	{r7}
 8008236:	b087      	sub	sp, #28
 8008238:	af00      	add	r7, sp, #0
 800823a:	60f8      	str	r0, [r7, #12]
 800823c:	460b      	mov	r3, r1
 800823e:	607a      	str	r2, [r7, #4]
 8008240:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008242:	2300      	movs	r3, #0
 8008244:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8008246:	897b      	ldrh	r3, [r7, #10]
 8008248:	2b05      	cmp	r3, #5
 800824a:	d905      	bls.n	8008258 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800824c:	23fc      	movs	r3, #252	; 0xfc
 800824e:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	701a      	strb	r2, [r3, #0]
 8008256:	e008      	b.n	800826a <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008258:	897b      	ldrh	r3, [r7, #10]
 800825a:	68fa      	ldr	r2, [r7, #12]
 800825c:	4413      	add	r3, r2
 800825e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008262:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	7dba      	ldrb	r2, [r7, #22]
 8008268:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800826a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800826e:	4618      	mov	r0, r3
 8008270:	371c      	adds	r7, #28
 8008272:	46bd      	mov	sp, r7
 8008274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008278:	4770      	bx	lr
	...

0800827c <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b086      	sub	sp, #24
 8008280:	af00      	add	r7, sp, #0
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	460b      	mov	r3, r1
 8008286:	607a      	str	r2, [r7, #4]
 8008288:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800828a:	2300      	movs	r3, #0
 800828c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800828e:	897b      	ldrh	r3, [r7, #10]
 8008290:	68fa      	ldr	r2, [r7, #12]
 8008292:	4413      	add	r3, r2
 8008294:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008298:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800829a:	7dbb      	ldrb	r3, [r7, #22]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d107      	bne.n	80082b0 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80082a0:	897b      	ldrh	r3, [r7, #10]
 80082a2:	68fa      	ldr	r2, [r7, #12]
 80082a4:	330c      	adds	r3, #12
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	4413      	add	r3, r2
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	605a      	str	r2, [r3, #4]
 80082ae:	e040      	b.n	8008332 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 80082b0:	897b      	ldrh	r3, [r7, #10]
 80082b2:	2b05      	cmp	r3, #5
 80082b4:	d830      	bhi.n	8008318 <VL53L0X_SetLimitCheckValue+0x9c>
 80082b6:	a201      	add	r2, pc, #4	; (adr r2, 80082bc <VL53L0X_SetLimitCheckValue+0x40>)
 80082b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082bc:	080082d5 	.word	0x080082d5
 80082c0:	080082dd 	.word	0x080082dd
 80082c4:	080082f3 	.word	0x080082f3
 80082c8:	080082fb 	.word	0x080082fb
 80082cc:	08008303 	.word	0x08008303
 80082d0:	08008303 	.word	0x08008303

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	687a      	ldr	r2, [r7, #4]
 80082d8:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 80082da:	e01f      	b.n	800831c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	461a      	mov	r2, r3
 80082e4:	2144      	movs	r1, #68	; 0x44
 80082e6:	68f8      	ldr	r0, [r7, #12]
 80082e8:	f004 f800 	bl	800c2ec <VL53L0X_WrWord>
 80082ec:	4603      	mov	r3, r0
 80082ee:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80082f0:	e014      	b.n	800831c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 80082f8:	e010      	b.n	800831c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	687a      	ldr	r2, [r7, #4]
 80082fe:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8008300:	e00c      	b.n	800831c <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8008306:	b29b      	uxth	r3, r3
 8008308:	461a      	mov	r2, r3
 800830a:	2164      	movs	r1, #100	; 0x64
 800830c:	68f8      	ldr	r0, [r7, #12]
 800830e:	f003 ffed 	bl	800c2ec <VL53L0X_WrWord>
 8008312:	4603      	mov	r3, r0
 8008314:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8008316:	e001      	b.n	800831c <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008318:	23fc      	movs	r3, #252	; 0xfc
 800831a:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 800831c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d106      	bne.n	8008332 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008324:	897b      	ldrh	r3, [r7, #10]
 8008326:	68fa      	ldr	r2, [r7, #12]
 8008328:	330c      	adds	r3, #12
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	4413      	add	r3, r2
 800832e:	687a      	ldr	r2, [r7, #4]
 8008330:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008332:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008336:	4618      	mov	r0, r3
 8008338:	3718      	adds	r7, #24
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}
 800833e:	bf00      	nop

08008340 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b088      	sub	sp, #32
 8008344:	af00      	add	r7, sp, #0
 8008346:	60f8      	str	r0, [r7, #12]
 8008348:	460b      	mov	r3, r1
 800834a:	607a      	str	r2, [r7, #4]
 800834c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800834e:	2300      	movs	r3, #0
 8008350:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8008352:	2300      	movs	r3, #0
 8008354:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8008356:	897b      	ldrh	r3, [r7, #10]
 8008358:	2b05      	cmp	r3, #5
 800835a:	d847      	bhi.n	80083ec <VL53L0X_GetLimitCheckValue+0xac>
 800835c:	a201      	add	r2, pc, #4	; (adr r2, 8008364 <VL53L0X_GetLimitCheckValue+0x24>)
 800835e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008362:	bf00      	nop
 8008364:	0800837d 	.word	0x0800837d
 8008368:	08008389 	.word	0x08008389
 800836c:	080083af 	.word	0x080083af
 8008370:	080083bb 	.word	0x080083bb
 8008374:	080083c7 	.word	0x080083c7
 8008378:	080083c7 	.word	0x080083c7

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008380:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8008382:	2300      	movs	r3, #0
 8008384:	77bb      	strb	r3, [r7, #30]
		break;
 8008386:	e033      	b.n	80083f0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8008388:	f107 0316 	add.w	r3, r7, #22
 800838c:	461a      	mov	r2, r3
 800838e:	2144      	movs	r1, #68	; 0x44
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f004 f833 	bl	800c3fc <VL53L0X_RdWord>
 8008396:	4603      	mov	r3, r0
 8008398:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800839a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d102      	bne.n	80083a8 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80083a2:	8afb      	ldrh	r3, [r7, #22]
 80083a4:	025b      	lsls	r3, r3, #9
 80083a6:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 80083a8:	2301      	movs	r3, #1
 80083aa:	77bb      	strb	r3, [r7, #30]
		break;
 80083ac:	e020      	b.n	80083f0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083b2:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 80083b4:	2300      	movs	r3, #0
 80083b6:	77bb      	strb	r3, [r7, #30]
		break;
 80083b8:	e01a      	b.n	80083f0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083be:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 80083c0:	2300      	movs	r3, #0
 80083c2:	77bb      	strb	r3, [r7, #30]
		break;
 80083c4:	e014      	b.n	80083f0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80083c6:	f107 0316 	add.w	r3, r7, #22
 80083ca:	461a      	mov	r2, r3
 80083cc:	2164      	movs	r1, #100	; 0x64
 80083ce:	68f8      	ldr	r0, [r7, #12]
 80083d0:	f004 f814 	bl	800c3fc <VL53L0X_RdWord>
 80083d4:	4603      	mov	r3, r0
 80083d6:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80083d8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d102      	bne.n	80083e6 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80083e0:	8afb      	ldrh	r3, [r7, #22]
 80083e2:	025b      	lsls	r3, r3, #9
 80083e4:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 80083e6:	2300      	movs	r3, #0
 80083e8:	77bb      	strb	r3, [r7, #30]
		break;
 80083ea:	e001      	b.n	80083f0 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80083ec:	23fc      	movs	r3, #252	; 0xfc
 80083ee:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80083f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d12a      	bne.n	800844e <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 80083f8:	7fbb      	ldrb	r3, [r7, #30]
 80083fa:	2b01      	cmp	r3, #1
 80083fc:	d124      	bne.n	8008448 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 80083fe:	69bb      	ldr	r3, [r7, #24]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d110      	bne.n	8008426 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8008404:	897b      	ldrh	r3, [r7, #10]
 8008406:	68fa      	ldr	r2, [r7, #12]
 8008408:	330c      	adds	r3, #12
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	4413      	add	r3, r2
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	69ba      	ldr	r2, [r7, #24]
 8008416:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8008418:	897b      	ldrh	r3, [r7, #10]
 800841a:	68fa      	ldr	r2, [r7, #12]
 800841c:	4413      	add	r3, r2
 800841e:	2200      	movs	r2, #0
 8008420:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8008424:	e013      	b.n	800844e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	69ba      	ldr	r2, [r7, #24]
 800842a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800842c:	897b      	ldrh	r3, [r7, #10]
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	330c      	adds	r3, #12
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	4413      	add	r3, r2
 8008436:	69ba      	ldr	r2, [r7, #24]
 8008438:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800843a:	897b      	ldrh	r3, [r7, #10]
 800843c:	68fa      	ldr	r2, [r7, #12]
 800843e:	4413      	add	r3, r2
 8008440:	2201      	movs	r2, #1
 8008442:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8008446:	e002      	b.n	800844e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	69ba      	ldr	r2, [r7, #24]
 800844c:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800844e:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8008452:	4618      	mov	r0, r3
 8008454:	3720      	adds	r7, #32
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}
 800845a:	bf00      	nop

0800845c <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b084      	sub	sp, #16
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008466:	2300      	movs	r3, #0
 8008468:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800846a:	f107 030e 	add.w	r3, r7, #14
 800846e:	461a      	mov	r2, r3
 8008470:	2101      	movs	r1, #1
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f003 ff98 	bl	800c3a8 <VL53L0X_RdByte>
 8008478:	4603      	mov	r3, r0
 800847a:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 800847c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d10e      	bne.n	80084a2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8008484:	7bba      	ldrb	r2, [r7, #14]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 800848c:	7bbb      	ldrb	r3, [r7, #14]
 800848e:	b25b      	sxtb	r3, r3
 8008490:	2b00      	cmp	r3, #0
 8008492:	da03      	bge.n	800849c <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	2201      	movs	r2, #1
 8008498:	701a      	strb	r2, [r3, #0]
 800849a:	e002      	b.n	80084a2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	2200      	movs	r2, #0
 80084a0:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80084a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d104      	bne.n	80084b4 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	781a      	ldrb	r2, [r3, #0]
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80084b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3710      	adds	r7, #16
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b084      	sub	sp, #16
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80084c8:	2300      	movs	r3, #0
 80084ca:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80084cc:	f107 030e 	add.w	r3, r7, #14
 80084d0:	4619      	mov	r1, r3
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f7ff fbd2 	bl	8007c7c <VL53L0X_GetDeviceMode>
 80084d8:	4603      	mov	r3, r0
 80084da:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80084dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d107      	bne.n	80084f4 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80084e4:	7bbb      	ldrb	r3, [r7, #14]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d104      	bne.n	80084f4 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 f898 	bl	8008620 <VL53L0X_StartMeasurement>
 80084f0:	4603      	mov	r3, r0
 80084f2:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80084f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d104      	bne.n	8008506 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f001 fb3f 	bl	8009b80 <VL53L0X_measurement_poll_for_completion>
 8008502:	4603      	mov	r3, r0
 8008504:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8008506:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d106      	bne.n	800851c <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800850e:	7bbb      	ldrb	r3, [r7, #14]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d103      	bne.n	800851c <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2203      	movs	r2, #3
 8008518:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 800851c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008520:	4618      	mov	r0, r3
 8008522:	3710      	adds	r7, #16
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b086      	sub	sp, #24
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008534:	2300      	movs	r3, #0
 8008536:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8008538:	2301      	movs	r3, #1
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	68b9      	ldr	r1, [r7, #8]
 800853e:	68f8      	ldr	r0, [r7, #12]
 8008540:	f001 fae1 	bl	8009b06 <VL53L0X_perform_ref_calibration>
 8008544:	4603      	mov	r3, r0
 8008546:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8008548:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800854c:	4618      	mov	r0, r3
 800854e:	3718      	adds	r7, #24
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}

08008554 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b086      	sub	sp, #24
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	460b      	mov	r3, r1
 800855e:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008560:	2300      	movs	r3, #0
 8008562:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800856a:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800856c:	7dbb      	ldrb	r3, [r7, #22]
 800856e:	2b01      	cmp	r3, #1
 8008570:	d005      	beq.n	800857e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8008572:	7dbb      	ldrb	r3, [r7, #22]
 8008574:	2b02      	cmp	r3, #2
 8008576:	d002      	beq.n	800857e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8008578:	7dbb      	ldrb	r3, [r7, #22]
 800857a:	2b03      	cmp	r3, #3
 800857c:	d147      	bne.n	800860e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800857e:	f107 030c 	add.w	r3, r7, #12
 8008582:	f107 0210 	add.w	r2, r7, #16
 8008586:	2101      	movs	r1, #1
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 fbc3 	bl	8008d14 <VL53L0X_GetInterruptThresholds>
 800858e:	4603      	mov	r3, r0
 8008590:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8008592:	693b      	ldr	r3, [r7, #16]
 8008594:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8008598:	d803      	bhi.n	80085a2 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800859a:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800859c:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80085a0:	d935      	bls.n	800860e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 80085a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d131      	bne.n	800860e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 80085aa:	78fb      	ldrb	r3, [r7, #3]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d006      	beq.n	80085be <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 80085b0:	491a      	ldr	r1, [pc, #104]	; (800861c <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f002 ff56 	bl	800b464 <VL53L0X_load_tuning_settings>
 80085b8:	4603      	mov	r3, r0
 80085ba:	75fb      	strb	r3, [r7, #23]
 80085bc:	e027      	b.n	800860e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 80085be:	2204      	movs	r2, #4
 80085c0:	21ff      	movs	r1, #255	; 0xff
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f003 fe6e 	bl	800c2a4 <VL53L0X_WrByte>
 80085c8:	4603      	mov	r3, r0
 80085ca:	461a      	mov	r2, r3
 80085cc:	7dfb      	ldrb	r3, [r7, #23]
 80085ce:	4313      	orrs	r3, r2
 80085d0:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80085d2:	2200      	movs	r2, #0
 80085d4:	2170      	movs	r1, #112	; 0x70
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f003 fe64 	bl	800c2a4 <VL53L0X_WrByte>
 80085dc:	4603      	mov	r3, r0
 80085de:	461a      	mov	r2, r3
 80085e0:	7dfb      	ldrb	r3, [r7, #23]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80085e6:	2200      	movs	r2, #0
 80085e8:	21ff      	movs	r1, #255	; 0xff
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f003 fe5a 	bl	800c2a4 <VL53L0X_WrByte>
 80085f0:	4603      	mov	r3, r0
 80085f2:	461a      	mov	r2, r3
 80085f4:	7dfb      	ldrb	r3, [r7, #23]
 80085f6:	4313      	orrs	r3, r2
 80085f8:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80085fa:	2200      	movs	r2, #0
 80085fc:	2180      	movs	r1, #128	; 0x80
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f003 fe50 	bl	800c2a4 <VL53L0X_WrByte>
 8008604:	4603      	mov	r3, r0
 8008606:	461a      	mov	r2, r3
 8008608:	7dfb      	ldrb	r3, [r7, #23]
 800860a:	4313      	orrs	r3, r2
 800860c:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800860e:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8008612:	4618      	mov	r0, r3
 8008614:	3718      	adds	r7, #24
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}
 800861a:	bf00      	nop
 800861c:	20000104 	.word	0x20000104

08008620 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b086      	sub	sp, #24
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008628:	2300      	movs	r3, #0
 800862a:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800862c:	2301      	movs	r3, #1
 800862e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8008630:	f107 030e 	add.w	r3, r7, #14
 8008634:	4619      	mov	r1, r3
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f7ff fb20 	bl	8007c7c <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 800863c:	2201      	movs	r2, #1
 800863e:	2180      	movs	r1, #128	; 0x80
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f003 fe2f 	bl	800c2a4 <VL53L0X_WrByte>
 8008646:	4603      	mov	r3, r0
 8008648:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800864a:	2201      	movs	r2, #1
 800864c:	21ff      	movs	r1, #255	; 0xff
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f003 fe28 	bl	800c2a4 <VL53L0X_WrByte>
 8008654:	4603      	mov	r3, r0
 8008656:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008658:	2200      	movs	r2, #0
 800865a:	2100      	movs	r1, #0
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f003 fe21 	bl	800c2a4 <VL53L0X_WrByte>
 8008662:	4603      	mov	r3, r0
 8008664:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 800866c:	461a      	mov	r2, r3
 800866e:	2191      	movs	r1, #145	; 0x91
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f003 fe17 	bl	800c2a4 <VL53L0X_WrByte>
 8008676:	4603      	mov	r3, r0
 8008678:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800867a:	2201      	movs	r2, #1
 800867c:	2100      	movs	r1, #0
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	f003 fe10 	bl	800c2a4 <VL53L0X_WrByte>
 8008684:	4603      	mov	r3, r0
 8008686:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008688:	2200      	movs	r2, #0
 800868a:	21ff      	movs	r1, #255	; 0xff
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f003 fe09 	bl	800c2a4 <VL53L0X_WrByte>
 8008692:	4603      	mov	r3, r0
 8008694:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8008696:	2200      	movs	r2, #0
 8008698:	2180      	movs	r1, #128	; 0x80
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f003 fe02 	bl	800c2a4 <VL53L0X_WrByte>
 80086a0:	4603      	mov	r3, r0
 80086a2:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 80086a4:	7bbb      	ldrb	r3, [r7, #14]
 80086a6:	2b01      	cmp	r3, #1
 80086a8:	d037      	beq.n	800871a <VL53L0X_StartMeasurement+0xfa>
 80086aa:	2b03      	cmp	r3, #3
 80086ac:	d04f      	beq.n	800874e <VL53L0X_StartMeasurement+0x12e>
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d167      	bne.n	8008782 <VL53L0X_StartMeasurement+0x162>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 80086b2:	2201      	movs	r2, #1
 80086b4:	2100      	movs	r1, #0
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f003 fdf4 	bl	800c2a4 <VL53L0X_WrByte>
 80086bc:	4603      	mov	r3, r0
 80086be:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 80086c0:	7bfb      	ldrb	r3, [r7, #15]
 80086c2:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 80086c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d15d      	bne.n	8008788 <VL53L0X_StartMeasurement+0x168>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 80086cc:	2300      	movs	r3, #0
 80086ce:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d008      	beq.n	80086e8 <VL53L0X_StartMeasurement+0xc8>
					Status = VL53L0X_RdByte(Dev,
 80086d6:	f107 030d 	add.w	r3, r7, #13
 80086da:	461a      	mov	r2, r3
 80086dc:	2100      	movs	r1, #0
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f003 fe62 	bl	800c3a8 <VL53L0X_RdByte>
 80086e4:	4603      	mov	r3, r0
 80086e6:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	3301      	adds	r3, #1
 80086ec:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 80086ee:	7b7a      	ldrb	r2, [r7, #13]
 80086f0:	7bfb      	ldrb	r3, [r7, #15]
 80086f2:	4013      	ands	r3, r2
 80086f4:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 80086f6:	7bfa      	ldrb	r2, [r7, #15]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d107      	bne.n	800870c <VL53L0X_StartMeasurement+0xec>
				&& (Status == VL53L0X_ERROR_NONE)
 80086fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d103      	bne.n	800870c <VL53L0X_StartMeasurement+0xec>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800870a:	d3e1      	bcc.n	80086d0 <VL53L0X_StartMeasurement+0xb0>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8008712:	d339      	bcc.n	8008788 <VL53L0X_StartMeasurement+0x168>
				Status = VL53L0X_ERROR_TIME_OUT;
 8008714:	23f9      	movs	r3, #249	; 0xf9
 8008716:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8008718:	e036      	b.n	8008788 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800871a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d105      	bne.n	800872e <VL53L0X_StartMeasurement+0x10e>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8008722:	2101      	movs	r1, #1
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f7ff ff15 	bl	8008554 <VL53L0X_CheckAndLoadInterruptSettings>
 800872a:	4603      	mov	r3, r0
 800872c:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800872e:	2202      	movs	r2, #2
 8008730:	2100      	movs	r1, #0
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f003 fdb6 	bl	800c2a4 <VL53L0X_WrByte>
 8008738:	4603      	mov	r3, r0
 800873a:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800873c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d123      	bne.n	800878c <VL53L0X_StartMeasurement+0x16c>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2204      	movs	r2, #4
 8008748:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800874c:	e01e      	b.n	800878c <VL53L0X_StartMeasurement+0x16c>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800874e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d105      	bne.n	8008762 <VL53L0X_StartMeasurement+0x142>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8008756:	2101      	movs	r1, #1
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f7ff fefb 	bl	8008554 <VL53L0X_CheckAndLoadInterruptSettings>
 800875e:	4603      	mov	r3, r0
 8008760:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8008762:	2204      	movs	r2, #4
 8008764:	2100      	movs	r1, #0
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f003 fd9c 	bl	800c2a4 <VL53L0X_WrByte>
 800876c:	4603      	mov	r3, r0
 800876e:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8008770:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d10b      	bne.n	8008790 <VL53L0X_StartMeasurement+0x170>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2204      	movs	r2, #4
 800877c:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8008780:	e006      	b.n	8008790 <VL53L0X_StartMeasurement+0x170>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8008782:	23f8      	movs	r3, #248	; 0xf8
 8008784:	75fb      	strb	r3, [r7, #23]
 8008786:	e004      	b.n	8008792 <VL53L0X_StartMeasurement+0x172>
		break;
 8008788:	bf00      	nop
 800878a:	e002      	b.n	8008792 <VL53L0X_StartMeasurement+0x172>
		break;
 800878c:	bf00      	nop
 800878e:	e000      	b.n	8008792 <VL53L0X_StartMeasurement+0x172>
		break;
 8008790:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8008792:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008796:	4618      	mov	r0, r3
 8008798:	3718      	adds	r7, #24
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}

0800879e <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800879e:	b580      	push	{r7, lr}
 80087a0:	b084      	sub	sp, #16
 80087a2:	af00      	add	r7, sp, #0
 80087a4:	6078      	str	r0, [r7, #4]
 80087a6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80087a8:	2300      	movs	r3, #0
 80087aa:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 80087b2:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 80087b4:	7bbb      	ldrb	r3, [r7, #14]
 80087b6:	2b04      	cmp	r3, #4
 80087b8:	d112      	bne.n	80087e0 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 80087ba:	f107 0308 	add.w	r3, r7, #8
 80087be:	4619      	mov	r1, r3
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f000 fb1d 	bl	8008e00 <VL53L0X_GetInterruptMaskStatus>
 80087c6:	4603      	mov	r3, r0
 80087c8:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	2b04      	cmp	r3, #4
 80087ce:	d103      	bne.n	80087d8 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	2201      	movs	r2, #1
 80087d4:	701a      	strb	r2, [r3, #0]
 80087d6:	e01c      	b.n	8008812 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	2200      	movs	r2, #0
 80087dc:	701a      	strb	r2, [r3, #0]
 80087de:	e018      	b.n	8008812 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 80087e0:	f107 030d 	add.w	r3, r7, #13
 80087e4:	461a      	mov	r2, r3
 80087e6:	2114      	movs	r1, #20
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f003 fddd 	bl	800c3a8 <VL53L0X_RdByte>
 80087ee:	4603      	mov	r3, r0
 80087f0:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 80087f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d10b      	bne.n	8008812 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 80087fa:	7b7b      	ldrb	r3, [r7, #13]
 80087fc:	f003 0301 	and.w	r3, r3, #1
 8008800:	2b00      	cmp	r3, #0
 8008802:	d003      	beq.n	800880c <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	2201      	movs	r2, #1
 8008808:	701a      	strb	r2, [r3, #0]
 800880a:	e002      	b.n	8008812 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	2200      	movs	r2, #0
 8008810:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008812:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008816:	4618      	mov	r0, r3
 8008818:	3710      	adds	r7, #16
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}
	...

08008820 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8008820:	b5b0      	push	{r4, r5, r7, lr}
 8008822:	b096      	sub	sp, #88	; 0x58
 8008824:	af02      	add	r7, sp, #8
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800882a:	2300      	movs	r3, #0
 800882c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8008830:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008834:	230c      	movs	r3, #12
 8008836:	2114      	movs	r1, #20
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f003 fd07 	bl	800c24c <VL53L0X_ReadMulti>
 800883e:	4603      	mov	r3, r0
 8008840:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8008844:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008848:	2b00      	cmp	r3, #0
 800884a:	f040 80d2 	bne.w	80089f2 <VL53L0X_GetRangingMeasurementData+0x1d2>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	2200      	movs	r2, #0
 8008852:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	2200      	movs	r2, #0
 8008858:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800885a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800885e:	b29b      	uxth	r3, r3
 8008860:	021b      	lsls	r3, r3, #8
 8008862:	b29a      	uxth	r2, r3
 8008864:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008868:	b29b      	uxth	r3, r3
 800886a:	4413      	add	r3, r2
 800886c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	2200      	movs	r2, #0
 8008874:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8008876:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800887a:	b29b      	uxth	r3, r3
 800887c:	021b      	lsls	r3, r3, #8
 800887e:	b29a      	uxth	r2, r3
 8008880:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008884:	b29b      	uxth	r3, r3
 8008886:	4413      	add	r3, r2
 8008888:	b29b      	uxth	r3, r3
 800888a:	025b      	lsls	r3, r3, #9
 800888c:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008892:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8008894:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8008898:	b29b      	uxth	r3, r3
 800889a:	021b      	lsls	r3, r3, #8
 800889c:	b29a      	uxth	r2, r3
 800889e:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80088a2:	b29b      	uxth	r3, r3
 80088a4:	4413      	add	r3, r2
 80088a6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80088aa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80088ae:	025b      	lsls	r3, r3, #9
 80088b0:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 80088b6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	021b      	lsls	r3, r3, #8
 80088be:	b29a      	uxth	r2, r3
 80088c0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	4413      	add	r3, r2
 80088c8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80088d2:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 80088d4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80088d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 80088e2:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 80088ea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 80088ee:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80088f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80088f4:	d047      	beq.n	8008986 <VL53L0X_GetRangingMeasurementData+0x166>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 80088f6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80088f8:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80088fc:	fb02 f303 	mul.w	r3, r2, r3
 8008900:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008904:	4a58      	ldr	r2, [pc, #352]	; (8008a68 <VL53L0X_GetRangingMeasurementData+0x248>)
 8008906:	fb82 1203 	smull	r1, r2, r2, r3
 800890a:	1192      	asrs	r2, r2, #6
 800890c:	17db      	asrs	r3, r3, #31
 800890e:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8008910:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6a1b      	ldr	r3, [r3, #32]
 8008918:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	7f1b      	ldrb	r3, [r3, #28]
 800891e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8008922:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008926:	2b00      	cmp	r3, #0
 8008928:	d02d      	beq.n	8008986 <VL53L0X_GetRangingMeasurementData+0x166>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800892a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800892c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8008930:	fb02 f303 	mul.w	r3, r2, r3
 8008934:	121b      	asrs	r3, r3, #8
 8008936:	461a      	mov	r2, r3
				if ((SignalRate
 8008938:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800893a:	4293      	cmp	r3, r2
 800893c:	d10d      	bne.n	800895a <VL53L0X_GetRangingMeasurementData+0x13a>
					<= 0) {
					if (RangeFractionalEnable)
 800893e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8008942:	2b00      	cmp	r3, #0
 8008944:	d004      	beq.n	8008950 <VL53L0X_GetRangingMeasurementData+0x130>
						XtalkRangeMilliMeter = 8888;
 8008946:	f242 23b8 	movw	r3, #8888	; 0x22b8
 800894a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800894e:	e016      	b.n	800897e <VL53L0X_GetRangingMeasurementData+0x15e>
					else
						XtalkRangeMilliMeter = 8888
 8008950:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8008954:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8008958:	e011      	b.n	800897e <VL53L0X_GetRangingMeasurementData+0x15e>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800895a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800895e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008960:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8008964:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8008966:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 800896a:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800896e:	121b      	asrs	r3, r3, #8
 8008970:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8008972:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008974:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8008976:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800897a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800897e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008982:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8008986:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800898a:	2b00      	cmp	r3, #0
 800898c:	d00d      	beq.n	80089aa <VL53L0X_GetRangingMeasurementData+0x18a>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800898e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8008992:	089b      	lsrs	r3, r3, #2
 8008994:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800899a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800899e:	b2db      	uxtb	r3, r3
 80089a0:	019b      	lsls	r3, r3, #6
 80089a2:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	75da      	strb	r2, [r3, #23]
 80089a8:	e006      	b.n	80089b8 <VL53L0X_GetRangingMeasurementData+0x198>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80089b0:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	2200      	movs	r2, #0
 80089b6:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80089b8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80089bc:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80089c0:	f107 0336 	add.w	r3, r7, #54	; 0x36
 80089c4:	9301      	str	r3, [sp, #4]
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	9300      	str	r3, [sp, #0]
 80089ca:	4613      	mov	r3, r2
 80089cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f003 f9f0 	bl	800bdb4 <VL53L0X_get_pal_range_status>
 80089d4:	4603      	mov	r3, r0
 80089d6:	461a      	mov	r2, r3
 80089d8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80089dc:	4313      	orrs	r3, r2
 80089de:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 80089e2:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d103      	bne.n	80089f2 <VL53L0X_GetRangingMeasurementData+0x1d2>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 80089ea:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80089f2:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d12f      	bne.n	8008a5a <VL53L0X_GetRangingMeasurementData+0x23a>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f107 040c 	add.w	r4, r7, #12
 8008a00:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8008a04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008a06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008a08:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008a0c:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8008a14:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8008a1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8008a22:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8008a28:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8008a2e:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8008a34:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8008a3a:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8008a40:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8008a4a:	f107 050c 	add.w	r5, r7, #12
 8008a4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008a50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008a52:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008a56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008a5a:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3750      	adds	r7, #80	; 0x50
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bdb0      	pop	{r4, r5, r7, pc}
 8008a66:	bf00      	nop
 8008a68:	10624dd3 	.word	0x10624dd3

08008a6c <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b084      	sub	sp, #16
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008a76:	2300      	movs	r3, #0
 8008a78:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8008a7a:	2100      	movs	r1, #0
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f7ff f8b5 	bl	8007bec <VL53L0X_SetDeviceMode>
 8008a82:	4603      	mov	r3, r0
 8008a84:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d104      	bne.n	8008a98 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f7ff fd16 	bl	80084c0 <VL53L0X_PerformSingleMeasurement>
 8008a94:	4603      	mov	r3, r0
 8008a96:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8008a98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d105      	bne.n	8008aac <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8008aa0:	6839      	ldr	r1, [r7, #0]
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f7ff febc 	bl	8008820 <VL53L0X_GetRangingMeasurementData>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8008aac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d105      	bne.n	8008ac0 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8008ab4:	2100      	movs	r1, #0
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 f962 	bl	8008d80 <VL53L0X_ClearInterruptMask>
 8008abc:	4603      	mov	r3, r0
 8008abe:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8008ac0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3710      	adds	r7, #16
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}

08008acc <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b084      	sub	sp, #16
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
 8008ad4:	4608      	mov	r0, r1
 8008ad6:	4611      	mov	r1, r2
 8008ad8:	461a      	mov	r2, r3
 8008ada:	4603      	mov	r3, r0
 8008adc:	70fb      	strb	r3, [r7, #3]
 8008ade:	460b      	mov	r3, r1
 8008ae0:	70bb      	strb	r3, [r7, #2]
 8008ae2:	4613      	mov	r3, r2
 8008ae4:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8008aea:	78fb      	ldrb	r3, [r7, #3]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d002      	beq.n	8008af6 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8008af0:	23f6      	movs	r3, #246	; 0xf6
 8008af2:	73fb      	strb	r3, [r7, #15]
 8008af4:	e107      	b.n	8008d06 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8008af6:	78bb      	ldrb	r3, [r7, #2]
 8008af8:	2b14      	cmp	r3, #20
 8008afa:	d110      	bne.n	8008b1e <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8008afc:	7e3b      	ldrb	r3, [r7, #24]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d102      	bne.n	8008b08 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8008b02:	2310      	movs	r3, #16
 8008b04:	73bb      	strb	r3, [r7, #14]
 8008b06:	e001      	b.n	8008b0c <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8008b08:	2301      	movs	r3, #1
 8008b0a:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8008b0c:	7bbb      	ldrb	r3, [r7, #14]
 8008b0e:	461a      	mov	r2, r3
 8008b10:	2184      	movs	r1, #132	; 0x84
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f003 fbc6 	bl	800c2a4 <VL53L0X_WrByte>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	73fb      	strb	r3, [r7, #15]
 8008b1c:	e0f3      	b.n	8008d06 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8008b1e:	78bb      	ldrb	r3, [r7, #2]
 8008b20:	2b15      	cmp	r3, #21
 8008b22:	f040 8097 	bne.w	8008c54 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8008b26:	2201      	movs	r2, #1
 8008b28:	21ff      	movs	r1, #255	; 0xff
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f003 fbba 	bl	800c2a4 <VL53L0X_WrByte>
 8008b30:	4603      	mov	r3, r0
 8008b32:	461a      	mov	r2, r3
 8008b34:	7bfb      	ldrb	r3, [r7, #15]
 8008b36:	4313      	orrs	r3, r2
 8008b38:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	2100      	movs	r1, #0
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f003 fbb0 	bl	800c2a4 <VL53L0X_WrByte>
 8008b44:	4603      	mov	r3, r0
 8008b46:	461a      	mov	r2, r3
 8008b48:	7bfb      	ldrb	r3, [r7, #15]
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8008b4e:	2200      	movs	r2, #0
 8008b50:	21ff      	movs	r1, #255	; 0xff
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f003 fba6 	bl	800c2a4 <VL53L0X_WrByte>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	461a      	mov	r2, r3
 8008b5c:	7bfb      	ldrb	r3, [r7, #15]
 8008b5e:	4313      	orrs	r3, r2
 8008b60:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8008b62:	2201      	movs	r2, #1
 8008b64:	2180      	movs	r1, #128	; 0x80
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f003 fb9c 	bl	800c2a4 <VL53L0X_WrByte>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	461a      	mov	r2, r3
 8008b70:	7bfb      	ldrb	r3, [r7, #15]
 8008b72:	4313      	orrs	r3, r2
 8008b74:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8008b76:	2202      	movs	r2, #2
 8008b78:	2185      	movs	r1, #133	; 0x85
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f003 fb92 	bl	800c2a4 <VL53L0X_WrByte>
 8008b80:	4603      	mov	r3, r0
 8008b82:	461a      	mov	r2, r3
 8008b84:	7bfb      	ldrb	r3, [r7, #15]
 8008b86:	4313      	orrs	r3, r2
 8008b88:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8008b8a:	2204      	movs	r2, #4
 8008b8c:	21ff      	movs	r1, #255	; 0xff
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f003 fb88 	bl	800c2a4 <VL53L0X_WrByte>
 8008b94:	4603      	mov	r3, r0
 8008b96:	461a      	mov	r2, r3
 8008b98:	7bfb      	ldrb	r3, [r7, #15]
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	21cd      	movs	r1, #205	; 0xcd
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f003 fb7e 	bl	800c2a4 <VL53L0X_WrByte>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	461a      	mov	r2, r3
 8008bac:	7bfb      	ldrb	r3, [r7, #15]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8008bb2:	2211      	movs	r2, #17
 8008bb4:	21cc      	movs	r1, #204	; 0xcc
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f003 fb74 	bl	800c2a4 <VL53L0X_WrByte>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	7bfb      	ldrb	r3, [r7, #15]
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8008bc6:	2207      	movs	r2, #7
 8008bc8:	21ff      	movs	r1, #255	; 0xff
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f003 fb6a 	bl	800c2a4 <VL53L0X_WrByte>
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	7bfb      	ldrb	r3, [r7, #15]
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8008bda:	2200      	movs	r2, #0
 8008bdc:	21be      	movs	r1, #190	; 0xbe
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f003 fb60 	bl	800c2a4 <VL53L0X_WrByte>
 8008be4:	4603      	mov	r3, r0
 8008be6:	461a      	mov	r2, r3
 8008be8:	7bfb      	ldrb	r3, [r7, #15]
 8008bea:	4313      	orrs	r3, r2
 8008bec:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8008bee:	2206      	movs	r2, #6
 8008bf0:	21ff      	movs	r1, #255	; 0xff
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f003 fb56 	bl	800c2a4 <VL53L0X_WrByte>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	7bfb      	ldrb	r3, [r7, #15]
 8008bfe:	4313      	orrs	r3, r2
 8008c00:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8008c02:	2209      	movs	r2, #9
 8008c04:	21cc      	movs	r1, #204	; 0xcc
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f003 fb4c 	bl	800c2a4 <VL53L0X_WrByte>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	461a      	mov	r2, r3
 8008c10:	7bfb      	ldrb	r3, [r7, #15]
 8008c12:	4313      	orrs	r3, r2
 8008c14:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8008c16:	2200      	movs	r2, #0
 8008c18:	21ff      	movs	r1, #255	; 0xff
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f003 fb42 	bl	800c2a4 <VL53L0X_WrByte>
 8008c20:	4603      	mov	r3, r0
 8008c22:	461a      	mov	r2, r3
 8008c24:	7bfb      	ldrb	r3, [r7, #15]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	21ff      	movs	r1, #255	; 0xff
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f003 fb38 	bl	800c2a4 <VL53L0X_WrByte>
 8008c34:	4603      	mov	r3, r0
 8008c36:	461a      	mov	r2, r3
 8008c38:	7bfb      	ldrb	r3, [r7, #15]
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008c3e:	2200      	movs	r2, #0
 8008c40:	2100      	movs	r1, #0
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f003 fb2e 	bl	800c2a4 <VL53L0X_WrByte>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	7bfb      	ldrb	r3, [r7, #15]
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	73fb      	strb	r3, [r7, #15]
 8008c52:	e058      	b.n	8008d06 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8008c54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d121      	bne.n	8008ca0 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 8008c5c:	787b      	ldrb	r3, [r7, #1]
 8008c5e:	2b04      	cmp	r3, #4
 8008c60:	d81b      	bhi.n	8008c9a <VL53L0X_SetGpioConfig+0x1ce>
 8008c62:	a201      	add	r2, pc, #4	; (adr r2, 8008c68 <VL53L0X_SetGpioConfig+0x19c>)
 8008c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c68:	08008c7d 	.word	0x08008c7d
 8008c6c:	08008c83 	.word	0x08008c83
 8008c70:	08008c89 	.word	0x08008c89
 8008c74:	08008c8f 	.word	0x08008c8f
 8008c78:	08008c95 	.word	0x08008c95
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	73bb      	strb	r3, [r7, #14]
				break;
 8008c80:	e00f      	b.n	8008ca2 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8008c82:	2301      	movs	r3, #1
 8008c84:	73bb      	strb	r3, [r7, #14]
				break;
 8008c86:	e00c      	b.n	8008ca2 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8008c88:	2302      	movs	r3, #2
 8008c8a:	73bb      	strb	r3, [r7, #14]
				break;
 8008c8c:	e009      	b.n	8008ca2 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8008c8e:	2303      	movs	r3, #3
 8008c90:	73bb      	strb	r3, [r7, #14]
				break;
 8008c92:	e006      	b.n	8008ca2 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8008c94:	2304      	movs	r3, #4
 8008c96:	73bb      	strb	r3, [r7, #14]
				break;
 8008c98:	e003      	b.n	8008ca2 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 8008c9a:	23f5      	movs	r3, #245	; 0xf5
 8008c9c:	73fb      	strb	r3, [r7, #15]
 8008c9e:	e000      	b.n	8008ca2 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8008ca0:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8008ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d107      	bne.n	8008cba <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 8008caa:	7bbb      	ldrb	r3, [r7, #14]
 8008cac:	461a      	mov	r2, r3
 8008cae:	210a      	movs	r1, #10
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f003 faf7 	bl	800c2a4 <VL53L0X_WrByte>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 8008cba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d10f      	bne.n	8008ce2 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8008cc2:	7e3b      	ldrb	r3, [r7, #24]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d102      	bne.n	8008cce <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	73bb      	strb	r3, [r7, #14]
 8008ccc:	e001      	b.n	8008cd2 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 8008cce:	2310      	movs	r3, #16
 8008cd0:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8008cd2:	7bbb      	ldrb	r3, [r7, #14]
 8008cd4:	22ef      	movs	r2, #239	; 0xef
 8008cd6:	2184      	movs	r1, #132	; 0x84
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f003 fb31 	bl	800c340 <VL53L0X_UpdateByte>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8008ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d103      	bne.n	8008cf2 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	787a      	ldrb	r2, [r7, #1]
 8008cee:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8008cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d105      	bne.n	8008d06 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8008cfa:	2100      	movs	r1, #0
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 f83f 	bl	8008d80 <VL53L0X_ClearInterruptMask>
 8008d02:	4603      	mov	r3, r0
 8008d04:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008d06:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3710      	adds	r7, #16
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}
 8008d12:	bf00      	nop

08008d14 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b086      	sub	sp, #24
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	60f8      	str	r0, [r7, #12]
 8008d1c:	607a      	str	r2, [r7, #4]
 8008d1e:	603b      	str	r3, [r7, #0]
 8008d20:	460b      	mov	r3, r1
 8008d22:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008d24:	2300      	movs	r3, #0
 8008d26:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8008d28:	f107 0314 	add.w	r3, r7, #20
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	210e      	movs	r1, #14
 8008d30:	68f8      	ldr	r0, [r7, #12]
 8008d32:	f003 fb63 	bl	800c3fc <VL53L0X_RdWord>
 8008d36:	4603      	mov	r3, r0
 8008d38:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8008d3a:	8abb      	ldrh	r3, [r7, #20]
 8008d3c:	045b      	lsls	r3, r3, #17
 8008d3e:	461a      	mov	r2, r3
 8008d40:	4b0e      	ldr	r3, [pc, #56]	; (8008d7c <VL53L0X_GetInterruptThresholds+0x68>)
 8008d42:	4013      	ands	r3, r2
 8008d44:	687a      	ldr	r2, [r7, #4]
 8008d46:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8008d48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d10f      	bne.n	8008d70 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8008d50:	f107 0314 	add.w	r3, r7, #20
 8008d54:	461a      	mov	r2, r3
 8008d56:	210c      	movs	r1, #12
 8008d58:	68f8      	ldr	r0, [r7, #12]
 8008d5a:	f003 fb4f 	bl	800c3fc <VL53L0X_RdWord>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8008d62:	8abb      	ldrh	r3, [r7, #20]
 8008d64:	045b      	lsls	r3, r3, #17
 8008d66:	461a      	mov	r2, r3
 8008d68:	4b04      	ldr	r3, [pc, #16]	; (8008d7c <VL53L0X_GetInterruptThresholds+0x68>)
 8008d6a:	4013      	ands	r3, r2
		*pThresholdHigh =
 8008d6c:	683a      	ldr	r2, [r7, #0]
 8008d6e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008d70:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3718      	adds	r7, #24
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}
 8008d7c:	1ffe0000 	.word	0x1ffe0000

08008d80 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b084      	sub	sp, #16
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
 8008d88:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8008d92:	2201      	movs	r2, #1
 8008d94:	210b      	movs	r1, #11
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f003 fa84 	bl	800c2a4 <VL53L0X_WrByte>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8008da0:	2200      	movs	r2, #0
 8008da2:	210b      	movs	r1, #11
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f003 fa7d 	bl	800c2a4 <VL53L0X_WrByte>
 8008daa:	4603      	mov	r3, r0
 8008dac:	461a      	mov	r2, r3
 8008dae:	7bfb      	ldrb	r3, [r7, #15]
 8008db0:	4313      	orrs	r3, r2
 8008db2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8008db4:	f107 030d 	add.w	r3, r7, #13
 8008db8:	461a      	mov	r2, r3
 8008dba:	2113      	movs	r1, #19
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f003 faf3 	bl	800c3a8 <VL53L0X_RdByte>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	7bfb      	ldrb	r3, [r7, #15]
 8008dc8:	4313      	orrs	r3, r2
 8008dca:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8008dcc:	7bbb      	ldrb	r3, [r7, #14]
 8008dce:	3301      	adds	r3, #1
 8008dd0:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8008dd2:	7b7b      	ldrb	r3, [r7, #13]
 8008dd4:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d006      	beq.n	8008dea <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8008ddc:	7bbb      	ldrb	r3, [r7, #14]
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d803      	bhi.n	8008dea <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8008de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d0d3      	beq.n	8008d92 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 8008dea:	7bbb      	ldrb	r3, [r7, #14]
 8008dec:	2b02      	cmp	r3, #2
 8008dee:	d901      	bls.n	8008df4 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8008df0:	23f4      	movs	r3, #244	; 0xf4
 8008df2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8008df4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3710      	adds	r7, #16
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}

08008e00 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b084      	sub	sp, #16
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8008e0e:	f107 030e 	add.w	r3, r7, #14
 8008e12:	461a      	mov	r2, r3
 8008e14:	2113      	movs	r1, #19
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f003 fac6 	bl	800c3a8 <VL53L0X_RdByte>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8008e20:	7bbb      	ldrb	r3, [r7, #14]
 8008e22:	f003 0207 	and.w	r2, r3, #7
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8008e2a:	7bbb      	ldrb	r3, [r7, #14]
 8008e2c:	f003 0318 	and.w	r3, r3, #24
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d001      	beq.n	8008e38 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8008e34:	23fa      	movs	r3, #250	; 0xfa
 8008e36:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8008e38:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3710      	adds	r7, #16
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}

08008e44 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b086      	sub	sp, #24
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	60f8      	str	r0, [r7, #12]
 8008e4c:	60b9      	str	r1, [r7, #8]
 8008e4e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e50:	2300      	movs	r3, #0
 8008e52:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	68b9      	ldr	r1, [r7, #8]
 8008e58:	68f8      	ldr	r0, [r7, #12]
 8008e5a:	f000 fa03 	bl	8009264 <VL53L0X_perform_ref_spad_management>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8008e62:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3718      	adds	r7, #24
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}

08008e6e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8008e6e:	b580      	push	{r7, lr}
 8008e70:	b084      	sub	sp, #16
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
 8008e76:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8008e7c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8008e80:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8008e82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008e86:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8008e88:	f107 0308 	add.w	r3, r7, #8
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	2128      	movs	r1, #40	; 0x28
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f003 fab3 	bl	800c3fc <VL53L0X_RdWord>
 8008e96:	4603      	mov	r3, r0
 8008e98:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8008e9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d11e      	bne.n	8008ee0 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8008ea2:	893b      	ldrh	r3, [r7, #8]
 8008ea4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8008eac:	893b      	ldrh	r3, [r7, #8]
 8008eae:	461a      	mov	r2, r3
 8008eb0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	dd0b      	ble.n	8008ed0 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8008eb8:	893a      	ldrh	r2, [r7, #8]
 8008eba:	897b      	ldrh	r3, [r7, #10]
 8008ebc:	1ad3      	subs	r3, r2, r3
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	b21b      	sxth	r3, r3
 8008ec2:	461a      	mov	r2, r3
					* 250;
 8008ec4:	23fa      	movs	r3, #250	; 0xfa
 8008ec6:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	601a      	str	r2, [r3, #0]
 8008ece:	e007      	b.n	8008ee0 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8008ed0:	893b      	ldrh	r3, [r7, #8]
 8008ed2:	b21b      	sxth	r3, r3
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	23fa      	movs	r3, #250	; 0xfa
 8008ed8:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8008ee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3710      	adds	r7, #16
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b08b      	sub	sp, #44	; 0x2c
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	607a      	str	r2, [r7, #4]
 8008ef8:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8008efa:	2308      	movs	r3, #8
 8008efc:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8008efe:	2300      	movs	r3, #0
 8008f00:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	f04f 32ff 	mov.w	r2, #4294967295
 8008f08:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8008f0a:	687a      	ldr	r2, [r7, #4]
 8008f0c:	69bb      	ldr	r3, [r7, #24]
 8008f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f12:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	69ba      	ldr	r2, [r7, #24]
 8008f18:	fbb3 f2f2 	udiv	r2, r3, r2
 8008f1c:	69b9      	ldr	r1, [r7, #24]
 8008f1e:	fb01 f202 	mul.w	r2, r1, r2
 8008f22:	1a9b      	subs	r3, r3, r2
 8008f24:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	627b      	str	r3, [r7, #36]	; 0x24
 8008f2a:	e030      	b.n	8008f8e <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8008f30:	68fa      	ldr	r2, [r7, #12]
 8008f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f34:	4413      	add	r3, r2
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8008f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	429a      	cmp	r2, r3
 8008f40:	d11e      	bne.n	8008f80 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8008f42:	7ffa      	ldrb	r2, [r7, #31]
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	fa42 f303 	asr.w	r3, r2, r3
 8008f4a:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8008f50:	e016      	b.n	8008f80 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8008f52:	7ffb      	ldrb	r3, [r7, #31]
 8008f54:	f003 0301 	and.w	r3, r3, #1
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d00b      	beq.n	8008f74 <get_next_good_spad+0x88>
				success = 1;
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8008f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f62:	69ba      	ldr	r2, [r7, #24]
 8008f64:	fb02 f203 	mul.w	r2, r2, r3
 8008f68:	6a3b      	ldr	r3, [r7, #32]
 8008f6a:	4413      	add	r3, r2
 8008f6c:	461a      	mov	r2, r3
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	601a      	str	r2, [r3, #0]
				break;
 8008f72:	e009      	b.n	8008f88 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8008f74:	7ffb      	ldrb	r3, [r7, #31]
 8008f76:	085b      	lsrs	r3, r3, #1
 8008f78:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8008f7a:	6a3b      	ldr	r3, [r7, #32]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8008f80:	6a3a      	ldr	r2, [r7, #32]
 8008f82:	69bb      	ldr	r3, [r7, #24]
 8008f84:	429a      	cmp	r2, r3
 8008f86:	d3e4      	bcc.n	8008f52 <get_next_good_spad+0x66>
				coarseIndex++) {
 8008f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f8a:	3301      	adds	r3, #1
 8008f8c:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8008f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	429a      	cmp	r2, r3
 8008f94:	d202      	bcs.n	8008f9c <get_next_good_spad+0xb0>
 8008f96:	7fbb      	ldrb	r3, [r7, #30]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d0c7      	beq.n	8008f2c <get_next_good_spad+0x40>
		}
	}
}
 8008f9c:	bf00      	nop
 8008f9e:	372c      	adds	r7, #44	; 0x2c
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	099b      	lsrs	r3, r3, #6
 8008fb8:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8008fba:	4a07      	ldr	r2, [pc, #28]	; (8008fd8 <is_aperture+0x30>)
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d101      	bne.n	8008fca <is_aperture+0x22>
		isAperture = 0;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8008fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3714      	adds	r7, #20
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr
 8008fd8:	200002bc 	.word	0x200002bc

08008fdc <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b089      	sub	sp, #36	; 0x24
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	60f8      	str	r0, [r7, #12]
 8008fe4:	60b9      	str	r1, [r7, #8]
 8008fe6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8008fec:	2308      	movs	r3, #8
 8008fee:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ff8:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	69ba      	ldr	r2, [r7, #24]
 8008ffe:	fbb3 f2f2 	udiv	r2, r3, r2
 8009002:	69b9      	ldr	r1, [r7, #24]
 8009004:	fb01 f202 	mul.w	r2, r1, r2
 8009008:	1a9b      	subs	r3, r3, r2
 800900a:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800900c:	697a      	ldr	r2, [r7, #20]
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	429a      	cmp	r2, r3
 8009012:	d302      	bcc.n	800901a <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009014:	23ce      	movs	r3, #206	; 0xce
 8009016:	77fb      	strb	r3, [r7, #31]
 8009018:	e010      	b.n	800903c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800901a:	68fa      	ldr	r2, [r7, #12]
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	4413      	add	r3, r2
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	b25a      	sxtb	r2, r3
 8009024:	2101      	movs	r1, #1
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	fa01 f303 	lsl.w	r3, r1, r3
 800902c:	b25b      	sxtb	r3, r3
 800902e:	4313      	orrs	r3, r2
 8009030:	b259      	sxtb	r1, r3
 8009032:	68fa      	ldr	r2, [r7, #12]
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	4413      	add	r3, r2
 8009038:	b2ca      	uxtb	r2, r1
 800903a:	701a      	strb	r2, [r3, #0]

	return status;
 800903c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009040:	4618      	mov	r0, r3
 8009042:	3724      	adds	r7, #36	; 0x24
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr

0800904c <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b084      	sub	sp, #16
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
 8009054:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8009056:	2306      	movs	r3, #6
 8009058:	683a      	ldr	r2, [r7, #0]
 800905a:	21b0      	movs	r1, #176	; 0xb0
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f003 f8c5 	bl	800c1ec <VL53L0X_WriteMulti>
 8009062:	4603      	mov	r3, r0
 8009064:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8009066:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800906a:	4618      	mov	r0, r3
 800906c:	3710      	adds	r7, #16
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}

08009072 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8009072:	b580      	push	{r7, lr}
 8009074:	b084      	sub	sp, #16
 8009076:	af00      	add	r7, sp, #0
 8009078:	6078      	str	r0, [r7, #4]
 800907a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800907c:	2306      	movs	r3, #6
 800907e:	683a      	ldr	r2, [r7, #0]
 8009080:	21b0      	movs	r1, #176	; 0xb0
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f003 f8e2 	bl	800c24c <VL53L0X_ReadMulti>
 8009088:	4603      	mov	r3, r0
 800908a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800908c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009090:	4618      	mov	r0, r3
 8009092:	3710      	adds	r7, #16
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b08c      	sub	sp, #48	; 0x30
 800909c:	af00      	add	r7, sp, #0
 800909e:	60f8      	str	r0, [r7, #12]
 80090a0:	607a      	str	r2, [r7, #4]
 80090a2:	603b      	str	r3, [r7, #0]
 80090a4:	460b      	mov	r3, r1
 80090a6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80090a8:	2300      	movs	r3, #0
 80090aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 80090ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090b0:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80090b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090b4:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80090b6:	2300      	movs	r3, #0
 80090b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80090ba:	e02b      	b.n	8009114 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 80090bc:	f107 031c 	add.w	r3, r7, #28
 80090c0:	6a3a      	ldr	r2, [r7, #32]
 80090c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f7ff ff11 	bl	8008eec <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 80090ca:	69fb      	ldr	r3, [r7, #28]
 80090cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090d0:	d103      	bne.n	80090da <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80090d2:	23ce      	movs	r3, #206	; 0xce
 80090d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 80090d8:	e020      	b.n	800911c <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 80090da:	69fb      	ldr	r3, [r7, #28]
 80090dc:	461a      	mov	r2, r3
 80090de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090e0:	4413      	add	r3, r2
 80090e2:	4618      	mov	r0, r3
 80090e4:	f7ff ff60 	bl	8008fa8 <is_aperture>
 80090e8:	4603      	mov	r3, r0
 80090ea:	461a      	mov	r2, r3
 80090ec:	7afb      	ldrb	r3, [r7, #11]
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d003      	beq.n	80090fa <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80090f2:	23ce      	movs	r3, #206	; 0xce
 80090f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 80090f8:	e010      	b.n	800911c <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 80090fa:	69fb      	ldr	r3, [r7, #28]
 80090fc:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 80090fe:	6a3a      	ldr	r2, [r7, #32]
 8009100:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009102:	6838      	ldr	r0, [r7, #0]
 8009104:	f7ff ff6a 	bl	8008fdc <enable_spad_bit>
		currentSpad++;
 8009108:	6a3b      	ldr	r3, [r7, #32]
 800910a:	3301      	adds	r3, #1
 800910c:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800910e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009110:	3301      	adds	r3, #1
 8009112:	62bb      	str	r3, [r7, #40]	; 0x28
 8009114:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009116:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009118:	429a      	cmp	r2, r3
 800911a:	d3cf      	bcc.n	80090bc <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800911c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800911e:	6a3a      	ldr	r2, [r7, #32]
 8009120:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8009122:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009126:	2b00      	cmp	r3, #0
 8009128:	d106      	bne.n	8009138 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800912a:	6839      	ldr	r1, [r7, #0]
 800912c:	68f8      	ldr	r0, [r7, #12]
 800912e:	f7ff ff8d 	bl	800904c <set_ref_spad_map>
 8009132:	4603      	mov	r3, r0
 8009134:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8009138:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800913c:	2b00      	cmp	r3, #0
 800913e:	d121      	bne.n	8009184 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8009140:	f107 0314 	add.w	r3, r7, #20
 8009144:	4619      	mov	r1, r3
 8009146:	68f8      	ldr	r0, [r7, #12]
 8009148:	f7ff ff93 	bl	8009072 <get_ref_spad_map>
 800914c:	4603      	mov	r3, r0
 800914e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8009152:	2300      	movs	r3, #0
 8009154:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8009156:	e011      	b.n	800917c <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8009158:	683a      	ldr	r2, [r7, #0]
 800915a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800915c:	4413      	add	r3, r2
 800915e:	781a      	ldrb	r2, [r3, #0]
 8009160:	f107 0114 	add.w	r1, r7, #20
 8009164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009166:	440b      	add	r3, r1
 8009168:	781b      	ldrb	r3, [r3, #0]
 800916a:	429a      	cmp	r2, r3
 800916c:	d003      	beq.n	8009176 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800916e:	23ce      	movs	r3, #206	; 0xce
 8009170:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8009174:	e006      	b.n	8009184 <enable_ref_spads+0xec>
			}
			i++;
 8009176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009178:	3301      	adds	r3, #1
 800917a:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 800917c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800917e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009180:	429a      	cmp	r2, r3
 8009182:	d3e9      	bcc.n	8009158 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8009184:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8009188:	4618      	mov	r0, r3
 800918a:	3730      	adds	r7, #48	; 0x30
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}

08009190 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b08a      	sub	sp, #40	; 0x28
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
 8009198:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800919a:	2300      	movs	r3, #0
 800919c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 80091a0:	2300      	movs	r3, #0
 80091a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80091ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 80091b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d107      	bne.n	80091c8 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 80091b8:	22c0      	movs	r2, #192	; 0xc0
 80091ba:	2101      	movs	r1, #1
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f003 f871 	bl	800c2a4 <VL53L0X_WrByte>
 80091c2:	4603      	mov	r3, r0
 80091c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 80091c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d108      	bne.n	80091e2 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 80091d0:	f107 0308 	add.w	r3, r7, #8
 80091d4:	4619      	mov	r1, r3
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f7ff fc48 	bl	8008a6c <VL53L0X_PerformSingleRangingMeasurement>
 80091dc:	4603      	mov	r3, r0
 80091de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 80091e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d107      	bne.n	80091fa <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80091ea:	2201      	movs	r2, #1
 80091ec:	21ff      	movs	r1, #255	; 0xff
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f003 f858 	bl	800c2a4 <VL53L0X_WrByte>
 80091f4:	4603      	mov	r3, r0
 80091f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 80091fa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d107      	bne.n	8009212 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8009202:	683a      	ldr	r2, [r7, #0]
 8009204:	21b6      	movs	r1, #182	; 0xb6
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f003 f8f8 	bl	800c3fc <VL53L0X_RdWord>
 800920c:	4603      	mov	r3, r0
 800920e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8009212:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009216:	2b00      	cmp	r3, #0
 8009218:	d107      	bne.n	800922a <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800921a:	2200      	movs	r2, #0
 800921c:	21ff      	movs	r1, #255	; 0xff
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f003 f840 	bl	800c2a4 <VL53L0X_WrByte>
 8009224:	4603      	mov	r3, r0
 8009226:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800922a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800922e:	2b00      	cmp	r3, #0
 8009230:	d112      	bne.n	8009258 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009232:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009236:	461a      	mov	r2, r3
 8009238:	2101      	movs	r1, #1
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f003 f832 	bl	800c2a4 <VL53L0X_WrByte>
 8009240:	4603      	mov	r3, r0
 8009242:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8009246:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800924a:	2b00      	cmp	r3, #0
 800924c:	d104      	bne.n	8009258 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009254:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8009258:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800925c:	4618      	mov	r0, r3
 800925e:	3728      	adds	r7, #40	; 0x28
 8009260:	46bd      	mov	sp, r7
 8009262:	bd80      	pop	{r7, pc}

08009264 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8009264:	b590      	push	{r4, r7, lr}
 8009266:	b09d      	sub	sp, #116	; 0x74
 8009268:	af06      	add	r7, sp, #24
 800926a:	60f8      	str	r0, [r7, #12]
 800926c:	60b9      	str	r1, [r7, #8]
 800926e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009270:	2300      	movs	r3, #0
 8009272:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8009276:	23b4      	movs	r3, #180	; 0xb4
 8009278:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 800927c:	2303      	movs	r3, #3
 800927e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8009280:	232c      	movs	r3, #44	; 0x2c
 8009282:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8009284:	2300      	movs	r3, #0
 8009286:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8009288:	2300      	movs	r3, #0
 800928a:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800928c:	2300      	movs	r3, #0
 800928e:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8009290:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8009294:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8009296:	2300      	movs	r3, #0
 8009298:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800929a:	2300      	movs	r3, #0
 800929c:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 800929e:	2306      	movs	r3, #6
 80092a0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 80092a2:	2300      	movs	r3, #0
 80092a4:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 80092a6:	2300      	movs	r3, #0
 80092a8:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 80092aa:	2300      	movs	r3, #0
 80092ac:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 80092b0:	2300      	movs	r3, #0
 80092b2:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 80092b4:	2300      	movs	r3, #0
 80092b6:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 80092b8:	2300      	movs	r3, #0
 80092ba:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 80092bc:	2300      	movs	r3, #0
 80092be:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 80092c8:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 80092ca:	2300      	movs	r3, #0
 80092cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80092ce:	e009      	b.n	80092e4 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80092d0:	68fa      	ldr	r2, [r7, #12]
 80092d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092d4:	4413      	add	r3, r2
 80092d6:	f503 7392 	add.w	r3, r3, #292	; 0x124
 80092da:	2200      	movs	r2, #0
 80092dc:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 80092de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092e0:	3301      	adds	r3, #1
 80092e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80092e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80092e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d3f1      	bcc.n	80092d0 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80092ec:	2201      	movs	r2, #1
 80092ee:	21ff      	movs	r1, #255	; 0xff
 80092f0:	68f8      	ldr	r0, [r7, #12]
 80092f2:	f002 ffd7 	bl	800c2a4 <VL53L0X_WrByte>
 80092f6:	4603      	mov	r3, r0
 80092f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80092fc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009300:	2b00      	cmp	r3, #0
 8009302:	d107      	bne.n	8009314 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8009304:	2200      	movs	r2, #0
 8009306:	214f      	movs	r1, #79	; 0x4f
 8009308:	68f8      	ldr	r0, [r7, #12]
 800930a:	f002 ffcb 	bl	800c2a4 <VL53L0X_WrByte>
 800930e:	4603      	mov	r3, r0
 8009310:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8009314:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009318:	2b00      	cmp	r3, #0
 800931a:	d107      	bne.n	800932c <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800931c:	222c      	movs	r2, #44	; 0x2c
 800931e:	214e      	movs	r1, #78	; 0x4e
 8009320:	68f8      	ldr	r0, [r7, #12]
 8009322:	f002 ffbf 	bl	800c2a4 <VL53L0X_WrByte>
 8009326:	4603      	mov	r3, r0
 8009328:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800932c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009330:	2b00      	cmp	r3, #0
 8009332:	d107      	bne.n	8009344 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009334:	2200      	movs	r2, #0
 8009336:	21ff      	movs	r1, #255	; 0xff
 8009338:	68f8      	ldr	r0, [r7, #12]
 800933a:	f002 ffb3 	bl	800c2a4 <VL53L0X_WrByte>
 800933e:	4603      	mov	r3, r0
 8009340:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8009344:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009348:	2b00      	cmp	r3, #0
 800934a:	d109      	bne.n	8009360 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800934c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009350:	461a      	mov	r2, r3
 8009352:	21b6      	movs	r1, #182	; 0xb6
 8009354:	68f8      	ldr	r0, [r7, #12]
 8009356:	f002 ffa5 	bl	800c2a4 <VL53L0X_WrByte>
 800935a:	4603      	mov	r3, r0
 800935c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8009360:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009364:	2b00      	cmp	r3, #0
 8009366:	d107      	bne.n	8009378 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8009368:	2200      	movs	r2, #0
 800936a:	2180      	movs	r1, #128	; 0x80
 800936c:	68f8      	ldr	r0, [r7, #12]
 800936e:	f002 ff99 	bl	800c2a4 <VL53L0X_WrByte>
 8009372:	4603      	mov	r3, r0
 8009374:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8009378:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800937c:	2b00      	cmp	r3, #0
 800937e:	d10a      	bne.n	8009396 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8009380:	f107 0210 	add.w	r2, r7, #16
 8009384:	f107 0111 	add.w	r1, r7, #17
 8009388:	2300      	movs	r3, #0
 800938a:	68f8      	ldr	r0, [r7, #12]
 800938c:	f000 fbbb 	bl	8009b06 <VL53L0X_perform_ref_calibration>
 8009390:	4603      	mov	r3, r0
 8009392:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8009396:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800939a:	2b00      	cmp	r3, #0
 800939c:	d121      	bne.n	80093e2 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800939e:	2300      	movs	r3, #0
 80093a0:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 80093a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093a4:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 80093a6:	2300      	movs	r3, #0
 80093a8:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 80093aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093ac:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 80093ba:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80093be:	f107 0218 	add.w	r2, r7, #24
 80093c2:	9204      	str	r2, [sp, #16]
 80093c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80093c6:	9203      	str	r2, [sp, #12]
 80093c8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80093ca:	9202      	str	r2, [sp, #8]
 80093cc:	9301      	str	r3, [sp, #4]
 80093ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093d0:	9300      	str	r3, [sp, #0]
 80093d2:	4623      	mov	r3, r4
 80093d4:	4602      	mov	r2, r0
 80093d6:	68f8      	ldr	r0, [r7, #12]
 80093d8:	f7ff fe5e 	bl	8009098 <enable_ref_spads>
 80093dc:	4603      	mov	r3, r0
 80093de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80093e2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d174      	bne.n	80094d4 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 80093ea:	69bb      	ldr	r3, [r7, #24]
 80093ec:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 80093ee:	f107 0312 	add.w	r3, r7, #18
 80093f2:	4619      	mov	r1, r3
 80093f4:	68f8      	ldr	r0, [r7, #12]
 80093f6:	f7ff fecb 	bl	8009190 <perform_ref_signal_measurement>
 80093fa:	4603      	mov	r3, r0
 80093fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8009400:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009404:	2b00      	cmp	r3, #0
 8009406:	d161      	bne.n	80094cc <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8009408:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800940a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800940c:	429a      	cmp	r2, r3
 800940e:	d25d      	bcs.n	80094cc <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8009410:	2300      	movs	r3, #0
 8009412:	64bb      	str	r3, [r7, #72]	; 0x48
 8009414:	e009      	b.n	800942a <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800941a:	4413      	add	r3, r2
 800941c:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8009420:	2200      	movs	r2, #0
 8009422:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8009424:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009426:	3301      	adds	r3, #1
 8009428:	64bb      	str	r3, [r7, #72]	; 0x48
 800942a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800942c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800942e:	429a      	cmp	r2, r3
 8009430:	d3f1      	bcc.n	8009416 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8009432:	e002      	b.n	800943a <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8009434:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009436:	3301      	adds	r3, #1
 8009438:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800943a:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800943e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009440:	4413      	add	r3, r2
 8009442:	4618      	mov	r0, r3
 8009444:	f7ff fdb0 	bl	8008fa8 <is_aperture>
 8009448:	4603      	mov	r3, r0
 800944a:	2b00      	cmp	r3, #0
 800944c:	d103      	bne.n	8009456 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800944e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009452:	429a      	cmp	r2, r3
 8009454:	d3ee      	bcc.n	8009434 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8009456:	2301      	movs	r3, #1
 8009458:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800945a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800945c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 800946a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800946e:	f107 0218 	add.w	r2, r7, #24
 8009472:	9204      	str	r2, [sp, #16]
 8009474:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009476:	9203      	str	r2, [sp, #12]
 8009478:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800947a:	9202      	str	r2, [sp, #8]
 800947c:	9301      	str	r3, [sp, #4]
 800947e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009480:	9300      	str	r3, [sp, #0]
 8009482:	4623      	mov	r3, r4
 8009484:	4602      	mov	r2, r0
 8009486:	68f8      	ldr	r0, [r7, #12]
 8009488:	f7ff fe06 	bl	8009098 <enable_ref_spads>
 800948c:	4603      	mov	r3, r0
 800948e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8009492:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009496:	2b00      	cmp	r3, #0
 8009498:	d11b      	bne.n	80094d2 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 800949e:	f107 0312 	add.w	r3, r7, #18
 80094a2:	4619      	mov	r1, r3
 80094a4:	68f8      	ldr	r0, [r7, #12]
 80094a6:	f7ff fe73 	bl	8009190 <perform_ref_signal_measurement>
 80094aa:	4603      	mov	r3, r0
 80094ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 80094b0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d10c      	bne.n	80094d2 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 80094b8:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 80094ba:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80094bc:	429a      	cmp	r2, r3
 80094be:	d208      	bcs.n	80094d2 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 80094c0:	2301      	movs	r3, #1
 80094c2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 80094c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094c8:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 80094ca:	e002      	b.n	80094d2 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 80094cc:	2300      	movs	r3, #0
 80094ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80094d0:	e000      	b.n	80094d4 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 80094d2:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80094d4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80094d8:	2b00      	cmp	r3, #0
 80094da:	f040 80af 	bne.w	800963c <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 80094de:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 80094e0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80094e2:	429a      	cmp	r2, r3
 80094e4:	f240 80aa 	bls.w	800963c <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 80094e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094ea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 80094ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094f0:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	f503 7192 	add.w	r1, r3, #292	; 0x124
 80094f8:	f107 031c 	add.w	r3, r7, #28
 80094fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094fe:	4618      	mov	r0, r3
 8009500:	f003 f82a 	bl	800c558 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8009504:	8a7b      	ldrh	r3, [r7, #18]
 8009506:	461a      	mov	r2, r3
 8009508:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800950a:	1ad3      	subs	r3, r2, r3
 800950c:	2b00      	cmp	r3, #0
 800950e:	bfb8      	it	lt
 8009510:	425b      	neglt	r3, r3
 8009512:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8009514:	2300      	movs	r3, #0
 8009516:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 800951a:	e086      	b.n	800962a <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 8009522:	f107 0314 	add.w	r3, r7, #20
 8009526:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009528:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800952a:	f7ff fcdf 	bl	8008eec <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009534:	d103      	bne.n	800953e <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009536:	23ce      	movs	r3, #206	; 0xce
 8009538:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 800953c:	e07e      	b.n	800963c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800953e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8009542:	697a      	ldr	r2, [r7, #20]
 8009544:	4413      	add	r3, r2
 8009546:	4618      	mov	r0, r3
 8009548:	f7ff fd2e 	bl	8008fa8 <is_aperture>
 800954c:	4603      	mov	r3, r0
 800954e:	461a      	mov	r2, r3
 8009550:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009552:	4293      	cmp	r3, r2
 8009554:	d003      	beq.n	800955e <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8009556:	2301      	movs	r3, #1
 8009558:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 800955c:	e06e      	b.n	800963c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800955e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009560:	3301      	adds	r3, #1
 8009562:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 8009564:	697b      	ldr	r3, [r7, #20]
 8009566:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 800956e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009570:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009572:	4618      	mov	r0, r3
 8009574:	f7ff fd32 	bl	8008fdc <enable_spad_bit>
 8009578:	4603      	mov	r3, r0
 800957a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800957e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009582:	2b00      	cmp	r3, #0
 8009584:	d10c      	bne.n	80095a0 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8009586:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009588:	3301      	adds	r3, #1
 800958a:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 8009592:	4619      	mov	r1, r3
 8009594:	68f8      	ldr	r0, [r7, #12]
 8009596:	f7ff fd59 	bl	800904c <set_ref_spad_map>
 800959a:	4603      	mov	r3, r0
 800959c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 80095a0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d146      	bne.n	8009636 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 80095a8:	f107 0312 	add.w	r3, r7, #18
 80095ac:	4619      	mov	r1, r3
 80095ae:	68f8      	ldr	r0, [r7, #12]
 80095b0:	f7ff fdee 	bl	8009190 <perform_ref_signal_measurement>
 80095b4:	4603      	mov	r3, r0
 80095b6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 80095ba:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d13b      	bne.n	800963a <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 80095c2:	8a7b      	ldrh	r3, [r7, #18]
 80095c4:	461a      	mov	r2, r3
 80095c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80095c8:	1ad3      	subs	r3, r2, r3
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	bfb8      	it	lt
 80095ce:	425b      	neglt	r3, r3
 80095d0:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 80095d2:	8a7b      	ldrh	r3, [r7, #18]
 80095d4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d21c      	bcs.n	8009614 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 80095da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80095de:	429a      	cmp	r2, r3
 80095e0:	d914      	bls.n	800960c <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 80095e2:	f107 031c 	add.w	r3, r7, #28
 80095e6:	4619      	mov	r1, r3
 80095e8:	68f8      	ldr	r0, [r7, #12]
 80095ea:	f7ff fd2f 	bl	800904c <set_ref_spad_map>
 80095ee:	4603      	mov	r3, r0
 80095f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 80095fa:	f107 011c 	add.w	r1, r7, #28
 80095fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009600:	4618      	mov	r0, r3
 8009602:	f002 ffa9 	bl	800c558 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8009606:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009608:	3b01      	subs	r3, #1
 800960a:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 800960c:	2301      	movs	r3, #1
 800960e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009612:	e00a      	b.n	800962a <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8009614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009616:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 800961e:	f107 031c 	add.w	r3, r7, #28
 8009622:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009624:	4618      	mov	r0, r3
 8009626:	f002 ff97 	bl	800c558 <memcpy>
		while (!complete) {
 800962a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800962e:	2b00      	cmp	r3, #0
 8009630:	f43f af74 	beq.w	800951c <VL53L0X_perform_ref_spad_management+0x2b8>
 8009634:	e002      	b.n	800963c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8009636:	bf00      	nop
 8009638:	e000      	b.n	800963c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800963a:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800963c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009640:	2b00      	cmp	r3, #0
 8009642:	d115      	bne.n	8009670 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009648:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8009650:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2201      	movs	r2, #1
 8009656:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	b2da      	uxtb	r2, r3
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	781a      	ldrb	r2, [r3, #0]
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8009670:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8009674:	4618      	mov	r0, r3
 8009676:	375c      	adds	r7, #92	; 0x5c
 8009678:	46bd      	mov	sp, r7
 800967a:	bd90      	pop	{r4, r7, pc}

0800967c <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800967c:	b590      	push	{r4, r7, lr}
 800967e:	b093      	sub	sp, #76	; 0x4c
 8009680:	af06      	add	r7, sp, #24
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	4613      	mov	r3, r2
 8009688:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800968a:	2300      	movs	r3, #0
 800968c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 8009690:	2300      	movs	r3, #0
 8009692:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8009694:	23b4      	movs	r3, #180	; 0xb4
 8009696:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800969a:	2306      	movs	r3, #6
 800969c:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800969e:	232c      	movs	r3, #44	; 0x2c
 80096a0:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80096a2:	2201      	movs	r2, #1
 80096a4:	21ff      	movs	r1, #255	; 0xff
 80096a6:	68f8      	ldr	r0, [r7, #12]
 80096a8:	f002 fdfc 	bl	800c2a4 <VL53L0X_WrByte>
 80096ac:	4603      	mov	r3, r0
 80096ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80096b2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d107      	bne.n	80096ca <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 80096ba:	2200      	movs	r2, #0
 80096bc:	214f      	movs	r1, #79	; 0x4f
 80096be:	68f8      	ldr	r0, [r7, #12]
 80096c0:	f002 fdf0 	bl	800c2a4 <VL53L0X_WrByte>
 80096c4:	4603      	mov	r3, r0
 80096c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80096ca:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d107      	bne.n	80096e2 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 80096d2:	222c      	movs	r2, #44	; 0x2c
 80096d4:	214e      	movs	r1, #78	; 0x4e
 80096d6:	68f8      	ldr	r0, [r7, #12]
 80096d8:	f002 fde4 	bl	800c2a4 <VL53L0X_WrByte>
 80096dc:	4603      	mov	r3, r0
 80096de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 80096e2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d107      	bne.n	80096fa <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80096ea:	2200      	movs	r2, #0
 80096ec:	21ff      	movs	r1, #255	; 0xff
 80096ee:	68f8      	ldr	r0, [r7, #12]
 80096f0:	f002 fdd8 	bl	800c2a4 <VL53L0X_WrByte>
 80096f4:	4603      	mov	r3, r0
 80096f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80096fa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d109      	bne.n	8009716 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8009702:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009706:	461a      	mov	r2, r3
 8009708:	21b6      	movs	r1, #182	; 0xb6
 800970a:	68f8      	ldr	r0, [r7, #12]
 800970c:	f002 fdca 	bl	800c2a4 <VL53L0X_WrByte>
 8009710:	4603      	mov	r3, r0
 8009712:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8009716:	2300      	movs	r3, #0
 8009718:	627b      	str	r3, [r7, #36]	; 0x24
 800971a:	e009      	b.n	8009730 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800971c:	68fa      	ldr	r2, [r7, #12]
 800971e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009720:	4413      	add	r3, r2
 8009722:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8009726:	2200      	movs	r2, #0
 8009728:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800972a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800972c:	3301      	adds	r3, #1
 800972e:	627b      	str	r3, [r7, #36]	; 0x24
 8009730:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009732:	69fb      	ldr	r3, [r7, #28]
 8009734:	429a      	cmp	r2, r3
 8009736:	d3f1      	bcc.n	800971c <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8009738:	79fb      	ldrb	r3, [r7, #7]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d011      	beq.n	8009762 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800973e:	e002      	b.n	8009746 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8009740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009742:	3301      	adds	r3, #1
 8009744:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8009746:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800974a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800974c:	4413      	add	r3, r2
 800974e:	4618      	mov	r0, r3
 8009750:	f7ff fc2a 	bl	8008fa8 <is_aperture>
 8009754:	4603      	mov	r3, r0
 8009756:	2b00      	cmp	r3, #0
 8009758:	d103      	bne.n	8009762 <VL53L0X_set_reference_spads+0xe6>
 800975a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800975c:	69bb      	ldr	r3, [r7, #24]
 800975e:	429a      	cmp	r2, r3
 8009760:	d3ee      	bcc.n	8009740 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 800976e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009772:	79f9      	ldrb	r1, [r7, #7]
 8009774:	f107 0214 	add.w	r2, r7, #20
 8009778:	9204      	str	r2, [sp, #16]
 800977a:	68ba      	ldr	r2, [r7, #8]
 800977c:	9203      	str	r2, [sp, #12]
 800977e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009780:	9202      	str	r2, [sp, #8]
 8009782:	9301      	str	r3, [sp, #4]
 8009784:	69fb      	ldr	r3, [r7, #28]
 8009786:	9300      	str	r3, [sp, #0]
 8009788:	4623      	mov	r3, r4
 800978a:	4602      	mov	r2, r0
 800978c:	68f8      	ldr	r0, [r7, #12]
 800978e:	f7ff fc83 	bl	8009098 <enable_ref_spads>
 8009792:	4603      	mov	r3, r0
 8009794:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8009798:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800979c:	2b00      	cmp	r3, #0
 800979e:	d10c      	bne.n	80097ba <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2201      	movs	r2, #1
 80097a4:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	b2da      	uxtb	r2, r3
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	79fa      	ldrb	r2, [r7, #7]
 80097b6:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 80097ba:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3734      	adds	r7, #52	; 0x34
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd90      	pop	{r4, r7, pc}

080097c6 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 80097c6:	b580      	push	{r7, lr}
 80097c8:	b084      	sub	sp, #16
 80097ca:	af00      	add	r7, sp, #0
 80097cc:	6078      	str	r0, [r7, #4]
 80097ce:	460b      	mov	r3, r1
 80097d0:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80097d2:	2300      	movs	r3, #0
 80097d4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80097d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d10a      	bne.n	80097f4 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80097de:	78fb      	ldrb	r3, [r7, #3]
 80097e0:	f043 0301 	orr.w	r3, r3, #1
 80097e4:	b2db      	uxtb	r3, r3
 80097e6:	461a      	mov	r2, r3
 80097e8:	2100      	movs	r1, #0
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f002 fd5a 	bl	800c2a4 <VL53L0X_WrByte>
 80097f0:	4603      	mov	r3, r0
 80097f2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 80097f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d104      	bne.n	8009806 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f000 f9bf 	bl	8009b80 <VL53L0X_measurement_poll_for_completion>
 8009802:	4603      	mov	r3, r0
 8009804:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009806:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d105      	bne.n	800981a <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800980e:	2100      	movs	r1, #0
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f7ff fab5 	bl	8008d80 <VL53L0X_ClearInterruptMask>
 8009816:	4603      	mov	r3, r0
 8009818:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800981a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d106      	bne.n	8009830 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8009822:	2200      	movs	r2, #0
 8009824:	2100      	movs	r1, #0
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f002 fd3c 	bl	800c2a4 <VL53L0X_WrByte>
 800982c:	4603      	mov	r3, r0
 800982e:	73fb      	strb	r3, [r7, #15]

	return Status;
 8009830:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009834:	4618      	mov	r0, r3
 8009836:	3710      	adds	r7, #16
 8009838:	46bd      	mov	sp, r7
 800983a:	bd80      	pop	{r7, pc}

0800983c <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b084      	sub	sp, #16
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	4608      	mov	r0, r1
 8009846:	4611      	mov	r1, r2
 8009848:	461a      	mov	r2, r3
 800984a:	4603      	mov	r3, r0
 800984c:	70fb      	strb	r3, [r7, #3]
 800984e:	460b      	mov	r3, r1
 8009850:	70bb      	strb	r3, [r7, #2]
 8009852:	4613      	mov	r3, r2
 8009854:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009856:	2300      	movs	r3, #0
 8009858:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800985a:	2300      	movs	r3, #0
 800985c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800985e:	2201      	movs	r2, #1
 8009860:	21ff      	movs	r1, #255	; 0xff
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f002 fd1e 	bl	800c2a4 <VL53L0X_WrByte>
 8009868:	4603      	mov	r3, r0
 800986a:	461a      	mov	r2, r3
 800986c:	7bfb      	ldrb	r3, [r7, #15]
 800986e:	4313      	orrs	r3, r2
 8009870:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009872:	2200      	movs	r2, #0
 8009874:	2100      	movs	r1, #0
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f002 fd14 	bl	800c2a4 <VL53L0X_WrByte>
 800987c:	4603      	mov	r3, r0
 800987e:	461a      	mov	r2, r3
 8009880:	7bfb      	ldrb	r3, [r7, #15]
 8009882:	4313      	orrs	r3, r2
 8009884:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009886:	2200      	movs	r2, #0
 8009888:	21ff      	movs	r1, #255	; 0xff
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f002 fd0a 	bl	800c2a4 <VL53L0X_WrByte>
 8009890:	4603      	mov	r3, r0
 8009892:	461a      	mov	r2, r3
 8009894:	7bfb      	ldrb	r3, [r7, #15]
 8009896:	4313      	orrs	r3, r2
 8009898:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800989a:	78fb      	ldrb	r3, [r7, #3]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d01e      	beq.n	80098de <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 80098a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d009      	beq.n	80098bc <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 80098a8:	69ba      	ldr	r2, [r7, #24]
 80098aa:	21cb      	movs	r1, #203	; 0xcb
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f002 fd7b 	bl	800c3a8 <VL53L0X_RdByte>
 80098b2:	4603      	mov	r3, r0
 80098b4:	461a      	mov	r2, r3
 80098b6:	7bfb      	ldrb	r3, [r7, #15]
 80098b8:	4313      	orrs	r3, r2
 80098ba:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80098bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d02a      	beq.n	800991a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 80098c4:	f107 030e 	add.w	r3, r7, #14
 80098c8:	461a      	mov	r2, r3
 80098ca:	21ee      	movs	r1, #238	; 0xee
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f002 fd6b 	bl	800c3a8 <VL53L0X_RdByte>
 80098d2:	4603      	mov	r3, r0
 80098d4:	461a      	mov	r2, r3
 80098d6:	7bfb      	ldrb	r3, [r7, #15]
 80098d8:	4313      	orrs	r3, r2
 80098da:	73fb      	strb	r3, [r7, #15]
 80098dc:	e01d      	b.n	800991a <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 80098de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d00a      	beq.n	80098fc <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 80098e6:	78bb      	ldrb	r3, [r7, #2]
 80098e8:	461a      	mov	r2, r3
 80098ea:	21cb      	movs	r1, #203	; 0xcb
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f002 fcd9 	bl	800c2a4 <VL53L0X_WrByte>
 80098f2:	4603      	mov	r3, r0
 80098f4:	461a      	mov	r2, r3
 80098f6:	7bfb      	ldrb	r3, [r7, #15]
 80098f8:	4313      	orrs	r3, r2
 80098fa:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80098fc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009900:	2b00      	cmp	r3, #0
 8009902:	d00a      	beq.n	800991a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8009904:	787b      	ldrb	r3, [r7, #1]
 8009906:	2280      	movs	r2, #128	; 0x80
 8009908:	21ee      	movs	r1, #238	; 0xee
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f002 fd18 	bl	800c340 <VL53L0X_UpdateByte>
 8009910:	4603      	mov	r3, r0
 8009912:	461a      	mov	r2, r3
 8009914:	7bfb      	ldrb	r3, [r7, #15]
 8009916:	4313      	orrs	r3, r2
 8009918:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800991a:	2201      	movs	r2, #1
 800991c:	21ff      	movs	r1, #255	; 0xff
 800991e:	6878      	ldr	r0, [r7, #4]
 8009920:	f002 fcc0 	bl	800c2a4 <VL53L0X_WrByte>
 8009924:	4603      	mov	r3, r0
 8009926:	461a      	mov	r2, r3
 8009928:	7bfb      	ldrb	r3, [r7, #15]
 800992a:	4313      	orrs	r3, r2
 800992c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800992e:	2201      	movs	r2, #1
 8009930:	2100      	movs	r1, #0
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f002 fcb6 	bl	800c2a4 <VL53L0X_WrByte>
 8009938:	4603      	mov	r3, r0
 800993a:	461a      	mov	r2, r3
 800993c:	7bfb      	ldrb	r3, [r7, #15]
 800993e:	4313      	orrs	r3, r2
 8009940:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009942:	2200      	movs	r2, #0
 8009944:	21ff      	movs	r1, #255	; 0xff
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f002 fcac 	bl	800c2a4 <VL53L0X_WrByte>
 800994c:	4603      	mov	r3, r0
 800994e:	461a      	mov	r2, r3
 8009950:	7bfb      	ldrb	r3, [r7, #15]
 8009952:	4313      	orrs	r3, r2
 8009954:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8009956:	7bbb      	ldrb	r3, [r7, #14]
 8009958:	f023 0310 	bic.w	r3, r3, #16
 800995c:	b2da      	uxtb	r2, r3
 800995e:	69fb      	ldr	r3, [r7, #28]
 8009960:	701a      	strb	r2, [r3, #0]

	return Status;
 8009962:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009966:	4618      	mov	r0, r3
 8009968:	3710      	adds	r7, #16
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}

0800996e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800996e:	b580      	push	{r7, lr}
 8009970:	b08a      	sub	sp, #40	; 0x28
 8009972:	af04      	add	r7, sp, #16
 8009974:	60f8      	str	r0, [r7, #12]
 8009976:	60b9      	str	r1, [r7, #8]
 8009978:	4611      	mov	r1, r2
 800997a:	461a      	mov	r2, r3
 800997c:	460b      	mov	r3, r1
 800997e:	71fb      	strb	r3, [r7, #7]
 8009980:	4613      	mov	r3, r2
 8009982:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009984:	2300      	movs	r3, #0
 8009986:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8009988:	2300      	movs	r3, #0
 800998a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800998c:	2300      	movs	r3, #0
 800998e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8009990:	2300      	movs	r3, #0
 8009992:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8009994:	2300      	movs	r3, #0
 8009996:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8009998:	79bb      	ldrb	r3, [r7, #6]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d003      	beq.n	80099a6 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80099a4:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 80099a6:	2201      	movs	r2, #1
 80099a8:	2101      	movs	r1, #1
 80099aa:	68f8      	ldr	r0, [r7, #12]
 80099ac:	f002 fc7a 	bl	800c2a4 <VL53L0X_WrByte>
 80099b0:	4603      	mov	r3, r0
 80099b2:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80099b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d105      	bne.n	80099c8 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80099bc:	2140      	movs	r1, #64	; 0x40
 80099be:	68f8      	ldr	r0, [r7, #12]
 80099c0:	f7ff ff01 	bl	80097c6 <VL53L0X_perform_single_ref_calibration>
 80099c4:	4603      	mov	r3, r0
 80099c6:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80099c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d115      	bne.n	80099fc <VL53L0X_perform_vhv_calibration+0x8e>
 80099d0:	79fb      	ldrb	r3, [r7, #7]
 80099d2:	2b01      	cmp	r3, #1
 80099d4:	d112      	bne.n	80099fc <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80099d6:	7d39      	ldrb	r1, [r7, #20]
 80099d8:	7d7a      	ldrb	r2, [r7, #21]
 80099da:	2300      	movs	r3, #0
 80099dc:	9303      	str	r3, [sp, #12]
 80099de:	2301      	movs	r3, #1
 80099e0:	9302      	str	r3, [sp, #8]
 80099e2:	f107 0313 	add.w	r3, r7, #19
 80099e6:	9301      	str	r3, [sp, #4]
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	9300      	str	r3, [sp, #0]
 80099ec:	460b      	mov	r3, r1
 80099ee:	2101      	movs	r1, #1
 80099f0:	68f8      	ldr	r0, [r7, #12]
 80099f2:	f7ff ff23 	bl	800983c <VL53L0X_ref_calibration_io>
 80099f6:	4603      	mov	r3, r0
 80099f8:	75fb      	strb	r3, [r7, #23]
 80099fa:	e002      	b.n	8009a02 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	2200      	movs	r2, #0
 8009a00:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8009a02:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d112      	bne.n	8009a30 <VL53L0X_perform_vhv_calibration+0xc2>
 8009a0a:	79bb      	ldrb	r3, [r7, #6]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d00f      	beq.n	8009a30 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009a10:	7dbb      	ldrb	r3, [r7, #22]
 8009a12:	461a      	mov	r2, r3
 8009a14:	2101      	movs	r1, #1
 8009a16:	68f8      	ldr	r0, [r7, #12]
 8009a18:	f002 fc44 	bl	800c2a4 <VL53L0X_WrByte>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8009a20:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d103      	bne.n	8009a30 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	7dba      	ldrb	r2, [r7, #22]
 8009a2c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8009a30:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3718      	adds	r7, #24
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b08a      	sub	sp, #40	; 0x28
 8009a40:	af04      	add	r7, sp, #16
 8009a42:	60f8      	str	r0, [r7, #12]
 8009a44:	60b9      	str	r1, [r7, #8]
 8009a46:	4611      	mov	r1, r2
 8009a48:	461a      	mov	r2, r3
 8009a4a:	460b      	mov	r3, r1
 8009a4c:	71fb      	strb	r3, [r7, #7]
 8009a4e:	4613      	mov	r3, r2
 8009a50:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009a52:	2300      	movs	r3, #0
 8009a54:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8009a56:	2300      	movs	r3, #0
 8009a58:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8009a62:	79bb      	ldrb	r3, [r7, #6]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d003      	beq.n	8009a70 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8009a6e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8009a70:	2202      	movs	r2, #2
 8009a72:	2101      	movs	r1, #1
 8009a74:	68f8      	ldr	r0, [r7, #12]
 8009a76:	f002 fc15 	bl	800c2a4 <VL53L0X_WrByte>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8009a7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d105      	bne.n	8009a92 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8009a86:	2100      	movs	r1, #0
 8009a88:	68f8      	ldr	r0, [r7, #12]
 8009a8a:	f7ff fe9c 	bl	80097c6 <VL53L0X_perform_single_ref_calibration>
 8009a8e:	4603      	mov	r3, r0
 8009a90:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8009a92:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d115      	bne.n	8009ac6 <VL53L0X_perform_phase_calibration+0x8a>
 8009a9a:	79fb      	ldrb	r3, [r7, #7]
 8009a9c:	2b01      	cmp	r3, #1
 8009a9e:	d112      	bne.n	8009ac6 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8009aa0:	7d39      	ldrb	r1, [r7, #20]
 8009aa2:	7d7a      	ldrb	r2, [r7, #21]
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	9303      	str	r3, [sp, #12]
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	9302      	str	r3, [sp, #8]
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	9301      	str	r3, [sp, #4]
 8009ab0:	f107 0313 	add.w	r3, r7, #19
 8009ab4:	9300      	str	r3, [sp, #0]
 8009ab6:	460b      	mov	r3, r1
 8009ab8:	2101      	movs	r1, #1
 8009aba:	68f8      	ldr	r0, [r7, #12]
 8009abc:	f7ff febe 	bl	800983c <VL53L0X_ref_calibration_io>
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	75fb      	strb	r3, [r7, #23]
 8009ac4:	e002      	b.n	8009acc <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8009acc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d112      	bne.n	8009afa <VL53L0X_perform_phase_calibration+0xbe>
 8009ad4:	79bb      	ldrb	r3, [r7, #6]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d00f      	beq.n	8009afa <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009ada:	7dbb      	ldrb	r3, [r7, #22]
 8009adc:	461a      	mov	r2, r3
 8009ade:	2101      	movs	r1, #1
 8009ae0:	68f8      	ldr	r0, [r7, #12]
 8009ae2:	f002 fbdf 	bl	800c2a4 <VL53L0X_WrByte>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8009aea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d103      	bne.n	8009afa <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	7dba      	ldrb	r2, [r7, #22]
 8009af6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8009afa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3718      	adds	r7, #24
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}

08009b06 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b086      	sub	sp, #24
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	60f8      	str	r0, [r7, #12]
 8009b0e:	60b9      	str	r1, [r7, #8]
 8009b10:	607a      	str	r2, [r7, #4]
 8009b12:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009b14:	2300      	movs	r3, #0
 8009b16:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8009b22:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8009b24:	78fa      	ldrb	r2, [r7, #3]
 8009b26:	2300      	movs	r3, #0
 8009b28:	68b9      	ldr	r1, [r7, #8]
 8009b2a:	68f8      	ldr	r0, [r7, #12]
 8009b2c:	f7ff ff1f 	bl	800996e <VL53L0X_perform_vhv_calibration>
 8009b30:	4603      	mov	r3, r0
 8009b32:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8009b34:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d107      	bne.n	8009b4c <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8009b3c:	78fa      	ldrb	r2, [r7, #3]
 8009b3e:	2300      	movs	r3, #0
 8009b40:	6879      	ldr	r1, [r7, #4]
 8009b42:	68f8      	ldr	r0, [r7, #12]
 8009b44:	f7ff ff7a 	bl	8009a3c <VL53L0X_perform_phase_calibration>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8009b4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d10f      	bne.n	8009b74 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009b54:	7dbb      	ldrb	r3, [r7, #22]
 8009b56:	461a      	mov	r2, r3
 8009b58:	2101      	movs	r1, #1
 8009b5a:	68f8      	ldr	r0, [r7, #12]
 8009b5c:	f002 fba2 	bl	800c2a4 <VL53L0X_WrByte>
 8009b60:	4603      	mov	r3, r0
 8009b62:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8009b64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d103      	bne.n	8009b74 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	7dba      	ldrb	r2, [r7, #22]
 8009b70:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8009b74:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3718      	adds	r7, #24
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}

08009b80 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b086      	sub	sp, #24
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009b88:	2300      	movs	r3, #0
 8009b8a:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8009b90:	2300      	movs	r3, #0
 8009b92:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8009b94:	f107 030f 	add.w	r3, r7, #15
 8009b98:	4619      	mov	r1, r3
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f7fe fdff 	bl	800879e <VL53L0X_GetMeasurementDataReady>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8009ba4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d110      	bne.n	8009bce <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8009bac:	7bfb      	ldrb	r3, [r7, #15]
 8009bae:	2b01      	cmp	r3, #1
 8009bb0:	d00f      	beq.n	8009bd2 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8009bb2:	693b      	ldr	r3, [r7, #16]
 8009bb4:	3301      	adds	r3, #1
 8009bb6:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009bbe:	d302      	bcc.n	8009bc6 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8009bc0:	23f9      	movs	r3, #249	; 0xf9
 8009bc2:	75fb      	strb	r3, [r7, #23]
			break;
 8009bc4:	e006      	b.n	8009bd4 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f002 fc8c 	bl	800c4e4 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8009bcc:	e7e2      	b.n	8009b94 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8009bce:	bf00      	nop
 8009bd0:	e000      	b.n	8009bd4 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8009bd2:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8009bd4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3718      	adds	r7, #24
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b085      	sub	sp, #20
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	4603      	mov	r3, r0
 8009be8:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8009bea:	2300      	movs	r3, #0
 8009bec:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8009bee:	79fb      	ldrb	r3, [r7, #7]
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	b2db      	uxtb	r3, r3
 8009bf4:	005b      	lsls	r3, r3, #1
 8009bf6:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8009bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3714      	adds	r7, #20
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c04:	4770      	bx	lr

08009c06 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8009c06:	b480      	push	{r7}
 8009c08:	b085      	sub	sp, #20
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8009c10:	2300      	movs	r3, #0
 8009c12:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8009c14:	79fb      	ldrb	r3, [r7, #7]
 8009c16:	085b      	lsrs	r3, r3, #1
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	3b01      	subs	r3, #1
 8009c1c:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8009c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c20:	4618      	mov	r0, r3
 8009c22:	3714      	adds	r7, #20
 8009c24:	46bd      	mov	sp, r7
 8009c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2a:	4770      	bx	lr

08009c2c <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	b085      	sub	sp, #20
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8009c34:	2300      	movs	r3, #0
 8009c36:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8009c38:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009c3c:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8009c3e:	e002      	b.n	8009c46 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	089b      	lsrs	r3, r3, #2
 8009c44:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8009c46:	68ba      	ldr	r2, [r7, #8]
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d8f8      	bhi.n	8009c40 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8009c4e:	e017      	b.n	8009c80 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8009c50:	68fa      	ldr	r2, [r7, #12]
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	4413      	add	r3, r2
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d30b      	bcc.n	8009c74 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	4413      	add	r3, r2
 8009c62:	687a      	ldr	r2, [r7, #4]
 8009c64:	1ad3      	subs	r3, r2, r3
 8009c66:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	085b      	lsrs	r3, r3, #1
 8009c6c:	68ba      	ldr	r2, [r7, #8]
 8009c6e:	4413      	add	r3, r2
 8009c70:	60fb      	str	r3, [r7, #12]
 8009c72:	e002      	b.n	8009c7a <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	085b      	lsrs	r3, r3, #1
 8009c78:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	089b      	lsrs	r3, r3, #2
 8009c7e:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d1e4      	bne.n	8009c50 <VL53L0X_isqrt+0x24>
	}

	return res;
 8009c86:	68fb      	ldr	r3, [r7, #12]
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3714      	adds	r7, #20
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c92:	4770      	bx	lr

08009c94 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b086      	sub	sp, #24
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	2183      	movs	r1, #131	; 0x83
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f002 fafd 	bl	800c2a4 <VL53L0X_WrByte>
 8009caa:	4603      	mov	r3, r0
 8009cac:	461a      	mov	r2, r3
 8009cae:	7dfb      	ldrb	r3, [r7, #23]
 8009cb0:	4313      	orrs	r3, r2
 8009cb2:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8009cb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d11e      	bne.n	8009cfa <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8009cc0:	f107 030f 	add.w	r3, r7, #15
 8009cc4:	461a      	mov	r2, r3
 8009cc6:	2183      	movs	r1, #131	; 0x83
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f002 fb6d 	bl	800c3a8 <VL53L0X_RdByte>
 8009cce:	4603      	mov	r3, r0
 8009cd0:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8009cd2:	7bfb      	ldrb	r3, [r7, #15]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d10a      	bne.n	8009cee <VL53L0X_device_read_strobe+0x5a>
 8009cd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d106      	bne.n	8009cee <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 8009ce0:	693b      	ldr	r3, [r7, #16]
 8009ce2:	3301      	adds	r3, #1
 8009ce4:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8009ce6:	693b      	ldr	r3, [r7, #16]
 8009ce8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009cec:	d3e8      	bcc.n	8009cc0 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009cf4:	d301      	bcc.n	8009cfa <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8009cf6:	23f9      	movs	r3, #249	; 0xf9
 8009cf8:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	2183      	movs	r1, #131	; 0x83
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f002 fad0 	bl	800c2a4 <VL53L0X_WrByte>
 8009d04:	4603      	mov	r3, r0
 8009d06:	461a      	mov	r2, r3
 8009d08:	7dfb      	ldrb	r3, [r7, #23]
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8009d0e:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3718      	adds	r7, #24
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}

08009d1a <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8009d1a:	b580      	push	{r7, lr}
 8009d1c:	b098      	sub	sp, #96	; 0x60
 8009d1e:	af00      	add	r7, sp, #0
 8009d20:	6078      	str	r0, [r7, #4]
 8009d22:	460b      	mov	r3, r1
 8009d24:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009d26:	2300      	movs	r3, #0
 8009d28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 8009d32:	2300      	movs	r3, #0
 8009d34:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8009d40:	2300      	movs	r3, #0
 8009d42:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 8009d44:	2300      	movs	r3, #0
 8009d46:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8009d4a:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8009d4e:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8009d50:	2300      	movs	r3, #0
 8009d52:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8009d54:	2300      	movs	r3, #0
 8009d56:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8009d62:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8009d66:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009d6a:	2b07      	cmp	r3, #7
 8009d6c:	f000 8408 	beq.w	800a580 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009d70:	2201      	movs	r2, #1
 8009d72:	2180      	movs	r1, #128	; 0x80
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f002 fa95 	bl	800c2a4 <VL53L0X_WrByte>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d82:	4313      	orrs	r3, r2
 8009d84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009d88:	2201      	movs	r2, #1
 8009d8a:	21ff      	movs	r1, #255	; 0xff
 8009d8c:	6878      	ldr	r0, [r7, #4]
 8009d8e:	f002 fa89 	bl	800c2a4 <VL53L0X_WrByte>
 8009d92:	4603      	mov	r3, r0
 8009d94:	461a      	mov	r2, r3
 8009d96:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009da0:	2200      	movs	r2, #0
 8009da2:	2100      	movs	r1, #0
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f002 fa7d 	bl	800c2a4 <VL53L0X_WrByte>
 8009daa:	4603      	mov	r3, r0
 8009dac:	461a      	mov	r2, r3
 8009dae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009db2:	4313      	orrs	r3, r2
 8009db4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8009db8:	2206      	movs	r2, #6
 8009dba:	21ff      	movs	r1, #255	; 0xff
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f002 fa71 	bl	800c2a4 <VL53L0X_WrByte>
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	461a      	mov	r2, r3
 8009dc6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009dca:	4313      	orrs	r3, r2
 8009dcc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8009dd0:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8009dd4:	461a      	mov	r2, r3
 8009dd6:	2183      	movs	r1, #131	; 0x83
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f002 fae5 	bl	800c3a8 <VL53L0X_RdByte>
 8009dde:	4603      	mov	r3, r0
 8009de0:	461a      	mov	r2, r3
 8009de2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009de6:	4313      	orrs	r3, r2
 8009de8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8009dec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009df0:	f043 0304 	orr.w	r3, r3, #4
 8009df4:	b2db      	uxtb	r3, r3
 8009df6:	461a      	mov	r2, r3
 8009df8:	2183      	movs	r1, #131	; 0x83
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f002 fa52 	bl	800c2a4 <VL53L0X_WrByte>
 8009e00:	4603      	mov	r3, r0
 8009e02:	461a      	mov	r2, r3
 8009e04:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009e08:	4313      	orrs	r3, r2
 8009e0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8009e0e:	2207      	movs	r2, #7
 8009e10:	21ff      	movs	r1, #255	; 0xff
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f002 fa46 	bl	800c2a4 <VL53L0X_WrByte>
 8009e18:	4603      	mov	r3, r0
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009e20:	4313      	orrs	r3, r2
 8009e22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8009e26:	2201      	movs	r2, #1
 8009e28:	2181      	movs	r1, #129	; 0x81
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f002 fa3a 	bl	800c2a4 <VL53L0X_WrByte>
 8009e30:	4603      	mov	r3, r0
 8009e32:	461a      	mov	r2, r3
 8009e34:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009e38:	4313      	orrs	r3, r2
 8009e3a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f002 fb50 	bl	800c4e4 <VL53L0X_PollingDelay>
 8009e44:	4603      	mov	r3, r0
 8009e46:	461a      	mov	r2, r3
 8009e48:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009e4c:	4313      	orrs	r3, r2
 8009e4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009e52:	2201      	movs	r2, #1
 8009e54:	2180      	movs	r1, #128	; 0x80
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f002 fa24 	bl	800c2a4 <VL53L0X_WrByte>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	461a      	mov	r2, r3
 8009e60:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009e64:	4313      	orrs	r3, r2
 8009e66:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 8009e6a:	78fb      	ldrb	r3, [r7, #3]
 8009e6c:	f003 0301 	and.w	r3, r3, #1
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	f000 8098 	beq.w	8009fa6 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8009e76:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009e7a:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	f040 8091 	bne.w	8009fa6 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8009e84:	226b      	movs	r2, #107	; 0x6b
 8009e86:	2194      	movs	r1, #148	; 0x94
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f002 fa0b 	bl	800c2a4 <VL53L0X_WrByte>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	461a      	mov	r2, r3
 8009e92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009e96:	4313      	orrs	r3, r2
 8009e98:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f7ff fef9 	bl	8009c94 <VL53L0X_device_read_strobe>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	461a      	mov	r2, r3
 8009ea6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009eaa:	4313      	orrs	r3, r2
 8009eac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009eb0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009eb4:	461a      	mov	r2, r3
 8009eb6:	2190      	movs	r1, #144	; 0x90
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f002 fad7 	bl	800c46c <VL53L0X_RdDWord>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	461a      	mov	r2, r3
 8009ec2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8009ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ece:	0a1b      	lsrs	r3, r3, #8
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ed6:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8009eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009edc:	0bdb      	lsrs	r3, r3, #15
 8009ede:	b2db      	uxtb	r3, r3
 8009ee0:	f003 0301 	and.w	r3, r3, #1
 8009ee4:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8009ee8:	2224      	movs	r2, #36	; 0x24
 8009eea:	2194      	movs	r1, #148	; 0x94
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	f002 f9d9 	bl	800c2a4 <VL53L0X_WrByte>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009efa:	4313      	orrs	r3, r2
 8009efc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f7ff fec7 	bl	8009c94 <VL53L0X_device_read_strobe>
 8009f06:	4603      	mov	r3, r0
 8009f08:	461a      	mov	r2, r3
 8009f0a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009f0e:	4313      	orrs	r3, r2
 8009f10:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009f14:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009f18:	461a      	mov	r2, r3
 8009f1a:	2190      	movs	r1, #144	; 0x90
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f002 faa5 	bl	800c46c <VL53L0X_RdDWord>
 8009f22:	4603      	mov	r3, r0
 8009f24:	461a      	mov	r2, r3
 8009f26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8009f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f32:	0e1b      	lsrs	r3, r3, #24
 8009f34:	b2db      	uxtb	r3, r3
 8009f36:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8009f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f3a:	0c1b      	lsrs	r3, r3, #16
 8009f3c:	b2db      	uxtb	r3, r3
 8009f3e:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8009f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f42:	0a1b      	lsrs	r3, r3, #8
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8009f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f4a:	b2db      	uxtb	r3, r3
 8009f4c:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8009f4e:	2225      	movs	r2, #37	; 0x25
 8009f50:	2194      	movs	r1, #148	; 0x94
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f002 f9a6 	bl	800c2a4 <VL53L0X_WrByte>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009f60:	4313      	orrs	r3, r2
 8009f62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f7ff fe94 	bl	8009c94 <VL53L0X_device_read_strobe>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	461a      	mov	r2, r3
 8009f70:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009f74:	4313      	orrs	r3, r2
 8009f76:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009f7a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009f7e:	461a      	mov	r2, r3
 8009f80:	2190      	movs	r1, #144	; 0x90
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f002 fa72 	bl	800c46c <VL53L0X_RdDWord>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	461a      	mov	r2, r3
 8009f8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009f90:	4313      	orrs	r3, r2
 8009f92:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8009f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f98:	0e1b      	lsrs	r3, r3, #24
 8009f9a:	b2db      	uxtb	r3, r3
 8009f9c:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8009f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fa0:	0c1b      	lsrs	r3, r3, #16
 8009fa2:	b2db      	uxtb	r3, r3
 8009fa4:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8009fa6:	78fb      	ldrb	r3, [r7, #3]
 8009fa8:	f003 0302 	and.w	r3, r3, #2
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	f000 8189 	beq.w	800a2c4 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8009fb2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009fb6:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	f040 8182 	bne.w	800a2c4 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8009fc0:	2202      	movs	r2, #2
 8009fc2:	2194      	movs	r1, #148	; 0x94
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f002 f96d 	bl	800c2a4 <VL53L0X_WrByte>
 8009fca:	4603      	mov	r3, r0
 8009fcc:	461a      	mov	r2, r3
 8009fce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009fd2:	4313      	orrs	r3, r2
 8009fd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f7ff fe5b 	bl	8009c94 <VL53L0X_device_read_strobe>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8009fec:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8009ff0:	461a      	mov	r2, r3
 8009ff2:	2190      	movs	r1, #144	; 0x90
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f002 f9d7 	bl	800c3a8 <VL53L0X_RdByte>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a002:	4313      	orrs	r3, r2
 800a004:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800a008:	227b      	movs	r2, #123	; 0x7b
 800a00a:	2194      	movs	r1, #148	; 0x94
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f002 f949 	bl	800c2a4 <VL53L0X_WrByte>
 800a012:	4603      	mov	r3, r0
 800a014:	461a      	mov	r2, r3
 800a016:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a01a:	4313      	orrs	r3, r2
 800a01c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f7ff fe37 	bl	8009c94 <VL53L0X_device_read_strobe>
 800a026:	4603      	mov	r3, r0
 800a028:	461a      	mov	r2, r3
 800a02a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a02e:	4313      	orrs	r3, r2
 800a030:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800a034:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800a038:	461a      	mov	r2, r3
 800a03a:	2190      	movs	r1, #144	; 0x90
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f002 f9b3 	bl	800c3a8 <VL53L0X_RdByte>
 800a042:	4603      	mov	r3, r0
 800a044:	461a      	mov	r2, r3
 800a046:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a04a:	4313      	orrs	r3, r2
 800a04c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800a050:	2277      	movs	r2, #119	; 0x77
 800a052:	2194      	movs	r1, #148	; 0x94
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f002 f925 	bl	800c2a4 <VL53L0X_WrByte>
 800a05a:	4603      	mov	r3, r0
 800a05c:	461a      	mov	r2, r3
 800a05e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a062:	4313      	orrs	r3, r2
 800a064:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f7ff fe13 	bl	8009c94 <VL53L0X_device_read_strobe>
 800a06e:	4603      	mov	r3, r0
 800a070:	461a      	mov	r2, r3
 800a072:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a076:	4313      	orrs	r3, r2
 800a078:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a07c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a080:	461a      	mov	r2, r3
 800a082:	2190      	movs	r1, #144	; 0x90
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f002 f9f1 	bl	800c46c <VL53L0X_RdDWord>
 800a08a:	4603      	mov	r3, r0
 800a08c:	461a      	mov	r2, r3
 800a08e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a092:	4313      	orrs	r3, r2
 800a094:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800a098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a09a:	0e5b      	lsrs	r3, r3, #25
 800a09c:	b2db      	uxtb	r3, r3
 800a09e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800a0a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0a8:	0c9b      	lsrs	r3, r3, #18
 800a0aa:	b2db      	uxtb	r3, r3
 800a0ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0b0:	b2db      	uxtb	r3, r3
 800a0b2:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800a0b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0b6:	0adb      	lsrs	r3, r3, #11
 800a0b8:	b2db      	uxtb	r3, r3
 800a0ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0be:	b2db      	uxtb	r3, r3
 800a0c0:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800a0c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0c4:	091b      	lsrs	r3, r3, #4
 800a0c6:	b2db      	uxtb	r3, r3
 800a0c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0cc:	b2db      	uxtb	r3, r3
 800a0ce:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800a0d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0d2:	b2db      	uxtb	r3, r3
 800a0d4:	00db      	lsls	r3, r3, #3
 800a0d6:	b2db      	uxtb	r3, r3
 800a0d8:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800a0dc:	b2db      	uxtb	r3, r3
 800a0de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800a0e2:	2278      	movs	r2, #120	; 0x78
 800a0e4:	2194      	movs	r1, #148	; 0x94
 800a0e6:	6878      	ldr	r0, [r7, #4]
 800a0e8:	f002 f8dc 	bl	800c2a4 <VL53L0X_WrByte>
 800a0ec:	4603      	mov	r3, r0
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a0f4:	4313      	orrs	r3, r2
 800a0f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f7ff fdca 	bl	8009c94 <VL53L0X_device_read_strobe>
 800a100:	4603      	mov	r3, r0
 800a102:	461a      	mov	r2, r3
 800a104:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a108:	4313      	orrs	r3, r2
 800a10a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a10e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a112:	461a      	mov	r2, r3
 800a114:	2190      	movs	r1, #144	; 0x90
 800a116:	6878      	ldr	r0, [r7, #4]
 800a118:	f002 f9a8 	bl	800c46c <VL53L0X_RdDWord>
 800a11c:	4603      	mov	r3, r0
 800a11e:	461a      	mov	r2, r3
 800a120:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a124:	4313      	orrs	r3, r2
 800a126:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800a12a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a12c:	0f5b      	lsrs	r3, r3, #29
 800a12e:	b2db      	uxtb	r3, r3
 800a130:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a134:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800a136:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a13a:	4413      	add	r3, r2
 800a13c:	b2db      	uxtb	r3, r3
 800a13e:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800a140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a142:	0d9b      	lsrs	r3, r3, #22
 800a144:	b2db      	uxtb	r3, r3
 800a146:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a14a:	b2db      	uxtb	r3, r3
 800a14c:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800a14e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a150:	0bdb      	lsrs	r3, r3, #15
 800a152:	b2db      	uxtb	r3, r3
 800a154:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a158:	b2db      	uxtb	r3, r3
 800a15a:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800a15c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a15e:	0a1b      	lsrs	r3, r3, #8
 800a160:	b2db      	uxtb	r3, r3
 800a162:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a166:	b2db      	uxtb	r3, r3
 800a168:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800a16a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a16c:	085b      	lsrs	r3, r3, #1
 800a16e:	b2db      	uxtb	r3, r3
 800a170:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a174:	b2db      	uxtb	r3, r3
 800a176:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800a178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a17a:	b2db      	uxtb	r3, r3
 800a17c:	019b      	lsls	r3, r3, #6
 800a17e:	b2db      	uxtb	r3, r3
 800a180:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a184:	b2db      	uxtb	r3, r3
 800a186:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800a18a:	2279      	movs	r2, #121	; 0x79
 800a18c:	2194      	movs	r1, #148	; 0x94
 800a18e:	6878      	ldr	r0, [r7, #4]
 800a190:	f002 f888 	bl	800c2a4 <VL53L0X_WrByte>
 800a194:	4603      	mov	r3, r0
 800a196:	461a      	mov	r2, r3
 800a198:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a19c:	4313      	orrs	r3, r2
 800a19e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800a1a2:	6878      	ldr	r0, [r7, #4]
 800a1a4:	f7ff fd76 	bl	8009c94 <VL53L0X_device_read_strobe>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a1b0:	4313      	orrs	r3, r2
 800a1b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a1b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a1ba:	461a      	mov	r2, r3
 800a1bc:	2190      	movs	r1, #144	; 0x90
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f002 f954 	bl	800c46c <VL53L0X_RdDWord>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	461a      	mov	r2, r3
 800a1c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800a1d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1d4:	0e9b      	lsrs	r3, r3, #26
 800a1d6:	b2db      	uxtb	r3, r3
 800a1d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1dc:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800a1de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a1e2:	4413      	add	r3, r2
 800a1e4:	b2db      	uxtb	r3, r3
 800a1e6:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800a1e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1ea:	0cdb      	lsrs	r3, r3, #19
 800a1ec:	b2db      	uxtb	r3, r3
 800a1ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1f2:	b2db      	uxtb	r3, r3
 800a1f4:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800a1f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1f8:	0b1b      	lsrs	r3, r3, #12
 800a1fa:	b2db      	uxtb	r3, r3
 800a1fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a200:	b2db      	uxtb	r3, r3
 800a202:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800a204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a206:	095b      	lsrs	r3, r3, #5
 800a208:	b2db      	uxtb	r3, r3
 800a20a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a20e:	b2db      	uxtb	r3, r3
 800a210:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800a212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a214:	b2db      	uxtb	r3, r3
 800a216:	009b      	lsls	r3, r3, #2
 800a218:	b2db      	uxtb	r3, r3
 800a21a:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800a21e:	b2db      	uxtb	r3, r3
 800a220:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800a224:	227a      	movs	r2, #122	; 0x7a
 800a226:	2194      	movs	r1, #148	; 0x94
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f002 f83b 	bl	800c2a4 <VL53L0X_WrByte>
 800a22e:	4603      	mov	r3, r0
 800a230:	461a      	mov	r2, r3
 800a232:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a236:	4313      	orrs	r3, r2
 800a238:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f7ff fd29 	bl	8009c94 <VL53L0X_device_read_strobe>
 800a242:	4603      	mov	r3, r0
 800a244:	461a      	mov	r2, r3
 800a246:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a24a:	4313      	orrs	r3, r2
 800a24c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a250:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a254:	461a      	mov	r2, r3
 800a256:	2190      	movs	r1, #144	; 0x90
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f002 f907 	bl	800c46c <VL53L0X_RdDWord>
 800a25e:	4603      	mov	r3, r0
 800a260:	461a      	mov	r2, r3
 800a262:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a266:	4313      	orrs	r3, r2
 800a268:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800a26c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a26e:	0f9b      	lsrs	r3, r3, #30
 800a270:	b2db      	uxtb	r3, r3
 800a272:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a276:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800a278:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a27c:	4413      	add	r3, r2
 800a27e:	b2db      	uxtb	r3, r3
 800a280:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800a282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a284:	0ddb      	lsrs	r3, r3, #23
 800a286:	b2db      	uxtb	r3, r3
 800a288:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800a290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a292:	0c1b      	lsrs	r3, r3, #16
 800a294:	b2db      	uxtb	r3, r3
 800a296:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a29a:	b2db      	uxtb	r3, r3
 800a29c:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800a29e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2a0:	0a5b      	lsrs	r3, r3, #9
 800a2a2:	b2db      	uxtb	r3, r3
 800a2a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a2a8:	b2db      	uxtb	r3, r3
 800a2aa:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800a2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2b0:	089b      	lsrs	r3, r3, #2
 800a2b2:	b2db      	uxtb	r3, r3
 800a2b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a2b8:	b2db      	uxtb	r3, r3
 800a2ba:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800a2be:	2300      	movs	r3, #0
 800a2c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800a2c4:	78fb      	ldrb	r3, [r7, #3]
 800a2c6:	f003 0304 	and.w	r3, r3, #4
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	f000 80f1 	beq.w	800a4b2 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800a2d0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a2d4:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	f040 80ea 	bne.w	800a4b2 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800a2de:	227b      	movs	r2, #123	; 0x7b
 800a2e0:	2194      	movs	r1, #148	; 0x94
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f001 ffde 	bl	800c2a4 <VL53L0X_WrByte>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a2f0:	4313      	orrs	r3, r2
 800a2f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f7ff fccc 	bl	8009c94 <VL53L0X_device_read_strobe>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	461a      	mov	r2, r3
 800a300:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a304:	4313      	orrs	r3, r2
 800a306:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800a30a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a30e:	461a      	mov	r2, r3
 800a310:	2190      	movs	r1, #144	; 0x90
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	f002 f8aa 	bl	800c46c <VL53L0X_RdDWord>
 800a318:	4603      	mov	r3, r0
 800a31a:	461a      	mov	r2, r3
 800a31c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a320:	4313      	orrs	r3, r2
 800a322:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800a326:	227c      	movs	r2, #124	; 0x7c
 800a328:	2194      	movs	r1, #148	; 0x94
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f001 ffba 	bl	800c2a4 <VL53L0X_WrByte>
 800a330:	4603      	mov	r3, r0
 800a332:	461a      	mov	r2, r3
 800a334:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a338:	4313      	orrs	r3, r2
 800a33a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f7ff fca8 	bl	8009c94 <VL53L0X_device_read_strobe>
 800a344:	4603      	mov	r3, r0
 800a346:	461a      	mov	r2, r3
 800a348:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a34c:	4313      	orrs	r3, r2
 800a34e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800a352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a356:	461a      	mov	r2, r3
 800a358:	2190      	movs	r1, #144	; 0x90
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f002 f886 	bl	800c46c <VL53L0X_RdDWord>
 800a360:	4603      	mov	r3, r0
 800a362:	461a      	mov	r2, r3
 800a364:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a368:	4313      	orrs	r3, r2
 800a36a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800a36e:	2273      	movs	r2, #115	; 0x73
 800a370:	2194      	movs	r1, #148	; 0x94
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f001 ff96 	bl	800c2a4 <VL53L0X_WrByte>
 800a378:	4603      	mov	r3, r0
 800a37a:	461a      	mov	r2, r3
 800a37c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a380:	4313      	orrs	r3, r2
 800a382:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f7ff fc84 	bl	8009c94 <VL53L0X_device_read_strobe>
 800a38c:	4603      	mov	r3, r0
 800a38e:	461a      	mov	r2, r3
 800a390:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a394:	4313      	orrs	r3, r2
 800a396:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a39a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a39e:	461a      	mov	r2, r3
 800a3a0:	2190      	movs	r1, #144	; 0x90
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f002 f862 	bl	800c46c <VL53L0X_RdDWord>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a3b0:	4313      	orrs	r3, r2
 800a3b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800a3b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3b8:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800a3ba:	b29b      	uxth	r3, r3
 800a3bc:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800a3be:	2274      	movs	r2, #116	; 0x74
 800a3c0:	2194      	movs	r1, #148	; 0x94
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f001 ff6e 	bl	800c2a4 <VL53L0X_WrByte>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f7ff fc5c 	bl	8009c94 <VL53L0X_device_read_strobe>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	461a      	mov	r2, r3
 800a3e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a3e4:	4313      	orrs	r3, r2
 800a3e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a3ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a3ee:	461a      	mov	r2, r3
 800a3f0:	2190      	movs	r1, #144	; 0x90
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f002 f83a 	bl	800c46c <VL53L0X_RdDWord>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a400:	4313      	orrs	r3, r2
 800a402:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800a406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a408:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800a40a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a40c:	4313      	orrs	r3, r2
 800a40e:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800a410:	2275      	movs	r2, #117	; 0x75
 800a412:	2194      	movs	r1, #148	; 0x94
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f001 ff45 	bl	800c2a4 <VL53L0X_WrByte>
 800a41a:	4603      	mov	r3, r0
 800a41c:	461a      	mov	r2, r3
 800a41e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a422:	4313      	orrs	r3, r2
 800a424:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f7ff fc33 	bl	8009c94 <VL53L0X_device_read_strobe>
 800a42e:	4603      	mov	r3, r0
 800a430:	461a      	mov	r2, r3
 800a432:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a436:	4313      	orrs	r3, r2
 800a438:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a43c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a440:	461a      	mov	r2, r3
 800a442:	2190      	movs	r1, #144	; 0x90
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f002 f811 	bl	800c46c <VL53L0X_RdDWord>
 800a44a:	4603      	mov	r3, r0
 800a44c:	461a      	mov	r2, r3
 800a44e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a452:	4313      	orrs	r3, r2
 800a454:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800a458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a45a:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800a45c:	b29b      	uxth	r3, r3
 800a45e:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800a460:	2276      	movs	r2, #118	; 0x76
 800a462:	2194      	movs	r1, #148	; 0x94
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f001 ff1d 	bl	800c2a4 <VL53L0X_WrByte>
 800a46a:	4603      	mov	r3, r0
 800a46c:	461a      	mov	r2, r3
 800a46e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a472:	4313      	orrs	r3, r2
 800a474:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f7ff fc0b 	bl	8009c94 <VL53L0X_device_read_strobe>
 800a47e:	4603      	mov	r3, r0
 800a480:	461a      	mov	r2, r3
 800a482:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a486:	4313      	orrs	r3, r2
 800a488:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a48c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a490:	461a      	mov	r2, r3
 800a492:	2190      	movs	r1, #144	; 0x90
 800a494:	6878      	ldr	r0, [r7, #4]
 800a496:	f001 ffe9 	bl	800c46c <VL53L0X_RdDWord>
 800a49a:	4603      	mov	r3, r0
 800a49c:	461a      	mov	r2, r3
 800a49e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a4a2:	4313      	orrs	r3, r2
 800a4a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800a4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4aa:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800a4ac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a4ae:	4313      	orrs	r3, r2
 800a4b0:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	2181      	movs	r1, #129	; 0x81
 800a4b6:	6878      	ldr	r0, [r7, #4]
 800a4b8:	f001 fef4 	bl	800c2a4 <VL53L0X_WrByte>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	461a      	mov	r2, r3
 800a4c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800a4ca:	2206      	movs	r2, #6
 800a4cc:	21ff      	movs	r1, #255	; 0xff
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f001 fee8 	bl	800c2a4 <VL53L0X_WrByte>
 800a4d4:	4603      	mov	r3, r0
 800a4d6:	461a      	mov	r2, r3
 800a4d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800a4e2:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800a4e6:	461a      	mov	r2, r3
 800a4e8:	2183      	movs	r1, #131	; 0x83
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f001 ff5c 	bl	800c3a8 <VL53L0X_RdByte>
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800a4fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a502:	f023 0304 	bic.w	r3, r3, #4
 800a506:	b2db      	uxtb	r3, r3
 800a508:	461a      	mov	r2, r3
 800a50a:	2183      	movs	r1, #131	; 0x83
 800a50c:	6878      	ldr	r0, [r7, #4]
 800a50e:	f001 fec9 	bl	800c2a4 <VL53L0X_WrByte>
 800a512:	4603      	mov	r3, r0
 800a514:	461a      	mov	r2, r3
 800a516:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a51a:	4313      	orrs	r3, r2
 800a51c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a520:	2201      	movs	r2, #1
 800a522:	21ff      	movs	r1, #255	; 0xff
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f001 febd 	bl	800c2a4 <VL53L0X_WrByte>
 800a52a:	4603      	mov	r3, r0
 800a52c:	461a      	mov	r2, r3
 800a52e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a532:	4313      	orrs	r3, r2
 800a534:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a538:	2201      	movs	r2, #1
 800a53a:	2100      	movs	r1, #0
 800a53c:	6878      	ldr	r0, [r7, #4]
 800a53e:	f001 feb1 	bl	800c2a4 <VL53L0X_WrByte>
 800a542:	4603      	mov	r3, r0
 800a544:	461a      	mov	r2, r3
 800a546:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a54a:	4313      	orrs	r3, r2
 800a54c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a550:	2200      	movs	r2, #0
 800a552:	21ff      	movs	r1, #255	; 0xff
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f001 fea5 	bl	800c2a4 <VL53L0X_WrByte>
 800a55a:	4603      	mov	r3, r0
 800a55c:	461a      	mov	r2, r3
 800a55e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a562:	4313      	orrs	r3, r2
 800a564:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800a568:	2200      	movs	r2, #0
 800a56a:	2180      	movs	r1, #128	; 0x80
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f001 fe99 	bl	800c2a4 <VL53L0X_WrByte>
 800a572:	4603      	mov	r3, r0
 800a574:	461a      	mov	r2, r3
 800a576:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a57a:	4313      	orrs	r3, r2
 800a57c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800a580:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800a584:	2b00      	cmp	r3, #0
 800a586:	f040 808f 	bne.w	800a6a8 <VL53L0X_get_info_from_device+0x98e>
 800a58a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a58e:	2b07      	cmp	r3, #7
 800a590:	f000 808a 	beq.w	800a6a8 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800a594:	78fb      	ldrb	r3, [r7, #3]
 800a596:	f003 0301 	and.w	r3, r3, #1
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d024      	beq.n	800a5e8 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800a59e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a5a2:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d11e      	bne.n	800a5e8 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800a5b0:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800a5ba:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800a5be:	2300      	movs	r3, #0
 800a5c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a5c2:	e00e      	b.n	800a5e2 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800a5c4:	f107 0208 	add.w	r2, r7, #8
 800a5c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5ca:	4413      	add	r3, r2
 800a5cc:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800a5ce:	687a      	ldr	r2, [r7, #4]
 800a5d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5d2:	4413      	add	r3, r2
 800a5d4:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800a5d8:	460a      	mov	r2, r1
 800a5da:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800a5dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5de:	3301      	adds	r3, #1
 800a5e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a5e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5e4:	2b05      	cmp	r3, #5
 800a5e6:	dded      	ble.n	800a5c4 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800a5e8:	78fb      	ldrb	r3, [r7, #3]
 800a5ea:	f003 0302 	and.w	r3, r3, #2
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d018      	beq.n	800a624 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800a5f2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a5f6:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d112      	bne.n	800a624 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a5fe:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a608:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	33f3      	adds	r3, #243	; 0xf3
 800a616:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800a618:	f107 0310 	add.w	r3, r7, #16
 800a61c:	4619      	mov	r1, r3
 800a61e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a620:	f002 fe2a 	bl	800d278 <strcpy>

		}

		if (((option & 4) == 4) &&
 800a624:	78fb      	ldrb	r3, [r7, #3]
 800a626:	f003 0304 	and.w	r3, r3, #4
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d030      	beq.n	800a690 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800a62e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a632:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800a636:	2b00      	cmp	r3, #0
 800a638:	d12a      	bne.n	800a690 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a63a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a642:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800a64a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a64c:	025b      	lsls	r3, r3, #9
 800a64e:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a654:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800a658:	2300      	movs	r3, #0
 800a65a:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800a65e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a660:	2b00      	cmp	r3, #0
 800a662:	d011      	beq.n	800a688 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800a664:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a666:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a668:	1ad3      	subs	r3, r2, r3
 800a66a:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800a66c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a66e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a672:	fb02 f303 	mul.w	r3, r2, r3
 800a676:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800a678:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 800a67c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800a680:	425b      	negs	r3, r3
 800a682:	b29b      	uxth	r3, r3
 800a684:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 800a688:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800a690:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800a694:	78fb      	ldrb	r3, [r7, #3]
 800a696:	4313      	orrs	r3, r2
 800a698:	b2db      	uxtb	r3, r3
 800a69a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800a69e:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a6a8:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3760      	adds	r7, #96	; 0x60
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}

0800a6b4 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800a6b4:	b490      	push	{r4, r7}
 800a6b6:	b086      	sub	sp, #24
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
 800a6bc:	460b      	mov	r3, r1
 800a6be:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800a6c0:	f240 6377 	movw	r3, #1655	; 0x677
 800a6c4:	f04f 0400 	mov.w	r4, #0
 800a6c8:	e9c7 3404 	strd	r3, r4, [r7, #16]

	macro_period_vclks = 2304;
 800a6cc:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800a6d0:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800a6d2:	78fb      	ldrb	r3, [r7, #3]
 800a6d4:	68fa      	ldr	r2, [r7, #12]
 800a6d6:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800a6da:	693a      	ldr	r2, [r7, #16]
 800a6dc:	fb02 f303 	mul.w	r3, r2, r3
 800a6e0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800a6e2:	68bb      	ldr	r3, [r7, #8]
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	3718      	adds	r7, #24
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bc90      	pop	{r4, r7}
 800a6ec:	4770      	bx	lr

0800a6ee <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800a6ee:	b480      	push	{r7}
 800a6f0:	b087      	sub	sp, #28
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800a6fe:	2300      	movs	r3, #0
 800a700:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d017      	beq.n	800a738 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	3b01      	subs	r3, #1
 800a70c:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800a70e:	e005      	b.n	800a71c <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800a710:	693b      	ldr	r3, [r7, #16]
 800a712:	085b      	lsrs	r3, r3, #1
 800a714:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800a716:	89fb      	ldrh	r3, [r7, #14]
 800a718:	3301      	adds	r3, #1
 800a71a:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800a71c:	693b      	ldr	r3, [r7, #16]
 800a71e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a722:	2b00      	cmp	r3, #0
 800a724:	d1f4      	bne.n	800a710 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800a726:	89fb      	ldrh	r3, [r7, #14]
 800a728:	021b      	lsls	r3, r3, #8
 800a72a:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800a72c:	693b      	ldr	r3, [r7, #16]
 800a72e:	b29b      	uxth	r3, r3
 800a730:	b2db      	uxtb	r3, r3
 800a732:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800a734:	4413      	add	r3, r2
 800a736:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800a738:	8afb      	ldrh	r3, [r7, #22]

}
 800a73a:	4618      	mov	r0, r3
 800a73c:	371c      	adds	r7, #28
 800a73e:	46bd      	mov	sp, r7
 800a740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a744:	4770      	bx	lr

0800a746 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800a746:	b480      	push	{r7}
 800a748:	b085      	sub	sp, #20
 800a74a:	af00      	add	r7, sp, #0
 800a74c:	4603      	mov	r3, r0
 800a74e:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800a750:	2300      	movs	r3, #0
 800a752:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800a754:	88fb      	ldrh	r3, [r7, #6]
 800a756:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800a758:	88fa      	ldrh	r2, [r7, #6]
 800a75a:	0a12      	lsrs	r2, r2, #8
 800a75c:	b292      	uxth	r2, r2
 800a75e:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800a760:	3301      	adds	r3, #1
 800a762:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800a764:	68fb      	ldr	r3, [r7, #12]
}
 800a766:	4618      	mov	r0, r3
 800a768:	3714      	adds	r7, #20
 800a76a:	46bd      	mov	sp, r7
 800a76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a770:	4770      	bx	lr
	...

0800a774 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b088      	sub	sp, #32
 800a778:	af00      	add	r7, sp, #0
 800a77a:	60f8      	str	r0, [r7, #12]
 800a77c:	60b9      	str	r1, [r7, #8]
 800a77e:	4613      	mov	r3, r2
 800a780:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800a782:	2300      	movs	r3, #0
 800a784:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800a786:	79fb      	ldrb	r3, [r7, #7]
 800a788:	4619      	mov	r1, r3
 800a78a:	68f8      	ldr	r0, [r7, #12]
 800a78c:	f7ff ff92 	bl	800a6b4 <VL53L0X_calc_macro_period_ps>
 800a790:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800a792:	69bb      	ldr	r3, [r7, #24]
 800a794:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a798:	4a0a      	ldr	r2, [pc, #40]	; (800a7c4 <VL53L0X_calc_timeout_mclks+0x50>)
 800a79a:	fba2 2303 	umull	r2, r3, r2, r3
 800a79e:	099b      	lsrs	r3, r3, #6
 800a7a0:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a7a8:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 800a7ac:	697b      	ldr	r3, [r7, #20]
 800a7ae:	085b      	lsrs	r3, r3, #1
 800a7b0:	441a      	add	r2, r3
	timeout_period_mclks =
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7b8:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800a7ba:	69fb      	ldr	r3, [r7, #28]
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3720      	adds	r7, #32
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	10624dd3 	.word	0x10624dd3

0800a7c8 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b086      	sub	sp, #24
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
 800a7d0:	460b      	mov	r3, r1
 800a7d2:	807b      	strh	r3, [r7, #2]
 800a7d4:	4613      	mov	r3, r2
 800a7d6:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800a7dc:	787b      	ldrb	r3, [r7, #1]
 800a7de:	4619      	mov	r1, r3
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f7ff ff67 	bl	800a6b4 <VL53L0X_calc_macro_period_ps>
 800a7e6:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800a7e8:	693b      	ldr	r3, [r7, #16]
 800a7ea:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a7ee:	4a0a      	ldr	r2, [pc, #40]	; (800a818 <VL53L0X_calc_timeout_us+0x50>)
 800a7f0:	fba2 2303 	umull	r2, r3, r2, r3
 800a7f4:	099b      	lsrs	r3, r3, #6
 800a7f6:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800a7f8:	887b      	ldrh	r3, [r7, #2]
 800a7fa:	68fa      	ldr	r2, [r7, #12]
 800a7fc:	fb02 f303 	mul.w	r3, r2, r3
 800a800:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800a804:	4a04      	ldr	r2, [pc, #16]	; (800a818 <VL53L0X_calc_timeout_us+0x50>)
 800a806:	fba2 2303 	umull	r2, r3, r2, r3
 800a80a:	099b      	lsrs	r3, r3, #6
 800a80c:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800a80e:	697b      	ldr	r3, [r7, #20]
}
 800a810:	4618      	mov	r0, r3
 800a812:	3718      	adds	r7, #24
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}
 800a818:	10624dd3 	.word	0x10624dd3

0800a81c <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b08c      	sub	sp, #48	; 0x30
 800a820:	af00      	add	r7, sp, #0
 800a822:	60f8      	str	r0, [r7, #12]
 800a824:	460b      	mov	r3, r1
 800a826:	607a      	str	r2, [r7, #4]
 800a828:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a82a:	2300      	movs	r3, #0
 800a82c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800a830:	2300      	movs	r3, #0
 800a832:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800a836:	2300      	movs	r3, #0
 800a838:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800a83a:	2300      	movs	r3, #0
 800a83c:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800a83e:	2300      	movs	r3, #0
 800a840:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800a842:	7afb      	ldrb	r3, [r7, #11]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d005      	beq.n	800a854 <get_sequence_step_timeout+0x38>
 800a848:	7afb      	ldrb	r3, [r7, #11]
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d002      	beq.n	800a854 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800a84e:	7afb      	ldrb	r3, [r7, #11]
 800a850:	2b02      	cmp	r3, #2
 800a852:	d128      	bne.n	800a8a6 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a854:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a858:	461a      	mov	r2, r3
 800a85a:	2100      	movs	r1, #0
 800a85c:	68f8      	ldr	r0, [r7, #12]
 800a85e:	f7fd fa7d 	bl	8007d5c <VL53L0X_GetVcselPulsePeriod>
 800a862:	4603      	mov	r3, r0
 800a864:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800a868:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d109      	bne.n	800a884 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800a870:	f107 0320 	add.w	r3, r7, #32
 800a874:	461a      	mov	r2, r3
 800a876:	2146      	movs	r1, #70	; 0x46
 800a878:	68f8      	ldr	r0, [r7, #12]
 800a87a:	f001 fd95 	bl	800c3a8 <VL53L0X_RdByte>
 800a87e:	4603      	mov	r3, r0
 800a880:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800a884:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a888:	b29b      	uxth	r3, r3
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7ff ff5b 	bl	800a746 <VL53L0X_decode_timeout>
 800a890:	4603      	mov	r3, r0
 800a892:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a894:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a898:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a89a:	4619      	mov	r1, r3
 800a89c:	68f8      	ldr	r0, [r7, #12]
 800a89e:	f7ff ff93 	bl	800a7c8 <VL53L0X_calc_timeout_us>
 800a8a2:	62b8      	str	r0, [r7, #40]	; 0x28
 800a8a4:	e092      	b.n	800a9cc <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800a8a6:	7afb      	ldrb	r3, [r7, #11]
 800a8a8:	2b03      	cmp	r3, #3
 800a8aa:	d135      	bne.n	800a918 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a8ac:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a8b0:	461a      	mov	r2, r3
 800a8b2:	2100      	movs	r1, #0
 800a8b4:	68f8      	ldr	r0, [r7, #12]
 800a8b6:	f7fd fa51 	bl	8007d5c <VL53L0X_GetVcselPulsePeriod>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800a8c0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	f040 8081 	bne.w	800a9cc <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a8ca:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a8ce:	461a      	mov	r2, r3
 800a8d0:	2100      	movs	r1, #0
 800a8d2:	68f8      	ldr	r0, [r7, #12]
 800a8d4:	f7fd fa42 	bl	8007d5c <VL53L0X_GetVcselPulsePeriod>
 800a8d8:	4603      	mov	r3, r0
 800a8da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800a8de:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d109      	bne.n	800a8fa <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800a8e6:	f107 031e 	add.w	r3, r7, #30
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	2151      	movs	r1, #81	; 0x51
 800a8ee:	68f8      	ldr	r0, [r7, #12]
 800a8f0:	f001 fd84 	bl	800c3fc <VL53L0X_RdWord>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a8fa:	8bfb      	ldrh	r3, [r7, #30]
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	f7ff ff22 	bl	800a746 <VL53L0X_decode_timeout>
 800a902:	4603      	mov	r3, r0
 800a904:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a906:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a90a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a90c:	4619      	mov	r1, r3
 800a90e:	68f8      	ldr	r0, [r7, #12]
 800a910:	f7ff ff5a 	bl	800a7c8 <VL53L0X_calc_timeout_us>
 800a914:	62b8      	str	r0, [r7, #40]	; 0x28
 800a916:	e059      	b.n	800a9cc <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800a918:	7afb      	ldrb	r3, [r7, #11]
 800a91a:	2b04      	cmp	r3, #4
 800a91c:	d156      	bne.n	800a9cc <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a91e:	f107 0314 	add.w	r3, r7, #20
 800a922:	4619      	mov	r1, r3
 800a924:	68f8      	ldr	r0, [r7, #12]
 800a926:	f7fd fb25 	bl	8007f74 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800a92a:	2300      	movs	r3, #0
 800a92c:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800a92e:	7dfb      	ldrb	r3, [r7, #23]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d01d      	beq.n	800a970 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a934:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a938:	461a      	mov	r2, r3
 800a93a:	2100      	movs	r1, #0
 800a93c:	68f8      	ldr	r0, [r7, #12]
 800a93e:	f7fd fa0d 	bl	8007d5c <VL53L0X_GetVcselPulsePeriod>
 800a942:	4603      	mov	r3, r0
 800a944:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800a948:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d10f      	bne.n	800a970 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800a950:	f107 031e 	add.w	r3, r7, #30
 800a954:	461a      	mov	r2, r3
 800a956:	2151      	movs	r1, #81	; 0x51
 800a958:	68f8      	ldr	r0, [r7, #12]
 800a95a:	f001 fd4f 	bl	800c3fc <VL53L0X_RdWord>
 800a95e:	4603      	mov	r3, r0
 800a960:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a964:	8bfb      	ldrh	r3, [r7, #30]
 800a966:	4618      	mov	r0, r3
 800a968:	f7ff feed 	bl	800a746 <VL53L0X_decode_timeout>
 800a96c:	4603      	mov	r3, r0
 800a96e:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800a970:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a974:	2b00      	cmp	r3, #0
 800a976:	d109      	bne.n	800a98c <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a978:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800a97c:	461a      	mov	r2, r3
 800a97e:	2101      	movs	r1, #1
 800a980:	68f8      	ldr	r0, [r7, #12]
 800a982:	f7fd f9eb 	bl	8007d5c <VL53L0X_GetVcselPulsePeriod>
 800a986:	4603      	mov	r3, r0
 800a988:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800a98c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800a990:	2b00      	cmp	r3, #0
 800a992:	d10f      	bne.n	800a9b4 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800a994:	f107 031c 	add.w	r3, r7, #28
 800a998:	461a      	mov	r2, r3
 800a99a:	2171      	movs	r1, #113	; 0x71
 800a99c:	68f8      	ldr	r0, [r7, #12]
 800a99e:	f001 fd2d 	bl	800c3fc <VL53L0X_RdWord>
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a9a8:	8bbb      	ldrh	r3, [r7, #28]
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	f7ff fecb 	bl	800a746 <VL53L0X_decode_timeout>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800a9b4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a9b6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a9b8:	1ad3      	subs	r3, r2, r3
 800a9ba:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a9bc:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a9c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	68f8      	ldr	r0, [r7, #12]
 800a9c6:	f7ff feff 	bl	800a7c8 <VL53L0X_calc_timeout_us>
 800a9ca:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a9d0:	601a      	str	r2, [r3, #0]

	return Status;
 800a9d2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3730      	adds	r7, #48	; 0x30
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}

0800a9de <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800a9de:	b580      	push	{r7, lr}
 800a9e0:	b08a      	sub	sp, #40	; 0x28
 800a9e2:	af00      	add	r7, sp, #0
 800a9e4:	60f8      	str	r0, [r7, #12]
 800a9e6:	460b      	mov	r3, r1
 800a9e8:	607a      	str	r2, [r7, #4]
 800a9ea:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800a9f2:	7afb      	ldrb	r3, [r7, #11]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d005      	beq.n	800aa04 <set_sequence_step_timeout+0x26>
 800a9f8:	7afb      	ldrb	r3, [r7, #11]
 800a9fa:	2b01      	cmp	r3, #1
 800a9fc:	d002      	beq.n	800aa04 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800a9fe:	7afb      	ldrb	r3, [r7, #11]
 800aa00:	2b02      	cmp	r3, #2
 800aa02:	d138      	bne.n	800aa76 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800aa04:	f107 031b 	add.w	r3, r7, #27
 800aa08:	461a      	mov	r2, r3
 800aa0a:	2100      	movs	r1, #0
 800aa0c:	68f8      	ldr	r0, [r7, #12]
 800aa0e:	f7fd f9a5 	bl	8007d5c <VL53L0X_GetVcselPulsePeriod>
 800aa12:	4603      	mov	r3, r0
 800aa14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800aa18:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d11a      	bne.n	800aa56 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800aa20:	7efb      	ldrb	r3, [r7, #27]
 800aa22:	461a      	mov	r2, r3
 800aa24:	6879      	ldr	r1, [r7, #4]
 800aa26:	68f8      	ldr	r0, [r7, #12]
 800aa28:	f7ff fea4 	bl	800a774 <VL53L0X_calc_timeout_mclks>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800aa30:	8bbb      	ldrh	r3, [r7, #28]
 800aa32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa36:	d903      	bls.n	800aa40 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800aa38:	23ff      	movs	r3, #255	; 0xff
 800aa3a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800aa3e:	e004      	b.n	800aa4a <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800aa40:	8bbb      	ldrh	r3, [r7, #28]
 800aa42:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800aa44:	3b01      	subs	r3, #1
 800aa46:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800aa4a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800aa4e:	b29a      	uxth	r2, r3
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800aa56:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	f040 80ab 	bne.w	800abb6 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800aa60:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800aa64:	461a      	mov	r2, r3
 800aa66:	2146      	movs	r1, #70	; 0x46
 800aa68:	68f8      	ldr	r0, [r7, #12]
 800aa6a:	f001 fc1b 	bl	800c2a4 <VL53L0X_WrByte>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800aa74:	e09f      	b.n	800abb6 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800aa76:	7afb      	ldrb	r3, [r7, #11]
 800aa78:	2b03      	cmp	r3, #3
 800aa7a:	d135      	bne.n	800aae8 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800aa7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d11b      	bne.n	800aabc <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800aa84:	f107 031b 	add.w	r3, r7, #27
 800aa88:	461a      	mov	r2, r3
 800aa8a:	2100      	movs	r1, #0
 800aa8c:	68f8      	ldr	r0, [r7, #12]
 800aa8e:	f7fd f965 	bl	8007d5c <VL53L0X_GetVcselPulsePeriod>
 800aa92:	4603      	mov	r3, r0
 800aa94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800aa98:	7efb      	ldrb	r3, [r7, #27]
 800aa9a:	461a      	mov	r2, r3
 800aa9c:	6879      	ldr	r1, [r7, #4]
 800aa9e:	68f8      	ldr	r0, [r7, #12]
 800aaa0:	f7ff fe68 	bl	800a774 <VL53L0X_calc_timeout_mclks>
 800aaa4:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800aaa6:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800aaa8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800aaaa:	4618      	mov	r0, r3
 800aaac:	f7ff fe1f 	bl	800a6ee <VL53L0X_encode_timeout>
 800aab0:	4603      	mov	r3, r0
 800aab2:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800aab4:	8b3a      	ldrh	r2, [r7, #24]
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800aabc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d108      	bne.n	800aad6 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800aac4:	8b3b      	ldrh	r3, [r7, #24]
 800aac6:	461a      	mov	r2, r3
 800aac8:	2151      	movs	r1, #81	; 0x51
 800aaca:	68f8      	ldr	r0, [r7, #12]
 800aacc:	f001 fc0e 	bl	800c2ec <VL53L0X_WrWord>
 800aad0:	4603      	mov	r3, r0
 800aad2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800aad6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d16b      	bne.n	800abb6 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	687a      	ldr	r2, [r7, #4]
 800aae2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800aae6:	e066      	b.n	800abb6 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800aae8:	7afb      	ldrb	r3, [r7, #11]
 800aaea:	2b04      	cmp	r3, #4
 800aaec:	d160      	bne.n	800abb0 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800aaee:	f107 0310 	add.w	r3, r7, #16
 800aaf2:	4619      	mov	r1, r3
 800aaf4:	68f8      	ldr	r0, [r7, #12]
 800aaf6:	f7fd fa3d 	bl	8007f74 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800aafa:	2300      	movs	r3, #0
 800aafc:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800aafe:	7cfb      	ldrb	r3, [r7, #19]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d01d      	beq.n	800ab40 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800ab04:	f107 031b 	add.w	r3, r7, #27
 800ab08:	461a      	mov	r2, r3
 800ab0a:	2100      	movs	r1, #0
 800ab0c:	68f8      	ldr	r0, [r7, #12]
 800ab0e:	f7fd f925 	bl	8007d5c <VL53L0X_GetVcselPulsePeriod>
 800ab12:	4603      	mov	r3, r0
 800ab14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800ab18:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d10f      	bne.n	800ab40 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800ab20:	f107 0318 	add.w	r3, r7, #24
 800ab24:	461a      	mov	r2, r3
 800ab26:	2151      	movs	r1, #81	; 0x51
 800ab28:	68f8      	ldr	r0, [r7, #12]
 800ab2a:	f001 fc67 	bl	800c3fc <VL53L0X_RdWord>
 800ab2e:	4603      	mov	r3, r0
 800ab30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800ab34:	8b3b      	ldrh	r3, [r7, #24]
 800ab36:	4618      	mov	r0, r3
 800ab38:	f7ff fe05 	bl	800a746 <VL53L0X_decode_timeout>
 800ab3c:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800ab3e:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800ab40:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d109      	bne.n	800ab5c <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800ab48:	f107 031b 	add.w	r3, r7, #27
 800ab4c:	461a      	mov	r2, r3
 800ab4e:	2101      	movs	r1, #1
 800ab50:	68f8      	ldr	r0, [r7, #12]
 800ab52:	f7fd f903 	bl	8007d5c <VL53L0X_GetVcselPulsePeriod>
 800ab56:	4603      	mov	r3, r0
 800ab58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800ab5c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d128      	bne.n	800abb6 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800ab64:	7efb      	ldrb	r3, [r7, #27]
				FinalRangeTimeOutMClks =
 800ab66:	461a      	mov	r2, r3
 800ab68:	6879      	ldr	r1, [r7, #4]
 800ab6a:	68f8      	ldr	r0, [r7, #12]
 800ab6c:	f7ff fe02 	bl	800a774 <VL53L0X_calc_timeout_mclks>
 800ab70:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800ab72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab74:	6a3a      	ldr	r2, [r7, #32]
 800ab76:	4413      	add	r3, r2
 800ab78:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
 800ab7a:	6a38      	ldr	r0, [r7, #32]
 800ab7c:	f7ff fdb7 	bl	800a6ee <VL53L0X_encode_timeout>
 800ab80:	4603      	mov	r3, r0
 800ab82:	83fb      	strh	r3, [r7, #30]
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);

				if (Status == VL53L0X_ERROR_NONE) {
 800ab84:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d108      	bne.n	800ab9e <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800ab8c:	8bfb      	ldrh	r3, [r7, #30]
 800ab8e:	461a      	mov	r2, r3
 800ab90:	2171      	movs	r1, #113	; 0x71
 800ab92:	68f8      	ldr	r0, [r7, #12]
 800ab94:	f001 fbaa 	bl	800c2ec <VL53L0X_WrWord>
 800ab98:	4603      	mov	r3, r0
 800ab9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800ab9e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d107      	bne.n	800abb6 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	687a      	ldr	r2, [r7, #4]
 800abaa:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800abae:	e002      	b.n	800abb6 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800abb0:	23fc      	movs	r3, #252	; 0xfc
 800abb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800abb6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800abba:	4618      	mov	r0, r3
 800abbc:	3728      	adds	r7, #40	; 0x28
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bd80      	pop	{r7, pc}

0800abc2 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800abc2:	b580      	push	{r7, lr}
 800abc4:	b08a      	sub	sp, #40	; 0x28
 800abc6:	af00      	add	r7, sp, #0
 800abc8:	6078      	str	r0, [r7, #4]
 800abca:	460b      	mov	r3, r1
 800abcc:	70fb      	strb	r3, [r7, #3]
 800abce:	4613      	mov	r3, r2
 800abd0:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800abd2:	2300      	movs	r3, #0
 800abd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800abd8:	230c      	movs	r3, #12
 800abda:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800abde:	2312      	movs	r3, #18
 800abe0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800abe4:	2308      	movs	r3, #8
 800abe6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800abea:	230e      	movs	r3, #14
 800abec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800abf0:	2300      	movs	r3, #0
 800abf2:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800abf4:	78bb      	ldrb	r3, [r7, #2]
 800abf6:	f003 0301 	and.w	r3, r3, #1
 800abfa:	b2db      	uxtb	r3, r3
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d003      	beq.n	800ac08 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ac00:	23fc      	movs	r3, #252	; 0xfc
 800ac02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ac06:	e020      	b.n	800ac4a <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800ac08:	78fb      	ldrb	r3, [r7, #3]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d10d      	bne.n	800ac2a <VL53L0X_set_vcsel_pulse_period+0x68>
 800ac0e:	78ba      	ldrb	r2, [r7, #2]
 800ac10:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d304      	bcc.n	800ac22 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800ac18:	78ba      	ldrb	r2, [r7, #2]
 800ac1a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800ac1e:	429a      	cmp	r2, r3
 800ac20:	d903      	bls.n	800ac2a <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ac22:	23fc      	movs	r3, #252	; 0xfc
 800ac24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ac28:	e00f      	b.n	800ac4a <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800ac2a:	78fb      	ldrb	r3, [r7, #3]
 800ac2c:	2b01      	cmp	r3, #1
 800ac2e:	d10c      	bne.n	800ac4a <VL53L0X_set_vcsel_pulse_period+0x88>
 800ac30:	78ba      	ldrb	r2, [r7, #2]
 800ac32:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ac36:	429a      	cmp	r2, r3
 800ac38:	d304      	bcc.n	800ac44 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800ac3a:	78ba      	ldrb	r2, [r7, #2]
 800ac3c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ac40:	429a      	cmp	r2, r3
 800ac42:	d902      	bls.n	800ac4a <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ac44:	23fc      	movs	r3, #252	; 0xfc
 800ac46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800ac4a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d002      	beq.n	800ac58 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800ac52:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ac56:	e239      	b.n	800b0cc <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800ac58:	78fb      	ldrb	r3, [r7, #3]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d150      	bne.n	800ad00 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800ac5e:	78bb      	ldrb	r3, [r7, #2]
 800ac60:	2b0c      	cmp	r3, #12
 800ac62:	d110      	bne.n	800ac86 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800ac64:	2218      	movs	r2, #24
 800ac66:	2157      	movs	r1, #87	; 0x57
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f001 fb1b 	bl	800c2a4 <VL53L0X_WrByte>
 800ac6e:	4603      	mov	r3, r0
 800ac70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800ac74:	2208      	movs	r2, #8
 800ac76:	2156      	movs	r1, #86	; 0x56
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	f001 fb13 	bl	800c2a4 <VL53L0X_WrByte>
 800ac7e:	4603      	mov	r3, r0
 800ac80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ac84:	e17f      	b.n	800af86 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800ac86:	78bb      	ldrb	r3, [r7, #2]
 800ac88:	2b0e      	cmp	r3, #14
 800ac8a:	d110      	bne.n	800acae <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800ac8c:	2230      	movs	r2, #48	; 0x30
 800ac8e:	2157      	movs	r1, #87	; 0x57
 800ac90:	6878      	ldr	r0, [r7, #4]
 800ac92:	f001 fb07 	bl	800c2a4 <VL53L0X_WrByte>
 800ac96:	4603      	mov	r3, r0
 800ac98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800ac9c:	2208      	movs	r2, #8
 800ac9e:	2156      	movs	r1, #86	; 0x56
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	f001 faff 	bl	800c2a4 <VL53L0X_WrByte>
 800aca6:	4603      	mov	r3, r0
 800aca8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800acac:	e16b      	b.n	800af86 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800acae:	78bb      	ldrb	r3, [r7, #2]
 800acb0:	2b10      	cmp	r3, #16
 800acb2:	d110      	bne.n	800acd6 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800acb4:	2240      	movs	r2, #64	; 0x40
 800acb6:	2157      	movs	r1, #87	; 0x57
 800acb8:	6878      	ldr	r0, [r7, #4]
 800acba:	f001 faf3 	bl	800c2a4 <VL53L0X_WrByte>
 800acbe:	4603      	mov	r3, r0
 800acc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800acc4:	2208      	movs	r2, #8
 800acc6:	2156      	movs	r1, #86	; 0x56
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f001 faeb 	bl	800c2a4 <VL53L0X_WrByte>
 800acce:	4603      	mov	r3, r0
 800acd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800acd4:	e157      	b.n	800af86 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800acd6:	78bb      	ldrb	r3, [r7, #2]
 800acd8:	2b12      	cmp	r3, #18
 800acda:	f040 8154 	bne.w	800af86 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800acde:	2250      	movs	r2, #80	; 0x50
 800ace0:	2157      	movs	r1, #87	; 0x57
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f001 fade 	bl	800c2a4 <VL53L0X_WrByte>
 800ace8:	4603      	mov	r3, r0
 800acea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800acee:	2208      	movs	r2, #8
 800acf0:	2156      	movs	r1, #86	; 0x56
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f001 fad6 	bl	800c2a4 <VL53L0X_WrByte>
 800acf8:	4603      	mov	r3, r0
 800acfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800acfe:	e142      	b.n	800af86 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800ad00:	78fb      	ldrb	r3, [r7, #3]
 800ad02:	2b01      	cmp	r3, #1
 800ad04:	f040 813f 	bne.w	800af86 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800ad08:	78bb      	ldrb	r3, [r7, #2]
 800ad0a:	2b08      	cmp	r3, #8
 800ad0c:	d14c      	bne.n	800ada8 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800ad0e:	2210      	movs	r2, #16
 800ad10:	2148      	movs	r1, #72	; 0x48
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f001 fac6 	bl	800c2a4 <VL53L0X_WrByte>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800ad1e:	2208      	movs	r2, #8
 800ad20:	2147      	movs	r1, #71	; 0x47
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f001 fabe 	bl	800c2a4 <VL53L0X_WrByte>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800ad2e:	2202      	movs	r2, #2
 800ad30:	2132      	movs	r1, #50	; 0x32
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f001 fab6 	bl	800c2a4 <VL53L0X_WrByte>
 800ad38:	4603      	mov	r3, r0
 800ad3a:	461a      	mov	r2, r3
 800ad3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad40:	4313      	orrs	r3, r2
 800ad42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800ad46:	220c      	movs	r2, #12
 800ad48:	2130      	movs	r1, #48	; 0x30
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f001 faaa 	bl	800c2a4 <VL53L0X_WrByte>
 800ad50:	4603      	mov	r3, r0
 800ad52:	461a      	mov	r2, r3
 800ad54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad58:	4313      	orrs	r3, r2
 800ad5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800ad5e:	2201      	movs	r2, #1
 800ad60:	21ff      	movs	r1, #255	; 0xff
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f001 fa9e 	bl	800c2a4 <VL53L0X_WrByte>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	461a      	mov	r2, r3
 800ad6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad70:	4313      	orrs	r3, r2
 800ad72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800ad76:	2230      	movs	r2, #48	; 0x30
 800ad78:	2130      	movs	r1, #48	; 0x30
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f001 fa92 	bl	800c2a4 <VL53L0X_WrByte>
 800ad80:	4603      	mov	r3, r0
 800ad82:	461a      	mov	r2, r3
 800ad84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad88:	4313      	orrs	r3, r2
 800ad8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800ad8e:	2200      	movs	r2, #0
 800ad90:	21ff      	movs	r1, #255	; 0xff
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	f001 fa86 	bl	800c2a4 <VL53L0X_WrByte>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	461a      	mov	r2, r3
 800ad9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ada0:	4313      	orrs	r3, r2
 800ada2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ada6:	e0ee      	b.n	800af86 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800ada8:	78bb      	ldrb	r3, [r7, #2]
 800adaa:	2b0a      	cmp	r3, #10
 800adac:	d14c      	bne.n	800ae48 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800adae:	2228      	movs	r2, #40	; 0x28
 800adb0:	2148      	movs	r1, #72	; 0x48
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f001 fa76 	bl	800c2a4 <VL53L0X_WrByte>
 800adb8:	4603      	mov	r3, r0
 800adba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800adbe:	2208      	movs	r2, #8
 800adc0:	2147      	movs	r1, #71	; 0x47
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f001 fa6e 	bl	800c2a4 <VL53L0X_WrByte>
 800adc8:	4603      	mov	r3, r0
 800adca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800adce:	2203      	movs	r2, #3
 800add0:	2132      	movs	r1, #50	; 0x32
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f001 fa66 	bl	800c2a4 <VL53L0X_WrByte>
 800add8:	4603      	mov	r3, r0
 800adda:	461a      	mov	r2, r3
 800addc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ade0:	4313      	orrs	r3, r2
 800ade2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800ade6:	2209      	movs	r2, #9
 800ade8:	2130      	movs	r1, #48	; 0x30
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	f001 fa5a 	bl	800c2a4 <VL53L0X_WrByte>
 800adf0:	4603      	mov	r3, r0
 800adf2:	461a      	mov	r2, r3
 800adf4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800adf8:	4313      	orrs	r3, r2
 800adfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800adfe:	2201      	movs	r2, #1
 800ae00:	21ff      	movs	r1, #255	; 0xff
 800ae02:	6878      	ldr	r0, [r7, #4]
 800ae04:	f001 fa4e 	bl	800c2a4 <VL53L0X_WrByte>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	461a      	mov	r2, r3
 800ae0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae10:	4313      	orrs	r3, r2
 800ae12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800ae16:	2220      	movs	r2, #32
 800ae18:	2130      	movs	r1, #48	; 0x30
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f001 fa42 	bl	800c2a4 <VL53L0X_WrByte>
 800ae20:	4603      	mov	r3, r0
 800ae22:	461a      	mov	r2, r3
 800ae24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800ae2e:	2200      	movs	r2, #0
 800ae30:	21ff      	movs	r1, #255	; 0xff
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f001 fa36 	bl	800c2a4 <VL53L0X_WrByte>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	461a      	mov	r2, r3
 800ae3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae40:	4313      	orrs	r3, r2
 800ae42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ae46:	e09e      	b.n	800af86 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800ae48:	78bb      	ldrb	r3, [r7, #2]
 800ae4a:	2b0c      	cmp	r3, #12
 800ae4c:	d14c      	bne.n	800aee8 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800ae4e:	2238      	movs	r2, #56	; 0x38
 800ae50:	2148      	movs	r1, #72	; 0x48
 800ae52:	6878      	ldr	r0, [r7, #4]
 800ae54:	f001 fa26 	bl	800c2a4 <VL53L0X_WrByte>
 800ae58:	4603      	mov	r3, r0
 800ae5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800ae5e:	2208      	movs	r2, #8
 800ae60:	2147      	movs	r1, #71	; 0x47
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f001 fa1e 	bl	800c2a4 <VL53L0X_WrByte>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800ae6e:	2203      	movs	r2, #3
 800ae70:	2132      	movs	r1, #50	; 0x32
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f001 fa16 	bl	800c2a4 <VL53L0X_WrByte>
 800ae78:	4603      	mov	r3, r0
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae80:	4313      	orrs	r3, r2
 800ae82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800ae86:	2208      	movs	r2, #8
 800ae88:	2130      	movs	r1, #48	; 0x30
 800ae8a:	6878      	ldr	r0, [r7, #4]
 800ae8c:	f001 fa0a 	bl	800c2a4 <VL53L0X_WrByte>
 800ae90:	4603      	mov	r3, r0
 800ae92:	461a      	mov	r2, r3
 800ae94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae98:	4313      	orrs	r3, r2
 800ae9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800ae9e:	2201      	movs	r2, #1
 800aea0:	21ff      	movs	r1, #255	; 0xff
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f001 f9fe 	bl	800c2a4 <VL53L0X_WrByte>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	461a      	mov	r2, r3
 800aeac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aeb0:	4313      	orrs	r3, r2
 800aeb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800aeb6:	2220      	movs	r2, #32
 800aeb8:	2130      	movs	r1, #48	; 0x30
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f001 f9f2 	bl	800c2a4 <VL53L0X_WrByte>
 800aec0:	4603      	mov	r3, r0
 800aec2:	461a      	mov	r2, r3
 800aec4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aec8:	4313      	orrs	r3, r2
 800aeca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800aece:	2200      	movs	r2, #0
 800aed0:	21ff      	movs	r1, #255	; 0xff
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f001 f9e6 	bl	800c2a4 <VL53L0X_WrByte>
 800aed8:	4603      	mov	r3, r0
 800aeda:	461a      	mov	r2, r3
 800aedc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aee0:	4313      	orrs	r3, r2
 800aee2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800aee6:	e04e      	b.n	800af86 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800aee8:	78bb      	ldrb	r3, [r7, #2]
 800aeea:	2b0e      	cmp	r3, #14
 800aeec:	d14b      	bne.n	800af86 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800aeee:	2248      	movs	r2, #72	; 0x48
 800aef0:	2148      	movs	r1, #72	; 0x48
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f001 f9d6 	bl	800c2a4 <VL53L0X_WrByte>
 800aef8:	4603      	mov	r3, r0
 800aefa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800aefe:	2208      	movs	r2, #8
 800af00:	2147      	movs	r1, #71	; 0x47
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	f001 f9ce 	bl	800c2a4 <VL53L0X_WrByte>
 800af08:	4603      	mov	r3, r0
 800af0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800af0e:	2203      	movs	r2, #3
 800af10:	2132      	movs	r1, #50	; 0x32
 800af12:	6878      	ldr	r0, [r7, #4]
 800af14:	f001 f9c6 	bl	800c2a4 <VL53L0X_WrByte>
 800af18:	4603      	mov	r3, r0
 800af1a:	461a      	mov	r2, r3
 800af1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af20:	4313      	orrs	r3, r2
 800af22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800af26:	2207      	movs	r2, #7
 800af28:	2130      	movs	r1, #48	; 0x30
 800af2a:	6878      	ldr	r0, [r7, #4]
 800af2c:	f001 f9ba 	bl	800c2a4 <VL53L0X_WrByte>
 800af30:	4603      	mov	r3, r0
 800af32:	461a      	mov	r2, r3
 800af34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af38:	4313      	orrs	r3, r2
 800af3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800af3e:	2201      	movs	r2, #1
 800af40:	21ff      	movs	r1, #255	; 0xff
 800af42:	6878      	ldr	r0, [r7, #4]
 800af44:	f001 f9ae 	bl	800c2a4 <VL53L0X_WrByte>
 800af48:	4603      	mov	r3, r0
 800af4a:	461a      	mov	r2, r3
 800af4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af50:	4313      	orrs	r3, r2
 800af52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800af56:	2220      	movs	r2, #32
 800af58:	2130      	movs	r1, #48	; 0x30
 800af5a:	6878      	ldr	r0, [r7, #4]
 800af5c:	f001 f9a2 	bl	800c2a4 <VL53L0X_WrByte>
 800af60:	4603      	mov	r3, r0
 800af62:	461a      	mov	r2, r3
 800af64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af68:	4313      	orrs	r3, r2
 800af6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800af6e:	2200      	movs	r2, #0
 800af70:	21ff      	movs	r1, #255	; 0xff
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f001 f996 	bl	800c2a4 <VL53L0X_WrByte>
 800af78:	4603      	mov	r3, r0
 800af7a:	461a      	mov	r2, r3
 800af7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af80:	4313      	orrs	r3, r2
 800af82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800af86:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d17f      	bne.n	800b08e <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800af8e:	78bb      	ldrb	r3, [r7, #2]
 800af90:	4618      	mov	r0, r3
 800af92:	f7fe fe38 	bl	8009c06 <VL53L0X_encode_vcsel_period>
 800af96:	4603      	mov	r3, r0
 800af98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800af9c:	78fb      	ldrb	r3, [r7, #3]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d002      	beq.n	800afa8 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800afa2:	2b01      	cmp	r3, #1
 800afa4:	d045      	beq.n	800b032 <VL53L0X_set_vcsel_pulse_period+0x470>
 800afa6:	e06e      	b.n	800b086 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800afa8:	f107 0314 	add.w	r3, r7, #20
 800afac:	461a      	mov	r2, r3
 800afae:	2103      	movs	r1, #3
 800afb0:	6878      	ldr	r0, [r7, #4]
 800afb2:	f7ff fc33 	bl	800a81c <get_sequence_step_timeout>
 800afb6:	4603      	mov	r3, r0
 800afb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800afbc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d109      	bne.n	800afd8 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800afc4:	f107 0310 	add.w	r3, r7, #16
 800afc8:	461a      	mov	r2, r3
 800afca:	2102      	movs	r1, #2
 800afcc:	6878      	ldr	r0, [r7, #4]
 800afce:	f7ff fc25 	bl	800a81c <get_sequence_step_timeout>
 800afd2:	4603      	mov	r3, r0
 800afd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800afd8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d109      	bne.n	800aff4 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800afe0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800afe4:	461a      	mov	r2, r3
 800afe6:	2150      	movs	r1, #80	; 0x50
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f001 f95b 	bl	800c2a4 <VL53L0X_WrByte>
 800afee:	4603      	mov	r3, r0
 800aff0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800aff4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d108      	bne.n	800b00e <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	461a      	mov	r2, r3
 800b000:	2103      	movs	r1, #3
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f7ff fceb 	bl	800a9de <set_sequence_step_timeout>
 800b008:	4603      	mov	r3, r0
 800b00a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800b00e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b012:	2b00      	cmp	r3, #0
 800b014:	d108      	bne.n	800b028 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800b016:	693b      	ldr	r3, [r7, #16]
 800b018:	461a      	mov	r2, r3
 800b01a:	2102      	movs	r1, #2
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f7ff fcde 	bl	800a9de <set_sequence_step_timeout>
 800b022:	4603      	mov	r3, r0
 800b024:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	78ba      	ldrb	r2, [r7, #2]
 800b02c:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800b030:	e02e      	b.n	800b090 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800b032:	f107 0318 	add.w	r3, r7, #24
 800b036:	461a      	mov	r2, r3
 800b038:	2104      	movs	r1, #4
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f7ff fbee 	bl	800a81c <get_sequence_step_timeout>
 800b040:	4603      	mov	r3, r0
 800b042:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800b046:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d109      	bne.n	800b062 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800b04e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800b052:	461a      	mov	r2, r3
 800b054:	2170      	movs	r1, #112	; 0x70
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f001 f924 	bl	800c2a4 <VL53L0X_WrByte>
 800b05c:	4603      	mov	r3, r0
 800b05e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800b062:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b066:	2b00      	cmp	r3, #0
 800b068:	d108      	bne.n	800b07c <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800b06a:	69bb      	ldr	r3, [r7, #24]
 800b06c:	461a      	mov	r2, r3
 800b06e:	2104      	movs	r1, #4
 800b070:	6878      	ldr	r0, [r7, #4]
 800b072:	f7ff fcb4 	bl	800a9de <set_sequence_step_timeout>
 800b076:	4603      	mov	r3, r0
 800b078:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	78ba      	ldrb	r2, [r7, #2]
 800b080:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800b084:	e004      	b.n	800b090 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b086:	23fc      	movs	r3, #252	; 0xfc
 800b088:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b08c:	e000      	b.n	800b090 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 800b08e:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800b090:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b094:	2b00      	cmp	r3, #0
 800b096:	d109      	bne.n	800b0ac <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	695b      	ldr	r3, [r3, #20]
 800b09c:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800b09e:	69f9      	ldr	r1, [r7, #28]
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f7fc fe1d 	bl	8007ce0 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800b0ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d109      	bne.n	800b0c8 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 800b0b4:	f107 010f 	add.w	r1, r7, #15
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	6878      	ldr	r0, [r7, #4]
 800b0be:	f7fe fcbd 	bl	8009a3c <VL53L0X_perform_phase_calibration>
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800b0c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	3728      	adds	r7, #40	; 0x28
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	bd80      	pop	{r7, pc}

0800b0d4 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b086      	sub	sp, #24
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	60f8      	str	r0, [r7, #12]
 800b0dc:	460b      	mov	r3, r1
 800b0de:	607a      	str	r2, [r7, #4]
 800b0e0:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800b0e6:	7afb      	ldrb	r3, [r7, #11]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d002      	beq.n	800b0f2 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800b0ec:	2b01      	cmp	r3, #1
 800b0ee:	d00a      	beq.n	800b106 <VL53L0X_get_vcsel_pulse_period+0x32>
 800b0f0:	e013      	b.n	800b11a <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800b0f2:	f107 0316 	add.w	r3, r7, #22
 800b0f6:	461a      	mov	r2, r3
 800b0f8:	2150      	movs	r1, #80	; 0x50
 800b0fa:	68f8      	ldr	r0, [r7, #12]
 800b0fc:	f001 f954 	bl	800c3a8 <VL53L0X_RdByte>
 800b100:	4603      	mov	r3, r0
 800b102:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800b104:	e00b      	b.n	800b11e <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800b106:	f107 0316 	add.w	r3, r7, #22
 800b10a:	461a      	mov	r2, r3
 800b10c:	2170      	movs	r1, #112	; 0x70
 800b10e:	68f8      	ldr	r0, [r7, #12]
 800b110:	f001 f94a 	bl	800c3a8 <VL53L0X_RdByte>
 800b114:	4603      	mov	r3, r0
 800b116:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800b118:	e001      	b.n	800b11e <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b11a:	23fc      	movs	r3, #252	; 0xfc
 800b11c:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800b11e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d107      	bne.n	800b136 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800b126:	7dbb      	ldrb	r3, [r7, #22]
 800b128:	4618      	mov	r0, r3
 800b12a:	f7fe fd59 	bl	8009be0 <VL53L0X_decode_vcsel_period>
 800b12e:	4603      	mov	r3, r0
 800b130:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	701a      	strb	r2, [r3, #0]

	return Status;
 800b136:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3718      	adds	r7, #24
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}

0800b142 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800b142:	b580      	push	{r7, lr}
 800b144:	b092      	sub	sp, #72	; 0x48
 800b146:	af00      	add	r7, sp, #0
 800b148:	6078      	str	r0, [r7, #4]
 800b14a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b14c:	2300      	movs	r3, #0
 800b14e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800b152:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800b156:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800b158:	f240 7376 	movw	r3, #1910	; 0x776
 800b15c:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800b15e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800b162:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800b164:	f44f 7325 	mov.w	r3, #660	; 0x294
 800b168:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800b16a:	f240 234e 	movw	r3, #590	; 0x24e
 800b16e:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800b170:	f240 23b2 	movw	r3, #690	; 0x2b2
 800b174:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800b176:	f44f 7325 	mov.w	r3, #660	; 0x294
 800b17a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800b17c:	f240 2326 	movw	r3, #550	; 0x226
 800b180:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800b182:	2300      	movs	r3, #0
 800b184:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800b186:	f644 6320 	movw	r3, #20000	; 0x4e20
 800b18a:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800b18c:	2300      	movs	r3, #0
 800b18e:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800b190:	683a      	ldr	r2, [r7, #0]
 800b192:	6a3b      	ldr	r3, [r7, #32]
 800b194:	429a      	cmp	r2, r3
 800b196:	d205      	bcs.n	800b1a4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b198:	23fc      	movs	r3, #252	; 0xfc
 800b19a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800b19e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b1a2:	e0aa      	b.n	800b2fa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800b1a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b1a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1a8:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800b1aa:	683a      	ldr	r2, [r7, #0]
 800b1ac:	1ad3      	subs	r3, r2, r3
 800b1ae:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800b1b0:	f107 0314 	add.w	r3, r7, #20
 800b1b4:	4619      	mov	r1, r3
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f7fc fedc 	bl	8007f74 <VL53L0X_GetSequenceStepEnables>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800b1c2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d15b      	bne.n	800b282 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800b1ca:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d105      	bne.n	800b1dc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800b1d0:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d102      	bne.n	800b1dc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800b1d6:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d052      	beq.n	800b282 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800b1dc:	f107 0310 	add.w	r3, r7, #16
 800b1e0:	461a      	mov	r2, r3
 800b1e2:	2102      	movs	r1, #2
 800b1e4:	6878      	ldr	r0, [r7, #4]
 800b1e6:	f7ff fb19 	bl	800a81c <get_sequence_step_timeout>
 800b1ea:	4603      	mov	r3, r0
 800b1ec:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800b1f0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d002      	beq.n	800b1fe <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800b1f8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b1fc:	e07d      	b.n	800b2fa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800b1fe:	7d3b      	ldrb	r3, [r7, #20]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d00f      	beq.n	800b224 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800b204:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800b206:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b208:	4413      	add	r3, r2
 800b20a:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800b20c:	69fa      	ldr	r2, [r7, #28]
 800b20e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b210:	429a      	cmp	r2, r3
 800b212:	d204      	bcs.n	800b21e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800b214:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b216:	69fb      	ldr	r3, [r7, #28]
 800b218:	1ad3      	subs	r3, r2, r3
 800b21a:	643b      	str	r3, [r7, #64]	; 0x40
 800b21c:	e002      	b.n	800b224 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b21e:	23fc      	movs	r3, #252	; 0xfc
 800b220:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800b224:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d002      	beq.n	800b232 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800b22c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b230:	e063      	b.n	800b2fa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800b232:	7dbb      	ldrb	r3, [r7, #22]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d011      	beq.n	800b25c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800b238:	693a      	ldr	r2, [r7, #16]
 800b23a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b23c:	4413      	add	r3, r2
 800b23e:	005b      	lsls	r3, r3, #1
 800b240:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800b242:	69fa      	ldr	r2, [r7, #28]
 800b244:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b246:	429a      	cmp	r2, r3
 800b248:	d204      	bcs.n	800b254 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800b24a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b24c:	69fb      	ldr	r3, [r7, #28]
 800b24e:	1ad3      	subs	r3, r2, r3
 800b250:	643b      	str	r3, [r7, #64]	; 0x40
 800b252:	e016      	b.n	800b282 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b254:	23fc      	movs	r3, #252	; 0xfc
 800b256:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800b25a:	e012      	b.n	800b282 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800b25c:	7d7b      	ldrb	r3, [r7, #21]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d00f      	beq.n	800b282 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800b262:	693b      	ldr	r3, [r7, #16]
 800b264:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b266:	4413      	add	r3, r2
 800b268:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800b26a:	69fa      	ldr	r2, [r7, #28]
 800b26c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b26e:	429a      	cmp	r2, r3
 800b270:	d204      	bcs.n	800b27c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800b272:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b274:	69fb      	ldr	r3, [r7, #28]
 800b276:	1ad3      	subs	r3, r2, r3
 800b278:	643b      	str	r3, [r7, #64]	; 0x40
 800b27a:	e002      	b.n	800b282 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b27c:	23fc      	movs	r3, #252	; 0xfc
 800b27e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800b282:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b286:	2b00      	cmp	r3, #0
 800b288:	d002      	beq.n	800b290 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800b28a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b28e:	e034      	b.n	800b2fa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800b290:	7dfb      	ldrb	r3, [r7, #23]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d019      	beq.n	800b2ca <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800b296:	f107 030c 	add.w	r3, r7, #12
 800b29a:	461a      	mov	r2, r3
 800b29c:	2103      	movs	r1, #3
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	f7ff fabc 	bl	800a81c <get_sequence_step_timeout>
 800b2a4:	4603      	mov	r3, r0
 800b2a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b2ae:	4413      	add	r3, r2
 800b2b0:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800b2b2:	69fa      	ldr	r2, [r7, #28]
 800b2b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b2b6:	429a      	cmp	r2, r3
 800b2b8:	d204      	bcs.n	800b2c4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800b2ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b2bc:	69fb      	ldr	r3, [r7, #28]
 800b2be:	1ad3      	subs	r3, r2, r3
 800b2c0:	643b      	str	r3, [r7, #64]	; 0x40
 800b2c2:	e002      	b.n	800b2ca <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b2c4:	23fc      	movs	r3, #252	; 0xfc
 800b2c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800b2ca:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d111      	bne.n	800b2f6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800b2d2:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d00e      	beq.n	800b2f6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800b2d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b2da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2dc:	1ad3      	subs	r3, r2, r3
 800b2de:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800b2e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b2e2:	2104      	movs	r1, #4
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f7ff fb7a 	bl	800a9de <set_sequence_step_timeout>
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	683a      	ldr	r2, [r7, #0]
 800b2f4:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800b2f6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	3748      	adds	r7, #72	; 0x48
 800b2fe:	46bd      	mov	sp, r7
 800b300:	bd80      	pop	{r7, pc}

0800b302 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800b302:	b580      	push	{r7, lr}
 800b304:	b090      	sub	sp, #64	; 0x40
 800b306:	af00      	add	r7, sp, #0
 800b308:	6078      	str	r0, [r7, #4]
 800b30a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b30c:	2300      	movs	r3, #0
 800b30e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800b312:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800b316:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800b318:	f240 7376 	movw	r3, #1910	; 0x776
 800b31c:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800b31e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800b322:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800b324:	f44f 7325 	mov.w	r3, #660	; 0x294
 800b328:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800b32a:	f240 234e 	movw	r3, #590	; 0x24e
 800b32e:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800b330:	f240 23b2 	movw	r3, #690	; 0x2b2
 800b334:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800b336:	f44f 7325 	mov.w	r3, #660	; 0x294
 800b33a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800b33c:	f240 2326 	movw	r3, #550	; 0x226
 800b340:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800b342:	2300      	movs	r3, #0
 800b344:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800b346:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b34a:	441a      	add	r2, r3
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800b350:	f107 0318 	add.w	r3, r7, #24
 800b354:	4619      	mov	r1, r3
 800b356:	6878      	ldr	r0, [r7, #4]
 800b358:	f7fc fe0c 	bl	8007f74 <VL53L0X_GetSequenceStepEnables>
 800b35c:	4603      	mov	r3, r0
 800b35e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800b362:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b366:	2b00      	cmp	r3, #0
 800b368:	d002      	beq.n	800b370 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800b36a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b36e:	e075      	b.n	800b45c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800b370:	7e3b      	ldrb	r3, [r7, #24]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d105      	bne.n	800b382 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800b376:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d102      	bne.n	800b382 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800b37c:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d030      	beq.n	800b3e4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800b382:	f107 0310 	add.w	r3, r7, #16
 800b386:	461a      	mov	r2, r3
 800b388:	2102      	movs	r1, #2
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f7ff fa46 	bl	800a81c <get_sequence_step_timeout>
 800b390:	4603      	mov	r3, r0
 800b392:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800b396:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d122      	bne.n	800b3e4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800b39e:	7e3b      	ldrb	r3, [r7, #24]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d007      	beq.n	800b3b4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800b3a8:	6939      	ldr	r1, [r7, #16]
 800b3aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ac:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800b3ae:	441a      	add	r2, r3
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800b3b4:	7ebb      	ldrb	r3, [r7, #26]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d009      	beq.n	800b3ce <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800b3be:	6939      	ldr	r1, [r7, #16]
 800b3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3c2:	440b      	add	r3, r1
 800b3c4:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800b3c6:	441a      	add	r2, r3
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	601a      	str	r2, [r3, #0]
 800b3cc:	e00a      	b.n	800b3e4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800b3ce:	7e7b      	ldrb	r3, [r7, #25]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d007      	beq.n	800b3e4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800b3d8:	6939      	ldr	r1, [r7, #16]
 800b3da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3dc:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800b3de:	441a      	add	r2, r3
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b3e4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d114      	bne.n	800b416 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800b3ec:	7efb      	ldrb	r3, [r7, #27]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d011      	beq.n	800b416 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800b3f2:	f107 030c 	add.w	r3, r7, #12
 800b3f6:	461a      	mov	r2, r3
 800b3f8:	2103      	movs	r1, #3
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f7ff fa0e 	bl	800a81c <get_sequence_step_timeout>
 800b400:	4603      	mov	r3, r0
 800b402:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800b40a:	68f9      	ldr	r1, [r7, #12]
 800b40c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b40e:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800b410:	441a      	add	r2, r3
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b416:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d114      	bne.n	800b448 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800b41e:	7f3b      	ldrb	r3, [r7, #28]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d011      	beq.n	800b448 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800b424:	f107 0314 	add.w	r3, r7, #20
 800b428:	461a      	mov	r2, r3
 800b42a:	2104      	movs	r1, #4
 800b42c:	6878      	ldr	r0, [r7, #4]
 800b42e:	f7ff f9f5 	bl	800a81c <get_sequence_step_timeout>
 800b432:	4603      	mov	r3, r0
 800b434:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800b43c:	6979      	ldr	r1, [r7, #20]
 800b43e:	6a3b      	ldr	r3, [r7, #32]
 800b440:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800b442:	441a      	add	r2, r3
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b448:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d103      	bne.n	800b458 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	681a      	ldr	r2, [r3, #0]
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b458:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3740      	adds	r7, #64	; 0x40
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}

0800b464 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b088      	sub	sp, #32
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b46e:	2300      	movs	r3, #0
 800b470:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800b472:	2300      	movs	r3, #0
 800b474:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800b476:	e0c6      	b.n	800b606 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	683a      	ldr	r2, [r7, #0]
 800b47c:	4413      	add	r3, r2
 800b47e:	781b      	ldrb	r3, [r3, #0]
 800b480:	74fb      	strb	r3, [r7, #19]
		Index++;
 800b482:	697b      	ldr	r3, [r7, #20]
 800b484:	3301      	adds	r3, #1
 800b486:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800b488:	7cfb      	ldrb	r3, [r7, #19]
 800b48a:	2bff      	cmp	r3, #255	; 0xff
 800b48c:	f040 808d 	bne.w	800b5aa <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800b490:	697b      	ldr	r3, [r7, #20]
 800b492:	683a      	ldr	r2, [r7, #0]
 800b494:	4413      	add	r3, r2
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	747b      	strb	r3, [r7, #17]
			Index++;
 800b49a:	697b      	ldr	r3, [r7, #20]
 800b49c:	3301      	adds	r3, #1
 800b49e:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800b4a0:	7c7b      	ldrb	r3, [r7, #17]
 800b4a2:	2b03      	cmp	r3, #3
 800b4a4:	d87e      	bhi.n	800b5a4 <VL53L0X_load_tuning_settings+0x140>
 800b4a6:	a201      	add	r2, pc, #4	; (adr r2, 800b4ac <VL53L0X_load_tuning_settings+0x48>)
 800b4a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4ac:	0800b4bd 	.word	0x0800b4bd
 800b4b0:	0800b4f7 	.word	0x0800b4f7
 800b4b4:	0800b531 	.word	0x0800b531
 800b4b8:	0800b56b 	.word	0x0800b56b
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800b4bc:	697b      	ldr	r3, [r7, #20]
 800b4be:	683a      	ldr	r2, [r7, #0]
 800b4c0:	4413      	add	r3, r2
 800b4c2:	781b      	ldrb	r3, [r3, #0]
 800b4c4:	743b      	strb	r3, [r7, #16]
				Index++;
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	3301      	adds	r3, #1
 800b4ca:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800b4cc:	697b      	ldr	r3, [r7, #20]
 800b4ce:	683a      	ldr	r2, [r7, #0]
 800b4d0:	4413      	add	r3, r2
 800b4d2:	781b      	ldrb	r3, [r3, #0]
 800b4d4:	73fb      	strb	r3, [r7, #15]
				Index++;
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	3301      	adds	r3, #1
 800b4da:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800b4dc:	7c3b      	ldrb	r3, [r7, #16]
 800b4de:	b29b      	uxth	r3, r3
 800b4e0:	021b      	lsls	r3, r3, #8
 800b4e2:	b29a      	uxth	r2, r3
 800b4e4:	7bfb      	ldrb	r3, [r7, #15]
 800b4e6:	b29b      	uxth	r3, r3
 800b4e8:	4413      	add	r3, r2
 800b4ea:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	89ba      	ldrh	r2, [r7, #12]
 800b4f0:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800b4f4:	e087      	b.n	800b606 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800b4f6:	697b      	ldr	r3, [r7, #20]
 800b4f8:	683a      	ldr	r2, [r7, #0]
 800b4fa:	4413      	add	r3, r2
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	743b      	strb	r3, [r7, #16]
				Index++;
 800b500:	697b      	ldr	r3, [r7, #20]
 800b502:	3301      	adds	r3, #1
 800b504:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800b506:	697b      	ldr	r3, [r7, #20]
 800b508:	683a      	ldr	r2, [r7, #0]
 800b50a:	4413      	add	r3, r2
 800b50c:	781b      	ldrb	r3, [r3, #0]
 800b50e:	73fb      	strb	r3, [r7, #15]
				Index++;
 800b510:	697b      	ldr	r3, [r7, #20]
 800b512:	3301      	adds	r3, #1
 800b514:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800b516:	7c3b      	ldrb	r3, [r7, #16]
 800b518:	b29b      	uxth	r3, r3
 800b51a:	021b      	lsls	r3, r3, #8
 800b51c:	b29a      	uxth	r2, r3
 800b51e:	7bfb      	ldrb	r3, [r7, #15]
 800b520:	b29b      	uxth	r3, r3
 800b522:	4413      	add	r3, r2
 800b524:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	89ba      	ldrh	r2, [r7, #12]
 800b52a:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800b52e:	e06a      	b.n	800b606 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800b530:	697b      	ldr	r3, [r7, #20]
 800b532:	683a      	ldr	r2, [r7, #0]
 800b534:	4413      	add	r3, r2
 800b536:	781b      	ldrb	r3, [r3, #0]
 800b538:	743b      	strb	r3, [r7, #16]
				Index++;
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	3301      	adds	r3, #1
 800b53e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800b540:	697b      	ldr	r3, [r7, #20]
 800b542:	683a      	ldr	r2, [r7, #0]
 800b544:	4413      	add	r3, r2
 800b546:	781b      	ldrb	r3, [r3, #0]
 800b548:	73fb      	strb	r3, [r7, #15]
				Index++;
 800b54a:	697b      	ldr	r3, [r7, #20]
 800b54c:	3301      	adds	r3, #1
 800b54e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800b550:	7c3b      	ldrb	r3, [r7, #16]
 800b552:	b29b      	uxth	r3, r3
 800b554:	021b      	lsls	r3, r3, #8
 800b556:	b29a      	uxth	r2, r3
 800b558:	7bfb      	ldrb	r3, [r7, #15]
 800b55a:	b29b      	uxth	r3, r3
 800b55c:	4413      	add	r3, r2
 800b55e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	89ba      	ldrh	r2, [r7, #12]
 800b564:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800b568:	e04d      	b.n	800b606 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	683a      	ldr	r2, [r7, #0]
 800b56e:	4413      	add	r3, r2
 800b570:	781b      	ldrb	r3, [r3, #0]
 800b572:	743b      	strb	r3, [r7, #16]
				Index++;
 800b574:	697b      	ldr	r3, [r7, #20]
 800b576:	3301      	adds	r3, #1
 800b578:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	683a      	ldr	r2, [r7, #0]
 800b57e:	4413      	add	r3, r2
 800b580:	781b      	ldrb	r3, [r3, #0]
 800b582:	73fb      	strb	r3, [r7, #15]
				Index++;
 800b584:	697b      	ldr	r3, [r7, #20]
 800b586:	3301      	adds	r3, #1
 800b588:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800b58a:	7c3b      	ldrb	r3, [r7, #16]
 800b58c:	b29b      	uxth	r3, r3
 800b58e:	021b      	lsls	r3, r3, #8
 800b590:	b29a      	uxth	r2, r3
 800b592:	7bfb      	ldrb	r3, [r7, #15]
 800b594:	b29b      	uxth	r3, r3
 800b596:	4413      	add	r3, r2
 800b598:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	89ba      	ldrh	r2, [r7, #12]
 800b59e:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800b5a2:	e030      	b.n	800b606 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b5a4:	23fc      	movs	r3, #252	; 0xfc
 800b5a6:	77fb      	strb	r3, [r7, #31]
 800b5a8:	e02d      	b.n	800b606 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800b5aa:	7cfb      	ldrb	r3, [r7, #19]
 800b5ac:	2b04      	cmp	r3, #4
 800b5ae:	d828      	bhi.n	800b602 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800b5b0:	697b      	ldr	r3, [r7, #20]
 800b5b2:	683a      	ldr	r2, [r7, #0]
 800b5b4:	4413      	add	r3, r2
 800b5b6:	781b      	ldrb	r3, [r3, #0]
 800b5b8:	74bb      	strb	r3, [r7, #18]
			Index++;
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	3301      	adds	r3, #1
 800b5be:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	61bb      	str	r3, [r7, #24]
 800b5c4:	e00f      	b.n	800b5e6 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	683a      	ldr	r2, [r7, #0]
 800b5ca:	4413      	add	r3, r2
 800b5cc:	7819      	ldrb	r1, [r3, #0]
 800b5ce:	f107 0208 	add.w	r2, r7, #8
 800b5d2:	69bb      	ldr	r3, [r7, #24]
 800b5d4:	4413      	add	r3, r2
 800b5d6:	460a      	mov	r2, r1
 800b5d8:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	3301      	adds	r3, #1
 800b5de:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800b5e0:	69bb      	ldr	r3, [r7, #24]
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	61bb      	str	r3, [r7, #24]
 800b5e6:	7cfb      	ldrb	r3, [r7, #19]
 800b5e8:	69ba      	ldr	r2, [r7, #24]
 800b5ea:	429a      	cmp	r2, r3
 800b5ec:	dbeb      	blt.n	800b5c6 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800b5ee:	7cfb      	ldrb	r3, [r7, #19]
 800b5f0:	f107 0208 	add.w	r2, r7, #8
 800b5f4:	7cb9      	ldrb	r1, [r7, #18]
 800b5f6:	6878      	ldr	r0, [r7, #4]
 800b5f8:	f000 fdf8 	bl	800c1ec <VL53L0X_WriteMulti>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	77fb      	strb	r3, [r7, #31]
 800b600:	e001      	b.n	800b606 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b602:	23fc      	movs	r3, #252	; 0xfc
 800b604:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800b606:	697b      	ldr	r3, [r7, #20]
 800b608:	683a      	ldr	r2, [r7, #0]
 800b60a:	4413      	add	r3, r2
 800b60c:	781b      	ldrb	r3, [r3, #0]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d004      	beq.n	800b61c <VL53L0X_load_tuning_settings+0x1b8>
 800b612:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b616:	2b00      	cmp	r3, #0
 800b618:	f43f af2e 	beq.w	800b478 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b61c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b620:	4618      	mov	r0, r3
 800b622:	3720      	adds	r7, #32
 800b624:	46bd      	mov	sp, r7
 800b626:	bd80      	pop	{r7, pc}

0800b628 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b088      	sub	sp, #32
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	60f8      	str	r0, [r7, #12]
 800b630:	60b9      	str	r1, [r7, #8]
 800b632:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b634:	2300      	movs	r3, #0
 800b636:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2200      	movs	r2, #0
 800b63c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800b63e:	f107 0313 	add.w	r3, r7, #19
 800b642:	4619      	mov	r1, r3
 800b644:	68f8      	ldr	r0, [r7, #12]
 800b646:	f7fc fd21 	bl	800808c <VL53L0X_GetXTalkCompensationEnable>
 800b64a:	4603      	mov	r3, r0
 800b64c:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800b64e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d111      	bne.n	800b67a <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800b656:	7cfb      	ldrb	r3, [r7, #19]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d00e      	beq.n	800b67a <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	6a1b      	ldr	r3, [r3, #32]
 800b660:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800b662:	68bb      	ldr	r3, [r7, #8]
 800b664:	8a9b      	ldrh	r3, [r3, #20]
 800b666:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800b668:	69bb      	ldr	r3, [r7, #24]
 800b66a:	fb02 f303 	mul.w	r3, r2, r3
 800b66e:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800b670:	697b      	ldr	r3, [r7, #20]
 800b672:	3380      	adds	r3, #128	; 0x80
 800b674:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800b67a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b67e:	4618      	mov	r0, r3
 800b680:	3720      	adds	r7, #32
 800b682:	46bd      	mov	sp, r7
 800b684:	bd80      	pop	{r7, pc}

0800b686 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800b686:	b580      	push	{r7, lr}
 800b688:	b086      	sub	sp, #24
 800b68a:	af00      	add	r7, sp, #0
 800b68c:	60f8      	str	r0, [r7, #12]
 800b68e:	60b9      	str	r1, [r7, #8]
 800b690:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b692:	2300      	movs	r3, #0
 800b694:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800b69e:	f107 0310 	add.w	r3, r7, #16
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	68b9      	ldr	r1, [r7, #8]
 800b6a6:	68f8      	ldr	r0, [r7, #12]
 800b6a8:	f7ff ffbe 	bl	800b628 <VL53L0X_get_total_xtalk_rate>
 800b6ac:	4603      	mov	r3, r0
 800b6ae:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800b6b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d105      	bne.n	800b6c4 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681a      	ldr	r2, [r3, #0]
 800b6bc:	693b      	ldr	r3, [r7, #16]
 800b6be:	441a      	add	r2, r3
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	601a      	str	r2, [r3, #0]

	return Status;
 800b6c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3718      	adds	r7, #24
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}

0800b6d0 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b09a      	sub	sp, #104	; 0x68
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	60f8      	str	r0, [r7, #12]
 800b6d8:	60b9      	str	r1, [r7, #8]
 800b6da:	607a      	str	r2, [r7, #4]
 800b6dc:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800b6de:	2312      	movs	r3, #18
 800b6e0:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800b6e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b6e6:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800b6e8:	2342      	movs	r3, #66	; 0x42
 800b6ea:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800b6ec:	2306      	movs	r3, #6
 800b6ee:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800b6f0:	2307      	movs	r3, #7
 800b6f2:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800b700:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800b708:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800b70a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b70c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b70e:	fb02 f303 	mul.w	r3, r2, r3
 800b712:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800b714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b716:	3380      	adds	r3, #128	; 0x80
 800b718:	0a1b      	lsrs	r3, r3, #8
 800b71a:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800b71c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b71e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b720:	fb02 f303 	mul.w	r3, r2, r3
 800b724:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800b726:	2300      	movs	r3, #0
 800b728:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d01b      	beq.n	800b768 <VL53L0X_calc_dmax+0x98>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	029b      	lsls	r3, r3, #10
 800b734:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800b73a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b73c:	4413      	add	r3, r2
 800b73e:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800b740:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	fbb2 f3f3 	udiv	r3, r2, r3
 800b748:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800b74a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b74c:	4613      	mov	r3, r2
 800b74e:	005b      	lsls	r3, r3, #1
 800b750:	4413      	add	r3, r2
 800b752:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800b754:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b756:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b758:	fb02 f303 	mul.w	r3, r2, r3
 800b75c:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800b75e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b760:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b764:	0c1b      	lsrs	r3, r3, #16
 800b766:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800b76c:	fb02 f303 	mul.w	r3, r2, r3
 800b770:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800b772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b774:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b778:	0c1b      	lsrs	r3, r3, #16
 800b77a:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800b77c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b77e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b780:	fb02 f303 	mul.w	r3, r2, r3
 800b784:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800b786:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b788:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b78c:	0c1b      	lsrs	r3, r3, #16
 800b78e:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800b790:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b792:	085a      	lsrs	r2, r3, #1
 800b794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b796:	441a      	add	r2, r3
 800b798:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b79a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b79e:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800b7a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b7a4:	fb02 f303 	mul.w	r3, r2, r3
 800b7a8:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800b7aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b7b0:	d302      	bcc.n	800b7b8 <VL53L0X_calc_dmax+0xe8>
		minSignalNeeded_p3 = 0xfff00000;
 800b7b2:	4b55      	ldr	r3, [pc, #340]	; (800b908 <VL53L0X_calc_dmax+0x238>)
 800b7b4:	663b      	str	r3, [r7, #96]	; 0x60
 800b7b6:	e016      	b.n	800b7e6 <VL53L0X_calc_dmax+0x116>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800b7b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b7ba:	085a      	lsrs	r2, r3, #1
 800b7bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b7be:	441a      	add	r2, r3
 800b7c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b7c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7c6:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800b7c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b7ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b7cc:	fb02 f303 	mul.w	r3, r2, r3
 800b7d0:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800b7d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b7d4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b7d8:	0c1b      	lsrs	r3, r3, #16
 800b7da:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800b7dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b7de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b7e0:	fb02 f303 	mul.w	r3, r2, r3
 800b7e4:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800b7e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b7e8:	039b      	lsls	r3, r3, #14
 800b7ea:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b7ee:	4a47      	ldr	r2, [pc, #284]	; (800b90c <VL53L0X_calc_dmax+0x23c>)
 800b7f0:	fba2 2303 	umull	r2, r3, r2, r3
 800b7f4:	099b      	lsrs	r3, r3, #6
 800b7f6:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800b7f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b7fc:	fb02 f303 	mul.w	r3, r2, r3
 800b800:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800b802:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b804:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b806:	fb02 f303 	mul.w	r3, r2, r3
 800b80a:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800b80c:	6a3b      	ldr	r3, [r7, #32]
 800b80e:	3308      	adds	r3, #8
 800b810:	091b      	lsrs	r3, r3, #4
 800b812:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800b814:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b816:	6a3b      	ldr	r3, [r7, #32]
 800b818:	1ad3      	subs	r3, r2, r3
 800b81a:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800b81c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b81e:	4613      	mov	r3, r2
 800b820:	005b      	lsls	r3, r3, #1
 800b822:	4413      	add	r3, r2
 800b824:	011b      	lsls	r3, r3, #4
 800b826:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800b828:	69fb      	ldr	r3, [r7, #28]
 800b82a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800b82e:	0b9b      	lsrs	r3, r3, #14
 800b830:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800b832:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b834:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b836:	4413      	add	r3, r2
 800b838:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800b83a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b83c:	085b      	lsrs	r3, r3, #1
 800b83e:	69ba      	ldr	r2, [r7, #24]
 800b840:	4413      	add	r3, r2
 800b842:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800b844:	69ba      	ldr	r2, [r7, #24]
 800b846:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b848:	fbb2 f3f3 	udiv	r3, r2, r3
 800b84c:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800b84e:	69bb      	ldr	r3, [r7, #24]
 800b850:	039b      	lsls	r3, r3, #14
 800b852:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800b854:	69fb      	ldr	r3, [r7, #28]
 800b856:	085b      	lsrs	r3, r3, #1
 800b858:	69ba      	ldr	r2, [r7, #24]
 800b85a:	4413      	add	r3, r2
 800b85c:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800b85e:	69ba      	ldr	r2, [r7, #24]
 800b860:	69fb      	ldr	r3, [r7, #28]
 800b862:	fbb2 f3f3 	udiv	r3, r2, r3
 800b866:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800b868:	69bb      	ldr	r3, [r7, #24]
 800b86a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b86c:	fb02 f303 	mul.w	r3, r2, r3
 800b870:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b872:	69bb      	ldr	r3, [r7, #24]
 800b874:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b878:	4a24      	ldr	r2, [pc, #144]	; (800b90c <VL53L0X_calc_dmax+0x23c>)
 800b87a:	fba2 2303 	umull	r2, r3, r2, r3
 800b87e:	099b      	lsrs	r3, r3, #6
 800b880:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800b882:	69bb      	ldr	r3, [r7, #24]
 800b884:	011b      	lsls	r3, r3, #4
 800b886:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b888:	69bb      	ldr	r3, [r7, #24]
 800b88a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800b88e:	4a1f      	ldr	r2, [pc, #124]	; (800b90c <VL53L0X_calc_dmax+0x23c>)
 800b890:	fba2 2303 	umull	r2, r3, r2, r3
 800b894:	099b      	lsrs	r3, r3, #6
 800b896:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800b898:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b89a:	3380      	adds	r3, #128	; 0x80
 800b89c:	0a1b      	lsrs	r3, r3, #8
 800b89e:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800b8a0:	697b      	ldr	r3, [r7, #20]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d008      	beq.n	800b8b8 <VL53L0X_calc_dmax+0x1e8>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800b8a6:	697b      	ldr	r3, [r7, #20]
 800b8a8:	085a      	lsrs	r2, r3, #1
 800b8aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8ac:	441a      	add	r2, r3
 800b8ae:	697b      	ldr	r3, [r7, #20]
 800b8b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8b4:	65bb      	str	r3, [r7, #88]	; 0x58
 800b8b6:	e001      	b.n	800b8bc <VL53L0X_calc_dmax+0x1ec>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800b8b8:	2300      	movs	r3, #0
 800b8ba:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800b8bc:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b8be:	f7fe f9b5 	bl	8009c2c <VL53L0X_isqrt>
 800b8c2:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800b8c4:	69bb      	ldr	r3, [r7, #24]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d008      	beq.n	800b8dc <VL53L0X_calc_dmax+0x20c>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800b8ca:	69bb      	ldr	r3, [r7, #24]
 800b8cc:	085a      	lsrs	r2, r3, #1
 800b8ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8d0:	441a      	add	r2, r3
 800b8d2:	69bb      	ldr	r3, [r7, #24]
 800b8d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b8da:	e001      	b.n	800b8e0 <VL53L0X_calc_dmax+0x210>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800b8dc:	2300      	movs	r3, #0
 800b8de:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800b8e0:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800b8e2:	f7fe f9a3 	bl	8009c2c <VL53L0X_isqrt>
 800b8e6:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800b8e8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b8ea:	693a      	ldr	r2, [r7, #16]
 800b8ec:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800b8ee:	693a      	ldr	r2, [r7, #16]
 800b8f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b8f2:	429a      	cmp	r2, r3
 800b8f4:	d902      	bls.n	800b8fc <VL53L0X_calc_dmax+0x22c>
		*pdmax_mm = dmaxAmbient;
 800b8f6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b8f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b8fa:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800b8fc:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800b900:	4618      	mov	r0, r3
 800b902:	3768      	adds	r7, #104	; 0x68
 800b904:	46bd      	mov	sp, r7
 800b906:	bd80      	pop	{r7, pc}
 800b908:	fff00000 	.word	0xfff00000
 800b90c:	10624dd3 	.word	0x10624dd3

0800b910 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b0b4      	sub	sp, #208	; 0xd0
 800b914:	af04      	add	r7, sp, #16
 800b916:	60f8      	str	r0, [r7, #12]
 800b918:	60b9      	str	r1, [r7, #8]
 800b91a:	607a      	str	r2, [r7, #4]
 800b91c:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800b91e:	f44f 7348 	mov.w	r3, #800	; 0x320
 800b922:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800b926:	f44f 7316 	mov.w	r3, #600	; 0x258
 800b92a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800b92e:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800b932:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800b936:	f241 235c 	movw	r3, #4700	; 0x125c
 800b93a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800b93e:	4b9e      	ldr	r3, [pc, #632]	; (800bbb8 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800b940:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800b944:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800b948:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800b94a:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800b94e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b952:	fbb2 f3f3 	udiv	r3, r2, r3
 800b956:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800b958:	4b98      	ldr	r3, [pc, #608]	; (800bbbc <VL53L0X_calc_sigma_estimate+0x2ac>)
 800b95a:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800b95c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b960:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800b962:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800b966:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800b968:	f240 6377 	movw	r3, #1655	; 0x677
 800b96c:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b96e:	2300      	movs	r3, #0
 800b970:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	6a1b      	ldr	r3, [r3, #32]
 800b978:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800b97a:	68bb      	ldr	r3, [r7, #8]
 800b97c:	691b      	ldr	r3, [r3, #16]
 800b97e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b982:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800b986:	0c1b      	lsrs	r3, r3, #16
 800b988:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	68db      	ldr	r3, [r3, #12]
 800b98e:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800b990:	f107 0310 	add.w	r3, r7, #16
 800b994:	461a      	mov	r2, r3
 800b996:	68b9      	ldr	r1, [r7, #8]
 800b998:	68f8      	ldr	r0, [r7, #12]
 800b99a:	f7ff fe74 	bl	800b686 <VL53L0X_get_total_signal_rate>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800b9a4:	f107 0314 	add.w	r3, r7, #20
 800b9a8:	461a      	mov	r2, r3
 800b9aa:	68b9      	ldr	r1, [r7, #8]
 800b9ac:	68f8      	ldr	r0, [r7, #12]
 800b9ae:	f7ff fe3b 	bl	800b628 <VL53L0X_get_total_xtalk_rate>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b9be:	fb02 f303 	mul.w	r3, r2, r3
 800b9c2:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800b9c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b9c6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800b9ca:	0c1b      	lsrs	r3, r3, #16
 800b9cc:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800b9ce:	697b      	ldr	r3, [r7, #20]
 800b9d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b9d4:	fb02 f303 	mul.w	r3, r2, r3
 800b9d8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800b9dc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800b9e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b9e2:	429a      	cmp	r2, r3
 800b9e4:	d902      	bls.n	800b9ec <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800b9e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b9e8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800b9ec:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d168      	bne.n	800bac6 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800b9fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800ba04:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800ba08:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800ba12:	68f8      	ldr	r0, [r7, #12]
 800ba14:	f7fe feae 	bl	800a774 <VL53L0X_calc_timeout_mclks>
 800ba18:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800ba20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800ba2a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800ba2e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800ba32:	461a      	mov	r2, r3
 800ba34:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800ba38:	68f8      	ldr	r0, [r7, #12]
 800ba3a:	f7fe fe9b 	bl	800a774 <VL53L0X_calc_timeout_mclks>
 800ba3e:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800ba40:	2303      	movs	r3, #3
 800ba42:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800ba46:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800ba4a:	2b08      	cmp	r3, #8
 800ba4c:	d102      	bne.n	800ba54 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800ba4e:	2302      	movs	r3, #2
 800ba50:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800ba54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ba56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ba58:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800ba5a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800ba5e:	fb02 f303 	mul.w	r3, r2, r3
 800ba62:	02db      	lsls	r3, r3, #11
 800ba64:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800ba68:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ba6c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800ba70:	4a53      	ldr	r2, [pc, #332]	; (800bbc0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800ba72:	fba2 2303 	umull	r2, r3, r2, r3
 800ba76:	099b      	lsrs	r3, r3, #6
 800ba78:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800ba7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ba80:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ba82:	fb02 f303 	mul.w	r3, r2, r3
 800ba86:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800ba8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ba8e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800ba92:	4a4b      	ldr	r2, [pc, #300]	; (800bbc0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800ba94:	fba2 2303 	umull	r2, r3, r2, r3
 800ba98:	099b      	lsrs	r3, r3, #6
 800ba9a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800ba9e:	693b      	ldr	r3, [r7, #16]
 800baa0:	3380      	adds	r3, #128	; 0x80
 800baa2:	0a1b      	lsrs	r3, r3, #8
 800baa4:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800baa6:	693a      	ldr	r2, [r7, #16]
 800baa8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800baac:	fb02 f303 	mul.w	r3, r2, r3
 800bab0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800bab4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800bab8:	3380      	adds	r3, #128	; 0x80
 800baba:	0a1b      	lsrs	r3, r3, #8
 800babc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	021b      	lsls	r3, r3, #8
 800bac4:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800bac6:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d002      	beq.n	800bad4 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800bace:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800bad2:	e165      	b.n	800bda0 <VL53L0X_calc_sigma_estimate+0x490>
	}

	if (peakSignalRate_kcps == 0) {
 800bad4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d10c      	bne.n	800baf4 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800bae0:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800bae8:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	2200      	movs	r2, #0
 800baf0:	601a      	str	r2, [r3, #0]
 800baf2:	e153      	b.n	800bd9c <VL53L0X_calc_sigma_estimate+0x48c>
	} else {
		if (vcselTotalEventsRtn < 1)
 800baf4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d102      	bne.n	800bb02 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800bafc:	2301      	movs	r3, #1
 800bafe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800bb02:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800bb06:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800bb08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bb0a:	041a      	lsls	r2, r3, #16
 800bb0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb0e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800bb16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800bb1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bb1c:	429a      	cmp	r2, r3
 800bb1e:	d902      	bls.n	800bb26 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800bb20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bb22:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800bb26:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800bb2a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800bb2e:	fb02 f303 	mul.w	r3, r2, r3
 800bb32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800bb36:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800bb3a:	4613      	mov	r3, r2
 800bb3c:	005b      	lsls	r3, r3, #1
 800bb3e:	4413      	add	r3, r2
 800bb40:	009b      	lsls	r3, r3, #2
 800bb42:	4618      	mov	r0, r3
 800bb44:	f7fe f872 	bl	8009c2c <VL53L0X_isqrt>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	005b      	lsls	r3, r3, #1
 800bb4c:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800bb4e:	68bb      	ldr	r3, [r7, #8]
 800bb50:	891b      	ldrh	r3, [r3, #8]
 800bb52:	461a      	mov	r2, r3
 800bb54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bb56:	fb02 f303 	mul.w	r3, r2, r3
 800bb5a:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800bb5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb5e:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800bb60:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800bb64:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800bb66:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800bb68:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800bb6c:	4a14      	ldr	r2, [pc, #80]	; (800bbc0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800bb6e:	fba2 2303 	umull	r2, r3, r2, r3
 800bb72:	099b      	lsrs	r3, r3, #6
 800bb74:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800bb76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb78:	041b      	lsls	r3, r3, #16
 800bb7a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800bb7e:	4a10      	ldr	r2, [pc, #64]	; (800bbc0 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800bb80:	fba2 2303 	umull	r2, r3, r2, r3
 800bb84:	099b      	lsrs	r3, r3, #6
 800bb86:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800bb88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb8a:	021b      	lsls	r3, r3, #8
 800bb8c:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800bb8e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800bb90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb92:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	bfb8      	it	lt
 800bb9a:	425b      	neglt	r3, r3
 800bb9c:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800bb9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bba0:	021b      	lsls	r3, r3, #8
 800bba2:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800bba4:	68bb      	ldr	r3, [r7, #8]
 800bba6:	7e1b      	ldrb	r3, [r3, #24]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d00b      	beq.n	800bbc4 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800bbac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800bbb0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bbb4:	e035      	b.n	800bc22 <VL53L0X_calc_sigma_estimate+0x312>
 800bbb6:	bf00      	nop
 800bbb8:	028f87ae 	.word	0x028f87ae
 800bbbc:	0006999a 	.word	0x0006999a
 800bbc0:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800bbc4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bbc6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bbca:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800bbd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbd4:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800bbd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bbdc:	fb02 f303 	mul.w	r3, r2, r3
 800bbe0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800bbe4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800bbe8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bbea:	4413      	add	r3, r2
 800bbec:	0c1b      	lsrs	r3, r3, #16
 800bbee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800bbf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bbf6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800bbfa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800bbfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bc02:	085b      	lsrs	r3, r3, #1
 800bc04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800bc08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bc0c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800bc10:	fb02 f303 	mul.w	r3, r2, r3
 800bc14:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800bc18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bc1c:	0b9b      	lsrs	r3, r3, #14
 800bc1e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800bc22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bc26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bc28:	fb02 f303 	mul.w	r3, r2, r3
 800bc2c:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800bc2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc30:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800bc34:	0c1b      	lsrs	r3, r3, #16
 800bc36:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800bc38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bc3c:	fb02 f303 	mul.w	r3, r2, r3
 800bc40:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800bc42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800bc46:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800bc48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc4a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800bc4e:	0c1b      	lsrs	r3, r3, #16
 800bc50:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800bc52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bc56:	fb02 f303 	mul.w	r3, r2, r3
 800bc5a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800bc5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bc5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc60:	4413      	add	r3, r2
 800bc62:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800bc64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bc66:	f7fd ffe1 	bl	8009c2c <VL53L0X_isqrt>
 800bc6a:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800bc6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc6e:	041b      	lsls	r3, r3, #16
 800bc70:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800bc72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc74:	3332      	adds	r3, #50	; 0x32
 800bc76:	4a4c      	ldr	r2, [pc, #304]	; (800bda8 <VL53L0X_calc_sigma_estimate+0x498>)
 800bc78:	fba2 2303 	umull	r2, r3, r2, r3
 800bc7c:	095a      	lsrs	r2, r3, #5
 800bc7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bc80:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc84:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800bc88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bc8c:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800bc90:	fb02 f303 	mul.w	r3, r2, r3
 800bc94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800bc98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bc9c:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800bca0:	3308      	adds	r3, #8
 800bca2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800bca6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bcaa:	4a40      	ldr	r2, [pc, #256]	; (800bdac <VL53L0X_calc_sigma_estimate+0x49c>)
 800bcac:	fba2 2303 	umull	r2, r3, r2, r3
 800bcb0:	0b5b      	lsrs	r3, r3, #13
 800bcb2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800bcb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800bcba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bcbc:	429a      	cmp	r2, r3
 800bcbe:	d902      	bls.n	800bcc6 <VL53L0X_calc_sigma_estimate+0x3b6>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800bcc0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bcc2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800bcc6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800bcca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800bcce:	4413      	add	r3, r2
 800bcd0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800bcd4:	4a36      	ldr	r2, [pc, #216]	; (800bdb0 <VL53L0X_calc_sigma_estimate+0x4a0>)
 800bcd6:	fba2 2303 	umull	r2, r3, r2, r3
 800bcda:	099b      	lsrs	r3, r3, #6
 800bcdc:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800bcde:	6a3b      	ldr	r3, [r7, #32]
 800bce0:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800bce2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bce6:	441a      	add	r2, r3
 800bce8:	6a3b      	ldr	r3, [r7, #32]
 800bcea:	fbb2 f3f3 	udiv	r3, r2, r3
		sigmaEstRef =
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f7fd ff9c 	bl	8009c2c <VL53L0X_isqrt>
 800bcf4:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800bcf6:	69fb      	ldr	r3, [r7, #28]
 800bcf8:	021b      	lsls	r3, r3, #8
 800bcfa:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800bcfc:	69fb      	ldr	r3, [r7, #28]
 800bcfe:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800bd02:	4a2b      	ldr	r2, [pc, #172]	; (800bdb0 <VL53L0X_calc_sigma_estimate+0x4a0>)
 800bd04:	fba2 2303 	umull	r2, r3, r2, r3
 800bd08:	099b      	lsrs	r3, r3, #6
 800bd0a:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800bd0c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800bd10:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800bd14:	fb02 f303 	mul.w	r3, r2, r3
 800bd18:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800bd1a:	69fb      	ldr	r3, [r7, #28]
 800bd1c:	69fa      	ldr	r2, [r7, #28]
 800bd1e:	fb02 f303 	mul.w	r3, r2, r3
 800bd22:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800bd24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd28:	4413      	add	r3, r2
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	f7fd ff7e 	bl	8009c2c <VL53L0X_isqrt>
 800bd30:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800bd32:	69bb      	ldr	r3, [r7, #24]
 800bd34:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bd38:	fb02 f303 	mul.w	r3, r2, r3
 800bd3c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800bd40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d009      	beq.n	800bd5a <VL53L0X_calc_sigma_estimate+0x44a>
 800bd46:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d005      	beq.n	800bd5a <VL53L0X_calc_sigma_estimate+0x44a>
 800bd4e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800bd52:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bd56:	429a      	cmp	r2, r3
 800bd58:	d903      	bls.n	800bd62 <VL53L0X_calc_sigma_estimate+0x452>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800bd5a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bd5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800bd68:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681a      	ldr	r2, [r3, #0]
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800bd74:	6939      	ldr	r1, [r7, #16]
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	9303      	str	r3, [sp, #12]
 800bd7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800bd7e:	9302      	str	r3, [sp, #8]
 800bd80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800bd84:	9301      	str	r3, [sp, #4]
 800bd86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bd88:	9300      	str	r3, [sp, #0]
 800bd8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bd8e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800bd90:	68f8      	ldr	r0, [r7, #12]
 800bd92:	f7ff fc9d 	bl	800b6d0 <VL53L0X_calc_dmax>
 800bd96:	4603      	mov	r3, r0
 800bd98:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bd9c:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800bda0:	4618      	mov	r0, r3
 800bda2:	37c0      	adds	r7, #192	; 0xc0
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}
 800bda8:	51eb851f 	.word	0x51eb851f
 800bdac:	d1b71759 	.word	0xd1b71759
 800bdb0:	10624dd3 	.word	0x10624dd3

0800bdb4 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b090      	sub	sp, #64	; 0x40
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	60f8      	str	r0, [r7, #12]
 800bdbc:	607a      	str	r2, [r7, #4]
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	460b      	mov	r3, r1
 800bdc2:	72fb      	strb	r3, [r7, #11]
 800bdc4:	4613      	mov	r3, r2
 800bdc6:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bdc8:	2300      	movs	r3, #0
 800bdca:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800bdce:	2300      	movs	r3, #0
 800bdd0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800bdda:	2300      	movs	r3, #0
 800bddc:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800bde0:	2300      	movs	r3, #0
 800bde2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800bde6:	2300      	movs	r3, #0
 800bde8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800bdec:	2300      	movs	r3, #0
 800bdee:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800bdfe:	2300      	movs	r3, #0
 800be00:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800be02:	2300      	movs	r3, #0
 800be04:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800be06:	7afb      	ldrb	r3, [r7, #11]
 800be08:	10db      	asrs	r3, r3, #3
 800be0a:	b2db      	uxtb	r3, r3
 800be0c:	f003 030f 	and.w	r3, r3, #15
 800be10:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800be14:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d017      	beq.n	800be4c <VL53L0X_get_pal_range_status+0x98>
 800be1c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800be20:	2b05      	cmp	r3, #5
 800be22:	d013      	beq.n	800be4c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800be24:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800be28:	2b07      	cmp	r3, #7
 800be2a:	d00f      	beq.n	800be4c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800be2c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800be30:	2b0c      	cmp	r3, #12
 800be32:	d00b      	beq.n	800be4c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800be34:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800be38:	2b0d      	cmp	r3, #13
 800be3a:	d007      	beq.n	800be4c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800be3c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800be40:	2b0e      	cmp	r3, #14
 800be42:	d003      	beq.n	800be4c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800be44:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800be48:	2b0f      	cmp	r3, #15
 800be4a:	d103      	bne.n	800be54 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800be4c:	2301      	movs	r3, #1
 800be4e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800be52:	e002      	b.n	800be5a <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800be54:	2300      	movs	r3, #0
 800be56:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800be5a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d109      	bne.n	800be76 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800be62:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800be66:	461a      	mov	r2, r3
 800be68:	2100      	movs	r1, #0
 800be6a:	68f8      	ldr	r0, [r7, #12]
 800be6c:	f7fc f9e2 	bl	8008234 <VL53L0X_GetLimitCheckEnable>
 800be70:	4603      	mov	r3, r0
 800be72:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800be76:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d02e      	beq.n	800bedc <VL53L0X_get_pal_range_status+0x128>
 800be7e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800be82:	2b00      	cmp	r3, #0
 800be84:	d12a      	bne.n	800bedc <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800be86:	f107 0310 	add.w	r3, r7, #16
 800be8a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800be8e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800be90:	68f8      	ldr	r0, [r7, #12]
 800be92:	f7ff fd3d 	bl	800b910 <VL53L0X_calc_sigma_estimate>
 800be96:	4603      	mov	r3, r0
 800be98:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800be9c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d103      	bne.n	800beac <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800bea4:	693b      	ldr	r3, [r7, #16]
 800bea6:	b29a      	uxth	r2, r3
 800bea8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800beaa:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800beac:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d113      	bne.n	800bedc <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800beb4:	f107 0320 	add.w	r3, r7, #32
 800beb8:	461a      	mov	r2, r3
 800beba:	2100      	movs	r1, #0
 800bebc:	68f8      	ldr	r0, [r7, #12]
 800bebe:	f7fc fa3f 	bl	8008340 <VL53L0X_GetLimitCheckValue>
 800bec2:	4603      	mov	r3, r0
 800bec4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800bec8:	6a3b      	ldr	r3, [r7, #32]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d006      	beq.n	800bedc <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800bece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bed0:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800bed2:	429a      	cmp	r2, r3
 800bed4:	d902      	bls.n	800bedc <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800bed6:	2301      	movs	r3, #1
 800bed8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800bedc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d109      	bne.n	800bef8 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800bee4:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800bee8:	461a      	mov	r2, r3
 800beea:	2102      	movs	r1, #2
 800beec:	68f8      	ldr	r0, [r7, #12]
 800beee:	f7fc f9a1 	bl	8008234 <VL53L0X_GetLimitCheckEnable>
 800bef2:	4603      	mov	r3, r0
 800bef4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800bef8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800befc:	2b00      	cmp	r3, #0
 800befe:	d044      	beq.n	800bf8a <VL53L0X_get_pal_range_status+0x1d6>
 800bf00:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d140      	bne.n	800bf8a <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800bf08:	f107 031c 	add.w	r3, r7, #28
 800bf0c:	461a      	mov	r2, r3
 800bf0e:	2102      	movs	r1, #2
 800bf10:	68f8      	ldr	r0, [r7, #12]
 800bf12:	f7fc fa15 	bl	8008340 <VL53L0X_GetLimitCheckValue>
 800bf16:	4603      	mov	r3, r0
 800bf18:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800bf1c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d107      	bne.n	800bf34 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bf24:	2201      	movs	r2, #1
 800bf26:	21ff      	movs	r1, #255	; 0xff
 800bf28:	68f8      	ldr	r0, [r7, #12]
 800bf2a:	f000 f9bb 	bl	800c2a4 <VL53L0X_WrByte>
 800bf2e:	4603      	mov	r3, r0
 800bf30:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800bf34:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d109      	bne.n	800bf50 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800bf3c:	f107 0316 	add.w	r3, r7, #22
 800bf40:	461a      	mov	r2, r3
 800bf42:	21b6      	movs	r1, #182	; 0xb6
 800bf44:	68f8      	ldr	r0, [r7, #12]
 800bf46:	f000 fa59 	bl	800c3fc <VL53L0X_RdWord>
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800bf50:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d107      	bne.n	800bf68 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bf58:	2200      	movs	r2, #0
 800bf5a:	21ff      	movs	r1, #255	; 0xff
 800bf5c:	68f8      	ldr	r0, [r7, #12]
 800bf5e:	f000 f9a1 	bl	800c2a4 <VL53L0X_WrByte>
 800bf62:	4603      	mov	r3, r0
 800bf64:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800bf68:	8afb      	ldrh	r3, [r7, #22]
 800bf6a:	025b      	lsls	r3, r3, #9
 800bf6c:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bf72:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800bf76:	69fb      	ldr	r3, [r7, #28]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d006      	beq.n	800bf8a <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800bf7c:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800bf7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bf80:	429a      	cmp	r2, r3
 800bf82:	d902      	bls.n	800bf8a <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800bf84:	2301      	movs	r3, #1
 800bf86:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800bf8a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d109      	bne.n	800bfa6 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800bf92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bf96:	461a      	mov	r2, r3
 800bf98:	2103      	movs	r1, #3
 800bf9a:	68f8      	ldr	r0, [r7, #12]
 800bf9c:	f7fc f94a 	bl	8008234 <VL53L0X_GetLimitCheckEnable>
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800bfa6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d023      	beq.n	800bff6 <VL53L0X_get_pal_range_status+0x242>
 800bfae:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d11f      	bne.n	800bff6 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800bfb6:	893b      	ldrh	r3, [r7, #8]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d102      	bne.n	800bfc2 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	637b      	str	r3, [r7, #52]	; 0x34
 800bfc0:	e005      	b.n	800bfce <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	021a      	lsls	r2, r3, #8
 800bfc6:	893b      	ldrh	r3, [r7, #8]
 800bfc8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfcc:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800bfce:	f107 0318 	add.w	r3, r7, #24
 800bfd2:	461a      	mov	r2, r3
 800bfd4:	2103      	movs	r1, #3
 800bfd6:	68f8      	ldr	r0, [r7, #12]
 800bfd8:	f7fc f9b2 	bl	8008340 <VL53L0X_GetLimitCheckValue>
 800bfdc:	4603      	mov	r3, r0
 800bfde:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800bfe2:	69bb      	ldr	r3, [r7, #24]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d006      	beq.n	800bff6 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800bfe8:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800bfea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bfec:	429a      	cmp	r2, r3
 800bfee:	d202      	bcs.n	800bff6 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800bff0:	2301      	movs	r3, #1
 800bff2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bff6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d14a      	bne.n	800c094 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800bffe:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800c002:	2b01      	cmp	r3, #1
 800c004:	d103      	bne.n	800c00e <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800c006:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c008:	22ff      	movs	r2, #255	; 0xff
 800c00a:	701a      	strb	r2, [r3, #0]
 800c00c:	e042      	b.n	800c094 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800c00e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c012:	2b01      	cmp	r3, #1
 800c014:	d007      	beq.n	800c026 <VL53L0X_get_pal_range_status+0x272>
 800c016:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c01a:	2b02      	cmp	r3, #2
 800c01c:	d003      	beq.n	800c026 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800c01e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c022:	2b03      	cmp	r3, #3
 800c024:	d103      	bne.n	800c02e <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800c026:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c028:	2205      	movs	r2, #5
 800c02a:	701a      	strb	r2, [r3, #0]
 800c02c:	e032      	b.n	800c094 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800c02e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c032:	2b06      	cmp	r3, #6
 800c034:	d003      	beq.n	800c03e <VL53L0X_get_pal_range_status+0x28a>
 800c036:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c03a:	2b09      	cmp	r3, #9
 800c03c:	d103      	bne.n	800c046 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800c03e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c040:	2204      	movs	r2, #4
 800c042:	701a      	strb	r2, [r3, #0]
 800c044:	e026      	b.n	800c094 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800c046:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c04a:	2b08      	cmp	r3, #8
 800c04c:	d007      	beq.n	800c05e <VL53L0X_get_pal_range_status+0x2aa>
 800c04e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c052:	2b0a      	cmp	r3, #10
 800c054:	d003      	beq.n	800c05e <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800c056:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c05a:	2b01      	cmp	r3, #1
 800c05c:	d103      	bne.n	800c066 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800c05e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c060:	2203      	movs	r2, #3
 800c062:	701a      	strb	r2, [r3, #0]
 800c064:	e016      	b.n	800c094 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800c066:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c06a:	2b04      	cmp	r3, #4
 800c06c:	d003      	beq.n	800c076 <VL53L0X_get_pal_range_status+0x2c2>
 800c06e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800c072:	2b01      	cmp	r3, #1
 800c074:	d103      	bne.n	800c07e <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800c076:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c078:	2202      	movs	r2, #2
 800c07a:	701a      	strb	r2, [r3, #0]
 800c07c:	e00a      	b.n	800c094 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800c07e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800c082:	2b01      	cmp	r3, #1
 800c084:	d103      	bne.n	800c08e <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800c086:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c088:	2201      	movs	r2, #1
 800c08a:	701a      	strb	r2, [r3, #0]
 800c08c:	e002      	b.n	800c094 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800c08e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c090:	2200      	movs	r2, #0
 800c092:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800c094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c096:	781b      	ldrb	r3, [r3, #0]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d102      	bne.n	800c0a2 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800c09c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c09e:	2200      	movs	r2, #0
 800c0a0:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800c0a2:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800c0a6:	461a      	mov	r2, r3
 800c0a8:	2101      	movs	r1, #1
 800c0aa:	68f8      	ldr	r0, [r7, #12]
 800c0ac:	f7fc f8c2 	bl	8008234 <VL53L0X_GetLimitCheckEnable>
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800c0b6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d14f      	bne.n	800c15e <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800c0be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d003      	beq.n	800c0ce <VL53L0X_get_pal_range_status+0x31a>
 800c0c6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800c0ca:	2b01      	cmp	r3, #1
 800c0cc:	d103      	bne.n	800c0d6 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800c0d4:	e002      	b.n	800c0dc <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800c0e2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800c0e6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c0ea:	2b04      	cmp	r3, #4
 800c0ec:	d003      	beq.n	800c0f6 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800c0ee:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d103      	bne.n	800c0fe <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800c0fc:	e002      	b.n	800c104 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800c0fe:	2300      	movs	r3, #0
 800c100:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800c10a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800c10e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800c112:	2b00      	cmp	r3, #0
 800c114:	d003      	beq.n	800c11e <VL53L0X_get_pal_range_status+0x36a>
 800c116:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c11a:	2b01      	cmp	r3, #1
 800c11c:	d103      	bne.n	800c126 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800c11e:	2301      	movs	r3, #1
 800c120:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800c124:	e002      	b.n	800c12c <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800c126:	2300      	movs	r3, #0
 800c128:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800c132:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800c136:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d003      	beq.n	800c146 <VL53L0X_get_pal_range_status+0x392>
 800c13e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800c142:	2b01      	cmp	r3, #1
 800c144:	d103      	bne.n	800c14e <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800c146:	2301      	movs	r3, #1
 800c148:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800c14c:	e002      	b.n	800c154 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800c14e:	2300      	movs	r3, #0
 800c150:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800c15a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c15e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800c162:	4618      	mov	r0, r3
 800c164:	3740      	adds	r7, #64	; 0x40
 800c166:	46bd      	mov	sp, r7
 800c168:	bd80      	pop	{r7, pc}

0800c16a <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800c16a:	b580      	push	{r7, lr}
 800c16c:	b088      	sub	sp, #32
 800c16e:	af02      	add	r7, sp, #8
 800c170:	60f8      	str	r0, [r7, #12]
 800c172:	60b9      	str	r1, [r7, #8]
 800c174:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	330a      	adds	r3, #10
 800c17a:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800c188:	b299      	uxth	r1, r3
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	b29a      	uxth	r2, r3
 800c18e:	697b      	ldr	r3, [r7, #20]
 800c190:	9300      	str	r3, [sp, #0]
 800c192:	4613      	mov	r3, r2
 800c194:	68ba      	ldr	r2, [r7, #8]
 800c196:	f7f7 fbd7 	bl	8003948 <HAL_I2C_Master_Transmit>
 800c19a:	4603      	mov	r3, r0
 800c19c:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800c19e:	693b      	ldr	r3, [r7, #16]
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	3718      	adds	r7, #24
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}

0800c1a8 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b088      	sub	sp, #32
 800c1ac:	af02      	add	r7, sp, #8
 800c1ae:	60f8      	str	r0, [r7, #12]
 800c1b0:	60b9      	str	r1, [r7, #8]
 800c1b2:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	330a      	adds	r3, #10
 800c1b8:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800c1c6:	f043 0301 	orr.w	r3, r3, #1
 800c1ca:	b2db      	uxtb	r3, r3
 800c1cc:	b299      	uxth	r1, r3
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	b29a      	uxth	r2, r3
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	9300      	str	r3, [sp, #0]
 800c1d6:	4613      	mov	r3, r2
 800c1d8:	68ba      	ldr	r2, [r7, #8]
 800c1da:	f7f7 fca9 	bl	8003b30 <HAL_I2C_Master_Receive>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800c1e2:	693b      	ldr	r3, [r7, #16]
}
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	3718      	adds	r7, #24
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	bd80      	pop	{r7, pc}

0800c1ec <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800c1ec:	b580      	push	{r7, lr}
 800c1ee:	b086      	sub	sp, #24
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	60f8      	str	r0, [r7, #12]
 800c1f4:	607a      	str	r2, [r7, #4]
 800c1f6:	603b      	str	r3, [r7, #0]
 800c1f8:	460b      	mov	r3, r1
 800c1fa:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	2b3f      	cmp	r3, #63	; 0x3f
 800c204:	d902      	bls.n	800c20c <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800c206:	f06f 0303 	mvn.w	r3, #3
 800c20a:	e016      	b.n	800c23a <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800c20c:	4a0d      	ldr	r2, [pc, #52]	; (800c244 <VL53L0X_WriteMulti+0x58>)
 800c20e:	7afb      	ldrb	r3, [r7, #11]
 800c210:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800c212:	683a      	ldr	r2, [r7, #0]
 800c214:	6879      	ldr	r1, [r7, #4]
 800c216:	480c      	ldr	r0, [pc, #48]	; (800c248 <VL53L0X_WriteMulti+0x5c>)
 800c218:	f000 f99e 	bl	800c558 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800c21c:	683b      	ldr	r3, [r7, #0]
 800c21e:	3301      	adds	r3, #1
 800c220:	461a      	mov	r2, r3
 800c222:	4908      	ldr	r1, [pc, #32]	; (800c244 <VL53L0X_WriteMulti+0x58>)
 800c224:	68f8      	ldr	r0, [r7, #12]
 800c226:	f7ff ffa0 	bl	800c16a <_I2CWrite>
 800c22a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c22c:	693b      	ldr	r3, [r7, #16]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d001      	beq.n	800c236 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c232:	23ec      	movs	r3, #236	; 0xec
 800c234:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800c236:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c23a:	4618      	mov	r0, r3
 800c23c:	3718      	adds	r7, #24
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}
 800c242:	bf00      	nop
 800c244:	20000944 	.word	0x20000944
 800c248:	20000945 	.word	0x20000945

0800c24c <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b086      	sub	sp, #24
 800c250:	af00      	add	r7, sp, #0
 800c252:	60f8      	str	r0, [r7, #12]
 800c254:	607a      	str	r2, [r7, #4]
 800c256:	603b      	str	r3, [r7, #0]
 800c258:	460b      	mov	r3, r1
 800c25a:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c25c:	2300      	movs	r3, #0
 800c25e:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800c260:	f107 030b 	add.w	r3, r7, #11
 800c264:	2201      	movs	r2, #1
 800c266:	4619      	mov	r1, r3
 800c268:	68f8      	ldr	r0, [r7, #12]
 800c26a:	f7ff ff7e 	bl	800c16a <_I2CWrite>
 800c26e:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c270:	693b      	ldr	r3, [r7, #16]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d002      	beq.n	800c27c <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c276:	23ec      	movs	r3, #236	; 0xec
 800c278:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c27a:	e00c      	b.n	800c296 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800c27c:	683a      	ldr	r2, [r7, #0]
 800c27e:	6879      	ldr	r1, [r7, #4]
 800c280:	68f8      	ldr	r0, [r7, #12]
 800c282:	f7ff ff91 	bl	800c1a8 <_I2CRead>
 800c286:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c288:	693b      	ldr	r3, [r7, #16]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d002      	beq.n	800c294 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c28e:	23ec      	movs	r3, #236	; 0xec
 800c290:	75fb      	strb	r3, [r7, #23]
 800c292:	e000      	b.n	800c296 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800c294:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800c296:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c29a:	4618      	mov	r0, r3
 800c29c:	3718      	adds	r7, #24
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	bd80      	pop	{r7, pc}
	...

0800c2a4 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b084      	sub	sp, #16
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]
 800c2ac:	460b      	mov	r3, r1
 800c2ae:	70fb      	strb	r3, [r7, #3]
 800c2b0:	4613      	mov	r3, r2
 800c2b2:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800c2b8:	4a0b      	ldr	r2, [pc, #44]	; (800c2e8 <VL53L0X_WrByte+0x44>)
 800c2ba:	78fb      	ldrb	r3, [r7, #3]
 800c2bc:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800c2be:	4a0a      	ldr	r2, [pc, #40]	; (800c2e8 <VL53L0X_WrByte+0x44>)
 800c2c0:	78bb      	ldrb	r3, [r7, #2]
 800c2c2:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800c2c4:	2202      	movs	r2, #2
 800c2c6:	4908      	ldr	r1, [pc, #32]	; (800c2e8 <VL53L0X_WrByte+0x44>)
 800c2c8:	6878      	ldr	r0, [r7, #4]
 800c2ca:	f7ff ff4e 	bl	800c16a <_I2CWrite>
 800c2ce:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800c2d0:	68bb      	ldr	r3, [r7, #8]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d001      	beq.n	800c2da <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c2d6:	23ec      	movs	r3, #236	; 0xec
 800c2d8:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800c2da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c2de:	4618      	mov	r0, r3
 800c2e0:	3710      	adds	r7, #16
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bd80      	pop	{r7, pc}
 800c2e6:	bf00      	nop
 800c2e8:	20000944 	.word	0x20000944

0800c2ec <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b084      	sub	sp, #16
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
 800c2f4:	460b      	mov	r3, r1
 800c2f6:	70fb      	strb	r3, [r7, #3]
 800c2f8:	4613      	mov	r3, r2
 800c2fa:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800c300:	4a0e      	ldr	r2, [pc, #56]	; (800c33c <VL53L0X_WrWord+0x50>)
 800c302:	78fb      	ldrb	r3, [r7, #3]
 800c304:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800c306:	883b      	ldrh	r3, [r7, #0]
 800c308:	0a1b      	lsrs	r3, r3, #8
 800c30a:	b29b      	uxth	r3, r3
 800c30c:	b2da      	uxtb	r2, r3
 800c30e:	4b0b      	ldr	r3, [pc, #44]	; (800c33c <VL53L0X_WrWord+0x50>)
 800c310:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800c312:	883b      	ldrh	r3, [r7, #0]
 800c314:	b2da      	uxtb	r2, r3
 800c316:	4b09      	ldr	r3, [pc, #36]	; (800c33c <VL53L0X_WrWord+0x50>)
 800c318:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800c31a:	2203      	movs	r2, #3
 800c31c:	4907      	ldr	r1, [pc, #28]	; (800c33c <VL53L0X_WrWord+0x50>)
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f7ff ff23 	bl	800c16a <_I2CWrite>
 800c324:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d001      	beq.n	800c330 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c32c:	23ec      	movs	r3, #236	; 0xec
 800c32e:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800c330:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c334:	4618      	mov	r0, r3
 800c336:	3710      	adds	r7, #16
 800c338:	46bd      	mov	sp, r7
 800c33a:	bd80      	pop	{r7, pc}
 800c33c:	20000944 	.word	0x20000944

0800c340 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800c340:	b580      	push	{r7, lr}
 800c342:	b084      	sub	sp, #16
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
 800c348:	4608      	mov	r0, r1
 800c34a:	4611      	mov	r1, r2
 800c34c:	461a      	mov	r2, r3
 800c34e:	4603      	mov	r3, r0
 800c350:	70fb      	strb	r3, [r7, #3]
 800c352:	460b      	mov	r3, r1
 800c354:	70bb      	strb	r3, [r7, #2]
 800c356:	4613      	mov	r3, r2
 800c358:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c35a:	2300      	movs	r3, #0
 800c35c:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800c35e:	f107 020e 	add.w	r2, r7, #14
 800c362:	78fb      	ldrb	r3, [r7, #3]
 800c364:	4619      	mov	r1, r3
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f000 f81e 	bl	800c3a8 <VL53L0X_RdByte>
 800c36c:	4603      	mov	r3, r0
 800c36e:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800c370:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d110      	bne.n	800c39a <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800c378:	7bba      	ldrb	r2, [r7, #14]
 800c37a:	78bb      	ldrb	r3, [r7, #2]
 800c37c:	4013      	ands	r3, r2
 800c37e:	b2da      	uxtb	r2, r3
 800c380:	787b      	ldrb	r3, [r7, #1]
 800c382:	4313      	orrs	r3, r2
 800c384:	b2db      	uxtb	r3, r3
 800c386:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800c388:	7bba      	ldrb	r2, [r7, #14]
 800c38a:	78fb      	ldrb	r3, [r7, #3]
 800c38c:	4619      	mov	r1, r3
 800c38e:	6878      	ldr	r0, [r7, #4]
 800c390:	f7ff ff88 	bl	800c2a4 <VL53L0X_WrByte>
 800c394:	4603      	mov	r3, r0
 800c396:	73fb      	strb	r3, [r7, #15]
 800c398:	e000      	b.n	800c39c <VL53L0X_UpdateByte+0x5c>
        goto done;
 800c39a:	bf00      	nop
done:
    return Status;
 800c39c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	3710      	adds	r7, #16
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	bd80      	pop	{r7, pc}

0800c3a8 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b086      	sub	sp, #24
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	60f8      	str	r0, [r7, #12]
 800c3b0:	460b      	mov	r3, r1
 800c3b2:	607a      	str	r2, [r7, #4]
 800c3b4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800c3ba:	f107 030b 	add.w	r3, r7, #11
 800c3be:	2201      	movs	r2, #1
 800c3c0:	4619      	mov	r1, r3
 800c3c2:	68f8      	ldr	r0, [r7, #12]
 800c3c4:	f7ff fed1 	bl	800c16a <_I2CWrite>
 800c3c8:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800c3ca:	693b      	ldr	r3, [r7, #16]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d002      	beq.n	800c3d6 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c3d0:	23ec      	movs	r3, #236	; 0xec
 800c3d2:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c3d4:	e00c      	b.n	800c3f0 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800c3d6:	2201      	movs	r2, #1
 800c3d8:	6879      	ldr	r1, [r7, #4]
 800c3da:	68f8      	ldr	r0, [r7, #12]
 800c3dc:	f7ff fee4 	bl	800c1a8 <_I2CRead>
 800c3e0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c3e2:	693b      	ldr	r3, [r7, #16]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d002      	beq.n	800c3ee <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c3e8:	23ec      	movs	r3, #236	; 0xec
 800c3ea:	75fb      	strb	r3, [r7, #23]
 800c3ec:	e000      	b.n	800c3f0 <VL53L0X_RdByte+0x48>
    }
done:
 800c3ee:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800c3f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	3718      	adds	r7, #24
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	bd80      	pop	{r7, pc}

0800c3fc <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b086      	sub	sp, #24
 800c400:	af00      	add	r7, sp, #0
 800c402:	60f8      	str	r0, [r7, #12]
 800c404:	460b      	mov	r3, r1
 800c406:	607a      	str	r2, [r7, #4]
 800c408:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c40a:	2300      	movs	r3, #0
 800c40c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800c40e:	f107 030b 	add.w	r3, r7, #11
 800c412:	2201      	movs	r2, #1
 800c414:	4619      	mov	r1, r3
 800c416:	68f8      	ldr	r0, [r7, #12]
 800c418:	f7ff fea7 	bl	800c16a <_I2CWrite>
 800c41c:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d002      	beq.n	800c42a <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c424:	23ec      	movs	r3, #236	; 0xec
 800c426:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c428:	e017      	b.n	800c45a <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800c42a:	2202      	movs	r2, #2
 800c42c:	490e      	ldr	r1, [pc, #56]	; (800c468 <VL53L0X_RdWord+0x6c>)
 800c42e:	68f8      	ldr	r0, [r7, #12]
 800c430:	f7ff feba 	bl	800c1a8 <_I2CRead>
 800c434:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c436:	693b      	ldr	r3, [r7, #16]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d002      	beq.n	800c442 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c43c:	23ec      	movs	r3, #236	; 0xec
 800c43e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c440:	e00b      	b.n	800c45a <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800c442:	4b09      	ldr	r3, [pc, #36]	; (800c468 <VL53L0X_RdWord+0x6c>)
 800c444:	781b      	ldrb	r3, [r3, #0]
 800c446:	b29b      	uxth	r3, r3
 800c448:	021b      	lsls	r3, r3, #8
 800c44a:	b29a      	uxth	r2, r3
 800c44c:	4b06      	ldr	r3, [pc, #24]	; (800c468 <VL53L0X_RdWord+0x6c>)
 800c44e:	785b      	ldrb	r3, [r3, #1]
 800c450:	b29b      	uxth	r3, r3
 800c452:	4413      	add	r3, r2
 800c454:	b29a      	uxth	r2, r3
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800c45a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c45e:	4618      	mov	r0, r3
 800c460:	3718      	adds	r7, #24
 800c462:	46bd      	mov	sp, r7
 800c464:	bd80      	pop	{r7, pc}
 800c466:	bf00      	nop
 800c468:	20000944 	.word	0x20000944

0800c46c <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b086      	sub	sp, #24
 800c470:	af00      	add	r7, sp, #0
 800c472:	60f8      	str	r0, [r7, #12]
 800c474:	460b      	mov	r3, r1
 800c476:	607a      	str	r2, [r7, #4]
 800c478:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c47a:	2300      	movs	r3, #0
 800c47c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800c47e:	f107 030b 	add.w	r3, r7, #11
 800c482:	2201      	movs	r2, #1
 800c484:	4619      	mov	r1, r3
 800c486:	68f8      	ldr	r0, [r7, #12]
 800c488:	f7ff fe6f 	bl	800c16a <_I2CWrite>
 800c48c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c48e:	693b      	ldr	r3, [r7, #16]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d002      	beq.n	800c49a <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c494:	23ec      	movs	r3, #236	; 0xec
 800c496:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c498:	e01b      	b.n	800c4d2 <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800c49a:	2204      	movs	r2, #4
 800c49c:	4910      	ldr	r1, [pc, #64]	; (800c4e0 <VL53L0X_RdDWord+0x74>)
 800c49e:	68f8      	ldr	r0, [r7, #12]
 800c4a0:	f7ff fe82 	bl	800c1a8 <_I2CRead>
 800c4a4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c4a6:	693b      	ldr	r3, [r7, #16]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d002      	beq.n	800c4b2 <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c4ac:	23ec      	movs	r3, #236	; 0xec
 800c4ae:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c4b0:	e00f      	b.n	800c4d2 <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800c4b2:	4b0b      	ldr	r3, [pc, #44]	; (800c4e0 <VL53L0X_RdDWord+0x74>)
 800c4b4:	781b      	ldrb	r3, [r3, #0]
 800c4b6:	061a      	lsls	r2, r3, #24
 800c4b8:	4b09      	ldr	r3, [pc, #36]	; (800c4e0 <VL53L0X_RdDWord+0x74>)
 800c4ba:	785b      	ldrb	r3, [r3, #1]
 800c4bc:	041b      	lsls	r3, r3, #16
 800c4be:	441a      	add	r2, r3
 800c4c0:	4b07      	ldr	r3, [pc, #28]	; (800c4e0 <VL53L0X_RdDWord+0x74>)
 800c4c2:	789b      	ldrb	r3, [r3, #2]
 800c4c4:	021b      	lsls	r3, r3, #8
 800c4c6:	4413      	add	r3, r2
 800c4c8:	4a05      	ldr	r2, [pc, #20]	; (800c4e0 <VL53L0X_RdDWord+0x74>)
 800c4ca:	78d2      	ldrb	r2, [r2, #3]
 800c4cc:	441a      	add	r2, r3
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800c4d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	3718      	adds	r7, #24
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}
 800c4de:	bf00      	nop
 800c4e0:	20000944 	.word	0x20000944

0800c4e4 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b084      	sub	sp, #16
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800c4f0:	2002      	movs	r0, #2
 800c4f2:	f7f5 fc7d 	bl	8001df0 <HAL_Delay>
    return status;
 800c4f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	3710      	adds	r7, #16
 800c4fe:	46bd      	mov	sp, r7
 800c500:	bd80      	pop	{r7, pc}
	...

0800c504 <__errno>:
 800c504:	4b01      	ldr	r3, [pc, #4]	; (800c50c <__errno+0x8>)
 800c506:	6818      	ldr	r0, [r3, #0]
 800c508:	4770      	bx	lr
 800c50a:	bf00      	nop
 800c50c:	200002cc 	.word	0x200002cc

0800c510 <__libc_init_array>:
 800c510:	b570      	push	{r4, r5, r6, lr}
 800c512:	4e0d      	ldr	r6, [pc, #52]	; (800c548 <__libc_init_array+0x38>)
 800c514:	4c0d      	ldr	r4, [pc, #52]	; (800c54c <__libc_init_array+0x3c>)
 800c516:	1ba4      	subs	r4, r4, r6
 800c518:	10a4      	asrs	r4, r4, #2
 800c51a:	2500      	movs	r5, #0
 800c51c:	42a5      	cmp	r5, r4
 800c51e:	d109      	bne.n	800c534 <__libc_init_array+0x24>
 800c520:	4e0b      	ldr	r6, [pc, #44]	; (800c550 <__libc_init_array+0x40>)
 800c522:	4c0c      	ldr	r4, [pc, #48]	; (800c554 <__libc_init_array+0x44>)
 800c524:	f004 fd9c 	bl	8011060 <_init>
 800c528:	1ba4      	subs	r4, r4, r6
 800c52a:	10a4      	asrs	r4, r4, #2
 800c52c:	2500      	movs	r5, #0
 800c52e:	42a5      	cmp	r5, r4
 800c530:	d105      	bne.n	800c53e <__libc_init_array+0x2e>
 800c532:	bd70      	pop	{r4, r5, r6, pc}
 800c534:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c538:	4798      	blx	r3
 800c53a:	3501      	adds	r5, #1
 800c53c:	e7ee      	b.n	800c51c <__libc_init_array+0xc>
 800c53e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c542:	4798      	blx	r3
 800c544:	3501      	adds	r5, #1
 800c546:	e7f2      	b.n	800c52e <__libc_init_array+0x1e>
 800c548:	08011478 	.word	0x08011478
 800c54c:	08011478 	.word	0x08011478
 800c550:	08011478 	.word	0x08011478
 800c554:	0801147c 	.word	0x0801147c

0800c558 <memcpy>:
 800c558:	b510      	push	{r4, lr}
 800c55a:	1e43      	subs	r3, r0, #1
 800c55c:	440a      	add	r2, r1
 800c55e:	4291      	cmp	r1, r2
 800c560:	d100      	bne.n	800c564 <memcpy+0xc>
 800c562:	bd10      	pop	{r4, pc}
 800c564:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c568:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c56c:	e7f7      	b.n	800c55e <memcpy+0x6>

0800c56e <memset>:
 800c56e:	4402      	add	r2, r0
 800c570:	4603      	mov	r3, r0
 800c572:	4293      	cmp	r3, r2
 800c574:	d100      	bne.n	800c578 <memset+0xa>
 800c576:	4770      	bx	lr
 800c578:	f803 1b01 	strb.w	r1, [r3], #1
 800c57c:	e7f9      	b.n	800c572 <memset+0x4>

0800c57e <__cvt>:
 800c57e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c582:	ec55 4b10 	vmov	r4, r5, d0
 800c586:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800c588:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c58c:	2d00      	cmp	r5, #0
 800c58e:	460e      	mov	r6, r1
 800c590:	4691      	mov	r9, r2
 800c592:	4619      	mov	r1, r3
 800c594:	bfb8      	it	lt
 800c596:	4622      	movlt	r2, r4
 800c598:	462b      	mov	r3, r5
 800c59a:	f027 0720 	bic.w	r7, r7, #32
 800c59e:	bfbb      	ittet	lt
 800c5a0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c5a4:	461d      	movlt	r5, r3
 800c5a6:	2300      	movge	r3, #0
 800c5a8:	232d      	movlt	r3, #45	; 0x2d
 800c5aa:	bfb8      	it	lt
 800c5ac:	4614      	movlt	r4, r2
 800c5ae:	2f46      	cmp	r7, #70	; 0x46
 800c5b0:	700b      	strb	r3, [r1, #0]
 800c5b2:	d004      	beq.n	800c5be <__cvt+0x40>
 800c5b4:	2f45      	cmp	r7, #69	; 0x45
 800c5b6:	d100      	bne.n	800c5ba <__cvt+0x3c>
 800c5b8:	3601      	adds	r6, #1
 800c5ba:	2102      	movs	r1, #2
 800c5bc:	e000      	b.n	800c5c0 <__cvt+0x42>
 800c5be:	2103      	movs	r1, #3
 800c5c0:	ab03      	add	r3, sp, #12
 800c5c2:	9301      	str	r3, [sp, #4]
 800c5c4:	ab02      	add	r3, sp, #8
 800c5c6:	9300      	str	r3, [sp, #0]
 800c5c8:	4632      	mov	r2, r6
 800c5ca:	4653      	mov	r3, sl
 800c5cc:	ec45 4b10 	vmov	d0, r4, r5
 800c5d0:	f001 fd96 	bl	800e100 <_dtoa_r>
 800c5d4:	2f47      	cmp	r7, #71	; 0x47
 800c5d6:	4680      	mov	r8, r0
 800c5d8:	d102      	bne.n	800c5e0 <__cvt+0x62>
 800c5da:	f019 0f01 	tst.w	r9, #1
 800c5de:	d026      	beq.n	800c62e <__cvt+0xb0>
 800c5e0:	2f46      	cmp	r7, #70	; 0x46
 800c5e2:	eb08 0906 	add.w	r9, r8, r6
 800c5e6:	d111      	bne.n	800c60c <__cvt+0x8e>
 800c5e8:	f898 3000 	ldrb.w	r3, [r8]
 800c5ec:	2b30      	cmp	r3, #48	; 0x30
 800c5ee:	d10a      	bne.n	800c606 <__cvt+0x88>
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	4620      	mov	r0, r4
 800c5f6:	4629      	mov	r1, r5
 800c5f8:	f7f4 fa6e 	bl	8000ad8 <__aeabi_dcmpeq>
 800c5fc:	b918      	cbnz	r0, 800c606 <__cvt+0x88>
 800c5fe:	f1c6 0601 	rsb	r6, r6, #1
 800c602:	f8ca 6000 	str.w	r6, [sl]
 800c606:	f8da 3000 	ldr.w	r3, [sl]
 800c60a:	4499      	add	r9, r3
 800c60c:	2200      	movs	r2, #0
 800c60e:	2300      	movs	r3, #0
 800c610:	4620      	mov	r0, r4
 800c612:	4629      	mov	r1, r5
 800c614:	f7f4 fa60 	bl	8000ad8 <__aeabi_dcmpeq>
 800c618:	b938      	cbnz	r0, 800c62a <__cvt+0xac>
 800c61a:	2230      	movs	r2, #48	; 0x30
 800c61c:	9b03      	ldr	r3, [sp, #12]
 800c61e:	454b      	cmp	r3, r9
 800c620:	d205      	bcs.n	800c62e <__cvt+0xb0>
 800c622:	1c59      	adds	r1, r3, #1
 800c624:	9103      	str	r1, [sp, #12]
 800c626:	701a      	strb	r2, [r3, #0]
 800c628:	e7f8      	b.n	800c61c <__cvt+0x9e>
 800c62a:	f8cd 900c 	str.w	r9, [sp, #12]
 800c62e:	9b03      	ldr	r3, [sp, #12]
 800c630:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c632:	eba3 0308 	sub.w	r3, r3, r8
 800c636:	4640      	mov	r0, r8
 800c638:	6013      	str	r3, [r2, #0]
 800c63a:	b004      	add	sp, #16
 800c63c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c640 <__exponent>:
 800c640:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c642:	2900      	cmp	r1, #0
 800c644:	4604      	mov	r4, r0
 800c646:	bfba      	itte	lt
 800c648:	4249      	neglt	r1, r1
 800c64a:	232d      	movlt	r3, #45	; 0x2d
 800c64c:	232b      	movge	r3, #43	; 0x2b
 800c64e:	2909      	cmp	r1, #9
 800c650:	f804 2b02 	strb.w	r2, [r4], #2
 800c654:	7043      	strb	r3, [r0, #1]
 800c656:	dd20      	ble.n	800c69a <__exponent+0x5a>
 800c658:	f10d 0307 	add.w	r3, sp, #7
 800c65c:	461f      	mov	r7, r3
 800c65e:	260a      	movs	r6, #10
 800c660:	fb91 f5f6 	sdiv	r5, r1, r6
 800c664:	fb06 1115 	mls	r1, r6, r5, r1
 800c668:	3130      	adds	r1, #48	; 0x30
 800c66a:	2d09      	cmp	r5, #9
 800c66c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c670:	f103 32ff 	add.w	r2, r3, #4294967295
 800c674:	4629      	mov	r1, r5
 800c676:	dc09      	bgt.n	800c68c <__exponent+0x4c>
 800c678:	3130      	adds	r1, #48	; 0x30
 800c67a:	3b02      	subs	r3, #2
 800c67c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c680:	42bb      	cmp	r3, r7
 800c682:	4622      	mov	r2, r4
 800c684:	d304      	bcc.n	800c690 <__exponent+0x50>
 800c686:	1a10      	subs	r0, r2, r0
 800c688:	b003      	add	sp, #12
 800c68a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c68c:	4613      	mov	r3, r2
 800c68e:	e7e7      	b.n	800c660 <__exponent+0x20>
 800c690:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c694:	f804 2b01 	strb.w	r2, [r4], #1
 800c698:	e7f2      	b.n	800c680 <__exponent+0x40>
 800c69a:	2330      	movs	r3, #48	; 0x30
 800c69c:	4419      	add	r1, r3
 800c69e:	7083      	strb	r3, [r0, #2]
 800c6a0:	1d02      	adds	r2, r0, #4
 800c6a2:	70c1      	strb	r1, [r0, #3]
 800c6a4:	e7ef      	b.n	800c686 <__exponent+0x46>
	...

0800c6a8 <_printf_float>:
 800c6a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6ac:	b08d      	sub	sp, #52	; 0x34
 800c6ae:	460c      	mov	r4, r1
 800c6b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800c6b4:	4616      	mov	r6, r2
 800c6b6:	461f      	mov	r7, r3
 800c6b8:	4605      	mov	r5, r0
 800c6ba:	f002 fecf 	bl	800f45c <_localeconv_r>
 800c6be:	6803      	ldr	r3, [r0, #0]
 800c6c0:	9304      	str	r3, [sp, #16]
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	f7f3 fd8c 	bl	80001e0 <strlen>
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	930a      	str	r3, [sp, #40]	; 0x28
 800c6cc:	f8d8 3000 	ldr.w	r3, [r8]
 800c6d0:	9005      	str	r0, [sp, #20]
 800c6d2:	3307      	adds	r3, #7
 800c6d4:	f023 0307 	bic.w	r3, r3, #7
 800c6d8:	f103 0208 	add.w	r2, r3, #8
 800c6dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c6e0:	f8d4 b000 	ldr.w	fp, [r4]
 800c6e4:	f8c8 2000 	str.w	r2, [r8]
 800c6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c6f0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c6f4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c6f8:	9307      	str	r3, [sp, #28]
 800c6fa:	f8cd 8018 	str.w	r8, [sp, #24]
 800c6fe:	f04f 32ff 	mov.w	r2, #4294967295
 800c702:	4ba7      	ldr	r3, [pc, #668]	; (800c9a0 <_printf_float+0x2f8>)
 800c704:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c708:	f7f4 fa18 	bl	8000b3c <__aeabi_dcmpun>
 800c70c:	bb70      	cbnz	r0, 800c76c <_printf_float+0xc4>
 800c70e:	f04f 32ff 	mov.w	r2, #4294967295
 800c712:	4ba3      	ldr	r3, [pc, #652]	; (800c9a0 <_printf_float+0x2f8>)
 800c714:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c718:	f7f4 f9f2 	bl	8000b00 <__aeabi_dcmple>
 800c71c:	bb30      	cbnz	r0, 800c76c <_printf_float+0xc4>
 800c71e:	2200      	movs	r2, #0
 800c720:	2300      	movs	r3, #0
 800c722:	4640      	mov	r0, r8
 800c724:	4649      	mov	r1, r9
 800c726:	f7f4 f9e1 	bl	8000aec <__aeabi_dcmplt>
 800c72a:	b110      	cbz	r0, 800c732 <_printf_float+0x8a>
 800c72c:	232d      	movs	r3, #45	; 0x2d
 800c72e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c732:	4a9c      	ldr	r2, [pc, #624]	; (800c9a4 <_printf_float+0x2fc>)
 800c734:	4b9c      	ldr	r3, [pc, #624]	; (800c9a8 <_printf_float+0x300>)
 800c736:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c73a:	bf8c      	ite	hi
 800c73c:	4690      	movhi	r8, r2
 800c73e:	4698      	movls	r8, r3
 800c740:	2303      	movs	r3, #3
 800c742:	f02b 0204 	bic.w	r2, fp, #4
 800c746:	6123      	str	r3, [r4, #16]
 800c748:	6022      	str	r2, [r4, #0]
 800c74a:	f04f 0900 	mov.w	r9, #0
 800c74e:	9700      	str	r7, [sp, #0]
 800c750:	4633      	mov	r3, r6
 800c752:	aa0b      	add	r2, sp, #44	; 0x2c
 800c754:	4621      	mov	r1, r4
 800c756:	4628      	mov	r0, r5
 800c758:	f000 f9e6 	bl	800cb28 <_printf_common>
 800c75c:	3001      	adds	r0, #1
 800c75e:	f040 808d 	bne.w	800c87c <_printf_float+0x1d4>
 800c762:	f04f 30ff 	mov.w	r0, #4294967295
 800c766:	b00d      	add	sp, #52	; 0x34
 800c768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c76c:	4642      	mov	r2, r8
 800c76e:	464b      	mov	r3, r9
 800c770:	4640      	mov	r0, r8
 800c772:	4649      	mov	r1, r9
 800c774:	f7f4 f9e2 	bl	8000b3c <__aeabi_dcmpun>
 800c778:	b110      	cbz	r0, 800c780 <_printf_float+0xd8>
 800c77a:	4a8c      	ldr	r2, [pc, #560]	; (800c9ac <_printf_float+0x304>)
 800c77c:	4b8c      	ldr	r3, [pc, #560]	; (800c9b0 <_printf_float+0x308>)
 800c77e:	e7da      	b.n	800c736 <_printf_float+0x8e>
 800c780:	6861      	ldr	r1, [r4, #4]
 800c782:	1c4b      	adds	r3, r1, #1
 800c784:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800c788:	a80a      	add	r0, sp, #40	; 0x28
 800c78a:	d13e      	bne.n	800c80a <_printf_float+0x162>
 800c78c:	2306      	movs	r3, #6
 800c78e:	6063      	str	r3, [r4, #4]
 800c790:	2300      	movs	r3, #0
 800c792:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c796:	ab09      	add	r3, sp, #36	; 0x24
 800c798:	9300      	str	r3, [sp, #0]
 800c79a:	ec49 8b10 	vmov	d0, r8, r9
 800c79e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c7a2:	6022      	str	r2, [r4, #0]
 800c7a4:	f8cd a004 	str.w	sl, [sp, #4]
 800c7a8:	6861      	ldr	r1, [r4, #4]
 800c7aa:	4628      	mov	r0, r5
 800c7ac:	f7ff fee7 	bl	800c57e <__cvt>
 800c7b0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800c7b4:	2b47      	cmp	r3, #71	; 0x47
 800c7b6:	4680      	mov	r8, r0
 800c7b8:	d109      	bne.n	800c7ce <_printf_float+0x126>
 800c7ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7bc:	1cd8      	adds	r0, r3, #3
 800c7be:	db02      	blt.n	800c7c6 <_printf_float+0x11e>
 800c7c0:	6862      	ldr	r2, [r4, #4]
 800c7c2:	4293      	cmp	r3, r2
 800c7c4:	dd47      	ble.n	800c856 <_printf_float+0x1ae>
 800c7c6:	f1aa 0a02 	sub.w	sl, sl, #2
 800c7ca:	fa5f fa8a 	uxtb.w	sl, sl
 800c7ce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c7d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c7d4:	d824      	bhi.n	800c820 <_printf_float+0x178>
 800c7d6:	3901      	subs	r1, #1
 800c7d8:	4652      	mov	r2, sl
 800c7da:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c7de:	9109      	str	r1, [sp, #36]	; 0x24
 800c7e0:	f7ff ff2e 	bl	800c640 <__exponent>
 800c7e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c7e6:	1813      	adds	r3, r2, r0
 800c7e8:	2a01      	cmp	r2, #1
 800c7ea:	4681      	mov	r9, r0
 800c7ec:	6123      	str	r3, [r4, #16]
 800c7ee:	dc02      	bgt.n	800c7f6 <_printf_float+0x14e>
 800c7f0:	6822      	ldr	r2, [r4, #0]
 800c7f2:	07d1      	lsls	r1, r2, #31
 800c7f4:	d501      	bpl.n	800c7fa <_printf_float+0x152>
 800c7f6:	3301      	adds	r3, #1
 800c7f8:	6123      	str	r3, [r4, #16]
 800c7fa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d0a5      	beq.n	800c74e <_printf_float+0xa6>
 800c802:	232d      	movs	r3, #45	; 0x2d
 800c804:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c808:	e7a1      	b.n	800c74e <_printf_float+0xa6>
 800c80a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800c80e:	f000 8177 	beq.w	800cb00 <_printf_float+0x458>
 800c812:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c816:	d1bb      	bne.n	800c790 <_printf_float+0xe8>
 800c818:	2900      	cmp	r1, #0
 800c81a:	d1b9      	bne.n	800c790 <_printf_float+0xe8>
 800c81c:	2301      	movs	r3, #1
 800c81e:	e7b6      	b.n	800c78e <_printf_float+0xe6>
 800c820:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800c824:	d119      	bne.n	800c85a <_printf_float+0x1b2>
 800c826:	2900      	cmp	r1, #0
 800c828:	6863      	ldr	r3, [r4, #4]
 800c82a:	dd0c      	ble.n	800c846 <_printf_float+0x19e>
 800c82c:	6121      	str	r1, [r4, #16]
 800c82e:	b913      	cbnz	r3, 800c836 <_printf_float+0x18e>
 800c830:	6822      	ldr	r2, [r4, #0]
 800c832:	07d2      	lsls	r2, r2, #31
 800c834:	d502      	bpl.n	800c83c <_printf_float+0x194>
 800c836:	3301      	adds	r3, #1
 800c838:	440b      	add	r3, r1
 800c83a:	6123      	str	r3, [r4, #16]
 800c83c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c83e:	65a3      	str	r3, [r4, #88]	; 0x58
 800c840:	f04f 0900 	mov.w	r9, #0
 800c844:	e7d9      	b.n	800c7fa <_printf_float+0x152>
 800c846:	b913      	cbnz	r3, 800c84e <_printf_float+0x1a6>
 800c848:	6822      	ldr	r2, [r4, #0]
 800c84a:	07d0      	lsls	r0, r2, #31
 800c84c:	d501      	bpl.n	800c852 <_printf_float+0x1aa>
 800c84e:	3302      	adds	r3, #2
 800c850:	e7f3      	b.n	800c83a <_printf_float+0x192>
 800c852:	2301      	movs	r3, #1
 800c854:	e7f1      	b.n	800c83a <_printf_float+0x192>
 800c856:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800c85a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c85e:	4293      	cmp	r3, r2
 800c860:	db05      	blt.n	800c86e <_printf_float+0x1c6>
 800c862:	6822      	ldr	r2, [r4, #0]
 800c864:	6123      	str	r3, [r4, #16]
 800c866:	07d1      	lsls	r1, r2, #31
 800c868:	d5e8      	bpl.n	800c83c <_printf_float+0x194>
 800c86a:	3301      	adds	r3, #1
 800c86c:	e7e5      	b.n	800c83a <_printf_float+0x192>
 800c86e:	2b00      	cmp	r3, #0
 800c870:	bfd4      	ite	le
 800c872:	f1c3 0302 	rsble	r3, r3, #2
 800c876:	2301      	movgt	r3, #1
 800c878:	4413      	add	r3, r2
 800c87a:	e7de      	b.n	800c83a <_printf_float+0x192>
 800c87c:	6823      	ldr	r3, [r4, #0]
 800c87e:	055a      	lsls	r2, r3, #21
 800c880:	d407      	bmi.n	800c892 <_printf_float+0x1ea>
 800c882:	6923      	ldr	r3, [r4, #16]
 800c884:	4642      	mov	r2, r8
 800c886:	4631      	mov	r1, r6
 800c888:	4628      	mov	r0, r5
 800c88a:	47b8      	blx	r7
 800c88c:	3001      	adds	r0, #1
 800c88e:	d12b      	bne.n	800c8e8 <_printf_float+0x240>
 800c890:	e767      	b.n	800c762 <_printf_float+0xba>
 800c892:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c896:	f240 80dc 	bls.w	800ca52 <_printf_float+0x3aa>
 800c89a:	2200      	movs	r2, #0
 800c89c:	2300      	movs	r3, #0
 800c89e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c8a2:	f7f4 f919 	bl	8000ad8 <__aeabi_dcmpeq>
 800c8a6:	2800      	cmp	r0, #0
 800c8a8:	d033      	beq.n	800c912 <_printf_float+0x26a>
 800c8aa:	2301      	movs	r3, #1
 800c8ac:	4a41      	ldr	r2, [pc, #260]	; (800c9b4 <_printf_float+0x30c>)
 800c8ae:	4631      	mov	r1, r6
 800c8b0:	4628      	mov	r0, r5
 800c8b2:	47b8      	blx	r7
 800c8b4:	3001      	adds	r0, #1
 800c8b6:	f43f af54 	beq.w	800c762 <_printf_float+0xba>
 800c8ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c8be:	429a      	cmp	r2, r3
 800c8c0:	db02      	blt.n	800c8c8 <_printf_float+0x220>
 800c8c2:	6823      	ldr	r3, [r4, #0]
 800c8c4:	07d8      	lsls	r0, r3, #31
 800c8c6:	d50f      	bpl.n	800c8e8 <_printf_float+0x240>
 800c8c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8cc:	4631      	mov	r1, r6
 800c8ce:	4628      	mov	r0, r5
 800c8d0:	47b8      	blx	r7
 800c8d2:	3001      	adds	r0, #1
 800c8d4:	f43f af45 	beq.w	800c762 <_printf_float+0xba>
 800c8d8:	f04f 0800 	mov.w	r8, #0
 800c8dc:	f104 091a 	add.w	r9, r4, #26
 800c8e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8e2:	3b01      	subs	r3, #1
 800c8e4:	4543      	cmp	r3, r8
 800c8e6:	dc09      	bgt.n	800c8fc <_printf_float+0x254>
 800c8e8:	6823      	ldr	r3, [r4, #0]
 800c8ea:	079b      	lsls	r3, r3, #30
 800c8ec:	f100 8103 	bmi.w	800caf6 <_printf_float+0x44e>
 800c8f0:	68e0      	ldr	r0, [r4, #12]
 800c8f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8f4:	4298      	cmp	r0, r3
 800c8f6:	bfb8      	it	lt
 800c8f8:	4618      	movlt	r0, r3
 800c8fa:	e734      	b.n	800c766 <_printf_float+0xbe>
 800c8fc:	2301      	movs	r3, #1
 800c8fe:	464a      	mov	r2, r9
 800c900:	4631      	mov	r1, r6
 800c902:	4628      	mov	r0, r5
 800c904:	47b8      	blx	r7
 800c906:	3001      	adds	r0, #1
 800c908:	f43f af2b 	beq.w	800c762 <_printf_float+0xba>
 800c90c:	f108 0801 	add.w	r8, r8, #1
 800c910:	e7e6      	b.n	800c8e0 <_printf_float+0x238>
 800c912:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c914:	2b00      	cmp	r3, #0
 800c916:	dc2b      	bgt.n	800c970 <_printf_float+0x2c8>
 800c918:	2301      	movs	r3, #1
 800c91a:	4a26      	ldr	r2, [pc, #152]	; (800c9b4 <_printf_float+0x30c>)
 800c91c:	4631      	mov	r1, r6
 800c91e:	4628      	mov	r0, r5
 800c920:	47b8      	blx	r7
 800c922:	3001      	adds	r0, #1
 800c924:	f43f af1d 	beq.w	800c762 <_printf_float+0xba>
 800c928:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c92a:	b923      	cbnz	r3, 800c936 <_printf_float+0x28e>
 800c92c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c92e:	b913      	cbnz	r3, 800c936 <_printf_float+0x28e>
 800c930:	6823      	ldr	r3, [r4, #0]
 800c932:	07d9      	lsls	r1, r3, #31
 800c934:	d5d8      	bpl.n	800c8e8 <_printf_float+0x240>
 800c936:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c93a:	4631      	mov	r1, r6
 800c93c:	4628      	mov	r0, r5
 800c93e:	47b8      	blx	r7
 800c940:	3001      	adds	r0, #1
 800c942:	f43f af0e 	beq.w	800c762 <_printf_float+0xba>
 800c946:	f04f 0900 	mov.w	r9, #0
 800c94a:	f104 0a1a 	add.w	sl, r4, #26
 800c94e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c950:	425b      	negs	r3, r3
 800c952:	454b      	cmp	r3, r9
 800c954:	dc01      	bgt.n	800c95a <_printf_float+0x2b2>
 800c956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c958:	e794      	b.n	800c884 <_printf_float+0x1dc>
 800c95a:	2301      	movs	r3, #1
 800c95c:	4652      	mov	r2, sl
 800c95e:	4631      	mov	r1, r6
 800c960:	4628      	mov	r0, r5
 800c962:	47b8      	blx	r7
 800c964:	3001      	adds	r0, #1
 800c966:	f43f aefc 	beq.w	800c762 <_printf_float+0xba>
 800c96a:	f109 0901 	add.w	r9, r9, #1
 800c96e:	e7ee      	b.n	800c94e <_printf_float+0x2a6>
 800c970:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c972:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c974:	429a      	cmp	r2, r3
 800c976:	bfa8      	it	ge
 800c978:	461a      	movge	r2, r3
 800c97a:	2a00      	cmp	r2, #0
 800c97c:	4691      	mov	r9, r2
 800c97e:	dd07      	ble.n	800c990 <_printf_float+0x2e8>
 800c980:	4613      	mov	r3, r2
 800c982:	4631      	mov	r1, r6
 800c984:	4642      	mov	r2, r8
 800c986:	4628      	mov	r0, r5
 800c988:	47b8      	blx	r7
 800c98a:	3001      	adds	r0, #1
 800c98c:	f43f aee9 	beq.w	800c762 <_printf_float+0xba>
 800c990:	f104 031a 	add.w	r3, r4, #26
 800c994:	f04f 0b00 	mov.w	fp, #0
 800c998:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c99c:	9306      	str	r3, [sp, #24]
 800c99e:	e015      	b.n	800c9cc <_printf_float+0x324>
 800c9a0:	7fefffff 	.word	0x7fefffff
 800c9a4:	08011118 	.word	0x08011118
 800c9a8:	08011114 	.word	0x08011114
 800c9ac:	08011120 	.word	0x08011120
 800c9b0:	0801111c 	.word	0x0801111c
 800c9b4:	08011124 	.word	0x08011124
 800c9b8:	2301      	movs	r3, #1
 800c9ba:	9a06      	ldr	r2, [sp, #24]
 800c9bc:	4631      	mov	r1, r6
 800c9be:	4628      	mov	r0, r5
 800c9c0:	47b8      	blx	r7
 800c9c2:	3001      	adds	r0, #1
 800c9c4:	f43f aecd 	beq.w	800c762 <_printf_float+0xba>
 800c9c8:	f10b 0b01 	add.w	fp, fp, #1
 800c9cc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c9d0:	ebaa 0309 	sub.w	r3, sl, r9
 800c9d4:	455b      	cmp	r3, fp
 800c9d6:	dcef      	bgt.n	800c9b8 <_printf_float+0x310>
 800c9d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c9dc:	429a      	cmp	r2, r3
 800c9de:	44d0      	add	r8, sl
 800c9e0:	db15      	blt.n	800ca0e <_printf_float+0x366>
 800c9e2:	6823      	ldr	r3, [r4, #0]
 800c9e4:	07da      	lsls	r2, r3, #31
 800c9e6:	d412      	bmi.n	800ca0e <_printf_float+0x366>
 800c9e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c9ec:	eba3 020a 	sub.w	r2, r3, sl
 800c9f0:	eba3 0a01 	sub.w	sl, r3, r1
 800c9f4:	4592      	cmp	sl, r2
 800c9f6:	bfa8      	it	ge
 800c9f8:	4692      	movge	sl, r2
 800c9fa:	f1ba 0f00 	cmp.w	sl, #0
 800c9fe:	dc0e      	bgt.n	800ca1e <_printf_float+0x376>
 800ca00:	f04f 0800 	mov.w	r8, #0
 800ca04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ca08:	f104 091a 	add.w	r9, r4, #26
 800ca0c:	e019      	b.n	800ca42 <_printf_float+0x39a>
 800ca0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca12:	4631      	mov	r1, r6
 800ca14:	4628      	mov	r0, r5
 800ca16:	47b8      	blx	r7
 800ca18:	3001      	adds	r0, #1
 800ca1a:	d1e5      	bne.n	800c9e8 <_printf_float+0x340>
 800ca1c:	e6a1      	b.n	800c762 <_printf_float+0xba>
 800ca1e:	4653      	mov	r3, sl
 800ca20:	4642      	mov	r2, r8
 800ca22:	4631      	mov	r1, r6
 800ca24:	4628      	mov	r0, r5
 800ca26:	47b8      	blx	r7
 800ca28:	3001      	adds	r0, #1
 800ca2a:	d1e9      	bne.n	800ca00 <_printf_float+0x358>
 800ca2c:	e699      	b.n	800c762 <_printf_float+0xba>
 800ca2e:	2301      	movs	r3, #1
 800ca30:	464a      	mov	r2, r9
 800ca32:	4631      	mov	r1, r6
 800ca34:	4628      	mov	r0, r5
 800ca36:	47b8      	blx	r7
 800ca38:	3001      	adds	r0, #1
 800ca3a:	f43f ae92 	beq.w	800c762 <_printf_float+0xba>
 800ca3e:	f108 0801 	add.w	r8, r8, #1
 800ca42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca46:	1a9b      	subs	r3, r3, r2
 800ca48:	eba3 030a 	sub.w	r3, r3, sl
 800ca4c:	4543      	cmp	r3, r8
 800ca4e:	dcee      	bgt.n	800ca2e <_printf_float+0x386>
 800ca50:	e74a      	b.n	800c8e8 <_printf_float+0x240>
 800ca52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ca54:	2a01      	cmp	r2, #1
 800ca56:	dc01      	bgt.n	800ca5c <_printf_float+0x3b4>
 800ca58:	07db      	lsls	r3, r3, #31
 800ca5a:	d53a      	bpl.n	800cad2 <_printf_float+0x42a>
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	4642      	mov	r2, r8
 800ca60:	4631      	mov	r1, r6
 800ca62:	4628      	mov	r0, r5
 800ca64:	47b8      	blx	r7
 800ca66:	3001      	adds	r0, #1
 800ca68:	f43f ae7b 	beq.w	800c762 <_printf_float+0xba>
 800ca6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca70:	4631      	mov	r1, r6
 800ca72:	4628      	mov	r0, r5
 800ca74:	47b8      	blx	r7
 800ca76:	3001      	adds	r0, #1
 800ca78:	f108 0801 	add.w	r8, r8, #1
 800ca7c:	f43f ae71 	beq.w	800c762 <_printf_float+0xba>
 800ca80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca82:	2200      	movs	r2, #0
 800ca84:	f103 3aff 	add.w	sl, r3, #4294967295
 800ca88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	f7f4 f823 	bl	8000ad8 <__aeabi_dcmpeq>
 800ca92:	b9c8      	cbnz	r0, 800cac8 <_printf_float+0x420>
 800ca94:	4653      	mov	r3, sl
 800ca96:	4642      	mov	r2, r8
 800ca98:	4631      	mov	r1, r6
 800ca9a:	4628      	mov	r0, r5
 800ca9c:	47b8      	blx	r7
 800ca9e:	3001      	adds	r0, #1
 800caa0:	d10e      	bne.n	800cac0 <_printf_float+0x418>
 800caa2:	e65e      	b.n	800c762 <_printf_float+0xba>
 800caa4:	2301      	movs	r3, #1
 800caa6:	4652      	mov	r2, sl
 800caa8:	4631      	mov	r1, r6
 800caaa:	4628      	mov	r0, r5
 800caac:	47b8      	blx	r7
 800caae:	3001      	adds	r0, #1
 800cab0:	f43f ae57 	beq.w	800c762 <_printf_float+0xba>
 800cab4:	f108 0801 	add.w	r8, r8, #1
 800cab8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800caba:	3b01      	subs	r3, #1
 800cabc:	4543      	cmp	r3, r8
 800cabe:	dcf1      	bgt.n	800caa4 <_printf_float+0x3fc>
 800cac0:	464b      	mov	r3, r9
 800cac2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800cac6:	e6de      	b.n	800c886 <_printf_float+0x1de>
 800cac8:	f04f 0800 	mov.w	r8, #0
 800cacc:	f104 0a1a 	add.w	sl, r4, #26
 800cad0:	e7f2      	b.n	800cab8 <_printf_float+0x410>
 800cad2:	2301      	movs	r3, #1
 800cad4:	e7df      	b.n	800ca96 <_printf_float+0x3ee>
 800cad6:	2301      	movs	r3, #1
 800cad8:	464a      	mov	r2, r9
 800cada:	4631      	mov	r1, r6
 800cadc:	4628      	mov	r0, r5
 800cade:	47b8      	blx	r7
 800cae0:	3001      	adds	r0, #1
 800cae2:	f43f ae3e 	beq.w	800c762 <_printf_float+0xba>
 800cae6:	f108 0801 	add.w	r8, r8, #1
 800caea:	68e3      	ldr	r3, [r4, #12]
 800caec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800caee:	1a9b      	subs	r3, r3, r2
 800caf0:	4543      	cmp	r3, r8
 800caf2:	dcf0      	bgt.n	800cad6 <_printf_float+0x42e>
 800caf4:	e6fc      	b.n	800c8f0 <_printf_float+0x248>
 800caf6:	f04f 0800 	mov.w	r8, #0
 800cafa:	f104 0919 	add.w	r9, r4, #25
 800cafe:	e7f4      	b.n	800caea <_printf_float+0x442>
 800cb00:	2900      	cmp	r1, #0
 800cb02:	f43f ae8b 	beq.w	800c81c <_printf_float+0x174>
 800cb06:	2300      	movs	r3, #0
 800cb08:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800cb0c:	ab09      	add	r3, sp, #36	; 0x24
 800cb0e:	9300      	str	r3, [sp, #0]
 800cb10:	ec49 8b10 	vmov	d0, r8, r9
 800cb14:	6022      	str	r2, [r4, #0]
 800cb16:	f8cd a004 	str.w	sl, [sp, #4]
 800cb1a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cb1e:	4628      	mov	r0, r5
 800cb20:	f7ff fd2d 	bl	800c57e <__cvt>
 800cb24:	4680      	mov	r8, r0
 800cb26:	e648      	b.n	800c7ba <_printf_float+0x112>

0800cb28 <_printf_common>:
 800cb28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb2c:	4691      	mov	r9, r2
 800cb2e:	461f      	mov	r7, r3
 800cb30:	688a      	ldr	r2, [r1, #8]
 800cb32:	690b      	ldr	r3, [r1, #16]
 800cb34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cb38:	4293      	cmp	r3, r2
 800cb3a:	bfb8      	it	lt
 800cb3c:	4613      	movlt	r3, r2
 800cb3e:	f8c9 3000 	str.w	r3, [r9]
 800cb42:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cb46:	4606      	mov	r6, r0
 800cb48:	460c      	mov	r4, r1
 800cb4a:	b112      	cbz	r2, 800cb52 <_printf_common+0x2a>
 800cb4c:	3301      	adds	r3, #1
 800cb4e:	f8c9 3000 	str.w	r3, [r9]
 800cb52:	6823      	ldr	r3, [r4, #0]
 800cb54:	0699      	lsls	r1, r3, #26
 800cb56:	bf42      	ittt	mi
 800cb58:	f8d9 3000 	ldrmi.w	r3, [r9]
 800cb5c:	3302      	addmi	r3, #2
 800cb5e:	f8c9 3000 	strmi.w	r3, [r9]
 800cb62:	6825      	ldr	r5, [r4, #0]
 800cb64:	f015 0506 	ands.w	r5, r5, #6
 800cb68:	d107      	bne.n	800cb7a <_printf_common+0x52>
 800cb6a:	f104 0a19 	add.w	sl, r4, #25
 800cb6e:	68e3      	ldr	r3, [r4, #12]
 800cb70:	f8d9 2000 	ldr.w	r2, [r9]
 800cb74:	1a9b      	subs	r3, r3, r2
 800cb76:	42ab      	cmp	r3, r5
 800cb78:	dc28      	bgt.n	800cbcc <_printf_common+0xa4>
 800cb7a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800cb7e:	6822      	ldr	r2, [r4, #0]
 800cb80:	3300      	adds	r3, #0
 800cb82:	bf18      	it	ne
 800cb84:	2301      	movne	r3, #1
 800cb86:	0692      	lsls	r2, r2, #26
 800cb88:	d42d      	bmi.n	800cbe6 <_printf_common+0xbe>
 800cb8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cb8e:	4639      	mov	r1, r7
 800cb90:	4630      	mov	r0, r6
 800cb92:	47c0      	blx	r8
 800cb94:	3001      	adds	r0, #1
 800cb96:	d020      	beq.n	800cbda <_printf_common+0xb2>
 800cb98:	6823      	ldr	r3, [r4, #0]
 800cb9a:	68e5      	ldr	r5, [r4, #12]
 800cb9c:	f8d9 2000 	ldr.w	r2, [r9]
 800cba0:	f003 0306 	and.w	r3, r3, #6
 800cba4:	2b04      	cmp	r3, #4
 800cba6:	bf08      	it	eq
 800cba8:	1aad      	subeq	r5, r5, r2
 800cbaa:	68a3      	ldr	r3, [r4, #8]
 800cbac:	6922      	ldr	r2, [r4, #16]
 800cbae:	bf0c      	ite	eq
 800cbb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cbb4:	2500      	movne	r5, #0
 800cbb6:	4293      	cmp	r3, r2
 800cbb8:	bfc4      	itt	gt
 800cbba:	1a9b      	subgt	r3, r3, r2
 800cbbc:	18ed      	addgt	r5, r5, r3
 800cbbe:	f04f 0900 	mov.w	r9, #0
 800cbc2:	341a      	adds	r4, #26
 800cbc4:	454d      	cmp	r5, r9
 800cbc6:	d11a      	bne.n	800cbfe <_printf_common+0xd6>
 800cbc8:	2000      	movs	r0, #0
 800cbca:	e008      	b.n	800cbde <_printf_common+0xb6>
 800cbcc:	2301      	movs	r3, #1
 800cbce:	4652      	mov	r2, sl
 800cbd0:	4639      	mov	r1, r7
 800cbd2:	4630      	mov	r0, r6
 800cbd4:	47c0      	blx	r8
 800cbd6:	3001      	adds	r0, #1
 800cbd8:	d103      	bne.n	800cbe2 <_printf_common+0xba>
 800cbda:	f04f 30ff 	mov.w	r0, #4294967295
 800cbde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbe2:	3501      	adds	r5, #1
 800cbe4:	e7c3      	b.n	800cb6e <_printf_common+0x46>
 800cbe6:	18e1      	adds	r1, r4, r3
 800cbe8:	1c5a      	adds	r2, r3, #1
 800cbea:	2030      	movs	r0, #48	; 0x30
 800cbec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cbf0:	4422      	add	r2, r4
 800cbf2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cbf6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cbfa:	3302      	adds	r3, #2
 800cbfc:	e7c5      	b.n	800cb8a <_printf_common+0x62>
 800cbfe:	2301      	movs	r3, #1
 800cc00:	4622      	mov	r2, r4
 800cc02:	4639      	mov	r1, r7
 800cc04:	4630      	mov	r0, r6
 800cc06:	47c0      	blx	r8
 800cc08:	3001      	adds	r0, #1
 800cc0a:	d0e6      	beq.n	800cbda <_printf_common+0xb2>
 800cc0c:	f109 0901 	add.w	r9, r9, #1
 800cc10:	e7d8      	b.n	800cbc4 <_printf_common+0x9c>
	...

0800cc14 <_printf_i>:
 800cc14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cc18:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800cc1c:	460c      	mov	r4, r1
 800cc1e:	7e09      	ldrb	r1, [r1, #24]
 800cc20:	b085      	sub	sp, #20
 800cc22:	296e      	cmp	r1, #110	; 0x6e
 800cc24:	4617      	mov	r7, r2
 800cc26:	4606      	mov	r6, r0
 800cc28:	4698      	mov	r8, r3
 800cc2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc2c:	f000 80b3 	beq.w	800cd96 <_printf_i+0x182>
 800cc30:	d822      	bhi.n	800cc78 <_printf_i+0x64>
 800cc32:	2963      	cmp	r1, #99	; 0x63
 800cc34:	d036      	beq.n	800cca4 <_printf_i+0x90>
 800cc36:	d80a      	bhi.n	800cc4e <_printf_i+0x3a>
 800cc38:	2900      	cmp	r1, #0
 800cc3a:	f000 80b9 	beq.w	800cdb0 <_printf_i+0x19c>
 800cc3e:	2958      	cmp	r1, #88	; 0x58
 800cc40:	f000 8083 	beq.w	800cd4a <_printf_i+0x136>
 800cc44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cc48:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800cc4c:	e032      	b.n	800ccb4 <_printf_i+0xa0>
 800cc4e:	2964      	cmp	r1, #100	; 0x64
 800cc50:	d001      	beq.n	800cc56 <_printf_i+0x42>
 800cc52:	2969      	cmp	r1, #105	; 0x69
 800cc54:	d1f6      	bne.n	800cc44 <_printf_i+0x30>
 800cc56:	6820      	ldr	r0, [r4, #0]
 800cc58:	6813      	ldr	r3, [r2, #0]
 800cc5a:	0605      	lsls	r5, r0, #24
 800cc5c:	f103 0104 	add.w	r1, r3, #4
 800cc60:	d52a      	bpl.n	800ccb8 <_printf_i+0xa4>
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	6011      	str	r1, [r2, #0]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	da03      	bge.n	800cc72 <_printf_i+0x5e>
 800cc6a:	222d      	movs	r2, #45	; 0x2d
 800cc6c:	425b      	negs	r3, r3
 800cc6e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800cc72:	486f      	ldr	r0, [pc, #444]	; (800ce30 <_printf_i+0x21c>)
 800cc74:	220a      	movs	r2, #10
 800cc76:	e039      	b.n	800ccec <_printf_i+0xd8>
 800cc78:	2973      	cmp	r1, #115	; 0x73
 800cc7a:	f000 809d 	beq.w	800cdb8 <_printf_i+0x1a4>
 800cc7e:	d808      	bhi.n	800cc92 <_printf_i+0x7e>
 800cc80:	296f      	cmp	r1, #111	; 0x6f
 800cc82:	d020      	beq.n	800ccc6 <_printf_i+0xb2>
 800cc84:	2970      	cmp	r1, #112	; 0x70
 800cc86:	d1dd      	bne.n	800cc44 <_printf_i+0x30>
 800cc88:	6823      	ldr	r3, [r4, #0]
 800cc8a:	f043 0320 	orr.w	r3, r3, #32
 800cc8e:	6023      	str	r3, [r4, #0]
 800cc90:	e003      	b.n	800cc9a <_printf_i+0x86>
 800cc92:	2975      	cmp	r1, #117	; 0x75
 800cc94:	d017      	beq.n	800ccc6 <_printf_i+0xb2>
 800cc96:	2978      	cmp	r1, #120	; 0x78
 800cc98:	d1d4      	bne.n	800cc44 <_printf_i+0x30>
 800cc9a:	2378      	movs	r3, #120	; 0x78
 800cc9c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cca0:	4864      	ldr	r0, [pc, #400]	; (800ce34 <_printf_i+0x220>)
 800cca2:	e055      	b.n	800cd50 <_printf_i+0x13c>
 800cca4:	6813      	ldr	r3, [r2, #0]
 800cca6:	1d19      	adds	r1, r3, #4
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	6011      	str	r1, [r2, #0]
 800ccac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ccb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ccb4:	2301      	movs	r3, #1
 800ccb6:	e08c      	b.n	800cdd2 <_printf_i+0x1be>
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	6011      	str	r1, [r2, #0]
 800ccbc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ccc0:	bf18      	it	ne
 800ccc2:	b21b      	sxthne	r3, r3
 800ccc4:	e7cf      	b.n	800cc66 <_printf_i+0x52>
 800ccc6:	6813      	ldr	r3, [r2, #0]
 800ccc8:	6825      	ldr	r5, [r4, #0]
 800ccca:	1d18      	adds	r0, r3, #4
 800cccc:	6010      	str	r0, [r2, #0]
 800ccce:	0628      	lsls	r0, r5, #24
 800ccd0:	d501      	bpl.n	800ccd6 <_printf_i+0xc2>
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	e002      	b.n	800ccdc <_printf_i+0xc8>
 800ccd6:	0668      	lsls	r0, r5, #25
 800ccd8:	d5fb      	bpl.n	800ccd2 <_printf_i+0xbe>
 800ccda:	881b      	ldrh	r3, [r3, #0]
 800ccdc:	4854      	ldr	r0, [pc, #336]	; (800ce30 <_printf_i+0x21c>)
 800ccde:	296f      	cmp	r1, #111	; 0x6f
 800cce0:	bf14      	ite	ne
 800cce2:	220a      	movne	r2, #10
 800cce4:	2208      	moveq	r2, #8
 800cce6:	2100      	movs	r1, #0
 800cce8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ccec:	6865      	ldr	r5, [r4, #4]
 800ccee:	60a5      	str	r5, [r4, #8]
 800ccf0:	2d00      	cmp	r5, #0
 800ccf2:	f2c0 8095 	blt.w	800ce20 <_printf_i+0x20c>
 800ccf6:	6821      	ldr	r1, [r4, #0]
 800ccf8:	f021 0104 	bic.w	r1, r1, #4
 800ccfc:	6021      	str	r1, [r4, #0]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d13d      	bne.n	800cd7e <_printf_i+0x16a>
 800cd02:	2d00      	cmp	r5, #0
 800cd04:	f040 808e 	bne.w	800ce24 <_printf_i+0x210>
 800cd08:	4665      	mov	r5, ip
 800cd0a:	2a08      	cmp	r2, #8
 800cd0c:	d10b      	bne.n	800cd26 <_printf_i+0x112>
 800cd0e:	6823      	ldr	r3, [r4, #0]
 800cd10:	07db      	lsls	r3, r3, #31
 800cd12:	d508      	bpl.n	800cd26 <_printf_i+0x112>
 800cd14:	6923      	ldr	r3, [r4, #16]
 800cd16:	6862      	ldr	r2, [r4, #4]
 800cd18:	429a      	cmp	r2, r3
 800cd1a:	bfde      	ittt	le
 800cd1c:	2330      	movle	r3, #48	; 0x30
 800cd1e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cd22:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cd26:	ebac 0305 	sub.w	r3, ip, r5
 800cd2a:	6123      	str	r3, [r4, #16]
 800cd2c:	f8cd 8000 	str.w	r8, [sp]
 800cd30:	463b      	mov	r3, r7
 800cd32:	aa03      	add	r2, sp, #12
 800cd34:	4621      	mov	r1, r4
 800cd36:	4630      	mov	r0, r6
 800cd38:	f7ff fef6 	bl	800cb28 <_printf_common>
 800cd3c:	3001      	adds	r0, #1
 800cd3e:	d14d      	bne.n	800cddc <_printf_i+0x1c8>
 800cd40:	f04f 30ff 	mov.w	r0, #4294967295
 800cd44:	b005      	add	sp, #20
 800cd46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd4a:	4839      	ldr	r0, [pc, #228]	; (800ce30 <_printf_i+0x21c>)
 800cd4c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800cd50:	6813      	ldr	r3, [r2, #0]
 800cd52:	6821      	ldr	r1, [r4, #0]
 800cd54:	1d1d      	adds	r5, r3, #4
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	6015      	str	r5, [r2, #0]
 800cd5a:	060a      	lsls	r2, r1, #24
 800cd5c:	d50b      	bpl.n	800cd76 <_printf_i+0x162>
 800cd5e:	07ca      	lsls	r2, r1, #31
 800cd60:	bf44      	itt	mi
 800cd62:	f041 0120 	orrmi.w	r1, r1, #32
 800cd66:	6021      	strmi	r1, [r4, #0]
 800cd68:	b91b      	cbnz	r3, 800cd72 <_printf_i+0x15e>
 800cd6a:	6822      	ldr	r2, [r4, #0]
 800cd6c:	f022 0220 	bic.w	r2, r2, #32
 800cd70:	6022      	str	r2, [r4, #0]
 800cd72:	2210      	movs	r2, #16
 800cd74:	e7b7      	b.n	800cce6 <_printf_i+0xd2>
 800cd76:	064d      	lsls	r5, r1, #25
 800cd78:	bf48      	it	mi
 800cd7a:	b29b      	uxthmi	r3, r3
 800cd7c:	e7ef      	b.n	800cd5e <_printf_i+0x14a>
 800cd7e:	4665      	mov	r5, ip
 800cd80:	fbb3 f1f2 	udiv	r1, r3, r2
 800cd84:	fb02 3311 	mls	r3, r2, r1, r3
 800cd88:	5cc3      	ldrb	r3, [r0, r3]
 800cd8a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800cd8e:	460b      	mov	r3, r1
 800cd90:	2900      	cmp	r1, #0
 800cd92:	d1f5      	bne.n	800cd80 <_printf_i+0x16c>
 800cd94:	e7b9      	b.n	800cd0a <_printf_i+0xf6>
 800cd96:	6813      	ldr	r3, [r2, #0]
 800cd98:	6825      	ldr	r5, [r4, #0]
 800cd9a:	6961      	ldr	r1, [r4, #20]
 800cd9c:	1d18      	adds	r0, r3, #4
 800cd9e:	6010      	str	r0, [r2, #0]
 800cda0:	0628      	lsls	r0, r5, #24
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	d501      	bpl.n	800cdaa <_printf_i+0x196>
 800cda6:	6019      	str	r1, [r3, #0]
 800cda8:	e002      	b.n	800cdb0 <_printf_i+0x19c>
 800cdaa:	066a      	lsls	r2, r5, #25
 800cdac:	d5fb      	bpl.n	800cda6 <_printf_i+0x192>
 800cdae:	8019      	strh	r1, [r3, #0]
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	6123      	str	r3, [r4, #16]
 800cdb4:	4665      	mov	r5, ip
 800cdb6:	e7b9      	b.n	800cd2c <_printf_i+0x118>
 800cdb8:	6813      	ldr	r3, [r2, #0]
 800cdba:	1d19      	adds	r1, r3, #4
 800cdbc:	6011      	str	r1, [r2, #0]
 800cdbe:	681d      	ldr	r5, [r3, #0]
 800cdc0:	6862      	ldr	r2, [r4, #4]
 800cdc2:	2100      	movs	r1, #0
 800cdc4:	4628      	mov	r0, r5
 800cdc6:	f7f3 fa13 	bl	80001f0 <memchr>
 800cdca:	b108      	cbz	r0, 800cdd0 <_printf_i+0x1bc>
 800cdcc:	1b40      	subs	r0, r0, r5
 800cdce:	6060      	str	r0, [r4, #4]
 800cdd0:	6863      	ldr	r3, [r4, #4]
 800cdd2:	6123      	str	r3, [r4, #16]
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cdda:	e7a7      	b.n	800cd2c <_printf_i+0x118>
 800cddc:	6923      	ldr	r3, [r4, #16]
 800cdde:	462a      	mov	r2, r5
 800cde0:	4639      	mov	r1, r7
 800cde2:	4630      	mov	r0, r6
 800cde4:	47c0      	blx	r8
 800cde6:	3001      	adds	r0, #1
 800cde8:	d0aa      	beq.n	800cd40 <_printf_i+0x12c>
 800cdea:	6823      	ldr	r3, [r4, #0]
 800cdec:	079b      	lsls	r3, r3, #30
 800cdee:	d413      	bmi.n	800ce18 <_printf_i+0x204>
 800cdf0:	68e0      	ldr	r0, [r4, #12]
 800cdf2:	9b03      	ldr	r3, [sp, #12]
 800cdf4:	4298      	cmp	r0, r3
 800cdf6:	bfb8      	it	lt
 800cdf8:	4618      	movlt	r0, r3
 800cdfa:	e7a3      	b.n	800cd44 <_printf_i+0x130>
 800cdfc:	2301      	movs	r3, #1
 800cdfe:	464a      	mov	r2, r9
 800ce00:	4639      	mov	r1, r7
 800ce02:	4630      	mov	r0, r6
 800ce04:	47c0      	blx	r8
 800ce06:	3001      	adds	r0, #1
 800ce08:	d09a      	beq.n	800cd40 <_printf_i+0x12c>
 800ce0a:	3501      	adds	r5, #1
 800ce0c:	68e3      	ldr	r3, [r4, #12]
 800ce0e:	9a03      	ldr	r2, [sp, #12]
 800ce10:	1a9b      	subs	r3, r3, r2
 800ce12:	42ab      	cmp	r3, r5
 800ce14:	dcf2      	bgt.n	800cdfc <_printf_i+0x1e8>
 800ce16:	e7eb      	b.n	800cdf0 <_printf_i+0x1dc>
 800ce18:	2500      	movs	r5, #0
 800ce1a:	f104 0919 	add.w	r9, r4, #25
 800ce1e:	e7f5      	b.n	800ce0c <_printf_i+0x1f8>
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d1ac      	bne.n	800cd7e <_printf_i+0x16a>
 800ce24:	7803      	ldrb	r3, [r0, #0]
 800ce26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ce2a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ce2e:	e76c      	b.n	800cd0a <_printf_i+0xf6>
 800ce30:	08011126 	.word	0x08011126
 800ce34:	08011137 	.word	0x08011137

0800ce38 <_scanf_float>:
 800ce38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce3c:	469a      	mov	sl, r3
 800ce3e:	688b      	ldr	r3, [r1, #8]
 800ce40:	4616      	mov	r6, r2
 800ce42:	1e5a      	subs	r2, r3, #1
 800ce44:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ce48:	b087      	sub	sp, #28
 800ce4a:	bf83      	ittte	hi
 800ce4c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800ce50:	189b      	addhi	r3, r3, r2
 800ce52:	9301      	strhi	r3, [sp, #4]
 800ce54:	2300      	movls	r3, #0
 800ce56:	bf86      	itte	hi
 800ce58:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ce5c:	608b      	strhi	r3, [r1, #8]
 800ce5e:	9301      	strls	r3, [sp, #4]
 800ce60:	680b      	ldr	r3, [r1, #0]
 800ce62:	4688      	mov	r8, r1
 800ce64:	f04f 0b00 	mov.w	fp, #0
 800ce68:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ce6c:	f848 3b1c 	str.w	r3, [r8], #28
 800ce70:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800ce74:	4607      	mov	r7, r0
 800ce76:	460c      	mov	r4, r1
 800ce78:	4645      	mov	r5, r8
 800ce7a:	465a      	mov	r2, fp
 800ce7c:	46d9      	mov	r9, fp
 800ce7e:	f8cd b008 	str.w	fp, [sp, #8]
 800ce82:	68a1      	ldr	r1, [r4, #8]
 800ce84:	b181      	cbz	r1, 800cea8 <_scanf_float+0x70>
 800ce86:	6833      	ldr	r3, [r6, #0]
 800ce88:	781b      	ldrb	r3, [r3, #0]
 800ce8a:	2b49      	cmp	r3, #73	; 0x49
 800ce8c:	d071      	beq.n	800cf72 <_scanf_float+0x13a>
 800ce8e:	d84d      	bhi.n	800cf2c <_scanf_float+0xf4>
 800ce90:	2b39      	cmp	r3, #57	; 0x39
 800ce92:	d840      	bhi.n	800cf16 <_scanf_float+0xde>
 800ce94:	2b31      	cmp	r3, #49	; 0x31
 800ce96:	f080 8088 	bcs.w	800cfaa <_scanf_float+0x172>
 800ce9a:	2b2d      	cmp	r3, #45	; 0x2d
 800ce9c:	f000 8090 	beq.w	800cfc0 <_scanf_float+0x188>
 800cea0:	d815      	bhi.n	800cece <_scanf_float+0x96>
 800cea2:	2b2b      	cmp	r3, #43	; 0x2b
 800cea4:	f000 808c 	beq.w	800cfc0 <_scanf_float+0x188>
 800cea8:	f1b9 0f00 	cmp.w	r9, #0
 800ceac:	d003      	beq.n	800ceb6 <_scanf_float+0x7e>
 800ceae:	6823      	ldr	r3, [r4, #0]
 800ceb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ceb4:	6023      	str	r3, [r4, #0]
 800ceb6:	3a01      	subs	r2, #1
 800ceb8:	2a01      	cmp	r2, #1
 800ceba:	f200 80ea 	bhi.w	800d092 <_scanf_float+0x25a>
 800cebe:	4545      	cmp	r5, r8
 800cec0:	f200 80dc 	bhi.w	800d07c <_scanf_float+0x244>
 800cec4:	2601      	movs	r6, #1
 800cec6:	4630      	mov	r0, r6
 800cec8:	b007      	add	sp, #28
 800ceca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cece:	2b2e      	cmp	r3, #46	; 0x2e
 800ced0:	f000 809f 	beq.w	800d012 <_scanf_float+0x1da>
 800ced4:	2b30      	cmp	r3, #48	; 0x30
 800ced6:	d1e7      	bne.n	800cea8 <_scanf_float+0x70>
 800ced8:	6820      	ldr	r0, [r4, #0]
 800ceda:	f410 7f80 	tst.w	r0, #256	; 0x100
 800cede:	d064      	beq.n	800cfaa <_scanf_float+0x172>
 800cee0:	9b01      	ldr	r3, [sp, #4]
 800cee2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800cee6:	6020      	str	r0, [r4, #0]
 800cee8:	f109 0901 	add.w	r9, r9, #1
 800ceec:	b11b      	cbz	r3, 800cef6 <_scanf_float+0xbe>
 800ceee:	3b01      	subs	r3, #1
 800cef0:	3101      	adds	r1, #1
 800cef2:	9301      	str	r3, [sp, #4]
 800cef4:	60a1      	str	r1, [r4, #8]
 800cef6:	68a3      	ldr	r3, [r4, #8]
 800cef8:	3b01      	subs	r3, #1
 800cefa:	60a3      	str	r3, [r4, #8]
 800cefc:	6923      	ldr	r3, [r4, #16]
 800cefe:	3301      	adds	r3, #1
 800cf00:	6123      	str	r3, [r4, #16]
 800cf02:	6873      	ldr	r3, [r6, #4]
 800cf04:	3b01      	subs	r3, #1
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	6073      	str	r3, [r6, #4]
 800cf0a:	f340 80ac 	ble.w	800d066 <_scanf_float+0x22e>
 800cf0e:	6833      	ldr	r3, [r6, #0]
 800cf10:	3301      	adds	r3, #1
 800cf12:	6033      	str	r3, [r6, #0]
 800cf14:	e7b5      	b.n	800ce82 <_scanf_float+0x4a>
 800cf16:	2b45      	cmp	r3, #69	; 0x45
 800cf18:	f000 8085 	beq.w	800d026 <_scanf_float+0x1ee>
 800cf1c:	2b46      	cmp	r3, #70	; 0x46
 800cf1e:	d06a      	beq.n	800cff6 <_scanf_float+0x1be>
 800cf20:	2b41      	cmp	r3, #65	; 0x41
 800cf22:	d1c1      	bne.n	800cea8 <_scanf_float+0x70>
 800cf24:	2a01      	cmp	r2, #1
 800cf26:	d1bf      	bne.n	800cea8 <_scanf_float+0x70>
 800cf28:	2202      	movs	r2, #2
 800cf2a:	e046      	b.n	800cfba <_scanf_float+0x182>
 800cf2c:	2b65      	cmp	r3, #101	; 0x65
 800cf2e:	d07a      	beq.n	800d026 <_scanf_float+0x1ee>
 800cf30:	d818      	bhi.n	800cf64 <_scanf_float+0x12c>
 800cf32:	2b54      	cmp	r3, #84	; 0x54
 800cf34:	d066      	beq.n	800d004 <_scanf_float+0x1cc>
 800cf36:	d811      	bhi.n	800cf5c <_scanf_float+0x124>
 800cf38:	2b4e      	cmp	r3, #78	; 0x4e
 800cf3a:	d1b5      	bne.n	800cea8 <_scanf_float+0x70>
 800cf3c:	2a00      	cmp	r2, #0
 800cf3e:	d146      	bne.n	800cfce <_scanf_float+0x196>
 800cf40:	f1b9 0f00 	cmp.w	r9, #0
 800cf44:	d145      	bne.n	800cfd2 <_scanf_float+0x19a>
 800cf46:	6821      	ldr	r1, [r4, #0]
 800cf48:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800cf4c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800cf50:	d13f      	bne.n	800cfd2 <_scanf_float+0x19a>
 800cf52:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800cf56:	6021      	str	r1, [r4, #0]
 800cf58:	2201      	movs	r2, #1
 800cf5a:	e02e      	b.n	800cfba <_scanf_float+0x182>
 800cf5c:	2b59      	cmp	r3, #89	; 0x59
 800cf5e:	d01e      	beq.n	800cf9e <_scanf_float+0x166>
 800cf60:	2b61      	cmp	r3, #97	; 0x61
 800cf62:	e7de      	b.n	800cf22 <_scanf_float+0xea>
 800cf64:	2b6e      	cmp	r3, #110	; 0x6e
 800cf66:	d0e9      	beq.n	800cf3c <_scanf_float+0x104>
 800cf68:	d815      	bhi.n	800cf96 <_scanf_float+0x15e>
 800cf6a:	2b66      	cmp	r3, #102	; 0x66
 800cf6c:	d043      	beq.n	800cff6 <_scanf_float+0x1be>
 800cf6e:	2b69      	cmp	r3, #105	; 0x69
 800cf70:	d19a      	bne.n	800cea8 <_scanf_float+0x70>
 800cf72:	f1bb 0f00 	cmp.w	fp, #0
 800cf76:	d138      	bne.n	800cfea <_scanf_float+0x1b2>
 800cf78:	f1b9 0f00 	cmp.w	r9, #0
 800cf7c:	d197      	bne.n	800ceae <_scanf_float+0x76>
 800cf7e:	6821      	ldr	r1, [r4, #0]
 800cf80:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800cf84:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800cf88:	d195      	bne.n	800ceb6 <_scanf_float+0x7e>
 800cf8a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800cf8e:	6021      	str	r1, [r4, #0]
 800cf90:	f04f 0b01 	mov.w	fp, #1
 800cf94:	e011      	b.n	800cfba <_scanf_float+0x182>
 800cf96:	2b74      	cmp	r3, #116	; 0x74
 800cf98:	d034      	beq.n	800d004 <_scanf_float+0x1cc>
 800cf9a:	2b79      	cmp	r3, #121	; 0x79
 800cf9c:	d184      	bne.n	800cea8 <_scanf_float+0x70>
 800cf9e:	f1bb 0f07 	cmp.w	fp, #7
 800cfa2:	d181      	bne.n	800cea8 <_scanf_float+0x70>
 800cfa4:	f04f 0b08 	mov.w	fp, #8
 800cfa8:	e007      	b.n	800cfba <_scanf_float+0x182>
 800cfaa:	eb12 0f0b 	cmn.w	r2, fp
 800cfae:	f47f af7b 	bne.w	800cea8 <_scanf_float+0x70>
 800cfb2:	6821      	ldr	r1, [r4, #0]
 800cfb4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800cfb8:	6021      	str	r1, [r4, #0]
 800cfba:	702b      	strb	r3, [r5, #0]
 800cfbc:	3501      	adds	r5, #1
 800cfbe:	e79a      	b.n	800cef6 <_scanf_float+0xbe>
 800cfc0:	6821      	ldr	r1, [r4, #0]
 800cfc2:	0608      	lsls	r0, r1, #24
 800cfc4:	f57f af70 	bpl.w	800cea8 <_scanf_float+0x70>
 800cfc8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800cfcc:	e7f4      	b.n	800cfb8 <_scanf_float+0x180>
 800cfce:	2a02      	cmp	r2, #2
 800cfd0:	d047      	beq.n	800d062 <_scanf_float+0x22a>
 800cfd2:	f1bb 0f01 	cmp.w	fp, #1
 800cfd6:	d003      	beq.n	800cfe0 <_scanf_float+0x1a8>
 800cfd8:	f1bb 0f04 	cmp.w	fp, #4
 800cfdc:	f47f af64 	bne.w	800cea8 <_scanf_float+0x70>
 800cfe0:	f10b 0b01 	add.w	fp, fp, #1
 800cfe4:	fa5f fb8b 	uxtb.w	fp, fp
 800cfe8:	e7e7      	b.n	800cfba <_scanf_float+0x182>
 800cfea:	f1bb 0f03 	cmp.w	fp, #3
 800cfee:	d0f7      	beq.n	800cfe0 <_scanf_float+0x1a8>
 800cff0:	f1bb 0f05 	cmp.w	fp, #5
 800cff4:	e7f2      	b.n	800cfdc <_scanf_float+0x1a4>
 800cff6:	f1bb 0f02 	cmp.w	fp, #2
 800cffa:	f47f af55 	bne.w	800cea8 <_scanf_float+0x70>
 800cffe:	f04f 0b03 	mov.w	fp, #3
 800d002:	e7da      	b.n	800cfba <_scanf_float+0x182>
 800d004:	f1bb 0f06 	cmp.w	fp, #6
 800d008:	f47f af4e 	bne.w	800cea8 <_scanf_float+0x70>
 800d00c:	f04f 0b07 	mov.w	fp, #7
 800d010:	e7d3      	b.n	800cfba <_scanf_float+0x182>
 800d012:	6821      	ldr	r1, [r4, #0]
 800d014:	0588      	lsls	r0, r1, #22
 800d016:	f57f af47 	bpl.w	800cea8 <_scanf_float+0x70>
 800d01a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800d01e:	6021      	str	r1, [r4, #0]
 800d020:	f8cd 9008 	str.w	r9, [sp, #8]
 800d024:	e7c9      	b.n	800cfba <_scanf_float+0x182>
 800d026:	6821      	ldr	r1, [r4, #0]
 800d028:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800d02c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800d030:	d006      	beq.n	800d040 <_scanf_float+0x208>
 800d032:	0548      	lsls	r0, r1, #21
 800d034:	f57f af38 	bpl.w	800cea8 <_scanf_float+0x70>
 800d038:	f1b9 0f00 	cmp.w	r9, #0
 800d03c:	f43f af3b 	beq.w	800ceb6 <_scanf_float+0x7e>
 800d040:	0588      	lsls	r0, r1, #22
 800d042:	bf58      	it	pl
 800d044:	9802      	ldrpl	r0, [sp, #8]
 800d046:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800d04a:	bf58      	it	pl
 800d04c:	eba9 0000 	subpl.w	r0, r9, r0
 800d050:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800d054:	bf58      	it	pl
 800d056:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800d05a:	6021      	str	r1, [r4, #0]
 800d05c:	f04f 0900 	mov.w	r9, #0
 800d060:	e7ab      	b.n	800cfba <_scanf_float+0x182>
 800d062:	2203      	movs	r2, #3
 800d064:	e7a9      	b.n	800cfba <_scanf_float+0x182>
 800d066:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d06a:	9205      	str	r2, [sp, #20]
 800d06c:	4631      	mov	r1, r6
 800d06e:	4638      	mov	r0, r7
 800d070:	4798      	blx	r3
 800d072:	9a05      	ldr	r2, [sp, #20]
 800d074:	2800      	cmp	r0, #0
 800d076:	f43f af04 	beq.w	800ce82 <_scanf_float+0x4a>
 800d07a:	e715      	b.n	800cea8 <_scanf_float+0x70>
 800d07c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d080:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d084:	4632      	mov	r2, r6
 800d086:	4638      	mov	r0, r7
 800d088:	4798      	blx	r3
 800d08a:	6923      	ldr	r3, [r4, #16]
 800d08c:	3b01      	subs	r3, #1
 800d08e:	6123      	str	r3, [r4, #16]
 800d090:	e715      	b.n	800cebe <_scanf_float+0x86>
 800d092:	f10b 33ff 	add.w	r3, fp, #4294967295
 800d096:	2b06      	cmp	r3, #6
 800d098:	d80a      	bhi.n	800d0b0 <_scanf_float+0x278>
 800d09a:	f1bb 0f02 	cmp.w	fp, #2
 800d09e:	d968      	bls.n	800d172 <_scanf_float+0x33a>
 800d0a0:	f1ab 0b03 	sub.w	fp, fp, #3
 800d0a4:	fa5f fb8b 	uxtb.w	fp, fp
 800d0a8:	eba5 0b0b 	sub.w	fp, r5, fp
 800d0ac:	455d      	cmp	r5, fp
 800d0ae:	d14b      	bne.n	800d148 <_scanf_float+0x310>
 800d0b0:	6823      	ldr	r3, [r4, #0]
 800d0b2:	05da      	lsls	r2, r3, #23
 800d0b4:	d51f      	bpl.n	800d0f6 <_scanf_float+0x2be>
 800d0b6:	055b      	lsls	r3, r3, #21
 800d0b8:	d468      	bmi.n	800d18c <_scanf_float+0x354>
 800d0ba:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d0be:	6923      	ldr	r3, [r4, #16]
 800d0c0:	2965      	cmp	r1, #101	; 0x65
 800d0c2:	f103 33ff 	add.w	r3, r3, #4294967295
 800d0c6:	f105 3bff 	add.w	fp, r5, #4294967295
 800d0ca:	6123      	str	r3, [r4, #16]
 800d0cc:	d00d      	beq.n	800d0ea <_scanf_float+0x2b2>
 800d0ce:	2945      	cmp	r1, #69	; 0x45
 800d0d0:	d00b      	beq.n	800d0ea <_scanf_float+0x2b2>
 800d0d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d0d6:	4632      	mov	r2, r6
 800d0d8:	4638      	mov	r0, r7
 800d0da:	4798      	blx	r3
 800d0dc:	6923      	ldr	r3, [r4, #16]
 800d0de:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800d0e2:	3b01      	subs	r3, #1
 800d0e4:	f1a5 0b02 	sub.w	fp, r5, #2
 800d0e8:	6123      	str	r3, [r4, #16]
 800d0ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d0ee:	4632      	mov	r2, r6
 800d0f0:	4638      	mov	r0, r7
 800d0f2:	4798      	blx	r3
 800d0f4:	465d      	mov	r5, fp
 800d0f6:	6826      	ldr	r6, [r4, #0]
 800d0f8:	f016 0610 	ands.w	r6, r6, #16
 800d0fc:	d17a      	bne.n	800d1f4 <_scanf_float+0x3bc>
 800d0fe:	702e      	strb	r6, [r5, #0]
 800d100:	6823      	ldr	r3, [r4, #0]
 800d102:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800d106:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d10a:	d142      	bne.n	800d192 <_scanf_float+0x35a>
 800d10c:	9b02      	ldr	r3, [sp, #8]
 800d10e:	eba9 0303 	sub.w	r3, r9, r3
 800d112:	425a      	negs	r2, r3
 800d114:	2b00      	cmp	r3, #0
 800d116:	d149      	bne.n	800d1ac <_scanf_float+0x374>
 800d118:	2200      	movs	r2, #0
 800d11a:	4641      	mov	r1, r8
 800d11c:	4638      	mov	r0, r7
 800d11e:	f000 fec3 	bl	800dea8 <_strtod_r>
 800d122:	6825      	ldr	r5, [r4, #0]
 800d124:	f8da 3000 	ldr.w	r3, [sl]
 800d128:	f015 0f02 	tst.w	r5, #2
 800d12c:	f103 0204 	add.w	r2, r3, #4
 800d130:	ec59 8b10 	vmov	r8, r9, d0
 800d134:	f8ca 2000 	str.w	r2, [sl]
 800d138:	d043      	beq.n	800d1c2 <_scanf_float+0x38a>
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	e9c3 8900 	strd	r8, r9, [r3]
 800d140:	68e3      	ldr	r3, [r4, #12]
 800d142:	3301      	adds	r3, #1
 800d144:	60e3      	str	r3, [r4, #12]
 800d146:	e6be      	b.n	800cec6 <_scanf_float+0x8e>
 800d148:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d14c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d150:	4632      	mov	r2, r6
 800d152:	4638      	mov	r0, r7
 800d154:	4798      	blx	r3
 800d156:	6923      	ldr	r3, [r4, #16]
 800d158:	3b01      	subs	r3, #1
 800d15a:	6123      	str	r3, [r4, #16]
 800d15c:	e7a6      	b.n	800d0ac <_scanf_float+0x274>
 800d15e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d162:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d166:	4632      	mov	r2, r6
 800d168:	4638      	mov	r0, r7
 800d16a:	4798      	blx	r3
 800d16c:	6923      	ldr	r3, [r4, #16]
 800d16e:	3b01      	subs	r3, #1
 800d170:	6123      	str	r3, [r4, #16]
 800d172:	4545      	cmp	r5, r8
 800d174:	d8f3      	bhi.n	800d15e <_scanf_float+0x326>
 800d176:	e6a5      	b.n	800cec4 <_scanf_float+0x8c>
 800d178:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d17c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800d180:	4632      	mov	r2, r6
 800d182:	4638      	mov	r0, r7
 800d184:	4798      	blx	r3
 800d186:	6923      	ldr	r3, [r4, #16]
 800d188:	3b01      	subs	r3, #1
 800d18a:	6123      	str	r3, [r4, #16]
 800d18c:	4545      	cmp	r5, r8
 800d18e:	d8f3      	bhi.n	800d178 <_scanf_float+0x340>
 800d190:	e698      	b.n	800cec4 <_scanf_float+0x8c>
 800d192:	9b03      	ldr	r3, [sp, #12]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d0bf      	beq.n	800d118 <_scanf_float+0x2e0>
 800d198:	9904      	ldr	r1, [sp, #16]
 800d19a:	230a      	movs	r3, #10
 800d19c:	4632      	mov	r2, r6
 800d19e:	3101      	adds	r1, #1
 800d1a0:	4638      	mov	r0, r7
 800d1a2:	f000 ff0d 	bl	800dfc0 <_strtol_r>
 800d1a6:	9b03      	ldr	r3, [sp, #12]
 800d1a8:	9d04      	ldr	r5, [sp, #16]
 800d1aa:	1ac2      	subs	r2, r0, r3
 800d1ac:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800d1b0:	429d      	cmp	r5, r3
 800d1b2:	bf28      	it	cs
 800d1b4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800d1b8:	490f      	ldr	r1, [pc, #60]	; (800d1f8 <_scanf_float+0x3c0>)
 800d1ba:	4628      	mov	r0, r5
 800d1bc:	f000 f83c 	bl	800d238 <siprintf>
 800d1c0:	e7aa      	b.n	800d118 <_scanf_float+0x2e0>
 800d1c2:	f015 0504 	ands.w	r5, r5, #4
 800d1c6:	d1b8      	bne.n	800d13a <_scanf_float+0x302>
 800d1c8:	681f      	ldr	r7, [r3, #0]
 800d1ca:	ee10 2a10 	vmov	r2, s0
 800d1ce:	464b      	mov	r3, r9
 800d1d0:	ee10 0a10 	vmov	r0, s0
 800d1d4:	4649      	mov	r1, r9
 800d1d6:	f7f3 fcb1 	bl	8000b3c <__aeabi_dcmpun>
 800d1da:	b128      	cbz	r0, 800d1e8 <_scanf_float+0x3b0>
 800d1dc:	4628      	mov	r0, r5
 800d1de:	f000 f825 	bl	800d22c <nanf>
 800d1e2:	ed87 0a00 	vstr	s0, [r7]
 800d1e6:	e7ab      	b.n	800d140 <_scanf_float+0x308>
 800d1e8:	4640      	mov	r0, r8
 800d1ea:	4649      	mov	r1, r9
 800d1ec:	f7f3 fd04 	bl	8000bf8 <__aeabi_d2f>
 800d1f0:	6038      	str	r0, [r7, #0]
 800d1f2:	e7a5      	b.n	800d140 <_scanf_float+0x308>
 800d1f4:	2600      	movs	r6, #0
 800d1f6:	e666      	b.n	800cec6 <_scanf_float+0x8e>
 800d1f8:	08011148 	.word	0x08011148

0800d1fc <iprintf>:
 800d1fc:	b40f      	push	{r0, r1, r2, r3}
 800d1fe:	4b0a      	ldr	r3, [pc, #40]	; (800d228 <iprintf+0x2c>)
 800d200:	b513      	push	{r0, r1, r4, lr}
 800d202:	681c      	ldr	r4, [r3, #0]
 800d204:	b124      	cbz	r4, 800d210 <iprintf+0x14>
 800d206:	69a3      	ldr	r3, [r4, #24]
 800d208:	b913      	cbnz	r3, 800d210 <iprintf+0x14>
 800d20a:	4620      	mov	r0, r4
 800d20c:	f001 fd70 	bl	800ecf0 <__sinit>
 800d210:	ab05      	add	r3, sp, #20
 800d212:	9a04      	ldr	r2, [sp, #16]
 800d214:	68a1      	ldr	r1, [r4, #8]
 800d216:	9301      	str	r3, [sp, #4]
 800d218:	4620      	mov	r0, r4
 800d21a:	f002 ff79 	bl	8010110 <_vfiprintf_r>
 800d21e:	b002      	add	sp, #8
 800d220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d224:	b004      	add	sp, #16
 800d226:	4770      	bx	lr
 800d228:	200002cc 	.word	0x200002cc

0800d22c <nanf>:
 800d22c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d234 <nanf+0x8>
 800d230:	4770      	bx	lr
 800d232:	bf00      	nop
 800d234:	7fc00000 	.word	0x7fc00000

0800d238 <siprintf>:
 800d238:	b40e      	push	{r1, r2, r3}
 800d23a:	b500      	push	{lr}
 800d23c:	b09c      	sub	sp, #112	; 0x70
 800d23e:	ab1d      	add	r3, sp, #116	; 0x74
 800d240:	9002      	str	r0, [sp, #8]
 800d242:	9006      	str	r0, [sp, #24]
 800d244:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d248:	4809      	ldr	r0, [pc, #36]	; (800d270 <siprintf+0x38>)
 800d24a:	9107      	str	r1, [sp, #28]
 800d24c:	9104      	str	r1, [sp, #16]
 800d24e:	4909      	ldr	r1, [pc, #36]	; (800d274 <siprintf+0x3c>)
 800d250:	f853 2b04 	ldr.w	r2, [r3], #4
 800d254:	9105      	str	r1, [sp, #20]
 800d256:	6800      	ldr	r0, [r0, #0]
 800d258:	9301      	str	r3, [sp, #4]
 800d25a:	a902      	add	r1, sp, #8
 800d25c:	f002 fe36 	bl	800fecc <_svfiprintf_r>
 800d260:	9b02      	ldr	r3, [sp, #8]
 800d262:	2200      	movs	r2, #0
 800d264:	701a      	strb	r2, [r3, #0]
 800d266:	b01c      	add	sp, #112	; 0x70
 800d268:	f85d eb04 	ldr.w	lr, [sp], #4
 800d26c:	b003      	add	sp, #12
 800d26e:	4770      	bx	lr
 800d270:	200002cc 	.word	0x200002cc
 800d274:	ffff0208 	.word	0xffff0208

0800d278 <strcpy>:
 800d278:	4603      	mov	r3, r0
 800d27a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d27e:	f803 2b01 	strb.w	r2, [r3], #1
 800d282:	2a00      	cmp	r2, #0
 800d284:	d1f9      	bne.n	800d27a <strcpy+0x2>
 800d286:	4770      	bx	lr

0800d288 <sulp>:
 800d288:	b570      	push	{r4, r5, r6, lr}
 800d28a:	4604      	mov	r4, r0
 800d28c:	460d      	mov	r5, r1
 800d28e:	ec45 4b10 	vmov	d0, r4, r5
 800d292:	4616      	mov	r6, r2
 800d294:	f002 fbd6 	bl	800fa44 <__ulp>
 800d298:	ec51 0b10 	vmov	r0, r1, d0
 800d29c:	b17e      	cbz	r6, 800d2be <sulp+0x36>
 800d29e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d2a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	dd09      	ble.n	800d2be <sulp+0x36>
 800d2aa:	051b      	lsls	r3, r3, #20
 800d2ac:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800d2b0:	2400      	movs	r4, #0
 800d2b2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800d2b6:	4622      	mov	r2, r4
 800d2b8:	462b      	mov	r3, r5
 800d2ba:	f7f3 f9a5 	bl	8000608 <__aeabi_dmul>
 800d2be:	bd70      	pop	{r4, r5, r6, pc}

0800d2c0 <_strtod_l>:
 800d2c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2c4:	461f      	mov	r7, r3
 800d2c6:	b0a1      	sub	sp, #132	; 0x84
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	4681      	mov	r9, r0
 800d2cc:	4638      	mov	r0, r7
 800d2ce:	460e      	mov	r6, r1
 800d2d0:	9217      	str	r2, [sp, #92]	; 0x5c
 800d2d2:	931c      	str	r3, [sp, #112]	; 0x70
 800d2d4:	f002 f8bf 	bl	800f456 <__localeconv_l>
 800d2d8:	4680      	mov	r8, r0
 800d2da:	6800      	ldr	r0, [r0, #0]
 800d2dc:	f7f2 ff80 	bl	80001e0 <strlen>
 800d2e0:	f04f 0a00 	mov.w	sl, #0
 800d2e4:	4604      	mov	r4, r0
 800d2e6:	f04f 0b00 	mov.w	fp, #0
 800d2ea:	961b      	str	r6, [sp, #108]	; 0x6c
 800d2ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d2ee:	781a      	ldrb	r2, [r3, #0]
 800d2f0:	2a0d      	cmp	r2, #13
 800d2f2:	d832      	bhi.n	800d35a <_strtod_l+0x9a>
 800d2f4:	2a09      	cmp	r2, #9
 800d2f6:	d236      	bcs.n	800d366 <_strtod_l+0xa6>
 800d2f8:	2a00      	cmp	r2, #0
 800d2fa:	d03e      	beq.n	800d37a <_strtod_l+0xba>
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	930d      	str	r3, [sp, #52]	; 0x34
 800d300:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800d302:	782b      	ldrb	r3, [r5, #0]
 800d304:	2b30      	cmp	r3, #48	; 0x30
 800d306:	f040 80ac 	bne.w	800d462 <_strtod_l+0x1a2>
 800d30a:	786b      	ldrb	r3, [r5, #1]
 800d30c:	2b58      	cmp	r3, #88	; 0x58
 800d30e:	d001      	beq.n	800d314 <_strtod_l+0x54>
 800d310:	2b78      	cmp	r3, #120	; 0x78
 800d312:	d167      	bne.n	800d3e4 <_strtod_l+0x124>
 800d314:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d316:	9301      	str	r3, [sp, #4]
 800d318:	ab1c      	add	r3, sp, #112	; 0x70
 800d31a:	9300      	str	r3, [sp, #0]
 800d31c:	9702      	str	r7, [sp, #8]
 800d31e:	ab1d      	add	r3, sp, #116	; 0x74
 800d320:	4a88      	ldr	r2, [pc, #544]	; (800d544 <_strtod_l+0x284>)
 800d322:	a91b      	add	r1, sp, #108	; 0x6c
 800d324:	4648      	mov	r0, r9
 800d326:	f001 fdbc 	bl	800eea2 <__gethex>
 800d32a:	f010 0407 	ands.w	r4, r0, #7
 800d32e:	4606      	mov	r6, r0
 800d330:	d005      	beq.n	800d33e <_strtod_l+0x7e>
 800d332:	2c06      	cmp	r4, #6
 800d334:	d12b      	bne.n	800d38e <_strtod_l+0xce>
 800d336:	3501      	adds	r5, #1
 800d338:	2300      	movs	r3, #0
 800d33a:	951b      	str	r5, [sp, #108]	; 0x6c
 800d33c:	930d      	str	r3, [sp, #52]	; 0x34
 800d33e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d340:	2b00      	cmp	r3, #0
 800d342:	f040 859a 	bne.w	800de7a <_strtod_l+0xbba>
 800d346:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d348:	b1e3      	cbz	r3, 800d384 <_strtod_l+0xc4>
 800d34a:	4652      	mov	r2, sl
 800d34c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d350:	ec43 2b10 	vmov	d0, r2, r3
 800d354:	b021      	add	sp, #132	; 0x84
 800d356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d35a:	2a2b      	cmp	r2, #43	; 0x2b
 800d35c:	d015      	beq.n	800d38a <_strtod_l+0xca>
 800d35e:	2a2d      	cmp	r2, #45	; 0x2d
 800d360:	d004      	beq.n	800d36c <_strtod_l+0xac>
 800d362:	2a20      	cmp	r2, #32
 800d364:	d1ca      	bne.n	800d2fc <_strtod_l+0x3c>
 800d366:	3301      	adds	r3, #1
 800d368:	931b      	str	r3, [sp, #108]	; 0x6c
 800d36a:	e7bf      	b.n	800d2ec <_strtod_l+0x2c>
 800d36c:	2201      	movs	r2, #1
 800d36e:	920d      	str	r2, [sp, #52]	; 0x34
 800d370:	1c5a      	adds	r2, r3, #1
 800d372:	921b      	str	r2, [sp, #108]	; 0x6c
 800d374:	785b      	ldrb	r3, [r3, #1]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d1c2      	bne.n	800d300 <_strtod_l+0x40>
 800d37a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d37c:	961b      	str	r6, [sp, #108]	; 0x6c
 800d37e:	2b00      	cmp	r3, #0
 800d380:	f040 8579 	bne.w	800de76 <_strtod_l+0xbb6>
 800d384:	4652      	mov	r2, sl
 800d386:	465b      	mov	r3, fp
 800d388:	e7e2      	b.n	800d350 <_strtod_l+0x90>
 800d38a:	2200      	movs	r2, #0
 800d38c:	e7ef      	b.n	800d36e <_strtod_l+0xae>
 800d38e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d390:	b13a      	cbz	r2, 800d3a2 <_strtod_l+0xe2>
 800d392:	2135      	movs	r1, #53	; 0x35
 800d394:	a81e      	add	r0, sp, #120	; 0x78
 800d396:	f002 fc4d 	bl	800fc34 <__copybits>
 800d39a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d39c:	4648      	mov	r0, r9
 800d39e:	f002 f8b9 	bl	800f514 <_Bfree>
 800d3a2:	3c01      	subs	r4, #1
 800d3a4:	2c04      	cmp	r4, #4
 800d3a6:	d806      	bhi.n	800d3b6 <_strtod_l+0xf6>
 800d3a8:	e8df f004 	tbb	[pc, r4]
 800d3ac:	1714030a 	.word	0x1714030a
 800d3b0:	0a          	.byte	0x0a
 800d3b1:	00          	.byte	0x00
 800d3b2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800d3b6:	0730      	lsls	r0, r6, #28
 800d3b8:	d5c1      	bpl.n	800d33e <_strtod_l+0x7e>
 800d3ba:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800d3be:	e7be      	b.n	800d33e <_strtod_l+0x7e>
 800d3c0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800d3c4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800d3c6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800d3ca:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d3ce:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d3d2:	e7f0      	b.n	800d3b6 <_strtod_l+0xf6>
 800d3d4:	f8df b170 	ldr.w	fp, [pc, #368]	; 800d548 <_strtod_l+0x288>
 800d3d8:	e7ed      	b.n	800d3b6 <_strtod_l+0xf6>
 800d3da:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800d3de:	f04f 3aff 	mov.w	sl, #4294967295
 800d3e2:	e7e8      	b.n	800d3b6 <_strtod_l+0xf6>
 800d3e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d3e6:	1c5a      	adds	r2, r3, #1
 800d3e8:	921b      	str	r2, [sp, #108]	; 0x6c
 800d3ea:	785b      	ldrb	r3, [r3, #1]
 800d3ec:	2b30      	cmp	r3, #48	; 0x30
 800d3ee:	d0f9      	beq.n	800d3e4 <_strtod_l+0x124>
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d0a4      	beq.n	800d33e <_strtod_l+0x7e>
 800d3f4:	2301      	movs	r3, #1
 800d3f6:	2500      	movs	r5, #0
 800d3f8:	9306      	str	r3, [sp, #24]
 800d3fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d3fc:	9308      	str	r3, [sp, #32]
 800d3fe:	9507      	str	r5, [sp, #28]
 800d400:	9505      	str	r5, [sp, #20]
 800d402:	220a      	movs	r2, #10
 800d404:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800d406:	7807      	ldrb	r7, [r0, #0]
 800d408:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800d40c:	b2d9      	uxtb	r1, r3
 800d40e:	2909      	cmp	r1, #9
 800d410:	d929      	bls.n	800d466 <_strtod_l+0x1a6>
 800d412:	4622      	mov	r2, r4
 800d414:	f8d8 1000 	ldr.w	r1, [r8]
 800d418:	f002 ffe3 	bl	80103e2 <strncmp>
 800d41c:	2800      	cmp	r0, #0
 800d41e:	d031      	beq.n	800d484 <_strtod_l+0x1c4>
 800d420:	2000      	movs	r0, #0
 800d422:	9c05      	ldr	r4, [sp, #20]
 800d424:	9004      	str	r0, [sp, #16]
 800d426:	463b      	mov	r3, r7
 800d428:	4602      	mov	r2, r0
 800d42a:	2b65      	cmp	r3, #101	; 0x65
 800d42c:	d001      	beq.n	800d432 <_strtod_l+0x172>
 800d42e:	2b45      	cmp	r3, #69	; 0x45
 800d430:	d114      	bne.n	800d45c <_strtod_l+0x19c>
 800d432:	b924      	cbnz	r4, 800d43e <_strtod_l+0x17e>
 800d434:	b910      	cbnz	r0, 800d43c <_strtod_l+0x17c>
 800d436:	9b06      	ldr	r3, [sp, #24]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d09e      	beq.n	800d37a <_strtod_l+0xba>
 800d43c:	2400      	movs	r4, #0
 800d43e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800d440:	1c73      	adds	r3, r6, #1
 800d442:	931b      	str	r3, [sp, #108]	; 0x6c
 800d444:	7873      	ldrb	r3, [r6, #1]
 800d446:	2b2b      	cmp	r3, #43	; 0x2b
 800d448:	d078      	beq.n	800d53c <_strtod_l+0x27c>
 800d44a:	2b2d      	cmp	r3, #45	; 0x2d
 800d44c:	d070      	beq.n	800d530 <_strtod_l+0x270>
 800d44e:	f04f 0c00 	mov.w	ip, #0
 800d452:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800d456:	2f09      	cmp	r7, #9
 800d458:	d97c      	bls.n	800d554 <_strtod_l+0x294>
 800d45a:	961b      	str	r6, [sp, #108]	; 0x6c
 800d45c:	f04f 0e00 	mov.w	lr, #0
 800d460:	e09a      	b.n	800d598 <_strtod_l+0x2d8>
 800d462:	2300      	movs	r3, #0
 800d464:	e7c7      	b.n	800d3f6 <_strtod_l+0x136>
 800d466:	9905      	ldr	r1, [sp, #20]
 800d468:	2908      	cmp	r1, #8
 800d46a:	bfdd      	ittte	le
 800d46c:	9907      	ldrle	r1, [sp, #28]
 800d46e:	fb02 3301 	mlale	r3, r2, r1, r3
 800d472:	9307      	strle	r3, [sp, #28]
 800d474:	fb02 3505 	mlagt	r5, r2, r5, r3
 800d478:	9b05      	ldr	r3, [sp, #20]
 800d47a:	3001      	adds	r0, #1
 800d47c:	3301      	adds	r3, #1
 800d47e:	9305      	str	r3, [sp, #20]
 800d480:	901b      	str	r0, [sp, #108]	; 0x6c
 800d482:	e7bf      	b.n	800d404 <_strtod_l+0x144>
 800d484:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d486:	191a      	adds	r2, r3, r4
 800d488:	921b      	str	r2, [sp, #108]	; 0x6c
 800d48a:	9a05      	ldr	r2, [sp, #20]
 800d48c:	5d1b      	ldrb	r3, [r3, r4]
 800d48e:	2a00      	cmp	r2, #0
 800d490:	d037      	beq.n	800d502 <_strtod_l+0x242>
 800d492:	9c05      	ldr	r4, [sp, #20]
 800d494:	4602      	mov	r2, r0
 800d496:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d49a:	2909      	cmp	r1, #9
 800d49c:	d913      	bls.n	800d4c6 <_strtod_l+0x206>
 800d49e:	2101      	movs	r1, #1
 800d4a0:	9104      	str	r1, [sp, #16]
 800d4a2:	e7c2      	b.n	800d42a <_strtod_l+0x16a>
 800d4a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d4a6:	1c5a      	adds	r2, r3, #1
 800d4a8:	921b      	str	r2, [sp, #108]	; 0x6c
 800d4aa:	785b      	ldrb	r3, [r3, #1]
 800d4ac:	3001      	adds	r0, #1
 800d4ae:	2b30      	cmp	r3, #48	; 0x30
 800d4b0:	d0f8      	beq.n	800d4a4 <_strtod_l+0x1e4>
 800d4b2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800d4b6:	2a08      	cmp	r2, #8
 800d4b8:	f200 84e4 	bhi.w	800de84 <_strtod_l+0xbc4>
 800d4bc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d4be:	9208      	str	r2, [sp, #32]
 800d4c0:	4602      	mov	r2, r0
 800d4c2:	2000      	movs	r0, #0
 800d4c4:	4604      	mov	r4, r0
 800d4c6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800d4ca:	f100 0101 	add.w	r1, r0, #1
 800d4ce:	d012      	beq.n	800d4f6 <_strtod_l+0x236>
 800d4d0:	440a      	add	r2, r1
 800d4d2:	eb00 0c04 	add.w	ip, r0, r4
 800d4d6:	4621      	mov	r1, r4
 800d4d8:	270a      	movs	r7, #10
 800d4da:	458c      	cmp	ip, r1
 800d4dc:	d113      	bne.n	800d506 <_strtod_l+0x246>
 800d4de:	1821      	adds	r1, r4, r0
 800d4e0:	2908      	cmp	r1, #8
 800d4e2:	f104 0401 	add.w	r4, r4, #1
 800d4e6:	4404      	add	r4, r0
 800d4e8:	dc19      	bgt.n	800d51e <_strtod_l+0x25e>
 800d4ea:	9b07      	ldr	r3, [sp, #28]
 800d4ec:	210a      	movs	r1, #10
 800d4ee:	fb01 e303 	mla	r3, r1, r3, lr
 800d4f2:	9307      	str	r3, [sp, #28]
 800d4f4:	2100      	movs	r1, #0
 800d4f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d4f8:	1c58      	adds	r0, r3, #1
 800d4fa:	901b      	str	r0, [sp, #108]	; 0x6c
 800d4fc:	785b      	ldrb	r3, [r3, #1]
 800d4fe:	4608      	mov	r0, r1
 800d500:	e7c9      	b.n	800d496 <_strtod_l+0x1d6>
 800d502:	9805      	ldr	r0, [sp, #20]
 800d504:	e7d3      	b.n	800d4ae <_strtod_l+0x1ee>
 800d506:	2908      	cmp	r1, #8
 800d508:	f101 0101 	add.w	r1, r1, #1
 800d50c:	dc03      	bgt.n	800d516 <_strtod_l+0x256>
 800d50e:	9b07      	ldr	r3, [sp, #28]
 800d510:	437b      	muls	r3, r7
 800d512:	9307      	str	r3, [sp, #28]
 800d514:	e7e1      	b.n	800d4da <_strtod_l+0x21a>
 800d516:	2910      	cmp	r1, #16
 800d518:	bfd8      	it	le
 800d51a:	437d      	mulle	r5, r7
 800d51c:	e7dd      	b.n	800d4da <_strtod_l+0x21a>
 800d51e:	2c10      	cmp	r4, #16
 800d520:	bfdc      	itt	le
 800d522:	210a      	movle	r1, #10
 800d524:	fb01 e505 	mlale	r5, r1, r5, lr
 800d528:	e7e4      	b.n	800d4f4 <_strtod_l+0x234>
 800d52a:	2301      	movs	r3, #1
 800d52c:	9304      	str	r3, [sp, #16]
 800d52e:	e781      	b.n	800d434 <_strtod_l+0x174>
 800d530:	f04f 0c01 	mov.w	ip, #1
 800d534:	1cb3      	adds	r3, r6, #2
 800d536:	931b      	str	r3, [sp, #108]	; 0x6c
 800d538:	78b3      	ldrb	r3, [r6, #2]
 800d53a:	e78a      	b.n	800d452 <_strtod_l+0x192>
 800d53c:	f04f 0c00 	mov.w	ip, #0
 800d540:	e7f8      	b.n	800d534 <_strtod_l+0x274>
 800d542:	bf00      	nop
 800d544:	08011150 	.word	0x08011150
 800d548:	7ff00000 	.word	0x7ff00000
 800d54c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d54e:	1c5f      	adds	r7, r3, #1
 800d550:	971b      	str	r7, [sp, #108]	; 0x6c
 800d552:	785b      	ldrb	r3, [r3, #1]
 800d554:	2b30      	cmp	r3, #48	; 0x30
 800d556:	d0f9      	beq.n	800d54c <_strtod_l+0x28c>
 800d558:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800d55c:	2f08      	cmp	r7, #8
 800d55e:	f63f af7d 	bhi.w	800d45c <_strtod_l+0x19c>
 800d562:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800d566:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d568:	930a      	str	r3, [sp, #40]	; 0x28
 800d56a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d56c:	1c5f      	adds	r7, r3, #1
 800d56e:	971b      	str	r7, [sp, #108]	; 0x6c
 800d570:	785b      	ldrb	r3, [r3, #1]
 800d572:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800d576:	f1b8 0f09 	cmp.w	r8, #9
 800d57a:	d937      	bls.n	800d5ec <_strtod_l+0x32c>
 800d57c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d57e:	1a7f      	subs	r7, r7, r1
 800d580:	2f08      	cmp	r7, #8
 800d582:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800d586:	dc37      	bgt.n	800d5f8 <_strtod_l+0x338>
 800d588:	45be      	cmp	lr, r7
 800d58a:	bfa8      	it	ge
 800d58c:	46be      	movge	lr, r7
 800d58e:	f1bc 0f00 	cmp.w	ip, #0
 800d592:	d001      	beq.n	800d598 <_strtod_l+0x2d8>
 800d594:	f1ce 0e00 	rsb	lr, lr, #0
 800d598:	2c00      	cmp	r4, #0
 800d59a:	d151      	bne.n	800d640 <_strtod_l+0x380>
 800d59c:	2800      	cmp	r0, #0
 800d59e:	f47f aece 	bne.w	800d33e <_strtod_l+0x7e>
 800d5a2:	9a06      	ldr	r2, [sp, #24]
 800d5a4:	2a00      	cmp	r2, #0
 800d5a6:	f47f aeca 	bne.w	800d33e <_strtod_l+0x7e>
 800d5aa:	9a04      	ldr	r2, [sp, #16]
 800d5ac:	2a00      	cmp	r2, #0
 800d5ae:	f47f aee4 	bne.w	800d37a <_strtod_l+0xba>
 800d5b2:	2b4e      	cmp	r3, #78	; 0x4e
 800d5b4:	d027      	beq.n	800d606 <_strtod_l+0x346>
 800d5b6:	dc21      	bgt.n	800d5fc <_strtod_l+0x33c>
 800d5b8:	2b49      	cmp	r3, #73	; 0x49
 800d5ba:	f47f aede 	bne.w	800d37a <_strtod_l+0xba>
 800d5be:	49a0      	ldr	r1, [pc, #640]	; (800d840 <_strtod_l+0x580>)
 800d5c0:	a81b      	add	r0, sp, #108	; 0x6c
 800d5c2:	f001 fea1 	bl	800f308 <__match>
 800d5c6:	2800      	cmp	r0, #0
 800d5c8:	f43f aed7 	beq.w	800d37a <_strtod_l+0xba>
 800d5cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d5ce:	499d      	ldr	r1, [pc, #628]	; (800d844 <_strtod_l+0x584>)
 800d5d0:	3b01      	subs	r3, #1
 800d5d2:	a81b      	add	r0, sp, #108	; 0x6c
 800d5d4:	931b      	str	r3, [sp, #108]	; 0x6c
 800d5d6:	f001 fe97 	bl	800f308 <__match>
 800d5da:	b910      	cbnz	r0, 800d5e2 <_strtod_l+0x322>
 800d5dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d5de:	3301      	adds	r3, #1
 800d5e0:	931b      	str	r3, [sp, #108]	; 0x6c
 800d5e2:	f8df b274 	ldr.w	fp, [pc, #628]	; 800d858 <_strtod_l+0x598>
 800d5e6:	f04f 0a00 	mov.w	sl, #0
 800d5ea:	e6a8      	b.n	800d33e <_strtod_l+0x7e>
 800d5ec:	210a      	movs	r1, #10
 800d5ee:	fb01 3e0e 	mla	lr, r1, lr, r3
 800d5f2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800d5f6:	e7b8      	b.n	800d56a <_strtod_l+0x2aa>
 800d5f8:	46be      	mov	lr, r7
 800d5fa:	e7c8      	b.n	800d58e <_strtod_l+0x2ce>
 800d5fc:	2b69      	cmp	r3, #105	; 0x69
 800d5fe:	d0de      	beq.n	800d5be <_strtod_l+0x2fe>
 800d600:	2b6e      	cmp	r3, #110	; 0x6e
 800d602:	f47f aeba 	bne.w	800d37a <_strtod_l+0xba>
 800d606:	4990      	ldr	r1, [pc, #576]	; (800d848 <_strtod_l+0x588>)
 800d608:	a81b      	add	r0, sp, #108	; 0x6c
 800d60a:	f001 fe7d 	bl	800f308 <__match>
 800d60e:	2800      	cmp	r0, #0
 800d610:	f43f aeb3 	beq.w	800d37a <_strtod_l+0xba>
 800d614:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d616:	781b      	ldrb	r3, [r3, #0]
 800d618:	2b28      	cmp	r3, #40	; 0x28
 800d61a:	d10e      	bne.n	800d63a <_strtod_l+0x37a>
 800d61c:	aa1e      	add	r2, sp, #120	; 0x78
 800d61e:	498b      	ldr	r1, [pc, #556]	; (800d84c <_strtod_l+0x58c>)
 800d620:	a81b      	add	r0, sp, #108	; 0x6c
 800d622:	f001 fe85 	bl	800f330 <__hexnan>
 800d626:	2805      	cmp	r0, #5
 800d628:	d107      	bne.n	800d63a <_strtod_l+0x37a>
 800d62a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d62c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800d630:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800d634:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800d638:	e681      	b.n	800d33e <_strtod_l+0x7e>
 800d63a:	f8df b224 	ldr.w	fp, [pc, #548]	; 800d860 <_strtod_l+0x5a0>
 800d63e:	e7d2      	b.n	800d5e6 <_strtod_l+0x326>
 800d640:	ebae 0302 	sub.w	r3, lr, r2
 800d644:	9306      	str	r3, [sp, #24]
 800d646:	9b05      	ldr	r3, [sp, #20]
 800d648:	9807      	ldr	r0, [sp, #28]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	bf08      	it	eq
 800d64e:	4623      	moveq	r3, r4
 800d650:	2c10      	cmp	r4, #16
 800d652:	9305      	str	r3, [sp, #20]
 800d654:	46a0      	mov	r8, r4
 800d656:	bfa8      	it	ge
 800d658:	f04f 0810 	movge.w	r8, #16
 800d65c:	f7f2 ff5a 	bl	8000514 <__aeabi_ui2d>
 800d660:	2c09      	cmp	r4, #9
 800d662:	4682      	mov	sl, r0
 800d664:	468b      	mov	fp, r1
 800d666:	dc13      	bgt.n	800d690 <_strtod_l+0x3d0>
 800d668:	9b06      	ldr	r3, [sp, #24]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	f43f ae67 	beq.w	800d33e <_strtod_l+0x7e>
 800d670:	9b06      	ldr	r3, [sp, #24]
 800d672:	dd7a      	ble.n	800d76a <_strtod_l+0x4aa>
 800d674:	2b16      	cmp	r3, #22
 800d676:	dc61      	bgt.n	800d73c <_strtod_l+0x47c>
 800d678:	4a75      	ldr	r2, [pc, #468]	; (800d850 <_strtod_l+0x590>)
 800d67a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800d67e:	e9de 0100 	ldrd	r0, r1, [lr]
 800d682:	4652      	mov	r2, sl
 800d684:	465b      	mov	r3, fp
 800d686:	f7f2 ffbf 	bl	8000608 <__aeabi_dmul>
 800d68a:	4682      	mov	sl, r0
 800d68c:	468b      	mov	fp, r1
 800d68e:	e656      	b.n	800d33e <_strtod_l+0x7e>
 800d690:	4b6f      	ldr	r3, [pc, #444]	; (800d850 <_strtod_l+0x590>)
 800d692:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d696:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800d69a:	f7f2 ffb5 	bl	8000608 <__aeabi_dmul>
 800d69e:	4606      	mov	r6, r0
 800d6a0:	4628      	mov	r0, r5
 800d6a2:	460f      	mov	r7, r1
 800d6a4:	f7f2 ff36 	bl	8000514 <__aeabi_ui2d>
 800d6a8:	4602      	mov	r2, r0
 800d6aa:	460b      	mov	r3, r1
 800d6ac:	4630      	mov	r0, r6
 800d6ae:	4639      	mov	r1, r7
 800d6b0:	f7f2 fdf4 	bl	800029c <__adddf3>
 800d6b4:	2c0f      	cmp	r4, #15
 800d6b6:	4682      	mov	sl, r0
 800d6b8:	468b      	mov	fp, r1
 800d6ba:	ddd5      	ble.n	800d668 <_strtod_l+0x3a8>
 800d6bc:	9b06      	ldr	r3, [sp, #24]
 800d6be:	eba4 0808 	sub.w	r8, r4, r8
 800d6c2:	4498      	add	r8, r3
 800d6c4:	f1b8 0f00 	cmp.w	r8, #0
 800d6c8:	f340 8096 	ble.w	800d7f8 <_strtod_l+0x538>
 800d6cc:	f018 030f 	ands.w	r3, r8, #15
 800d6d0:	d00a      	beq.n	800d6e8 <_strtod_l+0x428>
 800d6d2:	495f      	ldr	r1, [pc, #380]	; (800d850 <_strtod_l+0x590>)
 800d6d4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d6d8:	4652      	mov	r2, sl
 800d6da:	465b      	mov	r3, fp
 800d6dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d6e0:	f7f2 ff92 	bl	8000608 <__aeabi_dmul>
 800d6e4:	4682      	mov	sl, r0
 800d6e6:	468b      	mov	fp, r1
 800d6e8:	f038 080f 	bics.w	r8, r8, #15
 800d6ec:	d073      	beq.n	800d7d6 <_strtod_l+0x516>
 800d6ee:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800d6f2:	dd47      	ble.n	800d784 <_strtod_l+0x4c4>
 800d6f4:	2400      	movs	r4, #0
 800d6f6:	46a0      	mov	r8, r4
 800d6f8:	9407      	str	r4, [sp, #28]
 800d6fa:	9405      	str	r4, [sp, #20]
 800d6fc:	2322      	movs	r3, #34	; 0x22
 800d6fe:	f8df b158 	ldr.w	fp, [pc, #344]	; 800d858 <_strtod_l+0x598>
 800d702:	f8c9 3000 	str.w	r3, [r9]
 800d706:	f04f 0a00 	mov.w	sl, #0
 800d70a:	9b07      	ldr	r3, [sp, #28]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	f43f ae16 	beq.w	800d33e <_strtod_l+0x7e>
 800d712:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d714:	4648      	mov	r0, r9
 800d716:	f001 fefd 	bl	800f514 <_Bfree>
 800d71a:	9905      	ldr	r1, [sp, #20]
 800d71c:	4648      	mov	r0, r9
 800d71e:	f001 fef9 	bl	800f514 <_Bfree>
 800d722:	4641      	mov	r1, r8
 800d724:	4648      	mov	r0, r9
 800d726:	f001 fef5 	bl	800f514 <_Bfree>
 800d72a:	9907      	ldr	r1, [sp, #28]
 800d72c:	4648      	mov	r0, r9
 800d72e:	f001 fef1 	bl	800f514 <_Bfree>
 800d732:	4621      	mov	r1, r4
 800d734:	4648      	mov	r0, r9
 800d736:	f001 feed 	bl	800f514 <_Bfree>
 800d73a:	e600      	b.n	800d33e <_strtod_l+0x7e>
 800d73c:	9a06      	ldr	r2, [sp, #24]
 800d73e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800d742:	4293      	cmp	r3, r2
 800d744:	dbba      	blt.n	800d6bc <_strtod_l+0x3fc>
 800d746:	4d42      	ldr	r5, [pc, #264]	; (800d850 <_strtod_l+0x590>)
 800d748:	f1c4 040f 	rsb	r4, r4, #15
 800d74c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800d750:	4652      	mov	r2, sl
 800d752:	465b      	mov	r3, fp
 800d754:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d758:	f7f2 ff56 	bl	8000608 <__aeabi_dmul>
 800d75c:	9b06      	ldr	r3, [sp, #24]
 800d75e:	1b1c      	subs	r4, r3, r4
 800d760:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800d764:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d768:	e78d      	b.n	800d686 <_strtod_l+0x3c6>
 800d76a:	f113 0f16 	cmn.w	r3, #22
 800d76e:	dba5      	blt.n	800d6bc <_strtod_l+0x3fc>
 800d770:	4a37      	ldr	r2, [pc, #220]	; (800d850 <_strtod_l+0x590>)
 800d772:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800d776:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d77a:	4650      	mov	r0, sl
 800d77c:	4659      	mov	r1, fp
 800d77e:	f7f3 f86d 	bl	800085c <__aeabi_ddiv>
 800d782:	e782      	b.n	800d68a <_strtod_l+0x3ca>
 800d784:	2300      	movs	r3, #0
 800d786:	4e33      	ldr	r6, [pc, #204]	; (800d854 <_strtod_l+0x594>)
 800d788:	ea4f 1828 	mov.w	r8, r8, asr #4
 800d78c:	4650      	mov	r0, sl
 800d78e:	4659      	mov	r1, fp
 800d790:	461d      	mov	r5, r3
 800d792:	f1b8 0f01 	cmp.w	r8, #1
 800d796:	dc21      	bgt.n	800d7dc <_strtod_l+0x51c>
 800d798:	b10b      	cbz	r3, 800d79e <_strtod_l+0x4de>
 800d79a:	4682      	mov	sl, r0
 800d79c:	468b      	mov	fp, r1
 800d79e:	4b2d      	ldr	r3, [pc, #180]	; (800d854 <_strtod_l+0x594>)
 800d7a0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800d7a4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d7a8:	4652      	mov	r2, sl
 800d7aa:	465b      	mov	r3, fp
 800d7ac:	e9d5 0100 	ldrd	r0, r1, [r5]
 800d7b0:	f7f2 ff2a 	bl	8000608 <__aeabi_dmul>
 800d7b4:	4b28      	ldr	r3, [pc, #160]	; (800d858 <_strtod_l+0x598>)
 800d7b6:	460a      	mov	r2, r1
 800d7b8:	400b      	ands	r3, r1
 800d7ba:	4928      	ldr	r1, [pc, #160]	; (800d85c <_strtod_l+0x59c>)
 800d7bc:	428b      	cmp	r3, r1
 800d7be:	4682      	mov	sl, r0
 800d7c0:	d898      	bhi.n	800d6f4 <_strtod_l+0x434>
 800d7c2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d7c6:	428b      	cmp	r3, r1
 800d7c8:	bf86      	itte	hi
 800d7ca:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800d864 <_strtod_l+0x5a4>
 800d7ce:	f04f 3aff 	movhi.w	sl, #4294967295
 800d7d2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800d7d6:	2300      	movs	r3, #0
 800d7d8:	9304      	str	r3, [sp, #16]
 800d7da:	e077      	b.n	800d8cc <_strtod_l+0x60c>
 800d7dc:	f018 0f01 	tst.w	r8, #1
 800d7e0:	d006      	beq.n	800d7f0 <_strtod_l+0x530>
 800d7e2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800d7e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7ea:	f7f2 ff0d 	bl	8000608 <__aeabi_dmul>
 800d7ee:	2301      	movs	r3, #1
 800d7f0:	3501      	adds	r5, #1
 800d7f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d7f6:	e7cc      	b.n	800d792 <_strtod_l+0x4d2>
 800d7f8:	d0ed      	beq.n	800d7d6 <_strtod_l+0x516>
 800d7fa:	f1c8 0800 	rsb	r8, r8, #0
 800d7fe:	f018 020f 	ands.w	r2, r8, #15
 800d802:	d00a      	beq.n	800d81a <_strtod_l+0x55a>
 800d804:	4b12      	ldr	r3, [pc, #72]	; (800d850 <_strtod_l+0x590>)
 800d806:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d80a:	4650      	mov	r0, sl
 800d80c:	4659      	mov	r1, fp
 800d80e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d812:	f7f3 f823 	bl	800085c <__aeabi_ddiv>
 800d816:	4682      	mov	sl, r0
 800d818:	468b      	mov	fp, r1
 800d81a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d81e:	d0da      	beq.n	800d7d6 <_strtod_l+0x516>
 800d820:	f1b8 0f1f 	cmp.w	r8, #31
 800d824:	dd20      	ble.n	800d868 <_strtod_l+0x5a8>
 800d826:	2400      	movs	r4, #0
 800d828:	46a0      	mov	r8, r4
 800d82a:	9407      	str	r4, [sp, #28]
 800d82c:	9405      	str	r4, [sp, #20]
 800d82e:	2322      	movs	r3, #34	; 0x22
 800d830:	f04f 0a00 	mov.w	sl, #0
 800d834:	f04f 0b00 	mov.w	fp, #0
 800d838:	f8c9 3000 	str.w	r3, [r9]
 800d83c:	e765      	b.n	800d70a <_strtod_l+0x44a>
 800d83e:	bf00      	nop
 800d840:	08011119 	.word	0x08011119
 800d844:	080111a3 	.word	0x080111a3
 800d848:	08011121 	.word	0x08011121
 800d84c:	08011164 	.word	0x08011164
 800d850:	08011248 	.word	0x08011248
 800d854:	08011220 	.word	0x08011220
 800d858:	7ff00000 	.word	0x7ff00000
 800d85c:	7ca00000 	.word	0x7ca00000
 800d860:	fff80000 	.word	0xfff80000
 800d864:	7fefffff 	.word	0x7fefffff
 800d868:	f018 0310 	ands.w	r3, r8, #16
 800d86c:	bf18      	it	ne
 800d86e:	236a      	movne	r3, #106	; 0x6a
 800d870:	4da0      	ldr	r5, [pc, #640]	; (800daf4 <_strtod_l+0x834>)
 800d872:	9304      	str	r3, [sp, #16]
 800d874:	4650      	mov	r0, sl
 800d876:	4659      	mov	r1, fp
 800d878:	2300      	movs	r3, #0
 800d87a:	f1b8 0f00 	cmp.w	r8, #0
 800d87e:	f300 810a 	bgt.w	800da96 <_strtod_l+0x7d6>
 800d882:	b10b      	cbz	r3, 800d888 <_strtod_l+0x5c8>
 800d884:	4682      	mov	sl, r0
 800d886:	468b      	mov	fp, r1
 800d888:	9b04      	ldr	r3, [sp, #16]
 800d88a:	b1bb      	cbz	r3, 800d8bc <_strtod_l+0x5fc>
 800d88c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800d890:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d894:	2b00      	cmp	r3, #0
 800d896:	4659      	mov	r1, fp
 800d898:	dd10      	ble.n	800d8bc <_strtod_l+0x5fc>
 800d89a:	2b1f      	cmp	r3, #31
 800d89c:	f340 8107 	ble.w	800daae <_strtod_l+0x7ee>
 800d8a0:	2b34      	cmp	r3, #52	; 0x34
 800d8a2:	bfde      	ittt	le
 800d8a4:	3b20      	suble	r3, #32
 800d8a6:	f04f 32ff 	movle.w	r2, #4294967295
 800d8aa:	fa02 f303 	lslle.w	r3, r2, r3
 800d8ae:	f04f 0a00 	mov.w	sl, #0
 800d8b2:	bfcc      	ite	gt
 800d8b4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d8b8:	ea03 0b01 	andle.w	fp, r3, r1
 800d8bc:	2200      	movs	r2, #0
 800d8be:	2300      	movs	r3, #0
 800d8c0:	4650      	mov	r0, sl
 800d8c2:	4659      	mov	r1, fp
 800d8c4:	f7f3 f908 	bl	8000ad8 <__aeabi_dcmpeq>
 800d8c8:	2800      	cmp	r0, #0
 800d8ca:	d1ac      	bne.n	800d826 <_strtod_l+0x566>
 800d8cc:	9b07      	ldr	r3, [sp, #28]
 800d8ce:	9300      	str	r3, [sp, #0]
 800d8d0:	9a05      	ldr	r2, [sp, #20]
 800d8d2:	9908      	ldr	r1, [sp, #32]
 800d8d4:	4623      	mov	r3, r4
 800d8d6:	4648      	mov	r0, r9
 800d8d8:	f001 fe6e 	bl	800f5b8 <__s2b>
 800d8dc:	9007      	str	r0, [sp, #28]
 800d8de:	2800      	cmp	r0, #0
 800d8e0:	f43f af08 	beq.w	800d6f4 <_strtod_l+0x434>
 800d8e4:	9a06      	ldr	r2, [sp, #24]
 800d8e6:	9b06      	ldr	r3, [sp, #24]
 800d8e8:	2a00      	cmp	r2, #0
 800d8ea:	f1c3 0300 	rsb	r3, r3, #0
 800d8ee:	bfa8      	it	ge
 800d8f0:	2300      	movge	r3, #0
 800d8f2:	930e      	str	r3, [sp, #56]	; 0x38
 800d8f4:	2400      	movs	r4, #0
 800d8f6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d8fa:	9316      	str	r3, [sp, #88]	; 0x58
 800d8fc:	46a0      	mov	r8, r4
 800d8fe:	9b07      	ldr	r3, [sp, #28]
 800d900:	4648      	mov	r0, r9
 800d902:	6859      	ldr	r1, [r3, #4]
 800d904:	f001 fdd2 	bl	800f4ac <_Balloc>
 800d908:	9005      	str	r0, [sp, #20]
 800d90a:	2800      	cmp	r0, #0
 800d90c:	f43f aef6 	beq.w	800d6fc <_strtod_l+0x43c>
 800d910:	9b07      	ldr	r3, [sp, #28]
 800d912:	691a      	ldr	r2, [r3, #16]
 800d914:	3202      	adds	r2, #2
 800d916:	f103 010c 	add.w	r1, r3, #12
 800d91a:	0092      	lsls	r2, r2, #2
 800d91c:	300c      	adds	r0, #12
 800d91e:	f7fe fe1b 	bl	800c558 <memcpy>
 800d922:	aa1e      	add	r2, sp, #120	; 0x78
 800d924:	a91d      	add	r1, sp, #116	; 0x74
 800d926:	ec4b ab10 	vmov	d0, sl, fp
 800d92a:	4648      	mov	r0, r9
 800d92c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800d930:	f002 f8fe 	bl	800fb30 <__d2b>
 800d934:	901c      	str	r0, [sp, #112]	; 0x70
 800d936:	2800      	cmp	r0, #0
 800d938:	f43f aee0 	beq.w	800d6fc <_strtod_l+0x43c>
 800d93c:	2101      	movs	r1, #1
 800d93e:	4648      	mov	r0, r9
 800d940:	f001 fec6 	bl	800f6d0 <__i2b>
 800d944:	4680      	mov	r8, r0
 800d946:	2800      	cmp	r0, #0
 800d948:	f43f aed8 	beq.w	800d6fc <_strtod_l+0x43c>
 800d94c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800d94e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d950:	2e00      	cmp	r6, #0
 800d952:	bfab      	itete	ge
 800d954:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800d956:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800d958:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800d95a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800d95c:	bfac      	ite	ge
 800d95e:	18f7      	addge	r7, r6, r3
 800d960:	1b9d      	sublt	r5, r3, r6
 800d962:	9b04      	ldr	r3, [sp, #16]
 800d964:	1af6      	subs	r6, r6, r3
 800d966:	4416      	add	r6, r2
 800d968:	4b63      	ldr	r3, [pc, #396]	; (800daf8 <_strtod_l+0x838>)
 800d96a:	3e01      	subs	r6, #1
 800d96c:	429e      	cmp	r6, r3
 800d96e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d972:	f280 80af 	bge.w	800dad4 <_strtod_l+0x814>
 800d976:	1b9b      	subs	r3, r3, r6
 800d978:	2b1f      	cmp	r3, #31
 800d97a:	eba2 0203 	sub.w	r2, r2, r3
 800d97e:	f04f 0101 	mov.w	r1, #1
 800d982:	f300 809b 	bgt.w	800dabc <_strtod_l+0x7fc>
 800d986:	fa01 f303 	lsl.w	r3, r1, r3
 800d98a:	930f      	str	r3, [sp, #60]	; 0x3c
 800d98c:	2300      	movs	r3, #0
 800d98e:	930a      	str	r3, [sp, #40]	; 0x28
 800d990:	18be      	adds	r6, r7, r2
 800d992:	9b04      	ldr	r3, [sp, #16]
 800d994:	42b7      	cmp	r7, r6
 800d996:	4415      	add	r5, r2
 800d998:	441d      	add	r5, r3
 800d99a:	463b      	mov	r3, r7
 800d99c:	bfa8      	it	ge
 800d99e:	4633      	movge	r3, r6
 800d9a0:	42ab      	cmp	r3, r5
 800d9a2:	bfa8      	it	ge
 800d9a4:	462b      	movge	r3, r5
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	bfc2      	ittt	gt
 800d9aa:	1af6      	subgt	r6, r6, r3
 800d9ac:	1aed      	subgt	r5, r5, r3
 800d9ae:	1aff      	subgt	r7, r7, r3
 800d9b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d9b2:	b1bb      	cbz	r3, 800d9e4 <_strtod_l+0x724>
 800d9b4:	4641      	mov	r1, r8
 800d9b6:	461a      	mov	r2, r3
 800d9b8:	4648      	mov	r0, r9
 800d9ba:	f001 ff29 	bl	800f810 <__pow5mult>
 800d9be:	4680      	mov	r8, r0
 800d9c0:	2800      	cmp	r0, #0
 800d9c2:	f43f ae9b 	beq.w	800d6fc <_strtod_l+0x43c>
 800d9c6:	4601      	mov	r1, r0
 800d9c8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d9ca:	4648      	mov	r0, r9
 800d9cc:	f001 fe89 	bl	800f6e2 <__multiply>
 800d9d0:	900c      	str	r0, [sp, #48]	; 0x30
 800d9d2:	2800      	cmp	r0, #0
 800d9d4:	f43f ae92 	beq.w	800d6fc <_strtod_l+0x43c>
 800d9d8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d9da:	4648      	mov	r0, r9
 800d9dc:	f001 fd9a 	bl	800f514 <_Bfree>
 800d9e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d9e2:	931c      	str	r3, [sp, #112]	; 0x70
 800d9e4:	2e00      	cmp	r6, #0
 800d9e6:	dc7a      	bgt.n	800dade <_strtod_l+0x81e>
 800d9e8:	9b06      	ldr	r3, [sp, #24]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	dd08      	ble.n	800da00 <_strtod_l+0x740>
 800d9ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d9f0:	9905      	ldr	r1, [sp, #20]
 800d9f2:	4648      	mov	r0, r9
 800d9f4:	f001 ff0c 	bl	800f810 <__pow5mult>
 800d9f8:	9005      	str	r0, [sp, #20]
 800d9fa:	2800      	cmp	r0, #0
 800d9fc:	f43f ae7e 	beq.w	800d6fc <_strtod_l+0x43c>
 800da00:	2d00      	cmp	r5, #0
 800da02:	dd08      	ble.n	800da16 <_strtod_l+0x756>
 800da04:	462a      	mov	r2, r5
 800da06:	9905      	ldr	r1, [sp, #20]
 800da08:	4648      	mov	r0, r9
 800da0a:	f001 ff4f 	bl	800f8ac <__lshift>
 800da0e:	9005      	str	r0, [sp, #20]
 800da10:	2800      	cmp	r0, #0
 800da12:	f43f ae73 	beq.w	800d6fc <_strtod_l+0x43c>
 800da16:	2f00      	cmp	r7, #0
 800da18:	dd08      	ble.n	800da2c <_strtod_l+0x76c>
 800da1a:	4641      	mov	r1, r8
 800da1c:	463a      	mov	r2, r7
 800da1e:	4648      	mov	r0, r9
 800da20:	f001 ff44 	bl	800f8ac <__lshift>
 800da24:	4680      	mov	r8, r0
 800da26:	2800      	cmp	r0, #0
 800da28:	f43f ae68 	beq.w	800d6fc <_strtod_l+0x43c>
 800da2c:	9a05      	ldr	r2, [sp, #20]
 800da2e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800da30:	4648      	mov	r0, r9
 800da32:	f001 ffa9 	bl	800f988 <__mdiff>
 800da36:	4604      	mov	r4, r0
 800da38:	2800      	cmp	r0, #0
 800da3a:	f43f ae5f 	beq.w	800d6fc <_strtod_l+0x43c>
 800da3e:	68c3      	ldr	r3, [r0, #12]
 800da40:	930c      	str	r3, [sp, #48]	; 0x30
 800da42:	2300      	movs	r3, #0
 800da44:	60c3      	str	r3, [r0, #12]
 800da46:	4641      	mov	r1, r8
 800da48:	f001 ff84 	bl	800f954 <__mcmp>
 800da4c:	2800      	cmp	r0, #0
 800da4e:	da55      	bge.n	800dafc <_strtod_l+0x83c>
 800da50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800da52:	b9e3      	cbnz	r3, 800da8e <_strtod_l+0x7ce>
 800da54:	f1ba 0f00 	cmp.w	sl, #0
 800da58:	d119      	bne.n	800da8e <_strtod_l+0x7ce>
 800da5a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800da5e:	b9b3      	cbnz	r3, 800da8e <_strtod_l+0x7ce>
 800da60:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800da64:	0d1b      	lsrs	r3, r3, #20
 800da66:	051b      	lsls	r3, r3, #20
 800da68:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800da6c:	d90f      	bls.n	800da8e <_strtod_l+0x7ce>
 800da6e:	6963      	ldr	r3, [r4, #20]
 800da70:	b913      	cbnz	r3, 800da78 <_strtod_l+0x7b8>
 800da72:	6923      	ldr	r3, [r4, #16]
 800da74:	2b01      	cmp	r3, #1
 800da76:	dd0a      	ble.n	800da8e <_strtod_l+0x7ce>
 800da78:	4621      	mov	r1, r4
 800da7a:	2201      	movs	r2, #1
 800da7c:	4648      	mov	r0, r9
 800da7e:	f001 ff15 	bl	800f8ac <__lshift>
 800da82:	4641      	mov	r1, r8
 800da84:	4604      	mov	r4, r0
 800da86:	f001 ff65 	bl	800f954 <__mcmp>
 800da8a:	2800      	cmp	r0, #0
 800da8c:	dc67      	bgt.n	800db5e <_strtod_l+0x89e>
 800da8e:	9b04      	ldr	r3, [sp, #16]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d171      	bne.n	800db78 <_strtod_l+0x8b8>
 800da94:	e63d      	b.n	800d712 <_strtod_l+0x452>
 800da96:	f018 0f01 	tst.w	r8, #1
 800da9a:	d004      	beq.n	800daa6 <_strtod_l+0x7e6>
 800da9c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800daa0:	f7f2 fdb2 	bl	8000608 <__aeabi_dmul>
 800daa4:	2301      	movs	r3, #1
 800daa6:	ea4f 0868 	mov.w	r8, r8, asr #1
 800daaa:	3508      	adds	r5, #8
 800daac:	e6e5      	b.n	800d87a <_strtod_l+0x5ba>
 800daae:	f04f 32ff 	mov.w	r2, #4294967295
 800dab2:	fa02 f303 	lsl.w	r3, r2, r3
 800dab6:	ea03 0a0a 	and.w	sl, r3, sl
 800daba:	e6ff      	b.n	800d8bc <_strtod_l+0x5fc>
 800dabc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800dac0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800dac4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800dac8:	36e2      	adds	r6, #226	; 0xe2
 800daca:	fa01 f306 	lsl.w	r3, r1, r6
 800dace:	930a      	str	r3, [sp, #40]	; 0x28
 800dad0:	910f      	str	r1, [sp, #60]	; 0x3c
 800dad2:	e75d      	b.n	800d990 <_strtod_l+0x6d0>
 800dad4:	2300      	movs	r3, #0
 800dad6:	930a      	str	r3, [sp, #40]	; 0x28
 800dad8:	2301      	movs	r3, #1
 800dada:	930f      	str	r3, [sp, #60]	; 0x3c
 800dadc:	e758      	b.n	800d990 <_strtod_l+0x6d0>
 800dade:	4632      	mov	r2, r6
 800dae0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dae2:	4648      	mov	r0, r9
 800dae4:	f001 fee2 	bl	800f8ac <__lshift>
 800dae8:	901c      	str	r0, [sp, #112]	; 0x70
 800daea:	2800      	cmp	r0, #0
 800daec:	f47f af7c 	bne.w	800d9e8 <_strtod_l+0x728>
 800daf0:	e604      	b.n	800d6fc <_strtod_l+0x43c>
 800daf2:	bf00      	nop
 800daf4:	08011178 	.word	0x08011178
 800daf8:	fffffc02 	.word	0xfffffc02
 800dafc:	465d      	mov	r5, fp
 800dafe:	f040 8086 	bne.w	800dc0e <_strtod_l+0x94e>
 800db02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800db04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800db08:	b32a      	cbz	r2, 800db56 <_strtod_l+0x896>
 800db0a:	4aaf      	ldr	r2, [pc, #700]	; (800ddc8 <_strtod_l+0xb08>)
 800db0c:	4293      	cmp	r3, r2
 800db0e:	d153      	bne.n	800dbb8 <_strtod_l+0x8f8>
 800db10:	9b04      	ldr	r3, [sp, #16]
 800db12:	4650      	mov	r0, sl
 800db14:	b1d3      	cbz	r3, 800db4c <_strtod_l+0x88c>
 800db16:	4aad      	ldr	r2, [pc, #692]	; (800ddcc <_strtod_l+0xb0c>)
 800db18:	402a      	ands	r2, r5
 800db1a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800db1e:	f04f 31ff 	mov.w	r1, #4294967295
 800db22:	d816      	bhi.n	800db52 <_strtod_l+0x892>
 800db24:	0d12      	lsrs	r2, r2, #20
 800db26:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800db2a:	fa01 f303 	lsl.w	r3, r1, r3
 800db2e:	4298      	cmp	r0, r3
 800db30:	d142      	bne.n	800dbb8 <_strtod_l+0x8f8>
 800db32:	4ba7      	ldr	r3, [pc, #668]	; (800ddd0 <_strtod_l+0xb10>)
 800db34:	429d      	cmp	r5, r3
 800db36:	d102      	bne.n	800db3e <_strtod_l+0x87e>
 800db38:	3001      	adds	r0, #1
 800db3a:	f43f addf 	beq.w	800d6fc <_strtod_l+0x43c>
 800db3e:	4ba3      	ldr	r3, [pc, #652]	; (800ddcc <_strtod_l+0xb0c>)
 800db40:	402b      	ands	r3, r5
 800db42:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800db46:	f04f 0a00 	mov.w	sl, #0
 800db4a:	e7a0      	b.n	800da8e <_strtod_l+0x7ce>
 800db4c:	f04f 33ff 	mov.w	r3, #4294967295
 800db50:	e7ed      	b.n	800db2e <_strtod_l+0x86e>
 800db52:	460b      	mov	r3, r1
 800db54:	e7eb      	b.n	800db2e <_strtod_l+0x86e>
 800db56:	bb7b      	cbnz	r3, 800dbb8 <_strtod_l+0x8f8>
 800db58:	f1ba 0f00 	cmp.w	sl, #0
 800db5c:	d12c      	bne.n	800dbb8 <_strtod_l+0x8f8>
 800db5e:	9904      	ldr	r1, [sp, #16]
 800db60:	4a9a      	ldr	r2, [pc, #616]	; (800ddcc <_strtod_l+0xb0c>)
 800db62:	465b      	mov	r3, fp
 800db64:	b1f1      	cbz	r1, 800dba4 <_strtod_l+0x8e4>
 800db66:	ea02 010b 	and.w	r1, r2, fp
 800db6a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800db6e:	dc19      	bgt.n	800dba4 <_strtod_l+0x8e4>
 800db70:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800db74:	f77f ae5b 	ble.w	800d82e <_strtod_l+0x56e>
 800db78:	4a96      	ldr	r2, [pc, #600]	; (800ddd4 <_strtod_l+0xb14>)
 800db7a:	2300      	movs	r3, #0
 800db7c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800db80:	4650      	mov	r0, sl
 800db82:	4659      	mov	r1, fp
 800db84:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800db88:	f7f2 fd3e 	bl	8000608 <__aeabi_dmul>
 800db8c:	4682      	mov	sl, r0
 800db8e:	468b      	mov	fp, r1
 800db90:	2900      	cmp	r1, #0
 800db92:	f47f adbe 	bne.w	800d712 <_strtod_l+0x452>
 800db96:	2800      	cmp	r0, #0
 800db98:	f47f adbb 	bne.w	800d712 <_strtod_l+0x452>
 800db9c:	2322      	movs	r3, #34	; 0x22
 800db9e:	f8c9 3000 	str.w	r3, [r9]
 800dba2:	e5b6      	b.n	800d712 <_strtod_l+0x452>
 800dba4:	4013      	ands	r3, r2
 800dba6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800dbaa:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800dbae:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800dbb2:	f04f 3aff 	mov.w	sl, #4294967295
 800dbb6:	e76a      	b.n	800da8e <_strtod_l+0x7ce>
 800dbb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dbba:	b193      	cbz	r3, 800dbe2 <_strtod_l+0x922>
 800dbbc:	422b      	tst	r3, r5
 800dbbe:	f43f af66 	beq.w	800da8e <_strtod_l+0x7ce>
 800dbc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dbc4:	9a04      	ldr	r2, [sp, #16]
 800dbc6:	4650      	mov	r0, sl
 800dbc8:	4659      	mov	r1, fp
 800dbca:	b173      	cbz	r3, 800dbea <_strtod_l+0x92a>
 800dbcc:	f7ff fb5c 	bl	800d288 <sulp>
 800dbd0:	4602      	mov	r2, r0
 800dbd2:	460b      	mov	r3, r1
 800dbd4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dbd8:	f7f2 fb60 	bl	800029c <__adddf3>
 800dbdc:	4682      	mov	sl, r0
 800dbde:	468b      	mov	fp, r1
 800dbe0:	e755      	b.n	800da8e <_strtod_l+0x7ce>
 800dbe2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbe4:	ea13 0f0a 	tst.w	r3, sl
 800dbe8:	e7e9      	b.n	800dbbe <_strtod_l+0x8fe>
 800dbea:	f7ff fb4d 	bl	800d288 <sulp>
 800dbee:	4602      	mov	r2, r0
 800dbf0:	460b      	mov	r3, r1
 800dbf2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dbf6:	f7f2 fb4f 	bl	8000298 <__aeabi_dsub>
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	4682      	mov	sl, r0
 800dc00:	468b      	mov	fp, r1
 800dc02:	f7f2 ff69 	bl	8000ad8 <__aeabi_dcmpeq>
 800dc06:	2800      	cmp	r0, #0
 800dc08:	f47f ae11 	bne.w	800d82e <_strtod_l+0x56e>
 800dc0c:	e73f      	b.n	800da8e <_strtod_l+0x7ce>
 800dc0e:	4641      	mov	r1, r8
 800dc10:	4620      	mov	r0, r4
 800dc12:	f001 ffdc 	bl	800fbce <__ratio>
 800dc16:	ec57 6b10 	vmov	r6, r7, d0
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dc20:	ee10 0a10 	vmov	r0, s0
 800dc24:	4639      	mov	r1, r7
 800dc26:	f7f2 ff6b 	bl	8000b00 <__aeabi_dcmple>
 800dc2a:	2800      	cmp	r0, #0
 800dc2c:	d077      	beq.n	800dd1e <_strtod_l+0xa5e>
 800dc2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d04a      	beq.n	800dcca <_strtod_l+0xa0a>
 800dc34:	4b68      	ldr	r3, [pc, #416]	; (800ddd8 <_strtod_l+0xb18>)
 800dc36:	2200      	movs	r2, #0
 800dc38:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800dc3c:	4f66      	ldr	r7, [pc, #408]	; (800ddd8 <_strtod_l+0xb18>)
 800dc3e:	2600      	movs	r6, #0
 800dc40:	4b62      	ldr	r3, [pc, #392]	; (800ddcc <_strtod_l+0xb0c>)
 800dc42:	402b      	ands	r3, r5
 800dc44:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dc48:	4b64      	ldr	r3, [pc, #400]	; (800dddc <_strtod_l+0xb1c>)
 800dc4a:	429a      	cmp	r2, r3
 800dc4c:	f040 80ce 	bne.w	800ddec <_strtod_l+0xb2c>
 800dc50:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dc54:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dc58:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800dc5c:	ec4b ab10 	vmov	d0, sl, fp
 800dc60:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800dc64:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800dc68:	f001 feec 	bl	800fa44 <__ulp>
 800dc6c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dc70:	ec53 2b10 	vmov	r2, r3, d0
 800dc74:	f7f2 fcc8 	bl	8000608 <__aeabi_dmul>
 800dc78:	4652      	mov	r2, sl
 800dc7a:	465b      	mov	r3, fp
 800dc7c:	f7f2 fb0e 	bl	800029c <__adddf3>
 800dc80:	460b      	mov	r3, r1
 800dc82:	4952      	ldr	r1, [pc, #328]	; (800ddcc <_strtod_l+0xb0c>)
 800dc84:	4a56      	ldr	r2, [pc, #344]	; (800dde0 <_strtod_l+0xb20>)
 800dc86:	4019      	ands	r1, r3
 800dc88:	4291      	cmp	r1, r2
 800dc8a:	4682      	mov	sl, r0
 800dc8c:	d95b      	bls.n	800dd46 <_strtod_l+0xa86>
 800dc8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc90:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800dc94:	4293      	cmp	r3, r2
 800dc96:	d103      	bne.n	800dca0 <_strtod_l+0x9e0>
 800dc98:	9b08      	ldr	r3, [sp, #32]
 800dc9a:	3301      	adds	r3, #1
 800dc9c:	f43f ad2e 	beq.w	800d6fc <_strtod_l+0x43c>
 800dca0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800ddd0 <_strtod_l+0xb10>
 800dca4:	f04f 3aff 	mov.w	sl, #4294967295
 800dca8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dcaa:	4648      	mov	r0, r9
 800dcac:	f001 fc32 	bl	800f514 <_Bfree>
 800dcb0:	9905      	ldr	r1, [sp, #20]
 800dcb2:	4648      	mov	r0, r9
 800dcb4:	f001 fc2e 	bl	800f514 <_Bfree>
 800dcb8:	4641      	mov	r1, r8
 800dcba:	4648      	mov	r0, r9
 800dcbc:	f001 fc2a 	bl	800f514 <_Bfree>
 800dcc0:	4621      	mov	r1, r4
 800dcc2:	4648      	mov	r0, r9
 800dcc4:	f001 fc26 	bl	800f514 <_Bfree>
 800dcc8:	e619      	b.n	800d8fe <_strtod_l+0x63e>
 800dcca:	f1ba 0f00 	cmp.w	sl, #0
 800dcce:	d11a      	bne.n	800dd06 <_strtod_l+0xa46>
 800dcd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dcd4:	b9eb      	cbnz	r3, 800dd12 <_strtod_l+0xa52>
 800dcd6:	2200      	movs	r2, #0
 800dcd8:	4b3f      	ldr	r3, [pc, #252]	; (800ddd8 <_strtod_l+0xb18>)
 800dcda:	4630      	mov	r0, r6
 800dcdc:	4639      	mov	r1, r7
 800dcde:	f7f2 ff05 	bl	8000aec <__aeabi_dcmplt>
 800dce2:	b9c8      	cbnz	r0, 800dd18 <_strtod_l+0xa58>
 800dce4:	4630      	mov	r0, r6
 800dce6:	4639      	mov	r1, r7
 800dce8:	2200      	movs	r2, #0
 800dcea:	4b3e      	ldr	r3, [pc, #248]	; (800dde4 <_strtod_l+0xb24>)
 800dcec:	f7f2 fc8c 	bl	8000608 <__aeabi_dmul>
 800dcf0:	4606      	mov	r6, r0
 800dcf2:	460f      	mov	r7, r1
 800dcf4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800dcf8:	9618      	str	r6, [sp, #96]	; 0x60
 800dcfa:	9319      	str	r3, [sp, #100]	; 0x64
 800dcfc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800dd00:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800dd04:	e79c      	b.n	800dc40 <_strtod_l+0x980>
 800dd06:	f1ba 0f01 	cmp.w	sl, #1
 800dd0a:	d102      	bne.n	800dd12 <_strtod_l+0xa52>
 800dd0c:	2d00      	cmp	r5, #0
 800dd0e:	f43f ad8e 	beq.w	800d82e <_strtod_l+0x56e>
 800dd12:	2200      	movs	r2, #0
 800dd14:	4b34      	ldr	r3, [pc, #208]	; (800dde8 <_strtod_l+0xb28>)
 800dd16:	e78f      	b.n	800dc38 <_strtod_l+0x978>
 800dd18:	2600      	movs	r6, #0
 800dd1a:	4f32      	ldr	r7, [pc, #200]	; (800dde4 <_strtod_l+0xb24>)
 800dd1c:	e7ea      	b.n	800dcf4 <_strtod_l+0xa34>
 800dd1e:	4b31      	ldr	r3, [pc, #196]	; (800dde4 <_strtod_l+0xb24>)
 800dd20:	4630      	mov	r0, r6
 800dd22:	4639      	mov	r1, r7
 800dd24:	2200      	movs	r2, #0
 800dd26:	f7f2 fc6f 	bl	8000608 <__aeabi_dmul>
 800dd2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dd2c:	4606      	mov	r6, r0
 800dd2e:	460f      	mov	r7, r1
 800dd30:	b933      	cbnz	r3, 800dd40 <_strtod_l+0xa80>
 800dd32:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dd36:	9010      	str	r0, [sp, #64]	; 0x40
 800dd38:	9311      	str	r3, [sp, #68]	; 0x44
 800dd3a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dd3e:	e7df      	b.n	800dd00 <_strtod_l+0xa40>
 800dd40:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800dd44:	e7f9      	b.n	800dd3a <_strtod_l+0xa7a>
 800dd46:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800dd4a:	9b04      	ldr	r3, [sp, #16]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d1ab      	bne.n	800dca8 <_strtod_l+0x9e8>
 800dd50:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800dd54:	0d1b      	lsrs	r3, r3, #20
 800dd56:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dd58:	051b      	lsls	r3, r3, #20
 800dd5a:	429a      	cmp	r2, r3
 800dd5c:	465d      	mov	r5, fp
 800dd5e:	d1a3      	bne.n	800dca8 <_strtod_l+0x9e8>
 800dd60:	4639      	mov	r1, r7
 800dd62:	4630      	mov	r0, r6
 800dd64:	f7f2 ff00 	bl	8000b68 <__aeabi_d2iz>
 800dd68:	f7f2 fbe4 	bl	8000534 <__aeabi_i2d>
 800dd6c:	460b      	mov	r3, r1
 800dd6e:	4602      	mov	r2, r0
 800dd70:	4639      	mov	r1, r7
 800dd72:	4630      	mov	r0, r6
 800dd74:	f7f2 fa90 	bl	8000298 <__aeabi_dsub>
 800dd78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dd7a:	4606      	mov	r6, r0
 800dd7c:	460f      	mov	r7, r1
 800dd7e:	b933      	cbnz	r3, 800dd8e <_strtod_l+0xace>
 800dd80:	f1ba 0f00 	cmp.w	sl, #0
 800dd84:	d103      	bne.n	800dd8e <_strtod_l+0xace>
 800dd86:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800dd8a:	2d00      	cmp	r5, #0
 800dd8c:	d06d      	beq.n	800de6a <_strtod_l+0xbaa>
 800dd8e:	a30a      	add	r3, pc, #40	; (adr r3, 800ddb8 <_strtod_l+0xaf8>)
 800dd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd94:	4630      	mov	r0, r6
 800dd96:	4639      	mov	r1, r7
 800dd98:	f7f2 fea8 	bl	8000aec <__aeabi_dcmplt>
 800dd9c:	2800      	cmp	r0, #0
 800dd9e:	f47f acb8 	bne.w	800d712 <_strtod_l+0x452>
 800dda2:	a307      	add	r3, pc, #28	; (adr r3, 800ddc0 <_strtod_l+0xb00>)
 800dda4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda8:	4630      	mov	r0, r6
 800ddaa:	4639      	mov	r1, r7
 800ddac:	f7f2 febc 	bl	8000b28 <__aeabi_dcmpgt>
 800ddb0:	2800      	cmp	r0, #0
 800ddb2:	f43f af79 	beq.w	800dca8 <_strtod_l+0x9e8>
 800ddb6:	e4ac      	b.n	800d712 <_strtod_l+0x452>
 800ddb8:	94a03595 	.word	0x94a03595
 800ddbc:	3fdfffff 	.word	0x3fdfffff
 800ddc0:	35afe535 	.word	0x35afe535
 800ddc4:	3fe00000 	.word	0x3fe00000
 800ddc8:	000fffff 	.word	0x000fffff
 800ddcc:	7ff00000 	.word	0x7ff00000
 800ddd0:	7fefffff 	.word	0x7fefffff
 800ddd4:	39500000 	.word	0x39500000
 800ddd8:	3ff00000 	.word	0x3ff00000
 800dddc:	7fe00000 	.word	0x7fe00000
 800dde0:	7c9fffff 	.word	0x7c9fffff
 800dde4:	3fe00000 	.word	0x3fe00000
 800dde8:	bff00000 	.word	0xbff00000
 800ddec:	9b04      	ldr	r3, [sp, #16]
 800ddee:	b333      	cbz	r3, 800de3e <_strtod_l+0xb7e>
 800ddf0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ddf2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ddf6:	d822      	bhi.n	800de3e <_strtod_l+0xb7e>
 800ddf8:	a327      	add	r3, pc, #156	; (adr r3, 800de98 <_strtod_l+0xbd8>)
 800ddfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddfe:	4630      	mov	r0, r6
 800de00:	4639      	mov	r1, r7
 800de02:	f7f2 fe7d 	bl	8000b00 <__aeabi_dcmple>
 800de06:	b1a0      	cbz	r0, 800de32 <_strtod_l+0xb72>
 800de08:	4639      	mov	r1, r7
 800de0a:	4630      	mov	r0, r6
 800de0c:	f7f2 fed4 	bl	8000bb8 <__aeabi_d2uiz>
 800de10:	2800      	cmp	r0, #0
 800de12:	bf08      	it	eq
 800de14:	2001      	moveq	r0, #1
 800de16:	f7f2 fb7d 	bl	8000514 <__aeabi_ui2d>
 800de1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800de1c:	4606      	mov	r6, r0
 800de1e:	460f      	mov	r7, r1
 800de20:	bb03      	cbnz	r3, 800de64 <_strtod_l+0xba4>
 800de22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800de26:	9012      	str	r0, [sp, #72]	; 0x48
 800de28:	9313      	str	r3, [sp, #76]	; 0x4c
 800de2a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800de2e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800de32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de34:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800de36:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800de3a:	1a9b      	subs	r3, r3, r2
 800de3c:	930b      	str	r3, [sp, #44]	; 0x2c
 800de3e:	ed9d 0b08 	vldr	d0, [sp, #32]
 800de42:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800de46:	f001 fdfd 	bl	800fa44 <__ulp>
 800de4a:	4650      	mov	r0, sl
 800de4c:	ec53 2b10 	vmov	r2, r3, d0
 800de50:	4659      	mov	r1, fp
 800de52:	f7f2 fbd9 	bl	8000608 <__aeabi_dmul>
 800de56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800de5a:	f7f2 fa1f 	bl	800029c <__adddf3>
 800de5e:	4682      	mov	sl, r0
 800de60:	468b      	mov	fp, r1
 800de62:	e772      	b.n	800dd4a <_strtod_l+0xa8a>
 800de64:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800de68:	e7df      	b.n	800de2a <_strtod_l+0xb6a>
 800de6a:	a30d      	add	r3, pc, #52	; (adr r3, 800dea0 <_strtod_l+0xbe0>)
 800de6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de70:	f7f2 fe3c 	bl	8000aec <__aeabi_dcmplt>
 800de74:	e79c      	b.n	800ddb0 <_strtod_l+0xaf0>
 800de76:	2300      	movs	r3, #0
 800de78:	930d      	str	r3, [sp, #52]	; 0x34
 800de7a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800de7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de7e:	6013      	str	r3, [r2, #0]
 800de80:	f7ff ba61 	b.w	800d346 <_strtod_l+0x86>
 800de84:	2b65      	cmp	r3, #101	; 0x65
 800de86:	f04f 0200 	mov.w	r2, #0
 800de8a:	f43f ab4e 	beq.w	800d52a <_strtod_l+0x26a>
 800de8e:	2101      	movs	r1, #1
 800de90:	4614      	mov	r4, r2
 800de92:	9104      	str	r1, [sp, #16]
 800de94:	f7ff bacb 	b.w	800d42e <_strtod_l+0x16e>
 800de98:	ffc00000 	.word	0xffc00000
 800de9c:	41dfffff 	.word	0x41dfffff
 800dea0:	94a03595 	.word	0x94a03595
 800dea4:	3fcfffff 	.word	0x3fcfffff

0800dea8 <_strtod_r>:
 800dea8:	4b05      	ldr	r3, [pc, #20]	; (800dec0 <_strtod_r+0x18>)
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	b410      	push	{r4}
 800deae:	6a1b      	ldr	r3, [r3, #32]
 800deb0:	4c04      	ldr	r4, [pc, #16]	; (800dec4 <_strtod_r+0x1c>)
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	bf08      	it	eq
 800deb6:	4623      	moveq	r3, r4
 800deb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800debc:	f7ff ba00 	b.w	800d2c0 <_strtod_l>
 800dec0:	200002cc 	.word	0x200002cc
 800dec4:	20000330 	.word	0x20000330

0800dec8 <_strtol_l.isra.0>:
 800dec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800decc:	4680      	mov	r8, r0
 800dece:	4689      	mov	r9, r1
 800ded0:	4692      	mov	sl, r2
 800ded2:	461e      	mov	r6, r3
 800ded4:	460f      	mov	r7, r1
 800ded6:	463d      	mov	r5, r7
 800ded8:	9808      	ldr	r0, [sp, #32]
 800deda:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dede:	f001 fab7 	bl	800f450 <__locale_ctype_ptr_l>
 800dee2:	4420      	add	r0, r4
 800dee4:	7843      	ldrb	r3, [r0, #1]
 800dee6:	f013 0308 	ands.w	r3, r3, #8
 800deea:	d132      	bne.n	800df52 <_strtol_l.isra.0+0x8a>
 800deec:	2c2d      	cmp	r4, #45	; 0x2d
 800deee:	d132      	bne.n	800df56 <_strtol_l.isra.0+0x8e>
 800def0:	787c      	ldrb	r4, [r7, #1]
 800def2:	1cbd      	adds	r5, r7, #2
 800def4:	2201      	movs	r2, #1
 800def6:	2e00      	cmp	r6, #0
 800def8:	d05d      	beq.n	800dfb6 <_strtol_l.isra.0+0xee>
 800defa:	2e10      	cmp	r6, #16
 800defc:	d109      	bne.n	800df12 <_strtol_l.isra.0+0x4a>
 800defe:	2c30      	cmp	r4, #48	; 0x30
 800df00:	d107      	bne.n	800df12 <_strtol_l.isra.0+0x4a>
 800df02:	782b      	ldrb	r3, [r5, #0]
 800df04:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800df08:	2b58      	cmp	r3, #88	; 0x58
 800df0a:	d14f      	bne.n	800dfac <_strtol_l.isra.0+0xe4>
 800df0c:	786c      	ldrb	r4, [r5, #1]
 800df0e:	2610      	movs	r6, #16
 800df10:	3502      	adds	r5, #2
 800df12:	2a00      	cmp	r2, #0
 800df14:	bf14      	ite	ne
 800df16:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800df1a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800df1e:	2700      	movs	r7, #0
 800df20:	fbb1 fcf6 	udiv	ip, r1, r6
 800df24:	4638      	mov	r0, r7
 800df26:	fb06 1e1c 	mls	lr, r6, ip, r1
 800df2a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800df2e:	2b09      	cmp	r3, #9
 800df30:	d817      	bhi.n	800df62 <_strtol_l.isra.0+0x9a>
 800df32:	461c      	mov	r4, r3
 800df34:	42a6      	cmp	r6, r4
 800df36:	dd23      	ble.n	800df80 <_strtol_l.isra.0+0xb8>
 800df38:	1c7b      	adds	r3, r7, #1
 800df3a:	d007      	beq.n	800df4c <_strtol_l.isra.0+0x84>
 800df3c:	4584      	cmp	ip, r0
 800df3e:	d31c      	bcc.n	800df7a <_strtol_l.isra.0+0xb2>
 800df40:	d101      	bne.n	800df46 <_strtol_l.isra.0+0x7e>
 800df42:	45a6      	cmp	lr, r4
 800df44:	db19      	blt.n	800df7a <_strtol_l.isra.0+0xb2>
 800df46:	fb00 4006 	mla	r0, r0, r6, r4
 800df4a:	2701      	movs	r7, #1
 800df4c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800df50:	e7eb      	b.n	800df2a <_strtol_l.isra.0+0x62>
 800df52:	462f      	mov	r7, r5
 800df54:	e7bf      	b.n	800ded6 <_strtol_l.isra.0+0xe>
 800df56:	2c2b      	cmp	r4, #43	; 0x2b
 800df58:	bf04      	itt	eq
 800df5a:	1cbd      	addeq	r5, r7, #2
 800df5c:	787c      	ldrbeq	r4, [r7, #1]
 800df5e:	461a      	mov	r2, r3
 800df60:	e7c9      	b.n	800def6 <_strtol_l.isra.0+0x2e>
 800df62:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800df66:	2b19      	cmp	r3, #25
 800df68:	d801      	bhi.n	800df6e <_strtol_l.isra.0+0xa6>
 800df6a:	3c37      	subs	r4, #55	; 0x37
 800df6c:	e7e2      	b.n	800df34 <_strtol_l.isra.0+0x6c>
 800df6e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800df72:	2b19      	cmp	r3, #25
 800df74:	d804      	bhi.n	800df80 <_strtol_l.isra.0+0xb8>
 800df76:	3c57      	subs	r4, #87	; 0x57
 800df78:	e7dc      	b.n	800df34 <_strtol_l.isra.0+0x6c>
 800df7a:	f04f 37ff 	mov.w	r7, #4294967295
 800df7e:	e7e5      	b.n	800df4c <_strtol_l.isra.0+0x84>
 800df80:	1c7b      	adds	r3, r7, #1
 800df82:	d108      	bne.n	800df96 <_strtol_l.isra.0+0xce>
 800df84:	2322      	movs	r3, #34	; 0x22
 800df86:	f8c8 3000 	str.w	r3, [r8]
 800df8a:	4608      	mov	r0, r1
 800df8c:	f1ba 0f00 	cmp.w	sl, #0
 800df90:	d107      	bne.n	800dfa2 <_strtol_l.isra.0+0xda>
 800df92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df96:	b102      	cbz	r2, 800df9a <_strtol_l.isra.0+0xd2>
 800df98:	4240      	negs	r0, r0
 800df9a:	f1ba 0f00 	cmp.w	sl, #0
 800df9e:	d0f8      	beq.n	800df92 <_strtol_l.isra.0+0xca>
 800dfa0:	b10f      	cbz	r7, 800dfa6 <_strtol_l.isra.0+0xde>
 800dfa2:	f105 39ff 	add.w	r9, r5, #4294967295
 800dfa6:	f8ca 9000 	str.w	r9, [sl]
 800dfaa:	e7f2      	b.n	800df92 <_strtol_l.isra.0+0xca>
 800dfac:	2430      	movs	r4, #48	; 0x30
 800dfae:	2e00      	cmp	r6, #0
 800dfb0:	d1af      	bne.n	800df12 <_strtol_l.isra.0+0x4a>
 800dfb2:	2608      	movs	r6, #8
 800dfb4:	e7ad      	b.n	800df12 <_strtol_l.isra.0+0x4a>
 800dfb6:	2c30      	cmp	r4, #48	; 0x30
 800dfb8:	d0a3      	beq.n	800df02 <_strtol_l.isra.0+0x3a>
 800dfba:	260a      	movs	r6, #10
 800dfbc:	e7a9      	b.n	800df12 <_strtol_l.isra.0+0x4a>
	...

0800dfc0 <_strtol_r>:
 800dfc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dfc2:	4c06      	ldr	r4, [pc, #24]	; (800dfdc <_strtol_r+0x1c>)
 800dfc4:	4d06      	ldr	r5, [pc, #24]	; (800dfe0 <_strtol_r+0x20>)
 800dfc6:	6824      	ldr	r4, [r4, #0]
 800dfc8:	6a24      	ldr	r4, [r4, #32]
 800dfca:	2c00      	cmp	r4, #0
 800dfcc:	bf08      	it	eq
 800dfce:	462c      	moveq	r4, r5
 800dfd0:	9400      	str	r4, [sp, #0]
 800dfd2:	f7ff ff79 	bl	800dec8 <_strtol_l.isra.0>
 800dfd6:	b003      	add	sp, #12
 800dfd8:	bd30      	pop	{r4, r5, pc}
 800dfda:	bf00      	nop
 800dfdc:	200002cc 	.word	0x200002cc
 800dfe0:	20000330 	.word	0x20000330

0800dfe4 <quorem>:
 800dfe4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfe8:	6903      	ldr	r3, [r0, #16]
 800dfea:	690c      	ldr	r4, [r1, #16]
 800dfec:	42a3      	cmp	r3, r4
 800dfee:	4680      	mov	r8, r0
 800dff0:	f2c0 8082 	blt.w	800e0f8 <quorem+0x114>
 800dff4:	3c01      	subs	r4, #1
 800dff6:	f101 0714 	add.w	r7, r1, #20
 800dffa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800dffe:	f100 0614 	add.w	r6, r0, #20
 800e002:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e006:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e00a:	eb06 030c 	add.w	r3, r6, ip
 800e00e:	3501      	adds	r5, #1
 800e010:	eb07 090c 	add.w	r9, r7, ip
 800e014:	9301      	str	r3, [sp, #4]
 800e016:	fbb0 f5f5 	udiv	r5, r0, r5
 800e01a:	b395      	cbz	r5, 800e082 <quorem+0x9e>
 800e01c:	f04f 0a00 	mov.w	sl, #0
 800e020:	4638      	mov	r0, r7
 800e022:	46b6      	mov	lr, r6
 800e024:	46d3      	mov	fp, sl
 800e026:	f850 2b04 	ldr.w	r2, [r0], #4
 800e02a:	b293      	uxth	r3, r2
 800e02c:	fb05 a303 	mla	r3, r5, r3, sl
 800e030:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e034:	b29b      	uxth	r3, r3
 800e036:	ebab 0303 	sub.w	r3, fp, r3
 800e03a:	0c12      	lsrs	r2, r2, #16
 800e03c:	f8de b000 	ldr.w	fp, [lr]
 800e040:	fb05 a202 	mla	r2, r5, r2, sl
 800e044:	fa13 f38b 	uxtah	r3, r3, fp
 800e048:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e04c:	fa1f fb82 	uxth.w	fp, r2
 800e050:	f8de 2000 	ldr.w	r2, [lr]
 800e054:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e058:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e05c:	b29b      	uxth	r3, r3
 800e05e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e062:	4581      	cmp	r9, r0
 800e064:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800e068:	f84e 3b04 	str.w	r3, [lr], #4
 800e06c:	d2db      	bcs.n	800e026 <quorem+0x42>
 800e06e:	f856 300c 	ldr.w	r3, [r6, ip]
 800e072:	b933      	cbnz	r3, 800e082 <quorem+0x9e>
 800e074:	9b01      	ldr	r3, [sp, #4]
 800e076:	3b04      	subs	r3, #4
 800e078:	429e      	cmp	r6, r3
 800e07a:	461a      	mov	r2, r3
 800e07c:	d330      	bcc.n	800e0e0 <quorem+0xfc>
 800e07e:	f8c8 4010 	str.w	r4, [r8, #16]
 800e082:	4640      	mov	r0, r8
 800e084:	f001 fc66 	bl	800f954 <__mcmp>
 800e088:	2800      	cmp	r0, #0
 800e08a:	db25      	blt.n	800e0d8 <quorem+0xf4>
 800e08c:	3501      	adds	r5, #1
 800e08e:	4630      	mov	r0, r6
 800e090:	f04f 0c00 	mov.w	ip, #0
 800e094:	f857 2b04 	ldr.w	r2, [r7], #4
 800e098:	f8d0 e000 	ldr.w	lr, [r0]
 800e09c:	b293      	uxth	r3, r2
 800e09e:	ebac 0303 	sub.w	r3, ip, r3
 800e0a2:	0c12      	lsrs	r2, r2, #16
 800e0a4:	fa13 f38e 	uxtah	r3, r3, lr
 800e0a8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e0ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e0b0:	b29b      	uxth	r3, r3
 800e0b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e0b6:	45b9      	cmp	r9, r7
 800e0b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e0bc:	f840 3b04 	str.w	r3, [r0], #4
 800e0c0:	d2e8      	bcs.n	800e094 <quorem+0xb0>
 800e0c2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800e0c6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800e0ca:	b92a      	cbnz	r2, 800e0d8 <quorem+0xf4>
 800e0cc:	3b04      	subs	r3, #4
 800e0ce:	429e      	cmp	r6, r3
 800e0d0:	461a      	mov	r2, r3
 800e0d2:	d30b      	bcc.n	800e0ec <quorem+0x108>
 800e0d4:	f8c8 4010 	str.w	r4, [r8, #16]
 800e0d8:	4628      	mov	r0, r5
 800e0da:	b003      	add	sp, #12
 800e0dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0e0:	6812      	ldr	r2, [r2, #0]
 800e0e2:	3b04      	subs	r3, #4
 800e0e4:	2a00      	cmp	r2, #0
 800e0e6:	d1ca      	bne.n	800e07e <quorem+0x9a>
 800e0e8:	3c01      	subs	r4, #1
 800e0ea:	e7c5      	b.n	800e078 <quorem+0x94>
 800e0ec:	6812      	ldr	r2, [r2, #0]
 800e0ee:	3b04      	subs	r3, #4
 800e0f0:	2a00      	cmp	r2, #0
 800e0f2:	d1ef      	bne.n	800e0d4 <quorem+0xf0>
 800e0f4:	3c01      	subs	r4, #1
 800e0f6:	e7ea      	b.n	800e0ce <quorem+0xea>
 800e0f8:	2000      	movs	r0, #0
 800e0fa:	e7ee      	b.n	800e0da <quorem+0xf6>
 800e0fc:	0000      	movs	r0, r0
	...

0800e100 <_dtoa_r>:
 800e100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e104:	ec57 6b10 	vmov	r6, r7, d0
 800e108:	b097      	sub	sp, #92	; 0x5c
 800e10a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e10c:	9106      	str	r1, [sp, #24]
 800e10e:	4604      	mov	r4, r0
 800e110:	920b      	str	r2, [sp, #44]	; 0x2c
 800e112:	9312      	str	r3, [sp, #72]	; 0x48
 800e114:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e118:	e9cd 6700 	strd	r6, r7, [sp]
 800e11c:	b93d      	cbnz	r5, 800e12e <_dtoa_r+0x2e>
 800e11e:	2010      	movs	r0, #16
 800e120:	f001 f9aa 	bl	800f478 <malloc>
 800e124:	6260      	str	r0, [r4, #36]	; 0x24
 800e126:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e12a:	6005      	str	r5, [r0, #0]
 800e12c:	60c5      	str	r5, [r0, #12]
 800e12e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e130:	6819      	ldr	r1, [r3, #0]
 800e132:	b151      	cbz	r1, 800e14a <_dtoa_r+0x4a>
 800e134:	685a      	ldr	r2, [r3, #4]
 800e136:	604a      	str	r2, [r1, #4]
 800e138:	2301      	movs	r3, #1
 800e13a:	4093      	lsls	r3, r2
 800e13c:	608b      	str	r3, [r1, #8]
 800e13e:	4620      	mov	r0, r4
 800e140:	f001 f9e8 	bl	800f514 <_Bfree>
 800e144:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e146:	2200      	movs	r2, #0
 800e148:	601a      	str	r2, [r3, #0]
 800e14a:	1e3b      	subs	r3, r7, #0
 800e14c:	bfbb      	ittet	lt
 800e14e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e152:	9301      	strlt	r3, [sp, #4]
 800e154:	2300      	movge	r3, #0
 800e156:	2201      	movlt	r2, #1
 800e158:	bfac      	ite	ge
 800e15a:	f8c8 3000 	strge.w	r3, [r8]
 800e15e:	f8c8 2000 	strlt.w	r2, [r8]
 800e162:	4baf      	ldr	r3, [pc, #700]	; (800e420 <_dtoa_r+0x320>)
 800e164:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e168:	ea33 0308 	bics.w	r3, r3, r8
 800e16c:	d114      	bne.n	800e198 <_dtoa_r+0x98>
 800e16e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e170:	f242 730f 	movw	r3, #9999	; 0x270f
 800e174:	6013      	str	r3, [r2, #0]
 800e176:	9b00      	ldr	r3, [sp, #0]
 800e178:	b923      	cbnz	r3, 800e184 <_dtoa_r+0x84>
 800e17a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e17e:	2800      	cmp	r0, #0
 800e180:	f000 8542 	beq.w	800ec08 <_dtoa_r+0xb08>
 800e184:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e186:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800e434 <_dtoa_r+0x334>
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	f000 8544 	beq.w	800ec18 <_dtoa_r+0xb18>
 800e190:	f10b 0303 	add.w	r3, fp, #3
 800e194:	f000 bd3e 	b.w	800ec14 <_dtoa_r+0xb14>
 800e198:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e19c:	2200      	movs	r2, #0
 800e19e:	2300      	movs	r3, #0
 800e1a0:	4630      	mov	r0, r6
 800e1a2:	4639      	mov	r1, r7
 800e1a4:	f7f2 fc98 	bl	8000ad8 <__aeabi_dcmpeq>
 800e1a8:	4681      	mov	r9, r0
 800e1aa:	b168      	cbz	r0, 800e1c8 <_dtoa_r+0xc8>
 800e1ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e1ae:	2301      	movs	r3, #1
 800e1b0:	6013      	str	r3, [r2, #0]
 800e1b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	f000 8524 	beq.w	800ec02 <_dtoa_r+0xb02>
 800e1ba:	4b9a      	ldr	r3, [pc, #616]	; (800e424 <_dtoa_r+0x324>)
 800e1bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e1be:	f103 3bff 	add.w	fp, r3, #4294967295
 800e1c2:	6013      	str	r3, [r2, #0]
 800e1c4:	f000 bd28 	b.w	800ec18 <_dtoa_r+0xb18>
 800e1c8:	aa14      	add	r2, sp, #80	; 0x50
 800e1ca:	a915      	add	r1, sp, #84	; 0x54
 800e1cc:	ec47 6b10 	vmov	d0, r6, r7
 800e1d0:	4620      	mov	r0, r4
 800e1d2:	f001 fcad 	bl	800fb30 <__d2b>
 800e1d6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e1da:	9004      	str	r0, [sp, #16]
 800e1dc:	2d00      	cmp	r5, #0
 800e1de:	d07c      	beq.n	800e2da <_dtoa_r+0x1da>
 800e1e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e1e4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800e1e8:	46b2      	mov	sl, r6
 800e1ea:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800e1ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e1f2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	4b8b      	ldr	r3, [pc, #556]	; (800e428 <_dtoa_r+0x328>)
 800e1fa:	4650      	mov	r0, sl
 800e1fc:	4659      	mov	r1, fp
 800e1fe:	f7f2 f84b 	bl	8000298 <__aeabi_dsub>
 800e202:	a381      	add	r3, pc, #516	; (adr r3, 800e408 <_dtoa_r+0x308>)
 800e204:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e208:	f7f2 f9fe 	bl	8000608 <__aeabi_dmul>
 800e20c:	a380      	add	r3, pc, #512	; (adr r3, 800e410 <_dtoa_r+0x310>)
 800e20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e212:	f7f2 f843 	bl	800029c <__adddf3>
 800e216:	4606      	mov	r6, r0
 800e218:	4628      	mov	r0, r5
 800e21a:	460f      	mov	r7, r1
 800e21c:	f7f2 f98a 	bl	8000534 <__aeabi_i2d>
 800e220:	a37d      	add	r3, pc, #500	; (adr r3, 800e418 <_dtoa_r+0x318>)
 800e222:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e226:	f7f2 f9ef 	bl	8000608 <__aeabi_dmul>
 800e22a:	4602      	mov	r2, r0
 800e22c:	460b      	mov	r3, r1
 800e22e:	4630      	mov	r0, r6
 800e230:	4639      	mov	r1, r7
 800e232:	f7f2 f833 	bl	800029c <__adddf3>
 800e236:	4606      	mov	r6, r0
 800e238:	460f      	mov	r7, r1
 800e23a:	f7f2 fc95 	bl	8000b68 <__aeabi_d2iz>
 800e23e:	2200      	movs	r2, #0
 800e240:	4682      	mov	sl, r0
 800e242:	2300      	movs	r3, #0
 800e244:	4630      	mov	r0, r6
 800e246:	4639      	mov	r1, r7
 800e248:	f7f2 fc50 	bl	8000aec <__aeabi_dcmplt>
 800e24c:	b148      	cbz	r0, 800e262 <_dtoa_r+0x162>
 800e24e:	4650      	mov	r0, sl
 800e250:	f7f2 f970 	bl	8000534 <__aeabi_i2d>
 800e254:	4632      	mov	r2, r6
 800e256:	463b      	mov	r3, r7
 800e258:	f7f2 fc3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800e25c:	b908      	cbnz	r0, 800e262 <_dtoa_r+0x162>
 800e25e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e262:	f1ba 0f16 	cmp.w	sl, #22
 800e266:	d859      	bhi.n	800e31c <_dtoa_r+0x21c>
 800e268:	4970      	ldr	r1, [pc, #448]	; (800e42c <_dtoa_r+0x32c>)
 800e26a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e26e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e272:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e276:	f7f2 fc57 	bl	8000b28 <__aeabi_dcmpgt>
 800e27a:	2800      	cmp	r0, #0
 800e27c:	d050      	beq.n	800e320 <_dtoa_r+0x220>
 800e27e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e282:	2300      	movs	r3, #0
 800e284:	930f      	str	r3, [sp, #60]	; 0x3c
 800e286:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e288:	1b5d      	subs	r5, r3, r5
 800e28a:	f1b5 0801 	subs.w	r8, r5, #1
 800e28e:	bf49      	itett	mi
 800e290:	f1c5 0301 	rsbmi	r3, r5, #1
 800e294:	2300      	movpl	r3, #0
 800e296:	9305      	strmi	r3, [sp, #20]
 800e298:	f04f 0800 	movmi.w	r8, #0
 800e29c:	bf58      	it	pl
 800e29e:	9305      	strpl	r3, [sp, #20]
 800e2a0:	f1ba 0f00 	cmp.w	sl, #0
 800e2a4:	db3e      	blt.n	800e324 <_dtoa_r+0x224>
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	44d0      	add	r8, sl
 800e2aa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800e2ae:	9307      	str	r3, [sp, #28]
 800e2b0:	9b06      	ldr	r3, [sp, #24]
 800e2b2:	2b09      	cmp	r3, #9
 800e2b4:	f200 8090 	bhi.w	800e3d8 <_dtoa_r+0x2d8>
 800e2b8:	2b05      	cmp	r3, #5
 800e2ba:	bfc4      	itt	gt
 800e2bc:	3b04      	subgt	r3, #4
 800e2be:	9306      	strgt	r3, [sp, #24]
 800e2c0:	9b06      	ldr	r3, [sp, #24]
 800e2c2:	f1a3 0302 	sub.w	r3, r3, #2
 800e2c6:	bfcc      	ite	gt
 800e2c8:	2500      	movgt	r5, #0
 800e2ca:	2501      	movle	r5, #1
 800e2cc:	2b03      	cmp	r3, #3
 800e2ce:	f200 808f 	bhi.w	800e3f0 <_dtoa_r+0x2f0>
 800e2d2:	e8df f003 	tbb	[pc, r3]
 800e2d6:	7f7d      	.short	0x7f7d
 800e2d8:	7131      	.short	0x7131
 800e2da:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800e2de:	441d      	add	r5, r3
 800e2e0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800e2e4:	2820      	cmp	r0, #32
 800e2e6:	dd13      	ble.n	800e310 <_dtoa_r+0x210>
 800e2e8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800e2ec:	9b00      	ldr	r3, [sp, #0]
 800e2ee:	fa08 f800 	lsl.w	r8, r8, r0
 800e2f2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800e2f6:	fa23 f000 	lsr.w	r0, r3, r0
 800e2fa:	ea48 0000 	orr.w	r0, r8, r0
 800e2fe:	f7f2 f909 	bl	8000514 <__aeabi_ui2d>
 800e302:	2301      	movs	r3, #1
 800e304:	4682      	mov	sl, r0
 800e306:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800e30a:	3d01      	subs	r5, #1
 800e30c:	9313      	str	r3, [sp, #76]	; 0x4c
 800e30e:	e772      	b.n	800e1f6 <_dtoa_r+0xf6>
 800e310:	9b00      	ldr	r3, [sp, #0]
 800e312:	f1c0 0020 	rsb	r0, r0, #32
 800e316:	fa03 f000 	lsl.w	r0, r3, r0
 800e31a:	e7f0      	b.n	800e2fe <_dtoa_r+0x1fe>
 800e31c:	2301      	movs	r3, #1
 800e31e:	e7b1      	b.n	800e284 <_dtoa_r+0x184>
 800e320:	900f      	str	r0, [sp, #60]	; 0x3c
 800e322:	e7b0      	b.n	800e286 <_dtoa_r+0x186>
 800e324:	9b05      	ldr	r3, [sp, #20]
 800e326:	eba3 030a 	sub.w	r3, r3, sl
 800e32a:	9305      	str	r3, [sp, #20]
 800e32c:	f1ca 0300 	rsb	r3, sl, #0
 800e330:	9307      	str	r3, [sp, #28]
 800e332:	2300      	movs	r3, #0
 800e334:	930e      	str	r3, [sp, #56]	; 0x38
 800e336:	e7bb      	b.n	800e2b0 <_dtoa_r+0x1b0>
 800e338:	2301      	movs	r3, #1
 800e33a:	930a      	str	r3, [sp, #40]	; 0x28
 800e33c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e33e:	2b00      	cmp	r3, #0
 800e340:	dd59      	ble.n	800e3f6 <_dtoa_r+0x2f6>
 800e342:	9302      	str	r3, [sp, #8]
 800e344:	4699      	mov	r9, r3
 800e346:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e348:	2200      	movs	r2, #0
 800e34a:	6072      	str	r2, [r6, #4]
 800e34c:	2204      	movs	r2, #4
 800e34e:	f102 0014 	add.w	r0, r2, #20
 800e352:	4298      	cmp	r0, r3
 800e354:	6871      	ldr	r1, [r6, #4]
 800e356:	d953      	bls.n	800e400 <_dtoa_r+0x300>
 800e358:	4620      	mov	r0, r4
 800e35a:	f001 f8a7 	bl	800f4ac <_Balloc>
 800e35e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e360:	6030      	str	r0, [r6, #0]
 800e362:	f1b9 0f0e 	cmp.w	r9, #14
 800e366:	f8d3 b000 	ldr.w	fp, [r3]
 800e36a:	f200 80e6 	bhi.w	800e53a <_dtoa_r+0x43a>
 800e36e:	2d00      	cmp	r5, #0
 800e370:	f000 80e3 	beq.w	800e53a <_dtoa_r+0x43a>
 800e374:	ed9d 7b00 	vldr	d7, [sp]
 800e378:	f1ba 0f00 	cmp.w	sl, #0
 800e37c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800e380:	dd74      	ble.n	800e46c <_dtoa_r+0x36c>
 800e382:	4a2a      	ldr	r2, [pc, #168]	; (800e42c <_dtoa_r+0x32c>)
 800e384:	f00a 030f 	and.w	r3, sl, #15
 800e388:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e38c:	ed93 7b00 	vldr	d7, [r3]
 800e390:	ea4f 162a 	mov.w	r6, sl, asr #4
 800e394:	06f0      	lsls	r0, r6, #27
 800e396:	ed8d 7b08 	vstr	d7, [sp, #32]
 800e39a:	d565      	bpl.n	800e468 <_dtoa_r+0x368>
 800e39c:	4b24      	ldr	r3, [pc, #144]	; (800e430 <_dtoa_r+0x330>)
 800e39e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e3a2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e3a6:	f7f2 fa59 	bl	800085c <__aeabi_ddiv>
 800e3aa:	e9cd 0100 	strd	r0, r1, [sp]
 800e3ae:	f006 060f 	and.w	r6, r6, #15
 800e3b2:	2503      	movs	r5, #3
 800e3b4:	4f1e      	ldr	r7, [pc, #120]	; (800e430 <_dtoa_r+0x330>)
 800e3b6:	e04c      	b.n	800e452 <_dtoa_r+0x352>
 800e3b8:	2301      	movs	r3, #1
 800e3ba:	930a      	str	r3, [sp, #40]	; 0x28
 800e3bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3be:	4453      	add	r3, sl
 800e3c0:	f103 0901 	add.w	r9, r3, #1
 800e3c4:	9302      	str	r3, [sp, #8]
 800e3c6:	464b      	mov	r3, r9
 800e3c8:	2b01      	cmp	r3, #1
 800e3ca:	bfb8      	it	lt
 800e3cc:	2301      	movlt	r3, #1
 800e3ce:	e7ba      	b.n	800e346 <_dtoa_r+0x246>
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	e7b2      	b.n	800e33a <_dtoa_r+0x23a>
 800e3d4:	2300      	movs	r3, #0
 800e3d6:	e7f0      	b.n	800e3ba <_dtoa_r+0x2ba>
 800e3d8:	2501      	movs	r5, #1
 800e3da:	2300      	movs	r3, #0
 800e3dc:	9306      	str	r3, [sp, #24]
 800e3de:	950a      	str	r5, [sp, #40]	; 0x28
 800e3e0:	f04f 33ff 	mov.w	r3, #4294967295
 800e3e4:	9302      	str	r3, [sp, #8]
 800e3e6:	4699      	mov	r9, r3
 800e3e8:	2200      	movs	r2, #0
 800e3ea:	2312      	movs	r3, #18
 800e3ec:	920b      	str	r2, [sp, #44]	; 0x2c
 800e3ee:	e7aa      	b.n	800e346 <_dtoa_r+0x246>
 800e3f0:	2301      	movs	r3, #1
 800e3f2:	930a      	str	r3, [sp, #40]	; 0x28
 800e3f4:	e7f4      	b.n	800e3e0 <_dtoa_r+0x2e0>
 800e3f6:	2301      	movs	r3, #1
 800e3f8:	9302      	str	r3, [sp, #8]
 800e3fa:	4699      	mov	r9, r3
 800e3fc:	461a      	mov	r2, r3
 800e3fe:	e7f5      	b.n	800e3ec <_dtoa_r+0x2ec>
 800e400:	3101      	adds	r1, #1
 800e402:	6071      	str	r1, [r6, #4]
 800e404:	0052      	lsls	r2, r2, #1
 800e406:	e7a2      	b.n	800e34e <_dtoa_r+0x24e>
 800e408:	636f4361 	.word	0x636f4361
 800e40c:	3fd287a7 	.word	0x3fd287a7
 800e410:	8b60c8b3 	.word	0x8b60c8b3
 800e414:	3fc68a28 	.word	0x3fc68a28
 800e418:	509f79fb 	.word	0x509f79fb
 800e41c:	3fd34413 	.word	0x3fd34413
 800e420:	7ff00000 	.word	0x7ff00000
 800e424:	08011125 	.word	0x08011125
 800e428:	3ff80000 	.word	0x3ff80000
 800e42c:	08011248 	.word	0x08011248
 800e430:	08011220 	.word	0x08011220
 800e434:	080111a9 	.word	0x080111a9
 800e438:	07f1      	lsls	r1, r6, #31
 800e43a:	d508      	bpl.n	800e44e <_dtoa_r+0x34e>
 800e43c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e440:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e444:	f7f2 f8e0 	bl	8000608 <__aeabi_dmul>
 800e448:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e44c:	3501      	adds	r5, #1
 800e44e:	1076      	asrs	r6, r6, #1
 800e450:	3708      	adds	r7, #8
 800e452:	2e00      	cmp	r6, #0
 800e454:	d1f0      	bne.n	800e438 <_dtoa_r+0x338>
 800e456:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e45a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e45e:	f7f2 f9fd 	bl	800085c <__aeabi_ddiv>
 800e462:	e9cd 0100 	strd	r0, r1, [sp]
 800e466:	e01a      	b.n	800e49e <_dtoa_r+0x39e>
 800e468:	2502      	movs	r5, #2
 800e46a:	e7a3      	b.n	800e3b4 <_dtoa_r+0x2b4>
 800e46c:	f000 80a0 	beq.w	800e5b0 <_dtoa_r+0x4b0>
 800e470:	f1ca 0600 	rsb	r6, sl, #0
 800e474:	4b9f      	ldr	r3, [pc, #636]	; (800e6f4 <_dtoa_r+0x5f4>)
 800e476:	4fa0      	ldr	r7, [pc, #640]	; (800e6f8 <_dtoa_r+0x5f8>)
 800e478:	f006 020f 	and.w	r2, r6, #15
 800e47c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e484:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e488:	f7f2 f8be 	bl	8000608 <__aeabi_dmul>
 800e48c:	e9cd 0100 	strd	r0, r1, [sp]
 800e490:	1136      	asrs	r6, r6, #4
 800e492:	2300      	movs	r3, #0
 800e494:	2502      	movs	r5, #2
 800e496:	2e00      	cmp	r6, #0
 800e498:	d17f      	bne.n	800e59a <_dtoa_r+0x49a>
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d1e1      	bne.n	800e462 <_dtoa_r+0x362>
 800e49e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	f000 8087 	beq.w	800e5b4 <_dtoa_r+0x4b4>
 800e4a6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e4aa:	2200      	movs	r2, #0
 800e4ac:	4b93      	ldr	r3, [pc, #588]	; (800e6fc <_dtoa_r+0x5fc>)
 800e4ae:	4630      	mov	r0, r6
 800e4b0:	4639      	mov	r1, r7
 800e4b2:	f7f2 fb1b 	bl	8000aec <__aeabi_dcmplt>
 800e4b6:	2800      	cmp	r0, #0
 800e4b8:	d07c      	beq.n	800e5b4 <_dtoa_r+0x4b4>
 800e4ba:	f1b9 0f00 	cmp.w	r9, #0
 800e4be:	d079      	beq.n	800e5b4 <_dtoa_r+0x4b4>
 800e4c0:	9b02      	ldr	r3, [sp, #8]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	dd35      	ble.n	800e532 <_dtoa_r+0x432>
 800e4c6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e4ca:	9308      	str	r3, [sp, #32]
 800e4cc:	4639      	mov	r1, r7
 800e4ce:	2200      	movs	r2, #0
 800e4d0:	4b8b      	ldr	r3, [pc, #556]	; (800e700 <_dtoa_r+0x600>)
 800e4d2:	4630      	mov	r0, r6
 800e4d4:	f7f2 f898 	bl	8000608 <__aeabi_dmul>
 800e4d8:	e9cd 0100 	strd	r0, r1, [sp]
 800e4dc:	9f02      	ldr	r7, [sp, #8]
 800e4de:	3501      	adds	r5, #1
 800e4e0:	4628      	mov	r0, r5
 800e4e2:	f7f2 f827 	bl	8000534 <__aeabi_i2d>
 800e4e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4ea:	f7f2 f88d 	bl	8000608 <__aeabi_dmul>
 800e4ee:	2200      	movs	r2, #0
 800e4f0:	4b84      	ldr	r3, [pc, #528]	; (800e704 <_dtoa_r+0x604>)
 800e4f2:	f7f1 fed3 	bl	800029c <__adddf3>
 800e4f6:	4605      	mov	r5, r0
 800e4f8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800e4fc:	2f00      	cmp	r7, #0
 800e4fe:	d15d      	bne.n	800e5bc <_dtoa_r+0x4bc>
 800e500:	2200      	movs	r2, #0
 800e502:	4b81      	ldr	r3, [pc, #516]	; (800e708 <_dtoa_r+0x608>)
 800e504:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e508:	f7f1 fec6 	bl	8000298 <__aeabi_dsub>
 800e50c:	462a      	mov	r2, r5
 800e50e:	4633      	mov	r3, r6
 800e510:	e9cd 0100 	strd	r0, r1, [sp]
 800e514:	f7f2 fb08 	bl	8000b28 <__aeabi_dcmpgt>
 800e518:	2800      	cmp	r0, #0
 800e51a:	f040 8288 	bne.w	800ea2e <_dtoa_r+0x92e>
 800e51e:	462a      	mov	r2, r5
 800e520:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e524:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e528:	f7f2 fae0 	bl	8000aec <__aeabi_dcmplt>
 800e52c:	2800      	cmp	r0, #0
 800e52e:	f040 827c 	bne.w	800ea2a <_dtoa_r+0x92a>
 800e532:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e536:	e9cd 2300 	strd	r2, r3, [sp]
 800e53a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	f2c0 8150 	blt.w	800e7e2 <_dtoa_r+0x6e2>
 800e542:	f1ba 0f0e 	cmp.w	sl, #14
 800e546:	f300 814c 	bgt.w	800e7e2 <_dtoa_r+0x6e2>
 800e54a:	4b6a      	ldr	r3, [pc, #424]	; (800e6f4 <_dtoa_r+0x5f4>)
 800e54c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e550:	ed93 7b00 	vldr	d7, [r3]
 800e554:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e556:	2b00      	cmp	r3, #0
 800e558:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e55c:	f280 80d8 	bge.w	800e710 <_dtoa_r+0x610>
 800e560:	f1b9 0f00 	cmp.w	r9, #0
 800e564:	f300 80d4 	bgt.w	800e710 <_dtoa_r+0x610>
 800e568:	f040 825e 	bne.w	800ea28 <_dtoa_r+0x928>
 800e56c:	2200      	movs	r2, #0
 800e56e:	4b66      	ldr	r3, [pc, #408]	; (800e708 <_dtoa_r+0x608>)
 800e570:	ec51 0b17 	vmov	r0, r1, d7
 800e574:	f7f2 f848 	bl	8000608 <__aeabi_dmul>
 800e578:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e57c:	f7f2 faca 	bl	8000b14 <__aeabi_dcmpge>
 800e580:	464f      	mov	r7, r9
 800e582:	464e      	mov	r6, r9
 800e584:	2800      	cmp	r0, #0
 800e586:	f040 8234 	bne.w	800e9f2 <_dtoa_r+0x8f2>
 800e58a:	2331      	movs	r3, #49	; 0x31
 800e58c:	f10b 0501 	add.w	r5, fp, #1
 800e590:	f88b 3000 	strb.w	r3, [fp]
 800e594:	f10a 0a01 	add.w	sl, sl, #1
 800e598:	e22f      	b.n	800e9fa <_dtoa_r+0x8fa>
 800e59a:	07f2      	lsls	r2, r6, #31
 800e59c:	d505      	bpl.n	800e5aa <_dtoa_r+0x4aa>
 800e59e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e5a2:	f7f2 f831 	bl	8000608 <__aeabi_dmul>
 800e5a6:	3501      	adds	r5, #1
 800e5a8:	2301      	movs	r3, #1
 800e5aa:	1076      	asrs	r6, r6, #1
 800e5ac:	3708      	adds	r7, #8
 800e5ae:	e772      	b.n	800e496 <_dtoa_r+0x396>
 800e5b0:	2502      	movs	r5, #2
 800e5b2:	e774      	b.n	800e49e <_dtoa_r+0x39e>
 800e5b4:	f8cd a020 	str.w	sl, [sp, #32]
 800e5b8:	464f      	mov	r7, r9
 800e5ba:	e791      	b.n	800e4e0 <_dtoa_r+0x3e0>
 800e5bc:	4b4d      	ldr	r3, [pc, #308]	; (800e6f4 <_dtoa_r+0x5f4>)
 800e5be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e5c2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800e5c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d047      	beq.n	800e65c <_dtoa_r+0x55c>
 800e5cc:	4602      	mov	r2, r0
 800e5ce:	460b      	mov	r3, r1
 800e5d0:	2000      	movs	r0, #0
 800e5d2:	494e      	ldr	r1, [pc, #312]	; (800e70c <_dtoa_r+0x60c>)
 800e5d4:	f7f2 f942 	bl	800085c <__aeabi_ddiv>
 800e5d8:	462a      	mov	r2, r5
 800e5da:	4633      	mov	r3, r6
 800e5dc:	f7f1 fe5c 	bl	8000298 <__aeabi_dsub>
 800e5e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e5e4:	465d      	mov	r5, fp
 800e5e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e5ea:	f7f2 fabd 	bl	8000b68 <__aeabi_d2iz>
 800e5ee:	4606      	mov	r6, r0
 800e5f0:	f7f1 ffa0 	bl	8000534 <__aeabi_i2d>
 800e5f4:	4602      	mov	r2, r0
 800e5f6:	460b      	mov	r3, r1
 800e5f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e5fc:	f7f1 fe4c 	bl	8000298 <__aeabi_dsub>
 800e600:	3630      	adds	r6, #48	; 0x30
 800e602:	f805 6b01 	strb.w	r6, [r5], #1
 800e606:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e60a:	e9cd 0100 	strd	r0, r1, [sp]
 800e60e:	f7f2 fa6d 	bl	8000aec <__aeabi_dcmplt>
 800e612:	2800      	cmp	r0, #0
 800e614:	d163      	bne.n	800e6de <_dtoa_r+0x5de>
 800e616:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e61a:	2000      	movs	r0, #0
 800e61c:	4937      	ldr	r1, [pc, #220]	; (800e6fc <_dtoa_r+0x5fc>)
 800e61e:	f7f1 fe3b 	bl	8000298 <__aeabi_dsub>
 800e622:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e626:	f7f2 fa61 	bl	8000aec <__aeabi_dcmplt>
 800e62a:	2800      	cmp	r0, #0
 800e62c:	f040 80b7 	bne.w	800e79e <_dtoa_r+0x69e>
 800e630:	eba5 030b 	sub.w	r3, r5, fp
 800e634:	429f      	cmp	r7, r3
 800e636:	f77f af7c 	ble.w	800e532 <_dtoa_r+0x432>
 800e63a:	2200      	movs	r2, #0
 800e63c:	4b30      	ldr	r3, [pc, #192]	; (800e700 <_dtoa_r+0x600>)
 800e63e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e642:	f7f1 ffe1 	bl	8000608 <__aeabi_dmul>
 800e646:	2200      	movs	r2, #0
 800e648:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e64c:	4b2c      	ldr	r3, [pc, #176]	; (800e700 <_dtoa_r+0x600>)
 800e64e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e652:	f7f1 ffd9 	bl	8000608 <__aeabi_dmul>
 800e656:	e9cd 0100 	strd	r0, r1, [sp]
 800e65a:	e7c4      	b.n	800e5e6 <_dtoa_r+0x4e6>
 800e65c:	462a      	mov	r2, r5
 800e65e:	4633      	mov	r3, r6
 800e660:	f7f1 ffd2 	bl	8000608 <__aeabi_dmul>
 800e664:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e668:	eb0b 0507 	add.w	r5, fp, r7
 800e66c:	465e      	mov	r6, fp
 800e66e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e672:	f7f2 fa79 	bl	8000b68 <__aeabi_d2iz>
 800e676:	4607      	mov	r7, r0
 800e678:	f7f1 ff5c 	bl	8000534 <__aeabi_i2d>
 800e67c:	3730      	adds	r7, #48	; 0x30
 800e67e:	4602      	mov	r2, r0
 800e680:	460b      	mov	r3, r1
 800e682:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e686:	f7f1 fe07 	bl	8000298 <__aeabi_dsub>
 800e68a:	f806 7b01 	strb.w	r7, [r6], #1
 800e68e:	42ae      	cmp	r6, r5
 800e690:	e9cd 0100 	strd	r0, r1, [sp]
 800e694:	f04f 0200 	mov.w	r2, #0
 800e698:	d126      	bne.n	800e6e8 <_dtoa_r+0x5e8>
 800e69a:	4b1c      	ldr	r3, [pc, #112]	; (800e70c <_dtoa_r+0x60c>)
 800e69c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e6a0:	f7f1 fdfc 	bl	800029c <__adddf3>
 800e6a4:	4602      	mov	r2, r0
 800e6a6:	460b      	mov	r3, r1
 800e6a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e6ac:	f7f2 fa3c 	bl	8000b28 <__aeabi_dcmpgt>
 800e6b0:	2800      	cmp	r0, #0
 800e6b2:	d174      	bne.n	800e79e <_dtoa_r+0x69e>
 800e6b4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e6b8:	2000      	movs	r0, #0
 800e6ba:	4914      	ldr	r1, [pc, #80]	; (800e70c <_dtoa_r+0x60c>)
 800e6bc:	f7f1 fdec 	bl	8000298 <__aeabi_dsub>
 800e6c0:	4602      	mov	r2, r0
 800e6c2:	460b      	mov	r3, r1
 800e6c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e6c8:	f7f2 fa10 	bl	8000aec <__aeabi_dcmplt>
 800e6cc:	2800      	cmp	r0, #0
 800e6ce:	f43f af30 	beq.w	800e532 <_dtoa_r+0x432>
 800e6d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e6d6:	2b30      	cmp	r3, #48	; 0x30
 800e6d8:	f105 32ff 	add.w	r2, r5, #4294967295
 800e6dc:	d002      	beq.n	800e6e4 <_dtoa_r+0x5e4>
 800e6de:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e6e2:	e04a      	b.n	800e77a <_dtoa_r+0x67a>
 800e6e4:	4615      	mov	r5, r2
 800e6e6:	e7f4      	b.n	800e6d2 <_dtoa_r+0x5d2>
 800e6e8:	4b05      	ldr	r3, [pc, #20]	; (800e700 <_dtoa_r+0x600>)
 800e6ea:	f7f1 ff8d 	bl	8000608 <__aeabi_dmul>
 800e6ee:	e9cd 0100 	strd	r0, r1, [sp]
 800e6f2:	e7bc      	b.n	800e66e <_dtoa_r+0x56e>
 800e6f4:	08011248 	.word	0x08011248
 800e6f8:	08011220 	.word	0x08011220
 800e6fc:	3ff00000 	.word	0x3ff00000
 800e700:	40240000 	.word	0x40240000
 800e704:	401c0000 	.word	0x401c0000
 800e708:	40140000 	.word	0x40140000
 800e70c:	3fe00000 	.word	0x3fe00000
 800e710:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e714:	465d      	mov	r5, fp
 800e716:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e71a:	4630      	mov	r0, r6
 800e71c:	4639      	mov	r1, r7
 800e71e:	f7f2 f89d 	bl	800085c <__aeabi_ddiv>
 800e722:	f7f2 fa21 	bl	8000b68 <__aeabi_d2iz>
 800e726:	4680      	mov	r8, r0
 800e728:	f7f1 ff04 	bl	8000534 <__aeabi_i2d>
 800e72c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e730:	f7f1 ff6a 	bl	8000608 <__aeabi_dmul>
 800e734:	4602      	mov	r2, r0
 800e736:	460b      	mov	r3, r1
 800e738:	4630      	mov	r0, r6
 800e73a:	4639      	mov	r1, r7
 800e73c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800e740:	f7f1 fdaa 	bl	8000298 <__aeabi_dsub>
 800e744:	f805 6b01 	strb.w	r6, [r5], #1
 800e748:	eba5 060b 	sub.w	r6, r5, fp
 800e74c:	45b1      	cmp	r9, r6
 800e74e:	4602      	mov	r2, r0
 800e750:	460b      	mov	r3, r1
 800e752:	d139      	bne.n	800e7c8 <_dtoa_r+0x6c8>
 800e754:	f7f1 fda2 	bl	800029c <__adddf3>
 800e758:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e75c:	4606      	mov	r6, r0
 800e75e:	460f      	mov	r7, r1
 800e760:	f7f2 f9e2 	bl	8000b28 <__aeabi_dcmpgt>
 800e764:	b9c8      	cbnz	r0, 800e79a <_dtoa_r+0x69a>
 800e766:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e76a:	4630      	mov	r0, r6
 800e76c:	4639      	mov	r1, r7
 800e76e:	f7f2 f9b3 	bl	8000ad8 <__aeabi_dcmpeq>
 800e772:	b110      	cbz	r0, 800e77a <_dtoa_r+0x67a>
 800e774:	f018 0f01 	tst.w	r8, #1
 800e778:	d10f      	bne.n	800e79a <_dtoa_r+0x69a>
 800e77a:	9904      	ldr	r1, [sp, #16]
 800e77c:	4620      	mov	r0, r4
 800e77e:	f000 fec9 	bl	800f514 <_Bfree>
 800e782:	2300      	movs	r3, #0
 800e784:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e786:	702b      	strb	r3, [r5, #0]
 800e788:	f10a 0301 	add.w	r3, sl, #1
 800e78c:	6013      	str	r3, [r2, #0]
 800e78e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e790:	2b00      	cmp	r3, #0
 800e792:	f000 8241 	beq.w	800ec18 <_dtoa_r+0xb18>
 800e796:	601d      	str	r5, [r3, #0]
 800e798:	e23e      	b.n	800ec18 <_dtoa_r+0xb18>
 800e79a:	f8cd a020 	str.w	sl, [sp, #32]
 800e79e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e7a2:	2a39      	cmp	r2, #57	; 0x39
 800e7a4:	f105 33ff 	add.w	r3, r5, #4294967295
 800e7a8:	d108      	bne.n	800e7bc <_dtoa_r+0x6bc>
 800e7aa:	459b      	cmp	fp, r3
 800e7ac:	d10a      	bne.n	800e7c4 <_dtoa_r+0x6c4>
 800e7ae:	9b08      	ldr	r3, [sp, #32]
 800e7b0:	3301      	adds	r3, #1
 800e7b2:	9308      	str	r3, [sp, #32]
 800e7b4:	2330      	movs	r3, #48	; 0x30
 800e7b6:	f88b 3000 	strb.w	r3, [fp]
 800e7ba:	465b      	mov	r3, fp
 800e7bc:	781a      	ldrb	r2, [r3, #0]
 800e7be:	3201      	adds	r2, #1
 800e7c0:	701a      	strb	r2, [r3, #0]
 800e7c2:	e78c      	b.n	800e6de <_dtoa_r+0x5de>
 800e7c4:	461d      	mov	r5, r3
 800e7c6:	e7ea      	b.n	800e79e <_dtoa_r+0x69e>
 800e7c8:	2200      	movs	r2, #0
 800e7ca:	4b9b      	ldr	r3, [pc, #620]	; (800ea38 <_dtoa_r+0x938>)
 800e7cc:	f7f1 ff1c 	bl	8000608 <__aeabi_dmul>
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	4606      	mov	r6, r0
 800e7d6:	460f      	mov	r7, r1
 800e7d8:	f7f2 f97e 	bl	8000ad8 <__aeabi_dcmpeq>
 800e7dc:	2800      	cmp	r0, #0
 800e7de:	d09a      	beq.n	800e716 <_dtoa_r+0x616>
 800e7e0:	e7cb      	b.n	800e77a <_dtoa_r+0x67a>
 800e7e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e7e4:	2a00      	cmp	r2, #0
 800e7e6:	f000 808b 	beq.w	800e900 <_dtoa_r+0x800>
 800e7ea:	9a06      	ldr	r2, [sp, #24]
 800e7ec:	2a01      	cmp	r2, #1
 800e7ee:	dc6e      	bgt.n	800e8ce <_dtoa_r+0x7ce>
 800e7f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e7f2:	2a00      	cmp	r2, #0
 800e7f4:	d067      	beq.n	800e8c6 <_dtoa_r+0x7c6>
 800e7f6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e7fa:	9f07      	ldr	r7, [sp, #28]
 800e7fc:	9d05      	ldr	r5, [sp, #20]
 800e7fe:	9a05      	ldr	r2, [sp, #20]
 800e800:	2101      	movs	r1, #1
 800e802:	441a      	add	r2, r3
 800e804:	4620      	mov	r0, r4
 800e806:	9205      	str	r2, [sp, #20]
 800e808:	4498      	add	r8, r3
 800e80a:	f000 ff61 	bl	800f6d0 <__i2b>
 800e80e:	4606      	mov	r6, r0
 800e810:	2d00      	cmp	r5, #0
 800e812:	dd0c      	ble.n	800e82e <_dtoa_r+0x72e>
 800e814:	f1b8 0f00 	cmp.w	r8, #0
 800e818:	dd09      	ble.n	800e82e <_dtoa_r+0x72e>
 800e81a:	4545      	cmp	r5, r8
 800e81c:	9a05      	ldr	r2, [sp, #20]
 800e81e:	462b      	mov	r3, r5
 800e820:	bfa8      	it	ge
 800e822:	4643      	movge	r3, r8
 800e824:	1ad2      	subs	r2, r2, r3
 800e826:	9205      	str	r2, [sp, #20]
 800e828:	1aed      	subs	r5, r5, r3
 800e82a:	eba8 0803 	sub.w	r8, r8, r3
 800e82e:	9b07      	ldr	r3, [sp, #28]
 800e830:	b1eb      	cbz	r3, 800e86e <_dtoa_r+0x76e>
 800e832:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e834:	2b00      	cmp	r3, #0
 800e836:	d067      	beq.n	800e908 <_dtoa_r+0x808>
 800e838:	b18f      	cbz	r7, 800e85e <_dtoa_r+0x75e>
 800e83a:	4631      	mov	r1, r6
 800e83c:	463a      	mov	r2, r7
 800e83e:	4620      	mov	r0, r4
 800e840:	f000 ffe6 	bl	800f810 <__pow5mult>
 800e844:	9a04      	ldr	r2, [sp, #16]
 800e846:	4601      	mov	r1, r0
 800e848:	4606      	mov	r6, r0
 800e84a:	4620      	mov	r0, r4
 800e84c:	f000 ff49 	bl	800f6e2 <__multiply>
 800e850:	9904      	ldr	r1, [sp, #16]
 800e852:	9008      	str	r0, [sp, #32]
 800e854:	4620      	mov	r0, r4
 800e856:	f000 fe5d 	bl	800f514 <_Bfree>
 800e85a:	9b08      	ldr	r3, [sp, #32]
 800e85c:	9304      	str	r3, [sp, #16]
 800e85e:	9b07      	ldr	r3, [sp, #28]
 800e860:	1bda      	subs	r2, r3, r7
 800e862:	d004      	beq.n	800e86e <_dtoa_r+0x76e>
 800e864:	9904      	ldr	r1, [sp, #16]
 800e866:	4620      	mov	r0, r4
 800e868:	f000 ffd2 	bl	800f810 <__pow5mult>
 800e86c:	9004      	str	r0, [sp, #16]
 800e86e:	2101      	movs	r1, #1
 800e870:	4620      	mov	r0, r4
 800e872:	f000 ff2d 	bl	800f6d0 <__i2b>
 800e876:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e878:	4607      	mov	r7, r0
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	f000 81d0 	beq.w	800ec20 <_dtoa_r+0xb20>
 800e880:	461a      	mov	r2, r3
 800e882:	4601      	mov	r1, r0
 800e884:	4620      	mov	r0, r4
 800e886:	f000 ffc3 	bl	800f810 <__pow5mult>
 800e88a:	9b06      	ldr	r3, [sp, #24]
 800e88c:	2b01      	cmp	r3, #1
 800e88e:	4607      	mov	r7, r0
 800e890:	dc40      	bgt.n	800e914 <_dtoa_r+0x814>
 800e892:	9b00      	ldr	r3, [sp, #0]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d139      	bne.n	800e90c <_dtoa_r+0x80c>
 800e898:	9b01      	ldr	r3, [sp, #4]
 800e89a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d136      	bne.n	800e910 <_dtoa_r+0x810>
 800e8a2:	9b01      	ldr	r3, [sp, #4]
 800e8a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e8a8:	0d1b      	lsrs	r3, r3, #20
 800e8aa:	051b      	lsls	r3, r3, #20
 800e8ac:	b12b      	cbz	r3, 800e8ba <_dtoa_r+0x7ba>
 800e8ae:	9b05      	ldr	r3, [sp, #20]
 800e8b0:	3301      	adds	r3, #1
 800e8b2:	9305      	str	r3, [sp, #20]
 800e8b4:	f108 0801 	add.w	r8, r8, #1
 800e8b8:	2301      	movs	r3, #1
 800e8ba:	9307      	str	r3, [sp, #28]
 800e8bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d12a      	bne.n	800e918 <_dtoa_r+0x818>
 800e8c2:	2001      	movs	r0, #1
 800e8c4:	e030      	b.n	800e928 <_dtoa_r+0x828>
 800e8c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e8c8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e8cc:	e795      	b.n	800e7fa <_dtoa_r+0x6fa>
 800e8ce:	9b07      	ldr	r3, [sp, #28]
 800e8d0:	f109 37ff 	add.w	r7, r9, #4294967295
 800e8d4:	42bb      	cmp	r3, r7
 800e8d6:	bfbf      	itttt	lt
 800e8d8:	9b07      	ldrlt	r3, [sp, #28]
 800e8da:	9707      	strlt	r7, [sp, #28]
 800e8dc:	1afa      	sublt	r2, r7, r3
 800e8de:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e8e0:	bfbb      	ittet	lt
 800e8e2:	189b      	addlt	r3, r3, r2
 800e8e4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e8e6:	1bdf      	subge	r7, r3, r7
 800e8e8:	2700      	movlt	r7, #0
 800e8ea:	f1b9 0f00 	cmp.w	r9, #0
 800e8ee:	bfb5      	itete	lt
 800e8f0:	9b05      	ldrlt	r3, [sp, #20]
 800e8f2:	9d05      	ldrge	r5, [sp, #20]
 800e8f4:	eba3 0509 	sublt.w	r5, r3, r9
 800e8f8:	464b      	movge	r3, r9
 800e8fa:	bfb8      	it	lt
 800e8fc:	2300      	movlt	r3, #0
 800e8fe:	e77e      	b.n	800e7fe <_dtoa_r+0x6fe>
 800e900:	9f07      	ldr	r7, [sp, #28]
 800e902:	9d05      	ldr	r5, [sp, #20]
 800e904:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800e906:	e783      	b.n	800e810 <_dtoa_r+0x710>
 800e908:	9a07      	ldr	r2, [sp, #28]
 800e90a:	e7ab      	b.n	800e864 <_dtoa_r+0x764>
 800e90c:	2300      	movs	r3, #0
 800e90e:	e7d4      	b.n	800e8ba <_dtoa_r+0x7ba>
 800e910:	9b00      	ldr	r3, [sp, #0]
 800e912:	e7d2      	b.n	800e8ba <_dtoa_r+0x7ba>
 800e914:	2300      	movs	r3, #0
 800e916:	9307      	str	r3, [sp, #28]
 800e918:	693b      	ldr	r3, [r7, #16]
 800e91a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800e91e:	6918      	ldr	r0, [r3, #16]
 800e920:	f000 fe88 	bl	800f634 <__hi0bits>
 800e924:	f1c0 0020 	rsb	r0, r0, #32
 800e928:	4440      	add	r0, r8
 800e92a:	f010 001f 	ands.w	r0, r0, #31
 800e92e:	d047      	beq.n	800e9c0 <_dtoa_r+0x8c0>
 800e930:	f1c0 0320 	rsb	r3, r0, #32
 800e934:	2b04      	cmp	r3, #4
 800e936:	dd3b      	ble.n	800e9b0 <_dtoa_r+0x8b0>
 800e938:	9b05      	ldr	r3, [sp, #20]
 800e93a:	f1c0 001c 	rsb	r0, r0, #28
 800e93e:	4403      	add	r3, r0
 800e940:	9305      	str	r3, [sp, #20]
 800e942:	4405      	add	r5, r0
 800e944:	4480      	add	r8, r0
 800e946:	9b05      	ldr	r3, [sp, #20]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	dd05      	ble.n	800e958 <_dtoa_r+0x858>
 800e94c:	461a      	mov	r2, r3
 800e94e:	9904      	ldr	r1, [sp, #16]
 800e950:	4620      	mov	r0, r4
 800e952:	f000 ffab 	bl	800f8ac <__lshift>
 800e956:	9004      	str	r0, [sp, #16]
 800e958:	f1b8 0f00 	cmp.w	r8, #0
 800e95c:	dd05      	ble.n	800e96a <_dtoa_r+0x86a>
 800e95e:	4639      	mov	r1, r7
 800e960:	4642      	mov	r2, r8
 800e962:	4620      	mov	r0, r4
 800e964:	f000 ffa2 	bl	800f8ac <__lshift>
 800e968:	4607      	mov	r7, r0
 800e96a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e96c:	b353      	cbz	r3, 800e9c4 <_dtoa_r+0x8c4>
 800e96e:	4639      	mov	r1, r7
 800e970:	9804      	ldr	r0, [sp, #16]
 800e972:	f000 ffef 	bl	800f954 <__mcmp>
 800e976:	2800      	cmp	r0, #0
 800e978:	da24      	bge.n	800e9c4 <_dtoa_r+0x8c4>
 800e97a:	2300      	movs	r3, #0
 800e97c:	220a      	movs	r2, #10
 800e97e:	9904      	ldr	r1, [sp, #16]
 800e980:	4620      	mov	r0, r4
 800e982:	f000 fdde 	bl	800f542 <__multadd>
 800e986:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e988:	9004      	str	r0, [sp, #16]
 800e98a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e98e:	2b00      	cmp	r3, #0
 800e990:	f000 814d 	beq.w	800ec2e <_dtoa_r+0xb2e>
 800e994:	2300      	movs	r3, #0
 800e996:	4631      	mov	r1, r6
 800e998:	220a      	movs	r2, #10
 800e99a:	4620      	mov	r0, r4
 800e99c:	f000 fdd1 	bl	800f542 <__multadd>
 800e9a0:	9b02      	ldr	r3, [sp, #8]
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	4606      	mov	r6, r0
 800e9a6:	dc4f      	bgt.n	800ea48 <_dtoa_r+0x948>
 800e9a8:	9b06      	ldr	r3, [sp, #24]
 800e9aa:	2b02      	cmp	r3, #2
 800e9ac:	dd4c      	ble.n	800ea48 <_dtoa_r+0x948>
 800e9ae:	e011      	b.n	800e9d4 <_dtoa_r+0x8d4>
 800e9b0:	d0c9      	beq.n	800e946 <_dtoa_r+0x846>
 800e9b2:	9a05      	ldr	r2, [sp, #20]
 800e9b4:	331c      	adds	r3, #28
 800e9b6:	441a      	add	r2, r3
 800e9b8:	9205      	str	r2, [sp, #20]
 800e9ba:	441d      	add	r5, r3
 800e9bc:	4498      	add	r8, r3
 800e9be:	e7c2      	b.n	800e946 <_dtoa_r+0x846>
 800e9c0:	4603      	mov	r3, r0
 800e9c2:	e7f6      	b.n	800e9b2 <_dtoa_r+0x8b2>
 800e9c4:	f1b9 0f00 	cmp.w	r9, #0
 800e9c8:	dc38      	bgt.n	800ea3c <_dtoa_r+0x93c>
 800e9ca:	9b06      	ldr	r3, [sp, #24]
 800e9cc:	2b02      	cmp	r3, #2
 800e9ce:	dd35      	ble.n	800ea3c <_dtoa_r+0x93c>
 800e9d0:	f8cd 9008 	str.w	r9, [sp, #8]
 800e9d4:	9b02      	ldr	r3, [sp, #8]
 800e9d6:	b963      	cbnz	r3, 800e9f2 <_dtoa_r+0x8f2>
 800e9d8:	4639      	mov	r1, r7
 800e9da:	2205      	movs	r2, #5
 800e9dc:	4620      	mov	r0, r4
 800e9de:	f000 fdb0 	bl	800f542 <__multadd>
 800e9e2:	4601      	mov	r1, r0
 800e9e4:	4607      	mov	r7, r0
 800e9e6:	9804      	ldr	r0, [sp, #16]
 800e9e8:	f000 ffb4 	bl	800f954 <__mcmp>
 800e9ec:	2800      	cmp	r0, #0
 800e9ee:	f73f adcc 	bgt.w	800e58a <_dtoa_r+0x48a>
 800e9f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e9f4:	465d      	mov	r5, fp
 800e9f6:	ea6f 0a03 	mvn.w	sl, r3
 800e9fa:	f04f 0900 	mov.w	r9, #0
 800e9fe:	4639      	mov	r1, r7
 800ea00:	4620      	mov	r0, r4
 800ea02:	f000 fd87 	bl	800f514 <_Bfree>
 800ea06:	2e00      	cmp	r6, #0
 800ea08:	f43f aeb7 	beq.w	800e77a <_dtoa_r+0x67a>
 800ea0c:	f1b9 0f00 	cmp.w	r9, #0
 800ea10:	d005      	beq.n	800ea1e <_dtoa_r+0x91e>
 800ea12:	45b1      	cmp	r9, r6
 800ea14:	d003      	beq.n	800ea1e <_dtoa_r+0x91e>
 800ea16:	4649      	mov	r1, r9
 800ea18:	4620      	mov	r0, r4
 800ea1a:	f000 fd7b 	bl	800f514 <_Bfree>
 800ea1e:	4631      	mov	r1, r6
 800ea20:	4620      	mov	r0, r4
 800ea22:	f000 fd77 	bl	800f514 <_Bfree>
 800ea26:	e6a8      	b.n	800e77a <_dtoa_r+0x67a>
 800ea28:	2700      	movs	r7, #0
 800ea2a:	463e      	mov	r6, r7
 800ea2c:	e7e1      	b.n	800e9f2 <_dtoa_r+0x8f2>
 800ea2e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ea32:	463e      	mov	r6, r7
 800ea34:	e5a9      	b.n	800e58a <_dtoa_r+0x48a>
 800ea36:	bf00      	nop
 800ea38:	40240000 	.word	0x40240000
 800ea3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea3e:	f8cd 9008 	str.w	r9, [sp, #8]
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	f000 80fa 	beq.w	800ec3c <_dtoa_r+0xb3c>
 800ea48:	2d00      	cmp	r5, #0
 800ea4a:	dd05      	ble.n	800ea58 <_dtoa_r+0x958>
 800ea4c:	4631      	mov	r1, r6
 800ea4e:	462a      	mov	r2, r5
 800ea50:	4620      	mov	r0, r4
 800ea52:	f000 ff2b 	bl	800f8ac <__lshift>
 800ea56:	4606      	mov	r6, r0
 800ea58:	9b07      	ldr	r3, [sp, #28]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d04c      	beq.n	800eaf8 <_dtoa_r+0x9f8>
 800ea5e:	6871      	ldr	r1, [r6, #4]
 800ea60:	4620      	mov	r0, r4
 800ea62:	f000 fd23 	bl	800f4ac <_Balloc>
 800ea66:	6932      	ldr	r2, [r6, #16]
 800ea68:	3202      	adds	r2, #2
 800ea6a:	4605      	mov	r5, r0
 800ea6c:	0092      	lsls	r2, r2, #2
 800ea6e:	f106 010c 	add.w	r1, r6, #12
 800ea72:	300c      	adds	r0, #12
 800ea74:	f7fd fd70 	bl	800c558 <memcpy>
 800ea78:	2201      	movs	r2, #1
 800ea7a:	4629      	mov	r1, r5
 800ea7c:	4620      	mov	r0, r4
 800ea7e:	f000 ff15 	bl	800f8ac <__lshift>
 800ea82:	9b00      	ldr	r3, [sp, #0]
 800ea84:	f8cd b014 	str.w	fp, [sp, #20]
 800ea88:	f003 0301 	and.w	r3, r3, #1
 800ea8c:	46b1      	mov	r9, r6
 800ea8e:	9307      	str	r3, [sp, #28]
 800ea90:	4606      	mov	r6, r0
 800ea92:	4639      	mov	r1, r7
 800ea94:	9804      	ldr	r0, [sp, #16]
 800ea96:	f7ff faa5 	bl	800dfe4 <quorem>
 800ea9a:	4649      	mov	r1, r9
 800ea9c:	4605      	mov	r5, r0
 800ea9e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800eaa2:	9804      	ldr	r0, [sp, #16]
 800eaa4:	f000 ff56 	bl	800f954 <__mcmp>
 800eaa8:	4632      	mov	r2, r6
 800eaaa:	9000      	str	r0, [sp, #0]
 800eaac:	4639      	mov	r1, r7
 800eaae:	4620      	mov	r0, r4
 800eab0:	f000 ff6a 	bl	800f988 <__mdiff>
 800eab4:	68c3      	ldr	r3, [r0, #12]
 800eab6:	4602      	mov	r2, r0
 800eab8:	bb03      	cbnz	r3, 800eafc <_dtoa_r+0x9fc>
 800eaba:	4601      	mov	r1, r0
 800eabc:	9008      	str	r0, [sp, #32]
 800eabe:	9804      	ldr	r0, [sp, #16]
 800eac0:	f000 ff48 	bl	800f954 <__mcmp>
 800eac4:	9a08      	ldr	r2, [sp, #32]
 800eac6:	4603      	mov	r3, r0
 800eac8:	4611      	mov	r1, r2
 800eaca:	4620      	mov	r0, r4
 800eacc:	9308      	str	r3, [sp, #32]
 800eace:	f000 fd21 	bl	800f514 <_Bfree>
 800ead2:	9b08      	ldr	r3, [sp, #32]
 800ead4:	b9a3      	cbnz	r3, 800eb00 <_dtoa_r+0xa00>
 800ead6:	9a06      	ldr	r2, [sp, #24]
 800ead8:	b992      	cbnz	r2, 800eb00 <_dtoa_r+0xa00>
 800eada:	9a07      	ldr	r2, [sp, #28]
 800eadc:	b982      	cbnz	r2, 800eb00 <_dtoa_r+0xa00>
 800eade:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800eae2:	d029      	beq.n	800eb38 <_dtoa_r+0xa38>
 800eae4:	9b00      	ldr	r3, [sp, #0]
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	dd01      	ble.n	800eaee <_dtoa_r+0x9ee>
 800eaea:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800eaee:	9b05      	ldr	r3, [sp, #20]
 800eaf0:	1c5d      	adds	r5, r3, #1
 800eaf2:	f883 8000 	strb.w	r8, [r3]
 800eaf6:	e782      	b.n	800e9fe <_dtoa_r+0x8fe>
 800eaf8:	4630      	mov	r0, r6
 800eafa:	e7c2      	b.n	800ea82 <_dtoa_r+0x982>
 800eafc:	2301      	movs	r3, #1
 800eafe:	e7e3      	b.n	800eac8 <_dtoa_r+0x9c8>
 800eb00:	9a00      	ldr	r2, [sp, #0]
 800eb02:	2a00      	cmp	r2, #0
 800eb04:	db04      	blt.n	800eb10 <_dtoa_r+0xa10>
 800eb06:	d125      	bne.n	800eb54 <_dtoa_r+0xa54>
 800eb08:	9a06      	ldr	r2, [sp, #24]
 800eb0a:	bb1a      	cbnz	r2, 800eb54 <_dtoa_r+0xa54>
 800eb0c:	9a07      	ldr	r2, [sp, #28]
 800eb0e:	bb0a      	cbnz	r2, 800eb54 <_dtoa_r+0xa54>
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	ddec      	ble.n	800eaee <_dtoa_r+0x9ee>
 800eb14:	2201      	movs	r2, #1
 800eb16:	9904      	ldr	r1, [sp, #16]
 800eb18:	4620      	mov	r0, r4
 800eb1a:	f000 fec7 	bl	800f8ac <__lshift>
 800eb1e:	4639      	mov	r1, r7
 800eb20:	9004      	str	r0, [sp, #16]
 800eb22:	f000 ff17 	bl	800f954 <__mcmp>
 800eb26:	2800      	cmp	r0, #0
 800eb28:	dc03      	bgt.n	800eb32 <_dtoa_r+0xa32>
 800eb2a:	d1e0      	bne.n	800eaee <_dtoa_r+0x9ee>
 800eb2c:	f018 0f01 	tst.w	r8, #1
 800eb30:	d0dd      	beq.n	800eaee <_dtoa_r+0x9ee>
 800eb32:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800eb36:	d1d8      	bne.n	800eaea <_dtoa_r+0x9ea>
 800eb38:	9b05      	ldr	r3, [sp, #20]
 800eb3a:	9a05      	ldr	r2, [sp, #20]
 800eb3c:	1c5d      	adds	r5, r3, #1
 800eb3e:	2339      	movs	r3, #57	; 0x39
 800eb40:	7013      	strb	r3, [r2, #0]
 800eb42:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800eb46:	2b39      	cmp	r3, #57	; 0x39
 800eb48:	f105 32ff 	add.w	r2, r5, #4294967295
 800eb4c:	d04f      	beq.n	800ebee <_dtoa_r+0xaee>
 800eb4e:	3301      	adds	r3, #1
 800eb50:	7013      	strb	r3, [r2, #0]
 800eb52:	e754      	b.n	800e9fe <_dtoa_r+0x8fe>
 800eb54:	9a05      	ldr	r2, [sp, #20]
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	f102 0501 	add.w	r5, r2, #1
 800eb5c:	dd06      	ble.n	800eb6c <_dtoa_r+0xa6c>
 800eb5e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800eb62:	d0e9      	beq.n	800eb38 <_dtoa_r+0xa38>
 800eb64:	f108 0801 	add.w	r8, r8, #1
 800eb68:	9b05      	ldr	r3, [sp, #20]
 800eb6a:	e7c2      	b.n	800eaf2 <_dtoa_r+0x9f2>
 800eb6c:	9a02      	ldr	r2, [sp, #8]
 800eb6e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800eb72:	eba5 030b 	sub.w	r3, r5, fp
 800eb76:	4293      	cmp	r3, r2
 800eb78:	d021      	beq.n	800ebbe <_dtoa_r+0xabe>
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	220a      	movs	r2, #10
 800eb7e:	9904      	ldr	r1, [sp, #16]
 800eb80:	4620      	mov	r0, r4
 800eb82:	f000 fcde 	bl	800f542 <__multadd>
 800eb86:	45b1      	cmp	r9, r6
 800eb88:	9004      	str	r0, [sp, #16]
 800eb8a:	f04f 0300 	mov.w	r3, #0
 800eb8e:	f04f 020a 	mov.w	r2, #10
 800eb92:	4649      	mov	r1, r9
 800eb94:	4620      	mov	r0, r4
 800eb96:	d105      	bne.n	800eba4 <_dtoa_r+0xaa4>
 800eb98:	f000 fcd3 	bl	800f542 <__multadd>
 800eb9c:	4681      	mov	r9, r0
 800eb9e:	4606      	mov	r6, r0
 800eba0:	9505      	str	r5, [sp, #20]
 800eba2:	e776      	b.n	800ea92 <_dtoa_r+0x992>
 800eba4:	f000 fccd 	bl	800f542 <__multadd>
 800eba8:	4631      	mov	r1, r6
 800ebaa:	4681      	mov	r9, r0
 800ebac:	2300      	movs	r3, #0
 800ebae:	220a      	movs	r2, #10
 800ebb0:	4620      	mov	r0, r4
 800ebb2:	f000 fcc6 	bl	800f542 <__multadd>
 800ebb6:	4606      	mov	r6, r0
 800ebb8:	e7f2      	b.n	800eba0 <_dtoa_r+0xaa0>
 800ebba:	f04f 0900 	mov.w	r9, #0
 800ebbe:	2201      	movs	r2, #1
 800ebc0:	9904      	ldr	r1, [sp, #16]
 800ebc2:	4620      	mov	r0, r4
 800ebc4:	f000 fe72 	bl	800f8ac <__lshift>
 800ebc8:	4639      	mov	r1, r7
 800ebca:	9004      	str	r0, [sp, #16]
 800ebcc:	f000 fec2 	bl	800f954 <__mcmp>
 800ebd0:	2800      	cmp	r0, #0
 800ebd2:	dcb6      	bgt.n	800eb42 <_dtoa_r+0xa42>
 800ebd4:	d102      	bne.n	800ebdc <_dtoa_r+0xadc>
 800ebd6:	f018 0f01 	tst.w	r8, #1
 800ebda:	d1b2      	bne.n	800eb42 <_dtoa_r+0xa42>
 800ebdc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ebe0:	2b30      	cmp	r3, #48	; 0x30
 800ebe2:	f105 32ff 	add.w	r2, r5, #4294967295
 800ebe6:	f47f af0a 	bne.w	800e9fe <_dtoa_r+0x8fe>
 800ebea:	4615      	mov	r5, r2
 800ebec:	e7f6      	b.n	800ebdc <_dtoa_r+0xadc>
 800ebee:	4593      	cmp	fp, r2
 800ebf0:	d105      	bne.n	800ebfe <_dtoa_r+0xafe>
 800ebf2:	2331      	movs	r3, #49	; 0x31
 800ebf4:	f10a 0a01 	add.w	sl, sl, #1
 800ebf8:	f88b 3000 	strb.w	r3, [fp]
 800ebfc:	e6ff      	b.n	800e9fe <_dtoa_r+0x8fe>
 800ebfe:	4615      	mov	r5, r2
 800ec00:	e79f      	b.n	800eb42 <_dtoa_r+0xa42>
 800ec02:	f8df b064 	ldr.w	fp, [pc, #100]	; 800ec68 <_dtoa_r+0xb68>
 800ec06:	e007      	b.n	800ec18 <_dtoa_r+0xb18>
 800ec08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ec0a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800ec6c <_dtoa_r+0xb6c>
 800ec0e:	b11b      	cbz	r3, 800ec18 <_dtoa_r+0xb18>
 800ec10:	f10b 0308 	add.w	r3, fp, #8
 800ec14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ec16:	6013      	str	r3, [r2, #0]
 800ec18:	4658      	mov	r0, fp
 800ec1a:	b017      	add	sp, #92	; 0x5c
 800ec1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec20:	9b06      	ldr	r3, [sp, #24]
 800ec22:	2b01      	cmp	r3, #1
 800ec24:	f77f ae35 	ble.w	800e892 <_dtoa_r+0x792>
 800ec28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ec2a:	9307      	str	r3, [sp, #28]
 800ec2c:	e649      	b.n	800e8c2 <_dtoa_r+0x7c2>
 800ec2e:	9b02      	ldr	r3, [sp, #8]
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	dc03      	bgt.n	800ec3c <_dtoa_r+0xb3c>
 800ec34:	9b06      	ldr	r3, [sp, #24]
 800ec36:	2b02      	cmp	r3, #2
 800ec38:	f73f aecc 	bgt.w	800e9d4 <_dtoa_r+0x8d4>
 800ec3c:	465d      	mov	r5, fp
 800ec3e:	4639      	mov	r1, r7
 800ec40:	9804      	ldr	r0, [sp, #16]
 800ec42:	f7ff f9cf 	bl	800dfe4 <quorem>
 800ec46:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ec4a:	f805 8b01 	strb.w	r8, [r5], #1
 800ec4e:	9a02      	ldr	r2, [sp, #8]
 800ec50:	eba5 030b 	sub.w	r3, r5, fp
 800ec54:	429a      	cmp	r2, r3
 800ec56:	ddb0      	ble.n	800ebba <_dtoa_r+0xaba>
 800ec58:	2300      	movs	r3, #0
 800ec5a:	220a      	movs	r2, #10
 800ec5c:	9904      	ldr	r1, [sp, #16]
 800ec5e:	4620      	mov	r0, r4
 800ec60:	f000 fc6f 	bl	800f542 <__multadd>
 800ec64:	9004      	str	r0, [sp, #16]
 800ec66:	e7ea      	b.n	800ec3e <_dtoa_r+0xb3e>
 800ec68:	08011124 	.word	0x08011124
 800ec6c:	080111a0 	.word	0x080111a0

0800ec70 <std>:
 800ec70:	2300      	movs	r3, #0
 800ec72:	b510      	push	{r4, lr}
 800ec74:	4604      	mov	r4, r0
 800ec76:	e9c0 3300 	strd	r3, r3, [r0]
 800ec7a:	6083      	str	r3, [r0, #8]
 800ec7c:	8181      	strh	r1, [r0, #12]
 800ec7e:	6643      	str	r3, [r0, #100]	; 0x64
 800ec80:	81c2      	strh	r2, [r0, #14]
 800ec82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ec86:	6183      	str	r3, [r0, #24]
 800ec88:	4619      	mov	r1, r3
 800ec8a:	2208      	movs	r2, #8
 800ec8c:	305c      	adds	r0, #92	; 0x5c
 800ec8e:	f7fd fc6e 	bl	800c56e <memset>
 800ec92:	4b05      	ldr	r3, [pc, #20]	; (800eca8 <std+0x38>)
 800ec94:	6263      	str	r3, [r4, #36]	; 0x24
 800ec96:	4b05      	ldr	r3, [pc, #20]	; (800ecac <std+0x3c>)
 800ec98:	62a3      	str	r3, [r4, #40]	; 0x28
 800ec9a:	4b05      	ldr	r3, [pc, #20]	; (800ecb0 <std+0x40>)
 800ec9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ec9e:	4b05      	ldr	r3, [pc, #20]	; (800ecb4 <std+0x44>)
 800eca0:	6224      	str	r4, [r4, #32]
 800eca2:	6323      	str	r3, [r4, #48]	; 0x30
 800eca4:	bd10      	pop	{r4, pc}
 800eca6:	bf00      	nop
 800eca8:	0801035d 	.word	0x0801035d
 800ecac:	0801037f 	.word	0x0801037f
 800ecb0:	080103b7 	.word	0x080103b7
 800ecb4:	080103db 	.word	0x080103db

0800ecb8 <_cleanup_r>:
 800ecb8:	4901      	ldr	r1, [pc, #4]	; (800ecc0 <_cleanup_r+0x8>)
 800ecba:	f000 b885 	b.w	800edc8 <_fwalk_reent>
 800ecbe:	bf00      	nop
 800ecc0:	080106f5 	.word	0x080106f5

0800ecc4 <__sfmoreglue>:
 800ecc4:	b570      	push	{r4, r5, r6, lr}
 800ecc6:	1e4a      	subs	r2, r1, #1
 800ecc8:	2568      	movs	r5, #104	; 0x68
 800ecca:	4355      	muls	r5, r2
 800eccc:	460e      	mov	r6, r1
 800ecce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ecd2:	f001 f847 	bl	800fd64 <_malloc_r>
 800ecd6:	4604      	mov	r4, r0
 800ecd8:	b140      	cbz	r0, 800ecec <__sfmoreglue+0x28>
 800ecda:	2100      	movs	r1, #0
 800ecdc:	e9c0 1600 	strd	r1, r6, [r0]
 800ece0:	300c      	adds	r0, #12
 800ece2:	60a0      	str	r0, [r4, #8]
 800ece4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ece8:	f7fd fc41 	bl	800c56e <memset>
 800ecec:	4620      	mov	r0, r4
 800ecee:	bd70      	pop	{r4, r5, r6, pc}

0800ecf0 <__sinit>:
 800ecf0:	6983      	ldr	r3, [r0, #24]
 800ecf2:	b510      	push	{r4, lr}
 800ecf4:	4604      	mov	r4, r0
 800ecf6:	bb33      	cbnz	r3, 800ed46 <__sinit+0x56>
 800ecf8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800ecfc:	6503      	str	r3, [r0, #80]	; 0x50
 800ecfe:	4b12      	ldr	r3, [pc, #72]	; (800ed48 <__sinit+0x58>)
 800ed00:	4a12      	ldr	r2, [pc, #72]	; (800ed4c <__sinit+0x5c>)
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	6282      	str	r2, [r0, #40]	; 0x28
 800ed06:	4298      	cmp	r0, r3
 800ed08:	bf04      	itt	eq
 800ed0a:	2301      	moveq	r3, #1
 800ed0c:	6183      	streq	r3, [r0, #24]
 800ed0e:	f000 f81f 	bl	800ed50 <__sfp>
 800ed12:	6060      	str	r0, [r4, #4]
 800ed14:	4620      	mov	r0, r4
 800ed16:	f000 f81b 	bl	800ed50 <__sfp>
 800ed1a:	60a0      	str	r0, [r4, #8]
 800ed1c:	4620      	mov	r0, r4
 800ed1e:	f000 f817 	bl	800ed50 <__sfp>
 800ed22:	2200      	movs	r2, #0
 800ed24:	60e0      	str	r0, [r4, #12]
 800ed26:	2104      	movs	r1, #4
 800ed28:	6860      	ldr	r0, [r4, #4]
 800ed2a:	f7ff ffa1 	bl	800ec70 <std>
 800ed2e:	2201      	movs	r2, #1
 800ed30:	2109      	movs	r1, #9
 800ed32:	68a0      	ldr	r0, [r4, #8]
 800ed34:	f7ff ff9c 	bl	800ec70 <std>
 800ed38:	2202      	movs	r2, #2
 800ed3a:	2112      	movs	r1, #18
 800ed3c:	68e0      	ldr	r0, [r4, #12]
 800ed3e:	f7ff ff97 	bl	800ec70 <std>
 800ed42:	2301      	movs	r3, #1
 800ed44:	61a3      	str	r3, [r4, #24]
 800ed46:	bd10      	pop	{r4, pc}
 800ed48:	08011110 	.word	0x08011110
 800ed4c:	0800ecb9 	.word	0x0800ecb9

0800ed50 <__sfp>:
 800ed50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed52:	4b1b      	ldr	r3, [pc, #108]	; (800edc0 <__sfp+0x70>)
 800ed54:	681e      	ldr	r6, [r3, #0]
 800ed56:	69b3      	ldr	r3, [r6, #24]
 800ed58:	4607      	mov	r7, r0
 800ed5a:	b913      	cbnz	r3, 800ed62 <__sfp+0x12>
 800ed5c:	4630      	mov	r0, r6
 800ed5e:	f7ff ffc7 	bl	800ecf0 <__sinit>
 800ed62:	3648      	adds	r6, #72	; 0x48
 800ed64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ed68:	3b01      	subs	r3, #1
 800ed6a:	d503      	bpl.n	800ed74 <__sfp+0x24>
 800ed6c:	6833      	ldr	r3, [r6, #0]
 800ed6e:	b133      	cbz	r3, 800ed7e <__sfp+0x2e>
 800ed70:	6836      	ldr	r6, [r6, #0]
 800ed72:	e7f7      	b.n	800ed64 <__sfp+0x14>
 800ed74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ed78:	b16d      	cbz	r5, 800ed96 <__sfp+0x46>
 800ed7a:	3468      	adds	r4, #104	; 0x68
 800ed7c:	e7f4      	b.n	800ed68 <__sfp+0x18>
 800ed7e:	2104      	movs	r1, #4
 800ed80:	4638      	mov	r0, r7
 800ed82:	f7ff ff9f 	bl	800ecc4 <__sfmoreglue>
 800ed86:	6030      	str	r0, [r6, #0]
 800ed88:	2800      	cmp	r0, #0
 800ed8a:	d1f1      	bne.n	800ed70 <__sfp+0x20>
 800ed8c:	230c      	movs	r3, #12
 800ed8e:	603b      	str	r3, [r7, #0]
 800ed90:	4604      	mov	r4, r0
 800ed92:	4620      	mov	r0, r4
 800ed94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed96:	4b0b      	ldr	r3, [pc, #44]	; (800edc4 <__sfp+0x74>)
 800ed98:	6665      	str	r5, [r4, #100]	; 0x64
 800ed9a:	e9c4 5500 	strd	r5, r5, [r4]
 800ed9e:	60a5      	str	r5, [r4, #8]
 800eda0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800eda4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800eda8:	2208      	movs	r2, #8
 800edaa:	4629      	mov	r1, r5
 800edac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800edb0:	f7fd fbdd 	bl	800c56e <memset>
 800edb4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800edb8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800edbc:	e7e9      	b.n	800ed92 <__sfp+0x42>
 800edbe:	bf00      	nop
 800edc0:	08011110 	.word	0x08011110
 800edc4:	ffff0001 	.word	0xffff0001

0800edc8 <_fwalk_reent>:
 800edc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800edcc:	4680      	mov	r8, r0
 800edce:	4689      	mov	r9, r1
 800edd0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800edd4:	2600      	movs	r6, #0
 800edd6:	b914      	cbnz	r4, 800edde <_fwalk_reent+0x16>
 800edd8:	4630      	mov	r0, r6
 800edda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edde:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800ede2:	3f01      	subs	r7, #1
 800ede4:	d501      	bpl.n	800edea <_fwalk_reent+0x22>
 800ede6:	6824      	ldr	r4, [r4, #0]
 800ede8:	e7f5      	b.n	800edd6 <_fwalk_reent+0xe>
 800edea:	89ab      	ldrh	r3, [r5, #12]
 800edec:	2b01      	cmp	r3, #1
 800edee:	d907      	bls.n	800ee00 <_fwalk_reent+0x38>
 800edf0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800edf4:	3301      	adds	r3, #1
 800edf6:	d003      	beq.n	800ee00 <_fwalk_reent+0x38>
 800edf8:	4629      	mov	r1, r5
 800edfa:	4640      	mov	r0, r8
 800edfc:	47c8      	blx	r9
 800edfe:	4306      	orrs	r6, r0
 800ee00:	3568      	adds	r5, #104	; 0x68
 800ee02:	e7ee      	b.n	800ede2 <_fwalk_reent+0x1a>

0800ee04 <rshift>:
 800ee04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee06:	6906      	ldr	r6, [r0, #16]
 800ee08:	114b      	asrs	r3, r1, #5
 800ee0a:	429e      	cmp	r6, r3
 800ee0c:	f100 0414 	add.w	r4, r0, #20
 800ee10:	dd30      	ble.n	800ee74 <rshift+0x70>
 800ee12:	f011 011f 	ands.w	r1, r1, #31
 800ee16:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800ee1a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800ee1e:	d108      	bne.n	800ee32 <rshift+0x2e>
 800ee20:	4621      	mov	r1, r4
 800ee22:	42b2      	cmp	r2, r6
 800ee24:	460b      	mov	r3, r1
 800ee26:	d211      	bcs.n	800ee4c <rshift+0x48>
 800ee28:	f852 3b04 	ldr.w	r3, [r2], #4
 800ee2c:	f841 3b04 	str.w	r3, [r1], #4
 800ee30:	e7f7      	b.n	800ee22 <rshift+0x1e>
 800ee32:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800ee36:	f1c1 0c20 	rsb	ip, r1, #32
 800ee3a:	40cd      	lsrs	r5, r1
 800ee3c:	3204      	adds	r2, #4
 800ee3e:	4623      	mov	r3, r4
 800ee40:	42b2      	cmp	r2, r6
 800ee42:	4617      	mov	r7, r2
 800ee44:	d30c      	bcc.n	800ee60 <rshift+0x5c>
 800ee46:	601d      	str	r5, [r3, #0]
 800ee48:	b105      	cbz	r5, 800ee4c <rshift+0x48>
 800ee4a:	3304      	adds	r3, #4
 800ee4c:	1b1a      	subs	r2, r3, r4
 800ee4e:	42a3      	cmp	r3, r4
 800ee50:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ee54:	bf08      	it	eq
 800ee56:	2300      	moveq	r3, #0
 800ee58:	6102      	str	r2, [r0, #16]
 800ee5a:	bf08      	it	eq
 800ee5c:	6143      	streq	r3, [r0, #20]
 800ee5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee60:	683f      	ldr	r7, [r7, #0]
 800ee62:	fa07 f70c 	lsl.w	r7, r7, ip
 800ee66:	433d      	orrs	r5, r7
 800ee68:	f843 5b04 	str.w	r5, [r3], #4
 800ee6c:	f852 5b04 	ldr.w	r5, [r2], #4
 800ee70:	40cd      	lsrs	r5, r1
 800ee72:	e7e5      	b.n	800ee40 <rshift+0x3c>
 800ee74:	4623      	mov	r3, r4
 800ee76:	e7e9      	b.n	800ee4c <rshift+0x48>

0800ee78 <__hexdig_fun>:
 800ee78:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ee7c:	2b09      	cmp	r3, #9
 800ee7e:	d802      	bhi.n	800ee86 <__hexdig_fun+0xe>
 800ee80:	3820      	subs	r0, #32
 800ee82:	b2c0      	uxtb	r0, r0
 800ee84:	4770      	bx	lr
 800ee86:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ee8a:	2b05      	cmp	r3, #5
 800ee8c:	d801      	bhi.n	800ee92 <__hexdig_fun+0x1a>
 800ee8e:	3847      	subs	r0, #71	; 0x47
 800ee90:	e7f7      	b.n	800ee82 <__hexdig_fun+0xa>
 800ee92:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ee96:	2b05      	cmp	r3, #5
 800ee98:	d801      	bhi.n	800ee9e <__hexdig_fun+0x26>
 800ee9a:	3827      	subs	r0, #39	; 0x27
 800ee9c:	e7f1      	b.n	800ee82 <__hexdig_fun+0xa>
 800ee9e:	2000      	movs	r0, #0
 800eea0:	4770      	bx	lr

0800eea2 <__gethex>:
 800eea2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eea6:	b08b      	sub	sp, #44	; 0x2c
 800eea8:	468a      	mov	sl, r1
 800eeaa:	9002      	str	r0, [sp, #8]
 800eeac:	9816      	ldr	r0, [sp, #88]	; 0x58
 800eeae:	9306      	str	r3, [sp, #24]
 800eeb0:	4690      	mov	r8, r2
 800eeb2:	f000 fad0 	bl	800f456 <__localeconv_l>
 800eeb6:	6803      	ldr	r3, [r0, #0]
 800eeb8:	9303      	str	r3, [sp, #12]
 800eeba:	4618      	mov	r0, r3
 800eebc:	f7f1 f990 	bl	80001e0 <strlen>
 800eec0:	9b03      	ldr	r3, [sp, #12]
 800eec2:	9001      	str	r0, [sp, #4]
 800eec4:	4403      	add	r3, r0
 800eec6:	f04f 0b00 	mov.w	fp, #0
 800eeca:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800eece:	9307      	str	r3, [sp, #28]
 800eed0:	f8da 3000 	ldr.w	r3, [sl]
 800eed4:	3302      	adds	r3, #2
 800eed6:	461f      	mov	r7, r3
 800eed8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800eedc:	2830      	cmp	r0, #48	; 0x30
 800eede:	d06c      	beq.n	800efba <__gethex+0x118>
 800eee0:	f7ff ffca 	bl	800ee78 <__hexdig_fun>
 800eee4:	4604      	mov	r4, r0
 800eee6:	2800      	cmp	r0, #0
 800eee8:	d16a      	bne.n	800efc0 <__gethex+0x11e>
 800eeea:	9a01      	ldr	r2, [sp, #4]
 800eeec:	9903      	ldr	r1, [sp, #12]
 800eeee:	4638      	mov	r0, r7
 800eef0:	f001 fa77 	bl	80103e2 <strncmp>
 800eef4:	2800      	cmp	r0, #0
 800eef6:	d166      	bne.n	800efc6 <__gethex+0x124>
 800eef8:	9b01      	ldr	r3, [sp, #4]
 800eefa:	5cf8      	ldrb	r0, [r7, r3]
 800eefc:	18fe      	adds	r6, r7, r3
 800eefe:	f7ff ffbb 	bl	800ee78 <__hexdig_fun>
 800ef02:	2800      	cmp	r0, #0
 800ef04:	d062      	beq.n	800efcc <__gethex+0x12a>
 800ef06:	4633      	mov	r3, r6
 800ef08:	7818      	ldrb	r0, [r3, #0]
 800ef0a:	2830      	cmp	r0, #48	; 0x30
 800ef0c:	461f      	mov	r7, r3
 800ef0e:	f103 0301 	add.w	r3, r3, #1
 800ef12:	d0f9      	beq.n	800ef08 <__gethex+0x66>
 800ef14:	f7ff ffb0 	bl	800ee78 <__hexdig_fun>
 800ef18:	fab0 f580 	clz	r5, r0
 800ef1c:	096d      	lsrs	r5, r5, #5
 800ef1e:	4634      	mov	r4, r6
 800ef20:	f04f 0b01 	mov.w	fp, #1
 800ef24:	463a      	mov	r2, r7
 800ef26:	4616      	mov	r6, r2
 800ef28:	3201      	adds	r2, #1
 800ef2a:	7830      	ldrb	r0, [r6, #0]
 800ef2c:	f7ff ffa4 	bl	800ee78 <__hexdig_fun>
 800ef30:	2800      	cmp	r0, #0
 800ef32:	d1f8      	bne.n	800ef26 <__gethex+0x84>
 800ef34:	9a01      	ldr	r2, [sp, #4]
 800ef36:	9903      	ldr	r1, [sp, #12]
 800ef38:	4630      	mov	r0, r6
 800ef3a:	f001 fa52 	bl	80103e2 <strncmp>
 800ef3e:	b950      	cbnz	r0, 800ef56 <__gethex+0xb4>
 800ef40:	b954      	cbnz	r4, 800ef58 <__gethex+0xb6>
 800ef42:	9b01      	ldr	r3, [sp, #4]
 800ef44:	18f4      	adds	r4, r6, r3
 800ef46:	4622      	mov	r2, r4
 800ef48:	4616      	mov	r6, r2
 800ef4a:	3201      	adds	r2, #1
 800ef4c:	7830      	ldrb	r0, [r6, #0]
 800ef4e:	f7ff ff93 	bl	800ee78 <__hexdig_fun>
 800ef52:	2800      	cmp	r0, #0
 800ef54:	d1f8      	bne.n	800ef48 <__gethex+0xa6>
 800ef56:	b10c      	cbz	r4, 800ef5c <__gethex+0xba>
 800ef58:	1ba4      	subs	r4, r4, r6
 800ef5a:	00a4      	lsls	r4, r4, #2
 800ef5c:	7833      	ldrb	r3, [r6, #0]
 800ef5e:	2b50      	cmp	r3, #80	; 0x50
 800ef60:	d001      	beq.n	800ef66 <__gethex+0xc4>
 800ef62:	2b70      	cmp	r3, #112	; 0x70
 800ef64:	d140      	bne.n	800efe8 <__gethex+0x146>
 800ef66:	7873      	ldrb	r3, [r6, #1]
 800ef68:	2b2b      	cmp	r3, #43	; 0x2b
 800ef6a:	d031      	beq.n	800efd0 <__gethex+0x12e>
 800ef6c:	2b2d      	cmp	r3, #45	; 0x2d
 800ef6e:	d033      	beq.n	800efd8 <__gethex+0x136>
 800ef70:	1c71      	adds	r1, r6, #1
 800ef72:	f04f 0900 	mov.w	r9, #0
 800ef76:	7808      	ldrb	r0, [r1, #0]
 800ef78:	f7ff ff7e 	bl	800ee78 <__hexdig_fun>
 800ef7c:	1e43      	subs	r3, r0, #1
 800ef7e:	b2db      	uxtb	r3, r3
 800ef80:	2b18      	cmp	r3, #24
 800ef82:	d831      	bhi.n	800efe8 <__gethex+0x146>
 800ef84:	f1a0 0210 	sub.w	r2, r0, #16
 800ef88:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ef8c:	f7ff ff74 	bl	800ee78 <__hexdig_fun>
 800ef90:	1e43      	subs	r3, r0, #1
 800ef92:	b2db      	uxtb	r3, r3
 800ef94:	2b18      	cmp	r3, #24
 800ef96:	d922      	bls.n	800efde <__gethex+0x13c>
 800ef98:	f1b9 0f00 	cmp.w	r9, #0
 800ef9c:	d000      	beq.n	800efa0 <__gethex+0xfe>
 800ef9e:	4252      	negs	r2, r2
 800efa0:	4414      	add	r4, r2
 800efa2:	f8ca 1000 	str.w	r1, [sl]
 800efa6:	b30d      	cbz	r5, 800efec <__gethex+0x14a>
 800efa8:	f1bb 0f00 	cmp.w	fp, #0
 800efac:	bf0c      	ite	eq
 800efae:	2706      	moveq	r7, #6
 800efb0:	2700      	movne	r7, #0
 800efb2:	4638      	mov	r0, r7
 800efb4:	b00b      	add	sp, #44	; 0x2c
 800efb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efba:	f10b 0b01 	add.w	fp, fp, #1
 800efbe:	e78a      	b.n	800eed6 <__gethex+0x34>
 800efc0:	2500      	movs	r5, #0
 800efc2:	462c      	mov	r4, r5
 800efc4:	e7ae      	b.n	800ef24 <__gethex+0x82>
 800efc6:	463e      	mov	r6, r7
 800efc8:	2501      	movs	r5, #1
 800efca:	e7c7      	b.n	800ef5c <__gethex+0xba>
 800efcc:	4604      	mov	r4, r0
 800efce:	e7fb      	b.n	800efc8 <__gethex+0x126>
 800efd0:	f04f 0900 	mov.w	r9, #0
 800efd4:	1cb1      	adds	r1, r6, #2
 800efd6:	e7ce      	b.n	800ef76 <__gethex+0xd4>
 800efd8:	f04f 0901 	mov.w	r9, #1
 800efdc:	e7fa      	b.n	800efd4 <__gethex+0x132>
 800efde:	230a      	movs	r3, #10
 800efe0:	fb03 0202 	mla	r2, r3, r2, r0
 800efe4:	3a10      	subs	r2, #16
 800efe6:	e7cf      	b.n	800ef88 <__gethex+0xe6>
 800efe8:	4631      	mov	r1, r6
 800efea:	e7da      	b.n	800efa2 <__gethex+0x100>
 800efec:	1bf3      	subs	r3, r6, r7
 800efee:	3b01      	subs	r3, #1
 800eff0:	4629      	mov	r1, r5
 800eff2:	2b07      	cmp	r3, #7
 800eff4:	dc49      	bgt.n	800f08a <__gethex+0x1e8>
 800eff6:	9802      	ldr	r0, [sp, #8]
 800eff8:	f000 fa58 	bl	800f4ac <_Balloc>
 800effc:	9b01      	ldr	r3, [sp, #4]
 800effe:	f100 0914 	add.w	r9, r0, #20
 800f002:	f04f 0b00 	mov.w	fp, #0
 800f006:	f1c3 0301 	rsb	r3, r3, #1
 800f00a:	4605      	mov	r5, r0
 800f00c:	f8cd 9010 	str.w	r9, [sp, #16]
 800f010:	46da      	mov	sl, fp
 800f012:	9308      	str	r3, [sp, #32]
 800f014:	42b7      	cmp	r7, r6
 800f016:	d33b      	bcc.n	800f090 <__gethex+0x1ee>
 800f018:	9804      	ldr	r0, [sp, #16]
 800f01a:	f840 ab04 	str.w	sl, [r0], #4
 800f01e:	eba0 0009 	sub.w	r0, r0, r9
 800f022:	1080      	asrs	r0, r0, #2
 800f024:	6128      	str	r0, [r5, #16]
 800f026:	0147      	lsls	r7, r0, #5
 800f028:	4650      	mov	r0, sl
 800f02a:	f000 fb03 	bl	800f634 <__hi0bits>
 800f02e:	f8d8 6000 	ldr.w	r6, [r8]
 800f032:	1a3f      	subs	r7, r7, r0
 800f034:	42b7      	cmp	r7, r6
 800f036:	dd64      	ble.n	800f102 <__gethex+0x260>
 800f038:	1bbf      	subs	r7, r7, r6
 800f03a:	4639      	mov	r1, r7
 800f03c:	4628      	mov	r0, r5
 800f03e:	f000 fe13 	bl	800fc68 <__any_on>
 800f042:	4682      	mov	sl, r0
 800f044:	b178      	cbz	r0, 800f066 <__gethex+0x1c4>
 800f046:	1e7b      	subs	r3, r7, #1
 800f048:	1159      	asrs	r1, r3, #5
 800f04a:	f003 021f 	and.w	r2, r3, #31
 800f04e:	f04f 0a01 	mov.w	sl, #1
 800f052:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f056:	fa0a f202 	lsl.w	r2, sl, r2
 800f05a:	420a      	tst	r2, r1
 800f05c:	d003      	beq.n	800f066 <__gethex+0x1c4>
 800f05e:	4553      	cmp	r3, sl
 800f060:	dc46      	bgt.n	800f0f0 <__gethex+0x24e>
 800f062:	f04f 0a02 	mov.w	sl, #2
 800f066:	4639      	mov	r1, r7
 800f068:	4628      	mov	r0, r5
 800f06a:	f7ff fecb 	bl	800ee04 <rshift>
 800f06e:	443c      	add	r4, r7
 800f070:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f074:	42a3      	cmp	r3, r4
 800f076:	da52      	bge.n	800f11e <__gethex+0x27c>
 800f078:	4629      	mov	r1, r5
 800f07a:	9802      	ldr	r0, [sp, #8]
 800f07c:	f000 fa4a 	bl	800f514 <_Bfree>
 800f080:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f082:	2300      	movs	r3, #0
 800f084:	6013      	str	r3, [r2, #0]
 800f086:	27a3      	movs	r7, #163	; 0xa3
 800f088:	e793      	b.n	800efb2 <__gethex+0x110>
 800f08a:	3101      	adds	r1, #1
 800f08c:	105b      	asrs	r3, r3, #1
 800f08e:	e7b0      	b.n	800eff2 <__gethex+0x150>
 800f090:	1e73      	subs	r3, r6, #1
 800f092:	9305      	str	r3, [sp, #20]
 800f094:	9a07      	ldr	r2, [sp, #28]
 800f096:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f09a:	4293      	cmp	r3, r2
 800f09c:	d018      	beq.n	800f0d0 <__gethex+0x22e>
 800f09e:	f1bb 0f20 	cmp.w	fp, #32
 800f0a2:	d107      	bne.n	800f0b4 <__gethex+0x212>
 800f0a4:	9b04      	ldr	r3, [sp, #16]
 800f0a6:	f8c3 a000 	str.w	sl, [r3]
 800f0aa:	3304      	adds	r3, #4
 800f0ac:	f04f 0a00 	mov.w	sl, #0
 800f0b0:	9304      	str	r3, [sp, #16]
 800f0b2:	46d3      	mov	fp, sl
 800f0b4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f0b8:	f7ff fede 	bl	800ee78 <__hexdig_fun>
 800f0bc:	f000 000f 	and.w	r0, r0, #15
 800f0c0:	fa00 f00b 	lsl.w	r0, r0, fp
 800f0c4:	ea4a 0a00 	orr.w	sl, sl, r0
 800f0c8:	f10b 0b04 	add.w	fp, fp, #4
 800f0cc:	9b05      	ldr	r3, [sp, #20]
 800f0ce:	e00d      	b.n	800f0ec <__gethex+0x24a>
 800f0d0:	9b05      	ldr	r3, [sp, #20]
 800f0d2:	9a08      	ldr	r2, [sp, #32]
 800f0d4:	4413      	add	r3, r2
 800f0d6:	42bb      	cmp	r3, r7
 800f0d8:	d3e1      	bcc.n	800f09e <__gethex+0x1fc>
 800f0da:	4618      	mov	r0, r3
 800f0dc:	9a01      	ldr	r2, [sp, #4]
 800f0de:	9903      	ldr	r1, [sp, #12]
 800f0e0:	9309      	str	r3, [sp, #36]	; 0x24
 800f0e2:	f001 f97e 	bl	80103e2 <strncmp>
 800f0e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0e8:	2800      	cmp	r0, #0
 800f0ea:	d1d8      	bne.n	800f09e <__gethex+0x1fc>
 800f0ec:	461e      	mov	r6, r3
 800f0ee:	e791      	b.n	800f014 <__gethex+0x172>
 800f0f0:	1eb9      	subs	r1, r7, #2
 800f0f2:	4628      	mov	r0, r5
 800f0f4:	f000 fdb8 	bl	800fc68 <__any_on>
 800f0f8:	2800      	cmp	r0, #0
 800f0fa:	d0b2      	beq.n	800f062 <__gethex+0x1c0>
 800f0fc:	f04f 0a03 	mov.w	sl, #3
 800f100:	e7b1      	b.n	800f066 <__gethex+0x1c4>
 800f102:	da09      	bge.n	800f118 <__gethex+0x276>
 800f104:	1bf7      	subs	r7, r6, r7
 800f106:	4629      	mov	r1, r5
 800f108:	463a      	mov	r2, r7
 800f10a:	9802      	ldr	r0, [sp, #8]
 800f10c:	f000 fbce 	bl	800f8ac <__lshift>
 800f110:	1be4      	subs	r4, r4, r7
 800f112:	4605      	mov	r5, r0
 800f114:	f100 0914 	add.w	r9, r0, #20
 800f118:	f04f 0a00 	mov.w	sl, #0
 800f11c:	e7a8      	b.n	800f070 <__gethex+0x1ce>
 800f11e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f122:	42a0      	cmp	r0, r4
 800f124:	dd6a      	ble.n	800f1fc <__gethex+0x35a>
 800f126:	1b04      	subs	r4, r0, r4
 800f128:	42a6      	cmp	r6, r4
 800f12a:	dc2e      	bgt.n	800f18a <__gethex+0x2e8>
 800f12c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f130:	2b02      	cmp	r3, #2
 800f132:	d022      	beq.n	800f17a <__gethex+0x2d8>
 800f134:	2b03      	cmp	r3, #3
 800f136:	d024      	beq.n	800f182 <__gethex+0x2e0>
 800f138:	2b01      	cmp	r3, #1
 800f13a:	d115      	bne.n	800f168 <__gethex+0x2c6>
 800f13c:	42a6      	cmp	r6, r4
 800f13e:	d113      	bne.n	800f168 <__gethex+0x2c6>
 800f140:	2e01      	cmp	r6, #1
 800f142:	dc0b      	bgt.n	800f15c <__gethex+0x2ba>
 800f144:	9a06      	ldr	r2, [sp, #24]
 800f146:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f14a:	6013      	str	r3, [r2, #0]
 800f14c:	2301      	movs	r3, #1
 800f14e:	612b      	str	r3, [r5, #16]
 800f150:	f8c9 3000 	str.w	r3, [r9]
 800f154:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f156:	2762      	movs	r7, #98	; 0x62
 800f158:	601d      	str	r5, [r3, #0]
 800f15a:	e72a      	b.n	800efb2 <__gethex+0x110>
 800f15c:	1e71      	subs	r1, r6, #1
 800f15e:	4628      	mov	r0, r5
 800f160:	f000 fd82 	bl	800fc68 <__any_on>
 800f164:	2800      	cmp	r0, #0
 800f166:	d1ed      	bne.n	800f144 <__gethex+0x2a2>
 800f168:	4629      	mov	r1, r5
 800f16a:	9802      	ldr	r0, [sp, #8]
 800f16c:	f000 f9d2 	bl	800f514 <_Bfree>
 800f170:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f172:	2300      	movs	r3, #0
 800f174:	6013      	str	r3, [r2, #0]
 800f176:	2750      	movs	r7, #80	; 0x50
 800f178:	e71b      	b.n	800efb2 <__gethex+0x110>
 800f17a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d0e1      	beq.n	800f144 <__gethex+0x2a2>
 800f180:	e7f2      	b.n	800f168 <__gethex+0x2c6>
 800f182:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f184:	2b00      	cmp	r3, #0
 800f186:	d1dd      	bne.n	800f144 <__gethex+0x2a2>
 800f188:	e7ee      	b.n	800f168 <__gethex+0x2c6>
 800f18a:	1e67      	subs	r7, r4, #1
 800f18c:	f1ba 0f00 	cmp.w	sl, #0
 800f190:	d131      	bne.n	800f1f6 <__gethex+0x354>
 800f192:	b127      	cbz	r7, 800f19e <__gethex+0x2fc>
 800f194:	4639      	mov	r1, r7
 800f196:	4628      	mov	r0, r5
 800f198:	f000 fd66 	bl	800fc68 <__any_on>
 800f19c:	4682      	mov	sl, r0
 800f19e:	117a      	asrs	r2, r7, #5
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	f007 071f 	and.w	r7, r7, #31
 800f1a6:	fa03 f707 	lsl.w	r7, r3, r7
 800f1aa:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800f1ae:	4621      	mov	r1, r4
 800f1b0:	421f      	tst	r7, r3
 800f1b2:	4628      	mov	r0, r5
 800f1b4:	bf18      	it	ne
 800f1b6:	f04a 0a02 	orrne.w	sl, sl, #2
 800f1ba:	1b36      	subs	r6, r6, r4
 800f1bc:	f7ff fe22 	bl	800ee04 <rshift>
 800f1c0:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800f1c4:	2702      	movs	r7, #2
 800f1c6:	f1ba 0f00 	cmp.w	sl, #0
 800f1ca:	d048      	beq.n	800f25e <__gethex+0x3bc>
 800f1cc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f1d0:	2b02      	cmp	r3, #2
 800f1d2:	d015      	beq.n	800f200 <__gethex+0x35e>
 800f1d4:	2b03      	cmp	r3, #3
 800f1d6:	d017      	beq.n	800f208 <__gethex+0x366>
 800f1d8:	2b01      	cmp	r3, #1
 800f1da:	d109      	bne.n	800f1f0 <__gethex+0x34e>
 800f1dc:	f01a 0f02 	tst.w	sl, #2
 800f1e0:	d006      	beq.n	800f1f0 <__gethex+0x34e>
 800f1e2:	f8d9 3000 	ldr.w	r3, [r9]
 800f1e6:	ea4a 0a03 	orr.w	sl, sl, r3
 800f1ea:	f01a 0f01 	tst.w	sl, #1
 800f1ee:	d10e      	bne.n	800f20e <__gethex+0x36c>
 800f1f0:	f047 0710 	orr.w	r7, r7, #16
 800f1f4:	e033      	b.n	800f25e <__gethex+0x3bc>
 800f1f6:	f04f 0a01 	mov.w	sl, #1
 800f1fa:	e7d0      	b.n	800f19e <__gethex+0x2fc>
 800f1fc:	2701      	movs	r7, #1
 800f1fe:	e7e2      	b.n	800f1c6 <__gethex+0x324>
 800f200:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f202:	f1c3 0301 	rsb	r3, r3, #1
 800f206:	9315      	str	r3, [sp, #84]	; 0x54
 800f208:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d0f0      	beq.n	800f1f0 <__gethex+0x34e>
 800f20e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800f212:	f105 0314 	add.w	r3, r5, #20
 800f216:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800f21a:	eb03 010a 	add.w	r1, r3, sl
 800f21e:	f04f 0c00 	mov.w	ip, #0
 800f222:	4618      	mov	r0, r3
 800f224:	f853 2b04 	ldr.w	r2, [r3], #4
 800f228:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f22c:	d01c      	beq.n	800f268 <__gethex+0x3c6>
 800f22e:	3201      	adds	r2, #1
 800f230:	6002      	str	r2, [r0, #0]
 800f232:	2f02      	cmp	r7, #2
 800f234:	f105 0314 	add.w	r3, r5, #20
 800f238:	d138      	bne.n	800f2ac <__gethex+0x40a>
 800f23a:	f8d8 2000 	ldr.w	r2, [r8]
 800f23e:	3a01      	subs	r2, #1
 800f240:	42b2      	cmp	r2, r6
 800f242:	d10a      	bne.n	800f25a <__gethex+0x3b8>
 800f244:	1171      	asrs	r1, r6, #5
 800f246:	2201      	movs	r2, #1
 800f248:	f006 061f 	and.w	r6, r6, #31
 800f24c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f250:	fa02 f606 	lsl.w	r6, r2, r6
 800f254:	421e      	tst	r6, r3
 800f256:	bf18      	it	ne
 800f258:	4617      	movne	r7, r2
 800f25a:	f047 0720 	orr.w	r7, r7, #32
 800f25e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f260:	601d      	str	r5, [r3, #0]
 800f262:	9b06      	ldr	r3, [sp, #24]
 800f264:	601c      	str	r4, [r3, #0]
 800f266:	e6a4      	b.n	800efb2 <__gethex+0x110>
 800f268:	4299      	cmp	r1, r3
 800f26a:	f843 cc04 	str.w	ip, [r3, #-4]
 800f26e:	d8d8      	bhi.n	800f222 <__gethex+0x380>
 800f270:	68ab      	ldr	r3, [r5, #8]
 800f272:	4599      	cmp	r9, r3
 800f274:	db12      	blt.n	800f29c <__gethex+0x3fa>
 800f276:	6869      	ldr	r1, [r5, #4]
 800f278:	9802      	ldr	r0, [sp, #8]
 800f27a:	3101      	adds	r1, #1
 800f27c:	f000 f916 	bl	800f4ac <_Balloc>
 800f280:	692a      	ldr	r2, [r5, #16]
 800f282:	3202      	adds	r2, #2
 800f284:	f105 010c 	add.w	r1, r5, #12
 800f288:	4683      	mov	fp, r0
 800f28a:	0092      	lsls	r2, r2, #2
 800f28c:	300c      	adds	r0, #12
 800f28e:	f7fd f963 	bl	800c558 <memcpy>
 800f292:	4629      	mov	r1, r5
 800f294:	9802      	ldr	r0, [sp, #8]
 800f296:	f000 f93d 	bl	800f514 <_Bfree>
 800f29a:	465d      	mov	r5, fp
 800f29c:	692b      	ldr	r3, [r5, #16]
 800f29e:	1c5a      	adds	r2, r3, #1
 800f2a0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800f2a4:	612a      	str	r2, [r5, #16]
 800f2a6:	2201      	movs	r2, #1
 800f2a8:	615a      	str	r2, [r3, #20]
 800f2aa:	e7c2      	b.n	800f232 <__gethex+0x390>
 800f2ac:	692a      	ldr	r2, [r5, #16]
 800f2ae:	454a      	cmp	r2, r9
 800f2b0:	dd0b      	ble.n	800f2ca <__gethex+0x428>
 800f2b2:	2101      	movs	r1, #1
 800f2b4:	4628      	mov	r0, r5
 800f2b6:	f7ff fda5 	bl	800ee04 <rshift>
 800f2ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f2be:	3401      	adds	r4, #1
 800f2c0:	42a3      	cmp	r3, r4
 800f2c2:	f6ff aed9 	blt.w	800f078 <__gethex+0x1d6>
 800f2c6:	2701      	movs	r7, #1
 800f2c8:	e7c7      	b.n	800f25a <__gethex+0x3b8>
 800f2ca:	f016 061f 	ands.w	r6, r6, #31
 800f2ce:	d0fa      	beq.n	800f2c6 <__gethex+0x424>
 800f2d0:	449a      	add	sl, r3
 800f2d2:	f1c6 0620 	rsb	r6, r6, #32
 800f2d6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800f2da:	f000 f9ab 	bl	800f634 <__hi0bits>
 800f2de:	42b0      	cmp	r0, r6
 800f2e0:	dbe7      	blt.n	800f2b2 <__gethex+0x410>
 800f2e2:	e7f0      	b.n	800f2c6 <__gethex+0x424>

0800f2e4 <L_shift>:
 800f2e4:	f1c2 0208 	rsb	r2, r2, #8
 800f2e8:	0092      	lsls	r2, r2, #2
 800f2ea:	b570      	push	{r4, r5, r6, lr}
 800f2ec:	f1c2 0620 	rsb	r6, r2, #32
 800f2f0:	6843      	ldr	r3, [r0, #4]
 800f2f2:	6804      	ldr	r4, [r0, #0]
 800f2f4:	fa03 f506 	lsl.w	r5, r3, r6
 800f2f8:	432c      	orrs	r4, r5
 800f2fa:	40d3      	lsrs	r3, r2
 800f2fc:	6004      	str	r4, [r0, #0]
 800f2fe:	f840 3f04 	str.w	r3, [r0, #4]!
 800f302:	4288      	cmp	r0, r1
 800f304:	d3f4      	bcc.n	800f2f0 <L_shift+0xc>
 800f306:	bd70      	pop	{r4, r5, r6, pc}

0800f308 <__match>:
 800f308:	b530      	push	{r4, r5, lr}
 800f30a:	6803      	ldr	r3, [r0, #0]
 800f30c:	3301      	adds	r3, #1
 800f30e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f312:	b914      	cbnz	r4, 800f31a <__match+0x12>
 800f314:	6003      	str	r3, [r0, #0]
 800f316:	2001      	movs	r0, #1
 800f318:	bd30      	pop	{r4, r5, pc}
 800f31a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f31e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f322:	2d19      	cmp	r5, #25
 800f324:	bf98      	it	ls
 800f326:	3220      	addls	r2, #32
 800f328:	42a2      	cmp	r2, r4
 800f32a:	d0f0      	beq.n	800f30e <__match+0x6>
 800f32c:	2000      	movs	r0, #0
 800f32e:	e7f3      	b.n	800f318 <__match+0x10>

0800f330 <__hexnan>:
 800f330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f334:	680b      	ldr	r3, [r1, #0]
 800f336:	6801      	ldr	r1, [r0, #0]
 800f338:	115f      	asrs	r7, r3, #5
 800f33a:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800f33e:	f013 031f 	ands.w	r3, r3, #31
 800f342:	b087      	sub	sp, #28
 800f344:	bf18      	it	ne
 800f346:	3704      	addne	r7, #4
 800f348:	2500      	movs	r5, #0
 800f34a:	1f3e      	subs	r6, r7, #4
 800f34c:	4682      	mov	sl, r0
 800f34e:	4690      	mov	r8, r2
 800f350:	9301      	str	r3, [sp, #4]
 800f352:	f847 5c04 	str.w	r5, [r7, #-4]
 800f356:	46b1      	mov	r9, r6
 800f358:	4634      	mov	r4, r6
 800f35a:	9502      	str	r5, [sp, #8]
 800f35c:	46ab      	mov	fp, r5
 800f35e:	784a      	ldrb	r2, [r1, #1]
 800f360:	1c4b      	adds	r3, r1, #1
 800f362:	9303      	str	r3, [sp, #12]
 800f364:	b342      	cbz	r2, 800f3b8 <__hexnan+0x88>
 800f366:	4610      	mov	r0, r2
 800f368:	9105      	str	r1, [sp, #20]
 800f36a:	9204      	str	r2, [sp, #16]
 800f36c:	f7ff fd84 	bl	800ee78 <__hexdig_fun>
 800f370:	2800      	cmp	r0, #0
 800f372:	d143      	bne.n	800f3fc <__hexnan+0xcc>
 800f374:	9a04      	ldr	r2, [sp, #16]
 800f376:	9905      	ldr	r1, [sp, #20]
 800f378:	2a20      	cmp	r2, #32
 800f37a:	d818      	bhi.n	800f3ae <__hexnan+0x7e>
 800f37c:	9b02      	ldr	r3, [sp, #8]
 800f37e:	459b      	cmp	fp, r3
 800f380:	dd13      	ble.n	800f3aa <__hexnan+0x7a>
 800f382:	454c      	cmp	r4, r9
 800f384:	d206      	bcs.n	800f394 <__hexnan+0x64>
 800f386:	2d07      	cmp	r5, #7
 800f388:	dc04      	bgt.n	800f394 <__hexnan+0x64>
 800f38a:	462a      	mov	r2, r5
 800f38c:	4649      	mov	r1, r9
 800f38e:	4620      	mov	r0, r4
 800f390:	f7ff ffa8 	bl	800f2e4 <L_shift>
 800f394:	4544      	cmp	r4, r8
 800f396:	d944      	bls.n	800f422 <__hexnan+0xf2>
 800f398:	2300      	movs	r3, #0
 800f39a:	f1a4 0904 	sub.w	r9, r4, #4
 800f39e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f3a2:	f8cd b008 	str.w	fp, [sp, #8]
 800f3a6:	464c      	mov	r4, r9
 800f3a8:	461d      	mov	r5, r3
 800f3aa:	9903      	ldr	r1, [sp, #12]
 800f3ac:	e7d7      	b.n	800f35e <__hexnan+0x2e>
 800f3ae:	2a29      	cmp	r2, #41	; 0x29
 800f3b0:	d14a      	bne.n	800f448 <__hexnan+0x118>
 800f3b2:	3102      	adds	r1, #2
 800f3b4:	f8ca 1000 	str.w	r1, [sl]
 800f3b8:	f1bb 0f00 	cmp.w	fp, #0
 800f3bc:	d044      	beq.n	800f448 <__hexnan+0x118>
 800f3be:	454c      	cmp	r4, r9
 800f3c0:	d206      	bcs.n	800f3d0 <__hexnan+0xa0>
 800f3c2:	2d07      	cmp	r5, #7
 800f3c4:	dc04      	bgt.n	800f3d0 <__hexnan+0xa0>
 800f3c6:	462a      	mov	r2, r5
 800f3c8:	4649      	mov	r1, r9
 800f3ca:	4620      	mov	r0, r4
 800f3cc:	f7ff ff8a 	bl	800f2e4 <L_shift>
 800f3d0:	4544      	cmp	r4, r8
 800f3d2:	d928      	bls.n	800f426 <__hexnan+0xf6>
 800f3d4:	4643      	mov	r3, r8
 800f3d6:	f854 2b04 	ldr.w	r2, [r4], #4
 800f3da:	f843 2b04 	str.w	r2, [r3], #4
 800f3de:	42a6      	cmp	r6, r4
 800f3e0:	d2f9      	bcs.n	800f3d6 <__hexnan+0xa6>
 800f3e2:	2200      	movs	r2, #0
 800f3e4:	f843 2b04 	str.w	r2, [r3], #4
 800f3e8:	429e      	cmp	r6, r3
 800f3ea:	d2fb      	bcs.n	800f3e4 <__hexnan+0xb4>
 800f3ec:	6833      	ldr	r3, [r6, #0]
 800f3ee:	b91b      	cbnz	r3, 800f3f8 <__hexnan+0xc8>
 800f3f0:	4546      	cmp	r6, r8
 800f3f2:	d127      	bne.n	800f444 <__hexnan+0x114>
 800f3f4:	2301      	movs	r3, #1
 800f3f6:	6033      	str	r3, [r6, #0]
 800f3f8:	2005      	movs	r0, #5
 800f3fa:	e026      	b.n	800f44a <__hexnan+0x11a>
 800f3fc:	3501      	adds	r5, #1
 800f3fe:	2d08      	cmp	r5, #8
 800f400:	f10b 0b01 	add.w	fp, fp, #1
 800f404:	dd06      	ble.n	800f414 <__hexnan+0xe4>
 800f406:	4544      	cmp	r4, r8
 800f408:	d9cf      	bls.n	800f3aa <__hexnan+0x7a>
 800f40a:	2300      	movs	r3, #0
 800f40c:	f844 3c04 	str.w	r3, [r4, #-4]
 800f410:	2501      	movs	r5, #1
 800f412:	3c04      	subs	r4, #4
 800f414:	6822      	ldr	r2, [r4, #0]
 800f416:	f000 000f 	and.w	r0, r0, #15
 800f41a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f41e:	6020      	str	r0, [r4, #0]
 800f420:	e7c3      	b.n	800f3aa <__hexnan+0x7a>
 800f422:	2508      	movs	r5, #8
 800f424:	e7c1      	b.n	800f3aa <__hexnan+0x7a>
 800f426:	9b01      	ldr	r3, [sp, #4]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d0df      	beq.n	800f3ec <__hexnan+0xbc>
 800f42c:	f04f 32ff 	mov.w	r2, #4294967295
 800f430:	f1c3 0320 	rsb	r3, r3, #32
 800f434:	fa22 f303 	lsr.w	r3, r2, r3
 800f438:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800f43c:	401a      	ands	r2, r3
 800f43e:	f847 2c04 	str.w	r2, [r7, #-4]
 800f442:	e7d3      	b.n	800f3ec <__hexnan+0xbc>
 800f444:	3e04      	subs	r6, #4
 800f446:	e7d1      	b.n	800f3ec <__hexnan+0xbc>
 800f448:	2004      	movs	r0, #4
 800f44a:	b007      	add	sp, #28
 800f44c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f450 <__locale_ctype_ptr_l>:
 800f450:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800f454:	4770      	bx	lr

0800f456 <__localeconv_l>:
 800f456:	30f0      	adds	r0, #240	; 0xf0
 800f458:	4770      	bx	lr
	...

0800f45c <_localeconv_r>:
 800f45c:	4b04      	ldr	r3, [pc, #16]	; (800f470 <_localeconv_r+0x14>)
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	6a18      	ldr	r0, [r3, #32]
 800f462:	4b04      	ldr	r3, [pc, #16]	; (800f474 <_localeconv_r+0x18>)
 800f464:	2800      	cmp	r0, #0
 800f466:	bf08      	it	eq
 800f468:	4618      	moveq	r0, r3
 800f46a:	30f0      	adds	r0, #240	; 0xf0
 800f46c:	4770      	bx	lr
 800f46e:	bf00      	nop
 800f470:	200002cc 	.word	0x200002cc
 800f474:	20000330 	.word	0x20000330

0800f478 <malloc>:
 800f478:	4b02      	ldr	r3, [pc, #8]	; (800f484 <malloc+0xc>)
 800f47a:	4601      	mov	r1, r0
 800f47c:	6818      	ldr	r0, [r3, #0]
 800f47e:	f000 bc71 	b.w	800fd64 <_malloc_r>
 800f482:	bf00      	nop
 800f484:	200002cc 	.word	0x200002cc

0800f488 <__ascii_mbtowc>:
 800f488:	b082      	sub	sp, #8
 800f48a:	b901      	cbnz	r1, 800f48e <__ascii_mbtowc+0x6>
 800f48c:	a901      	add	r1, sp, #4
 800f48e:	b142      	cbz	r2, 800f4a2 <__ascii_mbtowc+0x1a>
 800f490:	b14b      	cbz	r3, 800f4a6 <__ascii_mbtowc+0x1e>
 800f492:	7813      	ldrb	r3, [r2, #0]
 800f494:	600b      	str	r3, [r1, #0]
 800f496:	7812      	ldrb	r2, [r2, #0]
 800f498:	1c10      	adds	r0, r2, #0
 800f49a:	bf18      	it	ne
 800f49c:	2001      	movne	r0, #1
 800f49e:	b002      	add	sp, #8
 800f4a0:	4770      	bx	lr
 800f4a2:	4610      	mov	r0, r2
 800f4a4:	e7fb      	b.n	800f49e <__ascii_mbtowc+0x16>
 800f4a6:	f06f 0001 	mvn.w	r0, #1
 800f4aa:	e7f8      	b.n	800f49e <__ascii_mbtowc+0x16>

0800f4ac <_Balloc>:
 800f4ac:	b570      	push	{r4, r5, r6, lr}
 800f4ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f4b0:	4604      	mov	r4, r0
 800f4b2:	460e      	mov	r6, r1
 800f4b4:	b93d      	cbnz	r5, 800f4c6 <_Balloc+0x1a>
 800f4b6:	2010      	movs	r0, #16
 800f4b8:	f7ff ffde 	bl	800f478 <malloc>
 800f4bc:	6260      	str	r0, [r4, #36]	; 0x24
 800f4be:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f4c2:	6005      	str	r5, [r0, #0]
 800f4c4:	60c5      	str	r5, [r0, #12]
 800f4c6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f4c8:	68eb      	ldr	r3, [r5, #12]
 800f4ca:	b183      	cbz	r3, 800f4ee <_Balloc+0x42>
 800f4cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f4ce:	68db      	ldr	r3, [r3, #12]
 800f4d0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f4d4:	b9b8      	cbnz	r0, 800f506 <_Balloc+0x5a>
 800f4d6:	2101      	movs	r1, #1
 800f4d8:	fa01 f506 	lsl.w	r5, r1, r6
 800f4dc:	1d6a      	adds	r2, r5, #5
 800f4de:	0092      	lsls	r2, r2, #2
 800f4e0:	4620      	mov	r0, r4
 800f4e2:	f000 fbe2 	bl	800fcaa <_calloc_r>
 800f4e6:	b160      	cbz	r0, 800f502 <_Balloc+0x56>
 800f4e8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800f4ec:	e00e      	b.n	800f50c <_Balloc+0x60>
 800f4ee:	2221      	movs	r2, #33	; 0x21
 800f4f0:	2104      	movs	r1, #4
 800f4f2:	4620      	mov	r0, r4
 800f4f4:	f000 fbd9 	bl	800fcaa <_calloc_r>
 800f4f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f4fa:	60e8      	str	r0, [r5, #12]
 800f4fc:	68db      	ldr	r3, [r3, #12]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d1e4      	bne.n	800f4cc <_Balloc+0x20>
 800f502:	2000      	movs	r0, #0
 800f504:	bd70      	pop	{r4, r5, r6, pc}
 800f506:	6802      	ldr	r2, [r0, #0]
 800f508:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800f50c:	2300      	movs	r3, #0
 800f50e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f512:	e7f7      	b.n	800f504 <_Balloc+0x58>

0800f514 <_Bfree>:
 800f514:	b570      	push	{r4, r5, r6, lr}
 800f516:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f518:	4606      	mov	r6, r0
 800f51a:	460d      	mov	r5, r1
 800f51c:	b93c      	cbnz	r4, 800f52e <_Bfree+0x1a>
 800f51e:	2010      	movs	r0, #16
 800f520:	f7ff ffaa 	bl	800f478 <malloc>
 800f524:	6270      	str	r0, [r6, #36]	; 0x24
 800f526:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f52a:	6004      	str	r4, [r0, #0]
 800f52c:	60c4      	str	r4, [r0, #12]
 800f52e:	b13d      	cbz	r5, 800f540 <_Bfree+0x2c>
 800f530:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f532:	686a      	ldr	r2, [r5, #4]
 800f534:	68db      	ldr	r3, [r3, #12]
 800f536:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f53a:	6029      	str	r1, [r5, #0]
 800f53c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800f540:	bd70      	pop	{r4, r5, r6, pc}

0800f542 <__multadd>:
 800f542:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f546:	690d      	ldr	r5, [r1, #16]
 800f548:	461f      	mov	r7, r3
 800f54a:	4606      	mov	r6, r0
 800f54c:	460c      	mov	r4, r1
 800f54e:	f101 0c14 	add.w	ip, r1, #20
 800f552:	2300      	movs	r3, #0
 800f554:	f8dc 0000 	ldr.w	r0, [ip]
 800f558:	b281      	uxth	r1, r0
 800f55a:	fb02 7101 	mla	r1, r2, r1, r7
 800f55e:	0c0f      	lsrs	r7, r1, #16
 800f560:	0c00      	lsrs	r0, r0, #16
 800f562:	fb02 7000 	mla	r0, r2, r0, r7
 800f566:	b289      	uxth	r1, r1
 800f568:	3301      	adds	r3, #1
 800f56a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800f56e:	429d      	cmp	r5, r3
 800f570:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800f574:	f84c 1b04 	str.w	r1, [ip], #4
 800f578:	dcec      	bgt.n	800f554 <__multadd+0x12>
 800f57a:	b1d7      	cbz	r7, 800f5b2 <__multadd+0x70>
 800f57c:	68a3      	ldr	r3, [r4, #8]
 800f57e:	42ab      	cmp	r3, r5
 800f580:	dc12      	bgt.n	800f5a8 <__multadd+0x66>
 800f582:	6861      	ldr	r1, [r4, #4]
 800f584:	4630      	mov	r0, r6
 800f586:	3101      	adds	r1, #1
 800f588:	f7ff ff90 	bl	800f4ac <_Balloc>
 800f58c:	6922      	ldr	r2, [r4, #16]
 800f58e:	3202      	adds	r2, #2
 800f590:	f104 010c 	add.w	r1, r4, #12
 800f594:	4680      	mov	r8, r0
 800f596:	0092      	lsls	r2, r2, #2
 800f598:	300c      	adds	r0, #12
 800f59a:	f7fc ffdd 	bl	800c558 <memcpy>
 800f59e:	4621      	mov	r1, r4
 800f5a0:	4630      	mov	r0, r6
 800f5a2:	f7ff ffb7 	bl	800f514 <_Bfree>
 800f5a6:	4644      	mov	r4, r8
 800f5a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f5ac:	3501      	adds	r5, #1
 800f5ae:	615f      	str	r7, [r3, #20]
 800f5b0:	6125      	str	r5, [r4, #16]
 800f5b2:	4620      	mov	r0, r4
 800f5b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f5b8 <__s2b>:
 800f5b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f5bc:	460c      	mov	r4, r1
 800f5be:	4615      	mov	r5, r2
 800f5c0:	461f      	mov	r7, r3
 800f5c2:	2209      	movs	r2, #9
 800f5c4:	3308      	adds	r3, #8
 800f5c6:	4606      	mov	r6, r0
 800f5c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f5cc:	2100      	movs	r1, #0
 800f5ce:	2201      	movs	r2, #1
 800f5d0:	429a      	cmp	r2, r3
 800f5d2:	db20      	blt.n	800f616 <__s2b+0x5e>
 800f5d4:	4630      	mov	r0, r6
 800f5d6:	f7ff ff69 	bl	800f4ac <_Balloc>
 800f5da:	9b08      	ldr	r3, [sp, #32]
 800f5dc:	6143      	str	r3, [r0, #20]
 800f5de:	2d09      	cmp	r5, #9
 800f5e0:	f04f 0301 	mov.w	r3, #1
 800f5e4:	6103      	str	r3, [r0, #16]
 800f5e6:	dd19      	ble.n	800f61c <__s2b+0x64>
 800f5e8:	f104 0809 	add.w	r8, r4, #9
 800f5ec:	46c1      	mov	r9, r8
 800f5ee:	442c      	add	r4, r5
 800f5f0:	f819 3b01 	ldrb.w	r3, [r9], #1
 800f5f4:	4601      	mov	r1, r0
 800f5f6:	3b30      	subs	r3, #48	; 0x30
 800f5f8:	220a      	movs	r2, #10
 800f5fa:	4630      	mov	r0, r6
 800f5fc:	f7ff ffa1 	bl	800f542 <__multadd>
 800f600:	45a1      	cmp	r9, r4
 800f602:	d1f5      	bne.n	800f5f0 <__s2b+0x38>
 800f604:	eb08 0405 	add.w	r4, r8, r5
 800f608:	3c08      	subs	r4, #8
 800f60a:	1b2d      	subs	r5, r5, r4
 800f60c:	1963      	adds	r3, r4, r5
 800f60e:	42bb      	cmp	r3, r7
 800f610:	db07      	blt.n	800f622 <__s2b+0x6a>
 800f612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f616:	0052      	lsls	r2, r2, #1
 800f618:	3101      	adds	r1, #1
 800f61a:	e7d9      	b.n	800f5d0 <__s2b+0x18>
 800f61c:	340a      	adds	r4, #10
 800f61e:	2509      	movs	r5, #9
 800f620:	e7f3      	b.n	800f60a <__s2b+0x52>
 800f622:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f626:	4601      	mov	r1, r0
 800f628:	3b30      	subs	r3, #48	; 0x30
 800f62a:	220a      	movs	r2, #10
 800f62c:	4630      	mov	r0, r6
 800f62e:	f7ff ff88 	bl	800f542 <__multadd>
 800f632:	e7eb      	b.n	800f60c <__s2b+0x54>

0800f634 <__hi0bits>:
 800f634:	0c02      	lsrs	r2, r0, #16
 800f636:	0412      	lsls	r2, r2, #16
 800f638:	4603      	mov	r3, r0
 800f63a:	b9b2      	cbnz	r2, 800f66a <__hi0bits+0x36>
 800f63c:	0403      	lsls	r3, r0, #16
 800f63e:	2010      	movs	r0, #16
 800f640:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f644:	bf04      	itt	eq
 800f646:	021b      	lsleq	r3, r3, #8
 800f648:	3008      	addeq	r0, #8
 800f64a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f64e:	bf04      	itt	eq
 800f650:	011b      	lsleq	r3, r3, #4
 800f652:	3004      	addeq	r0, #4
 800f654:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f658:	bf04      	itt	eq
 800f65a:	009b      	lsleq	r3, r3, #2
 800f65c:	3002      	addeq	r0, #2
 800f65e:	2b00      	cmp	r3, #0
 800f660:	db06      	blt.n	800f670 <__hi0bits+0x3c>
 800f662:	005b      	lsls	r3, r3, #1
 800f664:	d503      	bpl.n	800f66e <__hi0bits+0x3a>
 800f666:	3001      	adds	r0, #1
 800f668:	4770      	bx	lr
 800f66a:	2000      	movs	r0, #0
 800f66c:	e7e8      	b.n	800f640 <__hi0bits+0xc>
 800f66e:	2020      	movs	r0, #32
 800f670:	4770      	bx	lr

0800f672 <__lo0bits>:
 800f672:	6803      	ldr	r3, [r0, #0]
 800f674:	f013 0207 	ands.w	r2, r3, #7
 800f678:	4601      	mov	r1, r0
 800f67a:	d00b      	beq.n	800f694 <__lo0bits+0x22>
 800f67c:	07da      	lsls	r2, r3, #31
 800f67e:	d423      	bmi.n	800f6c8 <__lo0bits+0x56>
 800f680:	0798      	lsls	r0, r3, #30
 800f682:	bf49      	itett	mi
 800f684:	085b      	lsrmi	r3, r3, #1
 800f686:	089b      	lsrpl	r3, r3, #2
 800f688:	2001      	movmi	r0, #1
 800f68a:	600b      	strmi	r3, [r1, #0]
 800f68c:	bf5c      	itt	pl
 800f68e:	600b      	strpl	r3, [r1, #0]
 800f690:	2002      	movpl	r0, #2
 800f692:	4770      	bx	lr
 800f694:	b298      	uxth	r0, r3
 800f696:	b9a8      	cbnz	r0, 800f6c4 <__lo0bits+0x52>
 800f698:	0c1b      	lsrs	r3, r3, #16
 800f69a:	2010      	movs	r0, #16
 800f69c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f6a0:	bf04      	itt	eq
 800f6a2:	0a1b      	lsreq	r3, r3, #8
 800f6a4:	3008      	addeq	r0, #8
 800f6a6:	071a      	lsls	r2, r3, #28
 800f6a8:	bf04      	itt	eq
 800f6aa:	091b      	lsreq	r3, r3, #4
 800f6ac:	3004      	addeq	r0, #4
 800f6ae:	079a      	lsls	r2, r3, #30
 800f6b0:	bf04      	itt	eq
 800f6b2:	089b      	lsreq	r3, r3, #2
 800f6b4:	3002      	addeq	r0, #2
 800f6b6:	07da      	lsls	r2, r3, #31
 800f6b8:	d402      	bmi.n	800f6c0 <__lo0bits+0x4e>
 800f6ba:	085b      	lsrs	r3, r3, #1
 800f6bc:	d006      	beq.n	800f6cc <__lo0bits+0x5a>
 800f6be:	3001      	adds	r0, #1
 800f6c0:	600b      	str	r3, [r1, #0]
 800f6c2:	4770      	bx	lr
 800f6c4:	4610      	mov	r0, r2
 800f6c6:	e7e9      	b.n	800f69c <__lo0bits+0x2a>
 800f6c8:	2000      	movs	r0, #0
 800f6ca:	4770      	bx	lr
 800f6cc:	2020      	movs	r0, #32
 800f6ce:	4770      	bx	lr

0800f6d0 <__i2b>:
 800f6d0:	b510      	push	{r4, lr}
 800f6d2:	460c      	mov	r4, r1
 800f6d4:	2101      	movs	r1, #1
 800f6d6:	f7ff fee9 	bl	800f4ac <_Balloc>
 800f6da:	2201      	movs	r2, #1
 800f6dc:	6144      	str	r4, [r0, #20]
 800f6de:	6102      	str	r2, [r0, #16]
 800f6e0:	bd10      	pop	{r4, pc}

0800f6e2 <__multiply>:
 800f6e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6e6:	4614      	mov	r4, r2
 800f6e8:	690a      	ldr	r2, [r1, #16]
 800f6ea:	6923      	ldr	r3, [r4, #16]
 800f6ec:	429a      	cmp	r2, r3
 800f6ee:	bfb8      	it	lt
 800f6f0:	460b      	movlt	r3, r1
 800f6f2:	4688      	mov	r8, r1
 800f6f4:	bfbc      	itt	lt
 800f6f6:	46a0      	movlt	r8, r4
 800f6f8:	461c      	movlt	r4, r3
 800f6fa:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f6fe:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f702:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f706:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f70a:	eb07 0609 	add.w	r6, r7, r9
 800f70e:	42b3      	cmp	r3, r6
 800f710:	bfb8      	it	lt
 800f712:	3101      	addlt	r1, #1
 800f714:	f7ff feca 	bl	800f4ac <_Balloc>
 800f718:	f100 0514 	add.w	r5, r0, #20
 800f71c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800f720:	462b      	mov	r3, r5
 800f722:	2200      	movs	r2, #0
 800f724:	4573      	cmp	r3, lr
 800f726:	d316      	bcc.n	800f756 <__multiply+0x74>
 800f728:	f104 0214 	add.w	r2, r4, #20
 800f72c:	f108 0114 	add.w	r1, r8, #20
 800f730:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800f734:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800f738:	9300      	str	r3, [sp, #0]
 800f73a:	9b00      	ldr	r3, [sp, #0]
 800f73c:	9201      	str	r2, [sp, #4]
 800f73e:	4293      	cmp	r3, r2
 800f740:	d80c      	bhi.n	800f75c <__multiply+0x7a>
 800f742:	2e00      	cmp	r6, #0
 800f744:	dd03      	ble.n	800f74e <__multiply+0x6c>
 800f746:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d05d      	beq.n	800f80a <__multiply+0x128>
 800f74e:	6106      	str	r6, [r0, #16]
 800f750:	b003      	add	sp, #12
 800f752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f756:	f843 2b04 	str.w	r2, [r3], #4
 800f75a:	e7e3      	b.n	800f724 <__multiply+0x42>
 800f75c:	f8b2 b000 	ldrh.w	fp, [r2]
 800f760:	f1bb 0f00 	cmp.w	fp, #0
 800f764:	d023      	beq.n	800f7ae <__multiply+0xcc>
 800f766:	4689      	mov	r9, r1
 800f768:	46ac      	mov	ip, r5
 800f76a:	f04f 0800 	mov.w	r8, #0
 800f76e:	f859 4b04 	ldr.w	r4, [r9], #4
 800f772:	f8dc a000 	ldr.w	sl, [ip]
 800f776:	b2a3      	uxth	r3, r4
 800f778:	fa1f fa8a 	uxth.w	sl, sl
 800f77c:	fb0b a303 	mla	r3, fp, r3, sl
 800f780:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f784:	f8dc 4000 	ldr.w	r4, [ip]
 800f788:	4443      	add	r3, r8
 800f78a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f78e:	fb0b 840a 	mla	r4, fp, sl, r8
 800f792:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800f796:	46e2      	mov	sl, ip
 800f798:	b29b      	uxth	r3, r3
 800f79a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f79e:	454f      	cmp	r7, r9
 800f7a0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f7a4:	f84a 3b04 	str.w	r3, [sl], #4
 800f7a8:	d82b      	bhi.n	800f802 <__multiply+0x120>
 800f7aa:	f8cc 8004 	str.w	r8, [ip, #4]
 800f7ae:	9b01      	ldr	r3, [sp, #4]
 800f7b0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800f7b4:	3204      	adds	r2, #4
 800f7b6:	f1ba 0f00 	cmp.w	sl, #0
 800f7ba:	d020      	beq.n	800f7fe <__multiply+0x11c>
 800f7bc:	682b      	ldr	r3, [r5, #0]
 800f7be:	4689      	mov	r9, r1
 800f7c0:	46a8      	mov	r8, r5
 800f7c2:	f04f 0b00 	mov.w	fp, #0
 800f7c6:	f8b9 c000 	ldrh.w	ip, [r9]
 800f7ca:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800f7ce:	fb0a 440c 	mla	r4, sl, ip, r4
 800f7d2:	445c      	add	r4, fp
 800f7d4:	46c4      	mov	ip, r8
 800f7d6:	b29b      	uxth	r3, r3
 800f7d8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f7dc:	f84c 3b04 	str.w	r3, [ip], #4
 800f7e0:	f859 3b04 	ldr.w	r3, [r9], #4
 800f7e4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800f7e8:	0c1b      	lsrs	r3, r3, #16
 800f7ea:	fb0a b303 	mla	r3, sl, r3, fp
 800f7ee:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800f7f2:	454f      	cmp	r7, r9
 800f7f4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800f7f8:	d805      	bhi.n	800f806 <__multiply+0x124>
 800f7fa:	f8c8 3004 	str.w	r3, [r8, #4]
 800f7fe:	3504      	adds	r5, #4
 800f800:	e79b      	b.n	800f73a <__multiply+0x58>
 800f802:	46d4      	mov	ip, sl
 800f804:	e7b3      	b.n	800f76e <__multiply+0x8c>
 800f806:	46e0      	mov	r8, ip
 800f808:	e7dd      	b.n	800f7c6 <__multiply+0xe4>
 800f80a:	3e01      	subs	r6, #1
 800f80c:	e799      	b.n	800f742 <__multiply+0x60>
	...

0800f810 <__pow5mult>:
 800f810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f814:	4615      	mov	r5, r2
 800f816:	f012 0203 	ands.w	r2, r2, #3
 800f81a:	4606      	mov	r6, r0
 800f81c:	460f      	mov	r7, r1
 800f81e:	d007      	beq.n	800f830 <__pow5mult+0x20>
 800f820:	3a01      	subs	r2, #1
 800f822:	4c21      	ldr	r4, [pc, #132]	; (800f8a8 <__pow5mult+0x98>)
 800f824:	2300      	movs	r3, #0
 800f826:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f82a:	f7ff fe8a 	bl	800f542 <__multadd>
 800f82e:	4607      	mov	r7, r0
 800f830:	10ad      	asrs	r5, r5, #2
 800f832:	d035      	beq.n	800f8a0 <__pow5mult+0x90>
 800f834:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f836:	b93c      	cbnz	r4, 800f848 <__pow5mult+0x38>
 800f838:	2010      	movs	r0, #16
 800f83a:	f7ff fe1d 	bl	800f478 <malloc>
 800f83e:	6270      	str	r0, [r6, #36]	; 0x24
 800f840:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f844:	6004      	str	r4, [r0, #0]
 800f846:	60c4      	str	r4, [r0, #12]
 800f848:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f84c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f850:	b94c      	cbnz	r4, 800f866 <__pow5mult+0x56>
 800f852:	f240 2171 	movw	r1, #625	; 0x271
 800f856:	4630      	mov	r0, r6
 800f858:	f7ff ff3a 	bl	800f6d0 <__i2b>
 800f85c:	2300      	movs	r3, #0
 800f85e:	f8c8 0008 	str.w	r0, [r8, #8]
 800f862:	4604      	mov	r4, r0
 800f864:	6003      	str	r3, [r0, #0]
 800f866:	f04f 0800 	mov.w	r8, #0
 800f86a:	07eb      	lsls	r3, r5, #31
 800f86c:	d50a      	bpl.n	800f884 <__pow5mult+0x74>
 800f86e:	4639      	mov	r1, r7
 800f870:	4622      	mov	r2, r4
 800f872:	4630      	mov	r0, r6
 800f874:	f7ff ff35 	bl	800f6e2 <__multiply>
 800f878:	4639      	mov	r1, r7
 800f87a:	4681      	mov	r9, r0
 800f87c:	4630      	mov	r0, r6
 800f87e:	f7ff fe49 	bl	800f514 <_Bfree>
 800f882:	464f      	mov	r7, r9
 800f884:	106d      	asrs	r5, r5, #1
 800f886:	d00b      	beq.n	800f8a0 <__pow5mult+0x90>
 800f888:	6820      	ldr	r0, [r4, #0]
 800f88a:	b938      	cbnz	r0, 800f89c <__pow5mult+0x8c>
 800f88c:	4622      	mov	r2, r4
 800f88e:	4621      	mov	r1, r4
 800f890:	4630      	mov	r0, r6
 800f892:	f7ff ff26 	bl	800f6e2 <__multiply>
 800f896:	6020      	str	r0, [r4, #0]
 800f898:	f8c0 8000 	str.w	r8, [r0]
 800f89c:	4604      	mov	r4, r0
 800f89e:	e7e4      	b.n	800f86a <__pow5mult+0x5a>
 800f8a0:	4638      	mov	r0, r7
 800f8a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f8a6:	bf00      	nop
 800f8a8:	08011310 	.word	0x08011310

0800f8ac <__lshift>:
 800f8ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8b0:	460c      	mov	r4, r1
 800f8b2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f8b6:	6923      	ldr	r3, [r4, #16]
 800f8b8:	6849      	ldr	r1, [r1, #4]
 800f8ba:	eb0a 0903 	add.w	r9, sl, r3
 800f8be:	68a3      	ldr	r3, [r4, #8]
 800f8c0:	4607      	mov	r7, r0
 800f8c2:	4616      	mov	r6, r2
 800f8c4:	f109 0501 	add.w	r5, r9, #1
 800f8c8:	42ab      	cmp	r3, r5
 800f8ca:	db32      	blt.n	800f932 <__lshift+0x86>
 800f8cc:	4638      	mov	r0, r7
 800f8ce:	f7ff fded 	bl	800f4ac <_Balloc>
 800f8d2:	2300      	movs	r3, #0
 800f8d4:	4680      	mov	r8, r0
 800f8d6:	f100 0114 	add.w	r1, r0, #20
 800f8da:	461a      	mov	r2, r3
 800f8dc:	4553      	cmp	r3, sl
 800f8de:	db2b      	blt.n	800f938 <__lshift+0x8c>
 800f8e0:	6920      	ldr	r0, [r4, #16]
 800f8e2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f8e6:	f104 0314 	add.w	r3, r4, #20
 800f8ea:	f016 021f 	ands.w	r2, r6, #31
 800f8ee:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f8f2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f8f6:	d025      	beq.n	800f944 <__lshift+0x98>
 800f8f8:	f1c2 0e20 	rsb	lr, r2, #32
 800f8fc:	2000      	movs	r0, #0
 800f8fe:	681e      	ldr	r6, [r3, #0]
 800f900:	468a      	mov	sl, r1
 800f902:	4096      	lsls	r6, r2
 800f904:	4330      	orrs	r0, r6
 800f906:	f84a 0b04 	str.w	r0, [sl], #4
 800f90a:	f853 0b04 	ldr.w	r0, [r3], #4
 800f90e:	459c      	cmp	ip, r3
 800f910:	fa20 f00e 	lsr.w	r0, r0, lr
 800f914:	d814      	bhi.n	800f940 <__lshift+0x94>
 800f916:	6048      	str	r0, [r1, #4]
 800f918:	b108      	cbz	r0, 800f91e <__lshift+0x72>
 800f91a:	f109 0502 	add.w	r5, r9, #2
 800f91e:	3d01      	subs	r5, #1
 800f920:	4638      	mov	r0, r7
 800f922:	f8c8 5010 	str.w	r5, [r8, #16]
 800f926:	4621      	mov	r1, r4
 800f928:	f7ff fdf4 	bl	800f514 <_Bfree>
 800f92c:	4640      	mov	r0, r8
 800f92e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f932:	3101      	adds	r1, #1
 800f934:	005b      	lsls	r3, r3, #1
 800f936:	e7c7      	b.n	800f8c8 <__lshift+0x1c>
 800f938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800f93c:	3301      	adds	r3, #1
 800f93e:	e7cd      	b.n	800f8dc <__lshift+0x30>
 800f940:	4651      	mov	r1, sl
 800f942:	e7dc      	b.n	800f8fe <__lshift+0x52>
 800f944:	3904      	subs	r1, #4
 800f946:	f853 2b04 	ldr.w	r2, [r3], #4
 800f94a:	f841 2f04 	str.w	r2, [r1, #4]!
 800f94e:	459c      	cmp	ip, r3
 800f950:	d8f9      	bhi.n	800f946 <__lshift+0x9a>
 800f952:	e7e4      	b.n	800f91e <__lshift+0x72>

0800f954 <__mcmp>:
 800f954:	6903      	ldr	r3, [r0, #16]
 800f956:	690a      	ldr	r2, [r1, #16]
 800f958:	1a9b      	subs	r3, r3, r2
 800f95a:	b530      	push	{r4, r5, lr}
 800f95c:	d10c      	bne.n	800f978 <__mcmp+0x24>
 800f95e:	0092      	lsls	r2, r2, #2
 800f960:	3014      	adds	r0, #20
 800f962:	3114      	adds	r1, #20
 800f964:	1884      	adds	r4, r0, r2
 800f966:	4411      	add	r1, r2
 800f968:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f96c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f970:	4295      	cmp	r5, r2
 800f972:	d003      	beq.n	800f97c <__mcmp+0x28>
 800f974:	d305      	bcc.n	800f982 <__mcmp+0x2e>
 800f976:	2301      	movs	r3, #1
 800f978:	4618      	mov	r0, r3
 800f97a:	bd30      	pop	{r4, r5, pc}
 800f97c:	42a0      	cmp	r0, r4
 800f97e:	d3f3      	bcc.n	800f968 <__mcmp+0x14>
 800f980:	e7fa      	b.n	800f978 <__mcmp+0x24>
 800f982:	f04f 33ff 	mov.w	r3, #4294967295
 800f986:	e7f7      	b.n	800f978 <__mcmp+0x24>

0800f988 <__mdiff>:
 800f988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f98c:	460d      	mov	r5, r1
 800f98e:	4607      	mov	r7, r0
 800f990:	4611      	mov	r1, r2
 800f992:	4628      	mov	r0, r5
 800f994:	4614      	mov	r4, r2
 800f996:	f7ff ffdd 	bl	800f954 <__mcmp>
 800f99a:	1e06      	subs	r6, r0, #0
 800f99c:	d108      	bne.n	800f9b0 <__mdiff+0x28>
 800f99e:	4631      	mov	r1, r6
 800f9a0:	4638      	mov	r0, r7
 800f9a2:	f7ff fd83 	bl	800f4ac <_Balloc>
 800f9a6:	2301      	movs	r3, #1
 800f9a8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800f9ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9b0:	bfa4      	itt	ge
 800f9b2:	4623      	movge	r3, r4
 800f9b4:	462c      	movge	r4, r5
 800f9b6:	4638      	mov	r0, r7
 800f9b8:	6861      	ldr	r1, [r4, #4]
 800f9ba:	bfa6      	itte	ge
 800f9bc:	461d      	movge	r5, r3
 800f9be:	2600      	movge	r6, #0
 800f9c0:	2601      	movlt	r6, #1
 800f9c2:	f7ff fd73 	bl	800f4ac <_Balloc>
 800f9c6:	692b      	ldr	r3, [r5, #16]
 800f9c8:	60c6      	str	r6, [r0, #12]
 800f9ca:	6926      	ldr	r6, [r4, #16]
 800f9cc:	f105 0914 	add.w	r9, r5, #20
 800f9d0:	f104 0214 	add.w	r2, r4, #20
 800f9d4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800f9d8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800f9dc:	f100 0514 	add.w	r5, r0, #20
 800f9e0:	f04f 0e00 	mov.w	lr, #0
 800f9e4:	f852 ab04 	ldr.w	sl, [r2], #4
 800f9e8:	f859 4b04 	ldr.w	r4, [r9], #4
 800f9ec:	fa1e f18a 	uxtah	r1, lr, sl
 800f9f0:	b2a3      	uxth	r3, r4
 800f9f2:	1ac9      	subs	r1, r1, r3
 800f9f4:	0c23      	lsrs	r3, r4, #16
 800f9f6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800f9fa:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f9fe:	b289      	uxth	r1, r1
 800fa00:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800fa04:	45c8      	cmp	r8, r9
 800fa06:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800fa0a:	4694      	mov	ip, r2
 800fa0c:	f845 3b04 	str.w	r3, [r5], #4
 800fa10:	d8e8      	bhi.n	800f9e4 <__mdiff+0x5c>
 800fa12:	45bc      	cmp	ip, r7
 800fa14:	d304      	bcc.n	800fa20 <__mdiff+0x98>
 800fa16:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800fa1a:	b183      	cbz	r3, 800fa3e <__mdiff+0xb6>
 800fa1c:	6106      	str	r6, [r0, #16]
 800fa1e:	e7c5      	b.n	800f9ac <__mdiff+0x24>
 800fa20:	f85c 1b04 	ldr.w	r1, [ip], #4
 800fa24:	fa1e f381 	uxtah	r3, lr, r1
 800fa28:	141a      	asrs	r2, r3, #16
 800fa2a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800fa2e:	b29b      	uxth	r3, r3
 800fa30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fa34:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800fa38:	f845 3b04 	str.w	r3, [r5], #4
 800fa3c:	e7e9      	b.n	800fa12 <__mdiff+0x8a>
 800fa3e:	3e01      	subs	r6, #1
 800fa40:	e7e9      	b.n	800fa16 <__mdiff+0x8e>
	...

0800fa44 <__ulp>:
 800fa44:	4b12      	ldr	r3, [pc, #72]	; (800fa90 <__ulp+0x4c>)
 800fa46:	ee10 2a90 	vmov	r2, s1
 800fa4a:	401a      	ands	r2, r3
 800fa4c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	dd04      	ble.n	800fa5e <__ulp+0x1a>
 800fa54:	2000      	movs	r0, #0
 800fa56:	4619      	mov	r1, r3
 800fa58:	ec41 0b10 	vmov	d0, r0, r1
 800fa5c:	4770      	bx	lr
 800fa5e:	425b      	negs	r3, r3
 800fa60:	151b      	asrs	r3, r3, #20
 800fa62:	2b13      	cmp	r3, #19
 800fa64:	f04f 0000 	mov.w	r0, #0
 800fa68:	f04f 0100 	mov.w	r1, #0
 800fa6c:	dc04      	bgt.n	800fa78 <__ulp+0x34>
 800fa6e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800fa72:	fa42 f103 	asr.w	r1, r2, r3
 800fa76:	e7ef      	b.n	800fa58 <__ulp+0x14>
 800fa78:	3b14      	subs	r3, #20
 800fa7a:	2b1e      	cmp	r3, #30
 800fa7c:	f04f 0201 	mov.w	r2, #1
 800fa80:	bfda      	itte	le
 800fa82:	f1c3 031f 	rsble	r3, r3, #31
 800fa86:	fa02 f303 	lslle.w	r3, r2, r3
 800fa8a:	4613      	movgt	r3, r2
 800fa8c:	4618      	mov	r0, r3
 800fa8e:	e7e3      	b.n	800fa58 <__ulp+0x14>
 800fa90:	7ff00000 	.word	0x7ff00000

0800fa94 <__b2d>:
 800fa94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa96:	6905      	ldr	r5, [r0, #16]
 800fa98:	f100 0714 	add.w	r7, r0, #20
 800fa9c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800faa0:	1f2e      	subs	r6, r5, #4
 800faa2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800faa6:	4620      	mov	r0, r4
 800faa8:	f7ff fdc4 	bl	800f634 <__hi0bits>
 800faac:	f1c0 0320 	rsb	r3, r0, #32
 800fab0:	280a      	cmp	r0, #10
 800fab2:	600b      	str	r3, [r1, #0]
 800fab4:	f8df c074 	ldr.w	ip, [pc, #116]	; 800fb2c <__b2d+0x98>
 800fab8:	dc14      	bgt.n	800fae4 <__b2d+0x50>
 800faba:	f1c0 0e0b 	rsb	lr, r0, #11
 800fabe:	fa24 f10e 	lsr.w	r1, r4, lr
 800fac2:	42b7      	cmp	r7, r6
 800fac4:	ea41 030c 	orr.w	r3, r1, ip
 800fac8:	bf34      	ite	cc
 800faca:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800face:	2100      	movcs	r1, #0
 800fad0:	3015      	adds	r0, #21
 800fad2:	fa04 f000 	lsl.w	r0, r4, r0
 800fad6:	fa21 f10e 	lsr.w	r1, r1, lr
 800fada:	ea40 0201 	orr.w	r2, r0, r1
 800fade:	ec43 2b10 	vmov	d0, r2, r3
 800fae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fae4:	42b7      	cmp	r7, r6
 800fae6:	bf3a      	itte	cc
 800fae8:	f1a5 0608 	subcc.w	r6, r5, #8
 800faec:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800faf0:	2100      	movcs	r1, #0
 800faf2:	380b      	subs	r0, #11
 800faf4:	d015      	beq.n	800fb22 <__b2d+0x8e>
 800faf6:	4084      	lsls	r4, r0
 800faf8:	f1c0 0520 	rsb	r5, r0, #32
 800fafc:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800fb00:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800fb04:	42be      	cmp	r6, r7
 800fb06:	fa21 fc05 	lsr.w	ip, r1, r5
 800fb0a:	ea44 030c 	orr.w	r3, r4, ip
 800fb0e:	bf8c      	ite	hi
 800fb10:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800fb14:	2400      	movls	r4, #0
 800fb16:	fa01 f000 	lsl.w	r0, r1, r0
 800fb1a:	40ec      	lsrs	r4, r5
 800fb1c:	ea40 0204 	orr.w	r2, r0, r4
 800fb20:	e7dd      	b.n	800fade <__b2d+0x4a>
 800fb22:	ea44 030c 	orr.w	r3, r4, ip
 800fb26:	460a      	mov	r2, r1
 800fb28:	e7d9      	b.n	800fade <__b2d+0x4a>
 800fb2a:	bf00      	nop
 800fb2c:	3ff00000 	.word	0x3ff00000

0800fb30 <__d2b>:
 800fb30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fb34:	460e      	mov	r6, r1
 800fb36:	2101      	movs	r1, #1
 800fb38:	ec59 8b10 	vmov	r8, r9, d0
 800fb3c:	4615      	mov	r5, r2
 800fb3e:	f7ff fcb5 	bl	800f4ac <_Balloc>
 800fb42:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800fb46:	4607      	mov	r7, r0
 800fb48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fb4c:	bb34      	cbnz	r4, 800fb9c <__d2b+0x6c>
 800fb4e:	9301      	str	r3, [sp, #4]
 800fb50:	f1b8 0300 	subs.w	r3, r8, #0
 800fb54:	d027      	beq.n	800fba6 <__d2b+0x76>
 800fb56:	a802      	add	r0, sp, #8
 800fb58:	f840 3d08 	str.w	r3, [r0, #-8]!
 800fb5c:	f7ff fd89 	bl	800f672 <__lo0bits>
 800fb60:	9900      	ldr	r1, [sp, #0]
 800fb62:	b1f0      	cbz	r0, 800fba2 <__d2b+0x72>
 800fb64:	9a01      	ldr	r2, [sp, #4]
 800fb66:	f1c0 0320 	rsb	r3, r0, #32
 800fb6a:	fa02 f303 	lsl.w	r3, r2, r3
 800fb6e:	430b      	orrs	r3, r1
 800fb70:	40c2      	lsrs	r2, r0
 800fb72:	617b      	str	r3, [r7, #20]
 800fb74:	9201      	str	r2, [sp, #4]
 800fb76:	9b01      	ldr	r3, [sp, #4]
 800fb78:	61bb      	str	r3, [r7, #24]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	bf14      	ite	ne
 800fb7e:	2102      	movne	r1, #2
 800fb80:	2101      	moveq	r1, #1
 800fb82:	6139      	str	r1, [r7, #16]
 800fb84:	b1c4      	cbz	r4, 800fbb8 <__d2b+0x88>
 800fb86:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800fb8a:	4404      	add	r4, r0
 800fb8c:	6034      	str	r4, [r6, #0]
 800fb8e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fb92:	6028      	str	r0, [r5, #0]
 800fb94:	4638      	mov	r0, r7
 800fb96:	b003      	add	sp, #12
 800fb98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fba0:	e7d5      	b.n	800fb4e <__d2b+0x1e>
 800fba2:	6179      	str	r1, [r7, #20]
 800fba4:	e7e7      	b.n	800fb76 <__d2b+0x46>
 800fba6:	a801      	add	r0, sp, #4
 800fba8:	f7ff fd63 	bl	800f672 <__lo0bits>
 800fbac:	9b01      	ldr	r3, [sp, #4]
 800fbae:	617b      	str	r3, [r7, #20]
 800fbb0:	2101      	movs	r1, #1
 800fbb2:	6139      	str	r1, [r7, #16]
 800fbb4:	3020      	adds	r0, #32
 800fbb6:	e7e5      	b.n	800fb84 <__d2b+0x54>
 800fbb8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800fbbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fbc0:	6030      	str	r0, [r6, #0]
 800fbc2:	6918      	ldr	r0, [r3, #16]
 800fbc4:	f7ff fd36 	bl	800f634 <__hi0bits>
 800fbc8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800fbcc:	e7e1      	b.n	800fb92 <__d2b+0x62>

0800fbce <__ratio>:
 800fbce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbd2:	4688      	mov	r8, r1
 800fbd4:	4669      	mov	r1, sp
 800fbd6:	4681      	mov	r9, r0
 800fbd8:	f7ff ff5c 	bl	800fa94 <__b2d>
 800fbdc:	a901      	add	r1, sp, #4
 800fbde:	4640      	mov	r0, r8
 800fbe0:	ec57 6b10 	vmov	r6, r7, d0
 800fbe4:	f7ff ff56 	bl	800fa94 <__b2d>
 800fbe8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fbec:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800fbf0:	eba3 0c02 	sub.w	ip, r3, r2
 800fbf4:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fbf8:	1a9b      	subs	r3, r3, r2
 800fbfa:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800fbfe:	ec5b ab10 	vmov	sl, fp, d0
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	bfce      	itee	gt
 800fc06:	463a      	movgt	r2, r7
 800fc08:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fc0c:	465a      	movle	r2, fp
 800fc0e:	4659      	mov	r1, fp
 800fc10:	463d      	mov	r5, r7
 800fc12:	bfd4      	ite	le
 800fc14:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800fc18:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800fc1c:	4630      	mov	r0, r6
 800fc1e:	ee10 2a10 	vmov	r2, s0
 800fc22:	460b      	mov	r3, r1
 800fc24:	4629      	mov	r1, r5
 800fc26:	f7f0 fe19 	bl	800085c <__aeabi_ddiv>
 800fc2a:	ec41 0b10 	vmov	d0, r0, r1
 800fc2e:	b003      	add	sp, #12
 800fc30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fc34 <__copybits>:
 800fc34:	3901      	subs	r1, #1
 800fc36:	b510      	push	{r4, lr}
 800fc38:	1149      	asrs	r1, r1, #5
 800fc3a:	6914      	ldr	r4, [r2, #16]
 800fc3c:	3101      	adds	r1, #1
 800fc3e:	f102 0314 	add.w	r3, r2, #20
 800fc42:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fc46:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fc4a:	42a3      	cmp	r3, r4
 800fc4c:	4602      	mov	r2, r0
 800fc4e:	d303      	bcc.n	800fc58 <__copybits+0x24>
 800fc50:	2300      	movs	r3, #0
 800fc52:	428a      	cmp	r2, r1
 800fc54:	d305      	bcc.n	800fc62 <__copybits+0x2e>
 800fc56:	bd10      	pop	{r4, pc}
 800fc58:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc5c:	f840 2b04 	str.w	r2, [r0], #4
 800fc60:	e7f3      	b.n	800fc4a <__copybits+0x16>
 800fc62:	f842 3b04 	str.w	r3, [r2], #4
 800fc66:	e7f4      	b.n	800fc52 <__copybits+0x1e>

0800fc68 <__any_on>:
 800fc68:	f100 0214 	add.w	r2, r0, #20
 800fc6c:	6900      	ldr	r0, [r0, #16]
 800fc6e:	114b      	asrs	r3, r1, #5
 800fc70:	4298      	cmp	r0, r3
 800fc72:	b510      	push	{r4, lr}
 800fc74:	db11      	blt.n	800fc9a <__any_on+0x32>
 800fc76:	dd0a      	ble.n	800fc8e <__any_on+0x26>
 800fc78:	f011 011f 	ands.w	r1, r1, #31
 800fc7c:	d007      	beq.n	800fc8e <__any_on+0x26>
 800fc7e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fc82:	fa24 f001 	lsr.w	r0, r4, r1
 800fc86:	fa00 f101 	lsl.w	r1, r0, r1
 800fc8a:	428c      	cmp	r4, r1
 800fc8c:	d10b      	bne.n	800fca6 <__any_on+0x3e>
 800fc8e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fc92:	4293      	cmp	r3, r2
 800fc94:	d803      	bhi.n	800fc9e <__any_on+0x36>
 800fc96:	2000      	movs	r0, #0
 800fc98:	bd10      	pop	{r4, pc}
 800fc9a:	4603      	mov	r3, r0
 800fc9c:	e7f7      	b.n	800fc8e <__any_on+0x26>
 800fc9e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fca2:	2900      	cmp	r1, #0
 800fca4:	d0f5      	beq.n	800fc92 <__any_on+0x2a>
 800fca6:	2001      	movs	r0, #1
 800fca8:	e7f6      	b.n	800fc98 <__any_on+0x30>

0800fcaa <_calloc_r>:
 800fcaa:	b538      	push	{r3, r4, r5, lr}
 800fcac:	fb02 f401 	mul.w	r4, r2, r1
 800fcb0:	4621      	mov	r1, r4
 800fcb2:	f000 f857 	bl	800fd64 <_malloc_r>
 800fcb6:	4605      	mov	r5, r0
 800fcb8:	b118      	cbz	r0, 800fcc2 <_calloc_r+0x18>
 800fcba:	4622      	mov	r2, r4
 800fcbc:	2100      	movs	r1, #0
 800fcbe:	f7fc fc56 	bl	800c56e <memset>
 800fcc2:	4628      	mov	r0, r5
 800fcc4:	bd38      	pop	{r3, r4, r5, pc}
	...

0800fcc8 <_free_r>:
 800fcc8:	b538      	push	{r3, r4, r5, lr}
 800fcca:	4605      	mov	r5, r0
 800fccc:	2900      	cmp	r1, #0
 800fcce:	d045      	beq.n	800fd5c <_free_r+0x94>
 800fcd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fcd4:	1f0c      	subs	r4, r1, #4
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	bfb8      	it	lt
 800fcda:	18e4      	addlt	r4, r4, r3
 800fcdc:	f000 fdc3 	bl	8010866 <__malloc_lock>
 800fce0:	4a1f      	ldr	r2, [pc, #124]	; (800fd60 <_free_r+0x98>)
 800fce2:	6813      	ldr	r3, [r2, #0]
 800fce4:	4610      	mov	r0, r2
 800fce6:	b933      	cbnz	r3, 800fcf6 <_free_r+0x2e>
 800fce8:	6063      	str	r3, [r4, #4]
 800fcea:	6014      	str	r4, [r2, #0]
 800fcec:	4628      	mov	r0, r5
 800fcee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fcf2:	f000 bdb9 	b.w	8010868 <__malloc_unlock>
 800fcf6:	42a3      	cmp	r3, r4
 800fcf8:	d90c      	bls.n	800fd14 <_free_r+0x4c>
 800fcfa:	6821      	ldr	r1, [r4, #0]
 800fcfc:	1862      	adds	r2, r4, r1
 800fcfe:	4293      	cmp	r3, r2
 800fd00:	bf04      	itt	eq
 800fd02:	681a      	ldreq	r2, [r3, #0]
 800fd04:	685b      	ldreq	r3, [r3, #4]
 800fd06:	6063      	str	r3, [r4, #4]
 800fd08:	bf04      	itt	eq
 800fd0a:	1852      	addeq	r2, r2, r1
 800fd0c:	6022      	streq	r2, [r4, #0]
 800fd0e:	6004      	str	r4, [r0, #0]
 800fd10:	e7ec      	b.n	800fcec <_free_r+0x24>
 800fd12:	4613      	mov	r3, r2
 800fd14:	685a      	ldr	r2, [r3, #4]
 800fd16:	b10a      	cbz	r2, 800fd1c <_free_r+0x54>
 800fd18:	42a2      	cmp	r2, r4
 800fd1a:	d9fa      	bls.n	800fd12 <_free_r+0x4a>
 800fd1c:	6819      	ldr	r1, [r3, #0]
 800fd1e:	1858      	adds	r0, r3, r1
 800fd20:	42a0      	cmp	r0, r4
 800fd22:	d10b      	bne.n	800fd3c <_free_r+0x74>
 800fd24:	6820      	ldr	r0, [r4, #0]
 800fd26:	4401      	add	r1, r0
 800fd28:	1858      	adds	r0, r3, r1
 800fd2a:	4282      	cmp	r2, r0
 800fd2c:	6019      	str	r1, [r3, #0]
 800fd2e:	d1dd      	bne.n	800fcec <_free_r+0x24>
 800fd30:	6810      	ldr	r0, [r2, #0]
 800fd32:	6852      	ldr	r2, [r2, #4]
 800fd34:	605a      	str	r2, [r3, #4]
 800fd36:	4401      	add	r1, r0
 800fd38:	6019      	str	r1, [r3, #0]
 800fd3a:	e7d7      	b.n	800fcec <_free_r+0x24>
 800fd3c:	d902      	bls.n	800fd44 <_free_r+0x7c>
 800fd3e:	230c      	movs	r3, #12
 800fd40:	602b      	str	r3, [r5, #0]
 800fd42:	e7d3      	b.n	800fcec <_free_r+0x24>
 800fd44:	6820      	ldr	r0, [r4, #0]
 800fd46:	1821      	adds	r1, r4, r0
 800fd48:	428a      	cmp	r2, r1
 800fd4a:	bf04      	itt	eq
 800fd4c:	6811      	ldreq	r1, [r2, #0]
 800fd4e:	6852      	ldreq	r2, [r2, #4]
 800fd50:	6062      	str	r2, [r4, #4]
 800fd52:	bf04      	itt	eq
 800fd54:	1809      	addeq	r1, r1, r0
 800fd56:	6021      	streq	r1, [r4, #0]
 800fd58:	605c      	str	r4, [r3, #4]
 800fd5a:	e7c7      	b.n	800fcec <_free_r+0x24>
 800fd5c:	bd38      	pop	{r3, r4, r5, pc}
 800fd5e:	bf00      	nop
 800fd60:	200004c0 	.word	0x200004c0

0800fd64 <_malloc_r>:
 800fd64:	b570      	push	{r4, r5, r6, lr}
 800fd66:	1ccd      	adds	r5, r1, #3
 800fd68:	f025 0503 	bic.w	r5, r5, #3
 800fd6c:	3508      	adds	r5, #8
 800fd6e:	2d0c      	cmp	r5, #12
 800fd70:	bf38      	it	cc
 800fd72:	250c      	movcc	r5, #12
 800fd74:	2d00      	cmp	r5, #0
 800fd76:	4606      	mov	r6, r0
 800fd78:	db01      	blt.n	800fd7e <_malloc_r+0x1a>
 800fd7a:	42a9      	cmp	r1, r5
 800fd7c:	d903      	bls.n	800fd86 <_malloc_r+0x22>
 800fd7e:	230c      	movs	r3, #12
 800fd80:	6033      	str	r3, [r6, #0]
 800fd82:	2000      	movs	r0, #0
 800fd84:	bd70      	pop	{r4, r5, r6, pc}
 800fd86:	f000 fd6e 	bl	8010866 <__malloc_lock>
 800fd8a:	4a21      	ldr	r2, [pc, #132]	; (800fe10 <_malloc_r+0xac>)
 800fd8c:	6814      	ldr	r4, [r2, #0]
 800fd8e:	4621      	mov	r1, r4
 800fd90:	b991      	cbnz	r1, 800fdb8 <_malloc_r+0x54>
 800fd92:	4c20      	ldr	r4, [pc, #128]	; (800fe14 <_malloc_r+0xb0>)
 800fd94:	6823      	ldr	r3, [r4, #0]
 800fd96:	b91b      	cbnz	r3, 800fda0 <_malloc_r+0x3c>
 800fd98:	4630      	mov	r0, r6
 800fd9a:	f000 facf 	bl	801033c <_sbrk_r>
 800fd9e:	6020      	str	r0, [r4, #0]
 800fda0:	4629      	mov	r1, r5
 800fda2:	4630      	mov	r0, r6
 800fda4:	f000 faca 	bl	801033c <_sbrk_r>
 800fda8:	1c43      	adds	r3, r0, #1
 800fdaa:	d124      	bne.n	800fdf6 <_malloc_r+0x92>
 800fdac:	230c      	movs	r3, #12
 800fdae:	6033      	str	r3, [r6, #0]
 800fdb0:	4630      	mov	r0, r6
 800fdb2:	f000 fd59 	bl	8010868 <__malloc_unlock>
 800fdb6:	e7e4      	b.n	800fd82 <_malloc_r+0x1e>
 800fdb8:	680b      	ldr	r3, [r1, #0]
 800fdba:	1b5b      	subs	r3, r3, r5
 800fdbc:	d418      	bmi.n	800fdf0 <_malloc_r+0x8c>
 800fdbe:	2b0b      	cmp	r3, #11
 800fdc0:	d90f      	bls.n	800fde2 <_malloc_r+0x7e>
 800fdc2:	600b      	str	r3, [r1, #0]
 800fdc4:	50cd      	str	r5, [r1, r3]
 800fdc6:	18cc      	adds	r4, r1, r3
 800fdc8:	4630      	mov	r0, r6
 800fdca:	f000 fd4d 	bl	8010868 <__malloc_unlock>
 800fdce:	f104 000b 	add.w	r0, r4, #11
 800fdd2:	1d23      	adds	r3, r4, #4
 800fdd4:	f020 0007 	bic.w	r0, r0, #7
 800fdd8:	1ac3      	subs	r3, r0, r3
 800fdda:	d0d3      	beq.n	800fd84 <_malloc_r+0x20>
 800fddc:	425a      	negs	r2, r3
 800fdde:	50e2      	str	r2, [r4, r3]
 800fde0:	e7d0      	b.n	800fd84 <_malloc_r+0x20>
 800fde2:	428c      	cmp	r4, r1
 800fde4:	684b      	ldr	r3, [r1, #4]
 800fde6:	bf16      	itet	ne
 800fde8:	6063      	strne	r3, [r4, #4]
 800fdea:	6013      	streq	r3, [r2, #0]
 800fdec:	460c      	movne	r4, r1
 800fdee:	e7eb      	b.n	800fdc8 <_malloc_r+0x64>
 800fdf0:	460c      	mov	r4, r1
 800fdf2:	6849      	ldr	r1, [r1, #4]
 800fdf4:	e7cc      	b.n	800fd90 <_malloc_r+0x2c>
 800fdf6:	1cc4      	adds	r4, r0, #3
 800fdf8:	f024 0403 	bic.w	r4, r4, #3
 800fdfc:	42a0      	cmp	r0, r4
 800fdfe:	d005      	beq.n	800fe0c <_malloc_r+0xa8>
 800fe00:	1a21      	subs	r1, r4, r0
 800fe02:	4630      	mov	r0, r6
 800fe04:	f000 fa9a 	bl	801033c <_sbrk_r>
 800fe08:	3001      	adds	r0, #1
 800fe0a:	d0cf      	beq.n	800fdac <_malloc_r+0x48>
 800fe0c:	6025      	str	r5, [r4, #0]
 800fe0e:	e7db      	b.n	800fdc8 <_malloc_r+0x64>
 800fe10:	200004c0 	.word	0x200004c0
 800fe14:	200004c4 	.word	0x200004c4

0800fe18 <__ssputs_r>:
 800fe18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe1c:	688e      	ldr	r6, [r1, #8]
 800fe1e:	429e      	cmp	r6, r3
 800fe20:	4682      	mov	sl, r0
 800fe22:	460c      	mov	r4, r1
 800fe24:	4690      	mov	r8, r2
 800fe26:	4699      	mov	r9, r3
 800fe28:	d837      	bhi.n	800fe9a <__ssputs_r+0x82>
 800fe2a:	898a      	ldrh	r2, [r1, #12]
 800fe2c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fe30:	d031      	beq.n	800fe96 <__ssputs_r+0x7e>
 800fe32:	6825      	ldr	r5, [r4, #0]
 800fe34:	6909      	ldr	r1, [r1, #16]
 800fe36:	1a6f      	subs	r7, r5, r1
 800fe38:	6965      	ldr	r5, [r4, #20]
 800fe3a:	2302      	movs	r3, #2
 800fe3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fe40:	fb95 f5f3 	sdiv	r5, r5, r3
 800fe44:	f109 0301 	add.w	r3, r9, #1
 800fe48:	443b      	add	r3, r7
 800fe4a:	429d      	cmp	r5, r3
 800fe4c:	bf38      	it	cc
 800fe4e:	461d      	movcc	r5, r3
 800fe50:	0553      	lsls	r3, r2, #21
 800fe52:	d530      	bpl.n	800feb6 <__ssputs_r+0x9e>
 800fe54:	4629      	mov	r1, r5
 800fe56:	f7ff ff85 	bl	800fd64 <_malloc_r>
 800fe5a:	4606      	mov	r6, r0
 800fe5c:	b950      	cbnz	r0, 800fe74 <__ssputs_r+0x5c>
 800fe5e:	230c      	movs	r3, #12
 800fe60:	f8ca 3000 	str.w	r3, [sl]
 800fe64:	89a3      	ldrh	r3, [r4, #12]
 800fe66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe6a:	81a3      	strh	r3, [r4, #12]
 800fe6c:	f04f 30ff 	mov.w	r0, #4294967295
 800fe70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe74:	463a      	mov	r2, r7
 800fe76:	6921      	ldr	r1, [r4, #16]
 800fe78:	f7fc fb6e 	bl	800c558 <memcpy>
 800fe7c:	89a3      	ldrh	r3, [r4, #12]
 800fe7e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fe82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fe86:	81a3      	strh	r3, [r4, #12]
 800fe88:	6126      	str	r6, [r4, #16]
 800fe8a:	6165      	str	r5, [r4, #20]
 800fe8c:	443e      	add	r6, r7
 800fe8e:	1bed      	subs	r5, r5, r7
 800fe90:	6026      	str	r6, [r4, #0]
 800fe92:	60a5      	str	r5, [r4, #8]
 800fe94:	464e      	mov	r6, r9
 800fe96:	454e      	cmp	r6, r9
 800fe98:	d900      	bls.n	800fe9c <__ssputs_r+0x84>
 800fe9a:	464e      	mov	r6, r9
 800fe9c:	4632      	mov	r2, r6
 800fe9e:	4641      	mov	r1, r8
 800fea0:	6820      	ldr	r0, [r4, #0]
 800fea2:	f000 fcc7 	bl	8010834 <memmove>
 800fea6:	68a3      	ldr	r3, [r4, #8]
 800fea8:	1b9b      	subs	r3, r3, r6
 800feaa:	60a3      	str	r3, [r4, #8]
 800feac:	6823      	ldr	r3, [r4, #0]
 800feae:	441e      	add	r6, r3
 800feb0:	6026      	str	r6, [r4, #0]
 800feb2:	2000      	movs	r0, #0
 800feb4:	e7dc      	b.n	800fe70 <__ssputs_r+0x58>
 800feb6:	462a      	mov	r2, r5
 800feb8:	f000 fcd7 	bl	801086a <_realloc_r>
 800febc:	4606      	mov	r6, r0
 800febe:	2800      	cmp	r0, #0
 800fec0:	d1e2      	bne.n	800fe88 <__ssputs_r+0x70>
 800fec2:	6921      	ldr	r1, [r4, #16]
 800fec4:	4650      	mov	r0, sl
 800fec6:	f7ff feff 	bl	800fcc8 <_free_r>
 800feca:	e7c8      	b.n	800fe5e <__ssputs_r+0x46>

0800fecc <_svfiprintf_r>:
 800fecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fed0:	461d      	mov	r5, r3
 800fed2:	898b      	ldrh	r3, [r1, #12]
 800fed4:	061f      	lsls	r7, r3, #24
 800fed6:	b09d      	sub	sp, #116	; 0x74
 800fed8:	4680      	mov	r8, r0
 800feda:	460c      	mov	r4, r1
 800fedc:	4616      	mov	r6, r2
 800fede:	d50f      	bpl.n	800ff00 <_svfiprintf_r+0x34>
 800fee0:	690b      	ldr	r3, [r1, #16]
 800fee2:	b96b      	cbnz	r3, 800ff00 <_svfiprintf_r+0x34>
 800fee4:	2140      	movs	r1, #64	; 0x40
 800fee6:	f7ff ff3d 	bl	800fd64 <_malloc_r>
 800feea:	6020      	str	r0, [r4, #0]
 800feec:	6120      	str	r0, [r4, #16]
 800feee:	b928      	cbnz	r0, 800fefc <_svfiprintf_r+0x30>
 800fef0:	230c      	movs	r3, #12
 800fef2:	f8c8 3000 	str.w	r3, [r8]
 800fef6:	f04f 30ff 	mov.w	r0, #4294967295
 800fefa:	e0c8      	b.n	801008e <_svfiprintf_r+0x1c2>
 800fefc:	2340      	movs	r3, #64	; 0x40
 800fefe:	6163      	str	r3, [r4, #20]
 800ff00:	2300      	movs	r3, #0
 800ff02:	9309      	str	r3, [sp, #36]	; 0x24
 800ff04:	2320      	movs	r3, #32
 800ff06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ff0a:	2330      	movs	r3, #48	; 0x30
 800ff0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ff10:	9503      	str	r5, [sp, #12]
 800ff12:	f04f 0b01 	mov.w	fp, #1
 800ff16:	4637      	mov	r7, r6
 800ff18:	463d      	mov	r5, r7
 800ff1a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ff1e:	b10b      	cbz	r3, 800ff24 <_svfiprintf_r+0x58>
 800ff20:	2b25      	cmp	r3, #37	; 0x25
 800ff22:	d13e      	bne.n	800ffa2 <_svfiprintf_r+0xd6>
 800ff24:	ebb7 0a06 	subs.w	sl, r7, r6
 800ff28:	d00b      	beq.n	800ff42 <_svfiprintf_r+0x76>
 800ff2a:	4653      	mov	r3, sl
 800ff2c:	4632      	mov	r2, r6
 800ff2e:	4621      	mov	r1, r4
 800ff30:	4640      	mov	r0, r8
 800ff32:	f7ff ff71 	bl	800fe18 <__ssputs_r>
 800ff36:	3001      	adds	r0, #1
 800ff38:	f000 80a4 	beq.w	8010084 <_svfiprintf_r+0x1b8>
 800ff3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff3e:	4453      	add	r3, sl
 800ff40:	9309      	str	r3, [sp, #36]	; 0x24
 800ff42:	783b      	ldrb	r3, [r7, #0]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	f000 809d 	beq.w	8010084 <_svfiprintf_r+0x1b8>
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ff50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ff54:	9304      	str	r3, [sp, #16]
 800ff56:	9307      	str	r3, [sp, #28]
 800ff58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ff5c:	931a      	str	r3, [sp, #104]	; 0x68
 800ff5e:	462f      	mov	r7, r5
 800ff60:	2205      	movs	r2, #5
 800ff62:	f817 1b01 	ldrb.w	r1, [r7], #1
 800ff66:	4850      	ldr	r0, [pc, #320]	; (80100a8 <_svfiprintf_r+0x1dc>)
 800ff68:	f7f0 f942 	bl	80001f0 <memchr>
 800ff6c:	9b04      	ldr	r3, [sp, #16]
 800ff6e:	b9d0      	cbnz	r0, 800ffa6 <_svfiprintf_r+0xda>
 800ff70:	06d9      	lsls	r1, r3, #27
 800ff72:	bf44      	itt	mi
 800ff74:	2220      	movmi	r2, #32
 800ff76:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ff7a:	071a      	lsls	r2, r3, #28
 800ff7c:	bf44      	itt	mi
 800ff7e:	222b      	movmi	r2, #43	; 0x2b
 800ff80:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ff84:	782a      	ldrb	r2, [r5, #0]
 800ff86:	2a2a      	cmp	r2, #42	; 0x2a
 800ff88:	d015      	beq.n	800ffb6 <_svfiprintf_r+0xea>
 800ff8a:	9a07      	ldr	r2, [sp, #28]
 800ff8c:	462f      	mov	r7, r5
 800ff8e:	2000      	movs	r0, #0
 800ff90:	250a      	movs	r5, #10
 800ff92:	4639      	mov	r1, r7
 800ff94:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ff98:	3b30      	subs	r3, #48	; 0x30
 800ff9a:	2b09      	cmp	r3, #9
 800ff9c:	d94d      	bls.n	801003a <_svfiprintf_r+0x16e>
 800ff9e:	b1b8      	cbz	r0, 800ffd0 <_svfiprintf_r+0x104>
 800ffa0:	e00f      	b.n	800ffc2 <_svfiprintf_r+0xf6>
 800ffa2:	462f      	mov	r7, r5
 800ffa4:	e7b8      	b.n	800ff18 <_svfiprintf_r+0x4c>
 800ffa6:	4a40      	ldr	r2, [pc, #256]	; (80100a8 <_svfiprintf_r+0x1dc>)
 800ffa8:	1a80      	subs	r0, r0, r2
 800ffaa:	fa0b f000 	lsl.w	r0, fp, r0
 800ffae:	4318      	orrs	r0, r3
 800ffb0:	9004      	str	r0, [sp, #16]
 800ffb2:	463d      	mov	r5, r7
 800ffb4:	e7d3      	b.n	800ff5e <_svfiprintf_r+0x92>
 800ffb6:	9a03      	ldr	r2, [sp, #12]
 800ffb8:	1d11      	adds	r1, r2, #4
 800ffba:	6812      	ldr	r2, [r2, #0]
 800ffbc:	9103      	str	r1, [sp, #12]
 800ffbe:	2a00      	cmp	r2, #0
 800ffc0:	db01      	blt.n	800ffc6 <_svfiprintf_r+0xfa>
 800ffc2:	9207      	str	r2, [sp, #28]
 800ffc4:	e004      	b.n	800ffd0 <_svfiprintf_r+0x104>
 800ffc6:	4252      	negs	r2, r2
 800ffc8:	f043 0302 	orr.w	r3, r3, #2
 800ffcc:	9207      	str	r2, [sp, #28]
 800ffce:	9304      	str	r3, [sp, #16]
 800ffd0:	783b      	ldrb	r3, [r7, #0]
 800ffd2:	2b2e      	cmp	r3, #46	; 0x2e
 800ffd4:	d10c      	bne.n	800fff0 <_svfiprintf_r+0x124>
 800ffd6:	787b      	ldrb	r3, [r7, #1]
 800ffd8:	2b2a      	cmp	r3, #42	; 0x2a
 800ffda:	d133      	bne.n	8010044 <_svfiprintf_r+0x178>
 800ffdc:	9b03      	ldr	r3, [sp, #12]
 800ffde:	1d1a      	adds	r2, r3, #4
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	9203      	str	r2, [sp, #12]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	bfb8      	it	lt
 800ffe8:	f04f 33ff 	movlt.w	r3, #4294967295
 800ffec:	3702      	adds	r7, #2
 800ffee:	9305      	str	r3, [sp, #20]
 800fff0:	4d2e      	ldr	r5, [pc, #184]	; (80100ac <_svfiprintf_r+0x1e0>)
 800fff2:	7839      	ldrb	r1, [r7, #0]
 800fff4:	2203      	movs	r2, #3
 800fff6:	4628      	mov	r0, r5
 800fff8:	f7f0 f8fa 	bl	80001f0 <memchr>
 800fffc:	b138      	cbz	r0, 801000e <_svfiprintf_r+0x142>
 800fffe:	2340      	movs	r3, #64	; 0x40
 8010000:	1b40      	subs	r0, r0, r5
 8010002:	fa03 f000 	lsl.w	r0, r3, r0
 8010006:	9b04      	ldr	r3, [sp, #16]
 8010008:	4303      	orrs	r3, r0
 801000a:	3701      	adds	r7, #1
 801000c:	9304      	str	r3, [sp, #16]
 801000e:	7839      	ldrb	r1, [r7, #0]
 8010010:	4827      	ldr	r0, [pc, #156]	; (80100b0 <_svfiprintf_r+0x1e4>)
 8010012:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010016:	2206      	movs	r2, #6
 8010018:	1c7e      	adds	r6, r7, #1
 801001a:	f7f0 f8e9 	bl	80001f0 <memchr>
 801001e:	2800      	cmp	r0, #0
 8010020:	d038      	beq.n	8010094 <_svfiprintf_r+0x1c8>
 8010022:	4b24      	ldr	r3, [pc, #144]	; (80100b4 <_svfiprintf_r+0x1e8>)
 8010024:	bb13      	cbnz	r3, 801006c <_svfiprintf_r+0x1a0>
 8010026:	9b03      	ldr	r3, [sp, #12]
 8010028:	3307      	adds	r3, #7
 801002a:	f023 0307 	bic.w	r3, r3, #7
 801002e:	3308      	adds	r3, #8
 8010030:	9303      	str	r3, [sp, #12]
 8010032:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010034:	444b      	add	r3, r9
 8010036:	9309      	str	r3, [sp, #36]	; 0x24
 8010038:	e76d      	b.n	800ff16 <_svfiprintf_r+0x4a>
 801003a:	fb05 3202 	mla	r2, r5, r2, r3
 801003e:	2001      	movs	r0, #1
 8010040:	460f      	mov	r7, r1
 8010042:	e7a6      	b.n	800ff92 <_svfiprintf_r+0xc6>
 8010044:	2300      	movs	r3, #0
 8010046:	3701      	adds	r7, #1
 8010048:	9305      	str	r3, [sp, #20]
 801004a:	4619      	mov	r1, r3
 801004c:	250a      	movs	r5, #10
 801004e:	4638      	mov	r0, r7
 8010050:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010054:	3a30      	subs	r2, #48	; 0x30
 8010056:	2a09      	cmp	r2, #9
 8010058:	d903      	bls.n	8010062 <_svfiprintf_r+0x196>
 801005a:	2b00      	cmp	r3, #0
 801005c:	d0c8      	beq.n	800fff0 <_svfiprintf_r+0x124>
 801005e:	9105      	str	r1, [sp, #20]
 8010060:	e7c6      	b.n	800fff0 <_svfiprintf_r+0x124>
 8010062:	fb05 2101 	mla	r1, r5, r1, r2
 8010066:	2301      	movs	r3, #1
 8010068:	4607      	mov	r7, r0
 801006a:	e7f0      	b.n	801004e <_svfiprintf_r+0x182>
 801006c:	ab03      	add	r3, sp, #12
 801006e:	9300      	str	r3, [sp, #0]
 8010070:	4622      	mov	r2, r4
 8010072:	4b11      	ldr	r3, [pc, #68]	; (80100b8 <_svfiprintf_r+0x1ec>)
 8010074:	a904      	add	r1, sp, #16
 8010076:	4640      	mov	r0, r8
 8010078:	f7fc fb16 	bl	800c6a8 <_printf_float>
 801007c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010080:	4681      	mov	r9, r0
 8010082:	d1d6      	bne.n	8010032 <_svfiprintf_r+0x166>
 8010084:	89a3      	ldrh	r3, [r4, #12]
 8010086:	065b      	lsls	r3, r3, #25
 8010088:	f53f af35 	bmi.w	800fef6 <_svfiprintf_r+0x2a>
 801008c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801008e:	b01d      	add	sp, #116	; 0x74
 8010090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010094:	ab03      	add	r3, sp, #12
 8010096:	9300      	str	r3, [sp, #0]
 8010098:	4622      	mov	r2, r4
 801009a:	4b07      	ldr	r3, [pc, #28]	; (80100b8 <_svfiprintf_r+0x1ec>)
 801009c:	a904      	add	r1, sp, #16
 801009e:	4640      	mov	r0, r8
 80100a0:	f7fc fdb8 	bl	800cc14 <_printf_i>
 80100a4:	e7ea      	b.n	801007c <_svfiprintf_r+0x1b0>
 80100a6:	bf00      	nop
 80100a8:	0801131c 	.word	0x0801131c
 80100ac:	08011322 	.word	0x08011322
 80100b0:	08011326 	.word	0x08011326
 80100b4:	0800c6a9 	.word	0x0800c6a9
 80100b8:	0800fe19 	.word	0x0800fe19

080100bc <__sfputc_r>:
 80100bc:	6893      	ldr	r3, [r2, #8]
 80100be:	3b01      	subs	r3, #1
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	b410      	push	{r4}
 80100c4:	6093      	str	r3, [r2, #8]
 80100c6:	da08      	bge.n	80100da <__sfputc_r+0x1e>
 80100c8:	6994      	ldr	r4, [r2, #24]
 80100ca:	42a3      	cmp	r3, r4
 80100cc:	db01      	blt.n	80100d2 <__sfputc_r+0x16>
 80100ce:	290a      	cmp	r1, #10
 80100d0:	d103      	bne.n	80100da <__sfputc_r+0x1e>
 80100d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80100d6:	f000 b997 	b.w	8010408 <__swbuf_r>
 80100da:	6813      	ldr	r3, [r2, #0]
 80100dc:	1c58      	adds	r0, r3, #1
 80100de:	6010      	str	r0, [r2, #0]
 80100e0:	7019      	strb	r1, [r3, #0]
 80100e2:	4608      	mov	r0, r1
 80100e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80100e8:	4770      	bx	lr

080100ea <__sfputs_r>:
 80100ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100ec:	4606      	mov	r6, r0
 80100ee:	460f      	mov	r7, r1
 80100f0:	4614      	mov	r4, r2
 80100f2:	18d5      	adds	r5, r2, r3
 80100f4:	42ac      	cmp	r4, r5
 80100f6:	d101      	bne.n	80100fc <__sfputs_r+0x12>
 80100f8:	2000      	movs	r0, #0
 80100fa:	e007      	b.n	801010c <__sfputs_r+0x22>
 80100fc:	463a      	mov	r2, r7
 80100fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010102:	4630      	mov	r0, r6
 8010104:	f7ff ffda 	bl	80100bc <__sfputc_r>
 8010108:	1c43      	adds	r3, r0, #1
 801010a:	d1f3      	bne.n	80100f4 <__sfputs_r+0xa>
 801010c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010110 <_vfiprintf_r>:
 8010110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010114:	460c      	mov	r4, r1
 8010116:	b09d      	sub	sp, #116	; 0x74
 8010118:	4617      	mov	r7, r2
 801011a:	461d      	mov	r5, r3
 801011c:	4606      	mov	r6, r0
 801011e:	b118      	cbz	r0, 8010128 <_vfiprintf_r+0x18>
 8010120:	6983      	ldr	r3, [r0, #24]
 8010122:	b90b      	cbnz	r3, 8010128 <_vfiprintf_r+0x18>
 8010124:	f7fe fde4 	bl	800ecf0 <__sinit>
 8010128:	4b7c      	ldr	r3, [pc, #496]	; (801031c <_vfiprintf_r+0x20c>)
 801012a:	429c      	cmp	r4, r3
 801012c:	d158      	bne.n	80101e0 <_vfiprintf_r+0xd0>
 801012e:	6874      	ldr	r4, [r6, #4]
 8010130:	89a3      	ldrh	r3, [r4, #12]
 8010132:	0718      	lsls	r0, r3, #28
 8010134:	d55e      	bpl.n	80101f4 <_vfiprintf_r+0xe4>
 8010136:	6923      	ldr	r3, [r4, #16]
 8010138:	2b00      	cmp	r3, #0
 801013a:	d05b      	beq.n	80101f4 <_vfiprintf_r+0xe4>
 801013c:	2300      	movs	r3, #0
 801013e:	9309      	str	r3, [sp, #36]	; 0x24
 8010140:	2320      	movs	r3, #32
 8010142:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010146:	2330      	movs	r3, #48	; 0x30
 8010148:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801014c:	9503      	str	r5, [sp, #12]
 801014e:	f04f 0b01 	mov.w	fp, #1
 8010152:	46b8      	mov	r8, r7
 8010154:	4645      	mov	r5, r8
 8010156:	f815 3b01 	ldrb.w	r3, [r5], #1
 801015a:	b10b      	cbz	r3, 8010160 <_vfiprintf_r+0x50>
 801015c:	2b25      	cmp	r3, #37	; 0x25
 801015e:	d154      	bne.n	801020a <_vfiprintf_r+0xfa>
 8010160:	ebb8 0a07 	subs.w	sl, r8, r7
 8010164:	d00b      	beq.n	801017e <_vfiprintf_r+0x6e>
 8010166:	4653      	mov	r3, sl
 8010168:	463a      	mov	r2, r7
 801016a:	4621      	mov	r1, r4
 801016c:	4630      	mov	r0, r6
 801016e:	f7ff ffbc 	bl	80100ea <__sfputs_r>
 8010172:	3001      	adds	r0, #1
 8010174:	f000 80c2 	beq.w	80102fc <_vfiprintf_r+0x1ec>
 8010178:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801017a:	4453      	add	r3, sl
 801017c:	9309      	str	r3, [sp, #36]	; 0x24
 801017e:	f898 3000 	ldrb.w	r3, [r8]
 8010182:	2b00      	cmp	r3, #0
 8010184:	f000 80ba 	beq.w	80102fc <_vfiprintf_r+0x1ec>
 8010188:	2300      	movs	r3, #0
 801018a:	f04f 32ff 	mov.w	r2, #4294967295
 801018e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010192:	9304      	str	r3, [sp, #16]
 8010194:	9307      	str	r3, [sp, #28]
 8010196:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801019a:	931a      	str	r3, [sp, #104]	; 0x68
 801019c:	46a8      	mov	r8, r5
 801019e:	2205      	movs	r2, #5
 80101a0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80101a4:	485e      	ldr	r0, [pc, #376]	; (8010320 <_vfiprintf_r+0x210>)
 80101a6:	f7f0 f823 	bl	80001f0 <memchr>
 80101aa:	9b04      	ldr	r3, [sp, #16]
 80101ac:	bb78      	cbnz	r0, 801020e <_vfiprintf_r+0xfe>
 80101ae:	06d9      	lsls	r1, r3, #27
 80101b0:	bf44      	itt	mi
 80101b2:	2220      	movmi	r2, #32
 80101b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80101b8:	071a      	lsls	r2, r3, #28
 80101ba:	bf44      	itt	mi
 80101bc:	222b      	movmi	r2, #43	; 0x2b
 80101be:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80101c2:	782a      	ldrb	r2, [r5, #0]
 80101c4:	2a2a      	cmp	r2, #42	; 0x2a
 80101c6:	d02a      	beq.n	801021e <_vfiprintf_r+0x10e>
 80101c8:	9a07      	ldr	r2, [sp, #28]
 80101ca:	46a8      	mov	r8, r5
 80101cc:	2000      	movs	r0, #0
 80101ce:	250a      	movs	r5, #10
 80101d0:	4641      	mov	r1, r8
 80101d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80101d6:	3b30      	subs	r3, #48	; 0x30
 80101d8:	2b09      	cmp	r3, #9
 80101da:	d969      	bls.n	80102b0 <_vfiprintf_r+0x1a0>
 80101dc:	b360      	cbz	r0, 8010238 <_vfiprintf_r+0x128>
 80101de:	e024      	b.n	801022a <_vfiprintf_r+0x11a>
 80101e0:	4b50      	ldr	r3, [pc, #320]	; (8010324 <_vfiprintf_r+0x214>)
 80101e2:	429c      	cmp	r4, r3
 80101e4:	d101      	bne.n	80101ea <_vfiprintf_r+0xda>
 80101e6:	68b4      	ldr	r4, [r6, #8]
 80101e8:	e7a2      	b.n	8010130 <_vfiprintf_r+0x20>
 80101ea:	4b4f      	ldr	r3, [pc, #316]	; (8010328 <_vfiprintf_r+0x218>)
 80101ec:	429c      	cmp	r4, r3
 80101ee:	bf08      	it	eq
 80101f0:	68f4      	ldreq	r4, [r6, #12]
 80101f2:	e79d      	b.n	8010130 <_vfiprintf_r+0x20>
 80101f4:	4621      	mov	r1, r4
 80101f6:	4630      	mov	r0, r6
 80101f8:	f000 f978 	bl	80104ec <__swsetup_r>
 80101fc:	2800      	cmp	r0, #0
 80101fe:	d09d      	beq.n	801013c <_vfiprintf_r+0x2c>
 8010200:	f04f 30ff 	mov.w	r0, #4294967295
 8010204:	b01d      	add	sp, #116	; 0x74
 8010206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801020a:	46a8      	mov	r8, r5
 801020c:	e7a2      	b.n	8010154 <_vfiprintf_r+0x44>
 801020e:	4a44      	ldr	r2, [pc, #272]	; (8010320 <_vfiprintf_r+0x210>)
 8010210:	1a80      	subs	r0, r0, r2
 8010212:	fa0b f000 	lsl.w	r0, fp, r0
 8010216:	4318      	orrs	r0, r3
 8010218:	9004      	str	r0, [sp, #16]
 801021a:	4645      	mov	r5, r8
 801021c:	e7be      	b.n	801019c <_vfiprintf_r+0x8c>
 801021e:	9a03      	ldr	r2, [sp, #12]
 8010220:	1d11      	adds	r1, r2, #4
 8010222:	6812      	ldr	r2, [r2, #0]
 8010224:	9103      	str	r1, [sp, #12]
 8010226:	2a00      	cmp	r2, #0
 8010228:	db01      	blt.n	801022e <_vfiprintf_r+0x11e>
 801022a:	9207      	str	r2, [sp, #28]
 801022c:	e004      	b.n	8010238 <_vfiprintf_r+0x128>
 801022e:	4252      	negs	r2, r2
 8010230:	f043 0302 	orr.w	r3, r3, #2
 8010234:	9207      	str	r2, [sp, #28]
 8010236:	9304      	str	r3, [sp, #16]
 8010238:	f898 3000 	ldrb.w	r3, [r8]
 801023c:	2b2e      	cmp	r3, #46	; 0x2e
 801023e:	d10e      	bne.n	801025e <_vfiprintf_r+0x14e>
 8010240:	f898 3001 	ldrb.w	r3, [r8, #1]
 8010244:	2b2a      	cmp	r3, #42	; 0x2a
 8010246:	d138      	bne.n	80102ba <_vfiprintf_r+0x1aa>
 8010248:	9b03      	ldr	r3, [sp, #12]
 801024a:	1d1a      	adds	r2, r3, #4
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	9203      	str	r2, [sp, #12]
 8010250:	2b00      	cmp	r3, #0
 8010252:	bfb8      	it	lt
 8010254:	f04f 33ff 	movlt.w	r3, #4294967295
 8010258:	f108 0802 	add.w	r8, r8, #2
 801025c:	9305      	str	r3, [sp, #20]
 801025e:	4d33      	ldr	r5, [pc, #204]	; (801032c <_vfiprintf_r+0x21c>)
 8010260:	f898 1000 	ldrb.w	r1, [r8]
 8010264:	2203      	movs	r2, #3
 8010266:	4628      	mov	r0, r5
 8010268:	f7ef ffc2 	bl	80001f0 <memchr>
 801026c:	b140      	cbz	r0, 8010280 <_vfiprintf_r+0x170>
 801026e:	2340      	movs	r3, #64	; 0x40
 8010270:	1b40      	subs	r0, r0, r5
 8010272:	fa03 f000 	lsl.w	r0, r3, r0
 8010276:	9b04      	ldr	r3, [sp, #16]
 8010278:	4303      	orrs	r3, r0
 801027a:	f108 0801 	add.w	r8, r8, #1
 801027e:	9304      	str	r3, [sp, #16]
 8010280:	f898 1000 	ldrb.w	r1, [r8]
 8010284:	482a      	ldr	r0, [pc, #168]	; (8010330 <_vfiprintf_r+0x220>)
 8010286:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801028a:	2206      	movs	r2, #6
 801028c:	f108 0701 	add.w	r7, r8, #1
 8010290:	f7ef ffae 	bl	80001f0 <memchr>
 8010294:	2800      	cmp	r0, #0
 8010296:	d037      	beq.n	8010308 <_vfiprintf_r+0x1f8>
 8010298:	4b26      	ldr	r3, [pc, #152]	; (8010334 <_vfiprintf_r+0x224>)
 801029a:	bb1b      	cbnz	r3, 80102e4 <_vfiprintf_r+0x1d4>
 801029c:	9b03      	ldr	r3, [sp, #12]
 801029e:	3307      	adds	r3, #7
 80102a0:	f023 0307 	bic.w	r3, r3, #7
 80102a4:	3308      	adds	r3, #8
 80102a6:	9303      	str	r3, [sp, #12]
 80102a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102aa:	444b      	add	r3, r9
 80102ac:	9309      	str	r3, [sp, #36]	; 0x24
 80102ae:	e750      	b.n	8010152 <_vfiprintf_r+0x42>
 80102b0:	fb05 3202 	mla	r2, r5, r2, r3
 80102b4:	2001      	movs	r0, #1
 80102b6:	4688      	mov	r8, r1
 80102b8:	e78a      	b.n	80101d0 <_vfiprintf_r+0xc0>
 80102ba:	2300      	movs	r3, #0
 80102bc:	f108 0801 	add.w	r8, r8, #1
 80102c0:	9305      	str	r3, [sp, #20]
 80102c2:	4619      	mov	r1, r3
 80102c4:	250a      	movs	r5, #10
 80102c6:	4640      	mov	r0, r8
 80102c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80102cc:	3a30      	subs	r2, #48	; 0x30
 80102ce:	2a09      	cmp	r2, #9
 80102d0:	d903      	bls.n	80102da <_vfiprintf_r+0x1ca>
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d0c3      	beq.n	801025e <_vfiprintf_r+0x14e>
 80102d6:	9105      	str	r1, [sp, #20]
 80102d8:	e7c1      	b.n	801025e <_vfiprintf_r+0x14e>
 80102da:	fb05 2101 	mla	r1, r5, r1, r2
 80102de:	2301      	movs	r3, #1
 80102e0:	4680      	mov	r8, r0
 80102e2:	e7f0      	b.n	80102c6 <_vfiprintf_r+0x1b6>
 80102e4:	ab03      	add	r3, sp, #12
 80102e6:	9300      	str	r3, [sp, #0]
 80102e8:	4622      	mov	r2, r4
 80102ea:	4b13      	ldr	r3, [pc, #76]	; (8010338 <_vfiprintf_r+0x228>)
 80102ec:	a904      	add	r1, sp, #16
 80102ee:	4630      	mov	r0, r6
 80102f0:	f7fc f9da 	bl	800c6a8 <_printf_float>
 80102f4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80102f8:	4681      	mov	r9, r0
 80102fa:	d1d5      	bne.n	80102a8 <_vfiprintf_r+0x198>
 80102fc:	89a3      	ldrh	r3, [r4, #12]
 80102fe:	065b      	lsls	r3, r3, #25
 8010300:	f53f af7e 	bmi.w	8010200 <_vfiprintf_r+0xf0>
 8010304:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010306:	e77d      	b.n	8010204 <_vfiprintf_r+0xf4>
 8010308:	ab03      	add	r3, sp, #12
 801030a:	9300      	str	r3, [sp, #0]
 801030c:	4622      	mov	r2, r4
 801030e:	4b0a      	ldr	r3, [pc, #40]	; (8010338 <_vfiprintf_r+0x228>)
 8010310:	a904      	add	r1, sp, #16
 8010312:	4630      	mov	r0, r6
 8010314:	f7fc fc7e 	bl	800cc14 <_printf_i>
 8010318:	e7ec      	b.n	80102f4 <_vfiprintf_r+0x1e4>
 801031a:	bf00      	nop
 801031c:	080111d0 	.word	0x080111d0
 8010320:	0801131c 	.word	0x0801131c
 8010324:	080111f0 	.word	0x080111f0
 8010328:	080111b0 	.word	0x080111b0
 801032c:	08011322 	.word	0x08011322
 8010330:	08011326 	.word	0x08011326
 8010334:	0800c6a9 	.word	0x0800c6a9
 8010338:	080100eb 	.word	0x080100eb

0801033c <_sbrk_r>:
 801033c:	b538      	push	{r3, r4, r5, lr}
 801033e:	4c06      	ldr	r4, [pc, #24]	; (8010358 <_sbrk_r+0x1c>)
 8010340:	2300      	movs	r3, #0
 8010342:	4605      	mov	r5, r0
 8010344:	4608      	mov	r0, r1
 8010346:	6023      	str	r3, [r4, #0]
 8010348:	f7f1 fa18 	bl	800177c <_sbrk>
 801034c:	1c43      	adds	r3, r0, #1
 801034e:	d102      	bne.n	8010356 <_sbrk_r+0x1a>
 8010350:	6823      	ldr	r3, [r4, #0]
 8010352:	b103      	cbz	r3, 8010356 <_sbrk_r+0x1a>
 8010354:	602b      	str	r3, [r5, #0]
 8010356:	bd38      	pop	{r3, r4, r5, pc}
 8010358:	20000984 	.word	0x20000984

0801035c <__sread>:
 801035c:	b510      	push	{r4, lr}
 801035e:	460c      	mov	r4, r1
 8010360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010364:	f000 faa8 	bl	80108b8 <_read_r>
 8010368:	2800      	cmp	r0, #0
 801036a:	bfab      	itete	ge
 801036c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801036e:	89a3      	ldrhlt	r3, [r4, #12]
 8010370:	181b      	addge	r3, r3, r0
 8010372:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010376:	bfac      	ite	ge
 8010378:	6563      	strge	r3, [r4, #84]	; 0x54
 801037a:	81a3      	strhlt	r3, [r4, #12]
 801037c:	bd10      	pop	{r4, pc}

0801037e <__swrite>:
 801037e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010382:	461f      	mov	r7, r3
 8010384:	898b      	ldrh	r3, [r1, #12]
 8010386:	05db      	lsls	r3, r3, #23
 8010388:	4605      	mov	r5, r0
 801038a:	460c      	mov	r4, r1
 801038c:	4616      	mov	r6, r2
 801038e:	d505      	bpl.n	801039c <__swrite+0x1e>
 8010390:	2302      	movs	r3, #2
 8010392:	2200      	movs	r2, #0
 8010394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010398:	f000 f9d6 	bl	8010748 <_lseek_r>
 801039c:	89a3      	ldrh	r3, [r4, #12]
 801039e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80103a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80103a6:	81a3      	strh	r3, [r4, #12]
 80103a8:	4632      	mov	r2, r6
 80103aa:	463b      	mov	r3, r7
 80103ac:	4628      	mov	r0, r5
 80103ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80103b2:	f000 b889 	b.w	80104c8 <_write_r>

080103b6 <__sseek>:
 80103b6:	b510      	push	{r4, lr}
 80103b8:	460c      	mov	r4, r1
 80103ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103be:	f000 f9c3 	bl	8010748 <_lseek_r>
 80103c2:	1c43      	adds	r3, r0, #1
 80103c4:	89a3      	ldrh	r3, [r4, #12]
 80103c6:	bf15      	itete	ne
 80103c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80103ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80103ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80103d2:	81a3      	strheq	r3, [r4, #12]
 80103d4:	bf18      	it	ne
 80103d6:	81a3      	strhne	r3, [r4, #12]
 80103d8:	bd10      	pop	{r4, pc}

080103da <__sclose>:
 80103da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80103de:	f000 b8f3 	b.w	80105c8 <_close_r>

080103e2 <strncmp>:
 80103e2:	b510      	push	{r4, lr}
 80103e4:	b16a      	cbz	r2, 8010402 <strncmp+0x20>
 80103e6:	3901      	subs	r1, #1
 80103e8:	1884      	adds	r4, r0, r2
 80103ea:	f810 3b01 	ldrb.w	r3, [r0], #1
 80103ee:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80103f2:	4293      	cmp	r3, r2
 80103f4:	d103      	bne.n	80103fe <strncmp+0x1c>
 80103f6:	42a0      	cmp	r0, r4
 80103f8:	d001      	beq.n	80103fe <strncmp+0x1c>
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d1f5      	bne.n	80103ea <strncmp+0x8>
 80103fe:	1a98      	subs	r0, r3, r2
 8010400:	bd10      	pop	{r4, pc}
 8010402:	4610      	mov	r0, r2
 8010404:	e7fc      	b.n	8010400 <strncmp+0x1e>
	...

08010408 <__swbuf_r>:
 8010408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801040a:	460e      	mov	r6, r1
 801040c:	4614      	mov	r4, r2
 801040e:	4605      	mov	r5, r0
 8010410:	b118      	cbz	r0, 801041a <__swbuf_r+0x12>
 8010412:	6983      	ldr	r3, [r0, #24]
 8010414:	b90b      	cbnz	r3, 801041a <__swbuf_r+0x12>
 8010416:	f7fe fc6b 	bl	800ecf0 <__sinit>
 801041a:	4b21      	ldr	r3, [pc, #132]	; (80104a0 <__swbuf_r+0x98>)
 801041c:	429c      	cmp	r4, r3
 801041e:	d12a      	bne.n	8010476 <__swbuf_r+0x6e>
 8010420:	686c      	ldr	r4, [r5, #4]
 8010422:	69a3      	ldr	r3, [r4, #24]
 8010424:	60a3      	str	r3, [r4, #8]
 8010426:	89a3      	ldrh	r3, [r4, #12]
 8010428:	071a      	lsls	r2, r3, #28
 801042a:	d52e      	bpl.n	801048a <__swbuf_r+0x82>
 801042c:	6923      	ldr	r3, [r4, #16]
 801042e:	b363      	cbz	r3, 801048a <__swbuf_r+0x82>
 8010430:	6923      	ldr	r3, [r4, #16]
 8010432:	6820      	ldr	r0, [r4, #0]
 8010434:	1ac0      	subs	r0, r0, r3
 8010436:	6963      	ldr	r3, [r4, #20]
 8010438:	b2f6      	uxtb	r6, r6
 801043a:	4283      	cmp	r3, r0
 801043c:	4637      	mov	r7, r6
 801043e:	dc04      	bgt.n	801044a <__swbuf_r+0x42>
 8010440:	4621      	mov	r1, r4
 8010442:	4628      	mov	r0, r5
 8010444:	f000 f956 	bl	80106f4 <_fflush_r>
 8010448:	bb28      	cbnz	r0, 8010496 <__swbuf_r+0x8e>
 801044a:	68a3      	ldr	r3, [r4, #8]
 801044c:	3b01      	subs	r3, #1
 801044e:	60a3      	str	r3, [r4, #8]
 8010450:	6823      	ldr	r3, [r4, #0]
 8010452:	1c5a      	adds	r2, r3, #1
 8010454:	6022      	str	r2, [r4, #0]
 8010456:	701e      	strb	r6, [r3, #0]
 8010458:	6963      	ldr	r3, [r4, #20]
 801045a:	3001      	adds	r0, #1
 801045c:	4283      	cmp	r3, r0
 801045e:	d004      	beq.n	801046a <__swbuf_r+0x62>
 8010460:	89a3      	ldrh	r3, [r4, #12]
 8010462:	07db      	lsls	r3, r3, #31
 8010464:	d519      	bpl.n	801049a <__swbuf_r+0x92>
 8010466:	2e0a      	cmp	r6, #10
 8010468:	d117      	bne.n	801049a <__swbuf_r+0x92>
 801046a:	4621      	mov	r1, r4
 801046c:	4628      	mov	r0, r5
 801046e:	f000 f941 	bl	80106f4 <_fflush_r>
 8010472:	b190      	cbz	r0, 801049a <__swbuf_r+0x92>
 8010474:	e00f      	b.n	8010496 <__swbuf_r+0x8e>
 8010476:	4b0b      	ldr	r3, [pc, #44]	; (80104a4 <__swbuf_r+0x9c>)
 8010478:	429c      	cmp	r4, r3
 801047a:	d101      	bne.n	8010480 <__swbuf_r+0x78>
 801047c:	68ac      	ldr	r4, [r5, #8]
 801047e:	e7d0      	b.n	8010422 <__swbuf_r+0x1a>
 8010480:	4b09      	ldr	r3, [pc, #36]	; (80104a8 <__swbuf_r+0xa0>)
 8010482:	429c      	cmp	r4, r3
 8010484:	bf08      	it	eq
 8010486:	68ec      	ldreq	r4, [r5, #12]
 8010488:	e7cb      	b.n	8010422 <__swbuf_r+0x1a>
 801048a:	4621      	mov	r1, r4
 801048c:	4628      	mov	r0, r5
 801048e:	f000 f82d 	bl	80104ec <__swsetup_r>
 8010492:	2800      	cmp	r0, #0
 8010494:	d0cc      	beq.n	8010430 <__swbuf_r+0x28>
 8010496:	f04f 37ff 	mov.w	r7, #4294967295
 801049a:	4638      	mov	r0, r7
 801049c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801049e:	bf00      	nop
 80104a0:	080111d0 	.word	0x080111d0
 80104a4:	080111f0 	.word	0x080111f0
 80104a8:	080111b0 	.word	0x080111b0

080104ac <__ascii_wctomb>:
 80104ac:	b149      	cbz	r1, 80104c2 <__ascii_wctomb+0x16>
 80104ae:	2aff      	cmp	r2, #255	; 0xff
 80104b0:	bf85      	ittet	hi
 80104b2:	238a      	movhi	r3, #138	; 0x8a
 80104b4:	6003      	strhi	r3, [r0, #0]
 80104b6:	700a      	strbls	r2, [r1, #0]
 80104b8:	f04f 30ff 	movhi.w	r0, #4294967295
 80104bc:	bf98      	it	ls
 80104be:	2001      	movls	r0, #1
 80104c0:	4770      	bx	lr
 80104c2:	4608      	mov	r0, r1
 80104c4:	4770      	bx	lr
	...

080104c8 <_write_r>:
 80104c8:	b538      	push	{r3, r4, r5, lr}
 80104ca:	4c07      	ldr	r4, [pc, #28]	; (80104e8 <_write_r+0x20>)
 80104cc:	4605      	mov	r5, r0
 80104ce:	4608      	mov	r0, r1
 80104d0:	4611      	mov	r1, r2
 80104d2:	2200      	movs	r2, #0
 80104d4:	6022      	str	r2, [r4, #0]
 80104d6:	461a      	mov	r2, r3
 80104d8:	f7f1 fb2c 	bl	8001b34 <_write>
 80104dc:	1c43      	adds	r3, r0, #1
 80104de:	d102      	bne.n	80104e6 <_write_r+0x1e>
 80104e0:	6823      	ldr	r3, [r4, #0]
 80104e2:	b103      	cbz	r3, 80104e6 <_write_r+0x1e>
 80104e4:	602b      	str	r3, [r5, #0]
 80104e6:	bd38      	pop	{r3, r4, r5, pc}
 80104e8:	20000984 	.word	0x20000984

080104ec <__swsetup_r>:
 80104ec:	4b32      	ldr	r3, [pc, #200]	; (80105b8 <__swsetup_r+0xcc>)
 80104ee:	b570      	push	{r4, r5, r6, lr}
 80104f0:	681d      	ldr	r5, [r3, #0]
 80104f2:	4606      	mov	r6, r0
 80104f4:	460c      	mov	r4, r1
 80104f6:	b125      	cbz	r5, 8010502 <__swsetup_r+0x16>
 80104f8:	69ab      	ldr	r3, [r5, #24]
 80104fa:	b913      	cbnz	r3, 8010502 <__swsetup_r+0x16>
 80104fc:	4628      	mov	r0, r5
 80104fe:	f7fe fbf7 	bl	800ecf0 <__sinit>
 8010502:	4b2e      	ldr	r3, [pc, #184]	; (80105bc <__swsetup_r+0xd0>)
 8010504:	429c      	cmp	r4, r3
 8010506:	d10f      	bne.n	8010528 <__swsetup_r+0x3c>
 8010508:	686c      	ldr	r4, [r5, #4]
 801050a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801050e:	b29a      	uxth	r2, r3
 8010510:	0715      	lsls	r5, r2, #28
 8010512:	d42c      	bmi.n	801056e <__swsetup_r+0x82>
 8010514:	06d0      	lsls	r0, r2, #27
 8010516:	d411      	bmi.n	801053c <__swsetup_r+0x50>
 8010518:	2209      	movs	r2, #9
 801051a:	6032      	str	r2, [r6, #0]
 801051c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010520:	81a3      	strh	r3, [r4, #12]
 8010522:	f04f 30ff 	mov.w	r0, #4294967295
 8010526:	e03e      	b.n	80105a6 <__swsetup_r+0xba>
 8010528:	4b25      	ldr	r3, [pc, #148]	; (80105c0 <__swsetup_r+0xd4>)
 801052a:	429c      	cmp	r4, r3
 801052c:	d101      	bne.n	8010532 <__swsetup_r+0x46>
 801052e:	68ac      	ldr	r4, [r5, #8]
 8010530:	e7eb      	b.n	801050a <__swsetup_r+0x1e>
 8010532:	4b24      	ldr	r3, [pc, #144]	; (80105c4 <__swsetup_r+0xd8>)
 8010534:	429c      	cmp	r4, r3
 8010536:	bf08      	it	eq
 8010538:	68ec      	ldreq	r4, [r5, #12]
 801053a:	e7e6      	b.n	801050a <__swsetup_r+0x1e>
 801053c:	0751      	lsls	r1, r2, #29
 801053e:	d512      	bpl.n	8010566 <__swsetup_r+0x7a>
 8010540:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010542:	b141      	cbz	r1, 8010556 <__swsetup_r+0x6a>
 8010544:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010548:	4299      	cmp	r1, r3
 801054a:	d002      	beq.n	8010552 <__swsetup_r+0x66>
 801054c:	4630      	mov	r0, r6
 801054e:	f7ff fbbb 	bl	800fcc8 <_free_r>
 8010552:	2300      	movs	r3, #0
 8010554:	6363      	str	r3, [r4, #52]	; 0x34
 8010556:	89a3      	ldrh	r3, [r4, #12]
 8010558:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801055c:	81a3      	strh	r3, [r4, #12]
 801055e:	2300      	movs	r3, #0
 8010560:	6063      	str	r3, [r4, #4]
 8010562:	6923      	ldr	r3, [r4, #16]
 8010564:	6023      	str	r3, [r4, #0]
 8010566:	89a3      	ldrh	r3, [r4, #12]
 8010568:	f043 0308 	orr.w	r3, r3, #8
 801056c:	81a3      	strh	r3, [r4, #12]
 801056e:	6923      	ldr	r3, [r4, #16]
 8010570:	b94b      	cbnz	r3, 8010586 <__swsetup_r+0x9a>
 8010572:	89a3      	ldrh	r3, [r4, #12]
 8010574:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010578:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801057c:	d003      	beq.n	8010586 <__swsetup_r+0x9a>
 801057e:	4621      	mov	r1, r4
 8010580:	4630      	mov	r0, r6
 8010582:	f000 f917 	bl	80107b4 <__smakebuf_r>
 8010586:	89a2      	ldrh	r2, [r4, #12]
 8010588:	f012 0301 	ands.w	r3, r2, #1
 801058c:	d00c      	beq.n	80105a8 <__swsetup_r+0xbc>
 801058e:	2300      	movs	r3, #0
 8010590:	60a3      	str	r3, [r4, #8]
 8010592:	6963      	ldr	r3, [r4, #20]
 8010594:	425b      	negs	r3, r3
 8010596:	61a3      	str	r3, [r4, #24]
 8010598:	6923      	ldr	r3, [r4, #16]
 801059a:	b953      	cbnz	r3, 80105b2 <__swsetup_r+0xc6>
 801059c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105a0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80105a4:	d1ba      	bne.n	801051c <__swsetup_r+0x30>
 80105a6:	bd70      	pop	{r4, r5, r6, pc}
 80105a8:	0792      	lsls	r2, r2, #30
 80105aa:	bf58      	it	pl
 80105ac:	6963      	ldrpl	r3, [r4, #20]
 80105ae:	60a3      	str	r3, [r4, #8]
 80105b0:	e7f2      	b.n	8010598 <__swsetup_r+0xac>
 80105b2:	2000      	movs	r0, #0
 80105b4:	e7f7      	b.n	80105a6 <__swsetup_r+0xba>
 80105b6:	bf00      	nop
 80105b8:	200002cc 	.word	0x200002cc
 80105bc:	080111d0 	.word	0x080111d0
 80105c0:	080111f0 	.word	0x080111f0
 80105c4:	080111b0 	.word	0x080111b0

080105c8 <_close_r>:
 80105c8:	b538      	push	{r3, r4, r5, lr}
 80105ca:	4c06      	ldr	r4, [pc, #24]	; (80105e4 <_close_r+0x1c>)
 80105cc:	2300      	movs	r3, #0
 80105ce:	4605      	mov	r5, r0
 80105d0:	4608      	mov	r0, r1
 80105d2:	6023      	str	r3, [r4, #0]
 80105d4:	f7f1 f89d 	bl	8001712 <_close>
 80105d8:	1c43      	adds	r3, r0, #1
 80105da:	d102      	bne.n	80105e2 <_close_r+0x1a>
 80105dc:	6823      	ldr	r3, [r4, #0]
 80105de:	b103      	cbz	r3, 80105e2 <_close_r+0x1a>
 80105e0:	602b      	str	r3, [r5, #0]
 80105e2:	bd38      	pop	{r3, r4, r5, pc}
 80105e4:	20000984 	.word	0x20000984

080105e8 <__sflush_r>:
 80105e8:	898a      	ldrh	r2, [r1, #12]
 80105ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105ee:	4605      	mov	r5, r0
 80105f0:	0710      	lsls	r0, r2, #28
 80105f2:	460c      	mov	r4, r1
 80105f4:	d458      	bmi.n	80106a8 <__sflush_r+0xc0>
 80105f6:	684b      	ldr	r3, [r1, #4]
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	dc05      	bgt.n	8010608 <__sflush_r+0x20>
 80105fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80105fe:	2b00      	cmp	r3, #0
 8010600:	dc02      	bgt.n	8010608 <__sflush_r+0x20>
 8010602:	2000      	movs	r0, #0
 8010604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010608:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801060a:	2e00      	cmp	r6, #0
 801060c:	d0f9      	beq.n	8010602 <__sflush_r+0x1a>
 801060e:	2300      	movs	r3, #0
 8010610:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010614:	682f      	ldr	r7, [r5, #0]
 8010616:	6a21      	ldr	r1, [r4, #32]
 8010618:	602b      	str	r3, [r5, #0]
 801061a:	d032      	beq.n	8010682 <__sflush_r+0x9a>
 801061c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801061e:	89a3      	ldrh	r3, [r4, #12]
 8010620:	075a      	lsls	r2, r3, #29
 8010622:	d505      	bpl.n	8010630 <__sflush_r+0x48>
 8010624:	6863      	ldr	r3, [r4, #4]
 8010626:	1ac0      	subs	r0, r0, r3
 8010628:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801062a:	b10b      	cbz	r3, 8010630 <__sflush_r+0x48>
 801062c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801062e:	1ac0      	subs	r0, r0, r3
 8010630:	2300      	movs	r3, #0
 8010632:	4602      	mov	r2, r0
 8010634:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010636:	6a21      	ldr	r1, [r4, #32]
 8010638:	4628      	mov	r0, r5
 801063a:	47b0      	blx	r6
 801063c:	1c43      	adds	r3, r0, #1
 801063e:	89a3      	ldrh	r3, [r4, #12]
 8010640:	d106      	bne.n	8010650 <__sflush_r+0x68>
 8010642:	6829      	ldr	r1, [r5, #0]
 8010644:	291d      	cmp	r1, #29
 8010646:	d848      	bhi.n	80106da <__sflush_r+0xf2>
 8010648:	4a29      	ldr	r2, [pc, #164]	; (80106f0 <__sflush_r+0x108>)
 801064a:	40ca      	lsrs	r2, r1
 801064c:	07d6      	lsls	r6, r2, #31
 801064e:	d544      	bpl.n	80106da <__sflush_r+0xf2>
 8010650:	2200      	movs	r2, #0
 8010652:	6062      	str	r2, [r4, #4]
 8010654:	04d9      	lsls	r1, r3, #19
 8010656:	6922      	ldr	r2, [r4, #16]
 8010658:	6022      	str	r2, [r4, #0]
 801065a:	d504      	bpl.n	8010666 <__sflush_r+0x7e>
 801065c:	1c42      	adds	r2, r0, #1
 801065e:	d101      	bne.n	8010664 <__sflush_r+0x7c>
 8010660:	682b      	ldr	r3, [r5, #0]
 8010662:	b903      	cbnz	r3, 8010666 <__sflush_r+0x7e>
 8010664:	6560      	str	r0, [r4, #84]	; 0x54
 8010666:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010668:	602f      	str	r7, [r5, #0]
 801066a:	2900      	cmp	r1, #0
 801066c:	d0c9      	beq.n	8010602 <__sflush_r+0x1a>
 801066e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010672:	4299      	cmp	r1, r3
 8010674:	d002      	beq.n	801067c <__sflush_r+0x94>
 8010676:	4628      	mov	r0, r5
 8010678:	f7ff fb26 	bl	800fcc8 <_free_r>
 801067c:	2000      	movs	r0, #0
 801067e:	6360      	str	r0, [r4, #52]	; 0x34
 8010680:	e7c0      	b.n	8010604 <__sflush_r+0x1c>
 8010682:	2301      	movs	r3, #1
 8010684:	4628      	mov	r0, r5
 8010686:	47b0      	blx	r6
 8010688:	1c41      	adds	r1, r0, #1
 801068a:	d1c8      	bne.n	801061e <__sflush_r+0x36>
 801068c:	682b      	ldr	r3, [r5, #0]
 801068e:	2b00      	cmp	r3, #0
 8010690:	d0c5      	beq.n	801061e <__sflush_r+0x36>
 8010692:	2b1d      	cmp	r3, #29
 8010694:	d001      	beq.n	801069a <__sflush_r+0xb2>
 8010696:	2b16      	cmp	r3, #22
 8010698:	d101      	bne.n	801069e <__sflush_r+0xb6>
 801069a:	602f      	str	r7, [r5, #0]
 801069c:	e7b1      	b.n	8010602 <__sflush_r+0x1a>
 801069e:	89a3      	ldrh	r3, [r4, #12]
 80106a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80106a4:	81a3      	strh	r3, [r4, #12]
 80106a6:	e7ad      	b.n	8010604 <__sflush_r+0x1c>
 80106a8:	690f      	ldr	r7, [r1, #16]
 80106aa:	2f00      	cmp	r7, #0
 80106ac:	d0a9      	beq.n	8010602 <__sflush_r+0x1a>
 80106ae:	0793      	lsls	r3, r2, #30
 80106b0:	680e      	ldr	r6, [r1, #0]
 80106b2:	bf08      	it	eq
 80106b4:	694b      	ldreq	r3, [r1, #20]
 80106b6:	600f      	str	r7, [r1, #0]
 80106b8:	bf18      	it	ne
 80106ba:	2300      	movne	r3, #0
 80106bc:	eba6 0807 	sub.w	r8, r6, r7
 80106c0:	608b      	str	r3, [r1, #8]
 80106c2:	f1b8 0f00 	cmp.w	r8, #0
 80106c6:	dd9c      	ble.n	8010602 <__sflush_r+0x1a>
 80106c8:	4643      	mov	r3, r8
 80106ca:	463a      	mov	r2, r7
 80106cc:	6a21      	ldr	r1, [r4, #32]
 80106ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80106d0:	4628      	mov	r0, r5
 80106d2:	47b0      	blx	r6
 80106d4:	2800      	cmp	r0, #0
 80106d6:	dc06      	bgt.n	80106e6 <__sflush_r+0xfe>
 80106d8:	89a3      	ldrh	r3, [r4, #12]
 80106da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80106de:	81a3      	strh	r3, [r4, #12]
 80106e0:	f04f 30ff 	mov.w	r0, #4294967295
 80106e4:	e78e      	b.n	8010604 <__sflush_r+0x1c>
 80106e6:	4407      	add	r7, r0
 80106e8:	eba8 0800 	sub.w	r8, r8, r0
 80106ec:	e7e9      	b.n	80106c2 <__sflush_r+0xda>
 80106ee:	bf00      	nop
 80106f0:	20400001 	.word	0x20400001

080106f4 <_fflush_r>:
 80106f4:	b538      	push	{r3, r4, r5, lr}
 80106f6:	690b      	ldr	r3, [r1, #16]
 80106f8:	4605      	mov	r5, r0
 80106fa:	460c      	mov	r4, r1
 80106fc:	b1db      	cbz	r3, 8010736 <_fflush_r+0x42>
 80106fe:	b118      	cbz	r0, 8010708 <_fflush_r+0x14>
 8010700:	6983      	ldr	r3, [r0, #24]
 8010702:	b90b      	cbnz	r3, 8010708 <_fflush_r+0x14>
 8010704:	f7fe faf4 	bl	800ecf0 <__sinit>
 8010708:	4b0c      	ldr	r3, [pc, #48]	; (801073c <_fflush_r+0x48>)
 801070a:	429c      	cmp	r4, r3
 801070c:	d109      	bne.n	8010722 <_fflush_r+0x2e>
 801070e:	686c      	ldr	r4, [r5, #4]
 8010710:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010714:	b17b      	cbz	r3, 8010736 <_fflush_r+0x42>
 8010716:	4621      	mov	r1, r4
 8010718:	4628      	mov	r0, r5
 801071a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801071e:	f7ff bf63 	b.w	80105e8 <__sflush_r>
 8010722:	4b07      	ldr	r3, [pc, #28]	; (8010740 <_fflush_r+0x4c>)
 8010724:	429c      	cmp	r4, r3
 8010726:	d101      	bne.n	801072c <_fflush_r+0x38>
 8010728:	68ac      	ldr	r4, [r5, #8]
 801072a:	e7f1      	b.n	8010710 <_fflush_r+0x1c>
 801072c:	4b05      	ldr	r3, [pc, #20]	; (8010744 <_fflush_r+0x50>)
 801072e:	429c      	cmp	r4, r3
 8010730:	bf08      	it	eq
 8010732:	68ec      	ldreq	r4, [r5, #12]
 8010734:	e7ec      	b.n	8010710 <_fflush_r+0x1c>
 8010736:	2000      	movs	r0, #0
 8010738:	bd38      	pop	{r3, r4, r5, pc}
 801073a:	bf00      	nop
 801073c:	080111d0 	.word	0x080111d0
 8010740:	080111f0 	.word	0x080111f0
 8010744:	080111b0 	.word	0x080111b0

08010748 <_lseek_r>:
 8010748:	b538      	push	{r3, r4, r5, lr}
 801074a:	4c07      	ldr	r4, [pc, #28]	; (8010768 <_lseek_r+0x20>)
 801074c:	4605      	mov	r5, r0
 801074e:	4608      	mov	r0, r1
 8010750:	4611      	mov	r1, r2
 8010752:	2200      	movs	r2, #0
 8010754:	6022      	str	r2, [r4, #0]
 8010756:	461a      	mov	r2, r3
 8010758:	f7f1 f802 	bl	8001760 <_lseek>
 801075c:	1c43      	adds	r3, r0, #1
 801075e:	d102      	bne.n	8010766 <_lseek_r+0x1e>
 8010760:	6823      	ldr	r3, [r4, #0]
 8010762:	b103      	cbz	r3, 8010766 <_lseek_r+0x1e>
 8010764:	602b      	str	r3, [r5, #0]
 8010766:	bd38      	pop	{r3, r4, r5, pc}
 8010768:	20000984 	.word	0x20000984

0801076c <__swhatbuf_r>:
 801076c:	b570      	push	{r4, r5, r6, lr}
 801076e:	460e      	mov	r6, r1
 8010770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010774:	2900      	cmp	r1, #0
 8010776:	b096      	sub	sp, #88	; 0x58
 8010778:	4614      	mov	r4, r2
 801077a:	461d      	mov	r5, r3
 801077c:	da07      	bge.n	801078e <__swhatbuf_r+0x22>
 801077e:	2300      	movs	r3, #0
 8010780:	602b      	str	r3, [r5, #0]
 8010782:	89b3      	ldrh	r3, [r6, #12]
 8010784:	061a      	lsls	r2, r3, #24
 8010786:	d410      	bmi.n	80107aa <__swhatbuf_r+0x3e>
 8010788:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801078c:	e00e      	b.n	80107ac <__swhatbuf_r+0x40>
 801078e:	466a      	mov	r2, sp
 8010790:	f000 f8a4 	bl	80108dc <_fstat_r>
 8010794:	2800      	cmp	r0, #0
 8010796:	dbf2      	blt.n	801077e <__swhatbuf_r+0x12>
 8010798:	9a01      	ldr	r2, [sp, #4]
 801079a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801079e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80107a2:	425a      	negs	r2, r3
 80107a4:	415a      	adcs	r2, r3
 80107a6:	602a      	str	r2, [r5, #0]
 80107a8:	e7ee      	b.n	8010788 <__swhatbuf_r+0x1c>
 80107aa:	2340      	movs	r3, #64	; 0x40
 80107ac:	2000      	movs	r0, #0
 80107ae:	6023      	str	r3, [r4, #0]
 80107b0:	b016      	add	sp, #88	; 0x58
 80107b2:	bd70      	pop	{r4, r5, r6, pc}

080107b4 <__smakebuf_r>:
 80107b4:	898b      	ldrh	r3, [r1, #12]
 80107b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80107b8:	079d      	lsls	r5, r3, #30
 80107ba:	4606      	mov	r6, r0
 80107bc:	460c      	mov	r4, r1
 80107be:	d507      	bpl.n	80107d0 <__smakebuf_r+0x1c>
 80107c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80107c4:	6023      	str	r3, [r4, #0]
 80107c6:	6123      	str	r3, [r4, #16]
 80107c8:	2301      	movs	r3, #1
 80107ca:	6163      	str	r3, [r4, #20]
 80107cc:	b002      	add	sp, #8
 80107ce:	bd70      	pop	{r4, r5, r6, pc}
 80107d0:	ab01      	add	r3, sp, #4
 80107d2:	466a      	mov	r2, sp
 80107d4:	f7ff ffca 	bl	801076c <__swhatbuf_r>
 80107d8:	9900      	ldr	r1, [sp, #0]
 80107da:	4605      	mov	r5, r0
 80107dc:	4630      	mov	r0, r6
 80107de:	f7ff fac1 	bl	800fd64 <_malloc_r>
 80107e2:	b948      	cbnz	r0, 80107f8 <__smakebuf_r+0x44>
 80107e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107e8:	059a      	lsls	r2, r3, #22
 80107ea:	d4ef      	bmi.n	80107cc <__smakebuf_r+0x18>
 80107ec:	f023 0303 	bic.w	r3, r3, #3
 80107f0:	f043 0302 	orr.w	r3, r3, #2
 80107f4:	81a3      	strh	r3, [r4, #12]
 80107f6:	e7e3      	b.n	80107c0 <__smakebuf_r+0xc>
 80107f8:	4b0d      	ldr	r3, [pc, #52]	; (8010830 <__smakebuf_r+0x7c>)
 80107fa:	62b3      	str	r3, [r6, #40]	; 0x28
 80107fc:	89a3      	ldrh	r3, [r4, #12]
 80107fe:	6020      	str	r0, [r4, #0]
 8010800:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010804:	81a3      	strh	r3, [r4, #12]
 8010806:	9b00      	ldr	r3, [sp, #0]
 8010808:	6163      	str	r3, [r4, #20]
 801080a:	9b01      	ldr	r3, [sp, #4]
 801080c:	6120      	str	r0, [r4, #16]
 801080e:	b15b      	cbz	r3, 8010828 <__smakebuf_r+0x74>
 8010810:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010814:	4630      	mov	r0, r6
 8010816:	f000 f873 	bl	8010900 <_isatty_r>
 801081a:	b128      	cbz	r0, 8010828 <__smakebuf_r+0x74>
 801081c:	89a3      	ldrh	r3, [r4, #12]
 801081e:	f023 0303 	bic.w	r3, r3, #3
 8010822:	f043 0301 	orr.w	r3, r3, #1
 8010826:	81a3      	strh	r3, [r4, #12]
 8010828:	89a3      	ldrh	r3, [r4, #12]
 801082a:	431d      	orrs	r5, r3
 801082c:	81a5      	strh	r5, [r4, #12]
 801082e:	e7cd      	b.n	80107cc <__smakebuf_r+0x18>
 8010830:	0800ecb9 	.word	0x0800ecb9

08010834 <memmove>:
 8010834:	4288      	cmp	r0, r1
 8010836:	b510      	push	{r4, lr}
 8010838:	eb01 0302 	add.w	r3, r1, r2
 801083c:	d807      	bhi.n	801084e <memmove+0x1a>
 801083e:	1e42      	subs	r2, r0, #1
 8010840:	4299      	cmp	r1, r3
 8010842:	d00a      	beq.n	801085a <memmove+0x26>
 8010844:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010848:	f802 4f01 	strb.w	r4, [r2, #1]!
 801084c:	e7f8      	b.n	8010840 <memmove+0xc>
 801084e:	4283      	cmp	r3, r0
 8010850:	d9f5      	bls.n	801083e <memmove+0xa>
 8010852:	1881      	adds	r1, r0, r2
 8010854:	1ad2      	subs	r2, r2, r3
 8010856:	42d3      	cmn	r3, r2
 8010858:	d100      	bne.n	801085c <memmove+0x28>
 801085a:	bd10      	pop	{r4, pc}
 801085c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010860:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8010864:	e7f7      	b.n	8010856 <memmove+0x22>

08010866 <__malloc_lock>:
 8010866:	4770      	bx	lr

08010868 <__malloc_unlock>:
 8010868:	4770      	bx	lr

0801086a <_realloc_r>:
 801086a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801086c:	4607      	mov	r7, r0
 801086e:	4614      	mov	r4, r2
 8010870:	460e      	mov	r6, r1
 8010872:	b921      	cbnz	r1, 801087e <_realloc_r+0x14>
 8010874:	4611      	mov	r1, r2
 8010876:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801087a:	f7ff ba73 	b.w	800fd64 <_malloc_r>
 801087e:	b922      	cbnz	r2, 801088a <_realloc_r+0x20>
 8010880:	f7ff fa22 	bl	800fcc8 <_free_r>
 8010884:	4625      	mov	r5, r4
 8010886:	4628      	mov	r0, r5
 8010888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801088a:	f000 f849 	bl	8010920 <_malloc_usable_size_r>
 801088e:	42a0      	cmp	r0, r4
 8010890:	d20f      	bcs.n	80108b2 <_realloc_r+0x48>
 8010892:	4621      	mov	r1, r4
 8010894:	4638      	mov	r0, r7
 8010896:	f7ff fa65 	bl	800fd64 <_malloc_r>
 801089a:	4605      	mov	r5, r0
 801089c:	2800      	cmp	r0, #0
 801089e:	d0f2      	beq.n	8010886 <_realloc_r+0x1c>
 80108a0:	4631      	mov	r1, r6
 80108a2:	4622      	mov	r2, r4
 80108a4:	f7fb fe58 	bl	800c558 <memcpy>
 80108a8:	4631      	mov	r1, r6
 80108aa:	4638      	mov	r0, r7
 80108ac:	f7ff fa0c 	bl	800fcc8 <_free_r>
 80108b0:	e7e9      	b.n	8010886 <_realloc_r+0x1c>
 80108b2:	4635      	mov	r5, r6
 80108b4:	e7e7      	b.n	8010886 <_realloc_r+0x1c>
	...

080108b8 <_read_r>:
 80108b8:	b538      	push	{r3, r4, r5, lr}
 80108ba:	4c07      	ldr	r4, [pc, #28]	; (80108d8 <_read_r+0x20>)
 80108bc:	4605      	mov	r5, r0
 80108be:	4608      	mov	r0, r1
 80108c0:	4611      	mov	r1, r2
 80108c2:	2200      	movs	r2, #0
 80108c4:	6022      	str	r2, [r4, #0]
 80108c6:	461a      	mov	r2, r3
 80108c8:	f7f0 ff06 	bl	80016d8 <_read>
 80108cc:	1c43      	adds	r3, r0, #1
 80108ce:	d102      	bne.n	80108d6 <_read_r+0x1e>
 80108d0:	6823      	ldr	r3, [r4, #0]
 80108d2:	b103      	cbz	r3, 80108d6 <_read_r+0x1e>
 80108d4:	602b      	str	r3, [r5, #0]
 80108d6:	bd38      	pop	{r3, r4, r5, pc}
 80108d8:	20000984 	.word	0x20000984

080108dc <_fstat_r>:
 80108dc:	b538      	push	{r3, r4, r5, lr}
 80108de:	4c07      	ldr	r4, [pc, #28]	; (80108fc <_fstat_r+0x20>)
 80108e0:	2300      	movs	r3, #0
 80108e2:	4605      	mov	r5, r0
 80108e4:	4608      	mov	r0, r1
 80108e6:	4611      	mov	r1, r2
 80108e8:	6023      	str	r3, [r4, #0]
 80108ea:	f7f0 ff1e 	bl	800172a <_fstat>
 80108ee:	1c43      	adds	r3, r0, #1
 80108f0:	d102      	bne.n	80108f8 <_fstat_r+0x1c>
 80108f2:	6823      	ldr	r3, [r4, #0]
 80108f4:	b103      	cbz	r3, 80108f8 <_fstat_r+0x1c>
 80108f6:	602b      	str	r3, [r5, #0]
 80108f8:	bd38      	pop	{r3, r4, r5, pc}
 80108fa:	bf00      	nop
 80108fc:	20000984 	.word	0x20000984

08010900 <_isatty_r>:
 8010900:	b538      	push	{r3, r4, r5, lr}
 8010902:	4c06      	ldr	r4, [pc, #24]	; (801091c <_isatty_r+0x1c>)
 8010904:	2300      	movs	r3, #0
 8010906:	4605      	mov	r5, r0
 8010908:	4608      	mov	r0, r1
 801090a:	6023      	str	r3, [r4, #0]
 801090c:	f7f0 ff1d 	bl	800174a <_isatty>
 8010910:	1c43      	adds	r3, r0, #1
 8010912:	d102      	bne.n	801091a <_isatty_r+0x1a>
 8010914:	6823      	ldr	r3, [r4, #0]
 8010916:	b103      	cbz	r3, 801091a <_isatty_r+0x1a>
 8010918:	602b      	str	r3, [r5, #0]
 801091a:	bd38      	pop	{r3, r4, r5, pc}
 801091c:	20000984 	.word	0x20000984

08010920 <_malloc_usable_size_r>:
 8010920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010924:	1f18      	subs	r0, r3, #4
 8010926:	2b00      	cmp	r3, #0
 8010928:	bfbc      	itt	lt
 801092a:	580b      	ldrlt	r3, [r1, r0]
 801092c:	18c0      	addlt	r0, r0, r3
 801092e:	4770      	bx	lr

08010930 <atan2>:
 8010930:	f000 b85a 	b.w	80109e8 <__ieee754_atan2>

08010934 <sqrt>:
 8010934:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010938:	ed2d 8b02 	vpush	{d8}
 801093c:	b08b      	sub	sp, #44	; 0x2c
 801093e:	ec55 4b10 	vmov	r4, r5, d0
 8010942:	f000 f92f 	bl	8010ba4 <__ieee754_sqrt>
 8010946:	4b26      	ldr	r3, [pc, #152]	; (80109e0 <sqrt+0xac>)
 8010948:	eeb0 8a40 	vmov.f32	s16, s0
 801094c:	eef0 8a60 	vmov.f32	s17, s1
 8010950:	f993 6000 	ldrsb.w	r6, [r3]
 8010954:	1c73      	adds	r3, r6, #1
 8010956:	d02a      	beq.n	80109ae <sqrt+0x7a>
 8010958:	4622      	mov	r2, r4
 801095a:	462b      	mov	r3, r5
 801095c:	4620      	mov	r0, r4
 801095e:	4629      	mov	r1, r5
 8010960:	f7f0 f8ec 	bl	8000b3c <__aeabi_dcmpun>
 8010964:	4607      	mov	r7, r0
 8010966:	bb10      	cbnz	r0, 80109ae <sqrt+0x7a>
 8010968:	f04f 0800 	mov.w	r8, #0
 801096c:	f04f 0900 	mov.w	r9, #0
 8010970:	4642      	mov	r2, r8
 8010972:	464b      	mov	r3, r9
 8010974:	4620      	mov	r0, r4
 8010976:	4629      	mov	r1, r5
 8010978:	f7f0 f8b8 	bl	8000aec <__aeabi_dcmplt>
 801097c:	b1b8      	cbz	r0, 80109ae <sqrt+0x7a>
 801097e:	2301      	movs	r3, #1
 8010980:	9300      	str	r3, [sp, #0]
 8010982:	4b18      	ldr	r3, [pc, #96]	; (80109e4 <sqrt+0xb0>)
 8010984:	9301      	str	r3, [sp, #4]
 8010986:	9708      	str	r7, [sp, #32]
 8010988:	e9cd 4504 	strd	r4, r5, [sp, #16]
 801098c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8010990:	b9b6      	cbnz	r6, 80109c0 <sqrt+0x8c>
 8010992:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8010996:	4668      	mov	r0, sp
 8010998:	f000 fb5f 	bl	801105a <matherr>
 801099c:	b1d0      	cbz	r0, 80109d4 <sqrt+0xa0>
 801099e:	9b08      	ldr	r3, [sp, #32]
 80109a0:	b11b      	cbz	r3, 80109aa <sqrt+0x76>
 80109a2:	f7fb fdaf 	bl	800c504 <__errno>
 80109a6:	9b08      	ldr	r3, [sp, #32]
 80109a8:	6003      	str	r3, [r0, #0]
 80109aa:	ed9d 8b06 	vldr	d8, [sp, #24]
 80109ae:	eeb0 0a48 	vmov.f32	s0, s16
 80109b2:	eef0 0a68 	vmov.f32	s1, s17
 80109b6:	b00b      	add	sp, #44	; 0x2c
 80109b8:	ecbd 8b02 	vpop	{d8}
 80109bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80109c0:	4642      	mov	r2, r8
 80109c2:	464b      	mov	r3, r9
 80109c4:	4640      	mov	r0, r8
 80109c6:	4649      	mov	r1, r9
 80109c8:	f7ef ff48 	bl	800085c <__aeabi_ddiv>
 80109cc:	2e02      	cmp	r6, #2
 80109ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80109d2:	d1e0      	bne.n	8010996 <sqrt+0x62>
 80109d4:	f7fb fd96 	bl	800c504 <__errno>
 80109d8:	2321      	movs	r3, #33	; 0x21
 80109da:	6003      	str	r3, [r0, #0]
 80109dc:	e7df      	b.n	801099e <sqrt+0x6a>
 80109de:	bf00      	nop
 80109e0:	2000049c 	.word	0x2000049c
 80109e4:	0801142e 	.word	0x0801142e

080109e8 <__ieee754_atan2>:
 80109e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80109ec:	ec57 6b11 	vmov	r6, r7, d1
 80109f0:	4273      	negs	r3, r6
 80109f2:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80109f6:	4333      	orrs	r3, r6
 80109f8:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8010ba0 <__ieee754_atan2+0x1b8>
 80109fc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8010a00:	4573      	cmp	r3, lr
 8010a02:	ec51 0b10 	vmov	r0, r1, d0
 8010a06:	ee11 8a10 	vmov	r8, s2
 8010a0a:	d80a      	bhi.n	8010a22 <__ieee754_atan2+0x3a>
 8010a0c:	4244      	negs	r4, r0
 8010a0e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010a12:	4304      	orrs	r4, r0
 8010a14:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8010a18:	4574      	cmp	r4, lr
 8010a1a:	468c      	mov	ip, r1
 8010a1c:	ee10 9a10 	vmov	r9, s0
 8010a20:	d907      	bls.n	8010a32 <__ieee754_atan2+0x4a>
 8010a22:	4632      	mov	r2, r6
 8010a24:	463b      	mov	r3, r7
 8010a26:	f7ef fc39 	bl	800029c <__adddf3>
 8010a2a:	ec41 0b10 	vmov	d0, r0, r1
 8010a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a32:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8010a36:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010a3a:	4334      	orrs	r4, r6
 8010a3c:	d103      	bne.n	8010a46 <__ieee754_atan2+0x5e>
 8010a3e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a42:	f000 b961 	b.w	8010d08 <atan>
 8010a46:	17bc      	asrs	r4, r7, #30
 8010a48:	f004 0402 	and.w	r4, r4, #2
 8010a4c:	ea53 0909 	orrs.w	r9, r3, r9
 8010a50:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8010a54:	d107      	bne.n	8010a66 <__ieee754_atan2+0x7e>
 8010a56:	2c02      	cmp	r4, #2
 8010a58:	d073      	beq.n	8010b42 <__ieee754_atan2+0x15a>
 8010a5a:	2c03      	cmp	r4, #3
 8010a5c:	d1e5      	bne.n	8010a2a <__ieee754_atan2+0x42>
 8010a5e:	a13e      	add	r1, pc, #248	; (adr r1, 8010b58 <__ieee754_atan2+0x170>)
 8010a60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a64:	e7e1      	b.n	8010a2a <__ieee754_atan2+0x42>
 8010a66:	ea52 0808 	orrs.w	r8, r2, r8
 8010a6a:	d106      	bne.n	8010a7a <__ieee754_atan2+0x92>
 8010a6c:	f1bc 0f00 	cmp.w	ip, #0
 8010a70:	da6b      	bge.n	8010b4a <__ieee754_atan2+0x162>
 8010a72:	a13b      	add	r1, pc, #236	; (adr r1, 8010b60 <__ieee754_atan2+0x178>)
 8010a74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a78:	e7d7      	b.n	8010a2a <__ieee754_atan2+0x42>
 8010a7a:	4572      	cmp	r2, lr
 8010a7c:	d120      	bne.n	8010ac0 <__ieee754_atan2+0xd8>
 8010a7e:	4293      	cmp	r3, r2
 8010a80:	d111      	bne.n	8010aa6 <__ieee754_atan2+0xbe>
 8010a82:	2c02      	cmp	r4, #2
 8010a84:	d007      	beq.n	8010a96 <__ieee754_atan2+0xae>
 8010a86:	2c03      	cmp	r4, #3
 8010a88:	d009      	beq.n	8010a9e <__ieee754_atan2+0xb6>
 8010a8a:	2c01      	cmp	r4, #1
 8010a8c:	d155      	bne.n	8010b3a <__ieee754_atan2+0x152>
 8010a8e:	a136      	add	r1, pc, #216	; (adr r1, 8010b68 <__ieee754_atan2+0x180>)
 8010a90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a94:	e7c9      	b.n	8010a2a <__ieee754_atan2+0x42>
 8010a96:	a136      	add	r1, pc, #216	; (adr r1, 8010b70 <__ieee754_atan2+0x188>)
 8010a98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a9c:	e7c5      	b.n	8010a2a <__ieee754_atan2+0x42>
 8010a9e:	a136      	add	r1, pc, #216	; (adr r1, 8010b78 <__ieee754_atan2+0x190>)
 8010aa0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010aa4:	e7c1      	b.n	8010a2a <__ieee754_atan2+0x42>
 8010aa6:	2c02      	cmp	r4, #2
 8010aa8:	d04b      	beq.n	8010b42 <__ieee754_atan2+0x15a>
 8010aaa:	2c03      	cmp	r4, #3
 8010aac:	d0d7      	beq.n	8010a5e <__ieee754_atan2+0x76>
 8010aae:	2c01      	cmp	r4, #1
 8010ab0:	f04f 0000 	mov.w	r0, #0
 8010ab4:	d102      	bne.n	8010abc <__ieee754_atan2+0xd4>
 8010ab6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8010aba:	e7b6      	b.n	8010a2a <__ieee754_atan2+0x42>
 8010abc:	2100      	movs	r1, #0
 8010abe:	e7b4      	b.n	8010a2a <__ieee754_atan2+0x42>
 8010ac0:	4573      	cmp	r3, lr
 8010ac2:	d0d3      	beq.n	8010a6c <__ieee754_atan2+0x84>
 8010ac4:	1a9b      	subs	r3, r3, r2
 8010ac6:	151b      	asrs	r3, r3, #20
 8010ac8:	2b3c      	cmp	r3, #60	; 0x3c
 8010aca:	dc1e      	bgt.n	8010b0a <__ieee754_atan2+0x122>
 8010acc:	2f00      	cmp	r7, #0
 8010ace:	da01      	bge.n	8010ad4 <__ieee754_atan2+0xec>
 8010ad0:	333c      	adds	r3, #60	; 0x3c
 8010ad2:	db1e      	blt.n	8010b12 <__ieee754_atan2+0x12a>
 8010ad4:	4632      	mov	r2, r6
 8010ad6:	463b      	mov	r3, r7
 8010ad8:	f7ef fec0 	bl	800085c <__aeabi_ddiv>
 8010adc:	ec41 0b10 	vmov	d0, r0, r1
 8010ae0:	f000 fab2 	bl	8011048 <fabs>
 8010ae4:	f000 f910 	bl	8010d08 <atan>
 8010ae8:	ec51 0b10 	vmov	r0, r1, d0
 8010aec:	2c01      	cmp	r4, #1
 8010aee:	d013      	beq.n	8010b18 <__ieee754_atan2+0x130>
 8010af0:	2c02      	cmp	r4, #2
 8010af2:	d015      	beq.n	8010b20 <__ieee754_atan2+0x138>
 8010af4:	2c00      	cmp	r4, #0
 8010af6:	d098      	beq.n	8010a2a <__ieee754_atan2+0x42>
 8010af8:	a321      	add	r3, pc, #132	; (adr r3, 8010b80 <__ieee754_atan2+0x198>)
 8010afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010afe:	f7ef fbcb 	bl	8000298 <__aeabi_dsub>
 8010b02:	a321      	add	r3, pc, #132	; (adr r3, 8010b88 <__ieee754_atan2+0x1a0>)
 8010b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b08:	e014      	b.n	8010b34 <__ieee754_atan2+0x14c>
 8010b0a:	a121      	add	r1, pc, #132	; (adr r1, 8010b90 <__ieee754_atan2+0x1a8>)
 8010b0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b10:	e7ec      	b.n	8010aec <__ieee754_atan2+0x104>
 8010b12:	2000      	movs	r0, #0
 8010b14:	2100      	movs	r1, #0
 8010b16:	e7e9      	b.n	8010aec <__ieee754_atan2+0x104>
 8010b18:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010b1c:	4619      	mov	r1, r3
 8010b1e:	e784      	b.n	8010a2a <__ieee754_atan2+0x42>
 8010b20:	a317      	add	r3, pc, #92	; (adr r3, 8010b80 <__ieee754_atan2+0x198>)
 8010b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b26:	f7ef fbb7 	bl	8000298 <__aeabi_dsub>
 8010b2a:	4602      	mov	r2, r0
 8010b2c:	460b      	mov	r3, r1
 8010b2e:	a116      	add	r1, pc, #88	; (adr r1, 8010b88 <__ieee754_atan2+0x1a0>)
 8010b30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b34:	f7ef fbb0 	bl	8000298 <__aeabi_dsub>
 8010b38:	e777      	b.n	8010a2a <__ieee754_atan2+0x42>
 8010b3a:	a117      	add	r1, pc, #92	; (adr r1, 8010b98 <__ieee754_atan2+0x1b0>)
 8010b3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b40:	e773      	b.n	8010a2a <__ieee754_atan2+0x42>
 8010b42:	a111      	add	r1, pc, #68	; (adr r1, 8010b88 <__ieee754_atan2+0x1a0>)
 8010b44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b48:	e76f      	b.n	8010a2a <__ieee754_atan2+0x42>
 8010b4a:	a111      	add	r1, pc, #68	; (adr r1, 8010b90 <__ieee754_atan2+0x1a8>)
 8010b4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010b50:	e76b      	b.n	8010a2a <__ieee754_atan2+0x42>
 8010b52:	bf00      	nop
 8010b54:	f3af 8000 	nop.w
 8010b58:	54442d18 	.word	0x54442d18
 8010b5c:	c00921fb 	.word	0xc00921fb
 8010b60:	54442d18 	.word	0x54442d18
 8010b64:	bff921fb 	.word	0xbff921fb
 8010b68:	54442d18 	.word	0x54442d18
 8010b6c:	bfe921fb 	.word	0xbfe921fb
 8010b70:	7f3321d2 	.word	0x7f3321d2
 8010b74:	4002d97c 	.word	0x4002d97c
 8010b78:	7f3321d2 	.word	0x7f3321d2
 8010b7c:	c002d97c 	.word	0xc002d97c
 8010b80:	33145c07 	.word	0x33145c07
 8010b84:	3ca1a626 	.word	0x3ca1a626
 8010b88:	54442d18 	.word	0x54442d18
 8010b8c:	400921fb 	.word	0x400921fb
 8010b90:	54442d18 	.word	0x54442d18
 8010b94:	3ff921fb 	.word	0x3ff921fb
 8010b98:	54442d18 	.word	0x54442d18
 8010b9c:	3fe921fb 	.word	0x3fe921fb
 8010ba0:	7ff00000 	.word	0x7ff00000

08010ba4 <__ieee754_sqrt>:
 8010ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ba8:	4955      	ldr	r1, [pc, #340]	; (8010d00 <__ieee754_sqrt+0x15c>)
 8010baa:	ec55 4b10 	vmov	r4, r5, d0
 8010bae:	43a9      	bics	r1, r5
 8010bb0:	462b      	mov	r3, r5
 8010bb2:	462a      	mov	r2, r5
 8010bb4:	d112      	bne.n	8010bdc <__ieee754_sqrt+0x38>
 8010bb6:	ee10 2a10 	vmov	r2, s0
 8010bba:	ee10 0a10 	vmov	r0, s0
 8010bbe:	4629      	mov	r1, r5
 8010bc0:	f7ef fd22 	bl	8000608 <__aeabi_dmul>
 8010bc4:	4602      	mov	r2, r0
 8010bc6:	460b      	mov	r3, r1
 8010bc8:	4620      	mov	r0, r4
 8010bca:	4629      	mov	r1, r5
 8010bcc:	f7ef fb66 	bl	800029c <__adddf3>
 8010bd0:	4604      	mov	r4, r0
 8010bd2:	460d      	mov	r5, r1
 8010bd4:	ec45 4b10 	vmov	d0, r4, r5
 8010bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bdc:	2d00      	cmp	r5, #0
 8010bde:	ee10 0a10 	vmov	r0, s0
 8010be2:	4621      	mov	r1, r4
 8010be4:	dc0f      	bgt.n	8010c06 <__ieee754_sqrt+0x62>
 8010be6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010bea:	4330      	orrs	r0, r6
 8010bec:	d0f2      	beq.n	8010bd4 <__ieee754_sqrt+0x30>
 8010bee:	b155      	cbz	r5, 8010c06 <__ieee754_sqrt+0x62>
 8010bf0:	ee10 2a10 	vmov	r2, s0
 8010bf4:	4620      	mov	r0, r4
 8010bf6:	4629      	mov	r1, r5
 8010bf8:	f7ef fb4e 	bl	8000298 <__aeabi_dsub>
 8010bfc:	4602      	mov	r2, r0
 8010bfe:	460b      	mov	r3, r1
 8010c00:	f7ef fe2c 	bl	800085c <__aeabi_ddiv>
 8010c04:	e7e4      	b.n	8010bd0 <__ieee754_sqrt+0x2c>
 8010c06:	151b      	asrs	r3, r3, #20
 8010c08:	d073      	beq.n	8010cf2 <__ieee754_sqrt+0x14e>
 8010c0a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010c0e:	07dd      	lsls	r5, r3, #31
 8010c10:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8010c14:	bf48      	it	mi
 8010c16:	0fc8      	lsrmi	r0, r1, #31
 8010c18:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8010c1c:	bf44      	itt	mi
 8010c1e:	0049      	lslmi	r1, r1, #1
 8010c20:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8010c24:	2500      	movs	r5, #0
 8010c26:	1058      	asrs	r0, r3, #1
 8010c28:	0fcb      	lsrs	r3, r1, #31
 8010c2a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8010c2e:	0049      	lsls	r1, r1, #1
 8010c30:	2316      	movs	r3, #22
 8010c32:	462c      	mov	r4, r5
 8010c34:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8010c38:	19a7      	adds	r7, r4, r6
 8010c3a:	4297      	cmp	r7, r2
 8010c3c:	bfde      	ittt	le
 8010c3e:	19bc      	addle	r4, r7, r6
 8010c40:	1bd2      	suble	r2, r2, r7
 8010c42:	19ad      	addle	r5, r5, r6
 8010c44:	0fcf      	lsrs	r7, r1, #31
 8010c46:	3b01      	subs	r3, #1
 8010c48:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8010c4c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010c50:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8010c54:	d1f0      	bne.n	8010c38 <__ieee754_sqrt+0x94>
 8010c56:	f04f 0c20 	mov.w	ip, #32
 8010c5a:	469e      	mov	lr, r3
 8010c5c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010c60:	42a2      	cmp	r2, r4
 8010c62:	eb06 070e 	add.w	r7, r6, lr
 8010c66:	dc02      	bgt.n	8010c6e <__ieee754_sqrt+0xca>
 8010c68:	d112      	bne.n	8010c90 <__ieee754_sqrt+0xec>
 8010c6a:	428f      	cmp	r7, r1
 8010c6c:	d810      	bhi.n	8010c90 <__ieee754_sqrt+0xec>
 8010c6e:	2f00      	cmp	r7, #0
 8010c70:	eb07 0e06 	add.w	lr, r7, r6
 8010c74:	da42      	bge.n	8010cfc <__ieee754_sqrt+0x158>
 8010c76:	f1be 0f00 	cmp.w	lr, #0
 8010c7a:	db3f      	blt.n	8010cfc <__ieee754_sqrt+0x158>
 8010c7c:	f104 0801 	add.w	r8, r4, #1
 8010c80:	1b12      	subs	r2, r2, r4
 8010c82:	428f      	cmp	r7, r1
 8010c84:	bf88      	it	hi
 8010c86:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8010c8a:	1bc9      	subs	r1, r1, r7
 8010c8c:	4433      	add	r3, r6
 8010c8e:	4644      	mov	r4, r8
 8010c90:	0052      	lsls	r2, r2, #1
 8010c92:	f1bc 0c01 	subs.w	ip, ip, #1
 8010c96:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8010c9a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8010c9e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010ca2:	d1dd      	bne.n	8010c60 <__ieee754_sqrt+0xbc>
 8010ca4:	430a      	orrs	r2, r1
 8010ca6:	d006      	beq.n	8010cb6 <__ieee754_sqrt+0x112>
 8010ca8:	1c5c      	adds	r4, r3, #1
 8010caa:	bf13      	iteet	ne
 8010cac:	3301      	addne	r3, #1
 8010cae:	3501      	addeq	r5, #1
 8010cb0:	4663      	moveq	r3, ip
 8010cb2:	f023 0301 	bicne.w	r3, r3, #1
 8010cb6:	106a      	asrs	r2, r5, #1
 8010cb8:	085b      	lsrs	r3, r3, #1
 8010cba:	07e9      	lsls	r1, r5, #31
 8010cbc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8010cc0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8010cc4:	bf48      	it	mi
 8010cc6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8010cca:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8010cce:	461c      	mov	r4, r3
 8010cd0:	e780      	b.n	8010bd4 <__ieee754_sqrt+0x30>
 8010cd2:	0aca      	lsrs	r2, r1, #11
 8010cd4:	3815      	subs	r0, #21
 8010cd6:	0549      	lsls	r1, r1, #21
 8010cd8:	2a00      	cmp	r2, #0
 8010cda:	d0fa      	beq.n	8010cd2 <__ieee754_sqrt+0x12e>
 8010cdc:	02d6      	lsls	r6, r2, #11
 8010cde:	d50a      	bpl.n	8010cf6 <__ieee754_sqrt+0x152>
 8010ce0:	f1c3 0420 	rsb	r4, r3, #32
 8010ce4:	fa21 f404 	lsr.w	r4, r1, r4
 8010ce8:	1e5d      	subs	r5, r3, #1
 8010cea:	4099      	lsls	r1, r3
 8010cec:	4322      	orrs	r2, r4
 8010cee:	1b43      	subs	r3, r0, r5
 8010cf0:	e78b      	b.n	8010c0a <__ieee754_sqrt+0x66>
 8010cf2:	4618      	mov	r0, r3
 8010cf4:	e7f0      	b.n	8010cd8 <__ieee754_sqrt+0x134>
 8010cf6:	0052      	lsls	r2, r2, #1
 8010cf8:	3301      	adds	r3, #1
 8010cfa:	e7ef      	b.n	8010cdc <__ieee754_sqrt+0x138>
 8010cfc:	46a0      	mov	r8, r4
 8010cfe:	e7bf      	b.n	8010c80 <__ieee754_sqrt+0xdc>
 8010d00:	7ff00000 	.word	0x7ff00000
 8010d04:	00000000 	.word	0x00000000

08010d08 <atan>:
 8010d08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d0c:	ec55 4b10 	vmov	r4, r5, d0
 8010d10:	4bc3      	ldr	r3, [pc, #780]	; (8011020 <atan+0x318>)
 8010d12:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010d16:	429e      	cmp	r6, r3
 8010d18:	46ab      	mov	fp, r5
 8010d1a:	dd18      	ble.n	8010d4e <atan+0x46>
 8010d1c:	4bc1      	ldr	r3, [pc, #772]	; (8011024 <atan+0x31c>)
 8010d1e:	429e      	cmp	r6, r3
 8010d20:	dc01      	bgt.n	8010d26 <atan+0x1e>
 8010d22:	d109      	bne.n	8010d38 <atan+0x30>
 8010d24:	b144      	cbz	r4, 8010d38 <atan+0x30>
 8010d26:	4622      	mov	r2, r4
 8010d28:	462b      	mov	r3, r5
 8010d2a:	4620      	mov	r0, r4
 8010d2c:	4629      	mov	r1, r5
 8010d2e:	f7ef fab5 	bl	800029c <__adddf3>
 8010d32:	4604      	mov	r4, r0
 8010d34:	460d      	mov	r5, r1
 8010d36:	e006      	b.n	8010d46 <atan+0x3e>
 8010d38:	f1bb 0f00 	cmp.w	fp, #0
 8010d3c:	f340 8131 	ble.w	8010fa2 <atan+0x29a>
 8010d40:	a59b      	add	r5, pc, #620	; (adr r5, 8010fb0 <atan+0x2a8>)
 8010d42:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010d46:	ec45 4b10 	vmov	d0, r4, r5
 8010d4a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d4e:	4bb6      	ldr	r3, [pc, #728]	; (8011028 <atan+0x320>)
 8010d50:	429e      	cmp	r6, r3
 8010d52:	dc14      	bgt.n	8010d7e <atan+0x76>
 8010d54:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8010d58:	429e      	cmp	r6, r3
 8010d5a:	dc0d      	bgt.n	8010d78 <atan+0x70>
 8010d5c:	a396      	add	r3, pc, #600	; (adr r3, 8010fb8 <atan+0x2b0>)
 8010d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d62:	ee10 0a10 	vmov	r0, s0
 8010d66:	4629      	mov	r1, r5
 8010d68:	f7ef fa98 	bl	800029c <__adddf3>
 8010d6c:	2200      	movs	r2, #0
 8010d6e:	4baf      	ldr	r3, [pc, #700]	; (801102c <atan+0x324>)
 8010d70:	f7ef feda 	bl	8000b28 <__aeabi_dcmpgt>
 8010d74:	2800      	cmp	r0, #0
 8010d76:	d1e6      	bne.n	8010d46 <atan+0x3e>
 8010d78:	f04f 3aff 	mov.w	sl, #4294967295
 8010d7c:	e02b      	b.n	8010dd6 <atan+0xce>
 8010d7e:	f000 f963 	bl	8011048 <fabs>
 8010d82:	4bab      	ldr	r3, [pc, #684]	; (8011030 <atan+0x328>)
 8010d84:	429e      	cmp	r6, r3
 8010d86:	ec55 4b10 	vmov	r4, r5, d0
 8010d8a:	f300 80bf 	bgt.w	8010f0c <atan+0x204>
 8010d8e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8010d92:	429e      	cmp	r6, r3
 8010d94:	f300 80a0 	bgt.w	8010ed8 <atan+0x1d0>
 8010d98:	ee10 2a10 	vmov	r2, s0
 8010d9c:	ee10 0a10 	vmov	r0, s0
 8010da0:	462b      	mov	r3, r5
 8010da2:	4629      	mov	r1, r5
 8010da4:	f7ef fa7a 	bl	800029c <__adddf3>
 8010da8:	2200      	movs	r2, #0
 8010daa:	4ba0      	ldr	r3, [pc, #640]	; (801102c <atan+0x324>)
 8010dac:	f7ef fa74 	bl	8000298 <__aeabi_dsub>
 8010db0:	2200      	movs	r2, #0
 8010db2:	4606      	mov	r6, r0
 8010db4:	460f      	mov	r7, r1
 8010db6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010dba:	4620      	mov	r0, r4
 8010dbc:	4629      	mov	r1, r5
 8010dbe:	f7ef fa6d 	bl	800029c <__adddf3>
 8010dc2:	4602      	mov	r2, r0
 8010dc4:	460b      	mov	r3, r1
 8010dc6:	4630      	mov	r0, r6
 8010dc8:	4639      	mov	r1, r7
 8010dca:	f7ef fd47 	bl	800085c <__aeabi_ddiv>
 8010dce:	f04f 0a00 	mov.w	sl, #0
 8010dd2:	4604      	mov	r4, r0
 8010dd4:	460d      	mov	r5, r1
 8010dd6:	4622      	mov	r2, r4
 8010dd8:	462b      	mov	r3, r5
 8010dda:	4620      	mov	r0, r4
 8010ddc:	4629      	mov	r1, r5
 8010dde:	f7ef fc13 	bl	8000608 <__aeabi_dmul>
 8010de2:	4602      	mov	r2, r0
 8010de4:	460b      	mov	r3, r1
 8010de6:	4680      	mov	r8, r0
 8010de8:	4689      	mov	r9, r1
 8010dea:	f7ef fc0d 	bl	8000608 <__aeabi_dmul>
 8010dee:	a374      	add	r3, pc, #464	; (adr r3, 8010fc0 <atan+0x2b8>)
 8010df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010df4:	4606      	mov	r6, r0
 8010df6:	460f      	mov	r7, r1
 8010df8:	f7ef fc06 	bl	8000608 <__aeabi_dmul>
 8010dfc:	a372      	add	r3, pc, #456	; (adr r3, 8010fc8 <atan+0x2c0>)
 8010dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e02:	f7ef fa4b 	bl	800029c <__adddf3>
 8010e06:	4632      	mov	r2, r6
 8010e08:	463b      	mov	r3, r7
 8010e0a:	f7ef fbfd 	bl	8000608 <__aeabi_dmul>
 8010e0e:	a370      	add	r3, pc, #448	; (adr r3, 8010fd0 <atan+0x2c8>)
 8010e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e14:	f7ef fa42 	bl	800029c <__adddf3>
 8010e18:	4632      	mov	r2, r6
 8010e1a:	463b      	mov	r3, r7
 8010e1c:	f7ef fbf4 	bl	8000608 <__aeabi_dmul>
 8010e20:	a36d      	add	r3, pc, #436	; (adr r3, 8010fd8 <atan+0x2d0>)
 8010e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e26:	f7ef fa39 	bl	800029c <__adddf3>
 8010e2a:	4632      	mov	r2, r6
 8010e2c:	463b      	mov	r3, r7
 8010e2e:	f7ef fbeb 	bl	8000608 <__aeabi_dmul>
 8010e32:	a36b      	add	r3, pc, #428	; (adr r3, 8010fe0 <atan+0x2d8>)
 8010e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e38:	f7ef fa30 	bl	800029c <__adddf3>
 8010e3c:	4632      	mov	r2, r6
 8010e3e:	463b      	mov	r3, r7
 8010e40:	f7ef fbe2 	bl	8000608 <__aeabi_dmul>
 8010e44:	a368      	add	r3, pc, #416	; (adr r3, 8010fe8 <atan+0x2e0>)
 8010e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e4a:	f7ef fa27 	bl	800029c <__adddf3>
 8010e4e:	4642      	mov	r2, r8
 8010e50:	464b      	mov	r3, r9
 8010e52:	f7ef fbd9 	bl	8000608 <__aeabi_dmul>
 8010e56:	a366      	add	r3, pc, #408	; (adr r3, 8010ff0 <atan+0x2e8>)
 8010e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e5c:	4680      	mov	r8, r0
 8010e5e:	4689      	mov	r9, r1
 8010e60:	4630      	mov	r0, r6
 8010e62:	4639      	mov	r1, r7
 8010e64:	f7ef fbd0 	bl	8000608 <__aeabi_dmul>
 8010e68:	a363      	add	r3, pc, #396	; (adr r3, 8010ff8 <atan+0x2f0>)
 8010e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e6e:	f7ef fa13 	bl	8000298 <__aeabi_dsub>
 8010e72:	4632      	mov	r2, r6
 8010e74:	463b      	mov	r3, r7
 8010e76:	f7ef fbc7 	bl	8000608 <__aeabi_dmul>
 8010e7a:	a361      	add	r3, pc, #388	; (adr r3, 8011000 <atan+0x2f8>)
 8010e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e80:	f7ef fa0a 	bl	8000298 <__aeabi_dsub>
 8010e84:	4632      	mov	r2, r6
 8010e86:	463b      	mov	r3, r7
 8010e88:	f7ef fbbe 	bl	8000608 <__aeabi_dmul>
 8010e8c:	a35e      	add	r3, pc, #376	; (adr r3, 8011008 <atan+0x300>)
 8010e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e92:	f7ef fa01 	bl	8000298 <__aeabi_dsub>
 8010e96:	4632      	mov	r2, r6
 8010e98:	463b      	mov	r3, r7
 8010e9a:	f7ef fbb5 	bl	8000608 <__aeabi_dmul>
 8010e9e:	a35c      	add	r3, pc, #368	; (adr r3, 8011010 <atan+0x308>)
 8010ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ea4:	f7ef f9f8 	bl	8000298 <__aeabi_dsub>
 8010ea8:	4632      	mov	r2, r6
 8010eaa:	463b      	mov	r3, r7
 8010eac:	f7ef fbac 	bl	8000608 <__aeabi_dmul>
 8010eb0:	4602      	mov	r2, r0
 8010eb2:	460b      	mov	r3, r1
 8010eb4:	4640      	mov	r0, r8
 8010eb6:	4649      	mov	r1, r9
 8010eb8:	f7ef f9f0 	bl	800029c <__adddf3>
 8010ebc:	4622      	mov	r2, r4
 8010ebe:	462b      	mov	r3, r5
 8010ec0:	f7ef fba2 	bl	8000608 <__aeabi_dmul>
 8010ec4:	f1ba 3fff 	cmp.w	sl, #4294967295
 8010ec8:	4602      	mov	r2, r0
 8010eca:	460b      	mov	r3, r1
 8010ecc:	d14b      	bne.n	8010f66 <atan+0x25e>
 8010ece:	4620      	mov	r0, r4
 8010ed0:	4629      	mov	r1, r5
 8010ed2:	f7ef f9e1 	bl	8000298 <__aeabi_dsub>
 8010ed6:	e72c      	b.n	8010d32 <atan+0x2a>
 8010ed8:	ee10 0a10 	vmov	r0, s0
 8010edc:	2200      	movs	r2, #0
 8010ede:	4b53      	ldr	r3, [pc, #332]	; (801102c <atan+0x324>)
 8010ee0:	4629      	mov	r1, r5
 8010ee2:	f7ef f9d9 	bl	8000298 <__aeabi_dsub>
 8010ee6:	2200      	movs	r2, #0
 8010ee8:	4606      	mov	r6, r0
 8010eea:	460f      	mov	r7, r1
 8010eec:	4b4f      	ldr	r3, [pc, #316]	; (801102c <atan+0x324>)
 8010eee:	4620      	mov	r0, r4
 8010ef0:	4629      	mov	r1, r5
 8010ef2:	f7ef f9d3 	bl	800029c <__adddf3>
 8010ef6:	4602      	mov	r2, r0
 8010ef8:	460b      	mov	r3, r1
 8010efa:	4630      	mov	r0, r6
 8010efc:	4639      	mov	r1, r7
 8010efe:	f7ef fcad 	bl	800085c <__aeabi_ddiv>
 8010f02:	f04f 0a01 	mov.w	sl, #1
 8010f06:	4604      	mov	r4, r0
 8010f08:	460d      	mov	r5, r1
 8010f0a:	e764      	b.n	8010dd6 <atan+0xce>
 8010f0c:	4b49      	ldr	r3, [pc, #292]	; (8011034 <atan+0x32c>)
 8010f0e:	429e      	cmp	r6, r3
 8010f10:	dc1d      	bgt.n	8010f4e <atan+0x246>
 8010f12:	ee10 0a10 	vmov	r0, s0
 8010f16:	2200      	movs	r2, #0
 8010f18:	4b47      	ldr	r3, [pc, #284]	; (8011038 <atan+0x330>)
 8010f1a:	4629      	mov	r1, r5
 8010f1c:	f7ef f9bc 	bl	8000298 <__aeabi_dsub>
 8010f20:	2200      	movs	r2, #0
 8010f22:	4606      	mov	r6, r0
 8010f24:	460f      	mov	r7, r1
 8010f26:	4b44      	ldr	r3, [pc, #272]	; (8011038 <atan+0x330>)
 8010f28:	4620      	mov	r0, r4
 8010f2a:	4629      	mov	r1, r5
 8010f2c:	f7ef fb6c 	bl	8000608 <__aeabi_dmul>
 8010f30:	2200      	movs	r2, #0
 8010f32:	4b3e      	ldr	r3, [pc, #248]	; (801102c <atan+0x324>)
 8010f34:	f7ef f9b2 	bl	800029c <__adddf3>
 8010f38:	4602      	mov	r2, r0
 8010f3a:	460b      	mov	r3, r1
 8010f3c:	4630      	mov	r0, r6
 8010f3e:	4639      	mov	r1, r7
 8010f40:	f7ef fc8c 	bl	800085c <__aeabi_ddiv>
 8010f44:	f04f 0a02 	mov.w	sl, #2
 8010f48:	4604      	mov	r4, r0
 8010f4a:	460d      	mov	r5, r1
 8010f4c:	e743      	b.n	8010dd6 <atan+0xce>
 8010f4e:	462b      	mov	r3, r5
 8010f50:	ee10 2a10 	vmov	r2, s0
 8010f54:	2000      	movs	r0, #0
 8010f56:	4939      	ldr	r1, [pc, #228]	; (801103c <atan+0x334>)
 8010f58:	f7ef fc80 	bl	800085c <__aeabi_ddiv>
 8010f5c:	f04f 0a03 	mov.w	sl, #3
 8010f60:	4604      	mov	r4, r0
 8010f62:	460d      	mov	r5, r1
 8010f64:	e737      	b.n	8010dd6 <atan+0xce>
 8010f66:	4b36      	ldr	r3, [pc, #216]	; (8011040 <atan+0x338>)
 8010f68:	4e36      	ldr	r6, [pc, #216]	; (8011044 <atan+0x33c>)
 8010f6a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8010f6e:	4456      	add	r6, sl
 8010f70:	449a      	add	sl, r3
 8010f72:	e9da 2300 	ldrd	r2, r3, [sl]
 8010f76:	f7ef f98f 	bl	8000298 <__aeabi_dsub>
 8010f7a:	4622      	mov	r2, r4
 8010f7c:	462b      	mov	r3, r5
 8010f7e:	f7ef f98b 	bl	8000298 <__aeabi_dsub>
 8010f82:	4602      	mov	r2, r0
 8010f84:	460b      	mov	r3, r1
 8010f86:	e9d6 0100 	ldrd	r0, r1, [r6]
 8010f8a:	f7ef f985 	bl	8000298 <__aeabi_dsub>
 8010f8e:	f1bb 0f00 	cmp.w	fp, #0
 8010f92:	4604      	mov	r4, r0
 8010f94:	460d      	mov	r5, r1
 8010f96:	f6bf aed6 	bge.w	8010d46 <atan+0x3e>
 8010f9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010f9e:	461d      	mov	r5, r3
 8010fa0:	e6d1      	b.n	8010d46 <atan+0x3e>
 8010fa2:	a51d      	add	r5, pc, #116	; (adr r5, 8011018 <atan+0x310>)
 8010fa4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010fa8:	e6cd      	b.n	8010d46 <atan+0x3e>
 8010faa:	bf00      	nop
 8010fac:	f3af 8000 	nop.w
 8010fb0:	54442d18 	.word	0x54442d18
 8010fb4:	3ff921fb 	.word	0x3ff921fb
 8010fb8:	8800759c 	.word	0x8800759c
 8010fbc:	7e37e43c 	.word	0x7e37e43c
 8010fc0:	e322da11 	.word	0xe322da11
 8010fc4:	3f90ad3a 	.word	0x3f90ad3a
 8010fc8:	24760deb 	.word	0x24760deb
 8010fcc:	3fa97b4b 	.word	0x3fa97b4b
 8010fd0:	a0d03d51 	.word	0xa0d03d51
 8010fd4:	3fb10d66 	.word	0x3fb10d66
 8010fd8:	c54c206e 	.word	0xc54c206e
 8010fdc:	3fb745cd 	.word	0x3fb745cd
 8010fe0:	920083ff 	.word	0x920083ff
 8010fe4:	3fc24924 	.word	0x3fc24924
 8010fe8:	5555550d 	.word	0x5555550d
 8010fec:	3fd55555 	.word	0x3fd55555
 8010ff0:	2c6a6c2f 	.word	0x2c6a6c2f
 8010ff4:	bfa2b444 	.word	0xbfa2b444
 8010ff8:	52defd9a 	.word	0x52defd9a
 8010ffc:	3fadde2d 	.word	0x3fadde2d
 8011000:	af749a6d 	.word	0xaf749a6d
 8011004:	3fb3b0f2 	.word	0x3fb3b0f2
 8011008:	fe231671 	.word	0xfe231671
 801100c:	3fbc71c6 	.word	0x3fbc71c6
 8011010:	9998ebc4 	.word	0x9998ebc4
 8011014:	3fc99999 	.word	0x3fc99999
 8011018:	54442d18 	.word	0x54442d18
 801101c:	bff921fb 	.word	0xbff921fb
 8011020:	440fffff 	.word	0x440fffff
 8011024:	7ff00000 	.word	0x7ff00000
 8011028:	3fdbffff 	.word	0x3fdbffff
 801102c:	3ff00000 	.word	0x3ff00000
 8011030:	3ff2ffff 	.word	0x3ff2ffff
 8011034:	40037fff 	.word	0x40037fff
 8011038:	3ff80000 	.word	0x3ff80000
 801103c:	bff00000 	.word	0xbff00000
 8011040:	08011458 	.word	0x08011458
 8011044:	08011438 	.word	0x08011438

08011048 <fabs>:
 8011048:	ec51 0b10 	vmov	r0, r1, d0
 801104c:	ee10 2a10 	vmov	r2, s0
 8011050:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011054:	ec43 2b10 	vmov	d0, r2, r3
 8011058:	4770      	bx	lr

0801105a <matherr>:
 801105a:	2000      	movs	r0, #0
 801105c:	4770      	bx	lr
	...

08011060 <_init>:
 8011060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011062:	bf00      	nop
 8011064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011066:	bc08      	pop	{r3}
 8011068:	469e      	mov	lr, r3
 801106a:	4770      	bx	lr

0801106c <_fini>:
 801106c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801106e:	bf00      	nop
 8011070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011072:	bc08      	pop	{r3}
 8011074:	469e      	mov	lr, r3
 8011076:	4770      	bx	lr
